Analysis & Synthesis report for DE10_LITE_D8M_VIP
Fri Jun 17 16:31:17 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_next
 12. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_state
 13. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|i_next
 14. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|i_state
 15. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state
 16. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state
 17. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state
 18. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state
 19. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state
 20. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state
 21. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state
 22. State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize
 23. Registers Protected by Synthesis
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for Qsys:u0|Qsys_altpll_0:altpll_0
 30. Source assignments for Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3
 31. Source assignments for Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_d6b1:auto_generated
 32. Source assignments for Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_r3b1:auto_generated
 33. Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 34. Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 35. Source assignments for Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated
 36. Source assignments for Qsys:u0|Qsys_sdram:sdram
 37. Source assignments for Qsys:u0|Qsys_uart_0:uart_0
 38. Source assignments for Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 39. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 41. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux
 42. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001
 43. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 44. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 45. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_004
 46. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005
 47. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_006
 48. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_007
 49. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008
 50. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_009
 51. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_010
 52. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_011
 53. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_012
 54. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 65. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 66. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 67. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 68. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 69. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 70. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 71. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 72. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 73. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 74. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 75. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 76. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 77. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 78. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 79. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 80. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 81. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 82. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 83. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 84. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 85. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 86. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 87. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 88. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 89. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 90. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 91. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 92. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 93. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 94. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 95. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 96. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 97. Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 98. Source assignments for Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 99. Source assignments for Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
100. Source assignments for Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
101. Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
102. Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
103. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
104. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
105. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002
106. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
107. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
108. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_003
109. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
110. Source assignments for Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
111. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0
112. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr
113. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter
114. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter
115. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det
116. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen
117. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo
118. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram
119. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo
120. Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram
121. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo
122. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo
123. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
124. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
125. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator
126. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator
127. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
128. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
129. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator
130. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator
131. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
132. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
133. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
134. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
135. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
136. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
137. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator
138. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
139. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
140. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent
141. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent
142. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
143. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo
146. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
147. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo
150. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent
151. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent
154. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
157. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
158. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
159. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
160. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
161. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo
164. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
165. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
166. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
167. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo
168. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
169. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
170. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
171. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo
172. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
173. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo
176. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
177. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
178. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
179. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo
180. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent
181. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor
182. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo
183. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo
184. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
185. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
186. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
187. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo
188. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
189. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
190. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
191. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
192. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_003|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_004|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
197. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_005:router_005|Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
198. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_006|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
199. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_005:router_007|Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
200. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_008|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
201. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_009|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
202. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_010|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_011|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_012|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_013|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_014:router_014|Qsys_mm_interconnect_0_router_014_default_decode:the_default_decode
207. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter
208. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter
209. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
210. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
211. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
212. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
213. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
214. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
215. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
216. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
217. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
218. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
219. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
220. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
221. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
222. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
223. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
224. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
225. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
226. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
227. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
228. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
229. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
230. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
231. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
232. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
233. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
234. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
235. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
236. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
237. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
238. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
239. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
240. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
241. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
242. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
243. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
244. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
245. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
246. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
247. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
248. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
249. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
250. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
251. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
252. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
253. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
254. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008
255. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
256. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
257. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
258. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009
259. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
260. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
261. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
262. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010
263. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
264. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
265. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
266. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011
267. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
268. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
269. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
270. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012
271. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer
272. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
273. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
274. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013
275. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer
276. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
277. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
278. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014
279. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer
280. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
281. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
282. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015
283. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer
284. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
285. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
286. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016
287. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer
288. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
289. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
290. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017
291. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer
292. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
293. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
294. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018
295. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer
296. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
297. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
298. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019
299. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer
300. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
301. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
302. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020
303. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer
304. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
305. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
306. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021
307. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer
308. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
309. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
310. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
311. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
312. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
313. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
314. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
315. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
316. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
317. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
318. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
319. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
320. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
321. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
322. Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012
323. Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer
324. Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
325. Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001
326. Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
327. Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002
328. Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
329. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller
330. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
331. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
332. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001
333. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
334. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
335. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002
336. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
337. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
338. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_003
339. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
340. Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
341. Parameter Settings for User Entity Instance: FpsMonitor:uFps
342. altsyncram Parameter Settings by Entity Instance
343. scfifo Parameter Settings by Entity Instance
344. Port Connectivity Checks: "FpsMonitor:uFps"
345. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_003"
346. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
347. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002"
348. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001"
349. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
350. Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller"
351. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021"
352. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020"
353. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019"
354. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018"
355. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017"
356. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016"
357. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015"
358. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014"
359. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013"
360. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012"
361. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011"
362. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010"
363. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009"
364. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008"
365. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
366. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
367. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
368. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
369. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
370. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
371. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
372. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
373. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
374. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
375. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
376. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
377. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
378. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
379. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_014:router_014|Qsys_mm_interconnect_0_router_014_default_decode:the_default_decode"
380. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_005:router_005|Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode"
381. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
382. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
383. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode"
384. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
385. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
386. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
387. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo"
388. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
389. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
390. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo"
391. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo"
392. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent"
393. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo"
394. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
395. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
396. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo"
397. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
398. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
399. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo"
400. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
401. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
402. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo"
403. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
404. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
405. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo"
406. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
407. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
408. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
409. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
410. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
411. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo"
412. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent"
413. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"
414. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent"
415. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo"
416. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
417. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
418. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo"
419. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
420. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
421. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent"
422. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent"
423. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
424. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
425. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator"
426. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
427. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
428. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
429. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
430. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
431. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
432. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator"
433. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"
434. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
435. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
436. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator"
437. Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator"
438. Port Connectivity Checks: "Qsys:u0|Qsys_uart_0:uart_0"
439. Port Connectivity Checks: "Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module"
440. Port Connectivity Checks: "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0"
441. Port Connectivity Checks: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2"
442. Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic"
443. Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart"
444. Port Connectivity Checks: "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"
445. Port Connectivity Checks: "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det"
446. Port Connectivity Checks: "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm"
447. Port Connectivity Checks: "Qsys:u0|altera_avalon_i2c:i2c_0"
448. Port Connectivity Checks: "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1"
449. Port Connectivity Checks: "Qsys:u0|Qsys_altpll_0:altpll_0"
450. Port Connectivity Checks: "Qsys:u0"
451. Post-Synthesis Netlist Statistics for Top Partition
452. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
453. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
454. Elapsed Time Per Partition
455. Analysis & Synthesis Messages
456. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 17 16:31:17 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE10_LITE_D8M_VIP                           ;
; Top-level Entity Name              ; DE10_LITE_D8M_VIP                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,032                                       ;
;     Total combinational functions  ; 5,042                                       ;
;     Dedicated logic registers      ; 4,393                                       ;
; Total registers                    ; 4393                                        ;
; Total pins                         ; 171                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,113,120                                   ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DE10_LITE_D8M_VIP  ; DE10_LITE_D8M_VIP  ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; FpsMonitor.v                                                                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/vacla/Projects/Vision/DE10_CAM/FpsMonitor.v                                                                          ;             ;
; DE10_LITE_D8M_VIP.v                                                                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v                                                                   ;             ;
; ip/EEE_IMGPROC/EEE_IMGPROC.v                                                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/vacla/Projects/Vision/DE10_CAM/ip/EEE_IMGPROC/EEE_IMGPROC.v                                                          ;             ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/qsys.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/qsys.v                                                                     ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_altpll_0.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_altpll_0.v                                                 ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_irq_mapper.sv                                              ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_jtag_uart.v                                                ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_key.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_key.v                                                      ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_led.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_led.v                                                      ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mipi_reset_n.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mipi_reset_n.v                                             ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0.v                                        ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v                      ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_012.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_012.v                  ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv                             ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv                         ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv                               ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_003.sv                           ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv                                ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv                            ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv                            ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv                            ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_014.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_014.sv                            ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv                             ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv                         ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_003.sv                         ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv                         ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv                               ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv                           ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2.v                                               ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v                                           ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v                        ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v                           ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v                       ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v                                 ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v                                ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_onchip_memory2_0.v                                         ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_sdram.v                                                    ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_sw.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_sw.v                                                       ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_sysid_qsys.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_sysid_qsys.v                                               ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_timer.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_timer.v                                                    ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_uart_0.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/qsys_uart_0.v                                                   ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c.v                                             ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_clk_cnt.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_clk_cnt.v                                     ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v                                   ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v                                   ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_csr.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_csr.v                                         ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v                                        ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_mstfsm.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_mstfsm.v                                      ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v                                   ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v                                     ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_txout.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_txout.v                                       ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v                                   ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_sc_fifo.v                                         ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v                                ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_irq_clock_crosser.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_irq_clock_crosser.sv                                     ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_arbitrator.sv                                     ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv                                  ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv                             ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_master_agent.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_master_agent.sv                                   ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_master_translator.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_master_translator.sv                              ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_slave_agent.sv                                    ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_slave_translator.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_slave_translator.sv                               ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv                                ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_width_adapter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_merlin_width_adapter.sv                                  ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_reset_controller.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_reset_controller.v                                       ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_reset_synchronizer.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_reset_synchronizer.v                                     ; Qsys        ;
; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_std_synchronizer_nocut.v                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/vacla/projects/vision/de10_cam/db/ip/qsys/submodules/altera_std_synchronizer_nocut.v                                 ; Qsys        ;
; altsyncram.tdf                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_mux.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; lpm_decode.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; aglobal181.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                         ;             ;
; a_rdenreg.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; altdpram.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; db/altsyncram_d6b1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_d6b1.tdf                                                                ;             ;
; db/altsyncram_r3b1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_r3b1.tdf                                                                ;             ;
; scfifo.tdf                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                             ;             ;
; a_regfifo.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                          ;             ;
; a_dpfifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                           ;             ;
; a_i2fifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                           ;             ;
; a_fffifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                           ;             ;
; a_f2fifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                           ;             ;
; db/scfifo_9621.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/scfifo_9621.tdf                                                                    ;             ;
; db/a_dpfifo_bb01.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/a_dpfifo_bb01.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_337.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/cntr_337.tdf                                                                       ;             ;
; db/altsyncram_dtn1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_dtn1.tdf                                                                ;             ;
; db/cntr_n2b.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/cntr_n2b.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; db/altsyncram_2uc1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_2uc1.tdf                                                                ;             ;
; db/altsyncram_1lc1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_1lc1.tdf                                                                ;             ;
; db/altsyncram_vhc1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_vhc1.tdf                                                                ;             ;
; db/altsyncram_5tb1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_5tb1.tdf                                                                ;             ;
; altera_mult_add.tdf                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                    ;             ;
; db/altera_mult_add_bbo2.v                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altera_mult_add_bbo2.v                                                             ;             ;
; altera_mult_add_rtl.v                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                  ;             ;
; db/altsyncram_ptb1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_ptb1.tdf                                                                ;             ;
; db/altsyncram_aoe1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_aoe1.tdf                                                                ;             ;
; db/altsyncram_hec1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_hec1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                              ;             ;
; db/altsyncram_0n61.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_0n61.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                               ;             ;
; db/altsyncram_7pc1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_7pc1.tdf                                                                ;             ;
; db/decode_c7a.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/decode_c7a.tdf                                                                     ;             ;
; db/mux_93b.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/mux_93b.tdf                                                                        ;             ;
; altera_std_synchronizer_bundle.v                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                       ;             ;
; pzdyqx.vhd                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                             ;             ;
; sld_hub.vhd                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/sld2d1b536e/alt_sld_fab.v                                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v                                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                            ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
; sld_rom_sr.vhd                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
; lpm_mult.tdf                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                           ;             ;
; lpm_add_sub.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;             ;
; multcore.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                           ;             ;
; bypassff.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                           ;             ;
; altshift.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                           ;             ;
; db/mult_9401.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/mult_9401.tdf                                                                      ;             ;
; db/mult_9b01.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/db/mult_9b01.tdf                                                                      ;             ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,032                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 5042                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 2767                                                                          ;
;     -- 3 input functions                    ; 1414                                                                          ;
;     -- <=2 input functions                  ; 861                                                                           ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 4701                                                                          ;
;     -- arithmetic mode                      ; 341                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 4393                                                                          ;
;     -- Dedicated logic registers            ; 4393                                                                          ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 171                                                                           ;
; Total memory bits                           ; 1113120                                                                       ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 6                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3193                                                                          ;
; Total fan-out                               ; 39579                                                                         ;
; Average fan-out                             ; 3.87                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |DE10_LITE_D8M_VIP                                                                                                                      ; 5042 (1)            ; 4393 (0)                  ; 1113120     ; 0          ; 6            ; 0       ; 3         ; 171  ; 0            ; 0          ; |DE10_LITE_D8M_VIP                                                                                                                                                                                                                                                                                                                                                       ; DE10_LITE_D8M_VIP                          ; work         ;
;    |FpsMonitor:uFps|                                                                                                                    ; 72 (72)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|FpsMonitor:uFps                                                                                                                                                                                                                                                                                                                                       ; FpsMonitor                                 ; work         ;
;    |Qsys:u0|                                                                                                                            ; 4679 (0)            ; 4186 (0)                  ; 1113120     ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0                                                                                                                                                                                                                                                                                                                                               ; Qsys                                       ; Qsys         ;
;       |Qsys_altpll_0:altpll_0|                                                                                                          ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                        ; Qsys_altpll_0                              ; Qsys         ;
;          |Qsys_altpll_0_altpll_u3t2:sd1|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1                                                                                                                                                                                                                                                                                          ; Qsys_altpll_0_altpll_u3t2                  ; Qsys         ;
;          |Qsys_altpll_0_stdsync_sv6:stdsync2|                                                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                     ; Qsys_altpll_0_stdsync_sv6                  ; Qsys         ;
;             |Qsys_altpll_0_dffpipe_l2c:dffpipe3|                                                                                        ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                  ; Qsys_altpll_0_dffpipe_l2c                  ; Qsys         ;
;       |Qsys_jtag_uart:jtag_uart|                                                                                                        ; 140 (37)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                      ; Qsys_jtag_uart                             ; Qsys         ;
;          |Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|                                                                          ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                  ; Qsys_jtag_uart_scfifo_r                    ; Qsys         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                     ; scfifo                                     ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                          ; scfifo_9621                                ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                     ; a_dpfifo_bb01                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; a_fefifo_7cf                               ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                        ; cntr_337                                   ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                             ; altsyncram_dtn1                            ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                               ; cntr_n2b                                   ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                     ; cntr_n2b                                   ; work         ;
;          |Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|                                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                  ; Qsys_jtag_uart_scfifo_w                    ; Qsys         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                     ; scfifo                                     ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                          ; scfifo_9621                                ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                     ; a_dpfifo_bb01                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; a_fefifo_7cf                               ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                        ; cntr_337                                   ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                             ; altsyncram_dtn1                            ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                               ; cntr_n2b                                   ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                     ; cntr_n2b                                   ; work         ;
;          |alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|                                                                           ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                          ; work         ;
;       |Qsys_key:key|                                                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_key:key                                                                                                                                                                                                                                                                                                                                  ; Qsys_key                                   ; Qsys         ;
;       |Qsys_led:led|                                                                                                                    ; 13 (13)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_led:led                                                                                                                                                                                                                                                                                                                                  ; Qsys_led                                   ; Qsys         ;
;       |Qsys_mipi_reset_n:mipi_reset_n|                                                                                                  ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mipi_reset_n:mipi_reset_n                                                                                                                                                                                                                                                                                                                ; Qsys_mipi_reset_n                          ; Qsys         ;
;       |Qsys_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 1228 (0)            ; 1586 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                      ; Qsys_mm_interconnect_0                     ; Qsys         ;
;          |Qsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                           ; Qsys_mm_interconnect_0_cmd_demux           ; Qsys         ;
;          |Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_0_cmd_demux_001       ; Qsys         ;
;          |Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                               ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                       ; Qsys_mm_interconnect_0_cmd_mux_003         ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Qsys         ;
;          |Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                               ; 59 (55)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                                       ; Qsys_mm_interconnect_0_cmd_mux_003         ; Qsys         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Qsys         ;
;          |Qsys_mm_interconnect_0_router:router|                                                                                         ; 58 (58)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                 ; Qsys_mm_interconnect_0_router              ; Qsys         ;
;          |Qsys_mm_interconnect_0_router_001:router_001|                                                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                         ; Qsys_mm_interconnect_0_router_001          ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_0_rsp_demux_003       ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                   ; Qsys_mm_interconnect_0_rsp_demux_005       ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 172 (172)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                               ; Qsys_mm_interconnect_0_rsp_mux             ; Qsys         ;
;          |Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                       ; Qsys_mm_interconnect_0_rsp_mux_001         ; Qsys         ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|                                                                               ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|                                                           ; 48 (48)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|                                                                                ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|                                                                                ; 24 (24)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|                                                                       ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|                                                                         ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|                                                              ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                                   ; 68 (68)             ; 66 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 46 (46)             ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                                                                 ; 24 (24)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|                                                              ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|                                                                              ; 36 (36)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|                                                                             ; 24 (24)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                               ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                      ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 16 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 22 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 116 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 116 (112)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 3 (0)               ; 52 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 52 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 4 (0)               ; 38 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 38 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 4 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 18 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 4 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 18 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 4 (0)               ; 20 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 20 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 4 (0)               ; 40 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 40 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                         ; 5 (0)               ; 50 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 50 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                         ; 4 (0)               ; 52 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 52 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                         ; 4 (0)               ; 44 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 44 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                         ; 4 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 12 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                         ; 4 (0)               ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                         ; 4 (0)               ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                                         ; 4 (0)               ; 40 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 40 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                                         ; 4 (0)               ; 28 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 28 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_018|                                                                         ; 4 (0)               ; 28 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 28 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_019|                                                                         ; 4 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 12 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_020|                                                                         ; 4 (0)               ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 10 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_021|                                                                         ; 4 (0)               ; 28 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 28 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                   ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 3 (0)               ; 34 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser   ; Qsys         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 34 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser             ; Qsys         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut              ; Qsys         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                       ; altera_std_synchronizer_nocut              ; Qsys         ;
;          |altera_merlin_master_agent:nios2_gen2_data_master_agent|                                                                      ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent                                                                                                                                                                                                                                              ; altera_merlin_master_agent                 ; Qsys         ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                  ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor           ; Qsys         ;
;          |altera_merlin_slave_agent:i2c_0_csr_agent|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:mipi_reset_n_s1_agent|                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 17 (11)             ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                  ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor           ; Qsys         ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                  ; Qsys         ;
;          |altera_merlin_slave_agent:uart_0_s1_agent|                                                                                    ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                  ; Qsys         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor           ; Qsys         ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:i2c_0_csr_translator|                                                                          ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 10 (10)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 6 (6)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:mipi_reset_n_s1_translator|                                                                    ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|                                                         ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 6 (6)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                          ; 6 (6)               ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator             ; Qsys         ;
;          |altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter|                                                                 ; 17 (17)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter              ; Qsys         ;
;          |altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|                                                          ; 11 (11)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter              ; Qsys         ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 65 (65)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                ; Qsys         ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 18 (18)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                ; Qsys         ;
;       |Qsys_nios2_gen2:nios2_gen2|                                                                                                      ; 2157 (34)           ; 1649 (39)                 ; 63232       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2                                                                                                                                                                                                                                                                                                                    ; Qsys_nios2_gen2                            ; Qsys         ;
;          |Qsys_nios2_gen2_cpu:cpu|                                                                                                      ; 2123 (1825)         ; 1610 (1273)               ; 63232       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu                                                                                                                                                                                                                                                                                            ; Qsys_nios2_gen2_cpu                        ; Qsys         ;
;             |Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|                                                                    ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht                                                                                                                                                                                                                                     ; Qsys_nios2_gen2_cpu_bht_module             ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                 ; work         ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                            ; altsyncram_vhc1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data                                                                                                                                                                                                                             ; Qsys_nios2_gen2_cpu_dc_data_module         ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_aoe1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                    ; altsyncram_aoe1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|                                                              ; 0 (0)               ; 0 (0)                     ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag                                                                                                                                                                                                                               ; Qsys_nios2_gen2_cpu_dc_tag_module          ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                 ; work         ;
;                   |altsyncram_ptb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1152        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ptb1:auto_generated                                                                                                                                                                      ; altsyncram_ptb1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|                                                        ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim                                                                                                                                                                                                                         ; Qsys_nios2_gen2_cpu_dc_victim_module       ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                 ; work         ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                ; altsyncram_hec1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|                                                            ; 2 (0)               ; 1 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data                                                                                                                                                                                                                             ; Qsys_nios2_gen2_cpu_ic_data_module         ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_2uc1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                    ; altsyncram_2uc1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|                                                              ; 0 (0)               ; 0 (0)                     ; 1920        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag                                                                                                                                                                                                                               ; Qsys_nios2_gen2_cpu_ic_tag_module          ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1920        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                     ; altsyncram                                 ; work         ;
;                   |altsyncram_1lc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1920        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1lc1:auto_generated                                                                                                                                                                      ; altsyncram_1lc1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|                                                           ; 0 (0)               ; 64 (0)                    ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell                                                                                                                                                                                                                            ; Qsys_nios2_gen2_cpu_mult_cell              ; Qsys         ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                         ; altera_mult_add                            ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                     ; altera_mult_add_bbo2                       ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                    ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; ama_register_function                      ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                    ; lpm_mult                                   ; work         ;
;                               |mult_9401:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                           ; mult_9401                                  ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                         ; altera_mult_add                            ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                     ; altera_mult_add_bbo2                       ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                    ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; ama_register_function                      ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                    ; lpm_mult                                   ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                           ; mult_9b01                                  ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                         ; altera_mult_add                            ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                     ; altera_mult_add_bbo2                       ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; altera_mult_add_rtl                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; ama_multiplier_function                    ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; ama_register_function                      ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                    ; lpm_mult                                   ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                           ; mult_9b01                                  ; work         ;
;             |Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|                                                           ; 296 (36)            ; 272 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci                                                                                                                                                                                                                            ; Qsys_nios2_gen2_cpu_nios2_oci              ; Qsys         ;
;                |Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|                                    ; 92 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper                                                                                                                                        ; Qsys_nios2_gen2_cpu_debug_slave_wrapper    ; Qsys         ;
;                   |Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|                                   ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk                                                      ; Qsys_nios2_gen2_cpu_debug_slave_sysclk     ; Qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                    ; work         ;
;                   |Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|                                         ; 82 (82)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck                                                            ; Qsys_nios2_gen2_cpu_debug_slave_tck        ; Qsys         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                    ; work         ;
;                   |sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy|                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy                                                                             ; sld_virtual_jtag_basic                     ; work         ;
;                |Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|                                          ; 12 (12)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg                                                                                                                                              ; Qsys_nios2_gen2_cpu_nios2_avalon_reg       ; Qsys         ;
;                |Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|                                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break                                                                                                                                                ; Qsys_nios2_gen2_cpu_nios2_oci_break        ; Qsys         ;
;                |Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|                                            ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug                                                                                                                                                ; Qsys_nios2_gen2_cpu_nios2_oci_debug        ; Qsys         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; altera_std_synchronizer                    ; work         ;
;                |Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|                                                  ; 115 (115)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem                                                                                                                                                      ; Qsys_nios2_gen2_cpu_nios2_ocimem           ; Qsys         ;
;                   |Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|                                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram                                                                           ; Qsys_nios2_gen2_cpu_ociram_sp_ram_module   ; Qsys         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                 ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                            ; work         ;
;             |Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a                                                                                                                                                                                                             ; Qsys_nios2_gen2_cpu_register_bank_a_module ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                    ; altsyncram_5tb1                            ; work         ;
;             |Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b|                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b                                                                                                                                                                                                             ; Qsys_nios2_gen2_cpu_register_bank_b_module ; Qsys         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                    ; altsyncram_5tb1                            ; work         ;
;       |Qsys_onchip_memory2_0:onchip_memory2_0|                                                                                          ; 70 (2)              ; 2 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                        ; Qsys_onchip_memory2_0                      ; Qsys         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 68 (0)              ; 2 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                              ; altsyncram                                 ; work         ;
;             |altsyncram_7pc1:auto_generated|                                                                                            ; 68 (0)              ; 2 (2)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated                                                                                                                                                                                                                                               ; altsyncram_7pc1                            ; work         ;
;                |decode_c7a:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|decode_c7a:decode3                                                                                                                                                                                                                            ; decode_c7a                                 ; work         ;
;                |mux_93b:mux2|                                                                                                           ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|mux_93b:mux2                                                                                                                                                                                                                                  ; mux_93b                                    ; work         ;
;       |Qsys_sdram:sdram|                                                                                                                ; 273 (220)           ; 250 (158)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram                                                                                                                                                                                                                                                                                                                              ; Qsys_sdram                                 ; Qsys         ;
;          |Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|                                                              ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module                                                                                                                                                                                                                                                              ; Qsys_sdram_input_efifo_module              ; Qsys         ;
;       |Qsys_sw:sw|                                                                                                                      ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sw:sw                                                                                                                                                                                                                                                                                                                                    ; Qsys_sw                                    ; Qsys         ;
;       |Qsys_timer:timer|                                                                                                                ; 131 (131)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_timer:timer                                                                                                                                                                                                                                                                                                                              ; Qsys_timer                                 ; Qsys         ;
;       |Qsys_uart_0:uart_0|                                                                                                              ; 130 (0)             ; 98 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_uart_0:uart_0                                                                                                                                                                                                                                                                                                                            ; Qsys_uart_0                                ; Qsys         ;
;          |Qsys_uart_0_regs:the_Qsys_uart_0_regs|                                                                                        ; 36 (36)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_regs:the_Qsys_uart_0_regs                                                                                                                                                                                                                                                                                      ; Qsys_uart_0_regs                           ; Qsys         ;
;          |Qsys_uart_0_rx:the_Qsys_uart_0_rx|                                                                                            ; 53 (53)             ; 40 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx                                                                                                                                                                                                                                                                                          ; Qsys_uart_0_rx                             ; Qsys         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                      ; altera_std_synchronizer                    ; work         ;
;          |Qsys_uart_0_tx:the_Qsys_uart_0_tx|                                                                                            ; 41 (41)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_tx:the_Qsys_uart_0_tx                                                                                                                                                                                                                                                                                          ; Qsys_uart_0_tx                             ; Qsys         ;
;       |altera_avalon_i2c:i2c_0|                                                                                                         ; 501 (5)             ; 292 (0)                   ; 288         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0                                                                                                                                                                                                                                                                                                                       ; altera_avalon_i2c                          ; Qsys         ;
;          |altera_avalon_i2c_clk_cnt:u_clk_cnt|                                                                                          ; 78 (78)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt                                                                                                                                                                                                                                                                                   ; altera_avalon_i2c_clk_cnt                  ; Qsys         ;
;          |altera_avalon_i2c_condt_det:u_condt_det|                                                                                      ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det                                                                                                                                                                                                                                                                               ; altera_avalon_i2c_condt_det                ; Qsys         ;
;          |altera_avalon_i2c_condt_gen:u_condt_gen|                                                                                      ; 32 (32)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen                                                                                                                                                                                                                                                                               ; altera_avalon_i2c_condt_gen                ; Qsys         ;
;          |altera_avalon_i2c_csr:u_csr|                                                                                                  ; 95 (95)             ; 90 (90)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr                                                                                                                                                                                                                                                                                           ; altera_avalon_i2c_csr                      ; Qsys         ;
;          |altera_avalon_i2c_fifo:u_rxfifo|                                                                                              ; 25 (25)             ; 15 (15)                   ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo                                                                                                                                                                                                                                                                                       ; altera_avalon_i2c_fifo                     ; Qsys         ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                 ; altsyncram                                 ; work         ;
;                |altsyncram_r3b1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_r3b1:auto_generated                                                                                                                                                                                                                                  ; altsyncram_r3b1                            ; work         ;
;          |altera_avalon_i2c_fifo:u_txfifo|                                                                                              ; 26 (26)             ; 15 (15)                   ; 160         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo                                                                                                                                                                                                                                                                                       ; altera_avalon_i2c_fifo                     ; Qsys         ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 160         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                 ; altsyncram                                 ; work         ;
;                |altsyncram_d6b1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 160         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_d6b1:auto_generated                                                                                                                                                                                                                                  ; altsyncram_d6b1                            ; work         ;
;          |altera_avalon_i2c_mstfsm:u_mstfsm|                                                                                            ; 50 (50)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm                                                                                                                                                                                                                                                                                     ; altera_avalon_i2c_mstfsm                   ; Qsys         ;
;          |altera_avalon_i2c_rxshifter:u_rxshifter|                                                                                      ; 53 (53)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter                                                                                                                                                                                                                                                                               ; altera_avalon_i2c_rxshifter                ; Qsys         ;
;          |altera_avalon_i2c_spksupp:u_spksupp|                                                                                          ; 26 (26)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp                                                                                                                                                                                                                                                                                   ; altera_avalon_i2c_spksupp                  ; Qsys         ;
;          |altera_avalon_i2c_txout:u_txout|                                                                                              ; 65 (65)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout                                                                                                                                                                                                                                                                                       ; altera_avalon_i2c_txout                    ; Qsys         ;
;          |altera_avalon_i2c_txshifter:u_txshifter|                                                                                      ; 38 (38)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter                                                                                                                                                                                                                                                                               ; altera_avalon_i2c_txshifter                ; Qsys         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                 ; altera_irq_clock_crosser                   ; Qsys         ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                             ; altera_std_synchronizer_bundle             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                           ; altera_std_synchronizer                    ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                 ; altera_irq_clock_crosser                   ; Qsys         ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                             ; altera_std_synchronizer_bundle             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                           ; altera_std_synchronizer                    ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                     ; altera_irq_clock_crosser                   ; Qsys         ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                 ; altera_std_synchronizer_bundle             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                               ; altera_std_synchronizer                    ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                    ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                  ; Qsys         ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                    ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                  ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                  ; Qsys         ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                    ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                  ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                  ; Qsys         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                    ; Qsys         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                  ; Qsys         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                         ; pzdyqx                                     ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                            ; pzdyqx_impl                                ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                              ; GHVD5181                                   ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                            ; LQYT7093                                   ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                          ; KIFI3548                                   ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                          ; LQYT7093                                   ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                          ; PUDL0439                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 168 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 167 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 167 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                   ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 167 (1)             ; 91 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                               ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 166 (0)             ; 84 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 166 (120)           ; 84 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                      ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg              ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm            ; sld_shadow_jsm                             ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ptb1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152    ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1lc1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920    ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None ;
; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; None ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_r3b1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128     ; None ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_d6b1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160     ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                   ; IP Include File                                   ;
+--------+------------------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                            ;                                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                        ;                                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                              ;                                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                            ;                                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                              ;                                                   ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0                                                                                                                                                                                                                                                                                                        ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_altpll_0:altpll_0                                                                                                                                                                                                                                                                                 ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_i2c                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0                                                                                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                             ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                              ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                               ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_key:key                                                                                                                                                                                                                                                                                           ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_led:led                                                                                                                                                                                                                                                                                           ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mipi_reset_n:mipi_reset_n                                                                                                                                                                                                                                                                         ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                               ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                            ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                     ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                           ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012                                                                                                                                                                                            ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012|Qsys_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0:error_adapter_0                                                                                                               ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                            ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                        ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                              ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                                                                                                     ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                                                                                           ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                   ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                            ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                              ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                         ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                        ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo                                                                                                                                                                                                                 ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                              ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                        ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                                                 ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                              ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent                                                                                                                                                                                                               ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo                                                                                                                                                                                                        ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator                                                                                                                                                                                                     ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent                                                                                                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator                                                                                                                                                                                             ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                               ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter                                                                                                                                                                                           ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator                                                                                                                                                                                      ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                           ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                      ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                 ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                          ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_005:router_007                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_012                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_013                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_014:router_014                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                            ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                            ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                            ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_012                                                                                                                                                                                                            ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                        ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                      ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                               ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                 ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                            ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                        ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                        ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                            ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                         ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                  ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                    ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                               ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                      ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                                                                               ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                 ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                            ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                      ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo                                                                                                                                                                                                               ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                 ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                            ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                                                                     ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo                                                                                                                                                                                                              ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                           ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2                                                                                                                                                                                                                                                                             ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu                                                                                                                                                                                                                                                     ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht                                                                                                                                                                                              ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data                                                                                                                                                                                      ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag                                                                                                                                                                                        ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim                                                                                                                                                                                  ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data                                                                                                                                                                                      ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag                                                                                                                                                                                        ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a                                                                                                                                                                      ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b                                                                                                                                                                      ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci                                                                                                                                                                                     ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg                                                                                                       ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break                                                                                                         ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk                                                                                                           ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug                                                                                                         ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace                                                                                                       ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace|Qsys_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo                                                                                                           ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc                 ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc             ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im                                                                                                               ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace                                                                                                       ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_cpu_nios2_oci_pib                                                                                                             ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk                                                                                                           ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem                                                                                                               ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram                                    ;                                                   ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                 ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                 ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                             ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                             ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                             ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram                                                                                                                                                                                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sw:sw                                                                                                                                                                                                                                                                                             ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                             ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_timer:timer                                                                                                                                                                                                                                                                                       ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
; Altera ; altera_avalon_uart                       ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_uart_0:uart_0                                                                                                                                                                                                                                                                                     ; C:/Users/vacla/Projects/Vision/DE10_CAM/Qsys.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_next                           ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_state                                                                                                                                   ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|i_next ;
+------------+------------+------------+------------+----------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000     ;
+------------+------------+------------+------------+----------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0              ;
; i_next.010 ; 0          ; 0          ; 1          ; 1              ;
; i_next.101 ; 0          ; 1          ; 0          ; 1              ;
; i_next.111 ; 1          ; 0          ; 0          ; 1              ;
+------------+------------+------------+------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|i_state                             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state                          ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+
; Name                    ; stop_state.STOP_SETUP ; stop_state.STOP_SCL_LOW ; stop_state.STOP_LOAD ; stop_state.STOP_IDLE ; stop_state.STOP_DONE ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+
; stop_state.STOP_IDLE    ; 0                     ; 0                       ; 0                    ; 0                    ; 0                    ;
; stop_state.STOP_LOAD    ; 0                     ; 0                       ; 1                    ; 1                    ; 0                    ;
; stop_state.STOP_SCL_LOW ; 0                     ; 1                       ; 0                    ; 1                    ; 0                    ;
; stop_state.STOP_SETUP   ; 1                     ; 0                       ; 0                    ; 1                    ; 0                    ;
; stop_state.STOP_DONE    ; 0                     ; 0                       ; 0                    ; 1                    ; 1                    ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state                                                                                        ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+
; Name                          ; restart_state.RESTART_DONE ; restart_state.RESTART_HOLD ; restart_state.RESTART_SETUP ; restart_state.RESTART_SCL_LOW ; restart_state.RESTART_LOAD ; restart_state.RESTART_IDLE ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+
; restart_state.RESTART_IDLE    ; 0                          ; 0                          ; 0                           ; 0                             ; 0                          ; 0                          ;
; restart_state.RESTART_LOAD    ; 0                          ; 0                          ; 0                           ; 0                             ; 1                          ; 1                          ;
; restart_state.RESTART_SCL_LOW ; 0                          ; 0                          ; 0                           ; 1                             ; 0                          ; 1                          ;
; restart_state.RESTART_SETUP   ; 0                          ; 0                          ; 1                           ; 0                             ; 0                          ; 1                          ;
; restart_state.RESTART_HOLD    ; 0                          ; 1                          ; 0                           ; 0                             ; 0                          ; 1                          ;
; restart_state.RESTART_DONE    ; 1                          ; 0                          ; 0                           ; 0                             ; 0                          ; 1                          ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state     ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; start_state.START_DONE ; start_state.START_HOLD ; start_state.START_LOAD ; start_state.START_IDLE ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; start_state.START_IDLE ; 0                      ; 0                      ; 0                      ; 0                      ;
; start_state.START_LOAD ; 0                      ; 0                      ; 1                      ; 1                      ;
; start_state.START_HOLD ; 0                      ; 1                      ; 0                      ; 1                      ;
; start_state.START_DONE ; 1                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state ;
+------------------------+------------------------+------------------------+--------------------+----------------------+
; Name                   ; bus_state.BUS_COUNTING ; bus_state.BUS_LOAD_CNT ; bus_state.BUS_BUSY ; bus_state.BUS_IDLE   ;
+------------------------+------------------------+------------------------+--------------------+----------------------+
; bus_state.BUS_IDLE     ; 0                      ; 0                      ; 0                  ; 0                    ;
; bus_state.BUS_BUSY     ; 0                      ; 0                      ; 1                  ; 1                    ;
; bus_state.BUS_LOAD_CNT ; 0                      ; 1                      ; 0                  ; 1                    ;
; bus_state.BUS_COUNTING ; 1                      ; 0                      ; 0                  ; 1                    ;
+------------------------+------------------------+------------------------+--------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state                                                                                         ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+
; Name                          ; tx_shiftfsm_state.TX_DONE ; tx_shiftfsm_state.TX_CLK_HOLD ; tx_shiftfsm_state.TX_CLK_HIGH ; tx_shiftfsm_state.TX_CLK_LOW ; tx_shiftfsm_state.TX_CLK_LOAD ; tx_shiftfsm_state.TX_IDLE ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+
; tx_shiftfsm_state.TX_IDLE     ; 0                         ; 0                             ; 0                             ; 0                            ; 0                             ; 0                         ;
; tx_shiftfsm_state.TX_CLK_LOAD ; 0                         ; 0                             ; 0                             ; 0                            ; 1                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_LOW  ; 0                         ; 0                             ; 0                             ; 1                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_HIGH ; 0                         ; 0                             ; 1                             ; 0                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_HOLD ; 0                         ; 1                             ; 0                             ; 0                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_DONE     ; 1                         ; 0                             ; 0                             ; 0                            ; 0                             ; 1                         ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state                                                                                  ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+
; Name                          ; rx_shiftfsm_state.RX_DONE ; rx_shiftfsm_state.RX_HOLD ; rx_shiftfsm_state.RX_CLK_HIGH ; rx_shiftfsm_state.RX_CLK_LOW ; rx_shiftfsm_state.RX_CLK_LOAD ; rx_shiftfsm_state.IDLE ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+
; rx_shiftfsm_state.IDLE        ; 0                         ; 0                         ; 0                             ; 0                            ; 0                             ; 0                      ;
; rx_shiftfsm_state.RX_CLK_LOAD ; 0                         ; 0                         ; 0                             ; 0                            ; 1                             ; 1                      ;
; rx_shiftfsm_state.RX_CLK_LOW  ; 0                         ; 0                         ; 0                             ; 1                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_CLK_HIGH ; 0                         ; 0                         ; 1                             ; 0                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_HOLD     ; 0                         ; 1                         ; 0                             ; 0                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_DONE     ; 1                         ; 0                         ; 0                             ; 0                            ; 0                             ; 1                      ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state                                                                                                                                                                                                            ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+
; Name                           ; mst_fsm_state.PRE_IDLE ; mst_fsm_state.GEN_STOP ; mst_fsm_state.BUS_HOLD ; mst_fsm_state.GEN_RESTART_7BIT ; mst_fsm_state.GEN_7BIT_ADDR ; mst_fsm_state.RX_BYTE ; mst_fsm_state.TX_BYTE ; mst_fsm_state.POP_TX_FIFO ; mst_fsm_state.GEN_START ; mst_fsm_state.PRE_START ; mst_fsm_state.IDLE ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+
; mst_fsm_state.IDLE             ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 0                  ;
; mst_fsm_state.PRE_START        ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 1                       ; 1                  ;
; mst_fsm_state.GEN_START        ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 1                       ; 0                       ; 1                  ;
; mst_fsm_state.POP_TX_FIFO      ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 1                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.TX_BYTE          ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 1                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.RX_BYTE          ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 1                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_7BIT_ADDR    ; 0                      ; 0                      ; 0                      ; 0                              ; 1                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_RESTART_7BIT ; 0                      ; 0                      ; 0                      ; 1                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.BUS_HOLD         ; 0                      ; 0                      ; 1                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_STOP         ; 0                      ; 1                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.PRE_IDLE         ; 1                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Total number of protected registers is 156                                                                                                                                                                                                                                                                                                                    ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,63..65,67,69,70,85..87]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,63..65,67,69,70,85..87]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,67,69,70,84..87]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,67,69,70,84..87]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_chipselect_pre                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[3,8,9,13,14,16,17,20,22,24,26..28,31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_regs:the_Qsys_uart_0_regs|readdata[10..15]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_sw:sw|readdata[10..31]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_key:key|readdata[2..31]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[16..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[1,5..31]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                               ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|last_channel[1]                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][106]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,2,4..7,10..12,15,18,19,21,23,25,29]                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                               ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                   ; Merged with Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                   ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|gen_stop_state                                                                                                                                                                                                                      ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|stop_en                                                                                                                                                                                                                             ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent|hold_waitrequest                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent|hold_waitrequest                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent|hold_waitrequest                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                   ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                     ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                             ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                       ; Merged with Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[1,5..9,11..26]                                                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                        ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                 ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                  ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                              ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                    ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                     ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                          ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                           ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                            ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                               ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                      ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|trigger_state                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1..31]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3,8,9,13,14,16,17,20,22,24,26..28,31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3,8,9,13,14,16,17,20,22,24,26..28,31]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11,23..31]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11,23..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][105]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ; Merged with Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state~4                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state~5                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~4                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~5                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~6                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state~4                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state~5                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state~4                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state~5                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~4                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~5                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~6                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~4                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~5                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~6                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~4                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~5                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~6                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~7                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|pop_tx_fifo_state                                                                                                                                                                                                                   ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.POP_TX_FIFO                                                                                                                                                                                                           ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|tx_byte_state                                                                                                                                                                                                                       ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.TX_BYTE                                                                                                                                                                                                               ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_7BIT_ADDR                                                                                                                                                                                                         ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|gen_7bit_addr_state                                                                                                                                                                                                                 ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|rx_byte_state                                                                                                                                                                                                                       ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.RX_BYTE                                                                                                                                                                                                               ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_DONE                                                                                                                                                                                                     ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_shift_done_gen                                                                                                                                                                                                         ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_CLK_LOW                                                                                                                                                                                                  ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_low_cnt_en                                                                                                                                                                                                         ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_DONE                                                                                                                                                                                                     ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_shift_done_gen                                                                                                                                                                                                         ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_LOW                                                                                                                                                                                                  ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_low_cnt_en                                                                                                                                                                                                         ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|restart_en                                                                                                                                                                                                                          ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT                                                                                                                                                                                                      ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_HOLD                                                                                                                                                                                                    ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_hold_cnt_en                                                                                                                                                                                                           ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_DONE                                                                                                                                                                                                    ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_done                                                                                                                                                                                                                  ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_SCL_LOW                                                                                                                                                                                                 ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_low_cnt_en                                                                                                                                                                                                        ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|stop_en                                                                                                                                                                                                                             ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_STOP                                                                                                                                                                                                              ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_DONE                                                                                                                                                                                                          ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_done                                                                                                                                                                                                                     ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_SCL_LOW                                                                                                                                                                                                       ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_low_cnt_en                                                                                                                                                                                                           ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|start_en                                                                                                                                                                                                                            ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_START                                                                                                                                                                                                             ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|pre_idle_state                                                                                                                                                                                                                      ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.PRE_IDLE                                                                                                                                                                                                              ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_DONE                                                                                                                                                                                                        ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_done                                                                                                                                                                                                                    ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_HOLD                                                                                                                                                                                                        ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_hold_cnt_en                                                                                                                                                                                                             ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_LOAD                                                                                                                                                                                                        ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|load_start_hold_cnt                                                                                                                                                                                                           ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|load_tbuf_cnt                                                                                                                                                                                                                 ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_LOAD_CNT                                                                                                                                                                                                        ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|tbuf_cnt_en                                                                                                                                                                                                                   ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_COUNTING                                                                                                                                                                                                        ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize.011 ; Merged with Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize.001 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                            ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_IDLE                                                                                                                                                                                                        ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_sda_out                                                                                                                                                                                                                 ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|idle_state                                                                                                                                                                                                                          ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.IDLE                                                                                                                                                                                                                  ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_IDLE                                                                                                                                                                                                            ; Merged with Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_idle                                                                                                                                                                                                                      ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HOLD                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 2238                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                  ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_regs:the_Qsys_uart_0_regs|readdata[10]                                                                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                         ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                 ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                         ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; Qsys:u0|Qsys_key:key|readdata[31]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[31]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[10]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[10]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[13]                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                    ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_regs:the_Qsys_uart_0_regs|readdata[15]                                                                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                    ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_regs:the_Qsys_uart_0_regs|readdata[13]                                                                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                    ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_regs:the_Qsys_uart_0_regs|readdata[12]                                                                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                    ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_regs:the_Qsys_uart_0_regs|readdata[11]                                                                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[30]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[29]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[28]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[27]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[26]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[24]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[23]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[22]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[21]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[20]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[19]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[18]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[17]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[16]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[15]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[14]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[13]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[12]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[11]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[30]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[29]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[28]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[27]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[26]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[25]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[24]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[23]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[22]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[21]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[20]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[19]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[18]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[17]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[16]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[15]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[14]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[13]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[12]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[11]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[10]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[9]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                     ;
; Qsys:u0|Qsys_key:key|readdata[8]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                     ;
; Qsys:u0|Qsys_key:key|readdata[7]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                     ;
; Qsys:u0|Qsys_key:key|readdata[6]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                     ;
; Qsys:u0|Qsys_key:key|readdata[4]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                     ;
; Qsys:u0|Qsys_key:key|readdata[3]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                     ;
; Qsys:u0|Qsys_key:key|readdata[2]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                        ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[31]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                    ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_regs:the_Qsys_uart_0_regs|readdata[14]                                                                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[31]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                    ;
; Qsys:u0|Qsys_sw:sw|readdata[25]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                    ;
; Qsys:u0|Qsys_key:key|readdata[5]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[24]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                  ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[28]                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[27]                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[26]                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[24]                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[22]                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[20]                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[17]                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[16]                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[14]                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[9]                                                                                                                                                              ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[8]                                                                                                                                                              ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[3]                                                                                                                                                              ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[24]                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[30]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[29]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[28]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[27]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[26]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[25]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[23]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[22]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[21]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[20]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[19]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[18]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[17]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[16]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[15]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[14]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[13]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[12]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[11]                                                                                                                                                                      ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[9]                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[8]                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[7]                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[6]                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[4]                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[5]                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[3]                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[2]                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|av_readdata_pre[1]                                                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                     ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[30]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[29]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[28]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[27]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[26]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[25]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[24]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[23]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[22]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[21]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[20]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[19]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[18]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_crst                                                                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                    ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                           ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                   ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                             ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                               ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_break,                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|trigbrktype                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[17]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[16]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[15]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[14]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                          ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][87],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                          ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                          ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                          ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][84],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ;                                ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[13]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[12]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[11]                                                                                                                                                                               ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                    ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                       ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                    ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                              ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                         ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|trigger_state                                                                                  ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                     ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                          ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                          ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                          ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                          ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                            ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                    ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                    ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                    ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                    ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                      ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                              ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                              ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                              ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                              ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                             ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                 ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                 ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                   ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                           ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                             ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                        ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                        ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                        ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                        ; Lost Fanouts                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                          ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                              ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                          ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                   ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                        ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][105]                                                                                                                                                                                         ; Stuck at GND                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~6                                                                                                                                                                                                         ; Lost Fanouts                   ; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HOLD                                                                                                                                                                                                 ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4393  ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 283   ;
; Number of registers using Asynchronous Clear ; 3657  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2643  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                       ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[0]                                                                                                                                          ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[1]                                                                                                                                          ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[2]                                                                                                                                          ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[3]                                                                                                                                          ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[4]                                                                                                                                          ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5]                                                                                                                                          ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[6]                                                                                                                                          ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[7]                                                                                                                                          ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[8]                                                                                                                                          ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[9]                                                                                                                                          ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[10]                                                                                                                                         ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[11]                                                                                                                                         ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[12]                                                                                                                                         ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[13]                                                                                                                                         ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[14]                                                                                                                                         ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[15]                                                                                                                                         ; 2       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[0]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[1]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[2]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[3]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[6]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[8]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[9]                                                                                                                                                                            ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[14]                                                                                                                                                                           ; 3       ;
; Qsys:u0|Qsys_timer:timer|internal_counter[15]                                                                                                                                                                           ; 3       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[1]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[3]                                                                                                                                                                                       ; 1       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[2]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|m_cmd[0]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|i_addr[12]                                                                                                                                                                                     ; 11      ;
; Qsys:u0|Qsys_sdram:sdram|i_cmd[1]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|i_cmd[2]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|i_cmd[0]                                                                                                                                                                                       ; 2       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent|hold_waitrequest                                                                                               ; 20      ;
; Qsys:u0|altera_reset_controller:rst_controller_003|r_sync_rst_chain[1]                                                                                                                                                  ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                       ; 38      ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[13]                                                                                                                                                                            ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[10]                                                                                                                                                                            ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[9]                                                                                                                                                                             ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[8]                                                                                                                                                                             ; 2       ;
; Qsys:u0|Qsys_sdram:sdram|refresh_counter[4]                                                                                                                                                                             ; 2       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                            ; 11      ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_tx:the_Qsys_uart_0_tx|txd                                                                                                                                                        ; 1       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator|waitrequest_reset_override                                                                                         ; 2       ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[3]                                                                                                                               ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[2]                                                                                                                               ; 4       ;
; Qsys:u0|altera_reset_controller:rst_controller_003|r_sync_rst_chain[2]                                                                                                                                                  ; 2       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                ; 4       ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                        ; 1       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                  ; 3       ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_tx:the_Qsys_uart_0_tx|pre_txd                                                                                                                                                    ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_out                                                                                                                                  ; 1       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_out                                                                                                                                  ; 1       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_out                                                                                                                                 ; 1       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_out                                                                                                                                    ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                   ; 301     ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_sda_out                                                                                                                                    ; 1       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_sda_out                                                                                                                                  ; 1       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_sda_out                                                                                                                                  ; 1       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_sda_out                                                                                                                                   ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_sda_out                                                                                                                                 ; 1       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[0]                                                                                                                                                 ; 2       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_pipe_flush                                                                                                                                                 ; 14      ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[1]                                                                                                                               ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_003|r_sync_rst_chain[3]                                                                                                                                                  ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                        ; 1       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                ; 3       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                                                                                  ; 1       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_int_reg                                                                                                                                         ; 20      ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter[3]                                                                                                                          ; 7       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|empty_d2                                                                                                                                                ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|empty_d1                                                                                                                                                ; 3       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter[3]                                                                                                                          ; 3       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                    ; 1       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[4] ; 2       ;
; Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                  ; 2       ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[0]                                                                                                                               ; 1       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                         ; 3       ;
; Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                ; 14      ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                               ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                               ; 4       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                                                                                                  ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_in_synced                                                                                                                                       ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_int_reg                                                                                                                                         ; 16      ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|scl_int_edge_reg                                                                                                                                ; 3       ;
; Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                    ; 1       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_idle                                                                                                                                        ; 2       ;
; Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                          ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                   ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                               ; 1       ;
; Qsys:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                                                                                                  ; 1       ;
; Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_tx:the_Qsys_uart_0_tx|tx_ready                                                                                                                                                   ; 6       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[0]                                                                                                                                                 ; 3       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[0]                                                                                                                                                  ; 2       ;
; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                    ; 1       ;
; Total number of inverted registers = 128*                                                                                                                                                                               ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|read_address[1]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|write_address[1]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|FpsMonitor:uFps|rfps_h[1]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[7]                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|d_byteenable[2]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_address_line_field[5]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_st_data[27]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_slow_inst_result[5]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_control_reg_rddata[2]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|write_address[0]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|read_address[2]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|internal_used[0]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[4]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|FpsMonitor:uFps|rfps_l[2]                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|d_writedata[7]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break|break_readreg[31]                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_tx:the_Qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                                                                                                                                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_inst_result[9]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[36]                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[34]                                                        ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[13]                                                        ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck|sr[28]                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                              ;
; 5:1                ; 17 bits   ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_pipe_flush_waddr[5]                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|active_addr[7]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[9]                                                                                                                                                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_nx_state                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter_nxt[3]                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter_nxt[3]                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|E_logic_result[17]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_data_rd_port_addr[4]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_data_wr_port_data[1]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_data_wr_port_data[17]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_data_wr_port_data[9]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|dc_data_wr_port_data[27]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt_nxt[1]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_nx_state                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|Add1                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |DE10_LITE_D8M_VIP|FpsMonitor:uFps|hex_fps_l[0]                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |DE10_LITE_D8M_VIP|FpsMonitor:uFps|hex_fps_h[6]                                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|D_src2_reg[13]                                                                                                                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_wr_data_unfiltered[10]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_wr_data_unfiltered[16]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|A_wr_data_unfiltered[0]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|F_ic_tag_rd_addr_nxt[5]                                                                                                                                                                                                                                                                       ;
; 11:1               ; 5 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|src_data[89]                                                                                                                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                      ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE10_LITE_D8M_VIP|Qsys:u0|Qsys_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_D8M_VIP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------+
; Assignment     ; Value ; From ; To                    ;
+----------------+-------+------+-----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg            ;
+----------------+-------+------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_d6b1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_r3b1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_sdram:sdram               ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_uart_0:uart_0 ;
+-----------------------------+-------+------+------+
; Assignment                  ; Value ; From ; To   ;
+-----------------------------+-------+------+------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -    ;
+-----------------------------+-------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_012 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_003 ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0 ;
+-----------------+-------+----------------------------------------------------+
; Parameter Name  ; Value ; Type                                               ;
+-----------------+-------+----------------------------------------------------+
; USE_AV_ST       ; 0     ; Signed Integer                                     ;
; FIFO_DEPTH      ; 16    ; Signed Integer                                     ;
; FIFO_DEPTH_LOG2 ; 4     ; Signed Integer                                     ;
+-----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr ;
+-----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------+
; USE_AV_ST       ; 0     ; Signed Integer                                                                 ;
; FIFO_DEPTH      ; 16    ; Signed Integer                                                                 ;
; FIFO_DEPTH_LOG2 ; 4     ; Signed Integer                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                                                             ;
; RX_CLK_LOAD    ; 001   ; Unsigned Binary                                                                             ;
; RX_CLK_LOW     ; 010   ; Unsigned Binary                                                                             ;
; RX_CLK_HIGH    ; 011   ; Unsigned Binary                                                                             ;
; RX_HOLD        ; 100   ; Unsigned Binary                                                                             ;
; RX_DONE        ; 101   ; Unsigned Binary                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; TX_IDLE        ; 000   ; Unsigned Binary                                                                             ;
; TX_CLK_LOAD    ; 001   ; Unsigned Binary                                                                             ;
; TX_CLK_LOW     ; 010   ; Unsigned Binary                                                                             ;
; TX_CLK_HIGH    ; 011   ; Unsigned Binary                                                                             ;
; TX_CLK_HOLD    ; 100   ; Unsigned Binary                                                                             ;
; TX_DONE        ; 101   ; Unsigned Binary                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; BUS_IDLE       ; 00    ; Unsigned Binary                                                                             ;
; BUS_BUSY       ; 01    ; Unsigned Binary                                                                             ;
; BUS_LOAD_CNT   ; 10    ; Unsigned Binary                                                                             ;
; BUS_COUNTING   ; 11    ; Unsigned Binary                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
; START_IDLE      ; 00    ; Unsigned Binary                                                                            ;
; START_LOAD      ; 01    ; Unsigned Binary                                                                            ;
; START_HOLD      ; 10    ; Unsigned Binary                                                                            ;
; START_DONE      ; 11    ; Unsigned Binary                                                                            ;
; RESTART_IDLE    ; 000   ; Unsigned Binary                                                                            ;
; RESTART_LOAD    ; 001   ; Unsigned Binary                                                                            ;
; RESTART_SCL_LOW ; 010   ; Unsigned Binary                                                                            ;
; RESTART_SETUP   ; 011   ; Unsigned Binary                                                                            ;
; RESTART_HOLD    ; 100   ; Unsigned Binary                                                                            ;
; RESTART_DONE    ; 101   ; Unsigned Binary                                                                            ;
; STOP_IDLE       ; 000   ; Unsigned Binary                                                                            ;
; STOP_LOAD       ; 001   ; Unsigned Binary                                                                            ;
; STOP_SCL_LOW    ; 010   ; Unsigned Binary                                                                            ;
; STOP_SETUP      ; 011   ; Unsigned Binary                                                                            ;
; STOP_DONE       ; 100   ; Unsigned Binary                                                                            ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo ;
+-----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------+
; DSIZE           ; 10    ; Signed Integer                                                                     ;
; FIFO_DEPTH      ; 16    ; Signed Integer                                                                     ;
; FIFO_DEPTH_LOG2 ; 4     ; Signed Integer                                                                     ;
; LATENCY         ; 2     ; Signed Integer                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_d6b1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo ;
+-----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------+
; DSIZE           ; 8     ; Signed Integer                                                                     ;
; FIFO_DEPTH      ; 16    ; Signed Integer                                                                     ;
; FIFO_DEPTH_LOG2 ; 4     ; Signed Integer                                                                     ;
; LATENCY         ; 2     ; Signed Integer                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_r3b1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                            ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 32768                ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_7pc1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 2     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 12    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_003|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_004|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_005:router_005|Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_006|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_005:router_007|Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_008|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_009|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_010|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_011|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_012|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_013|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_014:router_014|Qsys_mm_interconnect_0_router_014_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 13    ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 13    ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                               ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                               ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                    ;
; ST_DATA_W      ; 87    ; Signed Integer                                                                                                                                                                                                                    ;
; ST_CHANNEL_W   ; 13    ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 82    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 83    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 84    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 86    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 87    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 105   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 100   ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 101   ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 102   ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 104   ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 105   ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 87    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+-------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                              ;
+--------------------+-------+-------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                    ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                    ;
+--------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                            ;
; depth          ; 3     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                        ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                        ;
+--------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+-----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                        ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                        ;
+--------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Qsys:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpsMonitor:uFps        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; ONE_SEC        ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                     ;
; Entity Instance                           ; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 10                                                                                    ;
;     -- NUMWORDS_A                         ; 16                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 10                                                                                    ;
;     -- NUMWORDS_B                         ; 16                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                 ;
; Entity Instance            ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpsMonitor:uFps"                                                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fps       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; hex_fps_h ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; hex_fps_l ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_003" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------+
; Port           ; Type   ; Severity ; Details                               ;
+----------------+--------+----------+---------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                          ;
+----------------+--------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[25..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_014:router_014|Qsys_mm_interconnect_0_router_014_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_005:router_005|Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mipi_reset_n_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mipi_reset_n_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mipi_reset_n_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_uart_0:uart_0"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2" ;
+---------------+--------+----------+----------------------------+
; Port          ; Type   ; Severity ; Details                    ;
+---------------+--------+----------+----------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected     ;
+---------------+--------+----------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic"                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_jtag_uart:jtag_uart"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo" ;
+-------+--------+----------+-----------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                         ;
+-------+--------+----------+-----------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                          ;
+-------+--------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det" ;
+---------------+--------+----------+-----------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                         ;
+---------------+--------+----------+-----------------------------------------------------------------+
; scl_edge_hl   ; Output ; Info     ; Explicitly unconnected                                          ;
; sda_edge_hl   ; Output ; Info     ; Explicitly unconnected                                          ;
; sda_edge_lh   ; Output ; Info     ; Explicitly unconnected                                          ;
; start_det     ; Output ; Info     ; Explicitly unconnected                                          ;
; start_det_dly ; Output ; Info     ; Explicitly unconnected                                          ;
; stop_det      ; Output ; Info     ; Explicitly unconnected                                          ;
+---------------+--------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; gen_stop_state ; Output ; Info     ; Explicitly unconnected                                   ;
+----------------+--------+----------+----------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|altera_avalon_i2c:i2c_0" ;
+-----------+--------+----------+-----------------------------+
; Port      ; Type   ; Severity ; Details                     ;
+-----------+--------+----------+-----------------------------+
; src_data  ; Output ; Info     ; Explicitly unconnected      ;
; src_valid ; Output ; Info     ; Explicitly unconnected      ;
; src_ready ; Input  ; Info     ; Stuck at GND                ;
; snk_data  ; Input  ; Info     ; Stuck at GND                ;
; snk_valid ; Input  ; Info     ; Stuck at GND                ;
; snk_ready ; Output ; Info     ; Explicitly unconnected      ;
+-----------+--------+----------+-----------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1" ;
+----------+-------+----------+------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                    ;
+----------+-------+----------+------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                               ;
+----------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0|Qsys_altpll_0:altpll_0"      ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; c0                 ; Output ; Info     ; Explicitly unconnected ;
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Qsys:u0"                                                                                                                                                                        ;
+-----------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                           ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; clk_vga_clk                             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; led_external_connection_export          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; altpll_0_areset_conduit_export          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; altpll_0_locked_conduit_export          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mipi_reset_n_external_connection_export ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 211                         ;
; cycloneiii_ff         ; 4230                        ;
;     CLR               ; 1410                        ;
;     CLR SCLR          ; 22                          ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 45                          ;
;     ENA               ; 418                         ;
;     ENA CLR           ; 1910                        ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SCLR SLD  ; 45                          ;
;     ENA CLR SLD       ; 150                         ;
;     ENA SLD           ; 14                          ;
;     SCLR              ; 27                          ;
;     SLD               ; 11                          ;
;     plain             ; 155                         ;
; cycloneiii_io_obuf    ; 39                          ;
; cycloneiii_lcell_comb ; 4757                        ;
;     arith             ; 328                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 209                         ;
;         3 data inputs ; 117                         ;
;     normal            ; 4429                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 74                          ;
;         2 data inputs ; 483                         ;
;         3 data inputs ; 1230                        ;
;         4 data inputs ; 2636                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 389                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 3.20                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 191                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 168                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 159                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 30                                       ;
;         3 data inputs ; 45                                       ;
;         4 data inputs ; 77                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.10                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:40     ;
; sld_hub:auto_hub ; 00:00:01     ;
; pzdyqx:nabboc    ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jun 17 16:24:32 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "Qsys.qsys"
Info (12250): 2022.06.17.16:25:15 Progress: Loading DE10_CAM/Qsys.qsys
Info (12250): 2022.06.17.16:25:18 Progress: Reading input file
Info (12250): 2022.06.17.16:25:19 Progress: Adding EEE_IMGPROC_0 [EEE_IMGPROC 1.0]
Info (12250): 2022.06.17.16:25:23 Progress: Parameterizing module EEE_IMGPROC_0
Info (12250): 2022.06.17.16:25:23 Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Info (12250): 2022.06.17.16:25:23 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Info (12250): 2022.06.17.16:25:23 Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Info (12250): 2022.06.17.16:25:28 Progress: Parameterizing module TERASIC_CAMERA_0
Info (12250): 2022.06.17.16:25:28 Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info (12250): 2022.06.17.16:25:28 Progress: Parameterizing module alt_vip_itc_0
Info (12250): 2022.06.17.16:25:28 Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Info (12250): 2022.06.17.16:25:33 Progress: Parameterizing module alt_vip_vfb_0
Info (12250): 2022.06.17.16:25:33 Progress: Adding altpll_0 [altpll 18.1]
Info (12250): 2022.06.17.16:25:33 Progress: Parameterizing module altpll_0
Info (12250): 2022.06.17.16:25:33 Progress: Adding clk_50 [clock_source 18.1]
Info (12250): 2022.06.17.16:25:33 Progress: Parameterizing module clk_50
Info (12250): 2022.06.17.16:25:33 Progress: Adding i2c_0 [altera_avalon_i2c 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module i2c_0
Info (12250): 2022.06.17.16:25:34 Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module i2c_opencores_camera
Info (12250): 2022.06.17.16:25:34 Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module i2c_opencores_mipi
Info (12250): 2022.06.17.16:25:34 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module jtag_uart
Info (12250): 2022.06.17.16:25:34 Progress: Adding key [altera_avalon_pio 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module key
Info (12250): 2022.06.17.16:25:34 Progress: Adding led [altera_avalon_pio 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module led
Info (12250): 2022.06.17.16:25:34 Progress: Adding mipi_pwdn_n [altera_avalon_pio 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module mipi_pwdn_n
Info (12250): 2022.06.17.16:25:34 Progress: Adding mipi_reset_n [altera_avalon_pio 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module mipi_reset_n
Info (12250): 2022.06.17.16:25:34 Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module nios2_gen2
Info (12250): 2022.06.17.16:25:34 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2022.06.17.16:25:34 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module sdram
Info (12250): 2022.06.17.16:25:34 Progress: Adding sw [altera_avalon_pio 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module sw
Info (12250): 2022.06.17.16:25:34 Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module sysid_qsys
Info (12250): 2022.06.17.16:25:34 Progress: Adding timer [altera_avalon_timer 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module timer
Info (12250): 2022.06.17.16:25:34 Progress: Adding uart_0 [altera_avalon_uart 18.1]
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing module uart_0
Info (12250): 2022.06.17.16:25:34 Progress: Building connections
Info (12250): 2022.06.17.16:25:34 Progress: Parameterizing connections
Info (12250): 2022.06.17.16:25:34 Progress: Validating
Info (12250): 2022.06.17.16:25:38 Progress: Done reading input file
Info (12250): Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info (12250): Qsys: Generating Qsys "Qsys" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_005.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info (12250): Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info (12250): Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info (12250): Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info (12250): Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info (12250): Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info (12250): Altpll_0: "Qsys" instantiated altpll "altpll_0"
Info (12250): I2c_0: "Qsys" instantiated altera_avalon_i2c "i2c_0"
Info (12250): Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0006_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'
Info (12250): Jtag_uart: "Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Key: Starting RTL generation for module 'Qsys_key'
Info (12250): Key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0007_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0007_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Key: Done RTL generation for module 'Qsys_key'
Info (12250): Key: "Qsys" instantiated altera_avalon_pio "key"
Info (12250): Led: Starting RTL generation for module 'Qsys_led'
Info (12250): Led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0008_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0008_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led: Done RTL generation for module 'Qsys_led'
Info (12250): Led: "Qsys" instantiated altera_avalon_pio "led"
Info (12250): Mipi_reset_n: Starting RTL generation for module 'Qsys_mipi_reset_n'
Info (12250): Mipi_reset_n:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_reset_n --dir=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0009_mipi_reset_n_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0009_mipi_reset_n_gen//Qsys_mipi_reset_n_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Mipi_reset_n: Done RTL generation for module 'Qsys_mipi_reset_n'
Info (12250): Mipi_reset_n: "Qsys" instantiated altera_avalon_pio "mipi_reset_n"
Info (12250): Nios2_gen2: "Qsys" instantiated altera_nios2_gen2 "nios2_gen2"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0010_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0010_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "Qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sdram: Starting RTL generation for module 'Qsys_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0011_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0011_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'Qsys_sdram'
Info (12250): Sdram: "Qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sw: Starting RTL generation for module 'Qsys_sw'
Info (12250): Sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0012_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0012_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sw: Done RTL generation for module 'Qsys_sw'
Info (12250): Sw: "Qsys" instantiated altera_avalon_pio "sw"
Info (12250): Sysid_qsys: "Qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info (12250): Timer: Starting RTL generation for module 'Qsys_timer'
Info (12250): Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0014_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0014_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer: Done RTL generation for module 'Qsys_timer'
Info (12250): Timer: "Qsys" instantiated altera_avalon_timer "timer"
Info (12250): Uart_0: Starting RTL generation for module 'Qsys_uart_0'
Info (12250): Uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0015_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0015_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'Qsys_uart_0'
Info (12250): Uart_0: "Qsys" instantiated altera_avalon_uart "uart_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "Qsys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_synchronizer: "Qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info (12250): Rst_controller: "Qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0019_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/vacla/AppData/Local/Temp/alt9160_6168217626125860111.dir/0019_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.06.17 16:27:59 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.06.17 16:27:59 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.06.17 16:28:01 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.06.17 16:28:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.06.17 16:28:01 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.06.17 16:28:01 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.06.17 16:28:01 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2022.06.17 16:28:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.06.17 16:28:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.06.17 16:28:02 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.06.17 16:28:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2022.06.17 16:28:02 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.06.17 16:28:02 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.06.17 16:28:02 (*)     Testbench
Info (12250): Cpu: # 2022.06.17 16:28:02 (*)     Instruction decoding
Info (12250): Cpu: # 2022.06.17 16:28:02 (*)       Instruction fields
Info (12250): Cpu: # 2022.06.17 16:28:03 (*)       Instruction decodes
Info (12250): Cpu: # 2022.06.17 16:28:04 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2022.06.17 16:28:04 (*)       Instruction controls
Info (12250): Cpu: # 2022.06.17 16:28:04 (*)     Pipeline frontend
Info (12250): Cpu: # 2022.06.17 16:28:05 (*)     Pipeline backend
Info (12250): Cpu: # 2022.06.17 16:28:11 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.06.17 16:28:16 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2022.06.17 16:28:18 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu'
Info (12250): Cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info (12250): Nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info (12250): Reusing file C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Reusing file C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_012: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_012"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_012" instantiated error_adapter "error_adapter_0"
Info (12250): Qsys: Done "Qsys" with 47 modules, 88 files
Info (12249): Finished elaborating Platform Designer system entity "Qsys.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: C:/Users/vacla/Projects/Vision/DE10_CAM/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg.v
    Info (12023): Found entity 1: STREAM_REG File: C:/Users/vacla/Projects/Vision/DE10_CAM/ip/EEE_IMGPROC/STREAM_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_d8m_vip.v
    Info (12023): Found entity 1: DE10_LITE_D8M_VIP File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg_test.v
    Info (12023): Found entity 1: STREAM_REG_TEST File: C:/Users/vacla/Projects/Vision/DE10_CAM/ip/EEE_IMGPROC/STREAM_REG_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/msg_fifo.v
    Info (12023): Found entity 1: MSG_FIFO File: C:/Users/vacla/Projects/Vision/DE10_CAM/ip/EEE_IMGPROC/MSG_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/eee_imgproc/eee_imgproc.v
    Info (12023): Found entity 1: EEE_IMGPROC File: C:/Users/vacla/Projects/Vision/DE10_CAM/ip/EEE_IMGPROC/EEE_IMGPROC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v
    Info (12023): Found entity 1: Qsys File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/qsys/submodules/qsys_altpll_0.v
    Info (12023): Found entity 1: Qsys_altpll_0_dffpipe_l2c File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_altpll_0.v Line: 37
    Info (12023): Found entity 2: Qsys_altpll_0_stdsync_sv6 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_altpll_0.v Line: 98
    Info (12023): Found entity 3: Qsys_altpll_0_altpll_u3t2 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_altpll_0.v Line: 130
    Info (12023): Found entity 4: Qsys_altpll_0 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_altpll_0.v Line: 229
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv
    Info (12023): Found entity 1: Qsys_irq_mapper File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_jtag_uart.v
    Info (12023): Found entity 1: Qsys_jtag_uart_sim_scfifo_w File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Qsys_jtag_uart_scfifo_w File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 78
    Info (12023): Found entity 3: Qsys_jtag_uart_sim_scfifo_r File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 164
    Info (12023): Found entity 4: Qsys_jtag_uart_scfifo_r File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 243
    Info (12023): Found entity 5: Qsys_jtag_uart File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_key.v
    Info (12023): Found entity 1: Qsys_key File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_key.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_led.v
    Info (12023): Found entity 1: Qsys_led File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mipi_reset_n.v
    Info (12023): Found entity 1: Qsys_mipi_reset_n File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mipi_reset_n.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_0 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_012.v
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter_012 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_012.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_demux File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_demux_001 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_mux File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_cmd_mux_003 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_default_decode File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_001_default_decode File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_001 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_002_default_decode File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_002 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_005_default_decode File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_005 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_014.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_router_014_default_decode File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_014.sv Line: 45
    Info (12023): Found entity 2: Qsys_mm_interconnect_0_router_014 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_014.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux_002 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux_003 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_demux_005 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_mux File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Qsys_mm_interconnect_0_rsp_mux_001 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2.v
    Info (12023): Found entity 1: Qsys_nios2_gen2 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_ic_data_module File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 21
    Info (12023): Found entity 2: Qsys_nios2_gen2_cpu_ic_tag_module File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 89
    Info (12023): Found entity 3: Qsys_nios2_gen2_cpu_bht_module File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 158
    Info (12023): Found entity 4: Qsys_nios2_gen2_cpu_register_bank_a_module File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 227
    Info (12023): Found entity 5: Qsys_nios2_gen2_cpu_register_bank_b_module File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 293
    Info (12023): Found entity 6: Qsys_nios2_gen2_cpu_dc_tag_module File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 359
    Info (12023): Found entity 7: Qsys_nios2_gen2_cpu_dc_data_module File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 425
    Info (12023): Found entity 8: Qsys_nios2_gen2_cpu_dc_victim_module File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 494
    Info (12023): Found entity 9: Qsys_nios2_gen2_cpu_nios2_oci_debug File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 562
    Info (12023): Found entity 10: Qsys_nios2_gen2_cpu_nios2_oci_break File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 708
    Info (12023): Found entity 11: Qsys_nios2_gen2_cpu_nios2_oci_xbrk File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1001
    Info (12023): Found entity 12: Qsys_nios2_gen2_cpu_nios2_oci_dbrk File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1262
    Info (12023): Found entity 13: Qsys_nios2_gen2_cpu_nios2_oci_itrace File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1451
    Info (12023): Found entity 14: Qsys_nios2_gen2_cpu_nios2_oci_td_mode File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1634
    Info (12023): Found entity 15: Qsys_nios2_gen2_cpu_nios2_oci_dtrace File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1702
    Info (12023): Found entity 16: Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1784
    Info (12023): Found entity 17: Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1856
    Info (12023): Found entity 18: Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1899
    Info (12023): Found entity 19: Qsys_nios2_gen2_cpu_nios2_oci_fifo File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1946
    Info (12023): Found entity 20: Qsys_nios2_gen2_cpu_nios2_oci_pib File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2432
    Info (12023): Found entity 21: Qsys_nios2_gen2_cpu_nios2_oci_im File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2455
    Info (12023): Found entity 22: Qsys_nios2_gen2_cpu_nios2_performance_monitors File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2525
    Info (12023): Found entity 23: Qsys_nios2_gen2_cpu_nios2_avalon_reg File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2542
    Info (12023): Found entity 24: Qsys_nios2_gen2_cpu_ociram_sp_ram_module File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2635
    Info (12023): Found entity 25: Qsys_nios2_gen2_cpu_nios2_ocimem File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2700
    Info (12023): Found entity 26: Qsys_nios2_gen2_cpu_nios2_oci File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2881
    Info (12023): Found entity 27: Qsys_nios2_gen2_cpu File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_sysclk File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_tck File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_wrapper File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_mult_cell File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v
    Info (12023): Found entity 1: Qsys_nios2_gen2_cpu_test_bench File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_onchip_memory2_0.v
    Info (12023): Found entity 1: Qsys_onchip_memory2_0 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram.v
    Info (12023): Found entity 1: Qsys_sdram_input_efifo_module File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_sdram.v Line: 21
    Info (12023): Found entity 2: Qsys_sdram File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_test_component.v
    Info (12023): Found entity 1: Qsys_sdram_test_component_ram_module File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: Qsys_sdram_test_component File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sw.v
    Info (12023): Found entity 1: Qsys_sw File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sysid_qsys.v
    Info (12023): Found entity 1: Qsys_sysid_qsys File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_timer.v
    Info (12023): Found entity 1: Qsys_timer File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_timer.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_uart_0.v
    Info (12023): Found entity 1: Qsys_uart_0_tx File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_uart_0.v Line: 21
    Info (12023): Found entity 2: Qsys_uart_0_rx_stimulus_source File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_uart_0.v Line: 194
    Info (12023): Found entity 3: Qsys_uart_0_rx File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_uart_0.v Line: 288
    Info (12023): Found entity 4: Qsys_uart_0_regs File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_uart_0.v Line: 547
    Info (12023): Found entity 5: Qsys_uart_0 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_uart_0.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c.v
    Info (12023): Found entity 1: altera_avalon_i2c File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_clk_cnt.v
    Info (12023): Found entity 1: altera_avalon_i2c_clk_cnt File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_clk_cnt.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_det File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_gen File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_csr.v
    Info (12023): Found entity 1: altera_avalon_i2c_csr File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_fifo.v
    Info (12023): Found entity 1: altera_avalon_i2c_fifo File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_mstfsm.v
    Info (12023): Found entity 1: altera_avalon_i2c_mstfsm File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_mstfsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_rxshifter File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v
    Info (12023): Found entity 1: altera_avalon_i2c_spksupp File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_txout.v
    Info (12023): Found entity 1: altera_avalon_i2c_txout File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_txout.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_txshifter File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_wrap_burst_converter.sv Line: 27
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at qsys_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_sdram.v Line: 682
Info (12127): Elaborating entity "DE10_LITE_D8M_VIP" for the top level hierarchy
Warning (10858): Verilog HDL warning at DE10_LITE_D8M_VIP.v(85): object disp_hs used but never assigned File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 85
Warning (10858): Verilog HDL warning at DE10_LITE_D8M_VIP.v(86): object disp_vs used but never assigned File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 86
Warning (10858): Verilog HDL warning at DE10_LITE_D8M_VIP.v(87): object disp_data used but never assigned File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 87
Warning (10036): Verilog HDL or VHDL warning at DE10_LITE_D8M_VIP.v(111): object "MIPI_PIXEL_VS_d" assigned a value but never read File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 111
Warning (10036): Verilog HDL or VHDL warning at DE10_LITE_D8M_VIP.v(112): object "MIPI_PIXEL_HS_d" assigned a value but never read File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 112
Warning (10036): Verilog HDL or VHDL warning at DE10_LITE_D8M_VIP.v(113): object "MIPI_PIXEL_D_d" assigned a value but never read File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 113
Warning (10030): Net "disp_data[23..20]" at DE10_LITE_D8M_VIP.v(87) has no driver or initial value, using a default initial value '0' File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 87
Warning (10030): Net "disp_data[15..12]" at DE10_LITE_D8M_VIP.v(87) has no driver or initial value, using a default initial value '0' File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 87
Warning (10030): Net "disp_data[7..4]" at DE10_LITE_D8M_VIP.v(87) has no driver or initial value, using a default initial value '0' File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 87
Warning (10030): Net "disp_hs" at DE10_LITE_D8M_VIP.v(85) has no driver or initial value, using a default initial value '0' File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 85
Warning (10030): Net "disp_vs" at DE10_LITE_D8M_VIP.v(86) has no driver or initial value, using a default initial value '0' File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 86
Warning (10034): Output port "LEDR" at DE10_LITE_D8M_VIP.v(40) has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 40
Warning (10034): Output port "GSENSOR_CS_N" at DE10_LITE_D8M_VIP.v(53) has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 53
Warning (10034): Output port "GSENSOR_SCLK" at DE10_LITE_D8M_VIP.v(55) has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 55
Warning (10034): Output port "CAMERA_PWDN_n" at DE10_LITE_D8M_VIP.v(66) has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 66
Warning (10034): Output port "MIPI_MCLK" at DE10_LITE_D8M_VIP.v(70) has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 70
Warning (10034): Output port "MIPI_RESET_n" at DE10_LITE_D8M_VIP.v(77) has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 77
Info (12128): Elaborating entity "Qsys" for hierarchy "Qsys:u0" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 188
Info (12128): Elaborating entity "Qsys_altpll_0" for hierarchy "Qsys:u0|Qsys_altpll_0:altpll_0" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 160
Info (12128): Elaborating entity "Qsys_altpll_0_stdsync_sv6" for hierarchy "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_altpll_0.v Line: 300
Info (12128): Elaborating entity "Qsys_altpll_0_dffpipe_l2c" for hierarchy "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_stdsync_sv6:stdsync2|Qsys_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_altpll_0.v Line: 116
Info (12128): Elaborating entity "Qsys_altpll_0_altpll_u3t2" for hierarchy "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_altpll_0.v Line: 306
Info (12128): Elaborating entity "altera_avalon_i2c" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 185
Info (12128): Elaborating entity "altera_avalon_i2c_csr" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c.v Line: 207
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (5) File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_csr.v Line: 255
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (5) File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_csr.v Line: 256
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (5) File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_csr.v Line: 257
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (5) File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_csr.v Line: 267
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (5) File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_csr.v Line: 268
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (5) File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_csr.v Line: 269
Info (12128): Elaborating entity "altera_avalon_i2c_mstfsm" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c.v Line: 262
Info (12128): Elaborating entity "altera_avalon_i2c_rxshifter" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c.v Line: 291
Info (12128): Elaborating entity "altera_avalon_i2c_txshifter" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c.v Line: 320
Info (12128): Elaborating entity "altera_avalon_i2c_spksupp" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c.v Line: 331
Info (12128): Elaborating entity "altera_avalon_i2c_condt_det" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c.v Line: 359
Info (12128): Elaborating entity "altera_avalon_i2c_condt_gen" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c.v Line: 397
Info (12128): Elaborating entity "altera_avalon_i2c_clk_cnt" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c.v Line: 443
Info (12128): Elaborating entity "altera_avalon_i2c_txout" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c.v Line: 466
Info (12128): Elaborating entity "altera_avalon_i2c_fifo" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c.v Line: 491
Info (10264): Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12130): Elaborated megafunction instantiation "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12133): Instantiated megafunction "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" with the following parameter: File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v Line: 99
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d6b1.tdf
    Info (12023): Found entity 1: altsyncram_d6b1 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_d6b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d6b1" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_d6b1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_avalon_i2c_fifo" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c.v Line: 513
Info (10264): Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12130): Elaborated megafunction instantiation "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12133): Instantiated megafunction "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" with the following parameter: File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v Line: 99
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3b1.tdf
    Info (12023): Found entity 1: altsyncram_r3b1 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_r3b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3b1" for hierarchy "Qsys:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_r3b1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_jtag_uart" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 198
Info (12128): Elaborating entity "Qsys_jtag_uart_scfifo_w" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "Qsys_jtag_uart_scfifo_r" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Qsys:u0|Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Qsys_key" for hierarchy "Qsys:u0|Qsys_key:key" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 206
Info (12128): Elaborating entity "Qsys_led" for hierarchy "Qsys:u0|Qsys_led:led" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 217
Info (12128): Elaborating entity "Qsys_mipi_reset_n" for hierarchy "Qsys:u0|Qsys_mipi_reset_n:mipi_reset_n" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 228
Info (12128): Elaborating entity "Qsys_nios2_gen2" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 259
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2.v Line: 69
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_test_bench" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_test_bench:the_Qsys_nios2_gen2_cpu_test_bench" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 5993
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_ic_data_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 6995
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf
    Info (12023): Found entity 1: altsyncram_2uc1 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_2uc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2uc1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_ic_tag_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 7061
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf
    Info (12023): Found entity 1: altsyncram_1lc1 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_1lc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1lc1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1lc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_bht_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 7259
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_vhc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_register_bank_a_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 8216
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_5tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_register_bank_b_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 8234
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_mult_cell" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 8819
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v
    Info (12023): Found entity 1: altera_mult_add_bbo2 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altera_mult_add_bbo2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_bbo2" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altera_mult_add_bbo2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_dc_tag_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 9241
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ptb1.tdf
    Info (12023): Found entity 1: altsyncram_ptb1 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_ptb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ptb1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ptb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_dc_data_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 9307
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf
    Info (12023): Found entity 1: altsyncram_aoe1 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_aoe1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_aoe1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_dc_victim_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 9419
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_hec1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 10250
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_debug" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 632
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_break" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3128
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_xbrk" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3151
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_dbrk" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3178
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_itrace" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3216
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_dtrace" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3231
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_td_mode" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace|Qsys_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 1752
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_fifo" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3246
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2065
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2074
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo|Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2083
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_pib" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_cpu_nios2_oci_pib" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3251
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_oci_im" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3265
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_avalon_reg" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3284
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_nios2_ocimem" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3304
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_ociram_sp_ram_module" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_debug_slave_wrapper" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3406
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_debug_slave_tck" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Qsys_nios2_gen2_cpu_debug_slave_sysclk" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Qsys_onchip_memory2_0" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 273
Info (12128): Elaborating entity "altsyncram" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf
    Info (12023): Found entity 1: altsyncram_7pc1 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_7pc1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_7pc1" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/decode_c7a.tdf Line: 22
Info (12128): Elaborating entity "decode_c7a" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|decode_c7a:decode3" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_7pc1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/mux_93b.tdf Line: 22
Info (12128): Elaborating entity "mux_93b" for hierarchy "Qsys:u0|Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7pc1:auto_generated|mux_93b:mux2" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/altsyncram_7pc1.tdf Line: 44
Info (12128): Elaborating entity "Qsys_sdram" for hierarchy "Qsys:u0|Qsys_sdram:sdram" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 296
Info (12128): Elaborating entity "Qsys_sdram_input_efifo_module" for hierarchy "Qsys:u0|Qsys_sdram:sdram|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_sdram.v Line: 298
Info (12128): Elaborating entity "Qsys_sw" for hierarchy "Qsys:u0|Qsys_sw:sw" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 304
Info (12128): Elaborating entity "Qsys_sysid_qsys" for hierarchy "Qsys:u0|Qsys_sysid_qsys:sysid_qsys" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 311
Info (12128): Elaborating entity "Qsys_timer" for hierarchy "Qsys:u0|Qsys_timer:timer" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 322
Info (12128): Elaborating entity "Qsys_uart_0" for hierarchy "Qsys:u0|Qsys_uart_0:uart_0" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 337
Info (12128): Elaborating entity "Qsys_uart_0_tx" for hierarchy "Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_tx:the_Qsys_uart_0_tx" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_uart_0.v Line: 867
Info (12128): Elaborating entity "Qsys_uart_0_rx" for hierarchy "Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_uart_0.v Line: 885
Info (12128): Elaborating entity "Qsys_uart_0_rx_stimulus_source" for hierarchy "Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_rx:the_Qsys_uart_0_rx|Qsys_uart_0_rx_stimulus_source:the_Qsys_uart_0_rx_stimulus_source" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_uart_0.v Line: 366
Info (12128): Elaborating entity "Qsys_uart_0_regs" for hierarchy "Qsys:u0|Qsys_uart_0:uart_0|Qsys_uart_0_regs:the_Qsys_uart_0_regs" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_uart_0.v Line: 916
Info (12128): Elaborating entity "Qsys_mm_interconnect_0" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 429
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1188
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1248
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1312
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1376
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1440
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1504
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1568
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1632
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1696
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 1760
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2016
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2080
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2161
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2242
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2326
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2367
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2408
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 2699
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4236
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4277
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4318
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4334
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router:router|Qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv Line: 196
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4350
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_001:router_001|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_002" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4366
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_002:router_002|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_005" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_005:router_005" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4414
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_005_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_005:router_005|Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_014" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_014:router_014" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4558
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_router_014_default_decode" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_router_014:router_014|Qsys_mm_interconnect_0_router_014_default_decode:the_default_decode" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_014.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4608
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4658
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4708
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_cmd_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4797
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4820
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_cmd_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4837
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_cmd_mux_003" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 4894
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_demux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5070
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_demux_002" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5104
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_demux_003" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5127
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_demux_005" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5167
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_mux" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5375
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv Line: 486
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5398
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5464
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5530
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 5564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 6307
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_avalon_st_adapter_012" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0.v Line: 6655
Info (12128): Elaborating entity "Qsys_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0" for hierarchy "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|Qsys_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012|Qsys_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0:error_adapter_0" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_012.v Line: 200
Info (12128): Elaborating entity "Qsys_irq_mapper" for hierarchy "Qsys:u0|Qsys_irq_mapper:irq_mapper" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 439
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 450
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 535
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Qsys:u0|altera_reset_controller:rst_controller_002" File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/qsys.v Line: 661
Info (12128): Elaborating entity "FpsMonitor" for hierarchy "FpsMonitor:uFps" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 197
Warning (12020): Port "jdo" on the entity instantiation of "the_Qsys_nios2_gen2_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.06.17.16:29:48 Progress: Loading sld2d1b536e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Qsys:u0|Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9401.tdf
    Info (12023): Found entity 1: mult_9401 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/mult_9401.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf
    Info (12023): Found entity 1: mult_9b01 File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/mult_9b01.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[9]" and its non-tri-state driver. File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 56
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 61
    Warning (13040): bidirectional pin "CAMERA_I2C_SCL" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 64
    Warning (13040): bidirectional pin "CAMERA_I2C_SDA" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 65
    Warning (13040): bidirectional pin "MIPI_I2C_SCL" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 68
    Warning (13040): bidirectional pin "MIPI_I2C_SDA" has no driver File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 69
Info (13000): Registers with preset signals will power-up high File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[9]~synth" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 60
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 19
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 29
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 30
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 31
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 32
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 33
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 34
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 40
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 46
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 46
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 46
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 46
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 47
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 47
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 47
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 47
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 48
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 49
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 49
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 49
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 49
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 50
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 53
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 55
    Warning (13410): Pin "CAMERA_PWDN_n" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 66
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 67
    Warning (13410): Pin "MIPI_MCLK" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 70
    Warning (13410): Pin "MIPI_RESET_n" is stuck at GND File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 77
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 411 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/vacla/Projects/Vision/DE10_CAM/output_files/DE10_LITE_D8M_VIP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1|pll7" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_altpll_0.v Line: 150
Warning (15899): PLL "Qsys:u0|Qsys_altpll_0:altpll_0|Qsys_altpll_0_altpll_u3t2:sd1|pll7" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/vacla/Projects/Vision/DE10_CAM/db/ip/qsys/submodules/qsys_altpll_0.v Line: 150
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 11
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 54
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 54
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_CLK" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 71
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[0]" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 72
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[1]" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 72
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[2]" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 72
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[3]" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 72
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[4]" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 72
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[5]" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 72
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[6]" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 72
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[7]" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 72
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[8]" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 72
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_D[9]" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 72
    Warning (15610): No output dependent on input pin "MIPI_PIXEL_HS" File: C:/Users/vacla/Projects/Vision/DE10_CAM/DE10_LITE_D8M_VIP.v Line: 73
Info (21057): Implemented 8169 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 103 output pins
    Info (21060): Implemented 39 bidirectional pins
    Info (21061): Implemented 7597 logic cells
    Info (21064): Implemented 389 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 152 warnings
    Info: Peak virtual memory: 5022 megabytes
    Info: Processing ended: Fri Jun 17 16:31:17 2022
    Info: Elapsed time: 00:06:45
    Info: Total CPU time (on all processors): 00:07:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/vacla/Projects/Vision/DE10_CAM/output_files/DE10_LITE_D8M_VIP.map.smsg.


