

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_S_k_0_k'
================================================================
* Date:           Sun Sep  3 07:20:14 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      773|      773|  7.730 us|  7.730 us|  773|  773|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k  |      771|      771|         5|          1|          1|   768|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    112|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|     197|     81|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     273|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     470|    302|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_40s_40s_72_2_1_U2  |mul_40s_40s_72_2_1  |        0|   4|  197|  81|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   4|  197|  81|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_155_p2   |         +|   0|  0|  13|          10|           1|
    |add_ln31_fu_169_p2   |         +|   0|  0|  17|          14|          14|
    |add_ln32_fu_180_p2   |         +|   0|  0|  27|          20|          20|
    |v17_V_fu_243_p2      |         +|   0|  0|  31|          24|          24|
    |icmp_ln30_fu_149_p2  |      icmp|   0|  0|  11|          10|          10|
    |ifzero_fu_191_p2     |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 112|          89|          81|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|   10|         20|
    |k_fu_66                  |   9|          2|   10|         20|
    |v15_V_fu_62              |   9|          2|   24|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   46|         92|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln30_reg_273                 |   1|   0|    1|          0|
    |ifzero_reg_287                    |   1|   0|    1|          0|
    |k_fu_66                           |  10|   0|   10|          0|
    |p_cast_reg_268                    |  14|   0|   64|         50|
    |v10_V_reg_291                     |  24|   0|   24|          0|
    |v11_V_reg_296                     |  24|   0|   24|          0|
    |v15_V_fu_62                       |  24|   0|   24|          0|
    |v16_reg_316                       |  24|   0|   24|          0|
    |v3_addr_reg_311                   |  14|   0|   14|          0|
    |icmp_ln30_reg_273                 |  64|  32|    1|          0|
    |ifzero_reg_287                    |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 273|  64|  197|         50|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_S_k_0_k|  return value|
|v3_load        |   in|   24|     ap_none|                              v3_load|        scalar|
|v3_address0    |  out|   14|   ap_memory|                                   v3|         array|
|v3_ce0         |  out|    1|   ap_memory|                                   v3|         array|
|v3_we0         |  out|    1|   ap_memory|                                   v3|         array|
|v3_d0          |  out|   24|   ap_memory|                                   v3|         array|
|empty          |   in|   14|     ap_none|                                empty|        scalar|
|sub_ln31       |   in|   14|     ap_none|                             sub_ln31|        scalar|
|v242_address0  |  out|   14|   ap_memory|                                 v242|         array|
|v242_ce0       |  out|    1|   ap_memory|                                 v242|         array|
|v242_q0        |   in|   24|   ap_memory|                                 v242|         array|
|sub_ln32       |   in|   20|     ap_none|                             sub_ln32|        scalar|
|v243_address0  |  out|   20|   ap_memory|                                 v243|         array|
|v243_ce0       |  out|    1|   ap_memory|                                 v243|         array|
|v243_q0        |   in|   24|   ap_memory|                                 v243|         array|
+---------------+-----+-----+------------+-------------------------------------+--------------+

