[
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"top.memorymodule",
    "name":"top.memorymodule.mem.v",
    "text":"module BindsTo_0_memorymodule(\n  input         clock,\n  input  [31:0] io_ports_0_req_bits_addr,\n  output [63:0] io_ports_0_resp_bits_rdata,\n  input         io_ports_1_req_valid,\n  input  [31:0] io_ports_1_req_bits_addr,\n  input  [7:0]  io_ports_1_req_bits_mask,\n  input  [2:0]  io_ports_1_req_bits_op,\n  input  [63:0] io_ports_1_req_bits_wdata,\n  input         io_ports_1_req_bits_memen,\n  input         io_ports_1_req_bits_wen,\n  output        io_ports_1_resp_valid,\n  output [63:0] io_ports_1_resp_bits_rdata\n);\n\ninitial begin\n  $readmemh(\"./test1.txt\", memorymodule.mem);\nend\n                      endmodule\n\nbind memorymodule BindsTo_0_memorymodule BindsTo_0_memorymodule_Inst(.*);"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"generated/top"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"top.memorymodule.mem",
    "fileName":"./test1.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"mem"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Cpath>io_c2d_cp_reg_wen"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Dpath>io__c2d_cp_reg_wen"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Dpath>reg_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_16"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_17"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_18"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_19"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_20"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_21"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_22"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_23"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_24"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_25"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_26"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_27"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_28"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_29"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_30"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_31"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"top"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/top"
  }
]