
---------- Begin Simulation Statistics ----------
simSeconds                                   0.040124                       # Number of seconds simulated (Second)
simTicks                                  40124021148                       # Number of ticks simulated (Tick)
finalTick                                 40124021148                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1894.21                       # Real time elapsed on the host (Second)
hostTickRate                                 21182492                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     885036                       # Number of bytes of host memory used (Byte)
simInsts                                    435373649                       # Number of instructions simulated (Count)
simOps                                      809194676                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   229845                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     427194                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       110035170                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      285976516                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    6467                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     285427290                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  4867                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             4320319                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          4606455                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved               3359                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          109793270                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.599679                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.632836                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  7341757      6.69%      6.69% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 23435173     21.34%     28.03% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 27037072     24.63%     52.66% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 20502527     18.67%     71.33% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 21243876     19.35%     90.68% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  3883754      3.54%     94.22% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  3475751      3.17%     97.38% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1825268      1.66%     99.05% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  1048092      0.95%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            109793270                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1093570     92.31%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     92.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    50      0.00%     92.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     3      0.00%     92.32% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   132      0.01%     92.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   14      0.00%     92.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     92.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     92.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  28      0.00%     92.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     92.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     92.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     92.33% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd               61      0.01%     92.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     92.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     92.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     92.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                6      0.00%     92.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     92.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult           81160      6.85%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     99.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  5227      0.44%     99.63% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 4026      0.34%     99.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              207      0.02%     99.99% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             153      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      1816738      0.64%      0.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    187957639     65.85%     66.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      1329028      0.47%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv     14791154      5.18%     72.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd     11997708      4.20%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          192      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1488      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu      1900441      0.67%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           34      0.00%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         3975      0.00%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       265368      0.09%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1390      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     10597949      3.71%     80.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt       262353      0.09%     80.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv       296143      0.10%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult     10350038      3.63%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            1      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      7629011      2.67%     87.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      2443825      0.86%     88.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     22884736      8.02%     96.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     10898079      3.82%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     285427290                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.593964                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1184638                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.004150                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               542833325                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              218843504                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      215227254                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                139004030                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                71460848                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        68093990                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  215252513                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    69542677                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        283991334                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     30461750                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                  1435956                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          43802256                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                      18489676                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    13340506                       # Number of stores executed (Count)
system.cpu0.numRate                          2.580914                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1417                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         241900                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                    10457387                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  130115798                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    281662658                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              0.845671                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         0.845671                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              1.182493                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         1.182493                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 375859274                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                201455095                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   79209402                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  57236015                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                  185297159                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                 104033060                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 78476008                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     108                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      30588873                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     13394724                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      3318497                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      2545170                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups               19317929                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted         16918889                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect           693242                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups            13417077                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits               13413585                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999740                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 794645                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups         268140                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits            263702                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4438                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          754                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        4289243                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           3108                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           692906                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    108921044                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.585934                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.473645                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       11698879     10.74%     10.74% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       49258640     45.22%     55.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        9581027      8.80%     64.76% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        5063451      4.65%     69.41% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4       10032824      9.21%     78.62% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        2922696      2.68%     81.30% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        9424502      8.65%     89.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         752377      0.69%     90.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       10186648      9.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    108921044                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           130115798                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             281662658                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   43061382                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     29735873                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                       2000                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                  18416044                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  67929532                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  243172214                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls               791700                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      1760027      0.62%      0.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    185853601     65.98%     66.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      1326116      0.47%     67.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv     14786539      5.25%     72.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd     11263648      4.00%     76.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     76.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          192      0.00%     76.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     76.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     76.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     76.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          976      0.00%     76.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu      1853846      0.66%     76.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           34      0.00%     76.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         2410      0.00%     76.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       264619      0.09%     77.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     77.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          549      0.00%     77.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     77.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     77.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     10596160      3.76%     80.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt       262286      0.09%     80.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv       295872      0.11%     81.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult     10334400      3.67%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      7577354      2.69%     87.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      2430208      0.86%     88.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     22158519      7.87%     96.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite     10895301      3.87%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    281662658                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     10186648                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     41068586                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         41068586                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     41068586                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        41068586                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       277346                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         277346                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       277346                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        277346                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data   6287886812                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total   6287886812                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data   6287886812                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total   6287886812                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     41345932                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     41345932                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     41345932                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     41345932                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.006708                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.006708                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.006708                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.006708                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 22671.633310                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 22671.633310                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 22671.633310                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 22671.633310                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        32371                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets           54                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs          636                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     50.897799                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets           18                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       153849                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           153849                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data        27220                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total        27220                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data        27220                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total        27220                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       250126                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       250126                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       250126                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       250126                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   5265109613                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   5265109613                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   5265109613                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   5265109613                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.006050                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.006050                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.006050                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.006050                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 21049.829338                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 21049.829338                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 21049.829338                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 21049.829338                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                241073                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          612                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          612                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data          388                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total          388                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data     11409912                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total     11409912                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data         1000                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total         1000                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.388000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.388000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 29406.989691                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 29406.989691                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data          388                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total          388                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data     25164810                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total     25164810                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.388000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.388000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 64857.757732                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 64857.757732                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data         1000                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total         1000                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data         1000                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total         1000                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     27785499                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       27785499                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       235913                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       235913                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data   3197517948                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   3197517948                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     28021412                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     28021412                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.008419                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.008419                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 13553.801393                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 13553.801393                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data        27214                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total        27214                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       208699                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       208699                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   2202647481                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   2202647481                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.007448                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.007448                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 10554.183206                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 10554.183206                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data     13283087                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      13283087                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data        41433                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        41433                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   3090368864                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   3090368864                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     13324520                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     13324520                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.003110                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.003110                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 74587.137403                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 74587.137403                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            6                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            6                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        41427                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        41427                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   3062462132                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   3062462132                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.003109                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.003109                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 73924.303763                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 73924.303763                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          511.413302                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            41324987                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            242863                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            170.157607                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             189144                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.413302                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998854                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998854                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          506                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           96                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          159                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          243                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         331026319                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        331026319                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                28051195                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             31106277                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 37771399                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             12169462                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                694937                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            13345166                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  979                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             292885106                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 4692                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          28361567                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     138467053                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                   19317929                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches          14471932                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     80730574                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                1391784                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 661                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         4544                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 28259882                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes               639130                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         109793270                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.702158                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.285661                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                55842512     50.86%     50.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1049412      0.96%     51.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                11281277     10.28%     62.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  941013      0.86%     62.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                12644032     11.52%     74.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  603770      0.55%     75.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  664865      0.61%     75.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 1471514      1.34%     76.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                25294875     23.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           109793270                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.175561                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.258389                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     28257228                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         28257228                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     28257228                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        28257228                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         2654                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           2654                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         2654                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          2654                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    205953839                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    205953839                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    205953839                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    205953839                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     28259882                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     28259882                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     28259882                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     28259882                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000094                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000094                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000094                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000094                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 77601.295780                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 77601.295780                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 77601.295780                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 77601.295780                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          783                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    111.857143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         1485                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             1485                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          656                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          656                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          656                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          656                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1998                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1998                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1998                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1998                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    158749424                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    158749424                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    158749424                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    158749424                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000071                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000071                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000071                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000071                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 79454.166166                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 79454.166166                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 79454.166166                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 79454.166166                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  1485                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     28257228                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       28257228                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         2654                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         2654                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    205953839                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    205953839                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     28259882                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     28259882                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 77601.295780                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 77601.295780                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          656                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          656                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1998                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1998                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    158749424                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    158749424                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000071                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000071                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 79454.166166                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 79454.166166                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.704748                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            28259225                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1997                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          14150.838758                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   511.704748                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          153                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          178                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          181                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         226081053                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        226081053                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   694937                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    438981                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                   22198                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             285982983                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts             1188288                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                30588873                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               13394724                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                 2237                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     2509                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   18110                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          1122                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        684226                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        11482                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              695708                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               283368297                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              283321244                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                217445865                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                460117774                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.574824                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.472587                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst          107                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data       182749                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total          182856                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst          107                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data       182749                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total         182856                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst         1888                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data        60097                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total         61985                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst         1888                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data        60097                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total        61985                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst    155965212                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data   3631945419                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total   3787910631                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst    155965212                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data   3631945419                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total   3787910631                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst         1995                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data       242846                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total       244841                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst         1995                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data       242846                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total       244841                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.946366                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.247470                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.253164                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.946366                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.247470                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.253164                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 82608.692797                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 60434.720851                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 61110.117464                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 82608.692797                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 60434.720851                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 61110.117464                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks         8917                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total            8917                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst         1888                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data        60097                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total        61985                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst         1888                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data        60097                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total        61985                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst    143397792                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data   3231586179                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total   3374983971                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst    143397792                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data   3231586179                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total   3374983971                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.946366                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.247470                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.253164                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.946366                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.247470                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.253164                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 75952.220339                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 53772.836897                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 54448.398338                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 75952.220339                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 53772.836897                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 54448.398338                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements                12830                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst          107                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total          107                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst         1888                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total         1888                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst    155965212                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total    155965212                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst         1995                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total         1995                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.946366                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.946366                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 82608.692797                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 82608.692797                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst         1888                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total         1888                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst    143397792                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total    143397792                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.946366                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.946366                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 75952.220339                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 75952.220339                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data          147                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total          147                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data        33997                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total        33997                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data   2919513897                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total   2919513897                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data        34144                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total        34144                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.995695                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.995695                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 85875.633056                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 85875.633056                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data        33997                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total        33997                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data   2692980657                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total   2692980657                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.995695                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.995695                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 79212.302762                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 79212.302762                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data       182602                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total       182602                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data        26100                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total        26100                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data    712431522                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total    712431522                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data       208702                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total       208702                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.125059                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.125059                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 27296.226897                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 27296.226897                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data        26100                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total        26100                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data    538605522                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total    538605522                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.125059                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.125059                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 20636.226897                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 20636.226897                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data         3873                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total         3873                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data         3798                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         3798                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data     84164740                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     84164740                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data         7671                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total         7671                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.495111                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.495111                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 22160.279094                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 22160.279094                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data         3798                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         3798                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data     58983280                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     58983280                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.495111                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.495111                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 15530.089521                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 15530.089521                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks         1482                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total         1482                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks         1482                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total         1482                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks       153849                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total       153849                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks       153849                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total       153849                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       19319.464003                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs             495080                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs            62495                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             7.921914                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks   101.362205                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   366.300022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 18851.801776                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.003093                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.011179                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.575311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.589583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        21480                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          281                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1          458                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2         1359                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3         6598                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4        12784                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.655518                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses          7983535                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses         7983535                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    2437609                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 853000                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  60                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               1122                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 69215                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  20                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   489                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          29735873                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.225134                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            5.056468                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              29513674     99.25%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                3818      0.01%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              183168      0.62%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                2183      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                 406      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                 431      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               17166      0.06%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                6115      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                 182      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 221      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                98      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               104      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               111      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               113      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               105      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               140      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                92      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               138      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               161      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               157      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               298      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               438      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               690      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              2957      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              1181      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259               427      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               121      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279               231      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289               352      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                38      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows             557      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1103                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            29735873                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               30460569                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               13340520                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     2696                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     1223                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               28260582                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      973                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions            178                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           89                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 39127410.202247                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 81753815.126934                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           89    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        14652                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    505751742                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           89                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  36641681640                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   3482339508                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                694937                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                31927073                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                2760775                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6086                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 45869938                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             28534461                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             292600682                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               899252                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              25443642                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  5154                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                725461                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents             19                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands          573154455                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 1079374623                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               383486715                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 84137552                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            552426582                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                20727864                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    138                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                116                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 59901022                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       384671945                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      572776375                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               130115798                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 281662658                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp        217648                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadRespWithInvalidate           75                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty       162766                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean         1485                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict        91137                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq        35518                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp         7986                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq        34638                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp        34477                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq         1998                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq       263991                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         5477                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       749779                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total            755256                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       222656                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     25859328                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total           26081984                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                     104135                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic              1040640                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples       348975                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.071587                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.257803                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0             323993     92.84%     92.84% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1              24982      7.16%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total         348975                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy     268315405                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy      1995335                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy    245168919                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy      7443880                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests       495073                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests       250352                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops        24974                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops        24974                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                  465                       # Number of system calls (Count)
system.cpu1.numCycles                        66210759                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      172116658                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    5237                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     171751167                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   676                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             4006906                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          3717739                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved               2642                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           66188638                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.594874                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.555913                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  6609323      9.99%      9.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 12333641     18.63%     28.62% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 12098478     18.28%     46.90% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 12083652     18.26%     65.15% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                 19318439     29.19%     94.34% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1210524      1.83%     96.17% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2177911      3.29%     99.46% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   277588      0.42%     99.88% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    79082      0.12%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             66188638                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   6390      6.48%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      6.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                    10      0.01%      6.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd               55      0.06%      6.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                6      0.01%      6.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult           85010     86.18%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     92.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                  3715      3.77%     96.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 3340      3.39%     99.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead               53      0.05%     99.94% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite              58      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       801342      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu    100553395     58.55%     59.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult        13076      0.01%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        89479      0.05%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd     12400912      7.22%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           81      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           62      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu      1450723      0.84%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          148      0.00%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc          345      0.00%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           93      0.00%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     67.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd     10923552      6.36%     73.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv        36061      0.02%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult     10937416      6.37%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       181730      0.11%     79.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        54779      0.03%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     23347957     13.59%     93.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite     10960016      6.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     171751167                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.594007                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              98638                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.000574                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               269589513                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              103994368                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses      100945798                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                140200773                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                72135334                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        68616388                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                  100905686                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    70142777                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        170258632                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     23479529                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                  1492535                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          34493638                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                      12518201                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    11014109                       # Number of stores executed (Count)
system.cpu1.numRate                          2.571465                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            319                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          22121                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    54212292                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   97271722                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                    168114989                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.680678                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.680678                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              1.469123                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         1.469123                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                 141498823                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 75198065                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   79521269                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  57699366                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   64147262                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  74400177                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 59551811                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      46                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      23595413                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     11063654                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      2417423                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      2430872                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups               13340615                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted         13328497                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect           723045                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups            12464419                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits               12463737                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999945                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                   4232                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups           1429                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits               420                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            1009                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           66                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        4002334                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls           2595                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts           723098                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     65341517                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.572866                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.334624                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        9679797     14.81%     14.81% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       22982279     35.17%     49.99% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        8262102     12.64%     62.63% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1318845      2.02%     64.65% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4       10356688     15.85%     80.50% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         702956      1.08%     81.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6        8008599     12.26%     93.83% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         583163      0.89%     94.72% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        3447088      5.28%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     65341517                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            97271722                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted             168114989                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   33757880                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     22751660                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                       1700                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                  12463361                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  68450464                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                  132440250                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                 3385                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass       748367      0.45%      0.45% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     98599483     58.65%     59.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult        11232      0.01%     59.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        89311      0.05%     59.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd     11626189      6.92%     66.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     66.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           80      0.00%     66.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     66.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     66.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     66.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     66.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           32      0.00%     66.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu      1402945      0.83%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           64      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          264      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift           38      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd     10921664      6.50%     73.40% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv        35776      0.02%     73.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult     10921664      6.50%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       168074      0.10%     80.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        48248      0.03%     80.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead     22583586     13.43%     93.48% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite     10957972      6.52%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    168114989                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      3447088                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     34254682                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         34254682                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     34254682                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        34254682                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       216092                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         216092                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       216092                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        216092                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   2525340131                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   2525340131                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   2525340131                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   2525340131                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     34470774                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     34470774                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     34470774                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     34470774                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.006269                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.006269                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.006269                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.006269                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 11686.411950                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 11686.411950                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 11686.411950                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 11686.411950                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs         2844                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets           52                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs          186                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     15.290323                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets           26                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        93330                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            93330                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data        22245                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total        22245                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data        22245                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total        22245                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       193847                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       193847                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       193847                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       193847                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   2101662566                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   2101662566                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   2101662566                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   2101662566                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.005624                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.005624                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.005624                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.005624                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 10841.862737                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 10841.862737                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 10841.862737                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 10841.862737                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                178948                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data          481                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total          481                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data          369                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total          369                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data     11259396                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total     11259396                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data          850                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total          850                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.434118                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.434118                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 30513.268293                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 30513.268293                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data          369                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total          369                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data     24415227                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total     24415227                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.434118                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.434118                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 66165.926829                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 66165.926829                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data          850                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total          850                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data          850                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total          850                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     23262957                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       23262957                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       202447                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       202447                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data   2234333763                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   2234333763                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     23465404                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     23465404                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.008627                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.008627                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 11036.635579                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 11036.635579                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data        22244                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total        22244                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       180203                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       180203                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   1819743768                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   1819743768                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.007680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.007680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 10098.298963                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 10098.298963                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data     10991725                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      10991725                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        13645                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        13645                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data    291006368                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total    291006368                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data     11005370                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     11005370                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.001240                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.001240                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 21326.959912                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 21326.959912                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        13644                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        13644                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data    281918798                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    281918798                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.001240                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.001240                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 20662.474201                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 20662.474201                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          307.468414                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            34460341                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            180640                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            190.768052                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick        15987064599                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   307.468414                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.600524                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.600524                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          502                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          260                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          234                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.980469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         275960432                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        275960432                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                24914687                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              4098529                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 35479672                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               971676                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                724074                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved            12388984                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  143                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             179270007                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  675                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          25098106                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     105748788                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                   13340615                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches          12468389                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     40364911                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                1448430                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 198                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         1208                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                 25067115                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes               671543                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          66188638                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.767511                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.064967                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                28099957     42.45%     42.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  725246      1.10%     43.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                11179017     16.89%     60.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  527495      0.80%     61.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                11419038     17.25%     78.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   73859      0.11%     78.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   85619      0.13%     78.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  674407      1.02%     79.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                13404000     20.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            66188638                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.201487                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.597154                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     25066691                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         25066691                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     25066691                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        25066691                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          424                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            424                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          424                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           424                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     19237077                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     19237077                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     19237077                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     19237077                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     25067115                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     25067115                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     25067115                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     25067115                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 45370.464623                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 45370.464623                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 45370.464623                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 45370.464623                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          316                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     45.142857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                6                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           81                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           81                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           81                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           81                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          343                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          343                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          343                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          343                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     16412238                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     16412238                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     16412238                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     16412238                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 47849.090379                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 47849.090379                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 47849.090379                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 47849.090379                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     6                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     25066691                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       25066691                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          424                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          424                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     19237077                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     19237077                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     25067115                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     25067115                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 45370.464623                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 45370.464623                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           81                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           81                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          343                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          343                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     16412238                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     16412238                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 47849.090379                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 47849.090379                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          157.171077                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            25067034                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               343                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          73081.731778                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick        15987038625                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   157.171077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.306975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.306975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          337                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           80                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          257                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.658203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         200537263                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        200537263                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   724074                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    193948                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                    3278                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             172121895                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts             1253878                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                23595413                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               11063654                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                 1781                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     1232                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                    1179                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           981                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect        719929                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         4522                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              724451                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               169606712                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              169562186                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                120327144                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                178457734                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.560946                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.674261                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.data       153954                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total          153954                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data       153954                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total         153954                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          343                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data        26669                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total         27012                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          343                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data        26669                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total        27012                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     16066251                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data    573475614                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total    589541865                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     16066251                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data    573475614                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total    589541865                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          343                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data       180623                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total       180966                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          343                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data       180623                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total       180966                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.147650                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.149266                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.147650                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.149266                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 46840.381924                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 21503.453973                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 21825.183807                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 46840.381924                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 21503.453973                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 21825.183807                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks         1665                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total            1665                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          343                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data        26669                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total        27012                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          343                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data        26669                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total        27012                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst     13781871                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data    395746854                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total    409528725                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst     13781871                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data    395746854                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total    409528725                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.147650                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.149266                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.147650                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.149266                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 40180.381924                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 14839.208594                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 15160.992337                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 40180.381924                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 14839.208594                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 15160.992337                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements                 1927                       # number of replacements (Count)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          343                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          343                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     16066251                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     16066251                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          343                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          343                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 46840.381924                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 46840.381924                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          343                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          343                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst     13781871                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     13781871                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 40180.381924                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 40180.381924                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data           66                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total           66                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data          352                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total          352                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data     14668980                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total     14668980                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data          418                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total          418                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.842105                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.842105                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 41673.238636                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 41673.238636                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data          352                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total          352                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data     12211440                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total     12211440                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.842105                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.842105                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 34691.590909                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 34691.590909                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data       153888                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total       153888                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data        26317                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total        26317                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data    558806634                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total    558806634                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data       180205                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total       180205                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.146039                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.146039                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 21233.675343                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 21233.675343                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data        26317                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total        26317                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data    383535414                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total    383535414                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.146039                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.146039                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 14573.675343                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 14573.675343                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data         1805                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total         1805                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data        11791                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total        11791                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data    251127948                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total    251127948                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data        13596                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total        13596                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.867240                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.867240                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 21298.273938                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 21298.273938                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data        11791                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total        11791                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data    172713108                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total    172713108                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.867240                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.867240                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 14647.876177                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 14647.876177                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackClean.hits::writebacks            6                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total            6                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks            6                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total            6                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks        93330                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        93330                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        93330                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        93330                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse        7980.006737                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs             373532                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs            27065                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs            13.801293                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick       15987031632                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     2.380789                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst    69.524470                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data  7908.101478                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000073                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.002122                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.241336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.243530                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        21092                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1          312                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2         1419                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3         6392                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4        12969                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.643677                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses          6003305                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses         6003305                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                      12818                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 843753                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                981                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 57434                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                   148                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          22751660                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             3.290613                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            3.266079                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              22558397     99.15%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                3913      0.02%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              152378      0.67%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                1973      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                 301      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 416      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               27664      0.12%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                6179      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                 120      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 140      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                37      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows               4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             323                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            22751660                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               23479161                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               11014109                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     1665                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        5                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               25067316                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      265                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions            168                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           84                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 24591812.142857                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 58490993.358166                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           84    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        39960                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    225687753                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           84                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  38058308928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   2065712220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                724074                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                25207298                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                2688260                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          1209                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 35954579                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              1613218                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             179026908                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               975108                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 87068                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                   770                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                182669                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents              2                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands          350189523                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  594871425                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               148965682                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 84690770                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            329498056                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                20691467                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     46                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 46                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  5331938                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       234010218                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      345081878                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                97271722                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 168114989                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp        187253                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadRespWithInvalidate           67                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        94995                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean            6                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict        85880                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq        17358                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp        13885                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq          876                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp          697                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          343                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq       212542                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          692                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       574726                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total            575418                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        22336                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     17984256                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total           18006592                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                      45824                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic               556736                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples       233046                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.110987                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.314116                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0             207181     88.90%     88.90% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1              25865     11.10%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total         233046                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy     186545592                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       342657                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy    184981167                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      7129196                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests       373516                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests       192682                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops        25863                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops        25863                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.numCycles                        72177178                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                      188046817                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                    5377                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                     187662226                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   582                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             4342363                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined          3997850                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved               2764                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           72158127                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              2.600708                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.549192                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                  7023057      9.73%      9.73% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                 13463918     18.66%     28.39% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                 13241832     18.35%     46.74% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                 13233394     18.34%     65.08% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                 21165517     29.33%     94.41% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1291577      1.79%     96.20% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  2360716      3.27%     99.48% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   294715      0.41%     99.88% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    83401      0.12%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             72158127                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   6625      6.29%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     5      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      6.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                    13      0.01%      6.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      6.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      6.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      6.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      6.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      6.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      6.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      6.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd               54      0.05%      6.36% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult           91058     86.44%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     92.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                  3956      3.76%     96.55% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                 3538      3.36%     99.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead               47      0.04%     99.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite              51      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass       871825      0.46%      0.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu    109905156     58.57%     59.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult        13105      0.01%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        89449      0.05%     59.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd     13550239      7.22%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           64      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           57      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu      1577371      0.84%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt          126      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc          347      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           93      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd     11939098      6.36%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv        31889      0.02%     73.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult     11952802      6.37%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       194529      0.10%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        58464      0.03%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead     25506289     13.59%     93.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite     11971323      6.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total     187662226                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        2.600022                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             105347                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.000561                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               294437099                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites              113614471                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses      110315541                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                153151409                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                78780937                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        74950774                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                  110274597                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    76621151                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                        186028938                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                     25646491                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                  1633288                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                          37675622                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                      13668222                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                    12029131                       # Number of stores executed (Count)
system.cpu2.numRate                          2.577393                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            308                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          19051                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    48245872                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                  106315162                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                    183709831                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              0.678898                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         0.678898                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              1.472975                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         1.472975                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                 154426432                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 82194351                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   86865130                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                  63026210                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   69968920                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  81359236                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 65034793                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      37                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads      25770870                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     12081051                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads      2595770                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores      2605325                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups               14559940                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted         14547398                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect           791780                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups            13617902                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits               13617122                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999943                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                   4514                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups           1401                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits               437                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             964                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           63                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts        4337725                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls           2613                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts           791830                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     71236451                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     2.578874                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.329564                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       10360249     14.54%     14.54% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1       25127083     35.27%     49.82% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2        9028357     12.67%     62.49% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        1451471      2.04%     64.53% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4       11361984     15.95%     80.48% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         772846      1.08%     81.56% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6        8788354     12.34%     93.90% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         639525      0.90%     94.80% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        3706582      5.20%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     71236451                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted           106315162                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted             183709831                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                   36875273                       # Number of memory references committed (Count)
system.cpu2.commit.loads                     24853426                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                       1718                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                  13610098                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  74778641                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                  144741587                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                 3622                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass       814625      0.44%      0.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu    107783227     58.67%     59.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult        11232      0.01%     59.12% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        89296      0.05%     59.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd     12703547      6.92%     66.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     66.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           64      0.00%     66.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     66.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     66.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     66.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     66.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           28      0.00%     66.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu      1525563      0.83%     66.91% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           56      0.00%     66.91% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc          258      0.00%     66.91% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift           38      0.00%     66.91% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd     11937472      6.50%     73.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv        31680      0.02%     73.43% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult     11937472      6.50%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       180800      0.10%     80.03% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        52199      0.03%     80.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead     24672626     13.43%     93.48% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite     11969648      6.52%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total    183709831                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      3706582                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data     37421547                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         37421547                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data     37421547                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        37421547                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       231020                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         231020                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       231020                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        231020                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data   2639555135                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total   2639555135                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data   2639555135                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total   2639555135                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data     37652567                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     37652567                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data     37652567                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     37652567                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.006136                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.006136                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.006136                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.006136                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 11425.656372                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 11425.656372                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 11425.656372                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 11425.656372                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs         2157                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets           52                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs          176                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     12.255682                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets           26                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       102514                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           102514                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data        21802                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total        21802                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data        21802                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total        21802                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       209218                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       209218                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       209218                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       209218                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data   2210178608                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total   2210178608                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data   2210178608                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total   2210178608                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.005557                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.005557                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.005557                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.005557                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 10563.998356                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 10563.998356                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 10563.998356                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 10563.998356                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                195734                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data          478                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total          478                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data          381                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total          381                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data     11182140                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total     11182140                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data          859                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total          859                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.443539                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.443539                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 29349.448819                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 29349.448819                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data          381                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total          381                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data     24278031                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total     24278031                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.443539                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.443539                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 63721.866142                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 63721.866142                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data          859                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total          859                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data          859                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total          859                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data     25412607                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       25412607                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       218972                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       218972                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data   2365363269                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total   2365363269                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data     25631579                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     25631579                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.008543                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.008543                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 10802.126614                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 10802.126614                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data        21802                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total        21802                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       197170                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       197170                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data   1944010710                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total   1944010710                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.007692                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.007692                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data  9859.566415                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total  9859.566415                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data     12008940                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total      12008940                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        12048                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        12048                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data    274191866                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total    274191866                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data     12020988                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total     12020988                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.001002                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.001002                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 22758.289011                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 22758.289011                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data        12048                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        12048                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data    266167898                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total    266167898                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.001002                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.001002                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 22092.289011                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 22092.289011                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          307.532653                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            37641361                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            197594                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs            190.498502                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick        15989196798                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   307.532653                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.600650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.600650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          498                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1          318                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          172                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.972656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         301431874                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        301431874                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                27345694                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles              4112044                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                 38920291                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               987352                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                792746                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved            13541157                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  146                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts             195872826                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  750                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles          27536250                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                     115527095                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                   14559940                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches          13622073                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     43827565                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                1585784                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 199                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         1221                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                 27503681                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes               737499                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          72158127                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             2.772802                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            3.064015                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                30518548     42.29%     42.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  780963      1.08%     43.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                12263449     17.00%     60.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  586277      0.81%     61.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                12484474     17.30%     78.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   67862      0.09%     78.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   89937      0.12%     78.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  736262      1.02%     79.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                14630355     20.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            72158127                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.201725                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       1.600604                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst     27503248                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         27503248                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst     27503248                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        27503248                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          433                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            433                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          433                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           433                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     17393256                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     17393256                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     17393256                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     17393256                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst     27503681                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     27503681                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst     27503681                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     27503681                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000016                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000016                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000016                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000016                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 40169.182448                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 40169.182448                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 40169.182448                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 40169.182448                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs          152                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs            76                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            7                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                7                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           86                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           86                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           86                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           86                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          347                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          347                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          347                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          347                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     14526459                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     14526459                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     14526459                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     14526459                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 41862.994236                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 41862.994236                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 41862.994236                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 41862.994236                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     7                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst     27503248                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       27503248                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          433                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          433                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     17393256                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     17393256                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst     27503681                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     27503681                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000016                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000016                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 40169.182448                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 40169.182448                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           86                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           86                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          347                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          347                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     14526459                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     14526459                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 41862.994236                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 41862.994236                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          157.536160                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs            27503595                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               347                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          79261.080692                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick        15989170824                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   157.536160                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.307688                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.307688                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          340                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1           82                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          258                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.664062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses         220029795                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses        220029795                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                   792746                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    199342                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                    4643                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts             188052194                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts             1376519                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                25770870                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               12081051                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                 1826                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     1242                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                    2532                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           920                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect        788778                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect         4220                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts              792998                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit               185314596                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount              185266315                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                131485167                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                194917193                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       2.566827                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.674569                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::cpu2.data       171761                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total          171761                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::cpu2.data       171761                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total         171761                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::cpu2.inst          347                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.data        25814                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total         26161                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.inst          347                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.data        25814                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total        26161                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::cpu2.inst     14177475                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu2.data    555030412                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total    569207887                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.inst     14177475                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.data    555030412                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total    569207887                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::cpu2.inst          347                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.data       197575                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total       197922                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.inst          347                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.data       197575                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total       197922                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::cpu2.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.data     0.130654                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.132178                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.data     0.130654                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.132178                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::cpu2.inst 40857.276657                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu2.data 21501.139382                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 21757.879554                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.inst 40857.276657                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.data 21501.139382                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 21757.879554                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.writebacks::writebacks          310                       # number of writebacks (Count)
system.cpu2.l2cache.writebacks::total             310                       # number of writebacks (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.inst          347                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.data        25814                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total        26161                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.inst          347                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.data        25814                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total        26161                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.inst     11866455                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.data    382982632                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total    394849087                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.inst     11866455                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.data    382982632                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total    394849087                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::cpu2.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu2.data     0.130654                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.132178                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.data     0.130654                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.132178                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.inst 34197.276657                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.data 14836.237391                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 15093.042582                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.inst 34197.276657                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.data 14836.237391                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 15093.042582                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.replacements                  420                       # number of replacements (Count)
system.cpu2.l2cache.ReadCleanReq.misses::cpu2.inst          347                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total          347                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::cpu2.inst     14177475                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total     14177475                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::cpu2.inst          347                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total          347                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::cpu2.inst 40857.276657                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 40857.276657                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrMisses::cpu2.inst          347                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total          347                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::cpu2.inst     11866455                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total     11866455                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::cpu2.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::cpu2.inst 34197.276657                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 34197.276657                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.hits::cpu2.data           77                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::total           77                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.misses::cpu2.data          328                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total          328                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::cpu2.data     14032951                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total     14032951                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::cpu2.data          405                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total          405                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::cpu2.data     0.809877                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total     0.809877                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::cpu2.data 42783.387195                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total 42783.387195                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrMisses::cpu2.data          328                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total          328                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::cpu2.data     11721931                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total     11721931                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::cpu2.data     0.809877                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total     0.809877                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::cpu2.data 35737.594512                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total 35737.594512                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.data       171684                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::total       171684                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.data        25486                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total        25486                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.data    540997461                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total    540997461                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.data       197170                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total       197170                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.data     0.129259                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total     0.129259                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.data 21227.240877                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 21227.240877                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.data        25486                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total        25486                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.data    371260701                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total    371260701                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.data     0.129259                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.129259                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.data 14567.240877                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 14567.240877                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.hits::cpu2.data          397                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.hits::total          397                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.misses::cpu2.data        11627                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.misses::total        11627                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.missLatency::cpu2.data    247304768                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.missLatency::total    247304768                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.accesses::cpu2.data        12024                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::total        12024                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.missRate::cpu2.data     0.966983                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.missRate::total     0.966983                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMissLatency::cpu2.data 21269.869098                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMissLatency::total 21269.869098                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.mshrMisses::cpu2.data        11627                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMisses::total        11627                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::cpu2.data    169995488                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::total    169995488                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::cpu2.data     0.966983                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::total     0.966983                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::cpu2.data 14620.752387                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::total 14620.752387                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.WritebackClean.hits::writebacks            7                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.hits::total            7                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.accesses::writebacks            7                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackClean.accesses::total            7                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.hits::writebacks       102514                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.hits::total       102514                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.accesses::writebacks       102514                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.accesses::total       102514                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse        8357.318469                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs             405705                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs            26188                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs            15.492019                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick       15989163831                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::writebacks     0.297830                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.inst   116.597680                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.data  8240.422959                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::writebacks     0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.inst     0.003558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.data     0.251478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      0.255045                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.occupanciesTaskId::1024        21797                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::1          369                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::2         1358                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::3         6619                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::4        13451                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ratioOccsTaskId::1024     0.665192                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.tagAccesses          6517164                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses         6517164                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                      13686                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 917444                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                920                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                 59204                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   147                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples          24853426                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             3.280524                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev            3.151921                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9              24644473     99.16%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                4378      0.02%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              168282      0.68%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                2304      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                 297      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                 405      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               27321      0.11%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                5592      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                 111      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                 123      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                34      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows               3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total            24853426                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               25646207                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               12029131                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     1764                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        4                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               27503884                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      264                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions            162                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples           81                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 947668.666667                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 1165231.857905                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value        16983                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value      4719276                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total           81                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  40047259986                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED     76761162                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                792746                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                27644024                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                2701799                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           958                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                 39397110                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles              1621490                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts             195623921                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               989795                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 84977                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                   521                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                167046                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands          382833379                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  649977865                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups               162582538                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 92519776                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps            360228697                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                22604682                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     37                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 37                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  5430849                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       255575800                       # The number of ROB reads (Count)
system.cpu2.rob.writes                      377016902                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts               106315162                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                 183709831                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadResp        206034                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadRespWithInvalidate           71                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackDirty       102824                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackClean            7                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict        93330                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq        15725                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeResp        12294                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq          875                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp          715                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq          347                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq       229156                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          701                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       624100                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total            624801                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        22656                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     19775168                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total           19797824                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                      45745                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic               588096                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples       246523                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.109187                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.311874                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0             219606     89.08%     89.08% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1              26917     10.92%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total         246523                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy     203377737                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy       346653                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy    201394071                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy      8967022                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests       405687                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests       207887                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops        26915                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops        26915                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                        69077719                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                      179861711                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                    5872                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                     179490444                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   612                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             4160385                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined          3842759                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved               3118                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           69059993                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              2.599051                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.549984                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                  6759196      9.79%      9.79% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                 12880190     18.65%     28.44% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                 12669151     18.35%     46.78% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                 12645398     18.31%     65.09% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                 20251868     29.33%     94.42% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1235782      1.79%     96.21% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  2259168      3.27%     99.48% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   279552      0.40%     99.88% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    79688      0.12%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             69059993                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   6513      6.36%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     1      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      6.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     3      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd               50      0.05%      6.41% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult           88336     86.29%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     92.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                  3908      3.82%     96.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                 3460      3.38%     99.90% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead               41      0.04%     99.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite              59      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass       833733      0.46%      0.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu    105132013     58.57%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult        13128      0.01%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        89426      0.05%     59.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd     12957250      7.22%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           32      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           24      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu      1507525      0.84%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           60      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc          353      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift           52      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     67.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd     11416798      6.36%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv        29850      0.02%     73.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult     11430278      6.37%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       187384      0.10%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        56108      0.03%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead     24389566     13.59%     93.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite     11446864      6.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total     179490444                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        2.598384                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             102371                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.000570                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               281697290                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites              108698129                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses      105529557                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                146446574                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                75330671                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        71668667                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                  105491703                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    73267379                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                        177927372                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                     24525120                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                  1563072                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                          36027488                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                      13071592                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                    11502368                       # Number of stores executed (Count)
system.cpu3.numRate                          2.575756                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            331                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          17726                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                    51345332                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                  101670967                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                    175707198                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              0.679424                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         0.679424                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              1.471834                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         1.471834                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                 147709337                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 78641656                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   83060282                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                  60266653                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   66940923                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  77817231                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 62192698                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads      24644134                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     11552155                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads      2474558                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores      2483025                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups               13925366                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted         13912628                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect           757286                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups            13023723                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits               13023046                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999948                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                   4547                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups           1561                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits               423                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses            1138                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           61                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        4154992                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls           2754                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts           757279                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     68177483                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     2.577203                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.329176                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        9948075     14.59%     14.59% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1       24032138     35.25%     49.84% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        8637257     12.67%     62.51% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        1386258      2.03%     64.54% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4       10874364     15.95%     80.49% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         738466      1.08%     81.58% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6        8411592     12.34%     93.91% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         612230      0.90%     94.81% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        3537103      5.19%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     68177483                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted           101670967                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted             175707198                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                   35261757                       # Number of memory references committed (Count)
system.cpu3.commit.loads                     23766266                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                       1824                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                  13015921                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  71503625                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                  138444963                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                 3555                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass       778765      0.44%      0.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu    103100210     58.68%     59.12% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult        11216      0.01%     59.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        89270      0.05%     59.18% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd     12147445      6.91%     66.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     66.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           32      0.00%     66.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     66.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     66.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     66.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     66.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           14      0.00%     66.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu      1458080      0.83%     66.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     66.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           28      0.00%     66.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc          264      0.00%     66.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     66.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift           21      0.00%     66.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     66.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     66.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd     11415232      6.50%     73.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv        29632      0.02%     73.43% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult     11415232      6.50%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.93% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       174128      0.10%     80.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        50179      0.03%     80.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead     23592138     13.43%     93.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite     11445312      6.51%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total    175707198                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      3537103                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data     35784471                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         35784471                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data     35784471                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        35784471                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       220779                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         220779                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       220779                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        220779                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data   2544390729                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total   2544390729                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data   2544390729                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total   2544390729                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data     36005250                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     36005250                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     36005250                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     36005250                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.006132                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.006132                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.006132                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.006132                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 11524.604827                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 11524.604827                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 11524.604827                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 11524.604827                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs         2331                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets           66                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs          156                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     14.942308                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets           66                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        96298                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            96298                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data        20731                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total        20731                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data        20731                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total        20731                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       200048                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       200048                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       200048                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       200048                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data   2130506361                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total   2130506361                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data   2130506361                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total   2130506361                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.005556                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.005556                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.005556                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.005556                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 10649.975811                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 10649.975811                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 10649.975811                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 10649.975811                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                186943                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data          471                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total          471                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data          441                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total          441                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data     13349637                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total     13349637                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data          912                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total          912                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.483553                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.483553                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 30271.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 30271.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data          441                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total          441                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data     28679958                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total     28679958                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.483553                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.483553                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 65033.918367                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 65033.918367                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data          912                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total          912                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data          912                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total          912                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data     24301564                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       24301564                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data       209107                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       209107                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data   2277235485                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total   2277235485                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data     24510671                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     24510671                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.008531                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.008531                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 10890.288154                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 10890.288154                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data        20731                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total        20731                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       188376                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       188376                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data   1871124669                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total   1871124669                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.007685                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.007685                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data  9932.924943                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total  9932.924943                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data     11482907                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total      11482907                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        11672                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        11672                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data    267155244                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total    267155244                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data     11494579                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total     11494579                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.001015                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.001015                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 22888.557574                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 22888.557574                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        11672                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        11672                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data    259381692                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total    259381692                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.001015                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.001015                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 22222.557574                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 22222.557574                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          307.173639                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            35995067                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            188863                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs            190.588241                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick        15991138854                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   307.173639                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.599949                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.599949                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          500                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          298                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          194                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.976562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses         288245455                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses        288245455                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                26151982                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles              3980841                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                 37218728                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               950236                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                758206                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved            12950145                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  150                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts             187345900                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  724                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles          26344209                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                     110486155                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                   13925366                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches          13028016                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     41956401                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                1516706                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles          869                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                 26313044                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes               705373                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          69059993                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.771179                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            3.063839                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                29229938     42.33%     42.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  746389      1.08%     43.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                11738460     17.00%     60.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  551965      0.80%     61.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                11944677     17.30%     78.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   64238      0.09%     78.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   85739      0.12%     78.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  704645      1.02%     79.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                13993942     20.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            69059993                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.201590                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       1.599447                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst     26312626                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total         26312626                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst     26312626                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total        26312626                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          418                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            418                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          418                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           418                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     16621029                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     16621029                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     16621029                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     16621029                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst     26313044                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total     26313044                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst     26313044                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total     26313044                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000016                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000016                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000016                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000016                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 39763.227273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 39763.227273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 39763.227273                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 39763.227273                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          119                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     39.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                4                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           79                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           79                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           79                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           79                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          339                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          339                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          339                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          339                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     13719267                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     13719267                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     13719267                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     13719267                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 40469.814159                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 40469.814159                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 40469.814159                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 40469.814159                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     4                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst     26312626                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total       26312626                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          418                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          418                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     16621029                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     16621029                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst     26313044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total     26313044                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000016                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000016                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 39763.227273                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 39763.227273                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           79                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           79                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          339                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          339                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     13719267                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     13719267                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 40469.814159                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 40469.814159                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          126.863882                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs            26312965                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               339                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          77619.365782                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick        15991112880                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   126.863882                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.247781                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.247781                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          335                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1          126                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          209                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.654297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses         210504691                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses        210504691                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   758206                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    207547                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                    2937                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts             179867583                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts             1316563                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                24644134                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               11552155                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                 1979                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     1294                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                     686                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           908                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect        754429                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect         3989                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts              758418                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit               177244489                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount              177198224                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                125758805                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                186463278                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       2.565201                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.674443                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.demandHits::cpu3.data       163176                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::total          163176                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.overallHits::cpu3.data       163176                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::total         163176                       # number of overall hits (Count)
system.cpu3.l2cache.demandMisses::cpu3.inst          339                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.data        25660                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::total         25999                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.inst          339                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.data        25660                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::total        25999                       # number of overall misses (Count)
system.cpu3.l2cache.demandMissLatency::cpu3.inst     13376943                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::cpu3.data    553523587                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::total    566900530                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.inst     13376943                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.data    553523587                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::total    566900530                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.demandAccesses::cpu3.inst          339                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.data       188836                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::total       189175                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.inst          339                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.data       188836                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::total       189175                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.demandMissRate::cpu3.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.data     0.135885                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::total     0.137434                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.data     0.135885                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::total     0.137434                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMissLatency::cpu3.inst 39460.008850                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::cpu3.data 21571.457015                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::total 21804.705181                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.inst 39460.008850                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.data 21571.457015                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::total 21804.705181                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.writebacks::writebacks          200                       # number of writebacks (Count)
system.cpu3.l2cache.writebacks::total             200                       # number of writebacks (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.inst          339                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.data        25660                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::total        25999                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.inst          339                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.data        25660                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::total        25999                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.inst     11119203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.data    382448167                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::total    393567370                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.inst     11119203                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.data    382448167                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::total    393567370                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissRate::cpu3.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::cpu3.data     0.135885                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::total     0.137434                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.data     0.135885                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::total     0.137434                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.inst 32800.008850                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.data 14904.449221                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::total 15137.788761                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.inst 32800.008850                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.data 14904.449221                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::total 15137.788761                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.replacements                  298                       # number of replacements (Count)
system.cpu3.l2cache.ReadCleanReq.misses::cpu3.inst          339                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::total          339                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.missLatency::cpu3.inst     13376943                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.missLatency::total     13376943                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.accesses::cpu3.inst          339                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::total          339                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.missRate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::cpu3.inst 39460.008850                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::total 39460.008850                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.mshrMisses::cpu3.inst          339                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::total          339                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::cpu3.inst     11119203                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::total     11119203                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::cpu3.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::cpu3.inst 32800.008850                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::total 32800.008850                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.hits::cpu3.data           63                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::total           63                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.misses::cpu3.data          393                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::total          393                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.missLatency::cpu3.data     16540108                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::total     16540108                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.accesses::cpu3.data          456                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::total          456                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.missRate::cpu3.data     0.861842                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::total     0.861842                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMissLatency::cpu3.data 42086.788804                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::total 42086.788804                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.mshrMisses::cpu3.data          393                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::total          393                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::cpu3.data     13742908                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::total     13742908                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissRate::cpu3.data     0.861842                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::total     0.861842                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::cpu3.data 34969.231552                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::total 34969.231552                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.data       163113                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::total       163113                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.data        25267                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::total        25267                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.data    536983479                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::total    536983479                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.data       188380                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::total       188380                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.data     0.134128                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::total     0.134128                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.data 21252.363913                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::total 21252.363913                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.data        25267                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::total        25267                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.data    368705259                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::total    368705259                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.data     0.134128                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::total     0.134128                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.data 14592.363913                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::total 14592.363913                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.hits::cpu3.data          304                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.hits::total          304                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.misses::cpu3.data        11353                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.misses::total        11353                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.missLatency::cpu3.data    241211873                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.missLatency::total    241211873                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.accesses::cpu3.data        11657                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.accesses::total        11657                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.missRate::cpu3.data     0.973921                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.missRate::total     0.973921                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMissLatency::cpu3.data 21246.531578                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMissLatency::total 21246.531578                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.mshrMisses::cpu3.data        11353                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMisses::total        11353                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::cpu3.data    165780713                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::total    165780713                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::cpu3.data     0.973921                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::total     0.973921                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::cpu3.data 14602.370563                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::total 14602.370563                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.WritebackClean.hits::writebacks            4                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.hits::total            4                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.accesses::writebacks            4                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackClean.accesses::total            4                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.hits::writebacks        96298                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.hits::total        96298                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.accesses::writebacks        96298                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.accesses::total        96298                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.tags.tagsInUse        8161.953336                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.l2cache.tags.totalRefs             387805                       # Total number of references to valid blocks. (Count)
system.cpu3.l2cache.tags.sampledRefs            26030                       # Sample count of references to valid blocks. (Count)
system.cpu3.l2cache.tags.avgRefs            14.898386                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.l2cache.tags.warmupTick       15991105887                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.l2cache.tags.occupancies::writebacks     0.050316                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.inst    84.654032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.data  8077.248987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.avgOccs::writebacks     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.inst     0.002583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.data     0.246498                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::total      0.249083                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.occupanciesTaskId::1024        21451                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::1          419                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::2         1320                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::3         6617                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::4        13095                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ratioOccsTaskId::1024     0.654633                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.tagAccesses          6230478                       # Number of tag accesses (Count)
system.cpu3.l2cache.tags.dataAccesses         6230478                       # Number of data accesses (Count)
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                      13194                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 877868                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                908                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                 56664                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                   128                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples          23766266                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             3.282780                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev            3.189848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9              23566524     99.16%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                4109      0.02%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              159627      0.67%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                2241      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                 269      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                 351      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               25780      0.11%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                6922      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                 123      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                 137      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                36      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                50      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139                20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value             280                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total            23766266                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               24524838                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               11502368                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     1664                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        5                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses               26313187                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      199                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions            192                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples           96                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 11530669.593750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 40127332.584248                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value         3330                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value    236537559                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total           96                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  39017076867                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   1106944281                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                758206                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                26438594                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                2633608                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           504                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 37678207                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles              1550874                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts             187106579                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               945612                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 86992                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  1048                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                153734                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands          366189927                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  621708762                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups               155519368                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 88466662                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps            344559316                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                21630611                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     19                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  5203588                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       244500629                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      360606988                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts               101670967                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                 175707198                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.toL2Bus.transDist::ReadResp        192931                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadRespWithInvalidate           83                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackDirty        96498                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackClean            4                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::CleanEvict        90743                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeReq        15627                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeResp        11944                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExReq          976                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExResp          818                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadCleanReq          339                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadSharedReq       213685                       # Transaction distribution (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          682                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       592873                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount::total            593555                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21952                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     18546624                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize::total           18568576                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.snoops                      35037                       # Total snoops (Count)
system.cpu3.toL2Bus.snoopTraffic               309120                       # Total snoop traffic (Byte)
system.cpu3.toL2Bus.snoopFanout::samples       230925                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::mean        0.079398                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::stdev       0.270360                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::0             212590     92.06%     92.06% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::1              18335      7.94%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::total         230925                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.toL2Bus.reqLayer0.occupancy     193270527                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer0.occupancy       338661                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer1.occupancy    192546927                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoopLayer0.occupancy      4730596                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoop_filter.totRequests       387779                       # Total number of requests made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleRequests       198769                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.totSnoops        18333                       # Total number of snoops made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleSnoops        18333                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    93                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                  7488                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   238                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                  1931                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.inst                   271                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.data                   488                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.inst                   274                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.data                   358                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     11141                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   93                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                 7488                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  238                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                 1931                       # number of overall hits (Count)
system.l3.overallHits::cpu2.inst                  271                       # number of overall hits (Count)
system.l3.overallHits::cpu2.data                  488                       # number of overall hits (Count)
system.l3.overallHits::cpu3.inst                  274                       # number of overall hits (Count)
system.l3.overallHits::cpu3.data                  358                       # number of overall hits (Count)
system.l3.overallHits::total                    11141                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                1794                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               36157                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 105                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                  72                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.inst                  76                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.data                  73                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.inst                  65                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.data                  69                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   38411                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               1794                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              36157                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                105                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data                 72                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.inst                 76                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.data                 73                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.inst                 65                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.data                 69                       # number of overall misses (Count)
system.l3.overallMisses::total                  38411                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      128638233                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     2614577139                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst        7875450                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data        4830498                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.inst        5466528                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.data        5020308                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.inst        4682313                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.data        4686975                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         2775777444                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     128638233                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    2614577139                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst       7875450                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data       4830498                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.inst       5466528                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.data       5020308                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.inst       4682313                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.data       4686975                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        2775777444                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              1887                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             43645                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               343                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data              2003                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.inst               347                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.data               561                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.inst               339                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.data               427                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 49552                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             1887                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            43645                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              343                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data             2003                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.inst              347                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.data              561                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.inst              339                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.data              427                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                49552                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.950715                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.828434                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.306122                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.035946                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.inst          0.219020                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.data          0.130125                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.inst          0.191740                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.data          0.161593                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.775165                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.950715                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.828434                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.306122                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.035946                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.inst         0.219020                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.data         0.130125                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.inst         0.191740                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.data         0.161593                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.775165                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 71704.700669                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 72311.783030                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 75004.285714                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 67090.250000                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu2.inst        71928                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu2.data 68771.342466                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu3.inst 72035.584615                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu3.data 67927.173913                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    72265.169977                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 71704.700669                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 72311.783030                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 75004.285714                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 67090.250000                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu2.inst        71928                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu2.data 68771.342466                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu3.inst 72035.584615                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu3.data 67927.173913                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   72265.169977                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrHits::cpu0.inst                 5                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                38                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.inst                29                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.inst                38                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                   110                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                5                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst               38                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.inst               29                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.inst               38                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                  110                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst            1789                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           36157                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst              67                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data              72                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.inst              47                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.data              73                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.inst              27                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.data              69                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               38301                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           1789                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          36157                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst             67                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data             72                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.inst             47                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.data             73                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.inst             27                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.data             69                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              38301                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    116137914                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   2367763289                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst      4687185                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data      4339275                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.inst      3444030                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.data      4521553                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.inst      1700893                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.data      4215306                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     2506809445                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    116137914                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   2367763289                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst      4687185                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data      4339275                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.inst      3444030                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.data      4521553                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.inst      1700893                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.data      4215306                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    2506809445                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.948066                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.828434                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.195335                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.035946                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.inst      0.135447                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.data      0.130125                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.inst      0.079646                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.data      0.161593                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.772946                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.948066                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.828434                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.195335                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.035946                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.inst     0.135447                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.data     0.130125                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.inst     0.079646                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.data     0.161593                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.772946                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 64917.783119                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 65485.612440                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 69957.985075                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 60267.708333                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu2.inst 73277.234043                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu2.data 61939.082192                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu3.inst 62996.037037                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu3.data 61091.391304                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 65450.234850                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 64917.783119                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 65485.612440                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 69957.985075                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 60267.708333                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu2.inst 73277.234043                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu2.data 61939.082192                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu3.inst 62996.037037                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu3.data 61091.391304                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 65450.234850                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.dataExpansions                         5975                       # number of data expansions (Count)
system.l3.dataContractions                         84                       # number of data contractions (Count)
system.l3.ReadExReq.hits::cpu0.data                43                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data                13                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu2.data                 1                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu3.data                 1                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    58                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           33687                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data              66                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu2.data              67                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu3.data              67                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               33887                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   2438636256                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data      4366962                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu2.data      4543452                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu3.data      4546782                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     2452093452                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         33730                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data            79                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu2.data            68                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.data            68                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             33945                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.998725                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.835443                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu2.data      0.985294                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu3.data      0.985294                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.998291                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 72391.018969                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 66166.090909                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu2.data 67812.716418                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu3.data 67862.417910                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 72360.889191                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        33687                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data           66                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu2.data           67                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu3.data           67                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           33887                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   2208680918                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data      3916915                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu2.data      4085616                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu3.data      4088746                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   2220772195                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.998725                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.835443                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu2.data     0.985294                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu3.data     0.985294                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.998291                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 65564.785169                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 59347.196970                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu2.data 60979.343284                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu3.data 61026.059701                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 65534.635553                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            93                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data          7445                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           238                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data          1918                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.inst           271                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.data           487                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.inst           274                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.data           357                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             11083                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         1794                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data         2470                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          105                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data            6                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.inst           76                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.data            6                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.inst           65                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.data            2                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total            4524                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    128638233                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data    175940883                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst      7875450                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data       463536                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.inst      5466528                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.data       476856                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.inst      4682313                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.data       140193                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total    323683992                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         1887                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data         9915                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          343                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data         1924                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.inst          347                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.data          493                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.inst          339                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.data          359                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total         15607                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.950715                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.249117                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.306122                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.003119                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.inst     0.219020                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.data     0.012170                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.inst     0.191740                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.data     0.005571                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.289870                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 71704.700669                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 71231.126721                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 75004.285714                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data        77256                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.inst        71928                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.data        79476                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.inst 72035.584615                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.data 70096.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 71548.185676                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            5                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst           38                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.inst           29                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.inst           38                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total           110                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         1789                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data         2470                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst           67                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data            6                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.inst           47                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.data            6                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.inst           27                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.data            2                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total         4414                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    116137914                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data    159082371                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst      4687185                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data       422360                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.inst      3444030                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.data       435937                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.inst      1700893                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.data       126560                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total    286037250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.948066                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.249117                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.195335                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.003119                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.inst     0.135447                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.data     0.012170                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.inst     0.079646                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.data     0.005571                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.282822                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 64917.783119                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 64405.818219                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 69957.985075                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 70393.333333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.inst 73277.234043                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.data 72656.166667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.inst 62996.037037                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.data        63280                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 64802.276846                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data              622                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data              519                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu2.data              467                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu3.data              444                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                 2052                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data          622                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data          519                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu2.data          467                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu3.data          444                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total             2052                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks        11091                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total            11091                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks        11091                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total        11091                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.compressor.compressions               49392                       # Total number of compressions (Count)
system.l3.compressor.failedCompressions         15334                       # Total number of failed compressions (Count)
system.l3.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressionSize::256        34058                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressionSize::512        15334                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressionSizeBits     13845216                       # Total compressed data size (Bit)
system.l3.compressor.avgCompressionSizeBits   280.312925                       # Average compression size ((Bit/Count))
system.l3.compressor.decompressions               105                       # Total number of decompressions (Count)
system.l3.compressor.patterns::X               212325                       # Number of data entries that match pattern X (Count)
system.l3.compressor.patterns::M               577947                       # Number of data entries that match pattern M (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 21264.488284                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                        65827                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      38301                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.718676                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu0.inst     1454.466018                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    32459.121591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       37.820649                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data       42.700556                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst        5.428275                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data       40.897641                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst        9.026551                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data       34.284714                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.007398                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.165096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000192                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.000217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.000028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.000208                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.000046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.000174                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.173359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          38301                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  114                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  256                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                37931                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.194809                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    1620789                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   3203277                       # Number of data accesses (Count)
system.l3.tags.evictionsReplacement::0          44360                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.l3.tags.evictionsReplacement::1              0                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.l3.tags.evictionsReplacement::2              0                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu0.inst::samples      1789.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples     36157.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples        67.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples        72.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples        47.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples        73.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples        27.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples        69.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000637346                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               86831                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       38301                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     38301                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 38301                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   36481                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1347                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     363                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2451264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              61092181.93656008                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   40123938897                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1047595.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       114496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data      2314048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         4288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data         4608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst         3008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data         4672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst         1728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data         4416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 2853552.478643011302                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 57672385.114754259586                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 106868.650681431958                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 114843.923120344785                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 74967.560925780621                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 116438.977608127359                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 43066.471170129298                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 110058.759656997092                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         1789                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data        36157                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst           67                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data           72                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst           47                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data           73                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst           27                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data           69                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     48410960                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data    999728584                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      2145960                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data      1608907                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst      1662719                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data      1750528                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst       678263                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data      1592144                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     27060.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     27649.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     32029.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     22345.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     35377.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     23979.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     25120.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     23074.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       114496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      2314048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         4288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data         4608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst         3008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data         4672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst         1728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data         4416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2451264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       114496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         4288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst         3008                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst         1728                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       123520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         1789                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data        36157                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst           67                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data           72                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst           47                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data           73                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst           27                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data           69                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           38301                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       2853552                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data      57672385                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        106869                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data        114844                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst         74968                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data        116439                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst         43066                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data        110059                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          61092182                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      2853552                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       106869                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst        74968                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst        43066                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3078455                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      2853552                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data     57672385                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       106869                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data       114844                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst        74968                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data       116439                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst        43066                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data       110059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         61092182                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                38301                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2503                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2422                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               339434315                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             191505000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1057578065                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8862.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27612.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               27865                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            72.75                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        10432                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   234.858896                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   209.823465                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   128.584128                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          846      8.11%      8.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2178     20.88%     28.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         7074     67.81%     96.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           59      0.57%     97.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           40      0.38%     97.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           37      0.35%     98.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           26      0.25%     98.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           23      0.22%     98.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          149      1.43%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        10432                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2451264                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               61.092182                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               72.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        35749980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        18993975                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      136916640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3167239920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3396274890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  12547603200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   19302778605                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   481.077869                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32589876450                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1339780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6194364698                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        38763060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        20595465                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      136552500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3167239920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3382025460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  12559602720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   19304779125                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   481.127728                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32620643668                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1339780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6163597480                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                4414                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             36438                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              34649                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             33887                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           4414                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       113802                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       113802                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  113802                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      2451264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      2451264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2451264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                            37200                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              75501                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    75501    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                75501                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy            57690324                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          203849029                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          75501                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        37200                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp             105979                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadRespWithInvalidate          107                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty        11091                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict             3420                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq            38490                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp           38490                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             35149                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            35149                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        106086                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port       124158                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port        43402                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port        39498                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port        38782                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                 245840                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      3484672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port       256704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port        77952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port        61824                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total                 3881152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                          128121                       # Total snoops (Count)
system.tol3bus.snoopTraffic                   5867712                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            179725                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             1.035070                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.877117                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   48425     26.94%     26.94% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                   94240     52.44%     79.38% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                   19392     10.79%     90.17% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::3                   17668      9.83%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               3                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              179725                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  40124021148                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           72090478                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          63201057                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy          30940967                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer2.occupancy          30033549                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer3.occupancy          29786791                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        194236                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        69012                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests        76799                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
