@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO231 :"c:\microsemi_prj\hw9\p1b\hdl\counter.v":28:0:28:5|Found counter in view:work.counter(verilog) instance q[7:0] 
@N: FP130 |Promoting Net aclk_c on CLKBUF  aclk_pad 
@N: FP130 |Promoting Net bclk_c on CLKBUF  bclk_pad 
@N: MT615 |Found clock Handshake|aclk with period 26.67ns 
@N: MT615 |Found clock Handshake|bclk with period 40.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
