-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity spiking_binam_p_ZL14storage_matrix_54_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 1; 
             AddressWidth     : integer := 8; 
             AddressRange    : integer := 256
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of spiking_binam_p_ZL14storage_matrix_54_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "0", 1 => "1", 2 => "1", 3 => "0", 
    4 => "0", 5 => "0", 6 => "0", 7 => "1", 
    8 => "1", 9 => "1", 10 => "0", 11 => "0", 
    12 => "1", 13 => "1", 14 => "0", 15 => "1", 
    16 => "0", 17 => "0", 18 => "0", 19 => "0", 
    20 => "0", 21 => "0", 22 => "0", 23 => "0", 
    24 => "0", 25 => "1", 26 => "0", 27 => "0", 
    28 => "0", 29 => "0", 30 => "0", 31 => "0", 
    32 => "0", 33 => "1", 34 => "0", 35 => "1", 
    36 => "0", 37 => "0", 38 => "0", 39 => "1", 
    40 => "0", 41 => "0", 42 => "0", 43 => "0", 
    44 => "0", 45 => "0", 46 => "0", 47 => "0", 
    48 => "0", 49 => "0", 50 => "0", 51 => "0", 
    52 => "0", 53 => "0", 54 => "0", 55 => "0", 
    56 => "0", 57 => "0", 58 => "0", 59 => "0", 
    60 => "0", 61 => "0", 62 => "0", 63 => "0", 
    64 => "0", 65 => "0", 66 => "1", 67 => "0", 
    68 => "0", 69 => "0", 70 => "0", 71 => "0", 
    72 => "0", 73 => "0", 74 => "0", 75 => "0", 
    76 => "0", 77 => "1", 78 => "0", 79 => "0", 
    80 => "0", 81 => "0", 82 => "1", 83 => "0", 
    84 => "0", 85 => "0", 86 => "1", 87 => "0", 
    88 => "1", 89 => "0", 90 => "0", 91 => "0", 
    92 => "0", 93 => "1", 94 => "1", 95 => "0", 
    96 => "0", 97 => "0", 98 => "1", 99 => "0", 
    100 => "0", 101 => "0", 102 => "1", 103 => "0", 
    104 => "0", 105 => "0", 106 => "0", 107 => "0", 
    108 => "0", 109 => "0", 110 => "1", 111 => "0", 
    112 => "0", 113 => "0", 114 => "0", 115 => "0", 
    116 => "0", 117 => "0", 118 => "0", 119 => "0", 
    120 => "0", 121 => "0", 122 => "1", 123 => "0", 
    124 => "0", 125 => "0", 126 => "0", 127 => "1", 
    128 => "0", 129 => "1", 130 => "0", 131 => "0", 
    132 => "0", 133 => "0", 134 => "0", 135 => "0", 
    136 => "0", 137 => "0", 138 => "1", 139 => "0", 
    140 => "0", 141 => "0", 142 => "0", 143 => "0", 
    144 => "0", 145 => "1", 146 => "1", 147 => "0", 
    148 => "0", 149 => "0", 150 => "1", 151 => "0", 
    152 => "0", 153 => "0", 154 => "0", 155 => "0", 
    156 => "0", 157 => "0", 158 => "0", 159 => "0", 
    160 => "0", 161 => "0", 162 => "1", 163 => "0", 
    164 => "0", 165 => "0", 166 => "1", 167 => "0", 
    168 => "0", 169 => "0", 170 => "0", 171 => "0", 
    172 => "0", 173 => "0", 174 => "0", 175 => "0", 
    176 => "0", 177 => "0", 178 => "0", 179 => "0", 
    180 => "0", 181 => "0", 182 => "0", 183 => "0", 
    184 => "0", 185 => "0", 186 => "0", 187 => "0", 
    188 => "0", 189 => "0", 190 => "0", 191 => "0", 
    192 => "0", 193 => "0", 194 => "1", 195 => "0", 
    196 => "0", 197 => "0", 198 => "0", 199 => "0", 
    200 => "1", 201 => "0", 202 => "1", 203 => "0", 
    204 => "1", 205 => "0", 206 => "0", 207 => "0", 
    208 => "0", 209 => "0", 210 => "0", 211 => "1", 
    212 => "0", 213 => "0", 214 => "0", 215 => "0", 
    216 => "0", 217 => "0", 218 => "0", 219 => "0", 
    220 => "0", 221 => "0", 222 => "1", 223 => "0", 
    224 => "0", 225 => "0", 226 => "0", 227 => "0", 
    228 => "0", 229 => "0", 230 => "0", 231 => "0", 
    232 => "0", 233 => "0", 234 => "0", 235 => "0", 
    236 => "0", 237 => "0", 238 => "0", 239 => "1", 
    240 => "0", 241 => "0", 242 => "0", 243 => "0", 
    244 => "0", 245 => "0", 246 => "0", 247 => "0", 
    248 => "0", 249 => "0", 250 => "1", 251 => "0", 
    252 => "0", 253 => "1", 254 => "0", 255 => "0");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

