#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan  8 14:36:26 2020
# Process ID: 899
# Current directory: /home/james/projects/leakage_cancellation
# Command line: vivado
# Log file: /home/james/projects/leakage_cancellation/vivado.log
# Journal file: /home/james/projects/leakage_cancellation/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 6239.332 ; gain = 184.348 ; free physical = 39672 ; free virtual = 129699
INFO: [Device 21-403] Loading part xc7z020clg484-3
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/waveform_chirp_4096.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/waveform_chirp_4096.coe' provided. It will be converted relative to IP Instance files '../../../../../waveform_chirp_4096.coe'
generate_target all [get_files  /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = e0cacd072e200763; cache size = 51.586 MB.
catch { [ delete_ip_run [get_ips -all blk_mem_gen_0] ] }
INFO: [Project 1-386] Moving file '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'
export_simulation -of_objects [get_files /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.ip_user_files -ipstatic_source_dir /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.cache/compile_simlib/questa} {ies=/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.cache/compile_simlib/ies} {vcs=/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Wed Jan  8 14:42:05 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Wed Jan  8 14:42:05 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/waveform_sine_4096_10sinewave.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/waveform_sine_4096_10sinewave.coe' provided. It will be converted relative to IP Instance files '../../../../../waveform_sine_4096_10sinewave.coe'
generate_target all [get_files  /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Thu Jan  9 15:21:44 2020] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.ip_user_files -ipstatic_source_dir /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.cache/compile_simlib/questa} {ies=/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.cache/compile_simlib/ies} {vcs=/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
[Thu Jan  9 15:22:22 2020] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Thu Jan  9 15:22:22 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 10 09:51:48 2020...
