
---------- Begin Simulation Statistics ----------
final_tick                               514319231500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102457                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655756                       # Number of bytes of host memory used
host_op_rate                                   188745                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   976.02                       # Real time elapsed on the host
host_tick_rate                              526954541                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.514319                       # Number of seconds simulated
sim_ticks                                514319231500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.286385                       # CPI: cycles per instruction
system.cpu.discardedOps                          4431                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       806898946                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.097216                       # IPC: instructions per cycle
system.cpu.numCycles                       1028638463                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       221739517                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5255197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10519083                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2501                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5301812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          573                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10604262                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            573                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658287                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650044                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650227                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648860                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987165                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2719                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              177                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75818222                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75818222                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75818256                       # number of overall hits
system.cpu.dcache.overall_hits::total        75818256                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10562362                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10562362                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10562399                       # number of overall misses
system.cpu.dcache.overall_misses::total      10562399                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 877645968998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 877645968998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 877645968998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 877645968998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380584                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380584                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380655                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122277                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122277                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122277                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122277                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83091.828229                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83091.828229                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83091.537159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83091.537159                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          314                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5283625                       # number of writebacks
system.cpu.dcache.writebacks::total           5283625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260576                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260576                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5301786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5301786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5301818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5301818                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 432601824500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 432601824500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 432604258000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 432604258000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061377                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81595.489614                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81595.489614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81595.456125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81595.456125                       # average overall mshr miss latency
system.cpu.dcache.replacements                5301689                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2019049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2019049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24917                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24917                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    370475500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    370475500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14868.383032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14868.383032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24863                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24863                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    343090500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    343090500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13799.239834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13799.239834                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73799173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73799173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10537445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10537445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 877275493498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 877275493498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83253.150408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83253.150408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5276923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5276923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 432258734000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 432258734000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81914.921631                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81914.921631                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2433500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2433500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76046.875000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76046.875000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.993106                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120141                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5301817                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.300442                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.993106                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91682540                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91682540                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071114                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086442                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169134                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32144888                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32144888                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32144888                       # number of overall hits
system.cpu.icache.overall_hits::total        32144888                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          632                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            632                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          632                       # number of overall misses
system.cpu.icache.overall_misses::total           632                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48335500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48335500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48335500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48335500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32145520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32145520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32145520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32145520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76480.221519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76480.221519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76480.221519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76480.221519                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          123                       # number of writebacks
system.cpu.icache.writebacks::total               123                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          632                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          632                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          632                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          632                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47703500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47703500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47703500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47703500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75480.221519                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75480.221519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75480.221519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75480.221519                       # average overall mshr miss latency
system.cpu.icache.replacements                    123                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32144888                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32144888                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          632                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           632                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48335500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48335500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32145520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32145520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76480.221519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76480.221519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47703500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47703500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75480.221519                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75480.221519                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.091116                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32145520                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               632                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          50863.164557                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.091116                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.425870                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.425870                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.497070                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32146152                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32146152                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 514319231500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   184218810                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38503                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38544                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data               38503                       # number of overall hits
system.l2.overall_hits::total                   38544                       # number of overall hits
system.l2.demand_misses::.cpu.inst                591                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263315                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263906                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               591                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263315                       # number of overall misses
system.l2.overall_misses::total               5263906                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46305500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 424201427500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     424247733000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46305500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 424201427500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    424247733000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5301818                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5302450                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5301818                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5302450                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.935127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.992738                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992731                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.935127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.992738                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992731                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78351.099831                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80595.865438                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80595.613410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78351.099831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80595.865438                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80595.613410                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5254860                       # number of writebacks
system.l2.writebacks::total                   5254860                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263899                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263899                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40341500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 371567950000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 371608291500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40341500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 371567950000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 371608291500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.933544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.992737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992730                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.933544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.992737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992730                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68375.423729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70595.883692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70595.634814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68375.423729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70595.883692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70595.634814                       # average overall mshr miss latency
system.l2.replacements                        5255755                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5283625                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5283625                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5283625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5283625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             13899                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13899                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263024                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263024                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 424176865500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  424176865500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5276923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5276923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80595.654798                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80595.654798                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 371546635500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 371546635500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70595.656699                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70595.656699                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46305500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46305500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.935127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.935127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78351.099831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78351.099831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          590                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          590                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40341500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40341500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.933544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68375.423729                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68375.423729                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24604                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24604                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24562000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24562000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24895                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24895                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.011689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84405.498282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84405.498282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     21314500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21314500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.011448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74787.719298                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74787.719298                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8150.424177                       # Cycle average of tags in use
system.l2.tags.total_refs                    10601750                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5263947                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.014031                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.060282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.825025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8147.538870                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994925                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          925                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7162                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26467469                       # Number of tag accesses
system.l2.tags.data_accesses                 26467469                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5254860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000558512500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328392                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328392                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15576402                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4935477                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263898                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5254860                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263898                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5254860                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263898                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5254860                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5262966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 326255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 330696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.029273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.637500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        328386    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328392                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.071249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328205     99.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              184      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328392                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336889472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336311040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    655.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  514319202000                       # Total gap between requests
system.mem_ctrls.avgGap                      48895.43                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        37760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336851712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336309120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 73417.437434477892                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 654946755.573537230492                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 653891784.328504085541                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          590                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263308                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5254860                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16174000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 157014701500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 12611299899000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27413.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29831.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2399930.71                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        37760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336851712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336889472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        37760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        37760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336311040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336311040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          590                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263308                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263898                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5254860                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5254860                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        73417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    654946756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        655020173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        73417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        73417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    653895517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       653895517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    653895517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        73417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    654946756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1308915690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263898                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5254830                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       328991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       328993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328401                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             58332788000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319490000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       157030875500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11081.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29831.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4834474                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4881451                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       802801                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   838.560550                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   727.331884                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   302.259071                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        26297      3.28%      3.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36071      4.49%      7.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        29061      3.62%     11.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        42591      5.31%     16.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        47955      5.97%     22.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        33184      4.13%     26.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        23571      2.94%     29.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        40736      5.07%     34.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       523335     65.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       802801                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336889472                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336309120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              655.020173                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              653.891784                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2866081680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1523350950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18794807640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13717142100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 40599430560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 122996640030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  93922467360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  294419920320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   572.445871                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 240365334750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17174040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 256779856750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2865931740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1523278845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789424080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13713070500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 40599430560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 123051923760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  93875912640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  294418972125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   572.444027                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 240246617000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17174040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 256898574500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                875                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5254860                       # Transaction distribution
system.membus.trans_dist::CleanEvict              325                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263023                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           875                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15782981                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15782981                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673200512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673200512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263898                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263898    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263898                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31561250000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27686228750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             25527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10538485                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          123                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5276923                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5276922                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           632                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24895                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1387                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15905324                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15906711                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        48320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    677468288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              677516608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5255755                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336311040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10558205                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000291                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017061                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10555131     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3074      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10558205                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 514319231500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10585879000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            948499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7952728494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
