# SimpleRISC-CPU-Architecture-Design-Using-Logisim-Evolution
- Designed 5 core units of CPU with custom ISA  featuring 32-bit instructions and supporting 16 general-purpose registers
- Implemented key instructions including arithmetic (add, sub), comparison (cmp with flags), and memory operations (ld, st)
- Used ROM-Based Control Unit with Memory-Mapped I/O to manage instruction sequencing, exe
