// Seed: 4103245322
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8, id_9;
  wire id_10;
  logic [7:0] id_11;
  assign id_8 = id_9;
  logic [7:0][1] id_12, id_13;
  always id_11[1] <= id_3;
  assign id_13 = 1;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_7
  );
  tri0 id_14, id_15, id_16, id_17 = 1'h0 ==? id_1;
endmodule
