#include "XilinxVivado.h"
/*  This file is part of Gatery, a library for circuit design.
	Copyright (C) 2021 Michael Offel, Andreas Ley

	Gatery is free software; you can redistribute it and/or
	modify it under the terms of the GNU Lesser General Public
	License as published by the Free Software Foundation; either
	version 3 of the License, or (at your option) any later version.

	Gatery is distributed in the hope that it will be useful,
	but WITHOUT ANY WARRANTY; without even the implied warranty of
	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
	Lesser General Public License for more details.

	You should have received a copy of the GNU Lesser General Public
	License along with this library; if not, write to the Free Software
	Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
*/

#include "gatery/pch.h"

#include "XilinxVivado.h"
#include "common.h"

#include <gatery/hlim/Attributes.h>
#include <gatery/hlim/supportNodes/Node_PathAttributes.h>
#include <gatery/hlim/supportNodes/Node_Attributes.h>

#include <gatery/export/vhdl/VHDLExport.h>
#include <gatery/export/vhdl/Entity.h>
#include <gatery/export/vhdl/Package.h>

#include <gatery/utils/FileSystem.h>

#include <fstream>

namespace gtry {

XilinxVivado::XilinxVivado()
{
	m_vendors = {
		"all",
		"xilinx",
		"xilinx_vivado",
		"xilinx_vivado_2019.2",
	};
}

void XilinxVivado::prepareCircuit(hlim::Circuit &circuit)
{
	for (auto &n : circuit.getNodes()) {
		if (auto *pa = dynamic_cast<hlim::Node_PathAttributes*>(n.get())) {

			// Keep start and end driver of all paths
			for (unsigned i = 0; i < 2; i++) {
				auto driver = pa->getNonSignalDriver(i);
				auto *attrib = circuit.getCreateAttribNode(driver);
				attrib->getAttribs().allowFusing = false;
			}

		}
	}
}

void XilinxVivado::resolveAttributes(const hlim::RegisterAttributes &attribs, hlim::ResolvedAttributes &resolvedAttribs)
{
	switch (attribs.registerEnablePinUsage) {		
		case hlim::RegisterAttributes::UsageType::USE: {
			resolvedAttribs.insert({"extract_enable", {"string", "\"yes\""}});
		} break;
		case hlim::RegisterAttributes::UsageType::DONT_USE:
			resolvedAttribs.insert({"extract_enable", {"string", "\"no\""}});
		break;
		default:
		break;
	}
	switch (attribs.registerResetPinUsage) {		
		case hlim::RegisterAttributes::UsageType::USE: {
			resolvedAttribs.insert({"extract_reset", {"string", "\"yes\""}});
		} break;
		case hlim::RegisterAttributes::UsageType::DONT_USE:
			resolvedAttribs.insert({"extract_reset", {"string", "\"no\""}});
		break;
		default:
		break;
	}
	if (attribs.synchronizationRegister) {
		resolvedAttribs.insert({"ASYNC_REG", {"string", "\"true\""}});
		resolvedAttribs.insert({"SHREG_EXTRACT", {"string", "\"no\""}});
		// DONT_TOUCH is omitted here since it introduces LUT1-identity primitives between the registers
		resolvedAttribs.insert({"extract_enable", {"string", "\"yes\""}});
		resolvedAttribs.insert({"extract_reset", {"string", "\"yes\""}});
	}
	addUserDefinedAttributes(attribs, resolvedAttribs);
}

void XilinxVivado::resolveAttributes(const hlim::SignalAttributes &attribs, hlim::ResolvedAttributes &resolvedAttribs)
{
	if (attribs.maxFanout) 
		resolvedAttribs.insert({"max_fanout", {"integer", std::to_string(*attribs.maxFanout)}});

	if (attribs.allowFusing && !*attribs.allowFusing) {
		resolvedAttribs.insert({"SHREG_EXTRACT", {"string", "\"no\""}});
		resolvedAttribs.insert({"DONT_TOUCH", {"string", "\"true\""}});
	}

	addUserDefinedAttributes(attribs, resolvedAttribs);
}

void XilinxVivado::resolveAttributes(const hlim::MemoryAttributes &attribs, hlim::ResolvedAttributes &resolvedAttribs)
{
	if (attribs.noConflicts) 
		resolvedAttribs.insert({"RW_ADDR_COLLISION", {"string", "\"no\""}});
	addUserDefinedAttributes(attribs, resolvedAttribs);
}


void XilinxVivado::writeClocksFile(vhdl::VHDLExport &vhdlExport, const hlim::Circuit &circuit, std::string_view filename)
{
	auto fileHandle = vhdlExport.getDestination().writeFile(filename);
	auto &file = fileHandle->stream();

	writeClockXDC(*vhdlExport.getAST(), file);
}

void XilinxVivado::writeConstraintFile(vhdl::VHDLExport &vhdlExport, const hlim::Circuit &circuit, std::string_view filename)
{
	auto fileHandle = vhdlExport.getDestination().writeFile(filename);
	auto &file = fileHandle->stream();

	forEachPathAttribute(vhdlExport, circuit, [&](hlim::Node_PathAttributes* pa, std::string start, std::string end) {
		const auto &startConType = hlim::getOutputConnectionType(pa->getDriver(0));
		const auto &endConType = hlim::getOutputConnectionType(pa->getDriver(1));


		if (startConType.isBitVec())
			file 
				<< "# get net of start signal, must be KEEP\n"
				<< "set net_start [get_nets " << start << "[*]]\n";
		else
			file 
				<< "# get net of start signal, must be KEEP\n"
				<< "set net_start [get_nets " << start << "]\n";

		file << R"(# get driver pin(s)
set pin_start [get_pin -of_object $net_start -filter {DIRECTION == OUT && IS_LEAF} ]
# get driver(s)
set cell_start [get_cells -of_object $pin_start]
# get clock pin
set cell_start_clk_pin [get_pin -of_object $cell_start -filter {IS_CLOCK}]

)";


		if (endConType.isBitVec())
			file 
				<< "# get net of end signal, must be KEEP\n"
				<< "set net_end [get_nets " << end << "[*]]\n";
		else
			file 
				<< "# get net of end signal, must be KEEP\n"
				<< "set net_end [get_nets " << end << "]\n";

		file << R"(# get driver pin(s)
set pin_end [get_pin -of_object $net_end -filter {DIRECTION == OUT && IS_LEAF} ]
# get driver(s)
set cell_end [get_cells -of_object $pin_end]
# get input data pin
set cell_end_input_pin [get_pin -of_object $cell_end -filter {DIRECTION == IN && REF_PIN_NAME == "D"}]
)";

		const auto &attribs = pa->getAttribs();
		
		if (attribs.falsePath)
			file 
				<< "# set false path\n"
				<< "set_false_path -from $cell_start_clk_pin -to $cell_end_input_pin";

		HCL_ASSERT_HINT(attribs.multiCycle == 0, "Not implemented yet!");

		writeUserDefinedPathAttributes(file, attribs, "$cell_start", "$cell_end");
	});

}

void XilinxVivado::writeVhdlProjectScript(vhdl::VHDLExport &vhdlExport, std::string_view filename)
{
	auto fileHandle = vhdlExport.getDestination().writeFile(filename);
	auto &file = fileHandle->stream();


	for (const auto &sourceFile : vhdlExport.getAST()->getSourceFiles()) {
		file << "read_vhdl -vhdl2008 ";
		if (!vhdlExport.getName().empty())
			file << "-library " << vhdlExport.getName() << ' ';
		file << sourceFile.filename.string() << '\n';
	}

	auto testbenchRelativePath = std::filesystem::relative(vhdlExport.getDestinationPath(), vhdlExport.getTestbenchDestinationPath());

	for (const auto &e : vhdlExport.getTestbenchRecorder()) {
		for (const auto &name : e->getDependencySortedEntities()) {
			file << "read_vhdl -vhdl2008 ";
			if (!vhdlExport.getName().empty())
				file << "-library " << vhdlExport.getName() << ' ';
			file << (testbenchRelativePath / vhdlExport.getAST()->getFilename(name)).string() << std::endl;
		}

		for (const auto &name : e->getAuxiliaryDataFiles()) {
			file << "add_files \"" << (testbenchRelativePath / name).string() << '\"' << std::endl;
		}
	}


	if (!vhdlExport.getConstraintsFilename().empty())
		file << "read_xdc " << vhdlExport.getConstraintsFilename() << std::endl;
	if (!vhdlExport.getClocksFilename().empty())
		file << "read_xdc " << vhdlExport.getClocksFilename() << std::endl;

	file << R"(
# set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects [get_runs * -filter IS_SYNTHESIS]

# reset_run [get_runs * -filter IS_SYNTHESIS]
# launch_runs [get_runs * -filter IS_IMPLEMENTATION]
)";
}

void XilinxVivado::writeStandAloneProject(vhdl::VHDLExport& vhdlExport, std::string_view filename)
{
	// TODO

}

}

/*


set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/LocalAndy/Documents/code/products/anti-replay-core/bin/export/AntiReplay_qdr_export_test/AntiReplay_qdr_export_test_TB.testvectors

*/
