Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Thu Nov 14 19:27:00 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       28          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
XDCH-2     Warning           Same min and max delay values on IO port                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/clock_divider_0/inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.006        0.000                      0                   36        0.213        0.000                      0                   36        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.006        0.000                      0                   18        0.213        0.000                      0                   18        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.427        0.000                      0                   18        1.021        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.798ns (49.317%)  route 1.848ns (50.683%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.998     3.456    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     3.912 r  design_1_i/clock_divider_0/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.658     4.570    design_1_i/clock_divider_0/inst/count_reg[16]
    SLICE_X40Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.694 f  design_1_i/clock_divider_0/inst/clk_div_i_4/O
                         net (fo=19, routed)          1.190     5.883    design_1_i/clock_divider_0/inst/clk_div_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.124     6.007 r  design_1_i/clock_divider_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.007    design_1_i/clock_divider_0/inst/count[0]_i_6_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.539 r  design_1_i/clock_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/clock_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.653 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.653    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.767 r  design_1_i/clock_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.767    design_1_i/clock_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.101 r  design_1_i/clock_divider_0/inst/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.101    design_1_i/clock_divider_0/inst/count_reg[12]_i_1_n_6
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.572    12.959    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[13]/C
                         clock pessimism              0.122    13.081    
                         clock uncertainty           -0.035    13.046    
    SLICE_X41Y34         FDCE (Setup_fdce_C_D)        0.062    13.108    design_1_i/clock_divider_0/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 1.777ns (49.024%)  route 1.848ns (50.976%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.998     3.456    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     3.912 r  design_1_i/clock_divider_0/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.658     4.570    design_1_i/clock_divider_0/inst/count_reg[16]
    SLICE_X40Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.694 f  design_1_i/clock_divider_0/inst/clk_div_i_4/O
                         net (fo=19, routed)          1.190     5.883    design_1_i/clock_divider_0/inst/clk_div_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.124     6.007 r  design_1_i/clock_divider_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.007    design_1_i/clock_divider_0/inst/count[0]_i_6_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.539 r  design_1_i/clock_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/clock_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.653 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.653    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.767 r  design_1_i/clock_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.767    design_1_i/clock_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.080 r  design_1_i/clock_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.080    design_1_i/clock_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.572    12.959    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[15]/C
                         clock pessimism              0.122    13.081    
                         clock uncertainty           -0.035    13.046    
    SLICE_X41Y34         FDCE (Setup_fdce_C_D)        0.062    13.108    design_1_i/clock_divider_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.703ns (47.961%)  route 1.848ns (52.039%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.998     3.456    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     3.912 r  design_1_i/clock_divider_0/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.658     4.570    design_1_i/clock_divider_0/inst/count_reg[16]
    SLICE_X40Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.694 f  design_1_i/clock_divider_0/inst/clk_div_i_4/O
                         net (fo=19, routed)          1.190     5.883    design_1_i/clock_divider_0/inst/clk_div_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.124     6.007 r  design_1_i/clock_divider_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.007    design_1_i/clock_divider_0/inst/count[0]_i_6_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.539 r  design_1_i/clock_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/clock_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.653 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.653    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.767 r  design_1_i/clock_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.767    design_1_i/clock_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.006 r  design_1_i/clock_divider_0/inst/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.006    design_1_i/clock_divider_0/inst/count_reg[12]_i_1_n_5
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.572    12.959    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[14]/C
                         clock pessimism              0.122    13.081    
                         clock uncertainty           -0.035    13.046    
    SLICE_X41Y34         FDCE (Setup_fdce_C_D)        0.062    13.108    design_1_i/clock_divider_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.687ns (47.726%)  route 1.848ns (52.274%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 12.959 - 10.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.998     3.456    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     3.912 r  design_1_i/clock_divider_0/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.658     4.570    design_1_i/clock_divider_0/inst/count_reg[16]
    SLICE_X40Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.694 f  design_1_i/clock_divider_0/inst/clk_div_i_4/O
                         net (fo=19, routed)          1.190     5.883    design_1_i/clock_divider_0/inst/clk_div_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.124     6.007 r  design_1_i/clock_divider_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.007    design_1_i/clock_divider_0/inst/count[0]_i_6_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.539 r  design_1_i/clock_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/clock_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.653 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.653    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.767 r  design_1_i/clock_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.767    design_1_i/clock_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.990 r  design_1_i/clock_divider_0/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.990    design_1_i/clock_divider_0/inst/count_reg[12]_i_1_n_7
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.572    12.959    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[12]/C
                         clock pessimism              0.122    13.081    
                         clock uncertainty           -0.035    13.046    
    SLICE_X41Y34         FDCE (Setup_fdce_C_D)        0.062    13.108    design_1_i/clock_divider_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.705ns (46.332%)  route 1.975ns (53.668%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 13.083 - 10.000 ) 
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.904     3.361    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.456     3.817 f  design_1_i/clock_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.959     4.776    design_1_i/clock_divider_0/inst/count_reg[6]
    SLICE_X40Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.900 f  design_1_i/clock_divider_0/inst/clk_div_i_2/O
                         net (fo=19, routed)          1.016     5.916    design_1_i/clock_divider_0/inst/clk_div_i_2_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I1_O)        0.124     6.040 r  design_1_i/clock_divider_0/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.040    design_1_i/clock_divider_0/inst/count[4]_i_4_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.590 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.590    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.704 r  design_1_i/clock_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.704    design_1_i/clock_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.818 r  design_1_i/clock_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    design_1_i/clock_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.041 r  design_1_i/clock_divider_0/inst/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.041    design_1_i/clock_divider_0/inst/count_reg[16]_i_1_n_7
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.696    13.083    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/C
                         clock pessimism              0.212    13.296    
                         clock uncertainty           -0.035    13.260    
    SLICE_X41Y35         FDCE (Setup_fdce_C_D)        0.062    13.322    design_1_i/clock_divider_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.322    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  6.282    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.570ns (45.936%)  route 1.848ns (54.064%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 13.009 - 10.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.998     3.456    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     3.912 r  design_1_i/clock_divider_0/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.658     4.570    design_1_i/clock_divider_0/inst/count_reg[16]
    SLICE_X40Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.694 f  design_1_i/clock_divider_0/inst/clk_div_i_4/O
                         net (fo=19, routed)          1.190     5.883    design_1_i/clock_divider_0/inst/clk_div_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.124     6.007 r  design_1_i/clock_divider_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.007    design_1_i/clock_divider_0/inst/count[0]_i_6_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.539 r  design_1_i/clock_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/clock_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.873 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.873    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_6
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.623    13.009    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[5]/C
                         clock pessimism              0.212    13.222    
                         clock uncertainty           -0.035    13.186    
    SLICE_X41Y32         FDCE (Setup_fdce_C_D)        0.062    13.248    design_1_i/clock_divider_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 1.549ns (45.602%)  route 1.848ns (54.398%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 13.009 - 10.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.998     3.456    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     3.912 r  design_1_i/clock_divider_0/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.658     4.570    design_1_i/clock_divider_0/inst/count_reg[16]
    SLICE_X40Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.694 f  design_1_i/clock_divider_0/inst/clk_div_i_4/O
                         net (fo=19, routed)          1.190     5.883    design_1_i/clock_divider_0/inst/clk_div_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.124     6.007 r  design_1_i/clock_divider_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.007    design_1_i/clock_divider_0/inst/count[0]_i_6_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.539 r  design_1_i/clock_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/clock_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.852 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.852    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_4
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.623    13.009    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[7]/C
                         clock pessimism              0.212    13.222    
                         clock uncertainty           -0.035    13.186    
    SLICE_X41Y32         FDCE (Setup_fdce_C_D)        0.062    13.248    design_1_i/clock_divider_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.475ns (44.391%)  route 1.848ns (55.609%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 13.009 - 10.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.998     3.456    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     3.912 r  design_1_i/clock_divider_0/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.658     4.570    design_1_i/clock_divider_0/inst/count_reg[16]
    SLICE_X40Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.694 f  design_1_i/clock_divider_0/inst/clk_div_i_4/O
                         net (fo=19, routed)          1.190     5.883    design_1_i/clock_divider_0/inst/clk_div_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.124     6.007 r  design_1_i/clock_divider_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.007    design_1_i/clock_divider_0/inst/count[0]_i_6_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.539 r  design_1_i/clock_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/clock_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.778 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.778    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_5
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.623    13.009    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[6]/C
                         clock pessimism              0.212    13.222    
                         clock uncertainty           -0.035    13.186    
    SLICE_X41Y32         FDCE (Setup_fdce_C_D)        0.062    13.248    design_1_i/clock_divider_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.459ns (44.122%)  route 1.848ns (55.878%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 13.009 - 10.000 ) 
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.998     3.456    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     3.912 r  design_1_i/clock_divider_0/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.658     4.570    design_1_i/clock_divider_0/inst/count_reg[16]
    SLICE_X40Y34         LUT4 (Prop_lut4_I0_O)        0.124     4.694 f  design_1_i/clock_divider_0/inst/clk_div_i_4/O
                         net (fo=19, routed)          1.190     5.883    design_1_i/clock_divider_0/inst/clk_div_i_4_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.124     6.007 r  design_1_i/clock_divider_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     6.007    design_1_i/clock_divider_0/inst/count[0]_i_6_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.539 r  design_1_i/clock_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/clock_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.762 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.762    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_7
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.623    13.009    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[4]/C
                         clock pessimism              0.212    13.222    
                         clock uncertainty           -0.035    13.186    
    SLICE_X41Y32         FDCE (Setup_fdce_C_D)        0.062    13.248    design_1_i/clock_divider_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.588ns (44.570%)  route 1.975ns (55.430%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 13.204 - 10.000 ) 
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.904     3.361    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.456     3.817 f  design_1_i/clock_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.959     4.776    design_1_i/clock_divider_0/inst/count_reg[6]
    SLICE_X40Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.900 f  design_1_i/clock_divider_0/inst/clk_div_i_2/O
                         net (fo=19, routed)          1.016     5.916    design_1_i/clock_divider_0/inst/clk_div_i_2_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I1_O)        0.124     6.040 r  design_1_i/clock_divider_0/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     6.040    design_1_i/clock_divider_0/inst/count[4]_i_4_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.590 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.590    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.924 r  design_1_i/clock_divider_0/inst/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.924    design_1_i/clock_divider_0/inst/count_reg[8]_i_1_n_6
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.818    13.204    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[9]/C
                         clock pessimism              0.212    13.417    
                         clock uncertainty           -0.035    13.381    
    SLICE_X41Y33         FDCE (Setup_fdce_C_D)        0.062    13.443    design_1_i/clock_divider_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.443    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  6.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.851%)  route 0.119ns (25.149%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.780     1.005    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.141     1.146 r  design_1_i/clock_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.265    design_1_i/clock_divider_0/inst/count_reg[7]
    SLICE_X41Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.310 r  design_1_i/clock_divider_0/inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/clock_divider_0/inst/count[4]_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.425 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.425    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.479 r  design_1_i/clock_divider_0/inst/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.479    design_1_i/clock_divider_0/inst/count_reg[8]_i_1_n_7
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.009     1.421    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[8]/C
                         clock pessimism             -0.261     1.161    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.105     1.266    design_1_i/clock_divider_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.421%)  route 0.119ns (24.579%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.780     1.005    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.141     1.146 r  design_1_i/clock_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.265    design_1_i/clock_divider_0/inst/count_reg[7]
    SLICE_X41Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.310 r  design_1_i/clock_divider_0/inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/clock_divider_0/inst/count[4]_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.425 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.425    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.490 r  design_1_i/clock_divider_0/inst/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.490    design_1_i/clock_divider_0/inst/count_reg[8]_i_1_n_5
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.009     1.421    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[10]/C
                         clock pessimism             -0.261     1.161    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.105     1.266    design_1_i/clock_divider_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.296ns (50.294%)  route 0.293ns (49.706%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.732     0.957    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     1.098 r  design_1_i/clock_divider_0/inst/count_reg[12]/Q
                         net (fo=2, routed)           0.108     1.206    design_1_i/clock_divider_0/inst/count_reg[12]
    SLICE_X40Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.251 f  design_1_i/clock_divider_0/inst/clk_div_i_4/O
                         net (fo=19, routed)          0.185     1.436    design_1_i/clock_divider_0/inst/clk_div_i_4_n_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.481 r  design_1_i/clock_divider_0/inst/count[8]_i_4/O
                         net (fo=1, routed)           0.000     1.481    design_1_i/clock_divider_0/inst/count[8]_i_4_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.546 r  design_1_i/clock_divider_0/inst/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.546    design_1_i/clock_divider_0/inst/count_reg[8]_i_1_n_6
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.009     1.421    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[9]/C
                         clock pessimism             -0.219     1.203    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.105     1.308    design_1_i/clock_divider_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.588%)  route 0.170ns (32.412%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.732     0.957    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     1.098 r  design_1_i/clock_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.170     1.268    design_1_i/clock_divider_0/inst/count_reg[15]
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.313 r  design_1_i/clock_divider_0/inst/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/clock_divider_0/inst/count[12]_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.428 r  design_1_i/clock_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.428    design_1_i/clock_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.482 r  design_1_i/clock_divider_0/inst/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.482    design_1_i/clock_divider_0/inst/count_reg[16]_i_1_n_7
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.938     1.351    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/C
                         clock pessimism             -0.219     1.133    
    SLICE_X41Y35         FDCE (Hold_fdce_C_D)         0.105     1.238    design_1_i/clock_divider_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.625%)  route 0.119ns (23.375%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.780     1.005    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.141     1.146 r  design_1_i/clock_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.265    design_1_i/clock_divider_0/inst/count_reg[7]
    SLICE_X41Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.310 r  design_1_i/clock_divider_0/inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/clock_divider_0/inst/count[4]_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.425 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.425    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.515 r  design_1_i/clock_divider_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.515    design_1_i/clock_divider_0/inst/count_reg[8]_i_1_n_4
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.009     1.421    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[11]/C
                         clock pessimism             -0.261     1.161    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.105     1.266    design_1_i/clock_divider_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.780     1.005    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.141     1.146 r  design_1_i/clock_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.265    design_1_i/clock_divider_0/inst/count_reg[7]
    SLICE_X41Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.310 r  design_1_i/clock_divider_0/inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/clock_divider_0/inst/count[4]_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.373 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.373    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_4
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.917     1.329    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[7]/C
                         clock pessimism             -0.325     1.005    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)         0.105     1.110    design_1_i/clock_divider_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.396%)  route 0.278ns (54.604%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.732     0.957    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     1.098 r  design_1_i/clock_divider_0/inst/count_reg[14]/Q
                         net (fo=2, routed)           0.124     1.222    design_1_i/clock_divider_0/inst/count_reg[14]
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.267 r  design_1_i/clock_divider_0/inst/clk_div_i_3/O
                         net (fo=19, routed)          0.154     1.421    design_1_i/clock_divider_0/inst/clk_div_i_3_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.466 r  design_1_i/clock_divider_0/inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.466    design_1_i/clock_divider_0/inst/clk_div_i_1_n_0
    SLICE_X40Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.917     1.329    design_1_i/clock_divider_0/inst/clk
    SLICE_X40Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/clk_div_reg/C
                         clock pessimism             -0.219     1.111    
    SLICE_X40Y32         FDCE (Hold_fdce_C_D)         0.091     1.202    design_1_i/clock_divider_0/inst/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.901%)  route 0.154ns (38.099%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.780     1.005    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.141     1.146 r  design_1_i/clock_divider_0/inst/count_reg[5]/Q
                         net (fo=2, routed)           0.154     1.300    design_1_i/clock_divider_0/inst/count_reg[5]
    SLICE_X41Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.345 r  design_1_i/clock_divider_0/inst/count[4]_i_4/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/clock_divider_0/inst/count[4]_i_4_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.410 r  design_1_i/clock_divider_0/inst/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.410    design_1_i/clock_divider_0/inst/count_reg[4]_i_1_n_6
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.917     1.329    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[5]/C
                         clock pessimism             -0.325     1.005    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)         0.105     1.110    design_1_i/clock_divider_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.296ns (48.335%)  route 0.316ns (51.665%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.732     0.957    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     1.098 f  design_1_i/clock_divider_0/inst/count_reg[14]/Q
                         net (fo=2, routed)           0.124     1.222    design_1_i/clock_divider_0/inst/count_reg[14]
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.267 f  design_1_i/clock_divider_0/inst/clk_div_i_3/O
                         net (fo=19, routed)          0.193     1.459    design_1_i/clock_divider_0/inst/clk_div_i_3_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.504 r  design_1_i/clock_divider_0/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.504    design_1_i/clock_divider_0/inst/count[0]_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.569 r  design_1_i/clock_divider_0/inst/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.569    design_1_i/clock_divider_0/inst/count_reg[0]_i_1_n_6
    SLICE_X41Y31         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.961     1.374    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y31         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[1]/C
                         clock pessimism             -0.219     1.155    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.105     1.260    design_1_i/clock_divider_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/inst/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.301ns (48.833%)  route 0.315ns (51.167%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.732     0.957    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     1.098 f  design_1_i/clock_divider_0/inst/count_reg[14]/Q
                         net (fo=2, routed)           0.124     1.222    design_1_i/clock_divider_0/inst/count_reg[14]
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.267 f  design_1_i/clock_divider_0/inst/clk_div_i_3/O
                         net (fo=19, routed)          0.192     1.458    design_1_i/clock_divider_0/inst/clk_div_i_3_n_0
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.503 r  design_1_i/clock_divider_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.503    design_1_i/clock_divider_0/inst/count[0]_i_6_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.573 r  design_1_i/clock_divider_0/inst/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.573    design_1_i/clock_divider_0/inst/count_reg[0]_i_1_n_7
    SLICE_X41Y31         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.961     1.374    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y31         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[0]/C
                         clock pessimism             -0.219     1.155    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.105     1.260    design_1_i/clock_divider_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y32  design_1_i/clock_divider_0/inst/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y31  design_1_i/clock_divider_0/inst/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y33  design_1_i/clock_divider_0/inst/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y33  design_1_i/clock_divider_0/inst/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34  design_1_i/clock_divider_0/inst/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34  design_1_i/clock_divider_0/inst/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34  design_1_i/clock_divider_0/inst/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34  design_1_i/clock_divider_0/inst/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35  design_1_i/clock_divider_0/inst/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y31  design_1_i/clock_divider_0/inst/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32  design_1_i/clock_divider_0/inst/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32  design_1_i/clock_divider_0/inst/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31  design_1_i/clock_divider_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31  design_1_i/clock_divider_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33  design_1_i/clock_divider_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33  design_1_i/clock_divider_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33  design_1_i/clock_divider_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33  design_1_i/clock_divider_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34  design_1_i/clock_divider_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34  design_1_i/clock_divider_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32  design_1_i/clock_divider_0/inst/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32  design_1_i/clock_divider_0/inst/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31  design_1_i/clock_divider_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y31  design_1_i/clock_divider_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33  design_1_i/clock_divider_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33  design_1_i/clock_divider_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33  design_1_i/clock_divider_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33  design_1_i/clock_divider_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34  design_1_i/clock_divider_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34  design_1_i/clock_divider_0/inst/count_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.583ns (48.852%)  route 1.657ns (51.148%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 13.108 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.657     5.240    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y31         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.721    13.108    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y31         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[0]/C
                         clock pessimism              0.000    13.108    
                         clock uncertainty           -0.035    13.073    
    SLICE_X41Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.668    design_1_i/clock_divider_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.583ns (48.852%)  route 1.657ns (51.148%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 13.108 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.657     5.240    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y31         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.721    13.108    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y31         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[1]/C
                         clock pessimism              0.000    13.108    
                         clock uncertainty           -0.035    13.073    
    SLICE_X41Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.668    design_1_i/clock_divider_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.583ns (48.852%)  route 1.657ns (51.148%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 13.108 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.657     5.240    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y31         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.721    13.108    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y31         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[2]/C
                         clock pessimism              0.000    13.108    
                         clock uncertainty           -0.035    13.073    
    SLICE_X41Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.668    design_1_i/clock_divider_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.583ns (48.852%)  route 1.657ns (51.148%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 13.108 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.657     5.240    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y31         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.721    13.108    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y31         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[3]/C
                         clock pessimism              0.000    13.108    
                         clock uncertainty           -0.035    13.073    
    SLICE_X41Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.668    design_1_i/clock_divider_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/clk_div_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.583ns (53.385%)  route 1.382ns (46.615%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 13.009 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.382     4.965    design_1_i/clock_divider_0/inst/rst
    SLICE_X40Y32         FDCE                                         f  design_1_i/clock_divider_0/inst/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.623    13.009    design_1_i/clock_divider_0/inst/clk
    SLICE_X40Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/clk_div_reg/C
                         clock pessimism              0.000    13.009    
                         clock uncertainty           -0.035    12.974    
    SLICE_X40Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.569    design_1_i/clock_divider_0/inst/clk_div_reg
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 1.583ns (53.464%)  route 1.378ns (46.536%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 13.009 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.378     4.961    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y32         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.623    13.009    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[4]/C
                         clock pessimism              0.000    13.009    
                         clock uncertainty           -0.035    12.974    
    SLICE_X41Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.569    design_1_i/clock_divider_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 1.583ns (53.464%)  route 1.378ns (46.536%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 13.009 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.378     4.961    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y32         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.623    13.009    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[5]/C
                         clock pessimism              0.000    13.009    
                         clock uncertainty           -0.035    12.974    
    SLICE_X41Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.569    design_1_i/clock_divider_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 1.583ns (53.464%)  route 1.378ns (46.536%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 13.009 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.378     4.961    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y32         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.623    13.009    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[6]/C
                         clock pessimism              0.000    13.009    
                         clock uncertainty           -0.035    12.974    
    SLICE_X41Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.569    design_1_i/clock_divider_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 1.583ns (53.464%)  route 1.378ns (46.536%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 13.009 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.378     4.961    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y32         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.623    13.009    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[7]/C
                         clock pessimism              0.000    13.009    
                         clock uncertainty           -0.035    12.974    
    SLICE_X41Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.569    design_1_i/clock_divider_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.696ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.539ns (47.513%)  route 0.595ns (52.487%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.018ns = ( 11.018 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.539     2.539 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.595     3.133    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y35         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225    10.225 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.792    11.018    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/C
                         clock pessimism              0.000    11.018    
                         clock uncertainty           -0.035    10.982    
    SLICE_X41Y35         FDCE (Recov_fdce_C_CLR)     -0.153    10.829    design_1_i/clock_divider_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                  7.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.511ns (61.731%)  route 0.937ns (38.269%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     3.511 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.937     4.448    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y33         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          2.143     3.600    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[10]/C
                         clock pessimism              0.000     3.600    
                         clock uncertainty            0.035     3.635    
    SLICE_X41Y33         FDCE (Remov_fdce_C_CLR)     -0.208     3.427    design_1_i/clock_divider_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           4.448    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.511ns (61.731%)  route 0.937ns (38.269%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     3.511 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.937     4.448    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y33         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          2.143     3.600    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[11]/C
                         clock pessimism              0.000     3.600    
                         clock uncertainty            0.035     3.635    
    SLICE_X41Y33         FDCE (Remov_fdce_C_CLR)     -0.208     3.427    design_1_i/clock_divider_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           4.448    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.511ns (61.731%)  route 0.937ns (38.269%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     3.511 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.937     4.448    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y33         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          2.143     3.600    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[8]/C
                         clock pessimism              0.000     3.600    
                         clock uncertainty            0.035     3.635    
    SLICE_X41Y33         FDCE (Remov_fdce_C_CLR)     -0.208     3.427    design_1_i/clock_divider_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           4.448    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.511ns (61.731%)  route 0.937ns (38.269%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     3.511 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.937     4.448    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y33         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          2.143     3.600    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y33         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[9]/C
                         clock pessimism              0.000     3.600    
                         clock uncertainty            0.035     3.635    
    SLICE_X41Y33         FDCE (Remov_fdce_C_CLR)     -0.208     3.427    design_1_i/clock_divider_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           4.448    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.511ns (65.008%)  route 0.813ns (34.992%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     3.511 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.813     4.325    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y34         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.850     3.307    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[12]/C
                         clock pessimism              0.000     3.307    
                         clock uncertainty            0.035     3.342    
    SLICE_X41Y34         FDCE (Remov_fdce_C_CLR)     -0.208     3.134    design_1_i/clock_divider_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.511ns (65.008%)  route 0.813ns (34.992%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     3.511 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.813     4.325    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y34         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.850     3.307    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[13]/C
                         clock pessimism              0.000     3.307    
                         clock uncertainty            0.035     3.342    
    SLICE_X41Y34         FDCE (Remov_fdce_C_CLR)     -0.208     3.134    design_1_i/clock_divider_0/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.511ns (65.008%)  route 0.813ns (34.992%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     3.511 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.813     4.325    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y34         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.850     3.307    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[14]/C
                         clock pessimism              0.000     3.307    
                         clock uncertainty            0.035     3.342    
    SLICE_X41Y34         FDCE (Remov_fdce_C_CLR)     -0.208     3.134    design_1_i/clock_divider_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.511ns (65.008%)  route 0.813ns (34.992%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     3.511 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.813     4.325    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y34         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.850     3.307    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[15]/C
                         clock pessimism              0.000     3.307    
                         clock uncertainty            0.035     3.342    
    SLICE_X41Y34         FDCE (Remov_fdce_C_CLR)     -0.208     3.134    design_1_i/clock_divider_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 1.511ns (58.618%)  route 1.067ns (41.382%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     3.511 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.067     4.578    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y35         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.998     3.456    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y35         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[16]/C
                         clock pessimism              0.000     3.456    
                         clock uncertainty            0.035     3.491    
    SLICE_X41Y35         FDCE (Remov_fdce_C_CLR)     -0.208     3.283    design_1_i/clock_divider_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/inst/count_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 1.511ns (56.118%)  route 1.182ns (43.882%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.511     3.511 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.182     4.693    design_1_i/clock_divider_0/inst/rst
    SLICE_X41Y32         FDCE                                         f  design_1_i/clock_divider_0/inst/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.904     3.361    design_1_i/clock_divider_0/inst/clk
    SLICE_X41Y32         FDCE                                         r  design_1_i/clock_divider_0/inst/count_reg[4]/C
                         clock pessimism              0.000     3.361    
                         clock uncertainty            0.035     3.396    
    SLICE_X41Y32         FDCE (Remov_fdce_C_CLR)     -0.208     3.188    design_1_i/clock_divider_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           4.693    
  -------------------------------------------------------------------
                         slack                                  1.505    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.015ns  (logic 4.067ns (67.608%)  route 1.948ns (32.392%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/clk_div_reg/C
    SLICE_X42Y30         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/clock_divider_divider_0/inst/clk_div_reg/Q
                         net (fo=2, routed)           1.948     2.466    Y_OBUF
    N20                  OBUF (Prop_obuf_I_O)         3.549     6.015 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     6.015    Y
    N20                                                               r  Y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.955ns  (logic 1.694ns (34.190%)  route 3.261ns (65.810%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.691     1.147    design_1_i/clock_divider_divider_0/inst/count_reg[15]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     1.271 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_7/O
                         net (fo=1, routed)           1.040     2.311    design_1_i/clock_divider_divider_0/inst/clk_div_i_7_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     2.435 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_2/O
                         net (fo=29, routed)          1.530     3.965    design_1_i/clock_divider_divider_0/inst/load
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.124     4.089 r  design_1_i/clock_divider_divider_0/inst/count[20]_i_5/O
                         net (fo=1, routed)           0.000     4.089    design_1_i/clock_divider_divider_0/inst/count[20]_i_5_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.621 r  design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.621    design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.955 r  design_1_i/clock_divider_divider_0/inst/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.955    design_1_i/clock_divider_divider_0/inst/count_reg[24]_i_1_n_6
    SLICE_X43Y36         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.860ns  (logic 1.599ns (32.903%)  route 3.261ns (67.097%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.691     1.147    design_1_i/clock_divider_divider_0/inst/count_reg[15]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     1.271 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_7/O
                         net (fo=1, routed)           1.040     2.311    design_1_i/clock_divider_divider_0/inst/clk_div_i_7_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     2.435 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_2/O
                         net (fo=29, routed)          1.530     3.965    design_1_i/clock_divider_divider_0/inst/load
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.124     4.089 r  design_1_i/clock_divider_divider_0/inst/count[20]_i_5/O
                         net (fo=1, routed)           0.000     4.089    design_1_i/clock_divider_divider_0/inst/count[20]_i_5_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.621 r  design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.621    design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.860 r  design_1_i/clock_divider_divider_0/inst/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.860    design_1_i/clock_divider_divider_0/inst/count_reg[24]_i_1_n_5
    SLICE_X43Y36         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.844ns  (logic 1.583ns (32.682%)  route 3.261ns (67.318%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.691     1.147    design_1_i/clock_divider_divider_0/inst/count_reg[15]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     1.271 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_7/O
                         net (fo=1, routed)           1.040     2.311    design_1_i/clock_divider_divider_0/inst/clk_div_i_7_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     2.435 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_2/O
                         net (fo=29, routed)          1.530     3.965    design_1_i/clock_divider_divider_0/inst/load
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.124     4.089 r  design_1_i/clock_divider_divider_0/inst/count[20]_i_5/O
                         net (fo=1, routed)           0.000     4.089    design_1_i/clock_divider_divider_0/inst/count[20]_i_5_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.621 r  design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.621    design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.844 r  design_1_i/clock_divider_divider_0/inst/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.844    design_1_i/clock_divider_divider_0/inst/count_reg[24]_i_1_n_7
    SLICE_X43Y36         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.799ns  (logic 2.019ns (42.069%)  route 2.780ns (57.931%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.691     1.147    design_1_i/clock_divider_divider_0/inst/count_reg[15]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     1.271 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_7/O
                         net (fo=1, routed)           1.040     2.311    design_1_i/clock_divider_divider_0/inst/clk_div_i_7_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     2.435 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_2/O
                         net (fo=29, routed)          1.049     3.484    design_1_i/clock_divider_divider_0/inst/load
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.608 r  design_1_i/clock_divider_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     3.608    design_1_i/clock_divider_divider_0/inst/count[0]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.009 r  design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.009    design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.123    design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.237    design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.799 r  design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.799    design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1_n_6
    SLICE_X43Y35         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.778ns  (logic 1.998ns (41.814%)  route 2.780ns (58.186%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.691     1.147    design_1_i/clock_divider_divider_0/inst/count_reg[15]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     1.271 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_7/O
                         net (fo=1, routed)           1.040     2.311    design_1_i/clock_divider_divider_0/inst/clk_div_i_7_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     2.435 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_2/O
                         net (fo=29, routed)          1.049     3.484    design_1_i/clock_divider_divider_0/inst/load
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.608 r  design_1_i/clock_divider_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     3.608    design_1_i/clock_divider_divider_0/inst/count[0]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.009 r  design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.009    design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.123    design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.237    design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.778 r  design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.778    design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1_n_4
    SLICE_X43Y35         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.704ns  (logic 1.924ns (40.899%)  route 2.780ns (59.101%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.691     1.147    design_1_i/clock_divider_divider_0/inst/count_reg[15]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     1.271 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_7/O
                         net (fo=1, routed)           1.040     2.311    design_1_i/clock_divider_divider_0/inst/clk_div_i_7_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     2.435 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_2/O
                         net (fo=29, routed)          1.049     3.484    design_1_i/clock_divider_divider_0/inst/load
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.608 r  design_1_i/clock_divider_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     3.608    design_1_i/clock_divider_divider_0/inst/count[0]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.009 r  design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.009    design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.123    design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.237    design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.704 r  design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.704    design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1_n_5
    SLICE_X43Y35         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.688ns  (logic 1.908ns (40.697%)  route 2.780ns (59.303%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.691     1.147    design_1_i/clock_divider_divider_0/inst/count_reg[15]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     1.271 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_7/O
                         net (fo=1, routed)           1.040     2.311    design_1_i/clock_divider_divider_0/inst/clk_div_i_7_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     2.435 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_2/O
                         net (fo=29, routed)          1.049     3.484    design_1_i/clock_divider_divider_0/inst/load
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.608 r  design_1_i/clock_divider_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     3.608    design_1_i/clock_divider_divider_0/inst/count[0]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.009 r  design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.009    design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.123    design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.237    design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.465    design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.688 r  design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.688    design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1_n_7
    SLICE_X43Y35         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.685ns  (logic 1.905ns (40.659%)  route 2.780ns (59.341%))
  Logic Levels:           9  (CARRY4=5 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.691     1.147    design_1_i/clock_divider_divider_0/inst/count_reg[15]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     1.271 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_7/O
                         net (fo=1, routed)           1.040     2.311    design_1_i/clock_divider_divider_0/inst/clk_div_i_7_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     2.435 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_2/O
                         net (fo=29, routed)          1.049     3.484    design_1_i/clock_divider_divider_0/inst/load
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.608 r  design_1_i/clock_divider_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     3.608    design_1_i/clock_divider_divider_0/inst/count[0]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.009 r  design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.009    design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.123    design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.237    design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.685 r  design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.685    design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1_n_6
    SLICE_X43Y34         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.664ns  (logic 1.884ns (40.392%)  route 2.780ns (59.608%))
  Logic Levels:           9  (CARRY4=5 FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.691     1.147    design_1_i/clock_divider_divider_0/inst/count_reg[15]
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     1.271 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_7/O
                         net (fo=1, routed)           1.040     2.311    design_1_i/clock_divider_divider_0/inst/clk_div_i_7_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.124     2.435 f  design_1_i/clock_divider_divider_0/inst/clk_div_i_2/O
                         net (fo=29, routed)          1.049     3.484    design_1_i/clock_divider_divider_0/inst/load
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.608 r  design_1_i/clock_divider_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     3.608    design_1_i/clock_divider_divider_0/inst/count[0]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.009 r  design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.009    design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.123    design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.237    design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.351    design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.664 r  design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.664    design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1_n_4
    SLICE_X43Y34         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[26]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_divider_0/inst/count_reg[26]/Q
                         net (fo=2, routed)           0.122     0.263    design_1_i/clock_divider_divider_0/inst/count_reg[26]
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.308 r  design_1_i/clock_divider_divider_0/inst/count[24]_i_2/O
                         net (fo=1, routed)           0.000     0.308    design_1_i/clock_divider_divider_0/inst/count[24]_i_2_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.374 r  design_1_i/clock_divider_divider_0/inst/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    design_1_i/clock_divider_divider_0/inst/count_reg[24]_i_1_n_5
    SLICE_X43Y36         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/clk_div_reg/C
    SLICE_X42Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/clock_divider_divider_0/inst/clk_div_reg/Q
                         net (fo=2, routed)           0.177     0.341    design_1_i/clock_divider_divider_0/inst/clk_div
    SLICE_X42Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.386 r  design_1_i/clock_divider_divider_0/inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.386    design_1_i/clock_divider_divider_0/inst/clk_div_i_1_n_0
    SLICE_X42Y30         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[11]/C
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_divider_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.169     0.310    design_1_i/clock_divider_divider_0/inst/count_reg[11]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  design_1_i/clock_divider_divider_0/inst/count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.355    design_1_i/clock_divider_divider_0/inst/count[8]_i_2_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    design_1_i/clock_divider_divider_0/inst/count_reg[8]_i_1_n_4
    SLICE_X43Y32         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/C
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.169     0.310    design_1_i/clock_divider_divider_0/inst/count_reg[15]
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  design_1_i/clock_divider_divider_0/inst/count[12]_i_2/O
                         net (fo=1, routed)           0.000     0.355    design_1_i/clock_divider_divider_0/inst/count[12]_i_2_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    design_1_i/clock_divider_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X43Y33         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[19]/C
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_divider_0/inst/count_reg[19]/Q
                         net (fo=2, routed)           0.169     0.310    design_1_i/clock_divider_divider_0/inst/count_reg[19]
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  design_1_i/clock_divider_divider_0/inst/count[16]_i_2/O
                         net (fo=1, routed)           0.000     0.355    design_1_i/clock_divider_divider_0/inst/count[16]_i_2_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    design_1_i/clock_divider_divider_0/inst/count_reg[16]_i_1_n_4
    SLICE_X43Y34         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[23]/C
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_divider_0/inst/count_reg[23]/Q
                         net (fo=2, routed)           0.169     0.310    design_1_i/clock_divider_divider_0/inst/count_reg[23]
    SLICE_X43Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  design_1_i/clock_divider_divider_0/inst/count[20]_i_2/O
                         net (fo=1, routed)           0.000     0.355    design_1_i/clock_divider_divider_0/inst/count[20]_i_2_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    design_1_i/clock_divider_divider_0/inst/count_reg[20]_i_1_n_4
    SLICE_X43Y35         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[3]/C
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_divider_0/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.169     0.310    design_1_i/clock_divider_divider_0/inst/count_reg[3]
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  design_1_i/clock_divider_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     0.355    design_1_i/clock_divider_divider_0/inst/count[0]_i_3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1_n_4
    SLICE_X43Y30         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[7]/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.169     0.310    design_1_i/clock_divider_divider_0/inst/count_reg[7]
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.355 r  design_1_i/clock_divider_divider_0/inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.355    design_1_i/clock_divider_divider_0/inst/count[4]_i_2_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1_n_4
    SLICE_X43Y31         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[0]/C
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/clock_divider_divider_0/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    design_1_i/clock_divider_divider_0/inst/count_reg[0]
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.353 r  design_1_i/clock_divider_divider_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.353    design_1_i/clock_divider_divider_0/inst/count[0]_i_6_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.423 r  design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.423    design_1_i/clock_divider_divider_0/inst/count_reg[0]_i_1_n_7
    SLICE_X43Y30         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_divider_0/inst/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/clock_divider_divider_0/inst/count_reg[4]/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/clock_divider_divider_0/inst/count_reg[4]/Q
                         net (fo=2, routed)           0.167     0.308    design_1_i/clock_divider_divider_0/inst/count_reg[4]
    SLICE_X43Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.353 r  design_1_i/clock_divider_divider_0/inst/count[4]_i_5/O
                         net (fo=1, routed)           0.000     0.353    design_1_i/clock_divider_divider_0/inst/count[4]_i_5_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.423 r  design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.423    design_1_i/clock_divider_divider_0/inst/count_reg[4]_i_1_n_7
    SLICE_X43Y31         FDCE                                         r  design_1_i/clock_divider_divider_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.262ns  (logic 1.583ns (48.516%)  route 1.680ns (51.484%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.680     5.262    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y36         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.262ns  (logic 1.583ns (48.516%)  route 1.680ns (51.484%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.680     5.262    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y36         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.262ns  (logic 1.583ns (48.516%)  route 1.680ns (51.484%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.680     5.262    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y36         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.124ns  (logic 1.583ns (50.665%)  route 1.541ns (49.335%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.541     5.124    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y35         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.124ns  (logic 1.583ns (50.665%)  route 1.541ns (49.335%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.541     5.124    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y35         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.124ns  (logic 1.583ns (50.665%)  route 1.541ns (49.335%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.541     5.124    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y35         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.124ns  (logic 1.583ns (50.665%)  route 1.541ns (49.335%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.541     5.124    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y35         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/clk_div_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.023ns  (logic 1.583ns (52.355%)  route 1.440ns (47.645%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.440     5.023    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X42Y30         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.023ns  (logic 1.583ns (52.355%)  route 1.440ns (47.645%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.440     5.023    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y30         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.023ns  (logic 1.583ns (52.355%)  route 1.440ns (47.645%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     3.583 f  rst_IBUF_inst/O
                         net (fo=46, routed)          1.440     5.023    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y30         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.350ns (48.598%)  route 0.370ns (51.402%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     2.350 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.370     2.719    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y34         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.350ns (48.598%)  route 0.370ns (51.402%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     2.350 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.370     2.719    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y34         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.350ns (48.598%)  route 0.370ns (51.402%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     2.350 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.370     2.719    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y34         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.350ns (48.598%)  route 0.370ns (51.402%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     2.350 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.370     2.719    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y34         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.350ns (44.611%)  route 0.434ns (55.389%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     2.350 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.434     2.784    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y33         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.350ns (44.611%)  route 0.434ns (55.389%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     2.350 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.434     2.784    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y33         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.350ns (44.611%)  route 0.434ns (55.389%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     2.350 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.434     2.784    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y33         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.350ns (44.611%)  route 0.434ns (55.389%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     2.350 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.434     2.784    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y33         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.350ns (43.863%)  route 0.447ns (56.137%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     2.350 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.447     2.797    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y32         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_divider_0/inst/count_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.350ns (43.863%)  route 0.447ns (56.137%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    W14                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     2.350 f  rst_IBUF_inst/O
                         net (fo=46, routed)          0.447     2.797    design_1_i/clock_divider_divider_0/inst/rst
    SLICE_X43Y32         FDCE                                         f  design_1_i/clock_divider_divider_0/inst/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





