begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Copyright (c) 2008-2011 Freescale Semiconductor, Inc.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are met:  *     * Redistributions of source code must retain the above copyright  *       notice, this list of conditions and the following disclaimer.  *     * Redistributions in binary form must reproduce the above copyright  *       notice, this list of conditions and the following disclaimer in the  *       documentation and/or other materials provided with the distribution.  *     * Neither the name of Freescale Semiconductor nor the  *       names of its contributors may be used to endorse or promote products  *       derived from this software without specific prior written permission.  *  *  * ALTERNATIVELY, this software may be distributed under the terms of the  * GNU General Public License ("GPL") as published by the Free Software  * Foundation, either version 2 of that License or (at your option) any  * later version.  *  * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE  * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY  * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND  * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_comment
comment|/******************************************************************************  @File          dtsec_mii_acc.c   @Description   FM dtsec MII register access MAC ... */
end_comment

begin_comment
comment|/***************************************************************************/
end_comment

begin_include
include|#
directive|include
file|"error_ext.h"
end_include

begin_include
include|#
directive|include
file|"std_ext.h"
end_include

begin_include
include|#
directive|include
file|"fm_mac.h"
end_include

begin_include
include|#
directive|include
file|"dtsec.h"
end_include

begin_comment
comment|/*****************************************************************************/
end_comment

begin_function
name|t_Error
name|DTSEC_MII_WritePhyReg
parameter_list|(
name|t_Handle
name|h_Dtsec
parameter_list|,
name|uint8_t
name|phyAddr
parameter_list|,
name|uint8_t
name|reg
parameter_list|,
name|uint16_t
name|data
parameter_list|)
block|{
name|t_Dtsec
modifier|*
name|p_Dtsec
init|=
operator|(
name|t_Dtsec
operator|*
operator|)
name|h_Dtsec
decl_stmt|;
name|t_MiiAccessMemMap
modifier|*
name|p_MiiAccess
decl_stmt|;
name|uint32_t
name|tmpReg
decl_stmt|;
name|SANITY_CHECK_RETURN_ERROR
argument_list|(
name|p_Dtsec
argument_list|,
name|E_INVALID_HANDLE
argument_list|)
expr_stmt|;
name|SANITY_CHECK_RETURN_ERROR
argument_list|(
name|p_Dtsec
operator|->
name|p_MiiMemMap
argument_list|,
name|E_INVALID_HANDLE
argument_list|)
expr_stmt|;
name|p_MiiAccess
operator|=
name|p_Dtsec
operator|->
name|p_MiiMemMap
expr_stmt|;
comment|/* Stop the MII management read cycle */
name|WRITE_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimcom
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Dummy read to make sure MIIMCOM is written */
name|tmpReg
operator|=
name|GET_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimcom
argument_list|)
expr_stmt|;
comment|/* Setting up MII Management Address Register */
name|tmpReg
operator|=
call|(
name|uint32_t
call|)
argument_list|(
operator|(
name|phyAddr
operator|<<
name|MIIMADD_PHY_ADDR_SHIFT
operator|)
operator||
name|reg
argument_list|)
expr_stmt|;
name|WRITE_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimadd
argument_list|,
name|tmpReg
argument_list|)
expr_stmt|;
comment|/* Setting up MII Management Control Register with data */
name|WRITE_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimcon
argument_list|,
operator|(
name|uint32_t
operator|)
name|data
argument_list|)
expr_stmt|;
comment|/* Dummy read to make sure MIIMCON is written */
name|tmpReg
operator|=
name|GET_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimcon
argument_list|)
expr_stmt|;
comment|/* Wait till MII management write is complete */
while|while
condition|(
operator|(
name|GET_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimind
argument_list|)
operator|)
operator|&
name|MIIMIND_BUSY
condition|)
empty_stmt|;
return|return
name|E_OK
return|;
block|}
end_function

begin_comment
comment|/*****************************************************************************/
end_comment

begin_function
name|t_Error
name|DTSEC_MII_ReadPhyReg
parameter_list|(
name|t_Handle
name|h_Dtsec
parameter_list|,
name|uint8_t
name|phyAddr
parameter_list|,
name|uint8_t
name|reg
parameter_list|,
name|uint16_t
modifier|*
name|p_Data
parameter_list|)
block|{
name|t_Dtsec
modifier|*
name|p_Dtsec
init|=
operator|(
name|t_Dtsec
operator|*
operator|)
name|h_Dtsec
decl_stmt|;
name|t_MiiAccessMemMap
modifier|*
name|p_MiiAccess
decl_stmt|;
name|uint32_t
name|tmpReg
decl_stmt|;
name|SANITY_CHECK_RETURN_ERROR
argument_list|(
name|p_Dtsec
argument_list|,
name|E_INVALID_HANDLE
argument_list|)
expr_stmt|;
name|SANITY_CHECK_RETURN_ERROR
argument_list|(
name|p_Dtsec
operator|->
name|p_MiiMemMap
argument_list|,
name|E_INVALID_HANDLE
argument_list|)
expr_stmt|;
name|p_MiiAccess
operator|=
name|p_Dtsec
operator|->
name|p_MiiMemMap
expr_stmt|;
comment|/* Setting up the MII Management Address Register */
name|tmpReg
operator|=
call|(
name|uint32_t
call|)
argument_list|(
operator|(
name|phyAddr
operator|<<
name|MIIMADD_PHY_ADDR_SHIFT
operator|)
operator||
name|reg
argument_list|)
expr_stmt|;
name|WRITE_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimadd
argument_list|,
name|tmpReg
argument_list|)
expr_stmt|;
comment|/* Perform an MII management read cycle */
name|WRITE_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimcom
argument_list|,
name|MIIMCOM_READ_CYCLE
argument_list|)
expr_stmt|;
comment|/* Dummy read to make sure MIIMCOM is written */
name|tmpReg
operator|=
name|GET_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimcom
argument_list|)
expr_stmt|;
comment|/* Wait till MII management read is complete */
while|while
condition|(
operator|(
name|GET_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimind
argument_list|)
operator|)
operator|&
name|MIIMIND_BUSY
condition|)
empty_stmt|;
comment|/* Read MII management status  */
operator|*
name|p_Data
operator|=
operator|(
name|uint16_t
operator|)
name|GET_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimstat
argument_list|)
expr_stmt|;
name|WRITE_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimcom
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Dummy read to make sure MIIMCOM is written */
name|tmpReg
operator|=
name|GET_UINT32
argument_list|(
name|p_MiiAccess
operator|->
name|miimcom
argument_list|)
expr_stmt|;
if|if
condition|(
operator|*
name|p_Data
operator|==
literal|0xffff
condition|)
name|RETURN_ERROR
argument_list|(
name|MINOR
argument_list|,
name|E_NO_DEVICE
argument_list|,
operator|(
literal|"Read wrong data (0xffff): phyAddr 0x%x, reg 0x%x"
operator|,
name|phyAddr
operator|,
name|reg
operator|)
argument_list|)
expr_stmt|;
return|return
name|E_OK
return|;
block|}
end_function

end_unit

