#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa014f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9d7f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xa027f0 .functor NOT 1, L_0xa2e810, C4<0>, C4<0>, C4<0>;
L_0xa2e5a0 .functor XOR 1, L_0xa2e460, L_0xa2e500, C4<0>, C4<0>;
L_0xa2e700 .functor XOR 1, L_0xa2e5a0, L_0xa2e660, C4<0>, C4<0>;
v0xa29500_0 .net *"_ivl_10", 0 0, L_0xa2e660;  1 drivers
v0xa29600_0 .net *"_ivl_12", 0 0, L_0xa2e700;  1 drivers
v0xa296e0_0 .net *"_ivl_2", 0 0, L_0xa2c0f0;  1 drivers
v0xa297a0_0 .net *"_ivl_4", 0 0, L_0xa2e460;  1 drivers
v0xa29880_0 .net *"_ivl_6", 0 0, L_0xa2e500;  1 drivers
v0xa299b0_0 .net *"_ivl_8", 0 0, L_0xa2e5a0;  1 drivers
v0xa29a90_0 .net "a", 0 0, v0xa25c80_0;  1 drivers
v0xa29b30_0 .net "b", 0 0, v0xa25d20_0;  1 drivers
v0xa29bd0_0 .net "c", 0 0, v0xa25dc0_0;  1 drivers
v0xa29c70_0 .var "clk", 0 0;
v0xa29d10_0 .net "d", 0 0, v0xa25f30_0;  1 drivers
v0xa29db0_0 .net "out_dut", 0 0, L_0xa2e300;  1 drivers
v0xa29e50_0 .net "out_ref", 0 0, L_0xa2ad10;  1 drivers
v0xa29ef0_0 .var/2u "stats1", 159 0;
v0xa29f90_0 .var/2u "strobe", 0 0;
v0xa2a030_0 .net "tb_match", 0 0, L_0xa2e810;  1 drivers
v0xa2a0f0_0 .net "tb_mismatch", 0 0, L_0xa027f0;  1 drivers
v0xa2a1b0_0 .net "wavedrom_enable", 0 0, v0xa26020_0;  1 drivers
v0xa2a250_0 .net "wavedrom_title", 511 0, v0xa260c0_0;  1 drivers
L_0xa2c0f0 .concat [ 1 0 0 0], L_0xa2ad10;
L_0xa2e460 .concat [ 1 0 0 0], L_0xa2ad10;
L_0xa2e500 .concat [ 1 0 0 0], L_0xa2e300;
L_0xa2e660 .concat [ 1 0 0 0], L_0xa2ad10;
L_0xa2e810 .cmp/eeq 1, L_0xa2c0f0, L_0xa2e700;
S_0x9dbe50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x9d7f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x9f2700 .functor NOT 1, v0xa25dc0_0, C4<0>, C4<0>, C4<0>;
L_0xa030b0 .functor NOT 1, v0xa25d20_0, C4<0>, C4<0>, C4<0>;
L_0xa2a460 .functor AND 1, L_0x9f2700, L_0xa030b0, C4<1>, C4<1>;
L_0xa2a500 .functor NOT 1, v0xa25f30_0, C4<0>, C4<0>, C4<0>;
L_0xa2a630 .functor NOT 1, v0xa25c80_0, C4<0>, C4<0>, C4<0>;
L_0xa2a730 .functor AND 1, L_0xa2a500, L_0xa2a630, C4<1>, C4<1>;
L_0xa2a810 .functor OR 1, L_0xa2a460, L_0xa2a730, C4<0>, C4<0>;
L_0xa2a8d0 .functor AND 1, v0xa25c80_0, v0xa25dc0_0, C4<1>, C4<1>;
L_0xa2a990 .functor AND 1, L_0xa2a8d0, v0xa25f30_0, C4<1>, C4<1>;
L_0xa2aa50 .functor OR 1, L_0xa2a810, L_0xa2a990, C4<0>, C4<0>;
L_0xa2abc0 .functor AND 1, v0xa25d20_0, v0xa25dc0_0, C4<1>, C4<1>;
L_0xa2ac30 .functor AND 1, L_0xa2abc0, v0xa25f30_0, C4<1>, C4<1>;
L_0xa2ad10 .functor OR 1, L_0xa2aa50, L_0xa2ac30, C4<0>, C4<0>;
v0xa02a60_0 .net *"_ivl_0", 0 0, L_0x9f2700;  1 drivers
v0xa02b00_0 .net *"_ivl_10", 0 0, L_0xa2a730;  1 drivers
v0xa24470_0 .net *"_ivl_12", 0 0, L_0xa2a810;  1 drivers
v0xa24530_0 .net *"_ivl_14", 0 0, L_0xa2a8d0;  1 drivers
v0xa24610_0 .net *"_ivl_16", 0 0, L_0xa2a990;  1 drivers
v0xa24740_0 .net *"_ivl_18", 0 0, L_0xa2aa50;  1 drivers
v0xa24820_0 .net *"_ivl_2", 0 0, L_0xa030b0;  1 drivers
v0xa24900_0 .net *"_ivl_20", 0 0, L_0xa2abc0;  1 drivers
v0xa249e0_0 .net *"_ivl_22", 0 0, L_0xa2ac30;  1 drivers
v0xa24ac0_0 .net *"_ivl_4", 0 0, L_0xa2a460;  1 drivers
v0xa24ba0_0 .net *"_ivl_6", 0 0, L_0xa2a500;  1 drivers
v0xa24c80_0 .net *"_ivl_8", 0 0, L_0xa2a630;  1 drivers
v0xa24d60_0 .net "a", 0 0, v0xa25c80_0;  alias, 1 drivers
v0xa24e20_0 .net "b", 0 0, v0xa25d20_0;  alias, 1 drivers
v0xa24ee0_0 .net "c", 0 0, v0xa25dc0_0;  alias, 1 drivers
v0xa24fa0_0 .net "d", 0 0, v0xa25f30_0;  alias, 1 drivers
v0xa25060_0 .net "out", 0 0, L_0xa2ad10;  alias, 1 drivers
S_0xa251c0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x9d7f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xa25c80_0 .var "a", 0 0;
v0xa25d20_0 .var "b", 0 0;
v0xa25dc0_0 .var "c", 0 0;
v0xa25e90_0 .net "clk", 0 0, v0xa29c70_0;  1 drivers
v0xa25f30_0 .var "d", 0 0;
v0xa26020_0 .var "wavedrom_enable", 0 0;
v0xa260c0_0 .var "wavedrom_title", 511 0;
S_0xa25460 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xa251c0;
 .timescale -12 -12;
v0xa256c0_0 .var/2s "count", 31 0;
E_0x9eca90/0 .event negedge, v0xa25e90_0;
E_0x9eca90/1 .event posedge, v0xa25e90_0;
E_0x9eca90 .event/or E_0x9eca90/0, E_0x9eca90/1;
E_0x9ecce0 .event negedge, v0xa25e90_0;
E_0x9d49f0 .event posedge, v0xa25e90_0;
S_0xa257c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xa251c0;
 .timescale -12 -12;
v0xa259c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa25aa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xa251c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa26220 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x9d7f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xa2ae70 .functor NOT 1, v0xa25d20_0, C4<0>, C4<0>, C4<0>;
L_0xa2aee0 .functor AND 1, v0xa25c80_0, L_0xa2ae70, C4<1>, C4<1>;
L_0xa2afc0 .functor NOT 1, v0xa25dc0_0, C4<0>, C4<0>, C4<0>;
L_0xa2b030 .functor AND 1, L_0xa2aee0, L_0xa2afc0, C4<1>, C4<1>;
L_0xa2b170 .functor NOT 1, v0xa25f30_0, C4<0>, C4<0>, C4<0>;
L_0xa2b1e0 .functor AND 1, L_0xa2b030, L_0xa2b170, C4<1>, C4<1>;
L_0xa2b330 .functor NOT 1, v0xa25d20_0, C4<0>, C4<0>, C4<0>;
L_0xa2b3a0 .functor AND 1, v0xa25c80_0, L_0xa2b330, C4<1>, C4<1>;
L_0xa2b4b0 .functor AND 1, L_0xa2b3a0, v0xa25dc0_0, C4<1>, C4<1>;
L_0xa2b680 .functor NOT 1, v0xa25f30_0, C4<0>, C4<0>, C4<0>;
L_0xa2b860 .functor AND 1, L_0xa2b4b0, L_0xa2b680, C4<1>, C4<1>;
L_0xa2b920 .functor NOT 1, v0xa25c80_0, C4<0>, C4<0>, C4<0>;
L_0xa2bb10 .functor NOT 1, v0xa25d20_0, C4<0>, C4<0>, C4<0>;
L_0xa2bc90 .functor AND 1, L_0xa2b920, L_0xa2bb10, C4<1>, C4<1>;
L_0xa2baa0 .functor AND 1, L_0xa2bc90, v0xa25dc0_0, C4<1>, C4<1>;
L_0xa2be70 .functor NOT 1, v0xa25f30_0, C4<0>, C4<0>, C4<0>;
L_0xa2bf70 .functor AND 1, L_0xa2baa0, L_0xa2be70, C4<1>, C4<1>;
L_0xa2c080 .functor AND 1, v0xa25c80_0, v0xa25d20_0, C4<1>, C4<1>;
L_0xa2c190 .functor NOT 1, v0xa25dc0_0, C4<0>, C4<0>, C4<0>;
L_0xa2c200 .functor AND 1, L_0xa2c080, L_0xa2c190, C4<1>, C4<1>;
L_0xa2c3c0 .functor AND 1, L_0xa2c200, v0xa25f30_0, C4<1>, C4<1>;
L_0xa2c480 .functor AND 1, v0xa25c80_0, v0xa25d20_0, C4<1>, C4<1>;
L_0xa2c5b0 .functor AND 1, L_0xa2c480, v0xa25dc0_0, C4<1>, C4<1>;
L_0xa2c670 .functor AND 1, L_0xa2c5b0, v0xa25f30_0, C4<1>, C4<1>;
L_0xa2c800 .functor NOT 1, v0xa25c80_0, C4<0>, C4<0>, C4<0>;
L_0xa2c870 .functor AND 1, L_0xa2c800, v0xa25d20_0, C4<1>, C4<1>;
L_0xa2ca10 .functor AND 1, L_0xa2c870, v0xa25dc0_0, C4<1>, C4<1>;
L_0xa2cad0 .functor NOT 1, v0xa25f30_0, C4<0>, C4<0>, C4<0>;
L_0xa2cc30 .functor AND 1, L_0xa2ca10, L_0xa2cad0, C4<1>, C4<1>;
L_0xa2cd70 .functor NOT 1, v0xa25d20_0, C4<0>, C4<0>, C4<0>;
L_0xa2cee0 .functor AND 1, v0xa25c80_0, L_0xa2cd70, C4<1>, C4<1>;
L_0xa2cfa0 .functor AND 1, L_0xa2cee0, v0xa25dc0_0, C4<1>, C4<1>;
L_0xa2d170 .functor AND 1, L_0xa2cfa0, v0xa25f30_0, C4<1>, C4<1>;
L_0xa2d230 .functor NOT 1, v0xa25c80_0, C4<0>, C4<0>, C4<0>;
L_0xa2d3c0 .functor AND 1, L_0xa2d230, v0xa25d20_0, C4<1>, C4<1>;
L_0xa2d4b0 .functor NOT 1, v0xa25dc0_0, C4<0>, C4<0>, C4<0>;
L_0xa2d650 .functor AND 1, L_0xa2d3c0, L_0xa2d4b0, C4<1>, C4<1>;
L_0xa2d790 .functor AND 1, L_0xa2d650, v0xa25f30_0, C4<1>, C4<1>;
L_0xa2d520 .functor OR 1, L_0xa2b1e0, L_0xa2b860, C4<0>, C4<0>;
L_0xa2d990 .functor OR 1, L_0xa2d520, L_0xa2bf70, C4<0>, C4<0>;
L_0xa2dbf0 .functor OR 1, L_0xa2d990, L_0xa2c3c0, C4<0>, C4<0>;
L_0xa2dd00 .functor OR 1, L_0xa2dbf0, L_0xa2c670, C4<0>, C4<0>;
L_0xa2df70 .functor OR 1, L_0xa2dd00, L_0xa2cc30, C4<0>, C4<0>;
L_0xa2e080 .functor OR 1, L_0xa2df70, L_0xa2d170, C4<0>, C4<0>;
L_0xa2e300 .functor OR 1, L_0xa2e080, L_0xa2d790, C4<0>, C4<0>;
v0xa26510_0 .net *"_ivl_0", 0 0, L_0xa2ae70;  1 drivers
v0xa265f0_0 .net *"_ivl_12", 0 0, L_0xa2b330;  1 drivers
v0xa266d0_0 .net *"_ivl_14", 0 0, L_0xa2b3a0;  1 drivers
v0xa267c0_0 .net *"_ivl_16", 0 0, L_0xa2b4b0;  1 drivers
v0xa268a0_0 .net *"_ivl_18", 0 0, L_0xa2b680;  1 drivers
v0xa269d0_0 .net *"_ivl_2", 0 0, L_0xa2aee0;  1 drivers
v0xa26ab0_0 .net *"_ivl_22", 0 0, L_0xa2b920;  1 drivers
v0xa26b90_0 .net *"_ivl_24", 0 0, L_0xa2bb10;  1 drivers
v0xa26c70_0 .net *"_ivl_26", 0 0, L_0xa2bc90;  1 drivers
v0xa26d50_0 .net *"_ivl_28", 0 0, L_0xa2baa0;  1 drivers
v0xa26e30_0 .net *"_ivl_30", 0 0, L_0xa2be70;  1 drivers
v0xa26f10_0 .net *"_ivl_34", 0 0, L_0xa2c080;  1 drivers
v0xa26ff0_0 .net *"_ivl_36", 0 0, L_0xa2c190;  1 drivers
v0xa270d0_0 .net *"_ivl_38", 0 0, L_0xa2c200;  1 drivers
v0xa271b0_0 .net *"_ivl_4", 0 0, L_0xa2afc0;  1 drivers
v0xa27290_0 .net *"_ivl_42", 0 0, L_0xa2c480;  1 drivers
v0xa27370_0 .net *"_ivl_44", 0 0, L_0xa2c5b0;  1 drivers
v0xa27560_0 .net *"_ivl_48", 0 0, L_0xa2c800;  1 drivers
v0xa27640_0 .net *"_ivl_50", 0 0, L_0xa2c870;  1 drivers
v0xa27720_0 .net *"_ivl_52", 0 0, L_0xa2ca10;  1 drivers
v0xa27800_0 .net *"_ivl_54", 0 0, L_0xa2cad0;  1 drivers
v0xa278e0_0 .net *"_ivl_58", 0 0, L_0xa2cd70;  1 drivers
v0xa279c0_0 .net *"_ivl_6", 0 0, L_0xa2b030;  1 drivers
v0xa27aa0_0 .net *"_ivl_60", 0 0, L_0xa2cee0;  1 drivers
v0xa27b80_0 .net *"_ivl_62", 0 0, L_0xa2cfa0;  1 drivers
v0xa27c60_0 .net *"_ivl_66", 0 0, L_0xa2d230;  1 drivers
v0xa27d40_0 .net *"_ivl_68", 0 0, L_0xa2d3c0;  1 drivers
v0xa27e20_0 .net *"_ivl_70", 0 0, L_0xa2d4b0;  1 drivers
v0xa27f00_0 .net *"_ivl_72", 0 0, L_0xa2d650;  1 drivers
v0xa27fe0_0 .net *"_ivl_76", 0 0, L_0xa2d520;  1 drivers
v0xa280c0_0 .net *"_ivl_78", 0 0, L_0xa2d990;  1 drivers
v0xa281a0_0 .net *"_ivl_8", 0 0, L_0xa2b170;  1 drivers
v0xa28280_0 .net *"_ivl_80", 0 0, L_0xa2dbf0;  1 drivers
v0xa28570_0 .net *"_ivl_82", 0 0, L_0xa2dd00;  1 drivers
v0xa28650_0 .net *"_ivl_84", 0 0, L_0xa2df70;  1 drivers
v0xa28730_0 .net *"_ivl_86", 0 0, L_0xa2e080;  1 drivers
v0xa28810_0 .net "a", 0 0, v0xa25c80_0;  alias, 1 drivers
v0xa288b0_0 .net "b", 0 0, v0xa25d20_0;  alias, 1 drivers
v0xa289a0_0 .net "c", 0 0, v0xa25dc0_0;  alias, 1 drivers
v0xa28a90_0 .net "d", 0 0, v0xa25f30_0;  alias, 1 drivers
v0xa28b80_0 .net "out", 0 0, L_0xa2e300;  alias, 1 drivers
v0xa28c40_0 .net "w1", 0 0, L_0xa2b1e0;  1 drivers
v0xa28d00_0 .net "w2", 0 0, L_0xa2b860;  1 drivers
v0xa28dc0_0 .net "w3", 0 0, L_0xa2bf70;  1 drivers
v0xa28e80_0 .net "w4", 0 0, L_0xa2c3c0;  1 drivers
v0xa28f40_0 .net "w5", 0 0, L_0xa2c670;  1 drivers
v0xa29000_0 .net "w6", 0 0, L_0xa2cc30;  1 drivers
v0xa290c0_0 .net "w7", 0 0, L_0xa2d170;  1 drivers
v0xa29180_0 .net "w8", 0 0, L_0xa2d790;  1 drivers
S_0xa292e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x9d7f20;
 .timescale -12 -12;
E_0x9ec830 .event anyedge, v0xa29f90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa29f90_0;
    %nor/r;
    %assign/vec4 v0xa29f90_0, 0;
    %wait E_0x9ec830;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa251c0;
T_3 ;
    %fork t_1, S_0xa25460;
    %jmp t_0;
    .scope S_0xa25460;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa256c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa25f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa25dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa25d20_0, 0;
    %assign/vec4 v0xa25c80_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9d49f0;
    %load/vec4 v0xa256c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xa256c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa25f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa25dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa25d20_0, 0;
    %assign/vec4 v0xa25c80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x9ecce0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xa25aa0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9eca90;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xa25c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa25d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa25dc0_0, 0;
    %assign/vec4 v0xa25f30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xa251c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x9d7f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa29c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa29f90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x9d7f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xa29c70_0;
    %inv;
    %store/vec4 v0xa29c70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x9d7f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa25e90_0, v0xa2a0f0_0, v0xa29a90_0, v0xa29b30_0, v0xa29bd0_0, v0xa29d10_0, v0xa29e50_0, v0xa29db0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x9d7f20;
T_7 ;
    %load/vec4 v0xa29ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xa29ef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa29ef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xa29ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa29ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa29ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa29ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x9d7f20;
T_8 ;
    %wait E_0x9eca90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa29ef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa29ef0_0, 4, 32;
    %load/vec4 v0xa2a030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xa29ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa29ef0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa29ef0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa29ef0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xa29e50_0;
    %load/vec4 v0xa29e50_0;
    %load/vec4 v0xa29db0_0;
    %xor;
    %load/vec4 v0xa29e50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xa29ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa29ef0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xa29ef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa29ef0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/kmap2/iter3/response4/top_module.sv";
