{"sha": "981a828ea13437f11a9b4e0dd0fce40d5fe04e99", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OTgxYTgyOGVhMTM0MzdmMTFhOWI0ZTBkZDBmY2U0MGQ1ZmUwNGU5OQ==", "commit": {"author": {"name": "Richard Henderson", "email": "rth@cygnus.com", "date": "1999-08-02T19:37:58Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "1999-08-02T19:37:58Z"}, "message": "alpha.c (override_options): Move ev6 alpha_tp frobbing out of -mcpu parsing code.\n\n        * alpha.c (override_options): Move ev6 alpha_tp frobbing out of\n        -mcpu parsing code.\n        (print_operand): Notice alpha_fptm not alpha_tp for sw completion.\n        * alpha.md (all fp insns): Likewise.\n\nFrom-SVN: r28404", "tree": {"sha": "3a3ea83405da0240dbc2194e1483a01dc35452d9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/3a3ea83405da0240dbc2194e1483a01dc35452d9"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/981a828ea13437f11a9b4e0dd0fce40d5fe04e99", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/981a828ea13437f11a9b4e0dd0fce40d5fe04e99", "html_url": "https://github.com/Rust-GCC/gccrs/commit/981a828ea13437f11a9b4e0dd0fce40d5fe04e99", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/981a828ea13437f11a9b4e0dd0fce40d5fe04e99/comments", "author": null, "committer": null, "parents": [{"sha": "0865c6314ef0542cf915f1a07e4ad43a9cd0d2e9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0865c6314ef0542cf915f1a07e4ad43a9cd0d2e9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0865c6314ef0542cf915f1a07e4ad43a9cd0d2e9"}], "stats": {"total": 102, "additions": 56, "deletions": 46}, "files": [{"sha": "cb738f07e56b3d54a7e07d02ceedf9efe0c279f9", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/981a828ea13437f11a9b4e0dd0fce40d5fe04e99/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/981a828ea13437f11a9b4e0dd0fce40d5fe04e99/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=981a828ea13437f11a9b4e0dd0fce40d5fe04e99", "patch": "@@ -1,3 +1,10 @@\n+1999-08-02  Richard Henderson  <rth@cygnus.com>\n+\n+\t* alpha.c (override_options): Move ev6 alpha_tp frobbing out of\n+\t-mcpu parsing code.\n+\t(print_operand): Notice alpha_fptm not alpha_tp for sw completion.\n+\t* alpha.md (all fp insns): Likewise.\n+\n 1999-08-02  Nick Clifton  <nickc@cygnus.com>\n \n \t* config/v850/v850.h (STRICT_ALIGNMENT): Only define if not"}, {"sha": "3402713869febb95ba8d4b55524b31c3887b44f2", "filename": "gcc/config/alpha/alpha.c", "status": "modified", "additions": 9, "deletions": 6, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/981a828ea13437f11a9b4e0dd0fce40d5fe04e99/gcc%2Fconfig%2Falpha%2Falpha.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/981a828ea13437f11a9b4e0dd0fce40d5fe04e99/gcc%2Fconfig%2Falpha%2Falpha.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.c?ref=981a828ea13437f11a9b4e0dd0fce40d5fe04e99", "patch": "@@ -231,11 +231,6 @@ override_options ()\n \t  alpha_cpu = PROCESSOR_EV6;\n \t  target_flags |= MASK_BWX | MASK_MAX | MASK_FIX;\n \t  target_flags &= ~ (MASK_CIX);\n-\n-\t  /* Except for EV6 pass 1 (not released), we always have \n-\t     precise arithmetic traps.  Which means we can do \n-\t     software completion without minding trap shadows.  */\n-\t  alpha_tp = ALPHA_TP_PROG;\n \t}\n       else\n \terror (\"bad value `%s' for -mcpu switch\", alpha_cpu_string);\n@@ -250,6 +245,14 @@ override_options ()\n       alpha_tp = ALPHA_TP_INSN;\n     }\n \n+  if (alpha_cpu == PROCESSOR_EV6)\n+    {\n+      /* Except for EV6 pass 1 (not released), we always have precise\n+\t arithmetic traps.  Which means we can do software completion\n+\t without minding trap shadows.  */\n+      alpha_tp = ALPHA_TP_PROG;\n+    }\n+\n   if (TARGET_FLOAT_VAX)\n     {\n       if (alpha_fprm == ALPHA_FPRM_MINF || alpha_fprm == ALPHA_FPRM_DYN)\n@@ -2682,7 +2685,7 @@ print_operand (file, x, code)\n     case '\\'':\n       /* Generates trap-mode suffix for instructions that accept the su\n \t suffix only (cmpt et al).  */\n-      if (alpha_tp == ALPHA_TP_INSN)\n+      if (alpha_fptm >= ALPHA_FPTM_SU)\n \tfputs (\"su\", file);\n       break;\n "}, {"sha": "4cb2b5b04ce363b37df14e3c3d290e1355a84de1", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 40, "deletions": 40, "changes": 80, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/981a828ea13437f11a9b4e0dd0fce40d5fe04e99/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/981a828ea13437f11a9b4e0dd0fce40d5fe04e99/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=981a828ea13437f11a9b4e0dd0fce40d5fe04e99", "patch": "@@ -1836,7 +1836,7 @@\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(plus:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"add%,%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1854,7 +1854,7 @@\n   [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n \t(plus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"add%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1873,7 +1873,7 @@\n \t(plus:DF (float_extend:DF\n \t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"add%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1884,7 +1884,7 @@\n \t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\"))\n \t\t (float_extend:DF\n \t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"add%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1933,7 +1933,7 @@\n \t(subreg:SI (fix:DI (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")) 0))\n    (clobber (match_scratch:DI 2 \"=&f\"))\n    (clobber (match_scratch:SI 3 \"=&f\"))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"#\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1942,15 +1942,15 @@\n   [(set (match_operand:SI 0 \"memory_operand\" \"=m\")\n \t(subreg:SI (fix:DI (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")) 0))\n    (clobber (match_scratch:DI 2 \"=f\"))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"#\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DI 0 \"reg_no_subreg_operand\" \"=&f\")\n \t(fix:DI (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"cvt%-q%(c %R1,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -1995,7 +1995,7 @@\n \t\t (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))) 0))\n    (clobber (match_scratch:DI 2 \"=&f\"))\n    (clobber (match_scratch:SI 3 \"=&f\"))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"#\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2005,7 +2005,7 @@\n \t(subreg:SI (fix:DI (float_extend:DF\n \t\t (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))) 0))\n    (clobber (match_scratch:DI 2 \"=f\"))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"#\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2014,7 +2014,7 @@\n   [(set (match_operand:DI 0 \"reg_no_subreg_operand\" \"=&f\")\n \t(fix:DI (float_extend:DF\n \t\t (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"cvt%-q%(c %R1,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2031,7 +2031,7 @@\n (define_insn \"\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(float:SF (match_operand:DI 1 \"reg_no_subreg_operand\" \"f\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"cvtq%,%+%& %1,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2047,7 +2047,7 @@\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n \t(float:DF (match_operand:DI 1 \"reg_no_subreg_operand\" \"f\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"cvtq%-%+%& %1,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2066,7 +2066,7 @@\n   \"TARGET_FP\"\n \"\n {\n-  if (alpha_tp == ALPHA_TP_INSN)\n+  if (alpha_fptm >= ALPHA_FPTM_SU)\n     emit_insn (gen_extendsfdf2_tp (operands[0],\n \t\t\t\t   force_reg (SFmode, operands[1])));\n   else\n@@ -2078,15 +2078,15 @@\n (define_insn \"extendsfdf2_tp\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n \t(float_extend:DF (match_operand:SF 1 \"register_operand\" \"f\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"cvtsts %1,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n \n (define_insn \"extendsfdf2_no_tp\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f,f,m\")\n \t(float_extend:DF (match_operand:SF 1 \"nonimmediate_operand\" \"f,m,f\")))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"@\n    fmov %1,%0\n    ld%, %0,%1\n@@ -2097,7 +2097,7 @@\n (define_insn \"\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(float_truncate:SF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"cvt%-%,%)%& %R1,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2114,7 +2114,7 @@\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(div:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t(match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"div%,%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fdiv\")\n    (set_attr \"opsize\" \"si\")\n@@ -2134,7 +2134,7 @@\n   [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n \t(div:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"div%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fdiv\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2152,7 +2152,7 @@\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(div:DF (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"div%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fdiv\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2162,7 +2162,7 @@\n \t(div:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t(float_extend:DF\n \t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"div%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fdiv\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2171,7 +2171,7 @@\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(div:DF (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t(float_extend:DF (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"div%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fdiv\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2180,7 +2180,7 @@\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(mult:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"mul%,%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fmul\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2198,7 +2198,7 @@\n   [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n \t(mult:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"mul%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fmul\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2217,7 +2217,7 @@\n \t(mult:DF (float_extend:DF\n \t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"mul%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fmul\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2228,7 +2228,7 @@\n \t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\"))\n \t\t (float_extend:DF\n \t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"mul%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fmul\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2237,7 +2237,7 @@\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(minus:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"sub%,%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2255,7 +2255,7 @@\n   [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n \t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t  (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"sub%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2274,7 +2274,7 @@\n \t(minus:DF (float_extend:DF\n \t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t  (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"sub%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2284,7 +2284,7 @@\n \t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t  (float_extend:DF\n \t\t   (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"sub%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2295,15 +2295,15 @@\n \t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t  (float_extend:DF\n \t\t   (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"sub%-%)%& %R1,%R2,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(sqrt:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && TARGET_FIX && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && TARGET_FIX && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"sqrt%,%)%& %R1,%0\"\n   [(set_attr \"type\" \"fsqrt\")\n    (set_attr \"opsize\" \"si\")\n@@ -2321,7 +2321,7 @@\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n \t(sqrt:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP && TARGET_FIX && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && TARGET_FIX && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"sqrt%-%)%& %R1,%0\"\n   [(set_attr \"type\" \"fsqrt\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2749,7 +2749,7 @@\n \t(match_operator:DF 1 \"alpha_comparison_operator\"\n \t\t\t   [(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")\n \t\t\t    (match_operand:DF 3 \"reg_or_fp0_operand\" \"fG\")]))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"cmp%-%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2759,7 +2759,7 @@\n \t(match_operator:DF 1 \"alpha_comparison_operator\"\n \t\t\t   [(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")\n \t\t\t    (match_operand:DF 3 \"reg_or_fp0_operand\" \"fG\")]))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"cmp%-%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2770,7 +2770,7 @@\n \t\t\t   [(float_extend:DF\n \t\t\t     (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))\n \t\t\t    (match_operand:DF 3 \"reg_or_fp0_operand\" \"fG\")]))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"cmp%-%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2781,7 +2781,7 @@\n \t\t\t   [(float_extend:DF\n \t\t\t     (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))\n \t\t\t    (match_operand:DF 3 \"reg_or_fp0_operand\" \"fG\")]))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"cmp%-%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2792,7 +2792,7 @@\n \t\t\t   [(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")\n \t\t\t    (float_extend:DF\n \t\t\t     (match_operand:SF 3 \"reg_or_fp0_operand\" \"fG\"))]))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"cmp%-%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2803,7 +2803,7 @@\n \t\t\t   [(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")\n \t\t\t    (float_extend:DF\n \t\t\t     (match_operand:SF 3 \"reg_or_fp0_operand\" \"fG\"))]))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"cmp%-%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2815,7 +2815,7 @@\n \t\t\t     (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))\n \t\t\t    (float_extend:DF\n \t\t\t     (match_operand:SF 3 \"reg_or_fp0_operand\" \"fG\"))]))]\n-  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n   \"cmp%-%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])\n@@ -2827,7 +2827,7 @@\n \t\t\t     (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))\n \t\t\t    (float_extend:DF\n \t\t\t     (match_operand:SF 3 \"reg_or_fp0_operand\" \"fG\"))]))]\n-  \"TARGET_FP && alpha_tp != ALPHA_TP_INSN\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"cmp%-%C1%' %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")])"}]}