// Seed: 533561731
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_0 id_6 (
      .id_0(id_3),
      .id_1(id_2),
      .id_2(1 & 1),
      .id_3(id_1[1]),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(1)
  );
  logic id_7;
endmodule
module module_1 (
    input id_0,
    output logic id_1
    , id_10,
    input logic id_2,
    output id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    input id_9
);
  logic id_11;
  logic id_12;
  logic id_13 (
      'b0,
      1'd0
  );
  always @(posedge id_13) begin
    id_11 = id_11 - id_6;
  end
endmodule : id_14
