#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Mar 27 14:45:27 2022
# Process ID: 10576
# Current directory: /home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.runs/synth_1
# Command line: vivado -log project_reti_logiche.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl
# Log file: /home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.runs/synth_1/project_reti_logiche.vds
# Journal file: /home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.runs/synth_1/vivado.jou
# Running On: edoardo-fedora, OS: Linux, CPU Frequency: 4500.000 MHz, CPU Physical cores: 4, Host memory: 16713 MB
#-----------------------------------------------------------
source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10689
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.543 ; gain = 0.000 ; free physical = 4067 ; free virtual = 17704
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:19]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/datapath.vhd:5' bound to instance 'DP' of component 'datapath' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:81]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/datapath.vhd:25]
INFO: [Synth 8-3491] module 'state_machine' declared at '/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/state_machine.vhd:6' bound to instance 'SM' of component 'state_machine' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/datapath.vhd:61]
INFO: [Synth 8-638] synthesizing module 'state_machine' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/state_machine.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (1#1) [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/state_machine.vhd:14]
INFO: [Synth 8-3491] module 'serializer_register_8b' declared at '/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/serializer_register_8b.vhd:7' bound to instance 'MSR' of component 'serializer_register_8b' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/datapath.vhd:68]
INFO: [Synth 8-638] synthesizing module 'serializer_register_8b' [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/serializer_register_8b.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'serializer_register_8b' (2#1) [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/serializer_register_8b.vhd:15]
INFO: [Synth 8-226] default block is never used [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/datapath.vhd:76]
INFO: [Synth 8-226] default block is never used [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/datapath.vhd:82]
INFO: [Synth 8-226] default block is never used [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/datapath.vhd:87]
INFO: [Synth 8-226] default block is never used [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/datapath.vhd:93]
WARNING: [Synth 8-614] signal 'outbuff_load' is read in the process but is not in the sensitivity list [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/datapath.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'datapath' (3#1) [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/datapath.vhd:25]
WARNING: [Synth 8-614] signal 'seq_end' is read in the process but is not in the sensitivity list [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (4#1) [/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:19]
WARNING: [Synth 8-3917] design project_reti_logiche has port o_en driven by constant 1
WARNING: [Synth 8-7129] Port sr_ena in module datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2810.543 ; gain = 0.000 ; free physical = 3857 ; free virtual = 17495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2810.543 ; gain = 0.000 ; free physical = 3852 ; free virtual = 17491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4452 ; free virtual = 18091
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'state_machine'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'project_reti_logiche'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s2 |                               01 |                               10
                      s3 |                               10 |                               11
                      s1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_sinit |                   00000000000001 |                             0000
                   s_rst |                   00000000000010 |                             0001
                   s_rnb |                   00000000000100 |                             0010
                  s_swnb |                   00000000001000 |                             1010
                    s_rb |                   00000000010000 |                             0011
                  s_done |                   00000000100000 |                             1101
                  iSTATE |                   00000001000000 |                             1111
                   s_swb |                   00000010000000 |                             1011
                    s_sm |                   00000100000000 |                             0100
                    s_w0 |                   00001000000000 |                             0101
                    s_w1 |                   00010000000000 |                             0110
                    s_wb |                   00100000000000 |                             1000
                 s_rstob |                   01000000000000 |                             1001
                   s_fin |                   10000000000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'project_reti_logiche'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4664 ; free virtual = 18306
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 6     
	  13 Input   14 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 2     
	  14 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	  14 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[15] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[14] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[13] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[12] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_address[11] driven by constant 0
WARNING: [Synth 8-3917] design project_reti_logiche has port o_en driven by constant 1
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_curr_state_reg[6]) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4455 ; free virtual = 18105
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4455 ; free virtual = 18105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4453 ; free virtual = 18103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4433 ; free virtual = 18084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4433 ; free virtual = 18084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4433 ; free virtual = 18084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4433 ; free virtual = 18084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4433 ; free virtual = 18084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4433 ; free virtual = 18084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT2   |     9|
|4     |LUT3   |    10|
|5     |LUT4   |    17|
|6     |LUT5   |    18|
|7     |LUT6   |    25|
|8     |FDCE   |    16|
|9     |FDPE   |     1|
|10    |FDRE   |    36|
|11    |IBUF   |    11|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------------+------+
|      |Instance |Module                 |Cells |
+------+---------+-----------------------+------+
|1     |top      |                       |   172|
|2     |  DP     |datapath               |   117|
|3     |    MSR  |serializer_register_8b |    17|
|4     |    SM   |state_machine          |    13|
+------+---------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4433 ; free virtual = 18084
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.434 ; gain = 7.891 ; free physical = 4441 ; free virtual = 18091
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2818.441 ; gain = 7.891 ; free physical = 4441 ; free virtual = 18091
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.441 ; gain = 0.000 ; free physical = 4425 ; free virtual = 18076
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.461 ; gain = 0.000 ; free physical = 4432 ; free virtual = 18086
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e92fcda3
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2874.461 ; gain = 64.031 ; free physical = 4632 ; free virtual = 18286
INFO: [Common 17-1381] The checkpoint '/home/edoardo/Code/polimi_project_reti_logiche_2022/project/project_reti_logiche.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 27 14:45:48 2022...
