# Generated by CMake, DO NOT EDIT
# Custom rules for LLVMMipsCodeGen
.SUFFIXES: 
all: \
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenRegisterInfo.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenInstrInfo.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDisassemblerTables.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCodeEmitter.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenMCCodeEmitter.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenAsmWriter.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDAGISel.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCallingConv.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenSubtargetInfo.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenEDInfo.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenRegisterInfo.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenInstrInfo.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCodeEmitter.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenAsmWriter.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDAGISel.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCallingConv.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenEDInfo.inc.tmp


/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenRegisterInfo.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenRegisterInfo.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenRegisterInfo.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenRegisterInfo.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenInstrInfo.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenInstrInfo.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenInstrInfo.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenInstrInfo.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDisassemblerTables.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDisassemblerTables.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCodeEmitter.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCodeEmitter.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCodeEmitter.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCodeEmitter.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenMCCodeEmitter.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenMCCodeEmitter.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenAsmWriter.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenAsmWriter.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenAsmWriter.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenAsmWriter.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDAGISel.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDAGISel.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDAGISel.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDAGISel.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCallingConv.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCallingConv.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCallingConv.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCallingConv.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenSubtargetInfo.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenSubtargetInfo.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenEDInfo.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenEDInfo.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenEDInfo.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenEDInfo.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenRegisterInfo.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips64InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCondMov.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsRegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td
	echo "Building MipsGenRegisterInfo.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen -gen-register-info -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenRegisterInfo.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenInstrInfo.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips64InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCondMov.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsRegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td
	echo "Building MipsGenInstrInfo.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen -gen-instr-info -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenInstrInfo.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips64InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCondMov.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsRegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td
	echo "Building MipsGenDisassemblerTables.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen -gen-disassembler -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDisassemblerTables.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCodeEmitter.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips64InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCondMov.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsRegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td
	echo "Building MipsGenCodeEmitter.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen -gen-emitter -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCodeEmitter.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips64InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCondMov.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsRegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td
	echo "Building MipsGenMCCodeEmitter.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen -gen-emitter -mc-emitter -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenMCCodeEmitter.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenAsmWriter.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips64InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCondMov.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsRegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td
	echo "Building MipsGenAsmWriter.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen -gen-asm-writer -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenAsmWriter.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDAGISel.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips64InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCondMov.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsRegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td
	echo "Building MipsGenDAGISel.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen -gen-dag-isel -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenDAGISel.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCallingConv.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips64InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCondMov.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsRegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td
	echo "Building MipsGenCallingConv.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen -gen-callingconv -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenCallingConv.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips64InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCondMov.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsRegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td
	echo "Building MipsGenSubtargetInfo.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen -gen-subtarget -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenSubtargetInfo.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenEDInfo.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips64InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsCondMov.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrFPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsInstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsRegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/MipsSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td
	echo "Building MipsGenEDInfo.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/Release/llvm-tblgen -gen-enhanced-disassembly-info -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/Mips/Mips.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/Mips/MipsGenEDInfo.inc.tmp
