{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666712135569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666712135570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 09:35:35 2022 " "Processing started: Tue Oct 25 09:35:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666712135570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666712135570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b16_ind_reg -c b16_ind_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off b16_ind_reg -c b16_ind_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666712135570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666712136603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666712136603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b16_ind_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b16_ind_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b16_ind_reg " "Found entity 1: b16_ind_reg" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712149717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666712149717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxx-SYN " "Found design unit 1: muxx-SYN" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150144 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxx " "Found entity 1: muxx" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666712150144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "b16_ind_reg " "Elaborating entity \"b16_ind_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666712150206 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1666712150209 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1666712150210 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1666712150210 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1666712150210 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1666712150210 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1666712150210 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1666712150210 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1666712150210 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -176 3632 3648 0 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1666712150210 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1232 3640 3656 -1064 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666712150210 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_sequential_receiver.bdf 1 1 " "Using design file decoder_sequential_receiver.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_sequential_receiver " "Found entity 1: decoder_sequential_receiver" {  } { { "decoder_sequential_receiver.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150225 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666712150225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_sequential_receiver decoder_sequential_receiver:inst1 " "Elaborating entity \"decoder_sequential_receiver\" for hierarchy \"decoder_sequential_receiver:inst1\"" {  } { { "b16_ind_reg.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1904 2184 -240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712150225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxx decoder_sequential_receiver:inst1\|muxx:inst6 " "Elaborating entity \"muxx\" for hierarchy \"decoder_sequential_receiver:inst1\|muxx:inst6\"" {  } { { "decoder_sequential_receiver.bdf" "inst6" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 1648 992 1072 1952 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712150233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "LPM_MUX_component" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712150278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712150280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666712150280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666712150280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666712150280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666712150280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666712150280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666712150280 ""}  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666712150280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1e " "Found entity 1: mux_s1e" {  } { { "db/mux_s1e.tdf" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/mux_s1e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666712150345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1e decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated " "Elaborating entity \"mux_s1e\" for hierarchy \"decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712150345 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150365 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150365 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666712150365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split decoder_sequential_receiver:inst1\|bus_split:inst7 " "Elaborating entity \"bus_split\" for hierarchy \"decoder_sequential_receiver:inst1\|bus_split:inst7\"" {  } { { "decoder_sequential_receiver.bdf" "inst7" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 1640 840 984 1944 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712150366 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder16.bdf 1 1 " "Using design file adder16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666712150385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 decoder_sequential_receiver:inst1\|adder16:inst " "Elaborating entity \"adder16\" for hierarchy \"decoder_sequential_receiver:inst1\|adder16:inst\"" {  } { { "decoder_sequential_receiver.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 520 816 968 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712150386 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150406 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666712150406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder decoder_sequential_receiver:inst1\|adder16:inst\|adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"decoder_sequential_receiver:inst1\|adder16:inst\|adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712150406 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "CONSTANT_VALUE " "Undeclared parameter CONSTANT_VALUE" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666712150407 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ci+1 CONSTANT_VALUE " "Can't find a definition for parameter ci+1 -- assuming CONSTANT_VALUE was intended to be a quoted string" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1666712150407 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666712150408 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666712150408 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1666712150408 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150427 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150427 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666712150427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out decoder_sequential_receiver:inst1\|bus_split_out:inst10 " "Elaborating entity \"bus_split_out\" for hierarchy \"decoder_sequential_receiver:inst1\|bus_split_out:inst10\"" {  } { { "decoder_sequential_receiver.bdf" "inst10" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 592 656 800 896 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712150428 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_en.vhd 2 1 " "Using design file b16_en.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_en-LogicFunc " "Found design unit 1: b16_en-LogicFunc" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150445 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_en " "Found entity 1: b16_en" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150445 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666712150445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_en b16_en:inst34 " "Elaborating entity \"b16_en\" for hierarchy \"b16_en:inst34\"" {  } { { "b16_ind_reg.bdf" "inst34" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -384 2280 2440 -304 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712150446 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16bit_latch.bdf 1 1 " "Using design file b16bit_latch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16bit_latch " "Found entity 1: b16bit_latch" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666712150461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16bit_latch b16bit_latch:inst32 " "Elaborating entity \"b16bit_latch\" for hierarchy \"b16bit_latch:inst32\"" {  } { { "b16_ind_reg.bdf" "inst32" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -376 1504 1720 -280 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712150461 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split inst3 " "Block or symbol \"bus_split\" of instance \"inst3\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 1048 1192 576 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666712150463 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst7 " "Block or symbol \"bus_split_out\" of instance \"inst7\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 624 768 576 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666712150463 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "reginput " "Pin \"reginput\" not connected" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666712150463 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitdlatch.bdf 1 1 " "Using design file 8bitdlatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitdlatch " "Found entity 1: 8bitdlatch" {  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666712150477 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666712150477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitdlatch b16bit_latch:inst32\|8bitdlatch:inst " "Elaborating entity \"8bitdlatch\" for hierarchy \"b16bit_latch:inst32\|8bitdlatch:inst\"" {  } { { "b16bit_latch.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 872 1040 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712150478 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "generalc GND " "Pin \"generalc\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -176 3632 3648 0 "generalc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|generalc"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout15 GND " "Pin \"regout15\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout15"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout14 GND " "Pin \"regout14\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout14"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout13 GND " "Pin \"regout13\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout13"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout12 GND " "Pin \"regout12\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout12"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout11 GND " "Pin \"regout11\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout11"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout10 GND " "Pin \"regout10\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout10"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout9 GND " "Pin \"regout9\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout9"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout8 GND " "Pin \"regout8\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout8"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout7 GND " "Pin \"regout7\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout7"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout6 GND " "Pin \"regout6\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout6"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout5 GND " "Pin \"regout5\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout5"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout4 GND " "Pin \"regout4\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout4"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout3 GND " "Pin \"regout3\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout3"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout2 GND " "Pin \"regout2\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout2"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout1 GND " "Pin \"regout1\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout1"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout0 GND " "Pin \"regout0\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout0"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout215 GND " "Pin \"regout215\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout215"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout214 GND " "Pin \"regout214\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout214"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout213 GND " "Pin \"regout213\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout213"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout212 GND " "Pin \"regout212\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout212"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout211 GND " "Pin \"regout211\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout211"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout210 GND " "Pin \"regout210\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout210"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout29 GND " "Pin \"regout29\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout29"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout28 GND " "Pin \"regout28\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout28"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout27 GND " "Pin \"regout27\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout27"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout26 GND " "Pin \"regout26\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout26"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout25 GND " "Pin \"regout25\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout25"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout24 GND " "Pin \"regout24\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout24"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout23 GND " "Pin \"regout23\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout23"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout22 GND " "Pin \"regout22\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout22"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout21 GND " "Pin \"regout21\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout21"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout20 GND " "Pin \"regout20\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout20"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout315 GND " "Pin \"regout315\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout315"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout314 GND " "Pin \"regout314\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout314"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout313 GND " "Pin \"regout313\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout313"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout312 GND " "Pin \"regout312\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout312"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout311 GND " "Pin \"regout311\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout311"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout310 GND " "Pin \"regout310\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout310"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout39 GND " "Pin \"regout39\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout39"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout38 GND " "Pin \"regout38\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout38"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout37 GND " "Pin \"regout37\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout37"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout36 GND " "Pin \"regout36\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout36"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout35 GND " "Pin \"regout35\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout35"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout34 GND " "Pin \"regout34\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout34"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout33 GND " "Pin \"regout33\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout33"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout32 GND " "Pin \"regout32\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout32"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout31 GND " "Pin \"regout31\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout31"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout30 GND " "Pin \"regout30\" is stuck at GND" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666712150976 "|b16_ind_reg|regout30"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666712150976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666712151038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666712151395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666712151395 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "67 " "Design contains 67 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[15\] " "No output dependent on input pin \"r1es\[15\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[14\] " "No output dependent on input pin \"r1es\[14\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[13\] " "No output dependent on input pin \"r1es\[13\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[12\] " "No output dependent on input pin \"r1es\[12\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[11\] " "No output dependent on input pin \"r1es\[11\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[10\] " "No output dependent on input pin \"r1es\[10\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[9\] " "No output dependent on input pin \"r1es\[9\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[8\] " "No output dependent on input pin \"r1es\[8\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[7\] " "No output dependent on input pin \"r1es\[7\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[6\] " "No output dependent on input pin \"r1es\[6\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[5\] " "No output dependent on input pin \"r1es\[5\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[4\] " "No output dependent on input pin \"r1es\[4\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[3\] " "No output dependent on input pin \"r1es\[3\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[2\] " "No output dependent on input pin \"r1es\[2\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[1\] " "No output dependent on input pin \"r1es\[1\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1es\[0\] " "No output dependent on input pin \"r1es\[0\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -296 1736 1904 -280 "r1es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r1es[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -368 840 1008 -352 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_enable " "No output dependent on input pin \"clock_enable\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 840 1008 -320 "clock_enable" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|clock_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[15\] " "No output dependent on input pin \"reginput\[15\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[14\] " "No output dependent on input pin \"reginput\[14\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[13\] " "No output dependent on input pin \"reginput\[13\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[12\] " "No output dependent on input pin \"reginput\[12\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[11\] " "No output dependent on input pin \"reginput\[11\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[10\] " "No output dependent on input pin \"reginput\[10\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[9\] " "No output dependent on input pin \"reginput\[9\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[8\] " "No output dependent on input pin \"reginput\[8\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[7\] " "No output dependent on input pin \"reginput\[7\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[6\] " "No output dependent on input pin \"reginput\[6\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[5\] " "No output dependent on input pin \"reginput\[5\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[4\] " "No output dependent on input pin \"reginput\[4\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[3\] " "No output dependent on input pin \"reginput\[3\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[2\] " "No output dependent on input pin \"reginput\[2\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[1\] " "No output dependent on input pin \"reginput\[1\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reginput\[0\] " "No output dependent on input pin \"reginput\[0\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1240 1416 -320 "reginput" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|reginput[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[15\] " "No output dependent on input pin \"r2es\[15\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[14\] " "No output dependent on input pin \"r2es\[14\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[13\] " "No output dependent on input pin \"r2es\[13\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[12\] " "No output dependent on input pin \"r2es\[12\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[11\] " "No output dependent on input pin \"r2es\[11\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[10\] " "No output dependent on input pin \"r2es\[10\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[9\] " "No output dependent on input pin \"r2es\[9\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[8\] " "No output dependent on input pin \"r2es\[8\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[7\] " "No output dependent on input pin \"r2es\[7\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[6\] " "No output dependent on input pin \"r2es\[6\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[5\] " "No output dependent on input pin \"r2es\[5\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[4\] " "No output dependent on input pin \"r2es\[4\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[3\] " "No output dependent on input pin \"r2es\[3\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[2\] " "No output dependent on input pin \"r2es\[2\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[1\] " "No output dependent on input pin \"r2es\[1\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2es\[0\] " "No output dependent on input pin \"r2es\[0\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -88 1760 1928 -72 "r2es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r2es[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[15\] " "No output dependent on input pin \"r3es\[15\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[14\] " "No output dependent on input pin \"r3es\[14\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[13\] " "No output dependent on input pin \"r3es\[13\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[12\] " "No output dependent on input pin \"r3es\[12\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[11\] " "No output dependent on input pin \"r3es\[11\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[10\] " "No output dependent on input pin \"r3es\[10\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[9\] " "No output dependent on input pin \"r3es\[9\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[8\] " "No output dependent on input pin \"r3es\[8\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[7\] " "No output dependent on input pin \"r3es\[7\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[6\] " "No output dependent on input pin \"r3es\[6\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[5\] " "No output dependent on input pin \"r3es\[5\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[4\] " "No output dependent on input pin \"r3es\[4\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[3\] " "No output dependent on input pin \"r3es\[3\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[2\] " "No output dependent on input pin \"r3es\[2\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[1\] " "No output dependent on input pin \"r3es\[1\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3es\[0\] " "No output dependent on input pin \"r3es\[0\]\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 120 1744 1912 136 "r3es" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|r3es[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "generala " "No output dependent on input pin \"generala\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1232 3640 3656 -1064 "generala" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666712151476 "|b16_ind_reg|generala"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666712151476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "83 " "Implemented 83 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666712151481 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666712151481 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666712151481 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666712151481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666712151508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 09:35:51 2022 " "Processing ended: Tue Oct 25 09:35:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666712151508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666712151508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666712151508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666712151508 ""}
