-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pl_kernel_write_r is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    xupdate_i_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    xupdate_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    xupdate_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    xupdate_i_empty_n : IN STD_LOGIC;
    xupdate_i_read : OUT STD_LOGIC;
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    xUpdate_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    xUpdate_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    xUpdate_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    xUpdate_empty_n : IN STD_LOGIC;
    xUpdate_read : OUT STD_LOGIC;
    len_assign_loc_dout : IN STD_LOGIC_VECTOR (30 downto 0);
    len_assign_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    len_assign_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    len_assign_loc_empty_n : IN STD_LOGIC;
    len_assign_loc_read : OUT STD_LOGIC );
end;


architecture behav of pl_kernel_write_r is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal gmem1_blk_n_AW : STD_LOGIC;
    signal gmem1_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal xUpdate_blk_n : STD_LOGIC;
    signal len_assign_loc_blk_n : STD_LOGIC;
    signal len_reg_133 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal trunc_ln_fu_99_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln_reg_138 : STD_LOGIC_VECTOR (58 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start : STD_LOGIC;
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_done : STD_LOGIC;
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_idle : STD_LOGIC;
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_ready : STD_LOGIC;
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_xupdate_i_read : STD_LOGIC;
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WVALID : STD_LOGIC;
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WLAST : STD_LOGIC;
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_RREADY : STD_LOGIC;
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_BREADY : STD_LOGIC;
    signal grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sext_ln60_fu_109_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_fu_128_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal len_assign_loc_read_local : STD_LOGIC;
    signal xUpdate_read_local : STD_LOGIC;
    signal icmp_ln60_fu_89_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_95_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_39_fu_120_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pl_kernel_write_Pipeline_VITIS_LOOP_60_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xupdate_i_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        xupdate_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        xupdate_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        xupdate_i_empty_n : IN STD_LOGIC;
        xupdate_i_read : OUT STD_LOGIC;
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        len : IN STD_LOGIC_VECTOR (30 downto 0);
        sext_ln60 : IN STD_LOGIC_VECTOR (58 downto 0) );
    end component;



begin
    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75 : component pl_kernel_write_Pipeline_VITIS_LOOP_60_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start,
        ap_done => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_done,
        ap_idle => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_idle,
        ap_ready => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_ready,
        xupdate_i_dout => xupdate_i_dout,
        xupdate_i_num_data_valid => ap_const_lv7_0,
        xupdate_i_fifo_cap => ap_const_lv7_0,
        xupdate_i_empty_n => xupdate_i_empty_n,
        xupdate_i_read => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_xupdate_i_read,
        m_axi_gmem1_AWVALID => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => ap_const_logic_0,
        m_axi_gmem1_ARADDR => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => ap_const_logic_0,
        m_axi_gmem1_RREADY => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => ap_const_lv256_lc_1,
        m_axi_gmem1_RLAST => ap_const_logic_0,
        m_axi_gmem1_RID => ap_const_lv1_0,
        m_axi_gmem1_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem1_RUSER => ap_const_lv1_0,
        m_axi_gmem1_RRESP => ap_const_lv2_0,
        m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY => grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => m_axi_gmem1_BRESP,
        m_axi_gmem1_BID => m_axi_gmem1_BID,
        m_axi_gmem1_BUSER => m_axi_gmem1_BUSER,
        len => len_reg_133,
        sext_ln60 => trunc_ln_reg_138);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((m_axi_gmem1_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_ready = ap_const_logic_1)) then 
                    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                len_reg_133 <= len_assign_loc_dout;
                trunc_ln_reg_138 <= xUpdate_dout(63 downto 5);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem1_AWREADY, m_axi_gmem1_BVALID, ap_CS_fsm_state14, ap_block_state1, grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((m_axi_gmem1_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(m_axi_gmem1_BVALID)
    begin
        if ((m_axi_gmem1_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(m_axi_gmem1_AWREADY, ap_block_state1)
    begin
        if (((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_done)
    begin
        if ((grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, xUpdate_empty_n, len_assign_loc_empty_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (len_assign_loc_empty_n = ap_const_logic_0) or (xUpdate_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, m_axi_gmem1_BVALID, ap_CS_fsm_state14)
    begin
        if (((m_axi_gmem1_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(m_axi_gmem1_BVALID, ap_CS_fsm_state14)
    begin
        if (((m_axi_gmem1_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_39_fu_120_p3 <= 
        empty_fu_95_p1 when (icmp_ln60_fu_89_p2(0) = '1') else 
        ap_const_lv30_0;
    empty_fu_95_p1 <= len_assign_loc_dout(30 - 1 downto 0);

    gmem1_blk_n_AW_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, m_axi_gmem1_AWREADY)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            gmem1_blk_n_AW <= m_axi_gmem1_AWREADY;
        else 
            gmem1_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_blk_n_B_assign_proc : process(m_axi_gmem1_BVALID, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            gmem1_blk_n_B <= m_axi_gmem1_BVALID;
        else 
            gmem1_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start_reg;
    icmp_ln60_fu_89_p2 <= "1" when (signed(len_assign_loc_dout) > signed(ap_const_lv31_0)) else "0";

    len_assign_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, len_assign_loc_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            len_assign_loc_blk_n <= len_assign_loc_empty_n;
        else 
            len_assign_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    len_assign_loc_read <= len_assign_loc_read_local;

    len_assign_loc_read_local_assign_proc : process(ap_CS_fsm_state1, m_axi_gmem1_AWREADY, ap_block_state1)
    begin
        if ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            len_assign_loc_read_local <= ap_const_logic_1;
        else 
            len_assign_loc_read_local <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_ARADDR <= ap_const_lv64_0;
    m_axi_gmem1_ARBURST <= ap_const_lv2_0;
    m_axi_gmem1_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem1_ARID <= ap_const_lv1_0;
    m_axi_gmem1_ARLEN <= ap_const_lv32_0;
    m_axi_gmem1_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem1_ARPROT <= ap_const_lv3_0;
    m_axi_gmem1_ARQOS <= ap_const_lv4_0;
    m_axi_gmem1_ARREGION <= ap_const_lv4_0;
    m_axi_gmem1_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem1_ARUSER <= ap_const_lv1_0;
    m_axi_gmem1_ARVALID <= ap_const_logic_0;

    m_axi_gmem1_AWADDR_assign_proc : process(ap_CS_fsm_state1, m_axi_gmem1_AWREADY, ap_block_state1, grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWADDR, ap_CS_fsm_state2, ap_CS_fsm_state3, sext_ln60_fu_109_p1)
    begin
        if ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem1_AWADDR <= sext_ln60_fu_109_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_AWADDR <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWADDR;
        else 
            m_axi_gmem1_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem1_AWBURST_assign_proc : process(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWBURST, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_AWBURST <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWBURST;
        else 
            m_axi_gmem1_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem1_AWCACHE_assign_proc : process(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWCACHE, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_AWCACHE <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWCACHE;
        else 
            m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem1_AWID_assign_proc : process(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWID, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_AWID <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWID;
        else 
            m_axi_gmem1_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem1_AWLEN_assign_proc : process(ap_CS_fsm_state1, m_axi_gmem1_AWREADY, ap_block_state1, grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLEN, ap_CS_fsm_state2, ap_CS_fsm_state3, zext_ln60_fu_128_p1)
    begin
        if ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem1_AWLEN <= zext_ln60_fu_128_p1(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_AWLEN <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLEN;
        else 
            m_axi_gmem1_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem1_AWLOCK_assign_proc : process(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLOCK, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_AWLOCK <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLOCK;
        else 
            m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem1_AWPROT_assign_proc : process(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWPROT, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_AWPROT <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWPROT;
        else 
            m_axi_gmem1_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem1_AWQOS_assign_proc : process(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWQOS, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_AWQOS <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWQOS;
        else 
            m_axi_gmem1_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem1_AWREGION_assign_proc : process(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWREGION, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_AWREGION <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWREGION;
        else 
            m_axi_gmem1_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem1_AWSIZE_assign_proc : process(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWSIZE, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_AWSIZE <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWSIZE;
        else 
            m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem1_AWUSER_assign_proc : process(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWUSER, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_AWUSER <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWUSER;
        else 
            m_axi_gmem1_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem1_AWVALID_assign_proc : process(ap_CS_fsm_state1, m_axi_gmem1_AWREADY, ap_block_state1, grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWVALID, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem1_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_AWVALID <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWVALID;
        else 
            m_axi_gmem1_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem1_BREADY_assign_proc : process(m_axi_gmem1_BVALID, ap_CS_fsm_state14, grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_BREADY, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((m_axi_gmem1_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            m_axi_gmem1_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_BREADY <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_BREADY;
        else 
            m_axi_gmem1_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_RREADY <= ap_const_logic_0;
    m_axi_gmem1_WDATA <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WDATA;
    m_axi_gmem1_WID <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WID;
    m_axi_gmem1_WLAST <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WLAST;
    m_axi_gmem1_WSTRB <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WSTRB;
    m_axi_gmem1_WUSER <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WUSER;

    m_axi_gmem1_WVALID_assign_proc : process(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WVALID, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem1_WVALID <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WVALID;
        else 
            m_axi_gmem1_WVALID <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln60_fu_109_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_99_p4),64));

    trunc_ln_fu_99_p4 <= xUpdate_dout(63 downto 5);

    xUpdate_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, xUpdate_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xUpdate_blk_n <= xUpdate_empty_n;
        else 
            xUpdate_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xUpdate_read <= xUpdate_read_local;

    xUpdate_read_local_assign_proc : process(ap_CS_fsm_state1, m_axi_gmem1_AWREADY, ap_block_state1)
    begin
        if ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xUpdate_read_local <= ap_const_logic_1;
        else 
            xUpdate_read_local <= ap_const_logic_0;
        end if; 
    end process;


    xupdate_i_read_assign_proc : process(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_xupdate_i_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            xupdate_i_read <= grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_xupdate_i_read;
        else 
            xupdate_i_read <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln60_fu_128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_39_fu_120_p3),64));
end behav;
