<stg><name>k2c_relu_func</name>


<trans_list>

<trans id="27" from="1" to="2">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="2" to="3">
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="3" to="4">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="4" to="2">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %size_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %size)

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i = phi i64 [ 0, %0 ], [ %i_3, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond = icmp eq i64 %i, %size_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %i_3 = add i64 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %4, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %x_addr = getelementptr [80000 x float]* %x, i64 0, i64 %i

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="17">
<![CDATA[
:1  %x_load = load float* %x_addr, align 4

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="17">
<![CDATA[
:1  %x_load = load float* %x_addr, align 4

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:2  %x_load_to_int = bitcast float %x_load to i32

]]></Node>
<StgValue><ssdm name="x_load_to_int"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_load_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="23" op_0_bw="32">
<![CDATA[
:4  %tmp_6 = trunc i32 %x_load_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %notlhs = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %notrhs = icmp eq i23 %tmp_6, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_11 = fcmp ole float %x_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_s = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp_12 = and i1 %tmp_s, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_12, label %3, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:0  store float 0.000000e+00, float* %x_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="32" name="x" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="33" name="size" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="35" from="_ssdm_op_Read.ap_auto.i64" to="size_read" fromId="34" toId="5">
</dataflow>
<dataflow id="36" from="size" to="size_read" fromId="33" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_37" to="i" fromId="37" toId="7">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="39" from="StgValue_6" to="i" fromId="6" toId="7">
</dataflow>
<dataflow id="40" from="i_3" to="i" fromId="9" toId="7">
<BackEdge/>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="41" from="StgValue_26" to="i" fromId="26" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="42" from="i" to="exitcond" fromId="7" toId="8">
</dataflow>
<dataflow id="43" from="size_read" to="exitcond" fromId="5" toId="8">
</dataflow>
<dataflow id="44" from="i" to="i_3" fromId="7" toId="9">
</dataflow>
<dataflow id="46" from="StgValue_45" to="i_3" fromId="45" toId="9">
</dataflow>
<dataflow id="47" from="exitcond" to="StgValue_10" fromId="8" toId="10">
</dataflow>
<dataflow id="48" from="x" to="x_addr" fromId="32" toId="11">
</dataflow>
<dataflow id="49" from="StgValue_37" to="x_addr" fromId="37" toId="11">
</dataflow>
<dataflow id="50" from="i" to="x_addr" fromId="7" toId="11">
</dataflow>
<dataflow id="51" from="x_addr" to="x_load" fromId="11" toId="12">
</dataflow>
<dataflow id="52" from="x_addr" to="x_load" fromId="11" toId="14">
</dataflow>
<dataflow id="53" from="x_load" to="x_load_to_int" fromId="14" toId="15">
</dataflow>
<dataflow id="55" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="54" toId="16">
</dataflow>
<dataflow id="56" from="x_load_to_int" to="tmp" fromId="15" toId="16">
</dataflow>
<dataflow id="58" from="StgValue_57" to="tmp" fromId="57" toId="16">
</dataflow>
<dataflow id="60" from="StgValue_59" to="tmp" fromId="59" toId="16">
</dataflow>
<dataflow id="61" from="x_load_to_int" to="tmp_6" fromId="15" toId="17">
</dataflow>
<dataflow id="62" from="tmp" to="notlhs" fromId="16" toId="18">
</dataflow>
<dataflow id="64" from="StgValue_63" to="notlhs" fromId="63" toId="18">
</dataflow>
<dataflow id="65" from="tmp_6" to="notrhs" fromId="17" toId="19">
</dataflow>
<dataflow id="67" from="StgValue_66" to="notrhs" fromId="66" toId="19">
</dataflow>
<dataflow id="68" from="x_load" to="tmp_11" fromId="14" toId="20">
</dataflow>
<dataflow id="70" from="StgValue_69" to="tmp_11" fromId="69" toId="20">
</dataflow>
<dataflow id="71" from="notrhs" to="tmp_s" fromId="19" toId="21">
</dataflow>
<dataflow id="72" from="notlhs" to="tmp_s" fromId="18" toId="21">
</dataflow>
<dataflow id="73" from="tmp_s" to="tmp_12" fromId="21" toId="22">
</dataflow>
<dataflow id="74" from="tmp_11" to="tmp_12" fromId="20" toId="22">
</dataflow>
<dataflow id="75" from="tmp_12" to="StgValue_23" fromId="22" toId="23">
</dataflow>
<dataflow id="76" from="StgValue_69" to="StgValue_24" fromId="69" toId="24">
</dataflow>
<dataflow id="77" from="x_addr" to="StgValue_24" fromId="11" toId="24">
</dataflow>
<dataflow id="78" from="exitcond" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="79" from="tmp_12" to="StgValue_4" fromId="22" toId="4">
</dataflow>
</dataflows>


</stg>
