Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 24EDFCA5FC4
	for <qemu-riscv@archiver.kernel.org>; Fri,  2 Oct 2026 16:28:29 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1xCg7E-0003LY-M9; Fri, 02 Oct 2026 12:28:14 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <luoyonggang@gmail.com>)
 id 1xCg6X-0003JI-Og
 for qemu-riscv@nongnu.org; Fri, 02 Oct 2026 12:27:26 -0400
Received: from mail-ed2-x2b.google.com ([2a00:1450:4864:33::2b])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <luoyonggang@gmail.com>)
 id 1xCg6V-00066Q-Hz
 for qemu-riscv@nongnu.org; Fri, 02 Oct 2026 12:27:25 -0400
Received: by mail-ed2-x2b.google.com with SMTP id
 4fb4d7f45d1cf-6ae3a72e02eso128049a12.3
 for <qemu-riscv@nongnu.org>; Fri, 02 Oct 2026 09:27:23 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1790958442; cv=none;
 d=google.com; s=arc-20260327;
 b=VmFvYn8MrGj7jjVuQai4ekyhx6M1YSzu3rlVoay5d2RJ01qQjmd2bzFQlfICzOjy01
 DSbc6qN3B1CWBcBTvy/bgVraFYn8//UH0VaQXZB4pZxHfVmUZF6qyRmZByOdm1osgnse
 JtUjSFINQLsSwtPzSkE/V34gPaXGmCUxpwRJTFlDBtv3HsSWFk/r0RFkT+RqoTpFYuwM
 qqPxHDV6h3naw0SnMR/K0nQfCsuTfJMjMsMWPAiMKInXki6PBjPqesYhQnmS89rytE5Z
 molMBCuDd6mFBHR1vdkOtYGGM4jTe29gwFMCuVtmWedQAC2nOIozu/TBspQ+SEeOKNTj
 G69A==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
 s=arc-20260327; 
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :reply-to:in-reply-to:references:mime-version:dkim-signature;
 bh=peMKe2H+kWnPsXGNlX5mN1i85vEZd8GSwE4Yub6BjpA=;
 fh=hLViDQE/c/g1kPLieGlybROOzRtCajL5RK4FxlsyXSI=;
 b=qLTG6GLly2031NOWh+2U7ljcwhQ5MmODv0AiMK/gvYfWtf9GDKAGMNVS/d8uJMmG6t
 C3mWQ9PQA//iyWM/MAEV3926G0b+RpgEL4RsJUTfHuhPBtUEHPoBvbBmrBVqJRvvK4ug
 0L8RiOF6IRLaj93uLEEPa2aDJVxOi5e4K3TdvKheUqid3CjYhaP76zE2EhigqJKYWErL
 1jI0fT7RdakWsBZ66du8aRzSSlCb9r1meMgkTH9IKVct2+VqXSL9HPWdDLxKgJos4xrZ
 ybyanvsDjae7882Z/8WG0pXOF/Yztg/UbxfphyVBRbAOgvK3bvPTMBGoTSUPE50+HNFC
 etZw==; darn=nongnu.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20251104; t=1790958442; x=1791563242; darn=nongnu.org;
 h=content-transfer-encoding:content-type:cc:to:subject:message-id
 :date:from:reply-to:in-reply-to:references:mime-version:from:to:cc
 :subject:date:message-id:reply-to:content-type;
 bh=peMKe2H+kWnPsXGNlX5mN1i85vEZd8GSwE4Yub6BjpA=;
 b=jnHCniX27E/CVyW9wxHOnOu44LVRMH8OuapQkBzjrO+sGUTNstg5BN3eNr80svkj7O
 gtjL0ICzf7IisfuSPFhoWNxJf3d7XgvMZFP+Vwwvuq8tqZl8VRttvS8u9hpF23KacaFM
 IjMflONkc81grL2xmrDPHlqplPjvkN72I2GFRdUb3ZMsSCNTO+0aN3yDX4fLjJpenGsU
 hfcYYxhTlbrB75sEh3ZF3l+nc7/94BkLX6C2FQLKso5lE1iQ7qVX8ZleFFwdRf0620LS
 ++fRB9UKfff6opCPES92zr5X0MxeonoGLT8PaE4ZrW1nEzhPvQXKcVQHYTjSVXPyiYe6
 mThw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20260707; t=1790958442; x=1791563242;
 h=content-transfer-encoding:content-type:cc:to:subject:message-id
 :date:from:reply-to:in-reply-to:references:mime-version:x-gm-gg
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to
 :content-type;
 bh=peMKe2H+kWnPsXGNlX5mN1i85vEZd8GSwE4Yub6BjpA=;
 b=TVYQSic7jt49ZfBffpQ+J0b1ih7CbGNAzIj+VvYl1C9QqlCE+EodyW58J98Xyj5paf
 pMJk2G+uAFicY/EJNYlS1ym8R5gSsT5I3IfqhtxV5SCWHHBpmUcM72rHM8EXo+4A99Rv
 MG9zQWU2ZzyQWPEtNkFY8wtT4ymo98H9eixAy0e2tuFCZJk+vncFrlp+juzU5KzecePy
 6nX861XD9h3VZl4MjD7BcZmcf/crDkw6Q8Wxp4UYbBQ/rGJ+5bTtgIwYzAxFBrX6hBVY
 DZ5jiax6JRNZXkRammLc9oGXEfaZXJg+hN7OwikMAdwegRUCaLwwTAKz+w2KzrCaXxJ5
 GPSw==
X-Forwarded-Encrypted: i=1;
 AKwUvBzx4kaSACsPAcMy6dM3dgXq++FBGqvvPl9uphzretnqSZwaOOOhHZJrkCGofNOb94FQ5mbmIUmA01xA@nongnu.org
X-Gm-Message-State: AFq9FYKrjxdaUJBbOb+Qb6oiLqzPgg/+XLb8Aez9Xox98vVH+KeKs2jR
 oWqtJUf7hc8UcQf5YEzUvD33IkQM5ySnuEGJ/xL0r0HwGfwR9uX1u2md0N9ro9ev/if9/BSAefv
 +r0V/GEsytAeFT3MoA9AuDvqXzDej4Uw=
X-Gm-Gg: AYBFou3P8F0Sg0tFm2JPBYzt8D2bmBMes3Jtr35pPeSuJgVgmvPIo4sbsAqOoeka/3M
 F4gVBIQDy+nf/3EQ19aBe4oJS9K34W/SoNKRPGZc724KCv2pVAlF4qk3vc7fNcgHWzAjLoaJL6j
 EY5Zb3kOfn3r6+Ceol784K5wdzlhdPAyVO3Vq82y4yP+73Tpx+ixIGc8WjIgk80gptH+aR4B/xM
 ylTkWemxwHRgcDZXSUFDMpSNR1INANr8f+hEKUfod2DKn4Wp8xZZcrpfvN1Rzr7U6+J8VMJ6M8E
 XU5xtgOXD8F49E8FtcWTQG5DCwkBLE/jyHebe4WmPPQKGzYM9P/ziiU=
X-Received: by 2002:a05:6402:5489:b0:6ae:1504:5ba with SMTP id
 4fb4d7f45d1cf-6af9e3494e8mr1993474a12.30.1790958441563; Fri, 02 Oct 2026
 09:27:21 -0700 (PDT)
MIME-Version: 1.0
References: <74853ef8-7315-466a-99ac-41c8182f9b13@oss.qualcomm.com>
 <ar4TQtKqfXX5Ul9O@redhat.com>
 <CAE2XoE8q3LYJ-JCTbRBk4iPdUQdRE8zzmOgiZ=HEXDL78iw8UQ@mail.gmail.com>
 <26b0d44d-0322-4ceb-a47b-747fc52c61b7@oss.qualcomm.com>
 <CAE2XoE8VyCpPCqRVFArBn_dDsyMw8vrSJxWMhKq17btZvO2n6A@mail.gmail.com>
 <b02db9e2-b348-4011-a98d-122e9d9f17e5@oss.qualcomm.com>
 <ar6a_uDw9OeLng6c@redhat.com>
 <6bf4dad5-4fa2-4df1-b6b8-d594dbd3842c@oss.qualcomm.com>
 <ar6lw3jAcnVej6vK@redhat.com>
 <557262df-b8e7-49b5-a245-ae46b8885b30@oss.qualcomm.com>
 <ar_YVfWv9EWHKVD6@redhat.com>
In-Reply-To: <ar_YVfWv9EWHKVD6@redhat.com>
From: Yonggang Luo <luoyonggang@gmail.com>
Date: Sat, 3 Oct 2026 00:27:08 +0800
X-Gm-Features: AclHuK8c8OAASzjAb1EqWfCxmwT4dQBHnfXnOggKEv3DA61aXMgQhI_-9CyiivA
Message-ID: <CAE2XoE9o3o6KUZyvBgSqEL14ahVp1SmFAVp1j_C5K8pVE9dRog@mail.gmail.com>
Subject: Re: [PATCH v3 01/10] machine: allow -M name to differ from QOM type
To: =?UTF-8?Q?Daniel_P=2E_Berrang=C3=A9?= <berrange@redhat.com>
Cc: Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>, 
 =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@oss.qualcomm.com>, 
 qemu-devel@nongnu.org, Chao Liu <chao.liu@processmission.com>, 
 Eric Blake <eblake@redhat.com>, qemu-arm@nongnu.org, 
 Paolo Bonzini <pbonzini@redhat.com>, Markus Armbruster <armbru@redhat.com>, 
 Alistair Francis <alistair.francis@wdc.com>,
 Brian Cain <brian.cain@oss.qualcomm.com>, 
 Stafford Horne <shorne@gmail.com>, Peter Maydell <peter.maydell@linaro.org>, 
 Jiaxun Yang <jiaxun.yang@flygoat.com>, Fabiano Rosas <farosas@suse.de>, 
 Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,
 qemu-riscv@nongnu.org, 
 Laurent Vivier <lvivier@redhat.com>, Max Filippov <jcmvbkbc@gmail.com>,
 Song Gao <17746591750@163.com>, 
 Philippe Mathieu-Daude <philmd@mailo.com>, Palmer Dabbelt <palmer@dabbelt.com>,
 Laurent Vivier <laurent@vivier.eu>, Weiwei Li <liwei1518@gmail.com>,
 Zhao Liu <zhao1.liu@intel.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:33::2b;
 envelope-from=luoyonggang@gmail.com; helo=mail-ed2-x2b.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Reply-To: luoyonggang@gmail.com
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

On Sat, Oct 3, 2026 at 12:14=E2=80=AFAM Daniel P. Berrang=C3=A9 <berrange@r=
edhat.com> wrote:
>
> On Thu, Oct 01, 2026 at 11:56:13AM -0700, Pierrick Bouvier wrote:
> > On 10/1/2026 11:26 AM, Daniel P. Berrang=C3=A9 wrote:
> > > On Thu, Oct 01, 2026 at 11:08:17AM -0700, Pierrick Bouvier wrote:
> > >> On 10/1/2026 10:40 AM, Daniel P. Berrang=C3=A9 wrote:
> > >>> Even with the current per-target binaries there are countless
> > >>> devices linked in which are incompatible / not usable with
> > >>> certain machine types. A new multi-target binary with a union
> > >>> of all devices will just be a bigger example of a scenario that
> > >>> already has to be dealt with for today's binaries.
> > >>>
> > >>> So if we have that assumption that we don't need to do device
> > >>> filtering, at that point, a --target option doesn't have as
> > >>> big of a role to play. The machine type code knows what target(s)
> > >>> it wants (1 or 2 targets depending on if there are 32 + 64 bit
> > >>> varaints. The CPU model the user requests (if the CPU is not
> > >>> hardcoded by the machine), determines 32 bit vs 64 bit.
> > >>>
> > >>
> > >> How can we deduce this information (bitness or target for existing
> > >> machines/cpus)?
> > >
> > > It would require that we introduce a new field in MachineClass
> > > that returned that information about what target a machine is
> > > associated with.
> > >
> > > I note the SysEmuTarget covers both 32-bit and 64-bit variants.
> > >
> > > It might be better use QEMU_ARCH which correlates directly to
> > > the TCG targets, rather than the traditional binary target
> > > names ?
> > >
> > > Likely the CPU class would also want to declare its list of
> > > supported targets.
> > >
> >
> > QEMU_ARCH only represents base architectures, and not variant, so
> > SysEmuTarget is the right choice.
> >
> > So, we would need a list of SysEmuTarget for every cpu/machine that is
> > target specific, since one could be available for variants of base arch=
?
>
> Ok
>
> > @Daniel: how do we deal with machines available for all targets like
> > null? We would need a way to ensure all machines/cpus are tagged
> > correctly, in an independent way from "available for all", without
> > having to repeat all existing SysEmuTarget.
>
> Or could the 'none' machine simply report '0xffffffff' for the
> list of targets so it includes everything today & in the future,
> or specialize "0" to mean everything ?
I think for is_avaible give a
bool target_is_any(const TargetInfo *ti)
{
    (void)ti;
    return true;
}
is enough. then we iterate the target list we will found every target
support for it.



>
>
> > > eg this example from x86 world:
> > >
> > >   $ qemu-system-x86_64 -M microvm -device xen-disk
> > >   qemu-system-x86_64: -device xen-disk: No 'xen-bus' bus found for de=
vice 'xen-disk'
> > >
> > >   $ qemu-system-x86_64 -M isapc -device virtio-net-pci
> > >   qemu-system-x86_64: -device virtio-net-pci: No 'PCI' bus found for =
device 'virtio-net-pci'
> > >
> > > Hopefully most devices have sane error reporting when they
> > > find a dependancy they have is not satisfied by the machine,
> > > but if some end up asserting with crashes that's not a
> > > blocker. Those asserts can be turned into pretty error
> > > messages at our leisure by whomever cares about improving
> > > error diagnosis.
> > >
> >
> > Fine for me. I am a bit skeptical this will be possible to catch all
> > issues, but let's try!
>
> I'm confident that we will find badly behaviour devices,
> but we don't need to fix it all upfront, and they would
> arguably be considered buggy already today.
>
> > >>> A --target option (or similar -machine name,target=3Dxxx) could
> > >>> be used to dis-ambiguate between 'virt' machines if keeping
> > >>> their user facing machine names as-is, or it could be used as
> > >>> a way to be more explicit about the 32-bit vs 64-bit choice
> > >>> and sanity checked against the CPU model choice.
> > >>>
> > >>
> > >> We could also not register them as virt if more than one target is
> > >> detected, so people have to call explicitly aarch64-virt.
> > >> Would that be a possible way to move forward?
> > >
> > > Yes, we could diverge in the naming of the machines for the
> > > existing binary, vs the new multi-binary, and that could well
> > > be the sanest & simplest option in fact.
> > >
> >
> > So, for existing binary: -M virt works as before.
>
> Yes.
>
>
> > For new multi binary:
> > $ qemu-system -M virt:
> > Multiple machines were found, select one among:
> > - aarch64-virt
> > - riscv64-virt
> >
> > Does it matches what you would expect?
>
>
> One idea I had was that when define the 'virt' class type we could
> have a way to identify whether it is linked into the traditional
> binaries, or linked into the multi-target binary, and from
> that choose what name to register it under. eg
>
>   "extern bool multi_target;"

This idea already resolved,  see commit
https://gitlab.com/lygstate-qemu/qemu/-/commit/3342c04451bb21174e6bd53a7040=
e4929008b9d0
The idea is
bool target_combined_binary(void)
{
    return true;
}
for multi-target binary, and stub for single-target binary
for single-target binary
bool target_combined_binary(void)
{
    return false;
}

>
> and have two .c files, one setting it 'true' and one 'false',
> and link each to the respective binaries. So we know statically
> before main() has even run, what mode this binary is intended
> to operate in.
>
> > Also, for compatibility with existing binaries, should we accept -M
> > $arch-virt also? I feel like it does not hurt and would make thing
> > simpler to switch between existing and new binary.
>
> Yes, that's another viable option. Always register '$arch-virt' and
> only register 'virt' for traditional binaries.
Oh, I see, for single-target binary, the "virt" is QOM name, and for
multi-target binary.
"$arch-virt" is the QOM name? So this series needs to consider this. made s=
ense.
>
>
> With regards,
> Daniel
> --
> |: https://berrange.com       ~~        https://hachyderm.io/@berrange :|
> |: https://libvirt.org          ~~          https://entangle-photo.org :|
> |: https://pixelfed.art/berrange   ~~    https://fstop138.berrange.com :|
>


--=20
         =E6=AD=A4=E8=87=B4
=E7=A4=BC
=E7=BD=97=E5=8B=87=E5=88=9A
Yours
    sincerely,
Yonggang Luo

