#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Apr 25 16:43:55 2024
# Process ID: 33352
# Current directory: C:/Users/iqbal.ha/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log AES_PowerMon_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source AES_PowerMon_wrapper.tcl -notrace
# Log file: C:/Users/iqbal.ha/project_1/project_1.runs/impl_1/AES_PowerMon_wrapper.vdi
# Journal file: C:/Users/iqbal.ha/project_1/project_1.runs/impl_1\vivado.jou
# Running On: WFXA4BB6DBB3E15, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 16881 MB
#-----------------------------------------------------------
source AES_PowerMon_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/iqbal.ha'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/iqbal.ha' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/iqbal.ha/project_1/project_1.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top AES_PowerMon_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_Power_Monitor_0_0/AES_PowerMon_Power_Monitor_0_0.dcp' for cell 'AES_PowerMon_i/Power_Monitor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_aes_0_0/AES_PowerMon_aes_0_0.dcp' for cell 'AES_PowerMon_i/aes_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_axi_dma_0/AES_PowerMon_axi_dma_0.dcp' for cell 'AES_PowerMon_i/axi_dma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_processing_system7_0_0/AES_PowerMon_processing_system7_0_0.dcp' for cell 'AES_PowerMon_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_rst_ps7_0_100M_0/AES_PowerMon_rst_ps7_0_100M_0.dcp' for cell 'AES_PowerMon_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_auto_pc_0/AES_PowerMon_auto_pc_0.dcp' for cell 'AES_PowerMon_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_auto_pc_1/AES_PowerMon_auto_pc_1.dcp' for cell 'AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_xbar_0/AES_PowerMon_xbar_0.dcp' for cell 'AES_PowerMon_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_auto_pc_2/AES_PowerMon_auto_pc_2.dcp' for cell 'AES_PowerMon_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.282 . Memory (MB): peak = 1638.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 999 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_axi_dma_0/AES_PowerMon_axi_dma_0.xdc] for cell 'AES_PowerMon_i/axi_dma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_axi_dma_0/AES_PowerMon_axi_dma_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_axi_dma_0/AES_PowerMon_axi_dma_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_axi_dma_0/AES_PowerMon_axi_dma_0.xdc:61]
Finished Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_axi_dma_0/AES_PowerMon_axi_dma_0.xdc] for cell 'AES_PowerMon_i/axi_dma/U0'
Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_processing_system7_0_0/AES_PowerMon_processing_system7_0_0.xdc] for cell 'AES_PowerMon_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_processing_system7_0_0/AES_PowerMon_processing_system7_0_0.xdc] for cell 'AES_PowerMon_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_rst_ps7_0_100M_0/AES_PowerMon_rst_ps7_0_100M_0_board.xdc] for cell 'AES_PowerMon_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_rst_ps7_0_100M_0/AES_PowerMon_rst_ps7_0_100M_0_board.xdc] for cell 'AES_PowerMon_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_rst_ps7_0_100M_0/AES_PowerMon_rst_ps7_0_100M_0.xdc] for cell 'AES_PowerMon_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_rst_ps7_0_100M_0/AES_PowerMon_rst_ps7_0_100M_0.xdc] for cell 'AES_PowerMon_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_Power_Monitor_0_0/Power_Monitor/Power_Monitor.srcs/constrs_1/new/Power_Monitor_Const.xdc] for cell 'AES_PowerMon_i/Power_Monitor_0/inst'
CRITICAL WARNING: [Designutils 20-1307] Command 'DRC' is not supported in the xdc constraint file. [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_Power_Monitor_0_0/Power_Monitor/Power_Monitor.srcs/constrs_1/new/Power_Monitor_Const.xdc:1]
Finished Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_Power_Monitor_0_0/Power_Monitor/Power_Monitor.srcs/constrs_1/new/Power_Monitor_Const.xdc] for cell 'AES_PowerMon_i/Power_Monitor_0/inst'
Parsing XDC File [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc]
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line78/LUT1_inst'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line77/out_INST_0'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line78/LUT1_inst'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line77/out_INST_0'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line78/LUT1_inst'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line77/out_INST_0'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line78/LUT1_inst'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line77/out_INST_0'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line78/LUT1_inst'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line77/out_INST_0'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line78/LUT1_inst'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line77/out_INST_0'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line78/LUT1_inst'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line77/out_INST_0'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line78/LUT1_inst'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line77/out_INST_0'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line78/LUT1_inst'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line77/out_INST_0'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line78/LUT1_inst'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line77/out_INST_0'. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/iqbal.ha/project_1/project_1.srcs/constrs_1/new/BingBong.xdc]
Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_axi_dma_0/AES_PowerMon_axi_dma_0_clocks.xdc] for cell 'AES_PowerMon_i/axi_dma/U0'
Finished Parsing XDC File [c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_axi_dma_0/AES_PowerMon_axi_dma_0_clocks.xdc] for cell 'AES_PowerMon_i/axi_dma/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1638.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 24 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

20 Infos, 24 Warnings, 21 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1638.191 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2039.340 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1350bf16d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2039.340 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2039.340 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line78/LUT1_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[10] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[17] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[18] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[19] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line78/LUT1_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[0] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[10] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[11] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[14] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line78/LUT1_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[20] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[24] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[21] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[26] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line78/LUT1_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[18] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[12] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[11] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[19] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line78/LUT1_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[0] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[17] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[25] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[15] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[19] {FDCE}
WARNING: [Place 30-568] A LUT 'AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line78/LUT1_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[13] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[15] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[14] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[0] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[10] {FDCE}
WARNING: [Place 30-568] A LUT 'AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line78/LUT1_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[21] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[23] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[26] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[29] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line78/LUT1_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[16] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[22] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[21] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[2] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[6] {FDCE}
WARNING: [Place 30-568] A LUT 'AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line78/LUT1_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[12] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[0] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[11] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[14] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[17] {FDCE}
WARNING: [Place 30-568] A LUT 'AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line78/LUT1_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[19] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[23] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[21] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[24] {FDCE}
	AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[31] {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6567ab3e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2039.340 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 124b49447

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 124b49447

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2042.480 ; gain = 3.141
Phase 1 Placer Initialization | Checksum: 124b49447

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1494d2008

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ec20d3b8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ec20d3b8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 555 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 216 nets or LUTs. Breaked 0 LUT, combined 216 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2042.480 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            216  |                   216  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            216  |                   216  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 15020a9ab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2042.480 ; gain = 3.141
Phase 2.4 Global Placement Core | Checksum: 1779561eb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2042.480 ; gain = 3.141
Phase 2 Global Placement | Checksum: 1779561eb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1caaf1d9e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b4a536cb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13678e1ff

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e80f1b58

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fce67ddb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b316cd32

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13c91ab46

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2042.480 ; gain = 3.141
Phase 3 Detail Placement | Checksum: 13c91ab46

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2042.480 ; gain = 3.141

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 566843d6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.533 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 6b8485f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 2082.766 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 7c0273a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.492 . Memory (MB): peak = 2082.766 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 566843d6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2082.766 ; gain = 43.426

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.533. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 74121de7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2082.766 ; gain = 43.426

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2082.766 ; gain = 43.426
Phase 4.1 Post Commit Optimization | Checksum: 74121de7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2082.766 ; gain = 43.426

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 74121de7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2082.766 ; gain = 43.426

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 74121de7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2082.766 ; gain = 43.426
Phase 4.3 Placer Reporting | Checksum: 74121de7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2082.766 ; gain = 43.426

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2082.766 ; gain = 0.000

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2082.766 ; gain = 43.426
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c26546da

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2082.766 ; gain = 43.426
Ending Placer Task | Checksum: 966fc0a0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2082.766 ; gain = 43.426
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 34 Warnings, 21 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 2082.766 ; gain = 444.574
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.860 . Memory (MB): peak = 2090.094 ; gain = 7.328
INFO: [Common 17-1381] The checkpoint 'C:/Users/iqbal.ha/project_1/project_1.runs/impl_1/AES_PowerMon_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file AES_PowerMon_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2090.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file AES_PowerMon_wrapper_utilization_placed.rpt -pb AES_PowerMon_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file AES_PowerMon_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2090.094 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1ec999db ConstDB: 0 ShapeSum: 77a626c5 RouteDB: 0
Post Restoration Checksum: NetGraph: 3630f71d NumContArr: f4a6e125 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 12ad7d842

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2232.473 ; gain = 104.801

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12ad7d842

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.637 ; gain = 110.965

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12ad7d842

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.637 ; gain = 110.965
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17778b4b8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2263.418 ; gain = 135.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.615  | TNS=0.000  | WHS=-0.356 | THS=-147.381|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.020555 %
  Global Horizontal Routing Utilization  = 0.0164807 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15177
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15177
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 22

Phase 2 Router Initialization | Checksum: 18a7225ff

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2278.402 ; gain = 150.730

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18a7225ff

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2278.402 ; gain = 150.730
Phase 3 Initial Routing | Checksum: 1759bc435

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 2278.402 ; gain = 150.730

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1575
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.653  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15e676df8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 2278.402 ; gain = 150.730

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.653  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13f90c7c8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2278.402 ; gain = 150.730
Phase 4 Rip-up And Reroute | Checksum: 13f90c7c8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2278.402 ; gain = 150.730

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1beef657b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2278.402 ; gain = 150.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.689  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1beef657b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2278.402 ; gain = 150.730

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1beef657b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2278.402 ; gain = 150.730
Phase 5 Delay and Skew Optimization | Checksum: 1beef657b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2278.402 ; gain = 150.730

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a8b8d783

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2278.402 ; gain = 150.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.689  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1babaaecb

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2278.402 ; gain = 150.730
Phase 6 Post Hold Fix | Checksum: 1babaaecb

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2278.402 ; gain = 150.730

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.70493 %
  Global Horizontal Routing Utilization  = 3.33604 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 133ea22fd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2278.402 ; gain = 150.730

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 133ea22fd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 2278.402 ; gain = 150.730

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f381fbcf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2278.402 ; gain = 150.730

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.689  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f381fbcf

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2278.402 ; gain = 150.730
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2278.402 ; gain = 150.730

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 34 Warnings, 21 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 2278.402 ; gain = 188.309
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.986 . Memory (MB): peak = 2293.758 ; gain = 15.355
INFO: [Common 17-1381] The checkpoint 'C:/Users/iqbal.ha/project_1/project_1.runs/impl_1/AES_PowerMon_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file AES_PowerMon_wrapper_drc_routed.rpt -pb AES_PowerMon_wrapper_drc_routed.pb -rpx AES_PowerMon_wrapper_drc_routed.rpx
Command: report_drc -file AES_PowerMon_wrapper_drc_routed.rpt -pb AES_PowerMon_wrapper_drc_routed.pb -rpx AES_PowerMon_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/iqbal.ha/project_1/project_1.runs/impl_1/AES_PowerMon_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file AES_PowerMon_wrapper_methodology_drc_routed.rpt -pb AES_PowerMon_wrapper_methodology_drc_routed.pb -rpx AES_PowerMon_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file AES_PowerMon_wrapper_methodology_drc_routed.rpt -pb AES_PowerMon_wrapper_methodology_drc_routed.pb -rpx AES_PowerMon_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/iqbal.ha/project_1/project_1.runs/impl_1/AES_PowerMon_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file AES_PowerMon_wrapper_power_routed.rpt -pb AES_PowerMon_wrapper_power_summary_routed.pb -rpx AES_PowerMon_wrapper_power_routed.rpx
Command: report_power -file AES_PowerMon_wrapper_power_routed.rpt -pb AES_PowerMon_wrapper_power_summary_routed.pb -rpx AES_PowerMon_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
82 Infos, 35 Warnings, 21 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file AES_PowerMon_wrapper_route_status.rpt -pb AES_PowerMon_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file AES_PowerMon_wrapper_timing_summary_routed.rpt -pb AES_PowerMon_wrapper_timing_summary_routed.pb -rpx AES_PowerMon_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file AES_PowerMon_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file AES_PowerMon_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file AES_PowerMon_wrapper_bus_skew_routed.rpt -pb AES_PowerMon_wrapper_bus_skew_routed.pb -rpx AES_PowerMon_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <AES_PowerMon_i/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <AES_PowerMon_i/axi_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force AES_PowerMon_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line78/LUT1_inst, and AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line77/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line78/LUT1_inst, and AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line77/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line78/LUT1_inst, and AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line77/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line78/LUT1_inst, and AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line77/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line78/LUT1_inst, and AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line77/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line78/LUT1_inst, and AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line77/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line78/LUT1_inst, and AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line77/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line78/LUT1_inst, and AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line77/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line78/LUT1_inst, and AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line77/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line78/LUT1_inst, and AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line77/out_INST_0.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell AES_PowerMon_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin AES_PowerMon_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell AES_PowerMon_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin AES_PowerMon_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[0], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[10], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[11], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[12], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[13], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[14], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[15], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[16], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[17], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[18], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[19], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[1], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[20], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[21], AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[0], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[10], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[11], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[12], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[13], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[14], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[15], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[16], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[17], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[18], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[19], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[1], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[20], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[21], AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[0], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[10], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[11], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[12], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[13], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[14], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[15], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[16], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[17], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[18], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[19], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[1], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[20], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[21], AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[0], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[10], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[11], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[12], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[13], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[14], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[15], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[16], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[17], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[18], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[19], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[1], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[20], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[21], AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[0], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[10], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[11], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[12], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[13], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[14], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[15], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[16], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[17], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[18], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[19], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[1], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[20], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[21], AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[0], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[10], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[11], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[12], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[13], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[14], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[15], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[16], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[17], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[18], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[19], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[1], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[20], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[21], AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[0], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[10], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[11], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[12], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[13], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[14], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[15], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[16], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[17], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[18], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[19], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[1], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[20], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[21], AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[0], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[10], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[11], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[12], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[13], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[14], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[15], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[16], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[17], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[18], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[19], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[1], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[20], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[21], AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[0], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[10], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[11], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[12], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[13], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[14], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[15], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[16], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[17], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[18], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[19], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[1], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[20], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[21], AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[0], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[10], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[11], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[12], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[13], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[14], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[15], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[16], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[17], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[18], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[19], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[1], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[20], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[21], AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[0] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[1] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[2] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[3] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[4] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[5] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[6] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[7] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[0] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[1] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[2] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[3] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 3909 net(s) have no routable loads. The problem bus(es) and/or net(s) are AES_PowerMon_i/processing_system7_0/inst/ENET0_MDIO_T_n, AES_PowerMon_i/processing_system7_0/inst/ENET1_MDIO_T_n, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_1, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_2, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_3, AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_1... and (the first 15 of 3638 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 46 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./AES_PowerMon_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2847.051 ; gain = 468.539
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 16:46:03 2024...
