
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036323                       # Number of seconds simulated
sim_ticks                                 36322807518                       # Number of ticks simulated
final_tick                               565887187455                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120824                       # Simulator instruction rate (inst/s)
host_op_rate                                   152585                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1326772                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907560                       # Number of bytes of host memory used
host_seconds                                 27376.84                       # Real time elapsed on the host
sim_insts                                  3307775051                       # Number of instructions simulated
sim_ops                                    4177296677                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2173824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1133056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2219008                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5530496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1727232                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1727232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16983                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8852                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17336                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 43207                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13494                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13494                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59847356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31194064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     61091313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               152259596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35240                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             126862                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47552271                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47552271                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47552271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59847356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31194064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     61091313                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              199811867                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87105055                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31006344                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25443093                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2010032                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12823502                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12079486                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159340                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31958897                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169965104                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31006344                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15238826                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36545490                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10774610                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7568355                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15636424                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       804132                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84806190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.463941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48260700     56.91%     56.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649851      4.30%     61.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194954      3.77%     64.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3426817      4.04%     69.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3028092      3.57%     72.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1568764      1.85%     74.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1020358      1.20%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2694369      3.18%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962285     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84806190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355965                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951266                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33636608                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7136786                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34749738                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       556062                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8726987                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5071704                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6761                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201662027                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51129                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8726987                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35294641                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3491586                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       902634                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33613032                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2777302                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194868405                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         7517                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1759201                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       745524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           35                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270575995                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908570518                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908570518                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102316731                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33579                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17547                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7304607                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19259210                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10021896                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240170                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3022053                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183824487                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33552                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147646924                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284094                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61002650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186494793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1508                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84806190                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.740992                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908868                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30649004     36.14%     36.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17903219     21.11%     57.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11864454     13.99%     71.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7607420      8.97%     80.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7567112      8.92%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4432918      5.23%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3372785      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       751435      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       657843      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84806190                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084991     69.86%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        207579     13.37%     83.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260444     16.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121476088     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2010043      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15696565     10.63%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8448206      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147646924                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695044                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1553055                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010519                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381937183                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244861716                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143503330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149199979                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260592                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7047081                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          380                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1051                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2280223                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          570                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8726987                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2742510                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162690                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183858039                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       294378                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19259210                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10021896                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17530                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116001                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6659                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1051                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1222587                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1133869                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2356456                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145066244                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14765622                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580676                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22968192                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20571258                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8202570                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665417                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143646902                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143503330                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93637479                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261634818                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647474                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357894                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61440271                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033981                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76079203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609138                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.167987                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30780568     40.46%     40.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450893     26.88%     67.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8378440     11.01%     78.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4289850      5.64%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3676271      4.83%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1797591      2.36%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1992420      2.62%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008322      1.33%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3704848      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76079203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3704848                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256236546                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376459486                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2298865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871051                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871051                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.148039                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.148039                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       654892303                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196820470                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189066867                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87105055                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31360254                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25524429                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2095726                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13374588                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12359350                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3230014                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92469                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34675261                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171279648                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31360254                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15589364                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35994329                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10755710                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5785510                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16949951                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       841926                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85079230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.479699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49084901     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1946957      2.29%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2533415      2.98%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3814675      4.48%     67.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3696918      4.35%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2813686      3.31%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1673506      1.97%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2505483      2.94%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17009689     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85079230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360028                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966357                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35818519                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5667697                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34698241                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       270914                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8623858                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5308424                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204934598                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8623858                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37717245                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1034213                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1873394                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33026028                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2804486                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     198971297                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          887                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1211473                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       881020                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           52                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    277249159                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    926656196                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    926656196                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172363178                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104885881                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42195                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23824                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7927701                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18448427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9773153                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       189867                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3164981                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184922156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40125                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148960338                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       278897                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60143123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    182888701                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6473                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85079230                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.750843                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897028                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29765344     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18630979     21.90%     56.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12020352     14.13%     71.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8214495      9.66%     80.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7679122      9.03%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4094782      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3017473      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       903530      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       753153      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85079230                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         733146     69.18%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        150890     14.24%     83.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175746     16.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123946224     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2104390      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16826      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14710092      9.88%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8182806      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148960338                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.710123                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1059787                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384338584                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    245106223                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144775631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150020125                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       502892                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7074571                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2298                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          853                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2483054                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          441                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8623858                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         606481                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98271                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184962286                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1269721                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18448427                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9773153                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23299                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74471                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          853                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1284171                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2464274                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146107798                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13844531                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2852534                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21845247                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20464968                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8000716                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.677374                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144814099                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144775631                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93019917                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261208118                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.662081                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356114                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100943898                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124064254                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60898234                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2130348                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76455372                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150841                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29657850     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21884936     28.62%     67.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8062546     10.55%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4614987      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3852374      5.04%     89.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1894034      2.48%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1885952      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       807657      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3795036      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76455372                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100943898                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124064254                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18663949                       # Number of memory references committed
system.switch_cpus1.commit.loads             11373853                       # Number of loads committed
system.switch_cpus1.commit.membars              16826                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17793787                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111827009                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2531425                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3795036                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257622824                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          378553421                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2025825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100943898                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124064254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100943898                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862906                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862906                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.158875                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.158875                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657494531                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199969268                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189261088                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33652                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87105055                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30628665                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24889682                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2090410                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13016163                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11969935                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3236135                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88703                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30754371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169837494                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30628665                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15206070                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37367717                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11226020                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7028562                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15064412                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       900695                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84239494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.491141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.298875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46871777     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3278820      3.89%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2659592      3.16%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6449427      7.66%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1756501      2.09%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2252681      2.67%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1619878      1.92%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          909083      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18441735     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84239494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.351629                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.949801                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32175043                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6842216                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35932617                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       243159                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9046450                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5234630                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42735                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203075004                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        86320                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9046450                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34531625                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1460912                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1905458                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33763715                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3531326                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     195898013                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        30805                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1466058                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1097043                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1080                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    274217525                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    914577765                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    914577765                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168207836                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106009605                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40491                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22912                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9683824                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18274106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9307322                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146798                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3027078                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185292323                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39011                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147215759                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       288999                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63975240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195458704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6423                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84239494                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.747586                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.885133                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29658573     35.21%     35.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18015377     21.39%     56.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11793601     14.00%     70.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8724215     10.36%     80.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7499241      8.90%     89.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3894556      4.62%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3317539      3.94%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       625579      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       710813      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84239494                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         862066     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        174553     14.41%     85.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174453     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122654484     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2095080      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16293      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14619171      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7830731      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147215759                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.690094                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1211079                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008227                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380171086                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    249307230                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143470174                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148426838                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       552108                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7203867                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2873                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          657                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2383959                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9046450                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         621715                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81484                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185331336                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       404320                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18274106                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9307322                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22717                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72965                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          657                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1250283                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1173371                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2423654                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144879104                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13715972                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2336651                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21340507                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20436476                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7624535                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.663269                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143565685                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143470174                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93501523                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        263992568                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.647094                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354182                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98542208                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121019262                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64312957                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2094411                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75193044                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.609448                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.135175                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29629851     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20657230     27.47%     66.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8409867     11.18%     78.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4722881      6.28%     84.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3860898      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1568428      2.09%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1864272      2.48%     94.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       934645      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3544972      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75193044                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98542208                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121019262                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17993575                       # Number of memory references committed
system.switch_cpus2.commit.loads             11070228                       # Number of loads committed
system.switch_cpus2.commit.membars              16294                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17388158                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109042714                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2463744                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3544972                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256980291                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          379716687                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2865561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98542208                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121019262                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98542208                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.883937                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.883937                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.131303                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.131303                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       651781605                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198275590                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187376361                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32588                       # number of misc regfile writes
system.l20.replacements                         16993                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          677204                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27233                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.867036                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.918881                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.782316                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5824.709448                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4397.589354                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001359                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000369                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.568819                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.429452                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79296                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79296                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17755                       # number of Writeback hits
system.l20.Writeback_hits::total                17755                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79296                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79296                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79296                       # number of overall hits
system.l20.overall_hits::total                  79296                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16983                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16993                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16983                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16993                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16983                       # number of overall misses
system.l20.overall_misses::total                16993                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2229805007                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2231010202                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2229805007                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2231010202                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2229805007                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2231010202                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96279                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96289                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17755                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17755                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96279                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96289                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96279                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96289                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176394                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176479                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176394                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176479                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176394                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176479                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 131296.296708                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 131289.954805                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 131296.296708                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 131289.954805                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 131296.296708                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 131289.954805                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4214                       # number of writebacks
system.l20.writebacks::total                     4214                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16983                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16993                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16983                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16993                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16983                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16993                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2069935470                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2071046761                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2069935470                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2071046761                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2069935470                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2071046761                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176394                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176479                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176394                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176479                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176394                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176479                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121882.792793                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121876.464485                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121882.792793                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121876.464485                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121882.792793                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121876.464485                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8865                       # number of replacements
system.l21.tagsinuse                     10239.980380                       # Cycle average of tags in use
system.l21.total_refs                          555956                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19105                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.100026                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          558.742149                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.817845                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3776.185106                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5897.235281                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.054565                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000763                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.368768                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.575902                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        43823                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  43823                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25619                       # number of Writeback hits
system.l21.Writeback_hits::total                25619                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        43823                       # number of demand (read+write) hits
system.l21.demand_hits::total                   43823                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        43823                       # number of overall hits
system.l21.overall_hits::total                  43823                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8848                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8861                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8852                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8865                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8852                       # number of overall misses
system.l21.overall_misses::total                 8865                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1711915                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1103906796                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1105618711                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       433089                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       433089                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1711915                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1104339885                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1106051800                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1711915                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1104339885                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1106051800                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52671                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52684                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25619                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25619                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52675                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52688                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52675                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52688                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.167986                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168191                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168049                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168255                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168049                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168255                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 131685.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 124763.426311                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 124773.582101                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 108272.250000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 108272.250000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 131685.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 124755.974356                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 124766.136492                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 131685.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 124755.974356                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 124766.136492                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5939                       # number of writebacks
system.l21.writebacks::total                     5939                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8848                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8861                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8852                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8865                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8852                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8865                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1590625                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1020440391                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1022031016                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       395769                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       395769                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1590625                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1020836160                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1022426785                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1590625                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1020836160                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1022426785                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167986                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168191                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168049                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168255                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168049                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168255                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 122355.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 115330.062274                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 115340.369710                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 98942.250000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 98942.250000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 122355.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 115322.657027                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 115332.970671                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 122355.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 115322.657027                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 115332.970671                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17349                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          765215                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29637                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.819584                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          403.402686                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.445965                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3809.664108                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.202951                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8065.284289                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032829                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000769                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.310031                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000017                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.656355                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        54372                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  54372                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20336                       # number of Writeback hits
system.l22.Writeback_hits::total                20336                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        54372                       # number of demand (read+write) hits
system.l22.demand_hits::total                   54372                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        54372                       # number of overall hits
system.l22.overall_hits::total                  54372                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17336                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17349                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17336                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17349                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17336                       # number of overall misses
system.l22.overall_misses::total                17349                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1511674                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2287967197                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2289478871                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1511674                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2287967197                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2289478871                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1511674                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2287967197                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2289478871                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71708                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71721                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20336                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20336                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71708                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71721                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71708                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71721                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.241758                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.241896                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.241758                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.241896                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.241758                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.241896                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 116282.615385                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 131977.803242                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 131966.042481                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 116282.615385                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 131977.803242                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 131966.042481                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 116282.615385                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 131977.803242                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 131966.042481                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3341                       # number of writebacks
system.l22.writebacks::total                     3341                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17336                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17349                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17336                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17349                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17336                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17349                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1388498                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2124617117                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2126005615                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1388498                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2124617117                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2126005615                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1388498                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2124617117                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2126005615                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241758                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.241896                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.241758                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.241896                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.241758                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.241896                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 106807.538462                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 122555.209795                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 122543.409707                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 106807.538462                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 122555.209795                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 122543.409707                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 106807.538462                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 122555.209795                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 122543.409707                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997700                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015644074                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846625.589091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997700                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15636413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15636413                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15636413                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15636413                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15636413                       # number of overall hits
system.cpu0.icache.overall_hits::total       15636413                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15636424                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15636424                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15636424                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15636424                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15636424                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15636424                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96279                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191863884                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96535                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1987.505920                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490211                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509789                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915977                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084023                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11599872                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11599872                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16748                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16748                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19309292                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19309292                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19309292                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19309292                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       361161                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       361161                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       361266                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        361266                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       361266                       # number of overall misses
system.cpu0.dcache.overall_misses::total       361266                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15028577729                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15028577729                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8309076                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8309076                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15036886805                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15036886805                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15036886805                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15036886805                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11961033                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11961033                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19670558                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19670558                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19670558                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19670558                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030195                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030195                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018366                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018366                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018366                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018366                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41611.851028                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41611.851028                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79134.057143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79134.057143                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41622.756653                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41622.756653                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41622.756653                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41622.756653                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17755                       # number of writebacks
system.cpu0.dcache.writebacks::total            17755                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       264882                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       264882                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       264987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       264987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       264987                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       264987                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96279                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96279                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96279                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96279                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96279                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96279                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2930548654                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2930548654                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2930548654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2930548654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2930548654                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2930548654                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008049                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008049                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004895                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004895                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004895                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004895                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30438.087787                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30438.087787                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30438.087787                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30438.087787                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30438.087787                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30438.087787                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996880                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020173356                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056801.120968                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996880                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16949935                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16949935                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16949935                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16949935                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16949935                       # number of overall hits
system.cpu1.icache.overall_hits::total       16949935                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2271248                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2271248                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2271248                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2271248                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2271248                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2271248                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16949951                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16949951                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16949951                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16949951                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16949951                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16949951                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       141953                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       141953                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       141953                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       141953                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       141953                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       141953                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1725391                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1725391                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1725391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1725391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1725391                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1725391                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132722.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132722.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52675                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174291082                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52931                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3292.797831                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.227208                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.772792                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911044                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088956                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10536619                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10536619                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7250693                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7250693                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17783                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17783                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16826                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16826                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17787312                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17787312                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17787312                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17787312                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133115                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133115                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4739                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4739                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137854                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137854                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137854                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137854                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6541563954                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6541563954                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    484289959                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    484289959                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7025853913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7025853913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7025853913                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7025853913                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10669734                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10669734                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7255432                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7255432                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17925166                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17925166                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17925166                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17925166                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012476                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000653                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007691                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007691                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007691                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007691                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49142.200008                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49142.200008                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 102192.437012                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102192.437012                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50965.905327                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50965.905327                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50965.905327                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50965.905327                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1961964                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 81748.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25619                       # number of writebacks
system.cpu1.dcache.writebacks::total            25619                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80444                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80444                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4735                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4735                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85179                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85179                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85179                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85179                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52671                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52671                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52675                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52675                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1471636156                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1471636156                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       437089                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       437089                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1472073245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1472073245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1472073245                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1472073245                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002939                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002939                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27940.159784                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27940.159784                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 109272.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109272.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27946.335928                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27946.335928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27946.335928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27946.335928                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996748                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020145150                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056744.254032                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996748                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15064395                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15064395                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15064395                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15064395                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15064395                       # number of overall hits
system.cpu2.icache.overall_hits::total       15064395                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2033227                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2033227                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2033227                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2033227                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2033227                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2033227                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15064412                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15064412                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15064412                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15064412                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15064412                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15064412                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 119601.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 119601.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 119601.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 119601.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 119601.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 119601.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1554684                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1554684                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1554684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1554684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1554684                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1554684                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 119591.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 119591.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 119591.076923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71708                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181078411                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71964                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2516.236049                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.706426                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.293574                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901197                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098803                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10415492                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10415492                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6890760                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6890760                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22305                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22305                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16294                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16294                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17306252                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17306252                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17306252                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17306252                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156877                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156877                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       156877                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        156877                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       156877                       # number of overall misses
system.cpu2.dcache.overall_misses::total       156877                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8528407549                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8528407549                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8528407549                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8528407549                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8528407549                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8528407549                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10572369                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10572369                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6890760                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6890760                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16294                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16294                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17463129                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17463129                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17463129                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17463129                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014838                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014838                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008983                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008983                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008983                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008983                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 54363.657827                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54363.657827                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 54363.657827                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54363.657827                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 54363.657827                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54363.657827                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20336                       # number of writebacks
system.cpu2.dcache.writebacks::total            20336                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85169                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85169                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85169                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85169                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85169                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85169                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71708                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71708                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71708                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71708                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71708                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71708                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2717671329                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2717671329                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2717671329                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2717671329                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2717671329                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2717671329                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37899.137181                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37899.137181                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37899.137181                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37899.137181                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37899.137181                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37899.137181                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
