\hypertarget{group__I2C__OAR2__Register__Bit__Definitions}{}\doxysection{I2C OAR2 Register Bit Definitions}
\label{group__I2C__OAR2__Register__Bit__Definitions}\index{I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}}
Collaboration diagram for I2C OAR2 Register Bit Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=319pt]{group__I2C__OAR2__Register__Bit__Definitions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_gabd1b7689ba1197bb496f7b0042e59ac9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Bit definitions for the I2\+C\+\_\+\+OAR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_gabd1b7689ba1197bb496f7b0042e59ac9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}}~\mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga809d88f42d6572f85dd75ab2bb92b243}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga809d88f42d6572f85dd75ab2bb92b243}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_gadd3d8fd1de1f16d051efb52dd3d657c4}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}}~\mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__OAR2__Register__Bit__Definitions_gadd3d8fd1de1f16d051efb52dd3d657c4}\label{group__I2C__OAR2__Register__Bit__Definitions_gadd3d8fd1de1f16d051efb52dd3d657c4}} 
\index{I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}!I2C\_OAR2\_ADD2@{I2C\_OAR2\_ADD2}}
\index{I2C\_OAR2\_ADD2@{I2C\_OAR2\_ADD2}!I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_OAR2\_ADD2}{I2C\_OAR2\_ADD2}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR2\+\_\+\+ADD2~\mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}}

Second Address bit \mbox{\Hypertarget{group__I2C__OAR2__Register__Bit__Definitions_ga18d179042a15bdc94dd4477b990082c5}\label{group__I2C__OAR2__Register__Bit__Definitions_ga18d179042a15bdc94dd4477b990082c5}} 
\index{I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}!I2C\_OAR2\_ADD2\_Msk@{I2C\_OAR2\_ADD2\_Msk}}
\index{I2C\_OAR2\_ADD2\_Msk@{I2C\_OAR2\_ADD2\_Msk}!I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_OAR2\_ADD2\_Msk}{I2C\_OAR2\_ADD2\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga809d88f42d6572f85dd75ab2bb92b243}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos}})}

Bit mask for Second Address bit \mbox{\Hypertarget{group__I2C__OAR2__Register__Bit__Definitions_ga809d88f42d6572f85dd75ab2bb92b243}\label{group__I2C__OAR2__Register__Bit__Definitions_ga809d88f42d6572f85dd75ab2bb92b243}} 
\index{I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}!I2C\_OAR2\_ADD2\_Pos@{I2C\_OAR2\_ADD2\_Pos}}
\index{I2C\_OAR2\_ADD2\_Pos@{I2C\_OAR2\_ADD2\_Pos}!I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_OAR2\_ADD2\_Pos}{I2C\_OAR2\_ADD2\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos~(1U)}

Position of Second Address bit \mbox{\Hypertarget{group__I2C__OAR2__Register__Bit__Definitions_gab83ed1ee64439cb2734a708445f37e94}\label{group__I2C__OAR2__Register__Bit__Definitions_gab83ed1ee64439cb2734a708445f37e94}} 
\index{I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}!I2C\_OAR2\_ENDUAL@{I2C\_OAR2\_ENDUAL}}
\index{I2C\_OAR2\_ENDUAL@{I2C\_OAR2\_ENDUAL}!I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_OAR2\_ENDUAL}{I2C\_OAR2\_ENDUAL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL~\mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}}

Dual Addressing Mode Enable \mbox{\Hypertarget{group__I2C__OAR2__Register__Bit__Definitions_ga28fa608f2cec586e6bdb98ae510022d9}\label{group__I2C__OAR2__Register__Bit__Definitions_ga28fa608f2cec586e6bdb98ae510022d9}} 
\index{I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}!I2C\_OAR2\_ENDUAL\_Msk@{I2C\_OAR2\_ENDUAL\_Msk}}
\index{I2C\_OAR2\_ENDUAL\_Msk@{I2C\_OAR2\_ENDUAL\_Msk}!I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_OAR2\_ENDUAL\_Msk}{I2C\_OAR2\_ENDUAL\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__OAR2__Register__Bit__Definitions_gabd1b7689ba1197bb496f7b0042e59ac9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos}})}

Bit mask for Dual Addressing Mode Enable \mbox{\Hypertarget{group__I2C__OAR2__Register__Bit__Definitions_gabd1b7689ba1197bb496f7b0042e59ac9}\label{group__I2C__OAR2__Register__Bit__Definitions_gabd1b7689ba1197bb496f7b0042e59ac9}} 
\index{I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}!I2C\_OAR2\_ENDUAL\_Pos@{I2C\_OAR2\_ENDUAL\_Pos}}
\index{I2C\_OAR2\_ENDUAL\_Pos@{I2C\_OAR2\_ENDUAL\_Pos}!I2C OAR2 Register Bit Definitions@{I2C OAR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_OAR2\_ENDUAL\_Pos}{I2C\_OAR2\_ENDUAL\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos~(0U)}



Bit definitions for the I2\+C\+\_\+\+OAR2 register. 

Position of Dual Addressing Mode Enable bit 