
"C:/lscc/radiant/2023.1/tcltk/windows/bin/tclsh" "final_impl_1_synthesize.tcl"

cpe -f final_impl_1.cprj mypll.cprj -a iCE40UP -o final_impl_1_cpe.ldc
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Top module name (Verilog): mypll
INFO <35901018> - Z:/my_designs/final/mypll/rtl/mypll.v(11): compiling module mypll. VERI-1018
INFO <35901018> - Z:/my_designs/final/mypll/rtl/mypll.v(105): compiling module mypll_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
INFO <35901018> - C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
Last elaborated design is mypll()
Source compile complete.
INFO <35831038> - Setting top as top module.
WARNING <35831026> - No user LDC/SDC file specified in the project.
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
Analyzing Verilog file mypll.v. VERI-1482
Top module language type = VHDL.
INFO <35901018> - mypll.v(63): compiling module mypll. VERI-1018
INFO <35901018> - C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
Top module name (VHDL, mixed language): top
Source compile complete.
Starting IP constraint check for mypll.
Writing output files.
CPE Completed. final_impl_1_cpe.ldc and CPEReport.txt produced.


synthesis -f final_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec  9 01:38:41 2024


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f final_impl_1_lattice.synproj -gui -msgset Z:/my_designs/final/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = final_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is final_impl_1_cpe.ldc.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/my_designs/final (searchpath added)
-path Z:/my_designs/final/impl_1 (searchpath added)
-path Z:/my_designs/final/mypll (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = Z:/my_designs/final/mypll/rtl/mypll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/top.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/ship.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/nes.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/vga.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/ship_sprite.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/projectile.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/state.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/projectile_controller.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/start.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/game_over_sprite.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/player1_wins_sprite.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/player2_wins_sprite.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/press_start_sprite.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/shipsprite.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/tie.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/vsteroids_sprite.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/asteroid.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/asteroid_sprite.vhd
VHDL library = work
VHDL design file = Z:/my_designs/final/source/impl_1/ship_sprite_32.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file z:/my_designs/final/mypll/rtl/mypll.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file z:/my_designs/final/source/impl_1/top.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/top.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/top.vhd(5): analyzing entity top. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/top.vhd(22): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/ship.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/ship.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/ship.vhd(5): analyzing entity ship. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/ship.vhd(24): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/nes.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/nes.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/nes.vhd(6): analyzing entity nes. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/nes.vhd(25): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/pattern_gen.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/pattern_gen.vhd(5): analyzing entity pattern_gen. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/pattern_gen.vhd(40): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/vga.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/vga.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/ship_sprite.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/ship_sprite.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/ship_sprite.vhd(6): analyzing entity ship_sprite. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/ship_sprite.vhd(15): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/projectile.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/projectile.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/projectile.vhd(6): analyzing entity projectile. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/projectile.vhd(22): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/state.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/state.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/state.vhd(5): analyzing entity state_machine. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/state.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/projectile_controller.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/projectile_controller.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/projectile_controller.vhd(6): analyzing entity projectile_controller. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/projectile_controller.vhd(28): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/start.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/start.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/start.vhd(6): analyzing entity start_sprite. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/start.vhd(15): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/game_over_sprite.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/game_over_sprite.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/game_over_sprite.vhd(6): analyzing entity game_over_sprite. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/game_over_sprite.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/player1_wins_sprite.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/player1_wins_sprite.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/player1_wins_sprite.vhd(6): analyzing entity player1_wins_sprite. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/player1_wins_sprite.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/player2_wins_sprite.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/player2_wins_sprite.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/player2_wins_sprite.vhd(6): analyzing entity player2_wins_sprite. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/player2_wins_sprite.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/press_start_sprite.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/press_start_sprite.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/press_start_sprite.vhd(6): analyzing entity press_start_sprite. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/press_start_sprite.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/shipsprite.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/shipsprite.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/shipsprite.vhd(6): analyzing entity ship_spritee. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/shipsprite.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/tie.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/tie.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/tie.vhd(6): analyzing entity tie_sprite. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/tie.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/vsteroids_sprite.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/vsteroids_sprite.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/vsteroids_sprite.vhd(6): analyzing entity vsteroids_sprite. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/vsteroids_sprite.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/asteroid.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/asteroid.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/asteroid.vhd(5): analyzing entity asteroid. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/asteroid.vhd(21): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/asteroid_sprite.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/asteroid_sprite.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/asteroid_sprite.vhd(6): analyzing entity asteroid_sprite. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/asteroid_sprite.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/my_designs/final/source/impl_1/ship_sprite_32.vhd. VHDL-1481
Analyzing VHDL file z:/my_designs/final/source/impl_1/ship_sprite_32.vhd

INFO <35921012> - z:/my_designs/final/source/impl_1/ship_sprite_32.vhd(6): analyzing entity ship_sprite_32. VHDL-1012
INFO <35921010> - z:/my_designs/final/source/impl_1/ship_sprite_32.vhd(16): analyzing architecture synth. VHDL-1010
The default VHDL library search path is now "Z:/my_designs/final/impl_1". VHDL-1504
Top module language type = VHDL.
WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
Top module name (VHDL, mixed language): top
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35935049> - input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - input port sdi_i remains unconnected for this instance. VDB-5049
z:/my_designs/final/mypll/rtl/mypll.v(139): net \the_pll/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
z:/my_designs/final/mypll/rtl/mypll.v(140): net \the_pll/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \the_pll/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \the_pll/lscc_pll_inst/sdi_i. Patching with GND.
CRITICAL <35001747> - Bit 9 of Register \asteroid1/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 8 of Register \asteroid1/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \asteroid1/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \asteroid1/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \asteroid1/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \asteroid1/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register \asteroid1/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 2 of Register \asteroid1/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \asteroid1/x_velo_signal is stuck at Zero
CRITICAL <35001748> - Bit 0 of Register \asteroid1/x_velo_signal is stuck at One
CRITICAL <35001747> - Bit 9 of Register \asteroid1/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 8 of Register \asteroid1/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \asteroid1/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \asteroid1/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \asteroid1/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \asteroid1/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register \asteroid1/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 2 of Register \asteroid1/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \asteroid1/y_velo_signal is stuck at Zero
CRITICAL <35001748> - Bit 0 of Register \asteroid1/y_velo_signal is stuck at One
CRITICAL <35001747> - Bit 9 of Register \asteroid2/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 8 of Register \asteroid2/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \asteroid2/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \asteroid2/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \asteroid2/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \asteroid2/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register \asteroid2/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 2 of Register \asteroid2/x_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \asteroid2/x_velo_signal is stuck at Zero
CRITICAL <35001748> - Bit 0 of Register \asteroid2/x_velo_signal is stuck at One
CRITICAL <35001748> - Bit 9 of Register \asteroid2/y_velo_signal is stuck at One
CRITICAL <35001748> - Bit 8 of Register \asteroid2/y_velo_signal is stuck at One
CRITICAL <35001748> - Bit 7 of Register \asteroid2/y_velo_signal is stuck at One
CRITICAL <35001748> - Bit 6 of Register \asteroid2/y_velo_signal is stuck at One
CRITICAL <35001748> - Bit 5 of Register \asteroid2/y_velo_signal is stuck at One
CRITICAL <35001748> - Bit 4 of Register \asteroid2/y_velo_signal is stuck at One
CRITICAL <35001748> - Bit 3 of Register \asteroid2/y_velo_signal is stuck at One
CRITICAL <35001748> - Bit 2 of Register \asteroid2/y_velo_signal is stuck at One
CRITICAL <35001748> - Bit 1 of Register \asteroid2/y_velo_signal is stuck at One
CRITICAL <35001748> - Bit 0 of Register \asteroid2/y_velo_signal is stuck at One
CRITICAL <35001748> - Bit 9 of Register \asteroid3/x_velo_signal is stuck at One
CRITICAL <35001748> - Bit 8 of Register \asteroid3/x_velo_signal is stuck at One
CRITICAL <35001748> - Bit 7 of Register \asteroid3/x_velo_signal is stuck at One
CRITICAL <35001748> - Bit 6 of Register \asteroid3/x_velo_signal is stuck at One
CRITICAL <35001748> - Bit 5 of Register \asteroid3/x_velo_signal is stuck at One
CRITICAL <35001748> - Bit 4 of Register \asteroid3/x_velo_signal is stuck at One
CRITICAL <35001748> - Bit 3 of Register \asteroid3/x_velo_signal is stuck at One
CRITICAL <35001748> - Bit 2 of Register \asteroid3/x_velo_signal is stuck at One
CRITICAL <35001748> - Bit 1 of Register \asteroid3/x_velo_signal is stuck at One
CRITICAL <35001748> - Bit 0 of Register \asteroid3/x_velo_signal is stuck at One
CRITICAL <35001747> - Bit 9 of Register \asteroid3/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 8 of Register \asteroid3/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 7 of Register \asteroid3/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 6 of Register \asteroid3/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 5 of Register \asteroid3/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 4 of Register \asteroid3/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 3 of Register \asteroid3/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 2 of Register \asteroid3/y_velo_signal is stuck at Zero
CRITICAL <35001747> - Bit 1 of Register \asteroid3/y_velo_signal is stuck at Zero
CRITICAL <35001748> - Bit 0 of Register \asteroid3/y_velo_signal is stuck at One



WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
WARNING <35001045> - No available RAMs found.
Mapped 7 multiplier(s)


Duplicate register/latch removal. \the_patterngen/t_asteroid1_sprite/rgb_i1 is a one-to-one match with \the_patterngen/t_asteroid1_sprite/rgb_i2.
Duplicate register/latch removal. \the_patterngen/t_asteroid2_sprite/rgb_i1 is a one-to-one match with \the_patterngen/t_asteroid2_sprite/rgb_i2.
Duplicate register/latch removal. \the_patterngen/t_asteroid3_sprite/rgb_i1 is a one-to-one match with \the_patterngen/t_asteroid3_sprite/rgb_i2.
Duplicate register/latch removal. \the_patterngen/t_vsteroids_sprite/rgb_i0 is a one-to-one match with \the_patterngen/t_vsteroids_sprite/rgb_i2.
Duplicate register/latch removal. \the_patterngen/t_game_over_sprite/rgb_i0 is a one-to-one match with \the_patterngen/t_game_over_sprite/rgb_i2.
Duplicate register/latch removal. \the_patterngen/t_game_over_sprite/rgb_i5 is a one-to-one match with \the_patterngen/t_game_over_sprite/rgb_i1.
Duplicate register/latch removal. \the_patterngen/t_game_over_sprite/rgb_i4 is a one-to-one match with \the_patterngen/t_game_over_sprite/rgb_i0.
Duplicate register/latch removal. \the_patterngen/t_game_over_sprite/rgb_i3 is a one-to-one match with \the_patterngen/t_game_over_sprite/rgb_i5.
Duplicate register/latch removal. \the_patterngen/t_press_start_sprite_output/rgb_i5 is a one-to-one match with \the_patterngen/t_press_start_sprite_output/rgb_i1.
Duplicate register/latch removal. \the_patterngen/t_press_start_sprite_output/rgb_i3 is a one-to-one match with \the_patterngen/t_press_start_sprite_output/rgb_i5.
Duplicate register/latch removal. \the_patterngen/t_asteroid3_sprite/rgb_i4 is a one-to-one match with \the_patterngen/t_asteroid3_sprite/rgb_i1.
Duplicate register/latch removal. \the_patterngen/t_asteroid2_sprite/rgb_i4 is a one-to-one match with \the_patterngen/t_asteroid2_sprite/rgb_i1.
Duplicate register/latch removal. \the_patterngen/t_asteroid1_sprite/rgb_i4 is a one-to-one match with \the_patterngen/t_asteroid1_sprite/rgb_i1.
Duplicate register/latch removal. \the_patterngen/t_press_start_sprite_output/rgb_i0 is a one-to-one match with \the_patterngen/t_press_start_sprite_output/rgb_i2.
Duplicate register/latch removal. \the_patterngen/t_player1_wins_sprite/rgb_i0 is a one-to-one match with \the_patterngen/t_player1_wins_sprite/rgb_i2.
Duplicate register/latch removal. \the_patterngen/t_player2_wins_sprite/rgb_i0 is a one-to-one match with \the_patterngen/t_player2_wins_sprite/rgb_i2.
Duplicate register/latch removal. \the_patterngen/t_press_start_sprite_output/rgb_i4 is a one-to-one match with \the_patterngen/t_press_start_sprite_output/rgb_i0.
Duplicate register/latch removal. \the_patterngen/t_tie_sprite/rgb_i5 is a one-to-one match with \the_patterngen/t_tie_sprite/rgb_i1.
Duplicate register/latch removal. \the_patterngen/t_tie_sprite/rgb_i3 is a one-to-one match with \the_patterngen/t_tie_sprite/rgb_i5.
Duplicate register/latch removal. \the_patterngen/t_tie_sprite/rgb_i0 is a one-to-one match with \the_patterngen/t_tie_sprite/rgb_i2.
Duplicate register/latch removal. \the_patterngen/t_tie_sprite/rgb_i4 is a one-to-one match with \the_patterngen/t_tie_sprite/rgb_i0.
Duplicate register/latch removal. \ship1/y_position_i13 is a one-to-one match with \ship2/y_position_i13.
INFO <35002039> - Special Primitives IFD1P3AZ and OFD1P3AZ for ThunderPlus are synthesized using IOL_B.

################### Begin Area Report (top)######################
Number of register bits => 609 of 5280 (11 % )
EBR_B => 30
CCU2 => 784
FD1P3XZ => 609
HSOSC_CORE => 1
IB => 3
INV => 22
IOL_B => 2
LUT4 => 2716
MAC16 => 7
OB => 11
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 16
Number of even-length carry chains : 111

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : vsync_c, loads : 1
  Net : tnes/nes_clk_o_c, loads : 1
  Net : ext_osc_c, loads : 1
  Net : the_pll/lscc_pll_inst/clk, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : ship1/ship1_rot[3], loads : 215
  Net : ship2/ship2_rot[3], loads : 214
  Net : ship1/ship1_rot[2], loads : 201
  Net : ship2/ship2_rot[2], loads : 200
  Net : ship2/ship2_rot[4], loads : 199
  Net : ship1/ship1_rot[4], loads : 198
  Net : ship2/ship2_rot[5], loads : 190
  Net : ship1/ship1_rot[5], loads : 186
  Net : ship2/ship2_rot[1], loads : 184
  Net : ship1/ship1_rot[1], loads : 181
################### End Clock Report ##################

Peak Memory Usage: 304 MB

--------------------------------------------------------------
Total CPU Time: 15 secs 
Total REAL Time: 34 secs 
--------------------------------------------------------------


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o final_impl_1_syn.udb final_impl_1.vm -ldc Z:/my_designs/final/impl_1/final_impl_1.ldc
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.1.0.43.3
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o final_impl_1_syn.udb -ldc Z:/my_designs/final/impl_1/final_impl_1.ldc -gui -msgset Z:/my_designs/final/promote.xml final_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'final_impl_1.vm' ...
CPU Time to convert: 0.65625
REAL Time to convert: 1
convert PEAK Memory Usage: 67 MB
convert CURRENT Memory Usage: 61 MB
Reading constraint file 'Z:/my_designs/final/impl_1/final_impl_1.ldc' ...
Removing unused logic ...
Starting design annotation....
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk} -source [get_pins {the_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {the_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
 
Constraint Summary:
   Total number of constraints: 2
   Total number of constraints dropped: 0
 
Writing output file 'final_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 67 MB


map -i "final_impl_1_syn.udb" -pdc "Z:/my_designs/final/ports.pdc" -o "final_impl_1_map.udb" -mp "final_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i final_impl_1_syn.udb -pdc Z:/my_designs/final/ports.pdc -o final_impl_1_map.udb -mp final_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.



WARNING <1026001> - Z:/my_designs/final/ports.pdc (14) : No port matched &apos;nes2_latch&apos;.
WARNING <1026001> - Z:/my_designs/final/ports.pdc (15) : No port matched &apos;nes2_clk_o&apos;.
WARNING <1027013> - No port matched 'nes2_latch'.
WARNING <1014301> - Can't resolve object 'nes2_latch' in constraint 'ldc_set_location -site {18} [get_ports nes2_latch]'.
WARNING <1027013> - No port matched 'nes2_clk_o'.
WARNING <1014301> - Can't resolve object 'nes2_clk_o' in constraint 'ldc_set_location -site {19} [get_ports nes2_clk_o]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_location -site {18} [get_ports nes2_latch]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_location -site {19} [get_ports nes2_clk_o]'.
   Remove unused logic

   Do not produce over sized UDBs.

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers: 609 out of  5280 (12%)
   Number of I/O registers:      2 out of   117 (2%)
   Number of LUT4s:           4320 out of  5280 (82%)
      Number of logic LUT4s:             2718
      Number of inserted feedthru LUT4s:  34
      Number of ripple logic:            784 (1568 LUT4s)
   Number of IO sites used:   14 out of 39 (36%)
      Number of IO sites used for general PIO: 14
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 14 out of 36 (39%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 14 out of 39 (36%)
   Number of DSPs:             7 out of 8 (87%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             30 out of 30 (100%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  5
      Net clk: 50 loads, 50 rising, 0 falling (Driver: Pin the_pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net vsync_c_N_3067: 424 loads, 0 rising, 424 falling (Driver: Pin the_vga.i5_3_lut/Z)
      Net nes_clk_o_c: 16 loads, 16 rising, 0 falling (Driver: Pin tnes.nes_clk_o_c_I_0/Z)
      Net tnes.clk: 19 loads, 19 rising, 0 falling (Driver: Pin tnes.osc/CLKHF)
      Net ext_osc_c: 1 loads, 1 rising, 0 falling (Driver: Port ext_osc)
   Number of Clock Enables:  18
      Net VCC_net: 70 loads, 0 SLICEs
      Net the_patterngen.ship2_alive_N_3075: 2 loads, 2 SLICEs
      Net n324_N_3077: 6 loads, 6 SLICEs
      Net ship2_rot_2__N_157: 4 loads, 4 SLICEs
      Net row_0__N_29: 6 loads, 6 SLICEs
      Net ship1_rot_2__N_113: 4 loads, 4 SLICEs
      Net ship2.y_vel_0__N_1957: 28 loads, 28 SLICEs
      Net ship2.counter1_0__N_1986: 3 loads, 3 SLICEs
      Net the_state_machine.state_0__N_350: 2 loads, 2 SLICEs
      Net proj1.proj3.y_position_start_0__N_2614: 4 loads, 0 SLICEs
      Net proj1.proj2.y_position_start_0__N_2466: 4 loads, 0 SLICEs
      Net proj1.proj1.y_position_start_0__N_2318: 4 loads, 0 SLICEs
      Net tnes.player2_input_0__N_70: 10 loads, 10 SLICEs
      Net proj2.proj3.rotation_1__N_3011: 6 loads, 5 SLICEs
      Net proj2.proj2.y_position_start_0__N_2910: 4 loads, 0 SLICEs
      Net proj2.proj1.y_position_start_0__N_2762: 4 loads, 0 SLICEs
      Net ship1.y_vel_0__N_1860: 28 loads, 28 SLICEs
      Net ship1.counter1_0__N_1889: 3 loads, 3 SLICEs
   Number of LSRs:  28
      Net the_patterngen.t_press_start_sprite_output.color_index[1]: 1 loads, 1 SLICEs
      Net color_index_adj_4064[2]: 1 loads, 1 SLICEs
      Net color_index_adj_4062[2]: 1 loads, 1 SLICEs
      Net ship1_reset_N_3073[0]: 1 loads, 1 SLICEs
      Net col_0__N_50: 6 loads, 6 SLICEs
      Net row_0__N_30: 6 loads, 6 SLICEs
      Net n324: 78 loads, 78 SLICEs
      Net ship2.y_vel_0__N_1958: 1 loads, 1 SLICEs
      Net ship2.x_vel_0__N_1929: 2 loads, 2 SLICEs
      Net ship2.ship2_y_0__N_149: 3 loads, 3 SLICEs
      Net ship2.ship2_x_0__N_132: 3 loads, 3 SLICEs
      Net ship2.counter2_0__N_1996: 3 loads, 3 SLICEs
      Net ship2.counter1_0__N_1987: 3 loads, 3 SLICEs
      Net the_state_machine.state_1__N_348: 1 loads, 1 SLICEs
      Net ship2_reset_N_3076: 1 loads, 1 SLICEs
      Net the_state_machine.state_0__N_351: 1 loads, 1 SLICEs
      Net proj1.proj3.counter_2__N_2650: 11 loads, 11 SLICEs
      Net proj1.proj2.counter_2__N_2502: 11 loads, 11 SLICEs
      Net proj1.proj1.counter_2__N_2354: 11 loads, 11 SLICEs
      Net proj2.proj3.counter_2__N_3047: 11 loads, 11 SLICEs
      Net proj2.proj2.counter_2__N_2946: 11 loads, 11 SLICEs
      Net proj2.proj1.counter_2__N_2798: 11 loads, 11 SLICEs
      Net ship1.y_vel_0__N_1861: 1 loads, 1 SLICEs
      Net ship1.x_vel_0__N_1832: 2 loads, 2 SLICEs
      Net ship1.ship1_y_0__N_105: 3 loads, 3 SLICEs
      Net ship1.ship1_x_0__N_88: 3 loads, 3 SLICEs
      Net ship1.counter2_0__N_1899: 3 loads, 3 SLICEs
      Net ship1.counter1_0__N_1890: 3 loads, 3 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 311 loads
      Net ship2_rot[3]: 220 loads
      Net ship1_rot[3]: 219 loads
      Net ship1_rot[4]: 210 loads
      Net ship2_rot[4]: 210 loads
      Net ship2_rot[2]: 208 loads
      Net ship1_rot[2]: 206 loads
      Net ship2_rot[5]: 203 loads
      Net ship1_rot[5]: 197 loads
      Net ship2_rot[1]: 188 loads
Running physical design DRC...

 

   Number of warnings:  8
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 18
   Total number of constraints dropped: 2


Total CPU Time: 2 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 114 MB


par -f "final_impl_1.p2t" "final_impl_1_map.udb" "final_impl_1.udb"

Lattice Place and Route Report for Design "final_impl_1_map.udb"
Mon Dec  9 01:39:19 2024

PAR: Place And Route Radiant Software (64-bit) 2023.1.0.43.3.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=ON final_impl_1_map.udb \
	final_impl_1_par.dir/5_1.udb 

Loading final_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk} -source [get_pins {the_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {the_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .

WARNING: Database constraint "create_generated_clock -name {clk} -source [get_pins the_pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins the_pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL]" does not have corresponding timing constraint. Please check if the resource objects of the constraint are valid carefully!
Number of Signals: 6519
Number of Connections: 16124
Device utilization summary:

   SLICE (est.)    2240/2640         85% used
     LUT           4320/5280         82% used
     REG            609/5280         12% used
   PIO               14/56           25% used
                     14/36           38% bonded
   IOLOGIC            2/56            4% used
   DSP                7/8            88% used
   I2C                0/2             0% used
   HFOSC              1/1           100% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR               30/30          100% used
   PLL                1/1           100% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   14 out of 14 pins locked (100% locked).

Finished Placer Phase 0 (HIER). CPU time: 19 secs , REAL time: 20 secs 


..................
Finished Placer Phase 0 (AP).  CPU time: 26 secs , REAL time: 27 secs 

Starting Placer Phase 1. CPU time: 26 secs , REAL time: 27 secs 
..  ..
....................

Placer score = 1080246.

Device SLICE utilization summary after final SLICE packing:
   SLICE           2281/2640         86% used

WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk} -source [get_pins {the_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {the_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
Finished Placer Phase 1. CPU time: 54 secs , REAL time: 55 secs 

Starting Placer Phase 2.
.

Placer score =  1170371
Finished Placer Phase 2.  CPU time: 55 secs , REAL time: 56 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "tnes.clk" from comp "tnes.osc" on site "HFOSC_R1C32", clk load = 15, ce load = 0, sr load = 0
  PRIMARY "clk" from OUTGLOBAL on comp "the_pll.lscc_pll_inst.u_PLL_B" on site "PLL_R13C32", clk load = 39, ce load = 0, sr load = 0
  PRIMARY "vsync_c_N_3067" from F1 on comp "SLICE_2429" on site "R13C3B", clk load = 318, ce load = 0, sr load = 0
  PRIMARY "nes_clk_o_c" from F0 on comp "tnes.SLICE_3190" on site "R14C31B", clk load = 10, ce load = 0, sr load = 0

  PRIMARY  : 4 out of 8 (50%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   14 out of 56 (25.0%) I/O sites used.
   14 out of 36 (38.9%) bonded I/O sites used.
   Number of I/O components: 14; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 6 / 14 ( 42%) | 3.3V       |            |            |
| 1        | 5 / 14 ( 35%) | 3.3V       |            |            |
| 2        | 3 / 8 ( 37%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 55 secs , REAL time: 56 secs 

Writing design to file final_impl_1_par.dir/5_1.udb ...


Start NBR router at 01:40:16 12/09/24

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
1947 connections routed with dedicated routing resources
4 global clock signals routed
2329 connections routed (of 15937 total) (14.61%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (4 used out of 8 available):
#1  Signal "nes_clk_o_c"
       Clock   loads: 10    out of    10 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
#4  Signal "tnes.clk"
       Clock   loads: 15    out of    15 routed (100.00%)
#5  Signal "vsync_c_N_3067"
       Clock   loads: 318   out of   318 routed (100.00%)
#7  Signal "clk"
       Clock   loads: 39    out of    39 routed (100.00%)
Other clocks:
    Signal "ext_osc_c"
       Clock   loads: 0     out of     1 routed (  0.00%)
    Signal "the_pll.lscc_pll_inst.feedback_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk} -source [get_pins {the_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {the_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
    TimerIf::skewscore 0
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Start NBR section for initial routing at 01:40:17 12/09/24
Level 4, iteration 1
504(0.19%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.646ns/0.000ns; real time: 15 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 01:40:31 12/09/24
Level 4, iteration 1
53(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.646ns/0.000ns; real time: 16 secs 
Level 4, iteration 2
34(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.646ns/0.000ns; real time: 16 secs 
Level 4, iteration 3
13(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.725ns/0.000ns; real time: 17 secs 
Level 4, iteration 4
12(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.725ns/0.000ns; real time: 17 secs 
Level 4, iteration 5
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.646ns/0.000ns; real time: 17 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.646ns/0.000ns; real time: 17 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.646ns/0.000ns; real time: 17 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.646ns/0.000ns; real time: 17 secs 
Level 4, iteration 9
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.263ns/0.000ns; real time: 17 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 01:40:33 12/09/24
Changing speed to M

Starting full timing analysis...
Changing speed to M;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

Start NBR section for post-routing at 01:40:35 12/09/24

End NBR router with 0 unrouted connection
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk} -source [get_pins {the_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {the_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
Requested speed is the same as database speed
Changing speed to M

Starting full timing analysis...
Requested speed is the same as database speed
Changing speed to 6;   changing temperature to 100

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : 7.324ns
  Estimated worst slack<hold > : 1.913ns
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 22 secs 
Total REAL time: 23 secs 
Completely routed.
End of route.  15937 routed (100.00%); 0 unrouted.

Writing design to file final_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 7.324
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 1.913
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 1 mins 19 secs 
Total REAL Time: 1 mins 21 secs 
Peak Memory Usage: 213.00 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "final_impl_1.twr" "final_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt final_impl_1.twr final_impl_1.udb -gui
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.27 seconds

Initializing timer
Starting design annotation....
WARNING <70001944> - No master clock for
	generated clock	create_generated_clock -name {clk} -source [get_pins {the_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {the_pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  383  counted  14045  covered  81
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 8 secs 
Total REAL Time: 16 secs 
Peak Memory Usage: 144 MB

 15.655928s wall, 7.796875s user + 0.593750s system = 8.390625s CPU (53.6%)


tmcheck -par "final_impl_1.par" 

bitgen -w "final_impl_1.udb" -f "final_impl_1.t2b" 
Loading final_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "Z:\my_designs\final\impl_1\final_impl_1.bin".
INFO <1081100> - Bitstream authenticated.
Bitstream generation complete!

Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 162 MB


ibisgen "final_impl_1.udb" "C:/lscc/radiant/2023.1/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.1.0.43.3

Mon Dec  9 01:40:58 2024

Loading final_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: Z:\my_designs\final\impl_1\IBIS\final_impl_1.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.


backanno "final_impl_1.udb"  -o "final_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.1.0.43.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.1/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the final_impl_1 design file.

Writing Verilog netlist to file final_impl_1_vo.vo
Writing SDF timing to file final_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 10 secs 
Total REAL Time: 12 secs 
Peak Memory Usage: 229 MB
