const e=JSON.parse('{"key":"v-cf9ea594","path":"/en/train/eda/chip-circuit/Part_2-chip_files/2_4_DEF.html","title":"2.4 DEF文件","lang":"en-US","frontmatter":{"title":"2.4 DEF文件","order":4},"headers":[{"level":2,"title":"1 介绍","slug":"_1-介绍","link":"#_1-介绍","children":[]},{"level":2,"title":"2 部分组成","slug":"_2-部分组成","link":"#_2-部分组成","children":[{"level":3,"title":"（1）标题 [HEADER] 声明：","slug":"_1-标题-header-声明","link":"#_1-标题-header-声明","children":[]},{"level":3,"title":"（2）行 [ROW] 声明：","slug":"_2-行-row-声明","link":"#_2-行-row-声明","children":[]},{"level":3,"title":"（3）轨道 [TRACK] 声明：","slug":"_3-轨道-track-声明","link":"#_3-轨道-track-声明","children":[]},{"level":3,"title":"（4）全局单元格网络 [GCell Grid] 声明：","slug":"_4-全局单元格网络-gcell-grid-声明","link":"#_4-全局单元格网络-gcell-grid-声明","children":[]},{"level":3,"title":"（5）通孔 [VIA] 声明：","slug":"_5-通孔-via-声明","link":"#_5-通孔-via-声明","children":[]},{"level":3,"title":"（6）非默认规则 [NDR] 声明：","slug":"_6-非默认规则-ndr-声明","link":"#_6-非默认规则-ndr-声明","children":[]},{"level":3,"title":"（7）组件[COMPONENTS]部分：","slug":"_7-组件-components-部分","link":"#_7-组件-components-部分","children":[]},{"level":3,"title":"（8）引脚 [PINS] 部分：","slug":"_8-引脚-pins-部分","link":"#_8-引脚-pins-部分","children":[]},{"level":3,"title":"（9）障碍物 [BLOCKAGE] 部分：","slug":"_9-障碍物-blockage-部分","link":"#_9-障碍物-blockage-部分","children":[]},{"level":3,"title":"（10）特殊线 [SPECIAL NET] 部分：","slug":"_10-特殊线-special-net-部分","link":"#_10-特殊线-special-net-部分","children":[]},{"level":3,"title":"（11）网络 [NETS] 部分：","slug":"_11-网络-nets-部分","link":"#_11-网络-nets-部分","children":[]}]},{"level":2,"title":"3 区分 pitch、spacing、width、site、row、track 概念","slug":"_3-区分-pitch、spacing、width、site、row、track-概念","link":"#_3-区分-pitch、spacing、width、site、row、track-概念","children":[]},{"level":2,"title":"引用","slug":"引用","link":"#引用","children":[]}],"git":{"createdTime":1723131714000,"updatedTime":1723131714000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":8.35,"words":2506},"filePathRelative":"en/train/eda/chip-circuit/Part_2-chip_files/2_4_DEF.md","localizedDate":"August 8, 2024","excerpt":"<p>在本文中，我们将讨论一个广泛使用且非常流行的文件，该文件用于从一个电子设计自动化（EDA）工具传输数据到另一个工具。是的，我们将讨论 设计交换格式[Design Exchange Format] 或DEF文件，其扩展名为.def。在本文中，我们将讨论def文件的使用，这个文件包含哪些信息以及信息如何在各个部分中排列。</p>\\n<p>DEF最早是布图规划是生成的，作为输入文件相继输入布局布线后完善，最终将转为GDS版图进行物理验证，通过后将进行流片。</p>\\n<h2> 1 介绍</h2>\\n<p>DEF文件用于以ASCII格式表示集成电路（IC）的物理布局。DEF文件与 库交换格式 [Library Exchange Format，LEF] 文件密切相关。因此，两个文件都是物理设计正确显示所必需的。DEF文件格式由Cadence Design System开发。每当我们需要将设计数据库从一个EDA工具转移到另一个EDA工具以进行进一步的实现或分析时，我们使用DEF文件来传输设计数据。例如，对PnR数据库进行IR分析或STA分析时，我们以DEF文件的形式传输设计数据库。</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
