
WiFi_Client_Server.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c760  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ddc  0800c8f0  0800c8f0  0000d8f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d6cc  0800d6cc  0000f21c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d6cc  0800d6cc  0000e6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d6d4  0800d6d4  0000f21c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d6d4  0800d6d4  0000e6d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d6d8  0800d6d8  0000e6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  0800d6dc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  0000f21c  2**0
                  CONTENTS
 10 .bss          00000dbc  2000021c  2000021c  0000f21c  2**2
                  ALLOC
 11 ._user_heap_stack 00017000  20000fd8  20000fd8  0000f21c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f21c  2**0
                  CONTENTS, READONLY
 13 .debug_line   00017264  00000000  00000000  0000f24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 0000009d  00000000  00000000  000264b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   000142b1  00000000  00000000  0002654d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00002d40  00000000  00000000  0003a7fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001320  00000000  00000000  0003d540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0de2  00000000  00000000  0003e860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000ed1  00000000  00000000  0012f642  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002874c  00000000  00000000  00130513  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00158c5f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000066b0  00000000  00000000  00158ca4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000021c 	.word	0x2000021c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c8d8 	.word	0x0800c8d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000220 	.word	0x20000220
 80001cc:	0800c8d8 	.word	0x0800c8d8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001020:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001058 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001024:	f002 faea 	bl	80035fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001028:	480c      	ldr	r0, [pc, #48]	@ (800105c <LoopForever+0x6>)
  ldr r1, =_edata
 800102a:	490d      	ldr	r1, [pc, #52]	@ (8001060 <LoopForever+0xa>)
  ldr r2, =_sidata
 800102c:	4a0d      	ldr	r2, [pc, #52]	@ (8001064 <LoopForever+0xe>)
  movs r3, #0
 800102e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001030:	e002      	b.n	8001038 <LoopCopyDataInit>

08001032 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001032:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001034:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001036:	3304      	adds	r3, #4

08001038 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001038:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800103a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800103c:	d3f9      	bcc.n	8001032 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800103e:	4a0a      	ldr	r2, [pc, #40]	@ (8001068 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001040:	4c0a      	ldr	r4, [pc, #40]	@ (800106c <LoopForever+0x16>)
  movs r3, #0
 8001042:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001044:	e001      	b.n	800104a <LoopFillZerobss>

08001046 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001046:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001048:	3204      	adds	r2, #4

0800104a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800104a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800104c:	d3fb      	bcc.n	8001046 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800104e:	f008 f969 	bl	8009324 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001052:	f000 f80f 	bl	8001074 <main>

08001056 <LoopForever>:

LoopForever:
    b LoopForever
 8001056:	e7fe      	b.n	8001056 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001058:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800105c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001060:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8001064:	0800d6dc 	.word	0x0800d6dc
  ldr r2, =_sbss
 8001068:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 800106c:	20000fd8 	.word	0x20000fd8

08001070 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001070:	e7fe      	b.n	8001070 <ADC1_2_IRQHandler>
	...

08001074 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8001074:	b5b0      	push	{r4, r5, r7, lr}
 8001076:	b090      	sub	sp, #64	@ 0x40
 8001078:	af04      	add	r7, sp, #16
  uint8_t  MAC_Addr[6] = {0};
 800107a:	f107 031c 	add.w	r3, r7, #28
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	809a      	strh	r2, [r3, #4]
  uint8_t  IP_Addr[4] = {0};
 8001084:	2300      	movs	r3, #0
 8001086:	61bb      	str	r3, [r7, #24]
  uint8_t TxData[] = "STM32 : Hello!\n";
 8001088:	4b99      	ldr	r3, [pc, #612]	@ (80012f0 <main+0x27c>)
 800108a:	f107 0408 	add.w	r4, r7, #8
 800108e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001090:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  int32_t Socket = -1;
 8001094:	f04f 33ff 	mov.w	r3, #4294967295
 8001098:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t Datalen;
  int32_t ret;
  int16_t Trials = CONNECTION_TRIAL_MAX;
 800109a:	230a      	movs	r3, #10
 800109c:	857b      	strh	r3, [r7, #42]	@ 0x2a

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  HAL_Init();
 800109e:	f002 fae3 	bl	8003668 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80010a2:	f000 f95f 	bl	8001364 <SystemClock_Config>
  /* Configure LED2 */
  BSP_LED_Init(LED2);
 80010a6:	2000      	movs	r0, #0
 80010a8:	f001 ff38 	bl	8002f1c <BSP_LED_Init>

#if defined (TERMINAL_USE)
  /* Initialize all configured peripherals */
  hDiscoUart.Instance = DISCOVERY_COM1;
 80010ac:	4b91      	ldr	r3, [pc, #580]	@ (80012f4 <main+0x280>)
 80010ae:	4a92      	ldr	r2, [pc, #584]	@ (80012f8 <main+0x284>)
 80010b0:	601a      	str	r2, [r3, #0]
  hDiscoUart.Init.BaudRate = 9600;
 80010b2:	4b90      	ldr	r3, [pc, #576]	@ (80012f4 <main+0x280>)
 80010b4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80010b8:	605a      	str	r2, [r3, #4]
  hDiscoUart.Init.WordLength = UART_WORDLENGTH_8B;
 80010ba:	4b8e      	ldr	r3, [pc, #568]	@ (80012f4 <main+0x280>)
 80010bc:	2200      	movs	r2, #0
 80010be:	609a      	str	r2, [r3, #8]
  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 80010c0:	4b8c      	ldr	r3, [pc, #560]	@ (80012f4 <main+0x280>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	60da      	str	r2, [r3, #12]
  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 80010c6:	4b8b      	ldr	r3, [pc, #556]	@ (80012f4 <main+0x280>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	611a      	str	r2, [r3, #16]
  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 80010cc:	4b89      	ldr	r3, [pc, #548]	@ (80012f4 <main+0x280>)
 80010ce:	220c      	movs	r2, #12
 80010d0:	615a      	str	r2, [r3, #20]
  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010d2:	4b88      	ldr	r3, [pc, #544]	@ (80012f4 <main+0x280>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	619a      	str	r2, [r3, #24]
  hDiscoUart.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d8:	4b86      	ldr	r3, [pc, #536]	@ (80012f4 <main+0x280>)
 80010da:	2200      	movs	r2, #0
 80010dc:	61da      	str	r2, [r3, #28]
  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010de:	4b85      	ldr	r3, [pc, #532]	@ (80012f4 <main+0x280>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	621a      	str	r2, [r3, #32]
  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010e4:	4b83      	ldr	r3, [pc, #524]	@ (80012f4 <main+0x280>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	625a      	str	r2, [r3, #36]	@ 0x24

  BSP_COM_Init(COM1, &hDiscoUart);
 80010ea:	4982      	ldr	r1, [pc, #520]	@ (80012f4 <main+0x280>)
 80010ec:	2000      	movs	r0, #0
 80010ee:	f001 ff5b 	bl	8002fa8 <BSP_COM_Init>
#endif /* TERMINAL_USE */

  TERMOUT("****** WIFI Module in TCP Client mode demonstration ****** \r\n\n");
 80010f2:	4882      	ldr	r0, [pc, #520]	@ (80012fc <main+0x288>)
 80010f4:	f007 ff14 	bl	8008f20 <puts>
  TERMOUT("TCP Client Instructions :\r\n");
 80010f8:	4881      	ldr	r0, [pc, #516]	@ (8001300 <main+0x28c>)
 80010fa:	f007 ff11 	bl	8008f20 <puts>
  TERMOUT("1- Make sure your Phone is connected to the same network that\r\n");
 80010fe:	4881      	ldr	r0, [pc, #516]	@ (8001304 <main+0x290>)
 8001100:	f007 ff0e 	bl	8008f20 <puts>
  TERMOUT("   you configured using the Configuration Access Point.\r\n");
 8001104:	4880      	ldr	r0, [pc, #512]	@ (8001308 <main+0x294>)
 8001106:	f007 ff0b 	bl	8008f20 <puts>
  TERMOUT("2- Create a server by using the android application TCP Server\r\n");
 800110a:	4880      	ldr	r0, [pc, #512]	@ (800130c <main+0x298>)
 800110c:	f007 ff08 	bl	8008f20 <puts>
  TERMOUT("   with port(8002).\r\n");
 8001110:	487f      	ldr	r0, [pc, #508]	@ (8001310 <main+0x29c>)
 8001112:	f007 ff05 	bl	8008f20 <puts>
  TERMOUT("3- Get the Network Name or IP Address of your Android from the step 2.\r\n\n");
 8001116:	487f      	ldr	r0, [pc, #508]	@ (8001314 <main+0x2a0>)
 8001118:	f007 ff02 	bl	8008f20 <puts>



  /*Initialize  WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 800111c:	f001 fdec 	bl	8002cf8 <WIFI_Init>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	f040 8092 	bne.w	800124c <main+0x1d8>
  {
    TERMOUT("> WIFI Module Initialized.\r\n");
 8001128:	487b      	ldr	r0, [pc, #492]	@ (8001318 <main+0x2a4>)
 800112a:	f007 fef9 	bl	8008f20 <puts>
    if(WIFI_GetMAC_Address(MAC_Addr, sizeof(MAC_Addr)) == WIFI_STATUS_OK)
 800112e:	f107 031c 	add.w	r3, r7, #28
 8001132:	2106      	movs	r1, #6
 8001134:	4618      	mov	r0, r3
 8001136:	f001 fe2d 	bl	8002d94 <WIFI_GetMAC_Address>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d114      	bne.n	800116a <main+0xf6>
    {
      TERMOUT("> es-wifi module MAC Address : %X:%X:%X:%X:%X:%X\r\n",
 8001140:	7f3b      	ldrb	r3, [r7, #28]
 8001142:	4618      	mov	r0, r3
 8001144:	7f7b      	ldrb	r3, [r7, #29]
 8001146:	461c      	mov	r4, r3
 8001148:	7fbb      	ldrb	r3, [r7, #30]
 800114a:	461d      	mov	r5, r3
 800114c:	7ffb      	ldrb	r3, [r7, #31]
 800114e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001152:	f897 1021 	ldrb.w	r1, [r7, #33]	@ 0x21
 8001156:	9102      	str	r1, [sp, #8]
 8001158:	9201      	str	r2, [sp, #4]
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	462b      	mov	r3, r5
 800115e:	4622      	mov	r2, r4
 8001160:	4601      	mov	r1, r0
 8001162:	486e      	ldr	r0, [pc, #440]	@ (800131c <main+0x2a8>)
 8001164:	f007 fe74 	bl	8008e50 <iprintf>
 8001168:	e005      	b.n	8001176 <main+0x102>
               MAC_Addr[4],
               MAC_Addr[5]);
    }
    else
    {
      TERMOUT("> ERROR : CANNOT get MAC address\r\n");
 800116a:	486d      	ldr	r0, [pc, #436]	@ (8001320 <main+0x2ac>)
 800116c:	f007 fed8 	bl	8008f20 <puts>
      BSP_LED_On(LED2);
 8001170:	2000      	movs	r0, #0
 8001172:	f001 ff03 	bl	8002f7c <BSP_LED_On>
    }

    if( WIFI_Connect(SSID, PASSWORD, WIFI_ECN_WPA2_PSK) == WIFI_STATUS_OK)
 8001176:	2203      	movs	r2, #3
 8001178:	496a      	ldr	r1, [pc, #424]	@ (8001324 <main+0x2b0>)
 800117a:	486b      	ldr	r0, [pc, #428]	@ (8001328 <main+0x2b4>)
 800117c:	f001 fde8 	bl	8002d50 <WIFI_Connect>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d15b      	bne.n	800123e <main+0x1ca>
    {
      TERMOUT("> es-wifi module connected \r\n");
 8001186:	4869      	ldr	r0, [pc, #420]	@ (800132c <main+0x2b8>)
 8001188:	f007 feca 	bl	8008f20 <puts>
      if(WIFI_GetIP_Address(IP_Addr, sizeof(IP_Addr)) == WIFI_STATUS_OK)
 800118c:	f107 0318 	add.w	r3, r7, #24
 8001190:	2104      	movs	r1, #4
 8001192:	4618      	mov	r0, r3
 8001194:	f001 fe1e 	bl	8002dd4 <WIFI_GetIP_Address>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d148      	bne.n	8001230 <main+0x1bc>
      {
        TERMOUT("> es-wifi module got IP Address : %d.%d.%d.%d\r\n",
 800119e:	7e3b      	ldrb	r3, [r7, #24]
 80011a0:	4619      	mov	r1, r3
 80011a2:	7e7b      	ldrb	r3, [r7, #25]
 80011a4:	461a      	mov	r2, r3
 80011a6:	7ebb      	ldrb	r3, [r7, #26]
 80011a8:	4618      	mov	r0, r3
 80011aa:	7efb      	ldrb	r3, [r7, #27]
 80011ac:	9300      	str	r3, [sp, #0]
 80011ae:	4603      	mov	r3, r0
 80011b0:	485f      	ldr	r0, [pc, #380]	@ (8001330 <main+0x2bc>)
 80011b2:	f007 fe4d 	bl	8008e50 <iprintf>
               IP_Addr[0],
               IP_Addr[1],
               IP_Addr[2],
               IP_Addr[3]);

        TERMOUT("> Trying to connect to Server: %d.%d.%d.%d:%d ...\r\n",
 80011b6:	4b5f      	ldr	r3, [pc, #380]	@ (8001334 <main+0x2c0>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	4619      	mov	r1, r3
 80011bc:	4b5d      	ldr	r3, [pc, #372]	@ (8001334 <main+0x2c0>)
 80011be:	785b      	ldrb	r3, [r3, #1]
 80011c0:	4618      	mov	r0, r3
 80011c2:	4b5c      	ldr	r3, [pc, #368]	@ (8001334 <main+0x2c0>)
 80011c4:	789b      	ldrb	r3, [r3, #2]
 80011c6:	461c      	mov	r4, r3
 80011c8:	4b5a      	ldr	r3, [pc, #360]	@ (8001334 <main+0x2c0>)
 80011ca:	78db      	ldrb	r3, [r3, #3]
 80011cc:	461a      	mov	r2, r3
 80011ce:	f641 7342 	movw	r3, #8002	@ 0x1f42
 80011d2:	9301      	str	r3, [sp, #4]
 80011d4:	9200      	str	r2, [sp, #0]
 80011d6:	4623      	mov	r3, r4
 80011d8:	4602      	mov	r2, r0
 80011da:	4857      	ldr	r0, [pc, #348]	@ (8001338 <main+0x2c4>)
 80011dc:	f007 fe38 	bl	8008e50 <iprintf>
               RemoteIP[1],
               RemoteIP[2],
               RemoteIP[3],
							 RemotePORT);

        while (Trials--)
 80011e0:	e013      	b.n	800120a <main+0x196>
        {
          if( WIFI_OpenClientConnection(0, WIFI_TCP_PROTOCOL, "TCP_CLIENT", RemoteIP, RemotePORT, 0) == WIFI_STATUS_OK)
 80011e2:	2300      	movs	r3, #0
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	f641 7342 	movw	r3, #8002	@ 0x1f42
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	4b51      	ldr	r3, [pc, #324]	@ (8001334 <main+0x2c0>)
 80011ee:	4a53      	ldr	r2, [pc, #332]	@ (800133c <main+0x2c8>)
 80011f0:	2100      	movs	r1, #0
 80011f2:	2000      	movs	r0, #0
 80011f4:	f001 fe12 	bl	8002e1c <WIFI_OpenClientConnection>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d105      	bne.n	800120a <main+0x196>
          {
            TERMOUT("> TCP Connection opened successfully.\r\n");
 80011fe:	4850      	ldr	r0, [pc, #320]	@ (8001340 <main+0x2cc>)
 8001200:	f007 fe8e 	bl	8008f20 <puts>
            Socket = 0;
 8001204:	2300      	movs	r3, #0
 8001206:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8001208:	e007      	b.n	800121a <main+0x1a6>
        while (Trials--)
 800120a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800120e:	b29a      	uxth	r2, r3
 8001210:	3a01      	subs	r2, #1
 8001212:	b292      	uxth	r2, r2
 8001214:	857a      	strh	r2, [r7, #42]	@ 0x2a
 8001216:	2b00      	cmp	r3, #0
 8001218:	d1e3      	bne.n	80011e2 <main+0x16e>
          }
        }
        if(Socket == -1)
 800121a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800121c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001220:	d11a      	bne.n	8001258 <main+0x1e4>
        {
          TERMOUT("> ERROR : Cannot open Connection\r\n");
 8001222:	4848      	ldr	r0, [pc, #288]	@ (8001344 <main+0x2d0>)
 8001224:	f007 fe7c 	bl	8008f20 <puts>
          BSP_LED_On(LED2);
 8001228:	2000      	movs	r0, #0
 800122a:	f001 fea7 	bl	8002f7c <BSP_LED_On>
 800122e:	e013      	b.n	8001258 <main+0x1e4>
        }
      }
      else
      {
        TERMOUT("> ERROR : es-wifi module CANNOT get IP address\r\n");
 8001230:	4845      	ldr	r0, [pc, #276]	@ (8001348 <main+0x2d4>)
 8001232:	f007 fe75 	bl	8008f20 <puts>
        BSP_LED_On(LED2);
 8001236:	2000      	movs	r0, #0
 8001238:	f001 fea0 	bl	8002f7c <BSP_LED_On>
 800123c:	e00c      	b.n	8001258 <main+0x1e4>
      }
    }
    else
    {
      TERMOUT("> ERROR : es-wifi module NOT connected\r\n");
 800123e:	4843      	ldr	r0, [pc, #268]	@ (800134c <main+0x2d8>)
 8001240:	f007 fe6e 	bl	8008f20 <puts>
      BSP_LED_On(LED2);
 8001244:	2000      	movs	r0, #0
 8001246:	f001 fe99 	bl	8002f7c <BSP_LED_On>
 800124a:	e005      	b.n	8001258 <main+0x1e4>
    }
  }
  else
  {
    TERMOUT("> ERROR : WIFI Module cannot be initialized.\r\n");
 800124c:	4840      	ldr	r0, [pc, #256]	@ (8001350 <main+0x2dc>)
 800124e:	f007 fe67 	bl	8008f20 <puts>
    BSP_LED_On(LED2);
 8001252:	2000      	movs	r0, #0
 8001254:	f001 fe92 	bl	8002f7c <BSP_LED_On>
  }

  BSP_ACCELERO_Init();
 8001258:	f002 f862 	bl	8003320 <BSP_ACCELERO_Init>
  int16_t pDataXYZ[3] = {0};
 800125c:	463b      	mov	r3, r7
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	809a      	strh	r2, [r3, #4]

  while(1)
  {
    if(Socket != -1)
 8001264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800126a:	d0fb      	beq.n	8001264 <main+0x1f0>
    {
      ret = WIFI_ReceiveData(Socket, RxData, sizeof(RxData)-1, &Datalen, WIFI_READ_TIMEOUT);
 800126c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800126e:	1dbb      	adds	r3, r7, #6
 8001270:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001274:	9200      	str	r2, [sp, #0]
 8001276:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800127a:	4936      	ldr	r1, [pc, #216]	@ (8001354 <main+0x2e0>)
 800127c:	f001 fe2c 	bl	8002ed8 <WIFI_ReceiveData>
 8001280:	4603      	mov	r3, r0
 8001282:	627b      	str	r3, [r7, #36]	@ 0x24
      if(ret == WIFI_STATUS_OK)
 8001284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001286:	2b00      	cmp	r3, #0
 8001288:	d129      	bne.n	80012de <main+0x26a>
      {
        if(Datalen > 0)
 800128a:	88fb      	ldrh	r3, [r7, #6]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d0e9      	beq.n	8001264 <main+0x1f0>
        {
          RxData[Datalen]=0;
 8001290:	88fb      	ldrh	r3, [r7, #6]
 8001292:	461a      	mov	r2, r3
 8001294:	4b2f      	ldr	r3, [pc, #188]	@ (8001354 <main+0x2e0>)
 8001296:	2100      	movs	r1, #0
 8001298:	5499      	strb	r1, [r3, r2]
          //TERMOUT("Received: %s\r\n",RxData);

          /* Accelerometer reading*/
          BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 800129a:	463b      	mov	r3, r7
 800129c:	4618      	mov	r0, r3
 800129e:	f002 f87f 	bl	80033a0 <BSP_ACCELERO_AccGetXYZ>
          printf("Accelerometer reading: X=%d, Y=%d, Z=%d\r\n", pDataXYZ[0], pDataXYZ[1], pDataXYZ[2]);
 80012a2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80012a6:	4619      	mov	r1, r3
 80012a8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80012ac:	461a      	mov	r2, r3
 80012ae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80012b2:	4829      	ldr	r0, [pc, #164]	@ (8001358 <main+0x2e4>)
 80012b4:	f007 fdcc 	bl	8008e50 <iprintf>

          ret = WIFI_SendData(Socket, TxData, sizeof(TxData), &Datalen, WIFI_WRITE_TIMEOUT);
 80012b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80012ba:	1dbb      	adds	r3, r7, #6
 80012bc:	f107 0108 	add.w	r1, r7, #8
 80012c0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80012c4:	9200      	str	r2, [sp, #0]
 80012c6:	2210      	movs	r2, #16
 80012c8:	f001 fde4 	bl	8002e94 <WIFI_SendData>
 80012cc:	4603      	mov	r3, r0
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24
          if (ret != WIFI_STATUS_OK)
 80012d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0c6      	beq.n	8001264 <main+0x1f0>
          {
            TERMOUT("> ERROR : Failed to Send Data, connection closed\r\n");
 80012d6:	4821      	ldr	r0, [pc, #132]	@ (800135c <main+0x2e8>)
 80012d8:	f007 fe22 	bl	8008f20 <puts>
            break;
 80012dc:	e002      	b.n	80012e4 <main+0x270>
          }
        }
      }
      else
      {
        TERMOUT("> ERROR : Failed to Receive Data, connection closed\r\n");
 80012de:	4820      	ldr	r0, [pc, #128]	@ (8001360 <main+0x2ec>)
 80012e0:	f007 fe1e 	bl	8008f20 <puts>
 80012e4:	2300      	movs	r3, #0
        break;
      }
    }
  }
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3730      	adds	r7, #48	@ 0x30
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bdb0      	pop	{r4, r5, r7, pc}
 80012ee:	bf00      	nop
 80012f0:	0800ccf0 	.word	0x0800ccf0
 80012f4:	20000dfc 	.word	0x20000dfc
 80012f8:	40013800 	.word	0x40013800
 80012fc:	0800c8f0 	.word	0x0800c8f0
 8001300:	0800c930 	.word	0x0800c930
 8001304:	0800c94c 	.word	0x0800c94c
 8001308:	0800c98c 	.word	0x0800c98c
 800130c:	0800c9c8 	.word	0x0800c9c8
 8001310:	0800ca08 	.word	0x0800ca08
 8001314:	0800ca20 	.word	0x0800ca20
 8001318:	0800ca6c 	.word	0x0800ca6c
 800131c:	0800ca88 	.word	0x0800ca88
 8001320:	0800cabc 	.word	0x0800cabc
 8001324:	0800cae0 	.word	0x0800cae0
 8001328:	0800caec 	.word	0x0800caec
 800132c:	0800caf4 	.word	0x0800caf4
 8001330:	0800cb14 	.word	0x0800cb14
 8001334:	20000000 	.word	0x20000000
 8001338:	0800cb44 	.word	0x0800cb44
 800133c:	0800cb78 	.word	0x0800cb78
 8001340:	0800cb84 	.word	0x0800cb84
 8001344:	0800cbac 	.word	0x0800cbac
 8001348:	0800cbd0 	.word	0x0800cbd0
 800134c:	0800cc00 	.word	0x0800cc00
 8001350:	0800cc28 	.word	0x0800cc28
 8001354:	20000238 	.word	0x20000238
 8001358:	0800cc58 	.word	0x0800cc58
 800135c:	0800cc84 	.word	0x0800cc84
 8001360:	0800ccb8 	.word	0x0800ccb8

08001364 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b096      	sub	sp, #88	@ 0x58
 8001368:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800136a:	2310      	movs	r3, #16
 800136c:	603b      	str	r3, [r7, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800136e:	2301      	movs	r3, #1
 8001370:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001372:	2360      	movs	r3, #96	@ 0x60
 8001374:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001376:	2300      	movs	r3, #0
 8001378:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800137a:	2302      	movs	r3, #2
 800137c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800137e:	2301      	movs	r3, #1
 8001380:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001382:	2301      	movs	r3, #1
 8001384:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001386:	2328      	movs	r3, #40	@ 0x28
 8001388:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = 2;
 800138a:	2302      	movs	r3, #2
 800138c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = 7;
 800138e:	2307      	movs	r3, #7
 8001390:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001392:	2304      	movs	r3, #4
 8001394:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001396:	463b      	mov	r3, r7
 8001398:	4618      	mov	r0, r3
 800139a:	f003 fb71 	bl	8004a80 <HAL_RCC_OscConfig>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <SystemClock_Config+0x44>
  {
    /* Initialization Error */
    while(1);
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <SystemClock_Config+0x40>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80013a8:	230f      	movs	r3, #15
 80013aa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ac:	2303      	movs	r3, #3
 80013ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013b0:	2300      	movs	r3, #0
 80013b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013b4:	2300      	movs	r3, #0
 80013b6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b8:	2300      	movs	r3, #0
 80013ba:	657b      	str	r3, [r7, #84]	@ 0x54
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013bc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80013c0:	2104      	movs	r1, #4
 80013c2:	4618      	mov	r0, r3
 80013c4:	f003 ff38 	bl	8005238 <HAL_RCC_ClockConfig>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <SystemClock_Config+0x6e>
  {
    /* Initialization Error */
    while(1);
 80013ce:	bf00      	nop
 80013d0:	e7fd      	b.n	80013ce <SystemClock_Config+0x6a>
  }
}
 80013d2:	bf00      	nop
 80013d4:	3758      	adds	r7, #88	@ 0x58
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
	...

080013dc <__io_putchar>:
  * @brief  Retargets the C library TERMOUT function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hDiscoUart, (uint8_t *)&ch, 1, 0xFFFF);
 80013e4:	1d39      	adds	r1, r7, #4
 80013e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013ea:	2201      	movs	r2, #1
 80013ec:	4803      	ldr	r0, [pc, #12]	@ (80013fc <__io_putchar+0x20>)
 80013ee:	f006 f8ae 	bl	800754e <HAL_UART_Transmit>

  return ch;
 80013f2:	687b      	ldr	r3, [r7, #4]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000dfc 	.word	0x20000dfc

08001400 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800140a:	88fb      	ldrh	r3, [r7, #6]
 800140c:	2b02      	cmp	r3, #2
 800140e:	d102      	bne.n	8001416 <HAL_GPIO_EXTI_Callback+0x16>
  {
    case (GPIO_PIN_1):
    {
      SPI_WIFI_ISR();
 8001410:	f001 fc62 	bl	8002cd8 <SPI_WIFI_ISR>
      break;
 8001414:	e000      	b.n	8001418 <HAL_GPIO_EXTI_Callback+0x18>
    }
    default:
    {
      break;
 8001416:	bf00      	nop
    }
  }
}
 8001418:	bf00      	nop
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <SPI3_IRQHandler>:

void SPI3_IRQHandler(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8001424:	4802      	ldr	r0, [pc, #8]	@ (8001430 <SPI3_IRQHandler+0x10>)
 8001426:	f005 f9b7 	bl	8006798 <HAL_SPI_IRQHandler>
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000434 	.word	0x20000434

08001434 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr

08001442 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001442:	b480      	push	{r7}
 8001444:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001446:	bf00      	nop
 8001448:	e7fd      	b.n	8001446 <HardFault_Handler+0x4>

0800144a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800144e:	bf00      	nop
 8001450:	e7fd      	b.n	800144e <MemManage_Handler+0x4>

08001452 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001456:	bf00      	nop
 8001458:	e7fd      	b.n	8001456 <BusFault_Handler+0x4>

0800145a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800145a:	b480      	push	{r7}
 800145c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800145e:	bf00      	nop
 8001460:	e7fd      	b.n	800145e <UsageFault_Handler+0x4>

08001462 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
}
 8001474:	bf00      	nop
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr

0800147e <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8001490:	f002 f946 	bl	8003720 <HAL_IncTick>
}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}

08001498 <EXTI1_IRQHandler>:
  * @brief  This function handles external lines 1interrupt request.
  * @param  None
  * @retval None
  */
void EXTI1_IRQHandler(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800149c:	2002      	movs	r0, #2
 800149e:	f002 fcaf 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
}
 80014a2:	bf00      	nop
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014a6:	b480      	push	{r7}
 80014a8:	af00      	add	r7, sp, #0
  return 1;
 80014aa:	2301      	movs	r3, #1
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <_kill>:

int _kill(int pid, int sig)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b082      	sub	sp, #8
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
 80014be:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014c0:	f007 ff2a 	bl	8009318 <__errno>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2216      	movs	r2, #22
 80014c8:	601a      	str	r2, [r3, #0]
  return -1;
 80014ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <_exit>:

void _exit (int status)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014de:	f04f 31ff 	mov.w	r1, #4294967295
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff ffe7 	bl	80014b6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014e8:	bf00      	nop
 80014ea:	e7fd      	b.n	80014e8 <_exit+0x12>

080014ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
 80014fc:	e00a      	b.n	8001514 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014fe:	f3af 8000 	nop.w
 8001502:	4601      	mov	r1, r0
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	1c5a      	adds	r2, r3, #1
 8001508:	60ba      	str	r2, [r7, #8]
 800150a:	b2ca      	uxtb	r2, r1
 800150c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	3301      	adds	r3, #1
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	697a      	ldr	r2, [r7, #20]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	429a      	cmp	r2, r3
 800151a:	dbf0      	blt.n	80014fe <_read+0x12>
  }

  return len;
 800151c:	687b      	ldr	r3, [r7, #4]
}
 800151e:	4618      	mov	r0, r3
 8001520:	3718      	adds	r7, #24
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b086      	sub	sp, #24
 800152a:	af00      	add	r7, sp, #0
 800152c:	60f8      	str	r0, [r7, #12]
 800152e:	60b9      	str	r1, [r7, #8]
 8001530:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001532:	2300      	movs	r3, #0
 8001534:	617b      	str	r3, [r7, #20]
 8001536:	e009      	b.n	800154c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	1c5a      	adds	r2, r3, #1
 800153c:	60ba      	str	r2, [r7, #8]
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff ff4b 	bl	80013dc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	3301      	adds	r3, #1
 800154a:	617b      	str	r3, [r7, #20]
 800154c:	697a      	ldr	r2, [r7, #20]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	429a      	cmp	r2, r3
 8001552:	dbf1      	blt.n	8001538 <_write+0x12>
  }
  return len;
 8001554:	687b      	ldr	r3, [r7, #4]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3718      	adds	r7, #24
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <_close>:

int _close(int file)
{
 800155e:	b480      	push	{r7}
 8001560:	b083      	sub	sp, #12
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
}
 800156a:	4618      	mov	r0, r3
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001576:	b480      	push	{r7}
 8001578:	b083      	sub	sp, #12
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
 800157e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001586:	605a      	str	r2, [r3, #4]
  return 0;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr

08001596 <_isatty>:

int _isatty(int file)
{
 8001596:	b480      	push	{r7}
 8001598:	b083      	sub	sp, #12
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800159e:	2301      	movs	r3, #1
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	60b9      	str	r1, [r7, #8]
 80015b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3714      	adds	r7, #20
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
	...

080015c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015d0:	4a14      	ldr	r2, [pc, #80]	@ (8001624 <_sbrk+0x5c>)
 80015d2:	4b15      	ldr	r3, [pc, #84]	@ (8001628 <_sbrk+0x60>)
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015dc:	4b13      	ldr	r3, [pc, #76]	@ (800162c <_sbrk+0x64>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d102      	bne.n	80015ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015e4:	4b11      	ldr	r3, [pc, #68]	@ (800162c <_sbrk+0x64>)
 80015e6:	4a12      	ldr	r2, [pc, #72]	@ (8001630 <_sbrk+0x68>)
 80015e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ea:	4b10      	ldr	r3, [pc, #64]	@ (800162c <_sbrk+0x64>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4413      	add	r3, r2
 80015f2:	693a      	ldr	r2, [r7, #16]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d207      	bcs.n	8001608 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015f8:	f007 fe8e 	bl	8009318 <__errno>
 80015fc:	4603      	mov	r3, r0
 80015fe:	220c      	movs	r2, #12
 8001600:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001602:	f04f 33ff 	mov.w	r3, #4294967295
 8001606:	e009      	b.n	800161c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001608:	4b08      	ldr	r3, [pc, #32]	@ (800162c <_sbrk+0x64>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800160e:	4b07      	ldr	r3, [pc, #28]	@ (800162c <_sbrk+0x64>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4413      	add	r3, r2
 8001616:	4a05      	ldr	r2, [pc, #20]	@ (800162c <_sbrk+0x64>)
 8001618:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800161a:	68fb      	ldr	r3, [r7, #12]
}
 800161c:	4618      	mov	r0, r3
 800161e:	3718      	adds	r7, #24
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20018000 	.word	0x20018000
 8001628:	00007000 	.word	0x00007000
 800162c:	2000042c 	.word	0x2000042c
 8001630:	20000fd8 	.word	0x20000fd8

08001634 <Hex2Num>:
  * @brief  Convert char in Hex format to integer.
  * @param  a: character to convert
  * @retval integer value.
  */
static  uint8_t Hex2Num(char a)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	2b2f      	cmp	r3, #47	@ 0x2f
 8001642:	d906      	bls.n	8001652 <Hex2Num+0x1e>
 8001644:	79fb      	ldrb	r3, [r7, #7]
 8001646:	2b39      	cmp	r3, #57	@ 0x39
 8001648:	d803      	bhi.n	8001652 <Hex2Num+0x1e>
        return a - '0';
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	3b30      	subs	r3, #48	@ 0x30
 800164e:	b2db      	uxtb	r3, r3
 8001650:	e014      	b.n	800167c <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	2b60      	cmp	r3, #96	@ 0x60
 8001656:	d906      	bls.n	8001666 <Hex2Num+0x32>
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	2b66      	cmp	r3, #102	@ 0x66
 800165c:	d803      	bhi.n	8001666 <Hex2Num+0x32>
        return (a - 'a') + 10;
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	3b57      	subs	r3, #87	@ 0x57
 8001662:	b2db      	uxtb	r3, r3
 8001664:	e00a      	b.n	800167c <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8001666:	79fb      	ldrb	r3, [r7, #7]
 8001668:	2b40      	cmp	r3, #64	@ 0x40
 800166a:	d906      	bls.n	800167a <Hex2Num+0x46>
 800166c:	79fb      	ldrb	r3, [r7, #7]
 800166e:	2b46      	cmp	r3, #70	@ 0x46
 8001670:	d803      	bhi.n	800167a <Hex2Num+0x46>
        return (a - 'A') + 10;
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	3b37      	subs	r3, #55	@ 0x37
 8001676:	b2db      	uxtb	r3, r3
 8001678:	e000      	b.n	800167c <Hex2Num+0x48>
    }

    return 0;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint8_t ParseHexNumber(const char *ptr, uint8_t *cnt)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
    uint8_t sum = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	73bb      	strb	r3, [r7, #14]

    while (CHARISHEXNUM(*ptr) && (done_count < 2)) {       /* Parse number */
 800169a:	e012      	b.n	80016c2 <ParseHexNumber+0x3a>
        sum <<= 4;
 800169c:	7bfb      	ldrb	r3, [r7, #15]
 800169e:	011b      	lsls	r3, r3, #4
 80016a0:	73fb      	strb	r3, [r7, #15]
        sum += Hex2Num(*ptr);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff ffc4 	bl	8001634 <Hex2Num>
 80016ac:	4603      	mov	r3, r0
 80016ae:	461a      	mov	r2, r3
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
 80016b2:	4413      	add	r3, r2
 80016b4:	73fb      	strb	r3, [r7, #15]
        ptr++;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	3301      	adds	r3, #1
 80016ba:	607b      	str	r3, [r7, #4]
        done_count++;
 80016bc:	7bbb      	ldrb	r3, [r7, #14]
 80016be:	3301      	adds	r3, #1
 80016c0:	73bb      	strb	r3, [r7, #14]
    while (CHARISHEXNUM(*ptr) && (done_count < 2)) {       /* Parse number */
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b2f      	cmp	r3, #47	@ 0x2f
 80016c8:	d903      	bls.n	80016d2 <ParseHexNumber+0x4a>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b39      	cmp	r3, #57	@ 0x39
 80016d0:	d90f      	bls.n	80016f2 <ParseHexNumber+0x6a>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2b60      	cmp	r3, #96	@ 0x60
 80016d8:	d903      	bls.n	80016e2 <ParseHexNumber+0x5a>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b66      	cmp	r3, #102	@ 0x66
 80016e0:	d907      	bls.n	80016f2 <ParseHexNumber+0x6a>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b40      	cmp	r3, #64	@ 0x40
 80016e8:	d906      	bls.n	80016f8 <ParseHexNumber+0x70>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	2b46      	cmp	r3, #70	@ 0x46
 80016f0:	d802      	bhi.n	80016f8 <ParseHexNumber+0x70>
 80016f2:	7bbb      	ldrb	r3, [r7, #14]
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d9d1      	bls.n	800169c <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                                      /* Save number of characters used for number */
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d002      	beq.n	8001704 <ParseHexNumber+0x7c>
        *cnt = done_count;
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	7bba      	ldrb	r2, [r7, #14]
 8001702:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                             /* Return number */
 8001704:	7bfb      	ldrb	r3, [r7, #15]
}
 8001706:	4618      	mov	r0, r3
 8001708:	3710      	adds	r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}

0800170e <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(const char *ptr, uint8_t *cnt)
{
 800170e:	b480      	push	{r7}
 8001710:	b085      	sub	sp, #20
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
 8001716:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0;
 8001718:	2300      	movs	r3, #0
 800171a:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8001720:	2300      	movs	r3, #0
 8001722:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                      /* Check for minus character */
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b2d      	cmp	r3, #45	@ 0x2d
 800172a:	d119      	bne.n	8001760 <ParseNumber+0x52>
        minus = 1;
 800172c:	2301      	movs	r3, #1
 800172e:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3301      	adds	r3, #1
 8001734:	607b      	str	r3, [r7, #4]
        done_count++;
 8001736:	7bbb      	ldrb	r3, [r7, #14]
 8001738:	3301      	adds	r3, #1
 800173a:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 800173c:	e010      	b.n	8001760 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 800173e:	68ba      	ldr	r2, [r7, #8]
 8001740:	4613      	mov	r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	4413      	add	r3, r2
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	461a      	mov	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	3b30      	subs	r3, #48	@ 0x30
 8001750:	4413      	add	r3, r2
 8001752:	60bb      	str	r3, [r7, #8]
        ptr++;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3301      	adds	r3, #1
 8001758:	607b      	str	r3, [r7, #4]
        done_count++;
 800175a:	7bbb      	ldrb	r3, [r7, #14]
 800175c:	3301      	adds	r3, #1
 800175e:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b2f      	cmp	r3, #47	@ 0x2f
 8001766:	d903      	bls.n	8001770 <ParseNumber+0x62>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2b39      	cmp	r3, #57	@ 0x39
 800176e:	d9e6      	bls.n	800173e <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                      /* Save number of characters used for number */
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d002      	beq.n	800177c <ParseNumber+0x6e>
        *cnt = done_count;
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	7bba      	ldrb	r2, [r7, #14]
 800177a:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                            /* Minus detected */
 800177c:	7bfb      	ldrb	r3, [r7, #15]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d002      	beq.n	8001788 <ParseNumber+0x7a>
        return 0 - sum;
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	425b      	negs	r3, r3
 8001786:	e000      	b.n	800178a <ParseNumber+0x7c>
    }
    return sum;                                             /* Return number */
 8001788:	68bb      	ldr	r3, [r7, #8]
}
 800178a:	4618      	mov	r0, r3
 800178c:	3714      	adds	r7, #20
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <ParseMAC>:
  * @param  Mac: pointer to MAC-48 array
  * @param  MacSize: the size of the MAC array
  * @retval None.
  */
static void ParseMAC(const char *ptr, uint8_t Mac[], size_t MacSize)
{
 8001796:	b590      	push	{r4, r7, lr}
 8001798:	b087      	sub	sp, #28
 800179a:	af00      	add	r7, sp, #0
 800179c:	60f8      	str	r0, [r7, #12]
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (Mac != NULL))
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d027      	beq.n	80017fc <ParseMAC+0x66>
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d024      	beq.n	80017fc <ParseMAC+0x66>
  {
    while ((hex_8bits_count < MacSize) && (hex_8bits_count < 6) && (*ptr)) {
 80017b2:	e018      	b.n	80017e6 <ParseMAC+0x50>
    uint8_t done_count = 1;
 80017b4:	2301      	movs	r3, #1
 80017b6:	75bb      	strb	r3, [r7, #22]
    if (*ptr != ':')
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b3a      	cmp	r3, #58	@ 0x3a
 80017be:	d00d      	beq.n	80017dc <ParseMAC+0x46>
    {
      Mac[hex_8bits_count++] = ParseHexNumber(ptr, &done_count);
 80017c0:	7dfb      	ldrb	r3, [r7, #23]
 80017c2:	1c5a      	adds	r2, r3, #1
 80017c4:	75fa      	strb	r2, [r7, #23]
 80017c6:	461a      	mov	r2, r3
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	189c      	adds	r4, r3, r2
 80017cc:	f107 0316 	add.w	r3, r7, #22
 80017d0:	4619      	mov	r1, r3
 80017d2:	68f8      	ldr	r0, [r7, #12]
 80017d4:	f7ff ff58 	bl	8001688 <ParseHexNumber>
 80017d8:	4603      	mov	r3, r0
 80017da:	7023      	strb	r3, [r4, #0]
    }
    ptr = ptr + done_count;
 80017dc:	7dbb      	ldrb	r3, [r7, #22]
 80017de:	461a      	mov	r2, r3
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	4413      	add	r3, r2
 80017e4:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < MacSize) && (hex_8bits_count < 6) && (*ptr)) {
 80017e6:	7dfb      	ldrb	r3, [r7, #23]
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d906      	bls.n	80017fc <ParseMAC+0x66>
 80017ee:	7dfb      	ldrb	r3, [r7, #23]
 80017f0:	2b05      	cmp	r3, #5
 80017f2:	d803      	bhi.n	80017fc <ParseMAC+0x66>
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d1db      	bne.n	80017b4 <ParseMAC+0x1e>
   }
  }
}
 80017fc:	bf00      	nop
 80017fe:	371c      	adds	r7, #28
 8001800:	46bd      	mov	sp, r7
 8001802:	bd90      	pop	{r4, r7, pc}

08001804 <ParseIP>:
  * @param  IpAdrr: pointer to IPv4 array
  * @param  IpAdrrSize: the size of IP array
  * @retval None.
  */
static void ParseIP(const char *ptr, uint8_t IpAdrr[], size_t IpAdrrSize)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 8001810:	2300      	movs	r3, #0
 8001812:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (IpAdrr != NULL) && (4 <= IpAdrrSize))
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d027      	beq.n	800186a <ParseIP+0x66>
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d024      	beq.n	800186a <ParseIP+0x66>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2b03      	cmp	r3, #3
 8001824:	d921      	bls.n	800186a <ParseIP+0x66>
  {
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 8001826:	e019      	b.n	800185c <ParseIP+0x58>
    uint8_t done_count = 1;
 8001828:	2301      	movs	r3, #1
 800182a:	75bb      	strb	r3, [r7, #22]
    if (*ptr != '.')
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b2e      	cmp	r3, #46	@ 0x2e
 8001832:	d00e      	beq.n	8001852 <ParseIP+0x4e>
    {
      IpAdrr[hex_8bits_count++] = (uint8_t)ParseNumber(ptr, &done_count);
 8001834:	f107 0316 	add.w	r3, r7, #22
 8001838:	4619      	mov	r1, r3
 800183a:	68f8      	ldr	r0, [r7, #12]
 800183c:	f7ff ff67 	bl	800170e <ParseNumber>
 8001840:	4601      	mov	r1, r0
 8001842:	7dfb      	ldrb	r3, [r7, #23]
 8001844:	1c5a      	adds	r2, r3, #1
 8001846:	75fa      	strb	r2, [r7, #23]
 8001848:	461a      	mov	r2, r3
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	4413      	add	r3, r2
 800184e:	b2ca      	uxtb	r2, r1
 8001850:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + done_count;
 8001852:	7dbb      	ldrb	r3, [r7, #22]
 8001854:	461a      	mov	r2, r3
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	4413      	add	r3, r2
 800185a:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 800185c:	7dfb      	ldrb	r3, [r7, #23]
 800185e:	2b03      	cmp	r3, #3
 8001860:	d803      	bhi.n	800186a <ParseIP+0x66>
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1de      	bne.n	8001828 <ParseIP+0x24>
   }
  }
}
 800186a:	bf00      	nop
 800186c:	3718      	adds	r7, #24
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
	...

08001874 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  pdata: A string from the WiFi device
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj, uint8_t *pdata)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	3302      	adds	r3, #2
 8001886:	4940      	ldr	r1, [pc, #256]	@ (8001988 <AT_ParseInfo+0x114>)
 8001888:	4618      	mov	r0, r3
 800188a:	f007 fc89 	bl	80091a0 <strtok>
 800188e:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8001890:	e071      	b.n	8001976 <AT_ParseInfo+0x102>
    switch (num++) {
 8001892:	7afb      	ldrb	r3, [r7, #11]
 8001894:	1c5a      	adds	r2, r3, #1
 8001896:	72fa      	strb	r2, [r7, #11]
 8001898:	2b06      	cmp	r3, #6
 800189a:	d866      	bhi.n	800196a <AT_ParseInfo+0xf6>
 800189c:	a201      	add	r2, pc, #4	@ (adr r2, 80018a4 <AT_ParseInfo+0x30>)
 800189e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018a2:	bf00      	nop
 80018a4:	080018c1 	.word	0x080018c1
 80018a8:	080018d5 	.word	0x080018d5
 80018ac:	080018ed 	.word	0x080018ed
 80018b0:	08001905 	.word	0x08001905
 80018b4:	0800191d 	.word	0x0800191d
 80018b8:	08001935 	.word	0x08001935
 80018bc:	08001949 	.word	0x08001949
    case 0:
      strncpy((char *)Obj->Product_ID, ptr, sizeof(Obj->Product_ID) - 1);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	221f      	movs	r2, #31
 80018c4:	68f9      	ldr	r1, [r7, #12]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f007 fc56 	bl	8009178 <strncpy>
      Obj->Product_ID[sizeof(Obj->Product_ID) - 1] = '\0';
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	77da      	strb	r2, [r3, #31]
      break;
 80018d2:	e04b      	b.n	800196c <AT_ParseInfo+0xf8>

    case 1:
      strncpy((char *)Obj->FW_Rev, ptr, sizeof(Obj->FW_Rev) - 1);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3320      	adds	r3, #32
 80018d8:	2217      	movs	r2, #23
 80018da:	68f9      	ldr	r1, [r7, #12]
 80018dc:	4618      	mov	r0, r3
 80018de:	f007 fc4b 	bl	8009178 <strncpy>
      Obj->FW_Rev[sizeof(Obj->FW_Rev) - 1] = '\0';
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
      break;
 80018ea:	e03f      	b.n	800196c <AT_ParseInfo+0xf8>

    case 2:
      strncpy((char *)Obj->API_Rev, ptr, sizeof(Obj->API_Rev) - 1);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	3338      	adds	r3, #56	@ 0x38
 80018f0:	220f      	movs	r2, #15
 80018f2:	68f9      	ldr	r1, [r7, #12]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f007 fc3f 	bl	8009178 <strncpy>
      Obj->API_Rev[sizeof(Obj->API_Rev) - 1] = '\0';
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8001902:	e033      	b.n	800196c <AT_ParseInfo+0xf8>

    case 3:
      strncpy((char *)Obj->Stack_Rev, ptr, sizeof(Obj->Stack_Rev) - 1);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3348      	adds	r3, #72	@ 0x48
 8001908:	220f      	movs	r2, #15
 800190a:	68f9      	ldr	r1, [r7, #12]
 800190c:	4618      	mov	r0, r3
 800190e:	f007 fc33 	bl	8009178 <strncpy>
      Obj->Stack_Rev[sizeof(Obj->Stack_Rev) - 1] = '\0';
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
      break;
 800191a:	e027      	b.n	800196c <AT_ParseInfo+0xf8>

    case 4:
      strncpy((char *)Obj->RTOS_Rev, ptr, sizeof(Obj->RTOS_Rev) - 1);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3358      	adds	r3, #88	@ 0x58
 8001920:	220f      	movs	r2, #15
 8001922:	68f9      	ldr	r1, [r7, #12]
 8001924:	4618      	mov	r0, r3
 8001926:	f007 fc27 	bl	8009178 <strncpy>
      Obj->RTOS_Rev[sizeof(Obj->RTOS_Rev) - 1] = '\0';
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      break;
 8001932:	e01b      	b.n	800196c <AT_ParseInfo+0xf8>

    case 5:
      Obj->CPU_Clock = (uint32_t)ParseNumber(ptr, NULL);
 8001934:	2100      	movs	r1, #0
 8001936:	68f8      	ldr	r0, [r7, #12]
 8001938:	f7ff fee9 	bl	800170e <ParseNumber>
 800193c:	4603      	mov	r3, r0
 800193e:	461a      	mov	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8001946:	e011      	b.n	800196c <AT_ParseInfo+0xf8>

    case 6:
      ptr = strtok(ptr, "\r");
 8001948:	4910      	ldr	r1, [pc, #64]	@ (800198c <AT_ParseInfo+0x118>)
 800194a:	68f8      	ldr	r0, [r7, #12]
 800194c:	f007 fc28 	bl	80091a0 <strtok>
 8001950:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name, ptr, sizeof(Obj->Product_Name) - 1);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	3368      	adds	r3, #104	@ 0x68
 8001956:	221f      	movs	r2, #31
 8001958:	68f9      	ldr	r1, [r7, #12]
 800195a:	4618      	mov	r0, r3
 800195c:	f007 fc0c 	bl	8009178 <strncpy>
      Obj->Product_Name[sizeof(Obj->Product_Name) - 1] = '\0';
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
      break;
 8001968:	e000      	b.n	800196c <AT_ParseInfo+0xf8>

    default: break;
 800196a:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800196c:	4906      	ldr	r1, [pc, #24]	@ (8001988 <AT_ParseInfo+0x114>)
 800196e:	2000      	movs	r0, #0
 8001970:	f007 fc16 	bl	80091a0 <strtok>
 8001974:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d18a      	bne.n	8001892 <AT_ParseInfo+0x1e>
  }
}
 800197c:	bf00      	nop
 800197e:	bf00      	nop
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	0800cd30 	.word	0x0800cd30
 800198c:	0800cd34 	.word	0x0800cd34

08001990 <AT_ParseConnSettings>:
  * @param  pdata: A string from the WiFi device
  * @param  NetSettings: settings
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 800199a:	2300      	movs	r3, #0
 800199c:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3302      	adds	r3, #2
 80019a2:	4959      	ldr	r1, [pc, #356]	@ (8001b08 <AT_ParseConnSettings+0x178>)
 80019a4:	4618      	mov	r0, r3
 80019a6:	f007 fbfb 	bl	80091a0 <strtok>
 80019aa:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 80019ac:	e0a2      	b.n	8001af4 <AT_ParseConnSettings+0x164>
    switch (num++) {
 80019ae:	7bfb      	ldrb	r3, [r7, #15]
 80019b0:	1c5a      	adds	r2, r3, #1
 80019b2:	73fa      	strb	r2, [r7, #15]
 80019b4:	2b0b      	cmp	r3, #11
 80019b6:	f200 808c 	bhi.w	8001ad2 <AT_ParseConnSettings+0x142>
 80019ba:	a201      	add	r2, pc, #4	@ (adr r2, 80019c0 <AT_ParseConnSettings+0x30>)
 80019bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c0:	080019f1 	.word	0x080019f1
 80019c4:	08001a07 	.word	0x08001a07
 80019c8:	08001a1f 	.word	0x08001a1f
 80019cc:	08001a33 	.word	0x08001a33
 80019d0:	08001a47 	.word	0x08001a47
 80019d4:	08001a5b 	.word	0x08001a5b
 80019d8:	08001a6b 	.word	0x08001a6b
 80019dc:	08001a7b 	.word	0x08001a7b
 80019e0:	08001a8b 	.word	0x08001a8b
 80019e4:	08001a9b 	.word	0x08001a9b
 80019e8:	08001aab 	.word	0x08001aab
 80019ec:	08001abf 	.word	0x08001abf
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, sizeof(NetSettings->SSID) - 1);
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	2220      	movs	r2, #32
 80019f4:	68b9      	ldr	r1, [r7, #8]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f007 fbbe 	bl	8009178 <strncpy>
      NetSettings->SSID[sizeof(NetSettings->SSID) - 1] = '\0';
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	2200      	movs	r2, #0
 8001a00:	f883 2020 	strb.w	r2, [r3, #32]
      break;
 8001a04:	e066      	b.n	8001ad4 <AT_ParseConnSettings+0x144>

    case 1:
      strncpy((char *)NetSettings->pswd, ptr, sizeof(NetSettings->pswd) - 1);
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	3321      	adds	r3, #33	@ 0x21
 8001a0a:	2220      	movs	r2, #32
 8001a0c:	68b9      	ldr	r1, [r7, #8]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f007 fbb2 	bl	8009178 <strncpy>
      NetSettings->pswd[sizeof(NetSettings->pswd) - 1] = '\0';
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	2200      	movs	r2, #0
 8001a18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      break;
 8001a1c:	e05a      	b.n	8001ad4 <AT_ParseConnSettings+0x144>

    case 2:
      NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8001a1e:	2100      	movs	r1, #0
 8001a20:	68b8      	ldr	r0, [r7, #8]
 8001a22:	f7ff fe74 	bl	800170e <ParseNumber>
 8001a26:	4603      	mov	r3, r0
 8001a28:	b2da      	uxtb	r2, r3
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8001a30:	e050      	b.n	8001ad4 <AT_ParseConnSettings+0x144>

    case 3:
      NetSettings->DHCP_IsEnabled = (uint8_t)ParseNumber(ptr, NULL);
 8001a32:	2100      	movs	r1, #0
 8001a34:	68b8      	ldr	r0, [r7, #8]
 8001a36:	f7ff fe6a 	bl	800170e <ParseNumber>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 8001a44:	e046      	b.n	8001ad4 <AT_ParseConnSettings+0x144>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8001a46:	2100      	movs	r1, #0
 8001a48:	68b8      	ldr	r0, [r7, #8]
 8001a4a:	f7ff fe60 	bl	800170e <ParseNumber>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	b2da      	uxtb	r2, r3
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8001a58:	e03c      	b.n	8001ad4 <AT_ParseConnSettings+0x144>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr, sizeof(NetSettings->IP_Addr));
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	3348      	adds	r3, #72	@ 0x48
 8001a5e:	2204      	movs	r2, #4
 8001a60:	4619      	mov	r1, r3
 8001a62:	68b8      	ldr	r0, [r7, #8]
 8001a64:	f7ff fece 	bl	8001804 <ParseIP>
      break;
 8001a68:	e034      	b.n	8001ad4 <AT_ParseConnSettings+0x144>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask, sizeof(NetSettings->IP_Mask));
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	334c      	adds	r3, #76	@ 0x4c
 8001a6e:	2204      	movs	r2, #4
 8001a70:	4619      	mov	r1, r3
 8001a72:	68b8      	ldr	r0, [r7, #8]
 8001a74:	f7ff fec6 	bl	8001804 <ParseIP>
      break;
 8001a78:	e02c      	b.n	8001ad4 <AT_ParseConnSettings+0x144>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr, sizeof(NetSettings->Gateway_Addr));
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	3350      	adds	r3, #80	@ 0x50
 8001a7e:	2204      	movs	r2, #4
 8001a80:	4619      	mov	r1, r3
 8001a82:	68b8      	ldr	r0, [r7, #8]
 8001a84:	f7ff febe 	bl	8001804 <ParseIP>
      break;
 8001a88:	e024      	b.n	8001ad4 <AT_ParseConnSettings+0x144>

    case 8:
      ParseIP(ptr, NetSettings->DNS1, sizeof(NetSettings->DNS1));
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	3354      	adds	r3, #84	@ 0x54
 8001a8e:	2204      	movs	r2, #4
 8001a90:	4619      	mov	r1, r3
 8001a92:	68b8      	ldr	r0, [r7, #8]
 8001a94:	f7ff feb6 	bl	8001804 <ParseIP>
      break;
 8001a98:	e01c      	b.n	8001ad4 <AT_ParseConnSettings+0x144>

    case 9:
      ParseIP(ptr, NetSettings->DNS2, sizeof(NetSettings->DNS2));
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	3358      	adds	r3, #88	@ 0x58
 8001a9e:	2204      	movs	r2, #4
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	68b8      	ldr	r0, [r7, #8]
 8001aa4:	f7ff feae 	bl	8001804 <ParseIP>
      break;
 8001aa8:	e014      	b.n	8001ad4 <AT_ParseConnSettings+0x144>

    case 10:
      NetSettings->JoinRetries = (uint8_t)ParseNumber(ptr, NULL);
 8001aaa:	2100      	movs	r1, #0
 8001aac:	68b8      	ldr	r0, [r7, #8]
 8001aae:	f7ff fe2e 	bl	800170e <ParseNumber>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	b2da      	uxtb	r2, r3
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 8001abc:	e00a      	b.n	8001ad4 <AT_ParseConnSettings+0x144>

    case 11:
      NetSettings->AutoConnect = (uint8_t)ParseNumber(ptr, NULL);
 8001abe:	2100      	movs	r1, #0
 8001ac0:	68b8      	ldr	r0, [r7, #8]
 8001ac2:	f7ff fe24 	bl	800170e <ParseNumber>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 8001ad0:	e000      	b.n	8001ad4 <AT_ParseConnSettings+0x144>

    default:
      break;
 8001ad2:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8001ad4:	490c      	ldr	r1, [pc, #48]	@ (8001b08 <AT_ParseConnSettings+0x178>)
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	f007 fb62 	bl	80091a0 <strtok>
 8001adc:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d007      	beq.n	8001af4 <AT_ParseConnSettings+0x164>
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b2c      	cmp	r3, #44	@ 0x2c
 8001aec:	d102      	bne.n	8001af4 <AT_ParseConnSettings+0x164>
    { /* Ignore empty fields */
      num++;
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
 8001af0:	3301      	adds	r3, #1
 8001af2:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f47f af59 	bne.w	80019ae <AT_ParseConnSettings+0x1e>
    }
  }
}
 8001afc:	bf00      	nop
 8001afe:	bf00      	nop
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	0800cd30 	.word	0x0800cd30

08001b0c <AT_ExecuteCommand>:
  * @param  cmd: pointer to the command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, const uint8_t *cmd, uint8_t *pdata)
{
 8001b0c:	b590      	push	{r4, r7, lr}
 8001b0e:	b087      	sub	sp, #28
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	60f8      	str	r0, [r7, #12]
 8001b14:	60b9      	str	r1, [r7, #8]
 8001b16:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	82fb      	strh	r3, [r7, #22]

  LOCK_WIFI();

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d056      	beq.n	8001bd8 <AT_ExecuteCommand+0xcc>
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d051      	beq.n	8001bd8 <AT_ExecuteCommand+0xcc>

  ret = Obj->fops.IO_Send(cmd, strlen((const char *)cmd), Obj->Timeout);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8001b3a:	68b8      	ldr	r0, [r7, #8]
 8001b3c:	f7fe fb98 	bl	8000270 <strlen>
 8001b40:	4603      	mov	r3, r0
 8001b42:	b299      	uxth	r1, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	68b8      	ldr	r0, [r7, #8]
 8001b4e:	47a0      	blx	r4
 8001b50:	4603      	mov	r3, r0
 8001b52:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	dd3e      	ble.n	8001bd8 <AT_ExecuteCommand+0xcc>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001b60:	68fa      	ldr	r2, [r7, #12]
 8001b62:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001b66:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	4798      	blx	r3
 8001b6e:	4603      	mov	r3, r0
 8001b70:	82fb      	strh	r3, [r7, #22]
    if ((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8001b72:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	dd27      	ble.n	8001bca <AT_ExecuteCommand+0xbe>
 8001b7a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b7e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001b82:	dc22      	bgt.n	8001bca <AT_ExecuteCommand+0xbe>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8001b84:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b88:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001b8c:	d105      	bne.n	8001b9a <AT_ExecuteCommand+0x8e>
      {
        /* ES_WIFI_DATA_SIZE maybe too small !! */
        recv_len--;
 8001b8e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	3b01      	subs	r3, #1
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8001b9a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	701a      	strb	r2, [r3, #0]

      if (strstr((char *)pdata, AT_OK_STRING))
 8001ba6:	490f      	ldr	r1, [pc, #60]	@ (8001be4 <AT_ExecuteCommand+0xd8>)
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f007 fb55 	bl	8009258 <strstr>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <AT_ExecuteCommand+0xac>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	e010      	b.n	8001bda <AT_ExecuteCommand+0xce>
      }
      else if (strstr((char *)pdata, AT_ERROR_STRING))
 8001bb8:	490b      	ldr	r1, [pc, #44]	@ (8001be8 <AT_ExecuteCommand+0xdc>)
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f007 fb4c 	bl	8009258 <strstr>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <AT_ExecuteCommand+0xbe>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001bc6:	2305      	movs	r3, #5
 8001bc8:	e007      	b.n	8001bda <AT_ExecuteCommand+0xce>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 8001bca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001bce:	f113 0f04 	cmn.w	r3, #4
 8001bd2:	d101      	bne.n	8001bd8 <AT_ExecuteCommand+0xcc>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8001bd4:	2306      	movs	r3, #6
 8001bd6:	e000      	b.n	8001bda <AT_ExecuteCommand+0xce>
    }
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8001bd8:	2304      	movs	r3, #4
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	371c      	adds	r7, #28
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd90      	pop	{r4, r7, pc}
 8001be2:	bf00      	nop
 8001be4:	0800cd48 	.word	0x0800cd48
 8001be8:	0800cd54 	.word	0x0800cd54

08001bec <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd,
                                           const uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
 8001bf8:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	827b      	strh	r3, [r7, #18]
  uint16_t n;

  LOCK_WIFI();

  cmd_len = strlen((char*)cmd);
 8001c06:	68b8      	ldr	r0, [r7, #8]
 8001c08:	f7fe fb32 	bl	8000270 <strlen>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	827b      	strh	r3, [r7, #18]

  /* Can send only even number of byte on first send. */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8001c10:	8a7b      	ldrh	r3, [r7, #18]
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <AT_RequestSendData+0x32>
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	e05d      	b.n	8001cda <AT_RequestSendData+0xee>

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d057      	beq.n	8001cd8 <AT_RequestSendData+0xec>
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d052      	beq.n	8001cd8 <AT_RequestSendData+0xec>

  n = Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001c3e:	8a79      	ldrh	r1, [r7, #18]
 8001c40:	68b8      	ldr	r0, [r7, #8]
 8001c42:	4798      	blx	r3
 8001c44:	4603      	mov	r3, r0
 8001c46:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8001c48:	8a3a      	ldrh	r2, [r7, #16]
 8001c4a:	8a7b      	ldrh	r3, [r7, #18]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d143      	bne.n	8001cd8 <AT_RequestSendData+0xec>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001c5c:	8879      	ldrh	r1, [r7, #2]
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	4798      	blx	r3
 8001c62:	4603      	mov	r3, r0
 8001c64:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8001c66:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001c6a:	887b      	ldrh	r3, [r7, #2]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d131      	bne.n	8001cd4 <AT_RequestSendData+0xe8>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001c76:	68fa      	ldr	r2, [r7, #12]
 8001c78:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	6a38      	ldr	r0, [r7, #32]
 8001c80:	4798      	blx	r3
 8001c82:	4603      	mov	r3, r0
 8001c84:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8001c86:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	dd19      	ble.n	8001cc2 <AT_RequestSendData+0xd6>
      {
        *(pdata + recv_len) = 0;
 8001c8e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c92:	6a3a      	ldr	r2, [r7, #32]
 8001c94:	4413      	add	r3, r2
 8001c96:	2200      	movs	r2, #0
 8001c98:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8001c9a:	4912      	ldr	r1, [pc, #72]	@ (8001ce4 <AT_RequestSendData+0xf8>)
 8001c9c:	6a38      	ldr	r0, [r7, #32]
 8001c9e:	f007 fadb 	bl	8009258 <strstr>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <AT_RequestSendData+0xc0>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	e016      	b.n	8001cda <AT_RequestSendData+0xee>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8001cac:	490e      	ldr	r1, [pc, #56]	@ (8001ce8 <AT_RequestSendData+0xfc>)
 8001cae:	6a38      	ldr	r0, [r7, #32]
 8001cb0:	f007 fad2 	bl	8009258 <strstr>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <AT_RequestSendData+0xd2>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001cba:	2305      	movs	r3, #5
 8001cbc:	e00d      	b.n	8001cda <AT_RequestSendData+0xee>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	e00b      	b.n	8001cda <AT_RequestSendData+0xee>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 8001cc2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001cc6:	f113 0f04 	cmn.w	r3, #4
 8001cca:	d101      	bne.n	8001cd0 <AT_RequestSendData+0xe4>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8001ccc:	2306      	movs	r3, #6
 8001cce:	e004      	b.n	8001cda <AT_RequestSendData+0xee>
      }
      return ES_WIFI_STATUS_ERROR;
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	e002      	b.n	8001cda <AT_RequestSendData+0xee>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	e000      	b.n	8001cda <AT_RequestSendData+0xee>
    }
  }
 }
  return ES_WIFI_STATUS_IO_ERROR;
 8001cd8:	2304      	movs	r3, #4
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3718      	adds	r7, #24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	0800cd48 	.word	0x0800cd48
 8001ce8:	0800cd54 	.word	0x0800cd54

08001cec <AT_RequestReceiveData>:
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t *cmd,
                                              char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8001cec:	b590      	push	{r4, r7, lr}
 8001cee:	b087      	sub	sp, #28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
 8001cf8:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001d00:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	f000 8087 	beq.w	8001e1c <AT_RequestReceiveData+0x130>
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	f000 8081 	beq.w	8001e1c <AT_RequestReceiveData+0x130>

  if (Obj->fops.IO_Send(cmd, (uint16_t)strlen((char *)cmd), Obj->Timeout) > 0)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8001d20:	68b8      	ldr	r0, [r7, #8]
 8001d22:	f7fe faa5 	bl	8000270 <strlen>
 8001d26:	4603      	mov	r3, r0
 8001d28:	b299      	uxth	r1, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 8001d30:	461a      	mov	r2, r3
 8001d32:	68b8      	ldr	r0, [r7, #8]
 8001d34:	47a0      	blx	r4
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	dd6f      	ble.n	8001e1c <AT_RequestReceiveData+0x130>
  {
    len = Obj->fops.IO_Receive(p, 0, Obj->Timeout);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8001d48:	2100      	movs	r1, #0
 8001d4a:	6938      	ldr	r0, [r7, #16]
 8001d4c:	4798      	blx	r3
 8001d4e:	4603      	mov	r3, r0
 8001d50:	617b      	str	r3, [r7, #20]

    /* Check if start at "\r\n". */
    if ((p[0] != '\r') || (p[1] != '\n'))
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	2b0d      	cmp	r3, #13
 8001d58:	d104      	bne.n	8001d64 <AT_RequestReceiveData+0x78>
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b0a      	cmp	r3, #10
 8001d62:	d001      	beq.n	8001d68 <AT_RequestReceiveData+0x7c>
    {
      return ES_WIFI_STATUS_IO_ERROR;
 8001d64:	2304      	movs	r3, #4
 8001d66:	e05a      	b.n	8001e1e <AT_RequestReceiveData+0x132>
    }
    len -= 2;
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	3b02      	subs	r3, #2
 8001d6c:	617b      	str	r3, [r7, #20]
    p += 2;
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	3302      	adds	r3, #2
 8001d72:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	2b07      	cmp	r3, #7
 8001d78:	d94a      	bls.n	8001e10 <AT_RequestReceiveData+0x124>
    {
     while(len && (p[len - 1] == 0x15)) len--;
 8001d7a:	e002      	b.n	8001d82 <AT_RequestReceiveData+0x96>
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	617b      	str	r3, [r7, #20]
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d006      	beq.n	8001d96 <AT_RequestReceiveData+0xaa>
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	4413      	add	r3, r2
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b15      	cmp	r3, #21
 8001d94:	d0f2      	beq.n	8001d7c <AT_RequestReceiveData+0x90>
     p[len] = '\0';
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	701a      	strb	r2, [r3, #0]

     if (strstr((char *) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	3b08      	subs	r3, #8
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	4413      	add	r3, r2
 8001da8:	491f      	ldr	r1, [pc, #124]	@ (8001e28 <AT_RequestReceiveData+0x13c>)
 8001daa:	4618      	mov	r0, r3
 8001dac:	f007 fa54 	bl	8009258 <strstr>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d016      	beq.n	8001de4 <AT_RequestReceiveData+0xf8>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	3b08      	subs	r3, #8
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dc0:	801a      	strh	r2, [r3, #0]
       if (*ReadData > Reqlen)
 8001dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dc4:	881b      	ldrh	r3, [r3, #0]
 8001dc6:	887a      	ldrh	r2, [r7, #2]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d202      	bcs.n	8001dd2 <AT_RequestReceiveData+0xe6>
       {
         *ReadData = Reqlen;
 8001dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dce:	887a      	ldrh	r2, [r7, #2]
 8001dd0:	801a      	strh	r2, [r3, #0]
       }

       memcpy(pdata, p, *ReadData);
 8001dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dd4:	881b      	ldrh	r3, [r3, #0]
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	6939      	ldr	r1, [r7, #16]
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f007 fac9 	bl	8009372 <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 8001de0:	2300      	movs	r3, #0
 8001de2:	e01c      	b.n	8001e1e <AT_RequestReceiveData+0x132>
     }
     else if (memcmp((char *)p + len - AT_DELIMETER_LEN, AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	3b04      	subs	r3, #4
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	4413      	add	r3, r2
 8001dec:	2204      	movs	r2, #4
 8001dee:	490f      	ldr	r1, [pc, #60]	@ (8001e2c <AT_RequestReceiveData+0x140>)
 8001df0:	4618      	mov	r0, r3
 8001df2:	f007 f997 	bl	8009124 <memcmp>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d104      	bne.n	8001e06 <AT_RequestReceiveData+0x11a>
     {
       *ReadData = 0;
 8001dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dfe:	2200      	movs	r2, #0
 8001e00:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001e02:	2305      	movs	r3, #5
 8001e04:	e00b      	b.n	8001e1e <AT_RequestReceiveData+0x132>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 8001e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e08:	2200      	movs	r2, #0
 8001e0a:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001e0c:	2305      	movs	r3, #5
 8001e0e:	e006      	b.n	8001e1e <AT_RequestReceiveData+0x132>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	f113 0f04 	cmn.w	r3, #4
 8001e16:	d101      	bne.n	8001e1c <AT_RequestReceiveData+0x130>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 8001e18:	2306      	movs	r3, #6
 8001e1a:	e000      	b.n	8001e1e <AT_RequestReceiveData+0x132>
   }
  }
 }

  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8001e1c:	2304      	movs	r3, #4
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	371c      	adds	r7, #28
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd90      	pop	{r4, r7, pc}
 8001e26:	bf00      	nop
 8001e28:	0800cd48 	.word	0x0800cd48
 8001e2c:	0800cd5c 	.word	0x0800cd5c

08001e30 <ES_WIFI_Init>:
  * @brief  Initialize the WIFI module.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001e42:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8

  if (Obj->fops.IO_Init != NULL) {
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d01b      	beq.n	8001e88 <ES_WIFI_Init+0x58>

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001e56:	2000      	movs	r0, #0
 8001e58:	4798      	blx	r3
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d113      	bne.n	8001e88 <ES_WIFI_Init+0x58>
  {
    ret = AT_ExecuteCommand(Obj,(const uint8_t*)"I?\r\n", Obj->CmdData);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001e66:	461a      	mov	r2, r3
 8001e68:	490a      	ldr	r1, [pc, #40]	@ (8001e94 <ES_WIFI_Init+0x64>)
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff fe4e 	bl	8001b0c <AT_ExecuteCommand>
 8001e70:	4603      	mov	r3, r0
 8001e72:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8001e74:	7bfb      	ldrb	r3, [r7, #15]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d106      	bne.n	8001e88 <ES_WIFI_Init+0x58>
    {
      AT_ParseInfo(Obj, Obj->CmdData);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001e80:	4619      	mov	r1, r3
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f7ff fcf6 	bl	8001874 <AT_ParseInfo>
    }
   }
  }

  UNLOCK_WIFI();
  return ret;
 8001e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	0800cd64 	.word	0x0800cd64

08001e98 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func IO_Receive)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
 8001ea4:	603b      	str	r3, [r7, #0]
  if (!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d00b      	beq.n	8001ec4 <ES_WIFI_RegisterBusIO+0x2c>
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d008      	beq.n	8001ec4 <ES_WIFI_RegisterBusIO+0x2c>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d005      	beq.n	8001ec4 <ES_WIFI_RegisterBusIO+0x2c>
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d002      	beq.n	8001ec4 <ES_WIFI_RegisterBusIO+0x2c>
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d101      	bne.n	8001ec8 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	e014      	b.n	8001ef2 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	69fa      	ldr	r2, [r7, #28]
 8001ee4:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	683a      	ldr	r2, [r7, #0]
 8001eec:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 8001ef0:	2300      	movs	r3, #0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
	...

08001f00 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char *SSID,
                                 const char *Password,
                                 ES_WIFI_SecurityType_t SecType)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
 8001f0c:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "C1=%s\r", SSID);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f14:	68ba      	ldr	r2, [r7, #8]
 8001f16:	4932      	ldr	r1, [pc, #200]	@ (8001fe0 <ES_WIFI_Connect+0xe0>)
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f007 f809 	bl	8008f30 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	68f8      	ldr	r0, [r7, #12]
 8001f2e:	f7ff fded 	bl	8001b0c <AT_ExecuteCommand>
 8001f32:	4603      	mov	r3, r0
 8001f34:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8001f36:	7dfb      	ldrb	r3, [r7, #23]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d14b      	bne.n	8001fd4 <ES_WIFI_Connect+0xd4>
  {
    sprintf((char *)Obj->CmdData, "C2=%s\r", Password);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	4927      	ldr	r1, [pc, #156]	@ (8001fe4 <ES_WIFI_Connect+0xe4>)
 8001f46:	4618      	mov	r0, r3
 8001f48:	f006 fff2 	bl	8008f30 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f58:	461a      	mov	r2, r3
 8001f5a:	68f8      	ldr	r0, [r7, #12]
 8001f5c:	f7ff fdd6 	bl	8001b0c <AT_ExecuteCommand>
 8001f60:	4603      	mov	r3, r0
 8001f62:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8001f64:	7dfb      	ldrb	r3, [r7, #23]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d134      	bne.n	8001fd4 <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	78fa      	ldrb	r2, [r7, #3]
 8001f6e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char *)Obj->CmdData, "C3=%d\r", (uint8_t)SecType);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f78:	78fa      	ldrb	r2, [r7, #3]
 8001f7a:	491b      	ldr	r1, [pc, #108]	@ (8001fe8 <ES_WIFI_Connect+0xe8>)
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f006 ffd7 	bl	8008f30 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001f8e:	461a      	mov	r2, r3
 8001f90:	68f8      	ldr	r0, [r7, #12]
 8001f92:	f7ff fdbb 	bl	8001b0c <AT_ExecuteCommand>
 8001f96:	4603      	mov	r3, r0
 8001f98:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8001f9a:	7dfb      	ldrb	r3, [r7, #23]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d119      	bne.n	8001fd4 <ES_WIFI_Connect+0xd4>
      {
        sprintf((char *)Obj->CmdData, "C0\r");
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001fa6:	4911      	ldr	r1, [pc, #68]	@ (8001fec <ES_WIFI_Connect+0xec>)
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f006 ffc1 	bl	8008f30 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001fba:	461a      	mov	r2, r3
 8001fbc:	68f8      	ldr	r0, [r7, #12]
 8001fbe:	f7ff fda5 	bl	8001b0c <AT_ExecuteCommand>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8001fc6:	7dfb      	ldrb	r3, [r7, #23]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d103      	bne.n	8001fd4 <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8001fd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3718      	adds	r7, #24
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	0800cd7c 	.word	0x0800cd7c
 8001fe4:	0800cd84 	.word	0x0800cd84
 8001fe8:	0800cd8c 	.word	0x0800cd8c
 8001fec:	0800cd94 	.word	0x0800cd94

08001ff0 <ES_WIFI_IsConnected>:
  * @brief  Check whether the module is connected to an access point.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "CS\r");
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001ffe:	4913      	ldr	r1, [pc, #76]	@ (800204c <ES_WIFI_IsConnected+0x5c>)
 8002000:	4618      	mov	r0, r3
 8002002:	f006 ff95 	bl	8008f30 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002012:	461a      	mov	r2, r3
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff fd79 	bl	8001b0c <AT_ExecuteCommand>
 800201a:	4603      	mov	r3, r0
 800201c:	73fb      	strb	r3, [r7, #15]
  if (ret == ES_WIFI_STATUS_OK)
 800201e:	7bfb      	ldrb	r3, [r7, #15]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d10b      	bne.n	800203c <ES_WIFI_IsConnected+0x4c>
  {
    Obj->NetSettings.IsConnected = (Obj->CmdData[2] == '1') ? 1 : 0;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800202a:	2b31      	cmp	r3, #49	@ 0x31
 800202c:	bf0c      	ite	eq
 800202e:	2301      	moveq	r3, #1
 8002030:	2300      	movne	r3, #0
 8002032:	b2db      	uxtb	r3, r3
 8002034:	461a      	mov	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
  }

  UNLOCK_WIFI();

  return Obj->NetSettings.IsConnected;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 8002042:	4618      	mov	r0, r3
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	0800cd98 	.word	0x0800cd98

08002050 <ES_WIFI_GetNetworkSettings>:
  * @brief  Update given object module with the network settings.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "C?\r");
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800205e:	4910      	ldr	r1, [pc, #64]	@ (80020a0 <ES_WIFI_GetNetworkSettings+0x50>)
 8002060:	4618      	mov	r0, r3
 8002062:	f006 ff65 	bl	8008f30 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002072:	461a      	mov	r2, r3
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f7ff fd49 	bl	8001b0c <AT_ExecuteCommand>
 800207a:	4603      	mov	r3, r0
 800207c:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 800207e:	7bfb      	ldrb	r3, [r7, #15]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d108      	bne.n	8002096 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	338d      	adds	r3, #141	@ 0x8d
 800208e:	4619      	mov	r1, r3
 8002090:	4610      	mov	r0, r2
 8002092:	f7ff fc7d 	bl	8001990 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();

  return ret;
 8002096:	7bfb      	ldrb	r3, [r7, #15]
}
 8002098:	4618      	mov	r0, r3
 800209a:	3710      	adds	r7, #16
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	0800cda0 	.word	0x0800cda0

080020a4 <ES_WIFI_GetMACAddress>:
  * @param  mac: pointer to the MAC address array.
  * @param  MacLength: length of the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac, uint8_t MacLength)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b086      	sub	sp, #24
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	4613      	mov	r3, r2
 80020b0:	71fb      	strb	r3, [r7, #7]
  ES_WIFI_Status_t ret;
  char *ptr;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "Z5\r");
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80020b8:	4913      	ldr	r1, [pc, #76]	@ (8002108 <ES_WIFI_GetMACAddress+0x64>)
 80020ba:	4618      	mov	r0, r3
 80020bc:	f006 ff38 	bl	8008f30 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80020cc:	461a      	mov	r2, r3
 80020ce:	68f8      	ldr	r0, [r7, #12]
 80020d0:	f7ff fd1c 	bl	8001b0c <AT_ExecuteCommand>
 80020d4:	4603      	mov	r3, r0
 80020d6:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 80020d8:	7dfb      	ldrb	r3, [r7, #23]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d10e      	bne.n	80020fc <ES_WIFI_GetMACAddress+0x58>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80020e4:	3302      	adds	r3, #2
 80020e6:	4909      	ldr	r1, [pc, #36]	@ (800210c <ES_WIFI_GetMACAddress+0x68>)
 80020e8:	4618      	mov	r0, r3
 80020ea:	f007 f859 	bl	80091a0 <strtok>
 80020ee:	6138      	str	r0, [r7, #16]
    ParseMAC(ptr, mac, MacLength);
 80020f0:	79fb      	ldrb	r3, [r7, #7]
 80020f2:	461a      	mov	r2, r3
 80020f4:	68b9      	ldr	r1, [r7, #8]
 80020f6:	6938      	ldr	r0, [r7, #16]
 80020f8:	f7ff fb4d 	bl	8001796 <ParseMAC>
  }

  UNLOCK_WIFI();

  return ret;
 80020fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3718      	adds	r7, #24
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	0800cdf0 	.word	0x0800cdf0
 800210c:	0800cdf4 	.word	0x0800cdf4

08002110 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to the module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8002110:	b590      	push	{r4, r7, lr}
 8002112:	b087      	sub	sp, #28
 8002114:	af02      	add	r7, sp, #8
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 800211a:	2300      	movs	r3, #0
 800211c:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d003      	beq.n	800212e <ES_WIFI_StartClientConnection+0x1e>
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	2b03      	cmp	r3, #3
 800212c:	d105      	bne.n	800213a <ES_WIFI_StartClientConnection+0x2a>
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	885b      	ldrh	r3, [r3, #2]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <ES_WIFI_StartClientConnection+0x2a>
 8002136:	2302      	movs	r3, #2
 8002138:	e0b1      	b.n	800229e <ES_WIFI_StartClientConnection+0x18e>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	785b      	ldrb	r3, [r3, #1]
 8002144:	461a      	mov	r2, r3
 8002146:	4958      	ldr	r1, [pc, #352]	@ (80022a8 <ES_WIFI_StartClientConnection+0x198>)
 8002148:	f006 fef2 	bl	8008f30 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002158:	461a      	mov	r2, r3
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7ff fcd6 	bl	8001b0c <AT_ExecuteCommand>
 8002160:	4603      	mov	r3, r0
 8002162:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8002164:	7bfb      	ldrb	r3, [r7, #15]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d114      	bne.n	8002194 <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	461a      	mov	r2, r3
 8002176:	494d      	ldr	r1, [pc, #308]	@ (80022ac <ES_WIFI_StartClientConnection+0x19c>)
 8002178:	f006 feda 	bl	8008f30 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002188:	461a      	mov	r2, r3
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f7ff fcbe 	bl	8001b0c <AT_ExecuteCommand>
 8002190:	4603      	mov	r3, r0
 8002192:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d114      	bne.n	80021c4 <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	889b      	ldrh	r3, [r3, #4]
 80021a4:	461a      	mov	r2, r3
 80021a6:	4942      	ldr	r1, [pc, #264]	@ (80022b0 <ES_WIFI_StartClientConnection+0x1a0>)
 80021a8:	f006 fec2 	bl	8008f30 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80021b8:	461a      	mov	r2, r3
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7ff fca6 	bl	8001b0c <AT_ExecuteCommand>
 80021c0:	4603      	mov	r3, r0
 80021c2:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d114      	bne.n	80021f4 <ES_WIFI_StartClientConnection+0xe4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	885b      	ldrh	r3, [r3, #2]
 80021d4:	461a      	mov	r2, r3
 80021d6:	4937      	ldr	r1, [pc, #220]	@ (80022b4 <ES_WIFI_StartClientConnection+0x1a4>)
 80021d8:	f006 feaa 	bl	8008f30 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80021e8:	461a      	mov	r2, r3
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7ff fc8e 	bl	8001b0c <AT_ExecuteCommand>
 80021f0:	4603      	mov	r3, r0
 80021f2:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 80021f4:	7bfb      	ldrb	r3, [r7, #15]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d120      	bne.n	800223c <ES_WIFI_StartClientConnection+0x12c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	799b      	ldrb	r3, [r3, #6]
 8002204:	4619      	mov	r1, r3
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	79db      	ldrb	r3, [r3, #7]
 800220a:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002210:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002216:	9301      	str	r3, [sp, #4]
 8002218:	9200      	str	r2, [sp, #0]
 800221a:	4623      	mov	r3, r4
 800221c:	460a      	mov	r2, r1
 800221e:	4926      	ldr	r1, [pc, #152]	@ (80022b8 <ES_WIFI_StartClientConnection+0x1a8>)
 8002220:	f006 fe86 	bl	8008f30 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002230:	461a      	mov	r2, r3
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7ff fc6a 	bl	8001b0c <AT_ExecuteCommand>
 8002238:	4603      	mov	r3, r0
 800223a:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 800223c:	7bfb      	ldrb	r3, [r7, #15]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d116      	bne.n	8002270 <ES_WIFI_StartClientConnection+0x160>
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b03      	cmp	r3, #3
 8002248:	d112      	bne.n	8002270 <ES_WIFI_StartClientConnection+0x160>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002250:	491a      	ldr	r1, [pc, #104]	@ (80022bc <ES_WIFI_StartClientConnection+0x1ac>)
 8002252:	4618      	mov	r0, r3
 8002254:	f006 fe6c 	bl	8008f30 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002264:	461a      	mov	r2, r3
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f7ff fc50 	bl	8001b0c <AT_ExecuteCommand>
 800226c:	4603      	mov	r3, r0
 800226e:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002270:	7bfb      	ldrb	r3, [r7, #15]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d112      	bne.n	800229c <ES_WIFI_StartClientConnection+0x18c>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800227c:	4910      	ldr	r1, [pc, #64]	@ (80022c0 <ES_WIFI_StartClientConnection+0x1b0>)
 800227e:	4618      	mov	r0, r3
 8002280:	f006 fe56 	bl	8008f30 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002290:	461a      	mov	r2, r3
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7ff fc3a 	bl	8001b0c <AT_ExecuteCommand>
 8002298:	4603      	mov	r3, r0
 800229a:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 800229c:	7bfb      	ldrb	r3, [r7, #15]
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3714      	adds	r7, #20
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd90      	pop	{r4, r7, pc}
 80022a6:	bf00      	nop
 80022a8:	0800ce58 	.word	0x0800ce58
 80022ac:	0800ce60 	.word	0x0800ce60
 80022b0:	0800ce68 	.word	0x0800ce68
 80022b4:	0800ce70 	.word	0x0800ce70
 80022b8:	0800ce78 	.word	0x0800ce78
 80022bc:	0800ce88 	.word	0x0800ce88
 80022c0:	0800ce90 	.word	0x0800ce90

080022c4 <ES_WIFI_SendData>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket,
                                  const uint8_t *pdata, uint16_t Reqlen,
                                  uint16_t *SentLen, uint32_t Timeout)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b088      	sub	sp, #32
 80022c8:	af02      	add	r7, sp, #8
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	607a      	str	r2, [r7, #4]
 80022ce:	461a      	mov	r2, r3
 80022d0:	460b      	mov	r3, r1
 80022d2:	72fb      	strb	r3, [r7, #11]
 80022d4:	4613      	mov	r3, r2
 80022d6:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 80022d8:	2302      	movs	r3, #2
 80022da:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 80022dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d102      	bne.n	80022e8 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 80022e2:	2301      	movs	r3, #1
 80022e4:	617b      	str	r3, [r7, #20]
 80022e6:	e001      	b.n	80022ec <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 80022e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ea:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen >= ES_WIFI_PAYLOAD_SIZE)
 80022ec:	893b      	ldrh	r3, [r7, #8]
 80022ee:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80022f2:	d302      	bcc.n	80022fa <ES_WIFI_SendData+0x36>
  {
    Reqlen = ES_WIFI_PAYLOAD_SIZE;
 80022f4:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80022f8:	813b      	strh	r3, [r7, #8]
  }

  *SentLen = Reqlen;
 80022fa:	6a3b      	ldr	r3, [r7, #32]
 80022fc:	893a      	ldrh	r2, [r7, #8]
 80022fe:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002306:	7afa      	ldrb	r2, [r7, #11]
 8002308:	4942      	ldr	r1, [pc, #264]	@ (8002414 <ES_WIFI_SendData+0x150>)
 800230a:	4618      	mov	r0, r3
 800230c:	f006 fe10 	bl	8008f30 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800231c:	461a      	mov	r2, r3
 800231e:	68f8      	ldr	r0, [r7, #12]
 8002320:	f7ff fbf4 	bl	8001b0c <AT_ExecuteCommand>
 8002324:	4603      	mov	r3, r0
 8002326:	74fb      	strb	r3, [r7, #19]
  if (ret == ES_WIFI_STATUS_OK)
 8002328:	7cfb      	ldrb	r3, [r7, #19]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d15e      	bne.n	80023ec <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002334:	697a      	ldr	r2, [r7, #20]
 8002336:	4938      	ldr	r1, [pc, #224]	@ (8002418 <ES_WIFI_SendData+0x154>)
 8002338:	4618      	mov	r0, r3
 800233a:	f006 fdf9 	bl	8008f30 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800234a:	461a      	mov	r2, r3
 800234c:	68f8      	ldr	r0, [r7, #12]
 800234e:	f7ff fbdd 	bl	8001b0c <AT_ExecuteCommand>
 8002352:	4603      	mov	r3, r0
 8002354:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 8002356:	7cfb      	ldrb	r3, [r7, #19]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d13d      	bne.n	80023d8 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData, "S3=%04d\r", Reqlen);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002362:	893a      	ldrh	r2, [r7, #8]
 8002364:	492d      	ldr	r1, [pc, #180]	@ (800241c <ES_WIFI_SendData+0x158>)
 8002366:	4618      	mov	r0, r3
 8002368:	f006 fde2 	bl	8008f30 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002378:	893a      	ldrh	r2, [r7, #8]
 800237a:	9300      	str	r3, [sp, #0]
 800237c:	4613      	mov	r3, r2
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f7ff fc33 	bl	8001bec <AT_RequestSendData>
 8002386:	4603      	mov	r3, r0
 8002388:	74fb      	strb	r3, [r7, #19]

      if (ret == ES_WIFI_STATUS_OK)
 800238a:	7cfb      	ldrb	r3, [r7, #19]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d119      	bne.n	80023c4 <ES_WIFI_SendData+0x100>
      {
        if (strstr((char *)Obj->CmdData, "-1\r\n"))
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002396:	4922      	ldr	r1, [pc, #136]	@ (8002420 <ES_WIFI_SendData+0x15c>)
 8002398:	4618      	mov	r0, r3
 800239a:	f006 ff5d 	bl	8009258 <strstr>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d02c      	beq.n	80023fe <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 80023a4:	f640 1201 	movw	r2, #2305	@ 0x901
 80023a8:	491e      	ldr	r1, [pc, #120]	@ (8002424 <ES_WIFI_SendData+0x160>)
 80023aa:	481f      	ldr	r0, [pc, #124]	@ (8002428 <ES_WIFI_SendData+0x164>)
 80023ac:	f006 fd50 	bl	8008e50 <iprintf>
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80023b6:	4619      	mov	r1, r3
 80023b8:	481c      	ldr	r0, [pc, #112]	@ (800242c <ES_WIFI_SendData+0x168>)
 80023ba:	f006 fd49 	bl	8008e50 <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 80023be:	2302      	movs	r3, #2
 80023c0:	74fb      	strb	r3, [r7, #19]
 80023c2:	e01c      	b.n	80023fe <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 80023c4:	f640 1207 	movw	r2, #2311	@ 0x907
 80023c8:	4916      	ldr	r1, [pc, #88]	@ (8002424 <ES_WIFI_SendData+0x160>)
 80023ca:	4817      	ldr	r0, [pc, #92]	@ (8002428 <ES_WIFI_SendData+0x164>)
 80023cc:	f006 fd40 	bl	8008e50 <iprintf>
 80023d0:	4817      	ldr	r0, [pc, #92]	@ (8002430 <ES_WIFI_SendData+0x16c>)
 80023d2:	f006 fda5 	bl	8008f20 <puts>
 80023d6:	e012      	b.n	80023fe <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 80023d8:	f640 120c 	movw	r2, #2316	@ 0x90c
 80023dc:	4911      	ldr	r1, [pc, #68]	@ (8002424 <ES_WIFI_SendData+0x160>)
 80023de:	4812      	ldr	r0, [pc, #72]	@ (8002428 <ES_WIFI_SendData+0x164>)
 80023e0:	f006 fd36 	bl	8008e50 <iprintf>
 80023e4:	4813      	ldr	r0, [pc, #76]	@ (8002434 <ES_WIFI_SendData+0x170>)
 80023e6:	f006 fd9b 	bl	8008f20 <puts>
 80023ea:	e008      	b.n	80023fe <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 80023ec:	f640 1211 	movw	r2, #2321	@ 0x911
 80023f0:	490c      	ldr	r1, [pc, #48]	@ (8002424 <ES_WIFI_SendData+0x160>)
 80023f2:	480d      	ldr	r0, [pc, #52]	@ (8002428 <ES_WIFI_SendData+0x164>)
 80023f4:	f006 fd2c 	bl	8008e50 <iprintf>
 80023f8:	480f      	ldr	r0, [pc, #60]	@ (8002438 <ES_WIFI_SendData+0x174>)
 80023fa:	f006 fd91 	bl	8008f20 <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 80023fe:	7cfb      	ldrb	r3, [r7, #19]
 8002400:	2b02      	cmp	r3, #2
 8002402:	d102      	bne.n	800240a <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 8002404:	6a3b      	ldr	r3, [r7, #32]
 8002406:	2200      	movs	r2, #0
 8002408:	801a      	strh	r2, [r3, #0]
  }

  UNLOCK_WIFI();

  return ret;
 800240a:	7cfb      	ldrb	r3, [r7, #19]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	0800ce58 	.word	0x0800ce58
 8002418:	0800d054 	.word	0x0800d054
 800241c:	0800d05c 	.word	0x0800d05c
 8002420:	0800d068 	.word	0x0800d068
 8002424:	0800cee8 	.word	0x0800cee8
 8002428:	0800cf48 	.word	0x0800cf48
 800242c:	0800d070 	.word	0x0800d070
 8002430:	0800d08c 	.word	0x0800d08c
 8002434:	0800d0a8 	.word	0x0800d0a8
 8002438:	0800d0bc 	.word	0x0800d0bc

0800243c <ES_WIFI_ReceiveData>:
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen,
                                     uint16_t *Receivedlen, uint32_t Timeout)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b088      	sub	sp, #32
 8002440:	af02      	add	r7, sp, #8
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	607a      	str	r2, [r7, #4]
 8002446:	461a      	mov	r2, r3
 8002448:	460b      	mov	r3, r1
 800244a:	72fb      	strb	r3, [r7, #11]
 800244c:	4613      	mov	r3, r2
 800244e:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002450:	2302      	movs	r3, #2
 8002452:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002456:	2b00      	cmp	r3, #0
 8002458:	d102      	bne.n	8002460 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 800245a:	2301      	movs	r3, #1
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	e001      	b.n	8002464 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002462:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen <= ES_WIFI_PAYLOAD_SIZE)
 8002464:	893b      	ldrh	r3, [r7, #8]
 8002466:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800246a:	f200 808b 	bhi.w	8002584 <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002474:	7afa      	ldrb	r2, [r7, #11]
 8002476:	4946      	ldr	r1, [pc, #280]	@ (8002590 <ES_WIFI_ReceiveData+0x154>)
 8002478:	4618      	mov	r0, r3
 800247a:	f006 fd59 	bl	8008f30 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800248a:	461a      	mov	r2, r3
 800248c:	68f8      	ldr	r0, [r7, #12]
 800248e:	f7ff fb3d 	bl	8001b0c <AT_ExecuteCommand>
 8002492:	4603      	mov	r3, r0
 8002494:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 8002496:	7cfb      	ldrb	r3, [r7, #19]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d165      	bne.n	8002568 <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024a2:	893a      	ldrh	r2, [r7, #8]
 80024a4:	493b      	ldr	r1, [pc, #236]	@ (8002594 <ES_WIFI_ReceiveData+0x158>)
 80024a6:	4618      	mov	r0, r3
 80024a8:	f006 fd42 	bl	8008f30 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024b8:	461a      	mov	r2, r3
 80024ba:	68f8      	ldr	r0, [r7, #12]
 80024bc:	f7ff fb26 	bl	8001b0c <AT_ExecuteCommand>
 80024c0:	4603      	mov	r3, r0
 80024c2:	74fb      	strb	r3, [r7, #19]
      if (ret == ES_WIFI_STATUS_OK)
 80024c4:	7cfb      	ldrb	r3, [r7, #19]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d141      	bne.n	800254e <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	4931      	ldr	r1, [pc, #196]	@ (8002598 <ES_WIFI_ReceiveData+0x15c>)
 80024d4:	4618      	mov	r0, r3
 80024d6:	f006 fd2b 	bl	8008f30 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024e6:	461a      	mov	r2, r3
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f7ff fb0f 	bl	8001b0c <AT_ExecuteCommand>
 80024ee:	4603      	mov	r3, r0
 80024f0:	74fb      	strb	r3, [r7, #19]
        if (ret == ES_WIFI_STATUS_OK)
 80024f2:	7cfb      	ldrb	r3, [r7, #19]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d120      	bne.n	800253a <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024fe:	4927      	ldr	r1, [pc, #156]	@ (800259c <ES_WIFI_ReceiveData+0x160>)
 8002500:	4618      	mov	r0, r3
 8002502:	f006 fd15 	bl	8008f30 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800250c:	893a      	ldrh	r2, [r7, #8]
 800250e:	6a3b      	ldr	r3, [r7, #32]
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	4613      	mov	r3, r2
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	68f8      	ldr	r0, [r7, #12]
 8002518:	f7ff fbe8 	bl	8001cec <AT_RequestReceiveData>
 800251c:	4603      	mov	r3, r0
 800251e:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 8002520:	7cfb      	ldrb	r3, [r7, #19]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d02e      	beq.n	8002584 <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData failed\n");
 8002526:	f640 12a9 	movw	r2, #2473	@ 0x9a9
 800252a:	491d      	ldr	r1, [pc, #116]	@ (80025a0 <ES_WIFI_ReceiveData+0x164>)
 800252c:	481d      	ldr	r0, [pc, #116]	@ (80025a4 <ES_WIFI_ReceiveData+0x168>)
 800252e:	f006 fc8f 	bl	8008e50 <iprintf>
 8002532:	481d      	ldr	r0, [pc, #116]	@ (80025a8 <ES_WIFI_ReceiveData+0x16c>)
 8002534:	f006 fcf4 	bl	8008f20 <puts>
 8002538:	e024      	b.n	8002584 <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("Setting timeout failed\n");
 800253a:	f640 12ae 	movw	r2, #2478	@ 0x9ae
 800253e:	4918      	ldr	r1, [pc, #96]	@ (80025a0 <ES_WIFI_ReceiveData+0x164>)
 8002540:	4818      	ldr	r0, [pc, #96]	@ (80025a4 <ES_WIFI_ReceiveData+0x168>)
 8002542:	f006 fc85 	bl	8008e50 <iprintf>
 8002546:	4819      	ldr	r0, [pc, #100]	@ (80025ac <ES_WIFI_ReceiveData+0x170>)
 8002548:	f006 fcea 	bl	8008f20 <puts>
 800254c:	e01a      	b.n	8002584 <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("Setting requested len failed\n");
 800254e:	f640 12b3 	movw	r2, #2483	@ 0x9b3
 8002552:	4913      	ldr	r1, [pc, #76]	@ (80025a0 <ES_WIFI_ReceiveData+0x164>)
 8002554:	4813      	ldr	r0, [pc, #76]	@ (80025a4 <ES_WIFI_ReceiveData+0x168>)
 8002556:	f006 fc7b 	bl	8008e50 <iprintf>
 800255a:	4815      	ldr	r0, [pc, #84]	@ (80025b0 <ES_WIFI_ReceiveData+0x174>)
 800255c:	f006 fce0 	bl	8008f20 <puts>
        *Receivedlen = 0;
 8002560:	6a3b      	ldr	r3, [r7, #32]
 8002562:	2200      	movs	r2, #0
 8002564:	801a      	strh	r2, [r3, #0]
 8002566:	e00d      	b.n	8002584 <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("Setting socket for read failed\n");
 8002568:	f640 12b9 	movw	r2, #2489	@ 0x9b9
 800256c:	490c      	ldr	r1, [pc, #48]	@ (80025a0 <ES_WIFI_ReceiveData+0x164>)
 800256e:	480d      	ldr	r0, [pc, #52]	@ (80025a4 <ES_WIFI_ReceiveData+0x168>)
 8002570:	f006 fc6e 	bl	8008e50 <iprintf>
 8002574:	480f      	ldr	r0, [pc, #60]	@ (80025b4 <ES_WIFI_ReceiveData+0x178>)
 8002576:	f006 fcd3 	bl	8008f20 <puts>
      issue15++;
 800257a:	4b0f      	ldr	r3, [pc, #60]	@ (80025b8 <ES_WIFI_ReceiveData+0x17c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	3301      	adds	r3, #1
 8002580:	4a0d      	ldr	r2, [pc, #52]	@ (80025b8 <ES_WIFI_ReceiveData+0x17c>)
 8002582:	6013      	str	r3, [r2, #0]
    }
  }

  UNLOCK_WIFI();

  return ret;
 8002584:	7cfb      	ldrb	r3, [r7, #19]
}
 8002586:	4618      	mov	r0, r3
 8002588:	3718      	adds	r7, #24
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	0800ce58 	.word	0x0800ce58
 8002594:	0800d0e0 	.word	0x0800d0e0
 8002598:	0800d0e8 	.word	0x0800d0e8
 800259c:	0800d0f0 	.word	0x0800d0f0
 80025a0:	0800cee8 	.word	0x0800cee8
 80025a4:	0800cf48 	.word	0x0800cf48
 80025a8:	0800d0f4 	.word	0x0800d0f4
 80025ac:	0800d114 	.word	0x0800d114
 80025b0:	0800d12c 	.word	0x0800d12c
 80025b4:	0800d14c 	.word	0x0800d14c
 80025b8:	20000430 	.word	0x20000430

080025bc <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08c      	sub	sp, #48	@ 0x30
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_Init;

  __HAL_RCC_SPI3_CLK_ENABLE();
 80025c4:	4b57      	ldr	r3, [pc, #348]	@ (8002724 <SPI_WIFI_MspInit+0x168>)
 80025c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c8:	4a56      	ldr	r2, [pc, #344]	@ (8002724 <SPI_WIFI_MspInit+0x168>)
 80025ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80025d0:	4b54      	ldr	r3, [pc, #336]	@ (8002724 <SPI_WIFI_MspInit+0x168>)
 80025d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025d8:	61bb      	str	r3, [r7, #24]
 80025da:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025dc:	4b51      	ldr	r3, [pc, #324]	@ (8002724 <SPI_WIFI_MspInit+0x168>)
 80025de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025e0:	4a50      	ldr	r2, [pc, #320]	@ (8002724 <SPI_WIFI_MspInit+0x168>)
 80025e2:	f043 0302 	orr.w	r3, r3, #2
 80025e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025e8:	4b4e      	ldr	r3, [pc, #312]	@ (8002724 <SPI_WIFI_MspInit+0x168>)
 80025ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025f4:	4b4b      	ldr	r3, [pc, #300]	@ (8002724 <SPI_WIFI_MspInit+0x168>)
 80025f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025f8:	4a4a      	ldr	r2, [pc, #296]	@ (8002724 <SPI_WIFI_MspInit+0x168>)
 80025fa:	f043 0304 	orr.w	r3, r3, #4
 80025fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002600:	4b48      	ldr	r3, [pc, #288]	@ (8002724 <SPI_WIFI_MspInit+0x168>)
 8002602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002604:	f003 0304 	and.w	r3, r3, #4
 8002608:	613b      	str	r3, [r7, #16]
 800260a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800260c:	4b45      	ldr	r3, [pc, #276]	@ (8002724 <SPI_WIFI_MspInit+0x168>)
 800260e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002610:	4a44      	ldr	r2, [pc, #272]	@ (8002724 <SPI_WIFI_MspInit+0x168>)
 8002612:	f043 0310 	orr.w	r3, r3, #16
 8002616:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002618:	4b42      	ldr	r3, [pc, #264]	@ (8002724 <SPI_WIFI_MspInit+0x168>)
 800261a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800261c:	f003 0310 	and.w	r3, r3, #16
 8002620:	60fb      	str	r3, [r7, #12]
 8002622:	68fb      	ldr	r3, [r7, #12]

  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8002624:	2200      	movs	r2, #0
 8002626:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800262a:	483f      	ldr	r0, [pc, #252]	@ (8002728 <SPI_WIFI_MspInit+0x16c>)
 800262c:	f001 fbd0 	bl	8003dd0 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8002630:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002634:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002636:	2301      	movs	r3, #1
 8002638:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800263a:	2300      	movs	r3, #0
 800263c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800263e:	2300      	movs	r3, #0
 8002640:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8002642:	f107 031c 	add.w	r3, r7, #28
 8002646:	4619      	mov	r1, r3
 8002648:	4837      	ldr	r0, [pc, #220]	@ (8002728 <SPI_WIFI_MspInit+0x16c>)
 800264a:	f001 f9ff 	bl	8003a4c <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 800264e:	2302      	movs	r3, #2
 8002650:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8002652:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002656:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002658:	2300      	movs	r3, #0
 800265a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800265c:	2300      	movs	r3, #0
 800265e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8002660:	f107 031c 	add.w	r3, r7, #28
 8002664:	4619      	mov	r1, r3
 8002666:	4831      	ldr	r0, [pc, #196]	@ (800272c <SPI_WIFI_MspInit+0x170>)
 8002668:	f001 f9f0 	bl	8003a4c <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 800266c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002670:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002672:	2301      	movs	r3, #1
 8002674:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002676:	2300      	movs	r3, #0
 8002678:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800267a:	2300      	movs	r3, #0
 800267c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 800267e:	2300      	movs	r3, #0
 8002680:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8002682:	f107 031c 	add.w	r3, r7, #28
 8002686:	4619      	mov	r1, r3
 8002688:	4828      	ldr	r0, [pc, #160]	@ (800272c <SPI_WIFI_MspInit+0x170>)
 800268a:	f001 f9df 	bl	8003a4c <HAL_GPIO_Init>

  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 800268e:	2201      	movs	r2, #1
 8002690:	2101      	movs	r1, #1
 8002692:	4826      	ldr	r0, [pc, #152]	@ (800272c <SPI_WIFI_MspInit+0x170>)
 8002694:	f001 fb9c 	bl	8003dd0 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8002698:	2301      	movs	r3, #1
 800269a:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800269c:	2301      	movs	r3, #1
 800269e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80026a0:	2300      	movs	r3, #0
 80026a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80026a4:	2301      	movs	r3, #1
 80026a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 80026a8:	f107 031c 	add.w	r3, r7, #28
 80026ac:	4619      	mov	r1, r3
 80026ae:	481f      	ldr	r0, [pc, #124]	@ (800272c <SPI_WIFI_MspInit+0x170>)
 80026b0:	f001 f9cc 	bl	8003a4c <HAL_GPIO_Init>

  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 80026b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026b8:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80026ba:	2302      	movs	r3, #2
 80026bc:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80026c2:	2301      	movs	r3, #1
 80026c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80026c6:	2306      	movs	r3, #6
 80026c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 80026ca:	f107 031c 	add.w	r3, r7, #28
 80026ce:	4619      	mov	r1, r3
 80026d0:	4817      	ldr	r0, [pc, #92]	@ (8002730 <SPI_WIFI_MspInit+0x174>)
 80026d2:	f001 f9bb 	bl	8003a4c <HAL_GPIO_Init>

  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 80026d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026da:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80026dc:	2302      	movs	r3, #2
 80026de:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80026e4:	2301      	movs	r3, #1
 80026e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80026e8:	2306      	movs	r3, #6
 80026ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80026ec:	f107 031c 	add.w	r3, r7, #28
 80026f0:	4619      	mov	r1, r3
 80026f2:	480f      	ldr	r0, [pc, #60]	@ (8002730 <SPI_WIFI_MspInit+0x174>)
 80026f4:	f001 f9aa 	bl	8003a4c <HAL_GPIO_Init>

  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 80026f8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80026fc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80026fe:	2302      	movs	r3, #2
 8002700:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8002702:	2301      	movs	r3, #1
 8002704:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002706:	2301      	movs	r3, #1
 8002708:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800270a:	2306      	movs	r3, #6
 800270c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 800270e:	f107 031c 	add.w	r3, r7, #28
 8002712:	4619      	mov	r1, r3
 8002714:	4806      	ldr	r0, [pc, #24]	@ (8002730 <SPI_WIFI_MspInit+0x174>)
 8002716:	f001 f999 	bl	8003a4c <HAL_GPIO_Init>
}
 800271a:	bf00      	nop
 800271c:	3730      	adds	r7, #48	@ 0x30
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	40021000 	.word	0x40021000
 8002728:	48000400 	.word	0x48000400
 800272c:	48001000 	.word	0x48001000
 8002730:	48000800 	.word	0x48000800

08002734 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	4603      	mov	r3, r0
 800273c:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 800273e:	2300      	movs	r3, #0
 8002740:	73fb      	strb	r3, [r7, #15]

  if (mode == ES_WIFI_INIT)
 8002742:	88fb      	ldrh	r3, [r7, #6]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d145      	bne.n	80027d4 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8002748:	4b27      	ldr	r3, [pc, #156]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 800274a:	4a28      	ldr	r2, [pc, #160]	@ (80027ec <SPI_WIFI_Init+0xb8>)
 800274c:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 800274e:	4826      	ldr	r0, [pc, #152]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 8002750:	f7ff ff34 	bl	80025bc <SPI_WIFI_MspInit>

    hspi.Init.Mode              = SPI_MODE_MASTER;
 8002754:	4b24      	ldr	r3, [pc, #144]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 8002756:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800275a:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 800275c:	4b22      	ldr	r3, [pc, #136]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 800275e:	2200      	movs	r2, #0
 8002760:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8002762:	4b21      	ldr	r3, [pc, #132]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 8002764:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8002768:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 800276a:	4b1f      	ldr	r3, [pc, #124]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 800276c:	2200      	movs	r2, #0
 800276e:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8002770:	4b1d      	ldr	r3, [pc, #116]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 8002772:	2200      	movs	r2, #0
 8002774:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8002776:	4b1c      	ldr	r3, [pc, #112]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 8002778:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800277c:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 800277e:	4b1a      	ldr	r3, [pc, #104]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 8002780:	2210      	movs	r2, #16
 8002782:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8002784:	4b18      	ldr	r3, [pc, #96]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 8002786:	2200      	movs	r2, #0
 8002788:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 800278a:	4b17      	ldr	r3, [pc, #92]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 800278c:	2200      	movs	r2, #0
 800278e:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8002790:	4b15      	ldr	r3, [pc, #84]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 8002792:	2200      	movs	r2, #0
 8002794:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 8002796:	4b14      	ldr	r3, [pc, #80]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 8002798:	2200      	movs	r2, #0
 800279a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 800279c:	4812      	ldr	r0, [pc, #72]	@ (80027e8 <SPI_WIFI_Init+0xb4>)
 800279e:	f002 ff6f 	bl	8005680 <HAL_SPI_Init>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d002      	beq.n	80027ae <SPI_WIFI_Init+0x7a>
    {
      return -1;
 80027a8:	f04f 33ff 	mov.w	r3, #4294967295
 80027ac:	e018      	b.n	80027e0 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 80027ae:	2200      	movs	r2, #0
 80027b0:	2100      	movs	r1, #0
 80027b2:	2007      	movs	r0, #7
 80027b4:	f001 f8d3 	bl	800395e <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 80027b8:	2007      	movs	r0, #7
 80027ba:	f001 f8ec 	bl	8003996 <HAL_NVIC_EnableIRQ>

     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 80027be:	2200      	movs	r2, #0
 80027c0:	2100      	movs	r1, #0
 80027c2:	2033      	movs	r0, #51	@ 0x33
 80027c4:	f001 f8cb 	bl	800395e <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 80027c8:	2033      	movs	r0, #51	@ 0x33
 80027ca:	f001 f8e4 	bl	8003996 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(cmddata_rdy_rising_sem, 1);
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);
#endif /* WIFI_USE_CMSIS_OS */
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 80027ce:	200a      	movs	r0, #10
 80027d0:	f000 fa08 	bl	8002be4 <SPI_WIFI_DelayUs>
  }

  rc = SPI_WIFI_ResetModule();
 80027d4:	f000 f80c 	bl	80027f0 <SPI_WIFI_ResetModule>
 80027d8:	4603      	mov	r3, r0
 80027da:	73fb      	strb	r3, [r7, #15]

  return rc;
 80027dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3710      	adds	r7, #16
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	20000434 	.word	0x20000434
 80027ec:	40003c00 	.word	0x40003c00

080027f0 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 80027f6:	f000 ffa7 	bl	8003748 <HAL_GetTick>
 80027fa:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 80027fc:	2300      	movs	r3, #0
 80027fe:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;

  WIFI_RESET_MODULE();
 8002800:	2200      	movs	r2, #0
 8002802:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002806:	4835      	ldr	r0, [pc, #212]	@ (80028dc <SPI_WIFI_ResetModule+0xec>)
 8002808:	f001 fae2 	bl	8003dd0 <HAL_GPIO_WritePin>
 800280c:	200a      	movs	r0, #10
 800280e:	f000 ffa7 	bl	8003760 <HAL_Delay>
 8002812:	2201      	movs	r2, #1
 8002814:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002818:	4830      	ldr	r0, [pc, #192]	@ (80028dc <SPI_WIFI_ResetModule+0xec>)
 800281a:	f001 fad9 	bl	8003dd0 <HAL_GPIO_WritePin>
 800281e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002822:	f000 ff9d 	bl	8003760 <HAL_Delay>
  WIFI_ENABLE_NSS();
 8002826:	2200      	movs	r2, #0
 8002828:	2101      	movs	r1, #1
 800282a:	482c      	ldr	r0, [pc, #176]	@ (80028dc <SPI_WIFI_ResetModule+0xec>)
 800282c:	f001 fad0 	bl	8003dd0 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002830:	200f      	movs	r0, #15
 8002832:	f000 f9d7 	bl	8002be4 <SPI_WIFI_DelayUs>

  while (WIFI_IS_CMDDATA_READY())
 8002836:	e02b      	b.n	8002890 <SPI_WIFI_ResetModule+0xa0>
  {
    if (count > 4)
 8002838:	7bfb      	ldrb	r3, [r7, #15]
 800283a:	2b04      	cmp	r3, #4
 800283c:	d907      	bls.n	800284e <SPI_WIFI_ResetModule+0x5e>
    {
      WIFI_DISABLE_NSS();
 800283e:	2201      	movs	r2, #1
 8002840:	2101      	movs	r1, #1
 8002842:	4826      	ldr	r0, [pc, #152]	@ (80028dc <SPI_WIFI_ResetModule+0xec>)
 8002844:	f001 fac4 	bl	8003dd0 <HAL_GPIO_WritePin>
      return -1;
 8002848:	f04f 33ff 	mov.w	r3, #4294967295
 800284c:	e042      	b.n	80028d4 <SPI_WIFI_ResetModule+0xe4>
    }
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 800284e:	7bfb      	ldrb	r3, [r7, #15]
 8002850:	463a      	mov	r2, r7
 8002852:	18d1      	adds	r1, r2, r3
 8002854:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002858:	2201      	movs	r2, #1
 800285a:	4821      	ldr	r0, [pc, #132]	@ (80028e0 <SPI_WIFI_ResetModule+0xf0>)
 800285c:	f003 f818 	bl	8005890 <HAL_SPI_Receive>
 8002860:	4603      	mov	r3, r0
 8002862:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8002864:	7bfb      	ldrb	r3, [r7, #15]
 8002866:	3302      	adds	r3, #2
 8002868:	73fb      	strb	r3, [r7, #15]
    if (((HAL_GetTick() - tickstart) > 0xFFFF) || (Status != HAL_OK))
 800286a:	f000 ff6d 	bl	8003748 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002878:	d202      	bcs.n	8002880 <SPI_WIFI_ResetModule+0x90>
 800287a:	79fb      	ldrb	r3, [r7, #7]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d007      	beq.n	8002890 <SPI_WIFI_ResetModule+0xa0>
    {
      WIFI_DISABLE_NSS();
 8002880:	2201      	movs	r2, #1
 8002882:	2101      	movs	r1, #1
 8002884:	4815      	ldr	r0, [pc, #84]	@ (80028dc <SPI_WIFI_ResetModule+0xec>)
 8002886:	f001 faa3 	bl	8003dd0 <HAL_GPIO_WritePin>
      return -1;
 800288a:	f04f 33ff 	mov.w	r3, #4294967295
 800288e:	e021      	b.n	80028d4 <SPI_WIFI_ResetModule+0xe4>
  while (WIFI_IS_CMDDATA_READY())
 8002890:	2102      	movs	r1, #2
 8002892:	4812      	ldr	r0, [pc, #72]	@ (80028dc <SPI_WIFI_ResetModule+0xec>)
 8002894:	f001 fa84 	bl	8003da0 <HAL_GPIO_ReadPin>
 8002898:	4603      	mov	r3, r0
 800289a:	2b01      	cmp	r3, #1
 800289c:	d0cc      	beq.n	8002838 <SPI_WIFI_ResetModule+0x48>
    }
  }

  WIFI_DISABLE_NSS();
 800289e:	2201      	movs	r2, #1
 80028a0:	2101      	movs	r1, #1
 80028a2:	480e      	ldr	r0, [pc, #56]	@ (80028dc <SPI_WIFI_ResetModule+0xec>)
 80028a4:	f001 fa94 	bl	8003dd0 <HAL_GPIO_WritePin>

  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 80028a8:	783b      	ldrb	r3, [r7, #0]
 80028aa:	2b15      	cmp	r3, #21
 80028ac:	d10e      	bne.n	80028cc <SPI_WIFI_ResetModule+0xdc>
 80028ae:	787b      	ldrb	r3, [r7, #1]
 80028b0:	2b15      	cmp	r3, #21
 80028b2:	d10b      	bne.n	80028cc <SPI_WIFI_ResetModule+0xdc>
 80028b4:	78bb      	ldrb	r3, [r7, #2]
 80028b6:	2b0d      	cmp	r3, #13
 80028b8:	d108      	bne.n	80028cc <SPI_WIFI_ResetModule+0xdc>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 80028ba:	78fb      	ldrb	r3, [r7, #3]
  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 80028bc:	2b0a      	cmp	r3, #10
 80028be:	d105      	bne.n	80028cc <SPI_WIFI_ResetModule+0xdc>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 80028c0:	793b      	ldrb	r3, [r7, #4]
 80028c2:	2b3e      	cmp	r3, #62	@ 0x3e
 80028c4:	d102      	bne.n	80028cc <SPI_WIFI_ResetModule+0xdc>
 80028c6:	797b      	ldrb	r3, [r7, #5]
 80028c8:	2b20      	cmp	r3, #32
 80028ca:	d002      	beq.n	80028d2 <SPI_WIFI_ResetModule+0xe2>
  {
    return -1;
 80028cc:	f04f 33ff 	mov.w	r3, #4294967295
 80028d0:	e000      	b.n	80028d4 <SPI_WIFI_ResetModule+0xe4>
  }
  return 0;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	48001000 	.word	0x48001000
 80028e0:	20000434 	.word	0x20000434

080028e4 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval 0
  */
int8_t SPI_WIFI_DeInit(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 80028e8:	4802      	ldr	r0, [pc, #8]	@ (80028f4 <SPI_WIFI_DeInit+0x10>)
 80028ea:	f002 ff95 	bl	8005818 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif /* WIFI_USE_CMSIS_OS */
  return 0;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20000434 	.word	0x20000434

080028f8 <wait_cmddata_rdy_high>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */
static int wait_cmddata_rdy_high(int timeout)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8002900:	f000 ff22 	bl	8003748 <HAL_GetTick>
 8002904:	4603      	mov	r3, r0
 8002906:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY() == 0)
 8002908:	e00a      	b.n	8002920 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800290a:	f000 ff1d 	bl	8003748 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	1ad2      	subs	r2, r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	429a      	cmp	r2, r3
 8002918:	d902      	bls.n	8002920 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 800291a:	f04f 33ff 	mov.w	r3, #4294967295
 800291e:	e007      	b.n	8002930 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY() == 0)
 8002920:	2102      	movs	r1, #2
 8002922:	4805      	ldr	r0, [pc, #20]	@ (8002938 <wait_cmddata_rdy_high+0x40>)
 8002924:	f001 fa3c 	bl	8003da0 <HAL_GPIO_ReadPin>
 8002928:	4603      	mov	r3, r0
 800292a:	2b01      	cmp	r3, #1
 800292c:	d1ed      	bne.n	800290a <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	48001000 	.word	0x48001000

0800293c <wait_cmddata_rdy_rising_event>:


static int wait_cmddata_rdy_rising_event(int timeout)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8002944:	f000 ff00 	bl	8003748 <HAL_GetTick>
 8002948:	4603      	mov	r3, r0
 800294a:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event == 1)
 800294c:	e00a      	b.n	8002964 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800294e:	f000 fefb 	bl	8003748 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	1ad2      	subs	r2, r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	429a      	cmp	r2, r3
 800295c:	d902      	bls.n	8002964 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 800295e:	f04f 33ff 	mov.w	r3, #4294967295
 8002962:	e004      	b.n	800296e <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event == 1)
 8002964:	4b04      	ldr	r3, [pc, #16]	@ (8002978 <wait_cmddata_rdy_rising_event+0x3c>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d0f0      	beq.n	800294e <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 800296c:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 800296e:	4618      	mov	r0, r3
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	200004a0 	.word	0x200004a0

0800297c <wait_spi_rx_event>:


static int wait_spi_rx_event(int timeout)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8002984:	f000 fee0 	bl	8003748 <HAL_GetTick>
 8002988:	4603      	mov	r3, r0
 800298a:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event == 1)
 800298c:	e00a      	b.n	80029a4 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800298e:	f000 fedb 	bl	8003748 <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	1ad2      	subs	r2, r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	429a      	cmp	r2, r3
 800299c:	d902      	bls.n	80029a4 <wait_spi_rx_event+0x28>
    {
      return -1;
 800299e:	f04f 33ff 	mov.w	r3, #4294967295
 80029a2:	e004      	b.n	80029ae <wait_spi_rx_event+0x32>
  while (spi_rx_event == 1)
 80029a4:	4b04      	ldr	r3, [pc, #16]	@ (80029b8 <wait_spi_rx_event+0x3c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d0f0      	beq.n	800298e <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 80029ac:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	20000498 	.word	0x20000498

080029bc <wait_spi_tx_event>:


static int wait_spi_tx_event(int timeout)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 80029c4:	f000 fec0 	bl	8003748 <HAL_GetTick>
 80029c8:	4603      	mov	r3, r0
 80029ca:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event == 1)
 80029cc:	e00a      	b.n	80029e4 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80029ce:	f000 febb 	bl	8003748 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	1ad2      	subs	r2, r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d902      	bls.n	80029e4 <wait_spi_tx_event+0x28>
    {
      return -1;
 80029de:	f04f 33ff 	mov.w	r3, #4294967295
 80029e2:	e004      	b.n	80029ee <wait_spi_tx_event+0x32>
  while (spi_tx_event == 1)
 80029e4:	4b04      	ldr	r3, [pc, #16]	@ (80029f8 <wait_spi_tx_event+0x3c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d0f0      	beq.n	80029ce <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 80029ec:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	2000049c 	.word	0x2000049c

080029fc <SPI_WIFI_ReceiveData>:


int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	460b      	mov	r3, r1
 8002a06:	607a      	str	r2, [r7, #4]
 8002a08:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];

  WIFI_DISABLE_NSS();
 8002a0e:	2201      	movs	r2, #1
 8002a10:	2101      	movs	r1, #1
 8002a12:	4834      	ldr	r0, [pc, #208]	@ (8002ae4 <SPI_WIFI_ReceiveData+0xe8>)
 8002a14:	f001 f9dc 	bl	8003dd0 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8002a18:	2003      	movs	r0, #3
 8002a1a:	f000 f8e3 	bl	8002be4 <SPI_WIFI_DelayUs>

  if (wait_cmddata_rdy_rising_event(timeout) < 0)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff ff8b 	bl	800293c <wait_cmddata_rdy_rising_event>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	da02      	bge.n	8002a32 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8002a2c:	f06f 0302 	mvn.w	r3, #2
 8002a30:	e054      	b.n	8002adc <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8002a32:	2200      	movs	r2, #0
 8002a34:	2101      	movs	r1, #1
 8002a36:	482b      	ldr	r0, [pc, #172]	@ (8002ae4 <SPI_WIFI_ReceiveData+0xe8>)
 8002a38:	f001 f9ca 	bl	8003dd0 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002a3c:	200f      	movs	r0, #15
 8002a3e:	f000 f8d1 	bl	8002be4 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8002a42:	e03d      	b.n	8002ac0 <SPI_WIFI_ReceiveData+0xc4>
  {
    if ((length < len) || (!len))
 8002a44:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002a48:	897b      	ldrh	r3, [r7, #10]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	db02      	blt.n	8002a54 <SPI_WIFI_ReceiveData+0x58>
 8002a4e:	897b      	ldrh	r3, [r7, #10]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d13c      	bne.n	8002ace <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event = 1;
 8002a54:	4b24      	ldr	r3, [pc, #144]	@ (8002ae8 <SPI_WIFI_ReceiveData+0xec>)
 8002a56:	2201      	movs	r2, #1
 8002a58:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8002a5a:	f107 0314 	add.w	r3, r7, #20
 8002a5e:	2201      	movs	r2, #1
 8002a60:	4619      	mov	r1, r3
 8002a62:	4822      	ldr	r0, [pc, #136]	@ (8002aec <SPI_WIFI_ReceiveData+0xf0>)
 8002a64:	f003 fcf4 	bl	8006450 <HAL_SPI_Receive_IT>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d007      	beq.n	8002a7e <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8002a6e:	2201      	movs	r2, #1
 8002a70:	2101      	movs	r1, #1
 8002a72:	481c      	ldr	r0, [pc, #112]	@ (8002ae4 <SPI_WIFI_ReceiveData+0xe8>)
 8002a74:	f001 f9ac 	bl	8003dd0 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8002a78:	f04f 33ff 	mov.w	r3, #4294967295
 8002a7c:	e02e      	b.n	8002adc <SPI_WIFI_ReceiveData+0xe0>
      }

      wait_spi_rx_event(timeout);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff ff7b 	bl	800297c <wait_spi_rx_event>

      pData[0] = tmp[0];
 8002a86:	7d3a      	ldrb	r2, [r7, #20]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	7d7a      	ldrb	r2, [r7, #21]
 8002a92:	701a      	strb	r2, [r3, #0]
      length += 2;
 8002a94:	8afb      	ldrh	r3, [r7, #22]
 8002a96:	3302      	adds	r3, #2
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	3302      	adds	r3, #2
 8002aa0:	60fb      	str	r3, [r7, #12]

      if (length >= ES_WIFI_DATA_SIZE) {
 8002aa2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002aa6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002aaa:	db09      	blt.n	8002ac0 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8002aac:	2201      	movs	r2, #1
 8002aae:	2101      	movs	r1, #1
 8002ab0:	480c      	ldr	r0, [pc, #48]	@ (8002ae4 <SPI_WIFI_ReceiveData+0xe8>)
 8002ab2:	f001 f98d 	bl	8003dd0 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 8002ab6:	f7ff fe9b 	bl	80027f0 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8002aba:	f06f 0303 	mvn.w	r3, #3
 8002abe:	e00d      	b.n	8002adc <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8002ac0:	2102      	movs	r1, #2
 8002ac2:	4808      	ldr	r0, [pc, #32]	@ (8002ae4 <SPI_WIFI_ReceiveData+0xe8>)
 8002ac4:	f001 f96c 	bl	8003da0 <HAL_GPIO_ReadPin>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d0ba      	beq.n	8002a44 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8002ace:	2201      	movs	r2, #1
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	4804      	ldr	r0, [pc, #16]	@ (8002ae4 <SPI_WIFI_ReceiveData+0xe8>)
 8002ad4:	f001 f97c 	bl	8003dd0 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8002ad8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	48001000 	.word	0x48001000
 8002ae8:	20000498 	.word	0x20000498
 8002aec:	20000434 	.word	0x20000434

08002af0 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData(const uint8_t *pdata, uint16_t len, uint32_t timeout)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	460b      	mov	r3, r1
 8002afa:	607a      	str	r2, [r7, #4]
 8002afc:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];

  if (wait_cmddata_rdy_high(timeout) < 0)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff fef9 	bl	80028f8 <wait_cmddata_rdy_high>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	da02      	bge.n	8002b12 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8002b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b10:	e04f      	b.n	8002bb2 <SPI_WIFI_SendData+0xc2>
  }

  /* arm to detect rising event */
  cmddata_rdy_rising_event = 1;
 8002b12:	4b2a      	ldr	r3, [pc, #168]	@ (8002bbc <SPI_WIFI_SendData+0xcc>)
 8002b14:	2201      	movs	r2, #1
 8002b16:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8002b18:	2200      	movs	r2, #0
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	4828      	ldr	r0, [pc, #160]	@ (8002bc0 <SPI_WIFI_SendData+0xd0>)
 8002b1e:	f001 f957 	bl	8003dd0 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002b22:	200f      	movs	r0, #15
 8002b24:	f000 f85e 	bl	8002be4 <SPI_WIFI_DelayUs>
  if (len > 1)
 8002b28:	897b      	ldrh	r3, [r7, #10]
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d919      	bls.n	8002b62 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event = 1;
 8002b2e:	4b25      	ldr	r3, [pc, #148]	@ (8002bc4 <SPI_WIFI_SendData+0xd4>)
 8002b30:	2201      	movs	r2, #1
 8002b32:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len / 2) != HAL_OK)
 8002b34:	897b      	ldrh	r3, [r7, #10]
 8002b36:	085b      	lsrs	r3, r3, #1
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	68f9      	ldr	r1, [r7, #12]
 8002b3e:	4822      	ldr	r0, [pc, #136]	@ (8002bc8 <SPI_WIFI_SendData+0xd8>)
 8002b40:	f003 fbea 	bl	8006318 <HAL_SPI_Transmit_IT>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d007      	beq.n	8002b5a <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	481c      	ldr	r0, [pc, #112]	@ (8002bc0 <SPI_WIFI_SendData+0xd0>)
 8002b50:	f001 f93e 	bl	8003dd0 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8002b54:	f04f 33ff 	mov.w	r3, #4294967295
 8002b58:	e02b      	b.n	8002bb2 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff ff2d 	bl	80029bc <wait_spi_tx_event>
  }

  if (len & 1)
 8002b62:	897b      	ldrh	r3, [r7, #10]
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d020      	beq.n	8002bae <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len - 1];
 8002b6c:	897b      	ldrh	r3, [r7, #10]
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	68fa      	ldr	r2, [r7, #12]
 8002b72:	4413      	add	r3, r2
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8002b78:	230a      	movs	r3, #10
 8002b7a:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8002b7c:	4b11      	ldr	r3, [pc, #68]	@ (8002bc4 <SPI_WIFI_SendData+0xd4>)
 8002b7e:	2201      	movs	r2, #1
 8002b80:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8002b82:	f107 0314 	add.w	r3, r7, #20
 8002b86:	2201      	movs	r2, #1
 8002b88:	4619      	mov	r1, r3
 8002b8a:	480f      	ldr	r0, [pc, #60]	@ (8002bc8 <SPI_WIFI_SendData+0xd8>)
 8002b8c:	f003 fbc4 	bl	8006318 <HAL_SPI_Transmit_IT>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d007      	beq.n	8002ba6 <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 8002b96:	2201      	movs	r2, #1
 8002b98:	2101      	movs	r1, #1
 8002b9a:	4809      	ldr	r0, [pc, #36]	@ (8002bc0 <SPI_WIFI_SendData+0xd0>)
 8002b9c:	f001 f918 	bl	8003dd0 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8002ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ba4:	e005      	b.n	8002bb2 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff ff07 	bl	80029bc <wait_spi_tx_event>
  }
  return len;
 8002bae:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3718      	adds	r7, #24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	200004a0 	.word	0x200004a0
 8002bc0:	48001000 	.word	0x48001000
 8002bc4:	2000049c 	.word	0x2000049c
 8002bc8:	20000434 	.word	0x20000434

08002bcc <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 fdc3 	bl	8003760 <HAL_Delay>
}
 8002bda:	bf00      	nop
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
	...

08002be4 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8002bec:	2300      	movs	r3, #0
 8002bee:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0)
 8002bf4:	4b20      	ldr	r3, [pc, #128]	@ (8002c78 <SPI_WIFI_DelayUs+0x94>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d122      	bne.n	8002c42 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock / 1000UL);
 8002bfc:	4b1f      	ldr	r3, [pc, #124]	@ (8002c7c <SPI_WIFI_DelayUs+0x98>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a1f      	ldr	r2, [pc, #124]	@ (8002c80 <SPI_WIFI_DelayUs+0x9c>)
 8002c02:	fba2 2303 	umull	r2, r3, r2, r3
 8002c06:	099b      	lsrs	r3, r3, #6
 8002c08:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 8002c12:	f000 fd99 	bl	8003748 <HAL_GetTick>
 8002c16:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8002c18:	e002      	b.n	8002c20 <SPI_WIFI_DelayUs+0x3c>
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	3b01      	subs	r3, #1
 8002c1e:	60bb      	str	r3, [r7, #8]
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1f9      	bne.n	8002c1a <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick() - t;
 8002c26:	f000 fd8f 	bl	8003748 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	4a11      	ldr	r2, [pc, #68]	@ (8002c78 <SPI_WIFI_DelayUs+0x94>)
 8002c32:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 8002c34:	4b10      	ldr	r3, [pc, #64]	@ (8002c78 <SPI_WIFI_DelayUs+0x94>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d102      	bne.n	8002c42 <SPI_WIFI_DelayUs+0x5e>
 8002c3c:	4b0e      	ldr	r3, [pc, #56]	@ (8002c78 <SPI_WIFI_DelayUs+0x94>)
 8002c3e:	2201      	movs	r2, #1
 8002c40:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8002c42:	4b0e      	ldr	r3, [pc, #56]	@ (8002c7c <SPI_WIFI_DelayUs+0x98>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a0f      	ldr	r2, [pc, #60]	@ (8002c84 <SPI_WIFI_DelayUs+0xa0>)
 8002c48:	fba2 2303 	umull	r2, r3, r2, r3
 8002c4c:	0c9a      	lsrs	r2, r3, #18
 8002c4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c78 <SPI_WIFI_DelayUs+0x94>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c56:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	fb02 f303 	mul.w	r3, r2, r3
 8002c60:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8002c62:	e002      	b.n	8002c6a <SPI_WIFI_DelayUs+0x86>
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	3b01      	subs	r3, #1
 8002c68:	60bb      	str	r3, [r7, #8]
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1f9      	bne.n	8002c64 <SPI_WIFI_DelayUs+0x80>
  return;
 8002c70:	bf00      	nop
}
 8002c72:	3718      	adds	r7, #24
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	200004a4 	.word	0x200004a4
 8002c7c:	20000048 	.word	0x20000048
 8002c80:	10624dd3 	.word	0x10624dd3
 8002c84:	431bde83 	.word	0x431bde83

08002c88 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for the SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8002c90:	4b06      	ldr	r3, [pc, #24]	@ (8002cac <HAL_SPI_RxCpltCallback+0x24>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d002      	beq.n	8002c9e <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8002c98:	4b04      	ldr	r3, [pc, #16]	@ (8002cac <HAL_SPI_RxCpltCallback+0x24>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	601a      	str	r2, [r3, #0]
  }
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	20000498 	.word	0x20000498

08002cb0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8002cb8:	4b06      	ldr	r3, [pc, #24]	@ (8002cd4 <HAL_SPI_TxCpltCallback+0x24>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d002      	beq.n	8002cc6 <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8002cc0:	4b04      	ldr	r3, [pc, #16]	@ (8002cd4 <HAL_SPI_TxCpltCallback+0x24>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
  }
}
 8002cc6:	bf00      	nop
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	2000049c 	.word	0x2000049c

08002cd8 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for CMDDATARDY input signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event == 1)
 8002cdc:	4b05      	ldr	r3, [pc, #20]	@ (8002cf4 <SPI_WIFI_ISR+0x1c>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d102      	bne.n	8002cea <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 8002ce4:	4b03      	ldr	r3, [pc, #12]	@ (8002cf4 <SPI_WIFI_ISR+0x1c>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
   }
}
 8002cea:	bf00      	nop
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	200004a0 	.word	0x200004a0

08002cf8 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	71fb      	strb	r3, [r7, #7]

  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 8002d02:	4b0d      	ldr	r3, [pc, #52]	@ (8002d38 <WIFI_Init+0x40>)
 8002d04:	9301      	str	r3, [sp, #4]
 8002d06:	4b0d      	ldr	r3, [pc, #52]	@ (8002d3c <WIFI_Init+0x44>)
 8002d08:	9300      	str	r3, [sp, #0]
 8002d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d40 <WIFI_Init+0x48>)
 8002d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8002d44 <WIFI_Init+0x4c>)
 8002d0e:	490e      	ldr	r1, [pc, #56]	@ (8002d48 <WIFI_Init+0x50>)
 8002d10:	480e      	ldr	r0, [pc, #56]	@ (8002d4c <WIFI_Init+0x54>)
 8002d12:	f7ff f8c1 	bl	8001e98 <ES_WIFI_RegisterBusIO>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d107      	bne.n	8002d2c <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8002d1c:	480b      	ldr	r0, [pc, #44]	@ (8002d4c <WIFI_Init+0x54>)
 8002d1e:	f7ff f887 	bl	8001e30 <ES_WIFI_Init>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d101      	bne.n	8002d2c <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8002d2c:	79fb      	ldrb	r3, [r7, #7]
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	080029fd 	.word	0x080029fd
 8002d3c:	08002af1 	.word	0x08002af1
 8002d40:	08002bcd 	.word	0x08002bcd
 8002d44:	080028e5 	.word	0x080028e5
 8002d48:	08002735 	.word	0x08002735
 8002d4c:	200004a8 	.word	0x200004a8

08002d50 <WIFI_Connect>:
  * @param  Password : Password string
  * @param  ecn : Encryption type
  * @retval Operation status
  */
WIFI_Status_t WIFI_Connect(const char* SSID, const char* Password, WIFI_Ecn_t ecn)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b086      	sub	sp, #24
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	60b9      	str	r1, [r7, #8]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8002d62:	79fb      	ldrb	r3, [r7, #7]
 8002d64:	68ba      	ldr	r2, [r7, #8]
 8002d66:	68f9      	ldr	r1, [r7, #12]
 8002d68:	4809      	ldr	r0, [pc, #36]	@ (8002d90 <WIFI_Connect+0x40>)
 8002d6a:	f7ff f8c9 	bl	8001f00 <ES_WIFI_Connect>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d107      	bne.n	8002d84 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8002d74:	4806      	ldr	r0, [pc, #24]	@ (8002d90 <WIFI_Connect+0x40>)
 8002d76:	f7ff f96b 	bl	8002050 <ES_WIFI_GetNetworkSettings>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d101      	bne.n	8002d84 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8002d80:	2300      	movs	r3, #0
 8002d82:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8002d84:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3718      	adds	r7, #24
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	200004a8 	.word	0x200004a8

08002d94 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t *mac, uint8_t MacLength)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	73fb      	strb	r3, [r7, #15]

  if ((mac != NULL) && (0 < MacLength))
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d00d      	beq.n	8002dc6 <WIFI_GetMAC_Address+0x32>
 8002daa:	78fb      	ldrb	r3, [r7, #3]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d00a      	beq.n	8002dc6 <WIFI_GetMAC_Address+0x32>
  {
    if(ES_WIFI_GetMACAddress(&EsWifiObj, mac, MacLength) == ES_WIFI_STATUS_OK)
 8002db0:	78fb      	ldrb	r3, [r7, #3]
 8002db2:	461a      	mov	r2, r3
 8002db4:	6879      	ldr	r1, [r7, #4]
 8002db6:	4806      	ldr	r0, [pc, #24]	@ (8002dd0 <WIFI_GetMAC_Address+0x3c>)
 8002db8:	f7ff f974 	bl	80020a4 <ES_WIFI_GetMACAddress>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d101      	bne.n	8002dc6 <WIFI_GetMAC_Address+0x32>
    {
      ret = WIFI_STATUS_OK;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8002dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3710      	adds	r7, #16
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	200004a8 	.word	0x200004a8

08002dd4 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address(uint8_t *ipaddr, uint8_t IpAddrLength)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	460b      	mov	r3, r1
 8002dde:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	73fb      	strb	r3, [r7, #15]

  if ((ipaddr != NULL) && (4 <= IpAddrLength))
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d010      	beq.n	8002e0c <WIFI_GetIP_Address+0x38>
 8002dea:	78fb      	ldrb	r3, [r7, #3]
 8002dec:	2b03      	cmp	r3, #3
 8002dee:	d90d      	bls.n	8002e0c <WIFI_GetIP_Address+0x38>
  {
    if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8002df0:	4809      	ldr	r0, [pc, #36]	@ (8002e18 <WIFI_GetIP_Address+0x44>)
 8002df2:	f7ff f8fd 	bl	8001ff0 <ES_WIFI_IsConnected>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d107      	bne.n	8002e0c <WIFI_GetIP_Address+0x38>
    {
      memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8002dfc:	4b06      	ldr	r3, [pc, #24]	@ (8002e18 <WIFI_GetIP_Address+0x44>)
 8002dfe:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 8002e02:	461a      	mov	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	601a      	str	r2, [r3, #0]
      ret = WIFI_STATUS_OK;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8002e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	200004a8 	.word	0x200004a8

08002e1c <WIFI_OpenClientConnection>:
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name,
                                        const uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b08a      	sub	sp, #40	@ 0x28
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	607a      	str	r2, [r7, #4]
 8002e26:	603b      	str	r3, [r7, #0]
 8002e28:	460b      	mov	r3, r1
 8002e2a:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;

  conn.Number = (uint8_t)socket;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 8002e38:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002e3a:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 8002e3c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002e3e:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8002e40:	7afb      	ldrb	r3, [r7, #11]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	bf14      	ite	ne
 8002e46:	2301      	movne	r3, #1
 8002e48:	2300      	moveq	r3, #0
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	3301      	adds	r3, #1
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	3302      	adds	r3, #2
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	3303      	adds	r3, #3
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	767b      	strb	r3, [r7, #25]

  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8002e6c:	f107 0310 	add.w	r3, r7, #16
 8002e70:	4619      	mov	r1, r3
 8002e72:	4807      	ldr	r0, [pc, #28]	@ (8002e90 <WIFI_OpenClientConnection+0x74>)
 8002e74:	f7ff f94c 	bl	8002110 <ES_WIFI_StartClientConnection>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d102      	bne.n	8002e84 <WIFI_OpenClientConnection+0x68>
  {
    ret = WIFI_STATUS_OK;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 8002e84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3728      	adds	r7, #40	@ 0x28
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	200004a8 	.word	0x200004a8

08002e94 <WIFI_SendData>:
  * @param  Timeout : Socket write timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint32_t socket, const uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen,
                            uint32_t Timeout)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b088      	sub	sp, #32
 8002e98:	af02      	add	r7, sp, #8
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	603b      	str	r3, [r7, #0]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	75fb      	strb	r3, [r7, #23]

    if (ES_WIFI_SendData(&EsWifiObj, (uint8_t)socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	b2d9      	uxtb	r1, r3
 8002eac:	88fa      	ldrh	r2, [r7, #6]
 8002eae:	6a3b      	ldr	r3, [r7, #32]
 8002eb0:	9301      	str	r3, [sp, #4]
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	9300      	str	r3, [sp, #0]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	68ba      	ldr	r2, [r7, #8]
 8002eba:	4806      	ldr	r0, [pc, #24]	@ (8002ed4 <WIFI_SendData+0x40>)
 8002ebc:	f7ff fa02 	bl	80022c4 <ES_WIFI_SendData>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <WIFI_SendData+0x36>
    {
      ret = WIFI_STATUS_OK;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	75fb      	strb	r3, [r7, #23]
    }

  return ret;
 8002eca:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3718      	adds	r7, #24
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	200004a8 	.word	0x200004a8

08002ed8 <WIFI_ReceiveData>:
  * @param  Timeout : Socket read timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_ReceiveData(uint32_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *RcvDatalen,
                               uint32_t Timeout)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b088      	sub	sp, #32
 8002edc:	af02      	add	r7, sp, #8
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	603b      	str	r3, [r7, #0]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_ReceiveData(&EsWifiObj, socket, pdata, Reqlen, RcvDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	b2d9      	uxtb	r1, r3
 8002ef0:	88fa      	ldrh	r2, [r7, #6]
 8002ef2:	6a3b      	ldr	r3, [r7, #32]
 8002ef4:	9301      	str	r3, [sp, #4]
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	9300      	str	r3, [sp, #0]
 8002efa:	4613      	mov	r3, r2
 8002efc:	68ba      	ldr	r2, [r7, #8]
 8002efe:	4806      	ldr	r0, [pc, #24]	@ (8002f18 <WIFI_ReceiveData+0x40>)
 8002f00:	f7ff fa9c 	bl	800243c <ES_WIFI_ReceiveData>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <WIFI_ReceiveData+0x36>
  {
    ret = WIFI_STATUS_OK;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	75fb      	strb	r3, [r7, #23]
  }
  return ret;
 8002f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3718      	adds	r7, #24
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	200004a8 	.word	0x200004a8

08002f1c <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b088      	sub	sp, #32
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	4603      	mov	r3, r0
 8002f24:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 8002f26:	79fb      	ldrb	r3, [r7, #7]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d10b      	bne.n	8002f44 <BSP_LED_Init+0x28>
 8002f2c:	4b11      	ldr	r3, [pc, #68]	@ (8002f74 <BSP_LED_Init+0x58>)
 8002f2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f30:	4a10      	ldr	r2, [pc, #64]	@ (8002f74 <BSP_LED_Init+0x58>)
 8002f32:	f043 0302 	orr.w	r3, r3, #2
 8002f36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f38:	4b0e      	ldr	r3, [pc, #56]	@ (8002f74 <BSP_LED_Init+0x58>)
 8002f3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	60bb      	str	r3, [r7, #8]
 8002f42:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 8002f44:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f48:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f52:	2302      	movs	r3, #2
 8002f54:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	4a07      	ldr	r2, [pc, #28]	@ (8002f78 <BSP_LED_Init+0x5c>)
 8002f5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f5e:	f107 020c 	add.w	r2, r7, #12
 8002f62:	4611      	mov	r1, r2
 8002f64:	4618      	mov	r0, r3
 8002f66:	f000 fd71 	bl	8003a4c <HAL_GPIO_Init>
}
 8002f6a:	bf00      	nop
 8002f6c:	3720      	adds	r7, #32
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	40021000 	.word	0x40021000
 8002f78:	20000004 	.word	0x20000004

08002f7c <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	4603      	mov	r3, r0
 8002f84:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8002f86:	79fb      	ldrb	r3, [r7, #7]
 8002f88:	4a06      	ldr	r2, [pc, #24]	@ (8002fa4 <BSP_LED_On+0x28>)
 8002f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f8e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002f92:	b291      	uxth	r1, r2
 8002f94:	2201      	movs	r2, #1
 8002f96:	4618      	mov	r0, r3
 8002f98:	f000 ff1a 	bl	8003dd0 <HAL_GPIO_WritePin>
}
 8002f9c:	bf00      	nop
 8002f9e:	3708      	adds	r7, #8
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	20000004 	.word	0x20000004

08002fa8 <BSP_COM_Init>:
  *                @arg  COM1 
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b08a      	sub	sp, #40	@ 0x28
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	6039      	str	r1, [r7, #0]
 8002fb2:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 8002fb4:	79fb      	ldrb	r3, [r7, #7]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10b      	bne.n	8002fd2 <BSP_COM_Init+0x2a>
 8002fba:	4b2d      	ldr	r3, [pc, #180]	@ (8003070 <BSP_COM_Init+0xc8>)
 8002fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fbe:	4a2c      	ldr	r2, [pc, #176]	@ (8003070 <BSP_COM_Init+0xc8>)
 8002fc0:	f043 0302 	orr.w	r3, r3, #2
 8002fc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fc6:	4b2a      	ldr	r3, [pc, #168]	@ (8003070 <BSP_COM_Init+0xc8>)
 8002fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fca:	f003 0302 	and.w	r3, r3, #2
 8002fce:	613b      	str	r3, [r7, #16]
 8002fd0:	693b      	ldr	r3, [r7, #16]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 8002fd2:	79fb      	ldrb	r3, [r7, #7]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d10b      	bne.n	8002ff0 <BSP_COM_Init+0x48>
 8002fd8:	4b25      	ldr	r3, [pc, #148]	@ (8003070 <BSP_COM_Init+0xc8>)
 8002fda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fdc:	4a24      	ldr	r2, [pc, #144]	@ (8003070 <BSP_COM_Init+0xc8>)
 8002fde:	f043 0302 	orr.w	r3, r3, #2
 8002fe2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fe4:	4b22      	ldr	r3, [pc, #136]	@ (8003070 <BSP_COM_Init+0xc8>)
 8002fe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe8:	f003 0302 	and.w	r3, r3, #2
 8002fec:	60fb      	str	r3, [r7, #12]
 8002fee:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 8002ff0:	79fb      	ldrb	r3, [r7, #7]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d10b      	bne.n	800300e <BSP_COM_Init+0x66>
 8002ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8003070 <BSP_COM_Init+0xc8>)
 8002ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ffa:	4a1d      	ldr	r2, [pc, #116]	@ (8003070 <BSP_COM_Init+0xc8>)
 8002ffc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003000:	6613      	str	r3, [r2, #96]	@ 0x60
 8003002:	4b1b      	ldr	r3, [pc, #108]	@ (8003070 <BSP_COM_Init+0xc8>)
 8003004:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003006:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800300a:	60bb      	str	r3, [r7, #8]
 800300c:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 800300e:	2340      	movs	r3, #64	@ 0x40
 8003010:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003012:	2302      	movs	r3, #2
 8003014:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003016:	2302      	movs	r3, #2
 8003018:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800301a:	2300      	movs	r3, #0
 800301c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 800301e:	2307      	movs	r3, #7
 8003020:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 8003022:	79fb      	ldrb	r3, [r7, #7]
 8003024:	4a13      	ldr	r2, [pc, #76]	@ (8003074 <BSP_COM_Init+0xcc>)
 8003026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800302a:	f107 0214 	add.w	r2, r7, #20
 800302e:	4611      	mov	r1, r2
 8003030:	4618      	mov	r0, r3
 8003032:	f000 fd0b 	bl	8003a4c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 8003036:	2380      	movs	r3, #128	@ 0x80
 8003038:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800303a:	2302      	movs	r3, #2
 800303c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 800303e:	2307      	movs	r3, #7
 8003040:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 8003042:	79fb      	ldrb	r3, [r7, #7]
 8003044:	4a0c      	ldr	r2, [pc, #48]	@ (8003078 <BSP_COM_Init+0xd0>)
 8003046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800304a:	f107 0214 	add.w	r2, r7, #20
 800304e:	4611      	mov	r1, r2
 8003050:	4618      	mov	r0, r3
 8003052:	f000 fcfb 	bl	8003a4c <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 8003056:	79fb      	ldrb	r3, [r7, #7]
 8003058:	4a08      	ldr	r2, [pc, #32]	@ (800307c <BSP_COM_Init+0xd4>)
 800305a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	601a      	str	r2, [r3, #0]
  HAL_UART_Init(huart);
 8003062:	6838      	ldr	r0, [r7, #0]
 8003064:	f004 fa1b 	bl	800749e <HAL_UART_Init>
}
 8003068:	bf00      	nop
 800306a:	3728      	adds	r7, #40	@ 0x28
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	40021000 	.word	0x40021000
 8003074:	2000000c 	.word	0x2000000c
 8003078:	20000010 	.word	0x20000010
 800307c:	20000008 	.word	0x20000008

08003080 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b08a      	sub	sp, #40	@ 0x28
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003088:	4b27      	ldr	r3, [pc, #156]	@ (8003128 <I2Cx_MspInit+0xa8>)
 800308a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800308c:	4a26      	ldr	r2, [pc, #152]	@ (8003128 <I2Cx_MspInit+0xa8>)
 800308e:	f043 0302 	orr.w	r3, r3, #2
 8003092:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003094:	4b24      	ldr	r3, [pc, #144]	@ (8003128 <I2Cx_MspInit+0xa8>)
 8003096:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	613b      	str	r3, [r7, #16]
 800309e:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80030a0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80030a4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80030a6:	2312      	movs	r3, #18
 80030a8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80030aa:	2301      	movs	r3, #1
 80030ac:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ae:	2303      	movs	r3, #3
 80030b0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80030b2:	2304      	movs	r3, #4
 80030b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80030b6:	f107 0314 	add.w	r3, r7, #20
 80030ba:	4619      	mov	r1, r3
 80030bc:	481b      	ldr	r0, [pc, #108]	@ (800312c <I2Cx_MspInit+0xac>)
 80030be:	f000 fcc5 	bl	8003a4c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80030c2:	f107 0314 	add.w	r3, r7, #20
 80030c6:	4619      	mov	r1, r3
 80030c8:	4818      	ldr	r0, [pc, #96]	@ (800312c <I2Cx_MspInit+0xac>)
 80030ca:	f000 fcbf 	bl	8003a4c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80030ce:	4b16      	ldr	r3, [pc, #88]	@ (8003128 <I2Cx_MspInit+0xa8>)
 80030d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d2:	4a15      	ldr	r2, [pc, #84]	@ (8003128 <I2Cx_MspInit+0xa8>)
 80030d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80030d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80030da:	4b13      	ldr	r3, [pc, #76]	@ (8003128 <I2Cx_MspInit+0xa8>)
 80030dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80030e6:	4b10      	ldr	r3, [pc, #64]	@ (8003128 <I2Cx_MspInit+0xa8>)
 80030e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ea:	4a0f      	ldr	r2, [pc, #60]	@ (8003128 <I2Cx_MspInit+0xa8>)
 80030ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80030f0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80030f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003128 <I2Cx_MspInit+0xa8>)
 80030f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030f6:	4a0c      	ldr	r2, [pc, #48]	@ (8003128 <I2Cx_MspInit+0xa8>)
 80030f8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80030fc:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80030fe:	2200      	movs	r2, #0
 8003100:	210f      	movs	r1, #15
 8003102:	2021      	movs	r0, #33	@ 0x21
 8003104:	f000 fc2b 	bl	800395e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8003108:	2021      	movs	r0, #33	@ 0x21
 800310a:	f000 fc44 	bl	8003996 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800310e:	2200      	movs	r2, #0
 8003110:	210f      	movs	r1, #15
 8003112:	2022      	movs	r0, #34	@ 0x22
 8003114:	f000 fc23 	bl	800395e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8003118:	2022      	movs	r0, #34	@ 0x22
 800311a:	f000 fc3c 	bl	8003996 <HAL_NVIC_EnableIRQ>
}
 800311e:	bf00      	nop
 8003120:	3728      	adds	r7, #40	@ 0x28
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	40021000 	.word	0x40021000
 800312c:	48000400 	.word	0x48000400

08003130 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	4a12      	ldr	r2, [pc, #72]	@ (8003184 <I2Cx_Init+0x54>)
 800313c:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a11      	ldr	r2, [pc, #68]	@ (8003188 <I2Cx_Init+0x58>)
 8003142:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2201      	movs	r2, #1
 800314e:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f7ff ff89 	bl	8003080 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f000 fe5e 	bl	8003e30 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8003174:	2100      	movs	r1, #0
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f001 fc28 	bl	80049cc <HAL_I2CEx_ConfigAnalogFilter>
}
 800317c:	bf00      	nop
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40005800 	.word	0x40005800
 8003188:	00702681 	.word	0x00702681

0800318c <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b08a      	sub	sp, #40	@ 0x28
 8003190:	af04      	add	r7, sp, #16
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	4608      	mov	r0, r1
 8003196:	4611      	mov	r1, r2
 8003198:	461a      	mov	r2, r3
 800319a:	4603      	mov	r3, r0
 800319c:	72fb      	strb	r3, [r7, #11]
 800319e:	460b      	mov	r3, r1
 80031a0:	813b      	strh	r3, [r7, #8]
 80031a2:	4613      	mov	r3, r2
 80031a4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80031a6:	2300      	movs	r3, #0
 80031a8:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80031aa:	7afb      	ldrb	r3, [r7, #11]
 80031ac:	b299      	uxth	r1, r3
 80031ae:	88f8      	ldrh	r0, [r7, #6]
 80031b0:	893a      	ldrh	r2, [r7, #8]
 80031b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031b6:	9302      	str	r3, [sp, #8]
 80031b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80031ba:	9301      	str	r3, [sp, #4]
 80031bc:	6a3b      	ldr	r3, [r7, #32]
 80031be:	9300      	str	r3, [sp, #0]
 80031c0:	4603      	mov	r3, r0
 80031c2:	68f8      	ldr	r0, [r7, #12]
 80031c4:	f001 f826 	bl	8004214 <HAL_I2C_Mem_Read>
 80031c8:	4603      	mov	r3, r0
 80031ca:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80031cc:	7dfb      	ldrb	r3, [r7, #23]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d004      	beq.n	80031dc <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80031d2:	7afb      	ldrb	r3, [r7, #11]
 80031d4:	4619      	mov	r1, r3
 80031d6:	68f8      	ldr	r0, [r7, #12]
 80031d8:	f000 f832 	bl	8003240 <I2Cx_Error>
  }
  return status;
 80031dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3718      	adds	r7, #24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b08a      	sub	sp, #40	@ 0x28
 80031ea:	af04      	add	r7, sp, #16
 80031ec:	60f8      	str	r0, [r7, #12]
 80031ee:	4608      	mov	r0, r1
 80031f0:	4611      	mov	r1, r2
 80031f2:	461a      	mov	r2, r3
 80031f4:	4603      	mov	r3, r0
 80031f6:	72fb      	strb	r3, [r7, #11]
 80031f8:	460b      	mov	r3, r1
 80031fa:	813b      	strh	r3, [r7, #8]
 80031fc:	4613      	mov	r3, r2
 80031fe:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003200:	2300      	movs	r3, #0
 8003202:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003204:	7afb      	ldrb	r3, [r7, #11]
 8003206:	b299      	uxth	r1, r3
 8003208:	88f8      	ldrh	r0, [r7, #6]
 800320a:	893a      	ldrh	r2, [r7, #8]
 800320c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003210:	9302      	str	r3, [sp, #8]
 8003212:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003214:	9301      	str	r3, [sp, #4]
 8003216:	6a3b      	ldr	r3, [r7, #32]
 8003218:	9300      	str	r3, [sp, #0]
 800321a:	4603      	mov	r3, r0
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f000 fee5 	bl	8003fec <HAL_I2C_Mem_Write>
 8003222:	4603      	mov	r3, r0
 8003224:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003226:	7dfb      	ldrb	r3, [r7, #23]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d004      	beq.n	8003236 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800322c:	7afb      	ldrb	r3, [r7, #11]
 800322e:	4619      	mov	r1, r3
 8003230:	68f8      	ldr	r0, [r7, #12]
 8003232:	f000 f805 	bl	8003240 <I2Cx_Error>
  }
  return status;
 8003236:	7dfb      	ldrb	r3, [r7, #23]
}
 8003238:	4618      	mov	r0, r3
 800323a:	3718      	adds	r7, #24
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	460b      	mov	r3, r1
 800324a:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f000 fe8a 	bl	8003f66 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f7ff ff6c 	bl	8003130 <I2Cx_Init>
}
 8003258:	bf00      	nop
 800325a:	3708      	adds	r7, #8
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8003264:	4802      	ldr	r0, [pc, #8]	@ (8003270 <SENSOR_IO_Init+0x10>)
 8003266:	f7ff ff63 	bl	8003130 <I2Cx_Init>
}
 800326a:	bf00      	nop
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	20000da8 	.word	0x20000da8

08003274 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af02      	add	r7, sp, #8
 800327a:	4603      	mov	r3, r0
 800327c:	71fb      	strb	r3, [r7, #7]
 800327e:	460b      	mov	r3, r1
 8003280:	71bb      	strb	r3, [r7, #6]
 8003282:	4613      	mov	r3, r2
 8003284:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8003286:	79bb      	ldrb	r3, [r7, #6]
 8003288:	b29a      	uxth	r2, r3
 800328a:	79f9      	ldrb	r1, [r7, #7]
 800328c:	2301      	movs	r3, #1
 800328e:	9301      	str	r3, [sp, #4]
 8003290:	1d7b      	adds	r3, r7, #5
 8003292:	9300      	str	r3, [sp, #0]
 8003294:	2301      	movs	r3, #1
 8003296:	4803      	ldr	r0, [pc, #12]	@ (80032a4 <SENSOR_IO_Write+0x30>)
 8003298:	f7ff ffa5 	bl	80031e6 <I2Cx_WriteMultiple>
}
 800329c:	bf00      	nop
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	20000da8 	.word	0x20000da8

080032a8 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b086      	sub	sp, #24
 80032ac:	af02      	add	r7, sp, #8
 80032ae:	4603      	mov	r3, r0
 80032b0:	460a      	mov	r2, r1
 80032b2:	71fb      	strb	r3, [r7, #7]
 80032b4:	4613      	mov	r3, r2
 80032b6:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80032b8:	2300      	movs	r3, #0
 80032ba:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80032bc:	79bb      	ldrb	r3, [r7, #6]
 80032be:	b29a      	uxth	r2, r3
 80032c0:	79f9      	ldrb	r1, [r7, #7]
 80032c2:	2301      	movs	r3, #1
 80032c4:	9301      	str	r3, [sp, #4]
 80032c6:	f107 030f 	add.w	r3, r7, #15
 80032ca:	9300      	str	r3, [sp, #0]
 80032cc:	2301      	movs	r3, #1
 80032ce:	4804      	ldr	r0, [pc, #16]	@ (80032e0 <SENSOR_IO_Read+0x38>)
 80032d0:	f7ff ff5c 	bl	800318c <I2Cx_ReadMultiple>

  return read_value;
 80032d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	20000da8 	.word	0x20000da8

080032e4 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af02      	add	r7, sp, #8
 80032ea:	603a      	str	r2, [r7, #0]
 80032ec:	461a      	mov	r2, r3
 80032ee:	4603      	mov	r3, r0
 80032f0:	71fb      	strb	r3, [r7, #7]
 80032f2:	460b      	mov	r3, r1
 80032f4:	71bb      	strb	r3, [r7, #6]
 80032f6:	4613      	mov	r3, r2
 80032f8:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80032fa:	79bb      	ldrb	r3, [r7, #6]
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	79f9      	ldrb	r1, [r7, #7]
 8003300:	88bb      	ldrh	r3, [r7, #4]
 8003302:	9301      	str	r3, [sp, #4]
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	2301      	movs	r3, #1
 800330a:	4804      	ldr	r0, [pc, #16]	@ (800331c <SENSOR_IO_ReadMultiple+0x38>)
 800330c:	f7ff ff3e 	bl	800318c <I2Cx_ReadMultiple>
 8003310:	4603      	mov	r3, r0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3708      	adds	r7, #8
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	20000da8 	.word	0x20000da8

08003320 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8003326:	2300      	movs	r3, #0
 8003328:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800332a:	2300      	movs	r3, #0
 800332c:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 800332e:	4b1a      	ldr	r3, [pc, #104]	@ (8003398 <BSP_ACCELERO_Init+0x78>)
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	4798      	blx	r3
 8003334:	4603      	mov	r3, r0
 8003336:	2b6a      	cmp	r3, #106	@ 0x6a
 8003338:	d002      	beq.n	8003340 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	73fb      	strb	r3, [r7, #15]
 800333e:	e025      	b.n	800338c <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8003340:	4b16      	ldr	r3, [pc, #88]	@ (800339c <BSP_ACCELERO_Init+0x7c>)
 8003342:	4a15      	ldr	r2, [pc, #84]	@ (8003398 <BSP_ACCELERO_Init+0x78>)
 8003344:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8003346:	2330      	movs	r3, #48	@ 0x30
 8003348:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800334a:	2300      	movs	r3, #0
 800334c:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 800334e:	2300      	movs	r3, #0
 8003350:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8003352:	2340      	movs	r3, #64	@ 0x40
 8003354:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8003356:	2300      	movs	r3, #0
 8003358:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 800335a:	2300      	movs	r3, #0
 800335c:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 800335e:	797a      	ldrb	r2, [r7, #5]
 8003360:	7abb      	ldrb	r3, [r7, #10]
 8003362:	4313      	orrs	r3, r2
 8003364:	b2db      	uxtb	r3, r3
 8003366:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8003368:	7a3b      	ldrb	r3, [r7, #8]
 800336a:	f043 0304 	orr.w	r3, r3, #4
 800336e:	b2db      	uxtb	r3, r3
 8003370:	b21b      	sxth	r3, r3
 8003372:	021b      	lsls	r3, r3, #8
 8003374:	b21a      	sxth	r2, r3
 8003376:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800337a:	4313      	orrs	r3, r2
 800337c:	b21b      	sxth	r3, r3
 800337e:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8003380:	4b06      	ldr	r3, [pc, #24]	@ (800339c <BSP_ACCELERO_Init+0x7c>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	89ba      	ldrh	r2, [r7, #12]
 8003388:	4610      	mov	r0, r2
 800338a:	4798      	blx	r3
  }  

  return ret;
 800338c:	7bfb      	ldrb	r3, [r7, #15]
}
 800338e:	4618      	mov	r0, r3
 8003390:	3710      	adds	r7, #16
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	20000014 	.word	0x20000014
 800339c:	20000e84 	.word	0x20000e84

080033a0 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80033a8:	4b08      	ldr	r3, [pc, #32]	@ (80033cc <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d009      	beq.n	80033c4 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80033b0:	4b06      	ldr	r3, [pc, #24]	@ (80033cc <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d004      	beq.n	80033c4 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80033ba:	4b04      	ldr	r3, [pc, #16]	@ (80033cc <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	4798      	blx	r3
    }
  }
}
 80033c4:	bf00      	nop
 80033c6:	3708      	adds	r7, #8
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	20000e84 	.word	0x20000e84

080033d0 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	4603      	mov	r3, r0
 80033d8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80033da:	2300      	movs	r3, #0
 80033dc:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80033de:	2110      	movs	r1, #16
 80033e0:	20d4      	movs	r0, #212	@ 0xd4
 80033e2:	f7ff ff61 	bl	80032a8 <SENSOR_IO_Read>
 80033e6:	4603      	mov	r3, r0
 80033e8:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 80033ea:	88fb      	ldrh	r3, [r7, #6]
 80033ec:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80033ee:	7bbb      	ldrb	r3, [r7, #14]
 80033f0:	f003 0303 	and.w	r3, r3, #3
 80033f4:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80033f6:	7bba      	ldrb	r2, [r7, #14]
 80033f8:	7bfb      	ldrb	r3, [r7, #15]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80033fe:	7bbb      	ldrb	r3, [r7, #14]
 8003400:	461a      	mov	r2, r3
 8003402:	2110      	movs	r1, #16
 8003404:	20d4      	movs	r0, #212	@ 0xd4
 8003406:	f7ff ff35 	bl	8003274 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800340a:	2112      	movs	r1, #18
 800340c:	20d4      	movs	r0, #212	@ 0xd4
 800340e:	f7ff ff4b 	bl	80032a8 <SENSOR_IO_Read>
 8003412:	4603      	mov	r3, r0
 8003414:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8003416:	88fb      	ldrh	r3, [r7, #6]
 8003418:	0a1b      	lsrs	r3, r3, #8
 800341a:	b29b      	uxth	r3, r3
 800341c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 800341e:	7bbb      	ldrb	r3, [r7, #14]
 8003420:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8003424:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8003426:	7bba      	ldrb	r2, [r7, #14]
 8003428:	7bfb      	ldrb	r3, [r7, #15]
 800342a:	4313      	orrs	r3, r2
 800342c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800342e:	7bbb      	ldrb	r3, [r7, #14]
 8003430:	461a      	mov	r2, r3
 8003432:	2112      	movs	r1, #18
 8003434:	20d4      	movs	r0, #212	@ 0xd4
 8003436:	f7ff ff1d 	bl	8003274 <SENSOR_IO_Write>
}
 800343a:	bf00      	nop
 800343c:	3710      	adds	r7, #16
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8003442:	b580      	push	{r7, lr}
 8003444:	b082      	sub	sp, #8
 8003446:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8003448:	2300      	movs	r3, #0
 800344a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800344c:	2110      	movs	r1, #16
 800344e:	20d4      	movs	r0, #212	@ 0xd4
 8003450:	f7ff ff2a 	bl	80032a8 <SENSOR_IO_Read>
 8003454:	4603      	mov	r3, r0
 8003456:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8003458:	79fb      	ldrb	r3, [r7, #7]
 800345a:	f003 030f 	and.w	r3, r3, #15
 800345e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8003460:	79fb      	ldrb	r3, [r7, #7]
 8003462:	461a      	mov	r2, r3
 8003464:	2110      	movs	r1, #16
 8003466:	20d4      	movs	r0, #212	@ 0xd4
 8003468:	f7ff ff04 	bl	8003274 <SENSOR_IO_Write>
}
 800346c:	bf00      	nop
 800346e:	3708      	adds	r7, #8
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8003474:	b580      	push	{r7, lr}
 8003476:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8003478:	f7ff fef2 	bl	8003260 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 800347c:	210f      	movs	r1, #15
 800347e:	20d4      	movs	r0, #212	@ 0xd4
 8003480:	f7ff ff12 	bl	80032a8 <SENSOR_IO_Read>
 8003484:	4603      	mov	r3, r0
}
 8003486:	4618      	mov	r0, r3
 8003488:	bd80      	pop	{r7, pc}

0800348a <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b084      	sub	sp, #16
 800348e:	af00      	add	r7, sp, #0
 8003490:	4603      	mov	r3, r0
 8003492:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003494:	2300      	movs	r3, #0
 8003496:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8003498:	2115      	movs	r1, #21
 800349a:	20d4      	movs	r0, #212	@ 0xd4
 800349c:	f7ff ff04 	bl	80032a8 <SENSOR_IO_Read>
 80034a0:	4603      	mov	r3, r0
 80034a2:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
 80034a6:	f023 0310 	bic.w	r3, r3, #16
 80034aa:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80034ac:	88fb      	ldrh	r3, [r7, #6]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d003      	beq.n	80034ba <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 80034b2:	7bfb      	ldrb	r3, [r7, #15]
 80034b4:	f043 0310 	orr.w	r3, r3, #16
 80034b8:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80034ba:	7bfb      	ldrb	r3, [r7, #15]
 80034bc:	461a      	mov	r2, r3
 80034be:	2115      	movs	r1, #21
 80034c0:	20d4      	movs	r0, #212	@ 0xd4
 80034c2:	f7ff fed7 	bl	8003274 <SENSOR_IO_Write>
}
 80034c6:	bf00      	nop
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
	...

080034d0 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b088      	sub	sp, #32
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 80034d8:	2300      	movs	r3, #0
 80034da:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80034dc:	2300      	movs	r3, #0
 80034de:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80034e0:	f04f 0300 	mov.w	r3, #0
 80034e4:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80034e6:	2110      	movs	r1, #16
 80034e8:	20d4      	movs	r0, #212	@ 0xd4
 80034ea:	f7ff fedd 	bl	80032a8 <SENSOR_IO_Read>
 80034ee:	4603      	mov	r3, r0
 80034f0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 80034f2:	f107 0208 	add.w	r2, r7, #8
 80034f6:	2306      	movs	r3, #6
 80034f8:	2128      	movs	r1, #40	@ 0x28
 80034fa:	20d4      	movs	r0, #212	@ 0xd4
 80034fc:	f7ff fef2 	bl	80032e4 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8003500:	2300      	movs	r3, #0
 8003502:	77fb      	strb	r3, [r7, #31]
 8003504:	e01a      	b.n	800353c <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8003506:	7ffb      	ldrb	r3, [r7, #31]
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	3301      	adds	r3, #1
 800350c:	3320      	adds	r3, #32
 800350e:	443b      	add	r3, r7
 8003510:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003514:	021b      	lsls	r3, r3, #8
 8003516:	b29b      	uxth	r3, r3
 8003518:	7ffa      	ldrb	r2, [r7, #31]
 800351a:	0052      	lsls	r2, r2, #1
 800351c:	3220      	adds	r2, #32
 800351e:	443a      	add	r2, r7
 8003520:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8003524:	4413      	add	r3, r2
 8003526:	b29a      	uxth	r2, r3
 8003528:	7ffb      	ldrb	r3, [r7, #31]
 800352a:	b212      	sxth	r2, r2
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	3320      	adds	r3, #32
 8003530:	443b      	add	r3, r7
 8003532:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8003536:	7ffb      	ldrb	r3, [r7, #31]
 8003538:	3301      	adds	r3, #1
 800353a:	77fb      	strb	r3, [r7, #31]
 800353c:	7ffb      	ldrb	r3, [r7, #31]
 800353e:	2b02      	cmp	r3, #2
 8003540:	d9e1      	bls.n	8003506 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8003542:	7dfb      	ldrb	r3, [r7, #23]
 8003544:	f003 030c 	and.w	r3, r3, #12
 8003548:	2b0c      	cmp	r3, #12
 800354a:	d829      	bhi.n	80035a0 <LSM6DSL_AccReadXYZ+0xd0>
 800354c:	a201      	add	r2, pc, #4	@ (adr r2, 8003554 <LSM6DSL_AccReadXYZ+0x84>)
 800354e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003552:	bf00      	nop
 8003554:	08003589 	.word	0x08003589
 8003558:	080035a1 	.word	0x080035a1
 800355c:	080035a1 	.word	0x080035a1
 8003560:	080035a1 	.word	0x080035a1
 8003564:	0800359b 	.word	0x0800359b
 8003568:	080035a1 	.word	0x080035a1
 800356c:	080035a1 	.word	0x080035a1
 8003570:	080035a1 	.word	0x080035a1
 8003574:	0800358f 	.word	0x0800358f
 8003578:	080035a1 	.word	0x080035a1
 800357c:	080035a1 	.word	0x080035a1
 8003580:	080035a1 	.word	0x080035a1
 8003584:	08003595 	.word	0x08003595
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8003588:	4b18      	ldr	r3, [pc, #96]	@ (80035ec <LSM6DSL_AccReadXYZ+0x11c>)
 800358a:	61bb      	str	r3, [r7, #24]
    break;
 800358c:	e008      	b.n	80035a0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800358e:	4b18      	ldr	r3, [pc, #96]	@ (80035f0 <LSM6DSL_AccReadXYZ+0x120>)
 8003590:	61bb      	str	r3, [r7, #24]
    break;
 8003592:	e005      	b.n	80035a0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8003594:	4b17      	ldr	r3, [pc, #92]	@ (80035f4 <LSM6DSL_AccReadXYZ+0x124>)
 8003596:	61bb      	str	r3, [r7, #24]
    break;
 8003598:	e002      	b.n	80035a0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 800359a:	4b17      	ldr	r3, [pc, #92]	@ (80035f8 <LSM6DSL_AccReadXYZ+0x128>)
 800359c:	61bb      	str	r3, [r7, #24]
    break;    
 800359e:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80035a0:	2300      	movs	r3, #0
 80035a2:	77fb      	strb	r3, [r7, #31]
 80035a4:	e01a      	b.n	80035dc <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80035a6:	7ffb      	ldrb	r3, [r7, #31]
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	3320      	adds	r3, #32
 80035ac:	443b      	add	r3, r7
 80035ae:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80035b2:	ee07 3a90 	vmov	s15, r3
 80035b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80035be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035c2:	7ffb      	ldrb	r3, [r7, #31]
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	4413      	add	r3, r2
 80035ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035ce:	ee17 2a90 	vmov	r2, s15
 80035d2:	b212      	sxth	r2, r2
 80035d4:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80035d6:	7ffb      	ldrb	r3, [r7, #31]
 80035d8:	3301      	adds	r3, #1
 80035da:	77fb      	strb	r3, [r7, #31]
 80035dc:	7ffb      	ldrb	r3, [r7, #31]
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d9e1      	bls.n	80035a6 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 80035e2:	bf00      	nop
 80035e4:	bf00      	nop
 80035e6:	3720      	adds	r7, #32
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	3d79db23 	.word	0x3d79db23
 80035f0:	3df9db23 	.word	0x3df9db23
 80035f4:	3e79db23 	.word	0x3e79db23
 80035f8:	3ef9db23 	.word	0x3ef9db23

080035fc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80035fc:	b480      	push	{r7}
 80035fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003600:	4b17      	ldr	r3, [pc, #92]	@ (8003660 <SystemInit+0x64>)
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003606:	4a16      	ldr	r2, [pc, #88]	@ (8003660 <SystemInit+0x64>)
 8003608:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800360c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003610:	4b14      	ldr	r3, [pc, #80]	@ (8003664 <SystemInit+0x68>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a13      	ldr	r2, [pc, #76]	@ (8003664 <SystemInit+0x68>)
 8003616:	f043 0301 	orr.w	r3, r3, #1
 800361a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800361c:	4b11      	ldr	r3, [pc, #68]	@ (8003664 <SystemInit+0x68>)
 800361e:	2200      	movs	r2, #0
 8003620:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8003622:	4b10      	ldr	r3, [pc, #64]	@ (8003664 <SystemInit+0x68>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a0f      	ldr	r2, [pc, #60]	@ (8003664 <SystemInit+0x68>)
 8003628:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800362c:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8003630:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 8003632:	4b0c      	ldr	r3, [pc, #48]	@ (8003664 <SystemInit+0x68>)
 8003634:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003638:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800363a:	4b0a      	ldr	r3, [pc, #40]	@ (8003664 <SystemInit+0x68>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a09      	ldr	r2, [pc, #36]	@ (8003664 <SystemInit+0x68>)
 8003640:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003644:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003646:	4b07      	ldr	r3, [pc, #28]	@ (8003664 <SystemInit+0x68>)
 8003648:	2200      	movs	r2, #0
 800364a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800364c:	4b04      	ldr	r3, [pc, #16]	@ (8003660 <SystemInit+0x64>)
 800364e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003652:	609a      	str	r2, [r3, #8]
#endif
}
 8003654:	bf00      	nop
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	e000ed00 	.word	0xe000ed00
 8003664:	40021000 	.word	0x40021000

08003668 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800366e:	2300      	movs	r3, #0
 8003670:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003672:	2003      	movs	r0, #3
 8003674:	f000 f968 	bl	8003948 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003678:	200f      	movs	r0, #15
 800367a:	f000 f815 	bl	80036a8 <HAL_InitTick>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d002      	beq.n	800368a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	71fb      	strb	r3, [r7, #7]
 8003688:	e001      	b.n	800368e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800368a:	f000 f805 	bl	8003698 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800368e:	79fb      	ldrb	r3, [r7, #7]
}
 8003690:	4618      	mov	r0, r3
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8003698:	b480      	push	{r7}
 800369a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800369c:	bf00      	nop
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
	...

080036a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80036b0:	2300      	movs	r3, #0
 80036b2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80036b4:	4b17      	ldr	r3, [pc, #92]	@ (8003714 <HAL_InitTick+0x6c>)
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d023      	beq.n	8003704 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80036bc:	4b16      	ldr	r3, [pc, #88]	@ (8003718 <HAL_InitTick+0x70>)
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	4b14      	ldr	r3, [pc, #80]	@ (8003714 <HAL_InitTick+0x6c>)
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	4619      	mov	r1, r3
 80036c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80036ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80036ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 f96d 	bl	80039b2 <HAL_SYSTICK_Config>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10f      	bne.n	80036fe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2b0f      	cmp	r3, #15
 80036e2:	d809      	bhi.n	80036f8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036e4:	2200      	movs	r2, #0
 80036e6:	6879      	ldr	r1, [r7, #4]
 80036e8:	f04f 30ff 	mov.w	r0, #4294967295
 80036ec:	f000 f937 	bl	800395e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80036f0:	4a0a      	ldr	r2, [pc, #40]	@ (800371c <HAL_InitTick+0x74>)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6013      	str	r3, [r2, #0]
 80036f6:	e007      	b.n	8003708 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	73fb      	strb	r3, [r7, #15]
 80036fc:	e004      	b.n	8003708 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	73fb      	strb	r3, [r7, #15]
 8003702:	e001      	b.n	8003708 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003708:	7bfb      	ldrb	r3, [r7, #15]
}
 800370a:	4618      	mov	r0, r3
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	20000050 	.word	0x20000050
 8003718:	20000048 	.word	0x20000048
 800371c:	2000004c 	.word	0x2000004c

08003720 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003724:	4b06      	ldr	r3, [pc, #24]	@ (8003740 <HAL_IncTick+0x20>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	461a      	mov	r2, r3
 800372a:	4b06      	ldr	r3, [pc, #24]	@ (8003744 <HAL_IncTick+0x24>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4413      	add	r3, r2
 8003730:	4a04      	ldr	r2, [pc, #16]	@ (8003744 <HAL_IncTick+0x24>)
 8003732:	6013      	str	r3, [r2, #0]
}
 8003734:	bf00      	nop
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	20000050 	.word	0x20000050
 8003744:	20000e88 	.word	0x20000e88

08003748 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003748:	b480      	push	{r7}
 800374a:	af00      	add	r7, sp, #0
  return uwTick;
 800374c:	4b03      	ldr	r3, [pc, #12]	@ (800375c <HAL_GetTick+0x14>)
 800374e:	681b      	ldr	r3, [r3, #0]
}
 8003750:	4618      	mov	r0, r3
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	20000e88 	.word	0x20000e88

08003760 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003768:	f7ff ffee 	bl	8003748 <HAL_GetTick>
 800376c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003778:	d005      	beq.n	8003786 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800377a:	4b0a      	ldr	r3, [pc, #40]	@ (80037a4 <HAL_Delay+0x44>)
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	461a      	mov	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	4413      	add	r3, r2
 8003784:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003786:	bf00      	nop
 8003788:	f7ff ffde 	bl	8003748 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	429a      	cmp	r2, r3
 8003796:	d8f7      	bhi.n	8003788 <HAL_Delay+0x28>
  {
  }
}
 8003798:	bf00      	nop
 800379a:	bf00      	nop
 800379c:	3710      	adds	r7, #16
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	20000050 	.word	0x20000050

080037a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f003 0307 	and.w	r3, r3, #7
 80037b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037b8:	4b0c      	ldr	r3, [pc, #48]	@ (80037ec <__NVIC_SetPriorityGrouping+0x44>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037be:	68ba      	ldr	r2, [r7, #8]
 80037c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037c4:	4013      	ands	r3, r2
 80037c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037da:	4a04      	ldr	r2, [pc, #16]	@ (80037ec <__NVIC_SetPriorityGrouping+0x44>)
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	60d3      	str	r3, [r2, #12]
}
 80037e0:	bf00      	nop
 80037e2:	3714      	adds	r7, #20
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr
 80037ec:	e000ed00 	.word	0xe000ed00

080037f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037f4:	4b04      	ldr	r3, [pc, #16]	@ (8003808 <__NVIC_GetPriorityGrouping+0x18>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	0a1b      	lsrs	r3, r3, #8
 80037fa:	f003 0307 	and.w	r3, r3, #7
}
 80037fe:	4618      	mov	r0, r3
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr
 8003808:	e000ed00 	.word	0xe000ed00

0800380c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	4603      	mov	r3, r0
 8003814:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800381a:	2b00      	cmp	r3, #0
 800381c:	db0b      	blt.n	8003836 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800381e:	79fb      	ldrb	r3, [r7, #7]
 8003820:	f003 021f 	and.w	r2, r3, #31
 8003824:	4907      	ldr	r1, [pc, #28]	@ (8003844 <__NVIC_EnableIRQ+0x38>)
 8003826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800382a:	095b      	lsrs	r3, r3, #5
 800382c:	2001      	movs	r0, #1
 800382e:	fa00 f202 	lsl.w	r2, r0, r2
 8003832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003836:	bf00      	nop
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	e000e100 	.word	0xe000e100

08003848 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	4603      	mov	r3, r0
 8003850:	6039      	str	r1, [r7, #0]
 8003852:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003858:	2b00      	cmp	r3, #0
 800385a:	db0a      	blt.n	8003872 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	b2da      	uxtb	r2, r3
 8003860:	490c      	ldr	r1, [pc, #48]	@ (8003894 <__NVIC_SetPriority+0x4c>)
 8003862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003866:	0112      	lsls	r2, r2, #4
 8003868:	b2d2      	uxtb	r2, r2
 800386a:	440b      	add	r3, r1
 800386c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003870:	e00a      	b.n	8003888 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	b2da      	uxtb	r2, r3
 8003876:	4908      	ldr	r1, [pc, #32]	@ (8003898 <__NVIC_SetPriority+0x50>)
 8003878:	79fb      	ldrb	r3, [r7, #7]
 800387a:	f003 030f 	and.w	r3, r3, #15
 800387e:	3b04      	subs	r3, #4
 8003880:	0112      	lsls	r2, r2, #4
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	440b      	add	r3, r1
 8003886:	761a      	strb	r2, [r3, #24]
}
 8003888:	bf00      	nop
 800388a:	370c      	adds	r7, #12
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr
 8003894:	e000e100 	.word	0xe000e100
 8003898:	e000ed00 	.word	0xe000ed00

0800389c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800389c:	b480      	push	{r7}
 800389e:	b089      	sub	sp, #36	@ 0x24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f003 0307 	and.w	r3, r3, #7
 80038ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	f1c3 0307 	rsb	r3, r3, #7
 80038b6:	2b04      	cmp	r3, #4
 80038b8:	bf28      	it	cs
 80038ba:	2304      	movcs	r3, #4
 80038bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	3304      	adds	r3, #4
 80038c2:	2b06      	cmp	r3, #6
 80038c4:	d902      	bls.n	80038cc <NVIC_EncodePriority+0x30>
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	3b03      	subs	r3, #3
 80038ca:	e000      	b.n	80038ce <NVIC_EncodePriority+0x32>
 80038cc:	2300      	movs	r3, #0
 80038ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038d0:	f04f 32ff 	mov.w	r2, #4294967295
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	fa02 f303 	lsl.w	r3, r2, r3
 80038da:	43da      	mvns	r2, r3
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	401a      	ands	r2, r3
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038e4:	f04f 31ff 	mov.w	r1, #4294967295
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	fa01 f303 	lsl.w	r3, r1, r3
 80038ee:	43d9      	mvns	r1, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038f4:	4313      	orrs	r3, r2
         );
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3724      	adds	r7, #36	@ 0x24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
	...

08003904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	3b01      	subs	r3, #1
 8003910:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003914:	d301      	bcc.n	800391a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003916:	2301      	movs	r3, #1
 8003918:	e00f      	b.n	800393a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800391a:	4a0a      	ldr	r2, [pc, #40]	@ (8003944 <SysTick_Config+0x40>)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	3b01      	subs	r3, #1
 8003920:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003922:	210f      	movs	r1, #15
 8003924:	f04f 30ff 	mov.w	r0, #4294967295
 8003928:	f7ff ff8e 	bl	8003848 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800392c:	4b05      	ldr	r3, [pc, #20]	@ (8003944 <SysTick_Config+0x40>)
 800392e:	2200      	movs	r2, #0
 8003930:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003932:	4b04      	ldr	r3, [pc, #16]	@ (8003944 <SysTick_Config+0x40>)
 8003934:	2207      	movs	r2, #7
 8003936:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	e000e010 	.word	0xe000e010

08003948 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f7ff ff29 	bl	80037a8 <__NVIC_SetPriorityGrouping>
}
 8003956:	bf00      	nop
 8003958:	3708      	adds	r7, #8
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}

0800395e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800395e:	b580      	push	{r7, lr}
 8003960:	b086      	sub	sp, #24
 8003962:	af00      	add	r7, sp, #0
 8003964:	4603      	mov	r3, r0
 8003966:	60b9      	str	r1, [r7, #8]
 8003968:	607a      	str	r2, [r7, #4]
 800396a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800396c:	2300      	movs	r3, #0
 800396e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003970:	f7ff ff3e 	bl	80037f0 <__NVIC_GetPriorityGrouping>
 8003974:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	68b9      	ldr	r1, [r7, #8]
 800397a:	6978      	ldr	r0, [r7, #20]
 800397c:	f7ff ff8e 	bl	800389c <NVIC_EncodePriority>
 8003980:	4602      	mov	r2, r0
 8003982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003986:	4611      	mov	r1, r2
 8003988:	4618      	mov	r0, r3
 800398a:	f7ff ff5d 	bl	8003848 <__NVIC_SetPriority>
}
 800398e:	bf00      	nop
 8003990:	3718      	adds	r7, #24
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b082      	sub	sp, #8
 800399a:	af00      	add	r7, sp, #0
 800399c:	4603      	mov	r3, r0
 800399e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7ff ff31 	bl	800380c <__NVIC_EnableIRQ>
}
 80039aa:	bf00      	nop
 80039ac:	3708      	adds	r7, #8
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039b2:	b580      	push	{r7, lr}
 80039b4:	b082      	sub	sp, #8
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7ff ffa2 	bl	8003904 <SysTick_Config>
 80039c0:	4603      	mov	r3, r0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3708      	adds	r7, #8
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b084      	sub	sp, #16
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039d2:	2300      	movs	r3, #0
 80039d4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d005      	beq.n	80039ee <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2204      	movs	r2, #4
 80039e6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	73fb      	strb	r3, [r7, #15]
 80039ec:	e029      	b.n	8003a42 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 020e 	bic.w	r2, r2, #14
 80039fc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f022 0201 	bic.w	r2, r2, #1
 8003a0c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a12:	f003 021c 	and.w	r2, r3, #28
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1a:	2101      	movs	r1, #1
 8003a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a20:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d003      	beq.n	8003a42 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	4798      	blx	r3
    }
  }
  return status;
 8003a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3710      	adds	r7, #16
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b087      	sub	sp, #28
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a56:	2300      	movs	r3, #0
 8003a58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a5a:	e17f      	b.n	8003d5c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	2101      	movs	r1, #1
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	fa01 f303 	lsl.w	r3, r1, r3
 8003a68:	4013      	ands	r3, r2
 8003a6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	f000 8171 	beq.w	8003d56 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f003 0303 	and.w	r3, r3, #3
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d005      	beq.n	8003a8c <HAL_GPIO_Init+0x40>
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f003 0303 	and.w	r3, r3, #3
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d130      	bne.n	8003aee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	2203      	movs	r2, #3
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	43db      	mvns	r3, r3
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	68da      	ldr	r2, [r3, #12]
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	005b      	lsls	r3, r3, #1
 8003aac:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aca:	43db      	mvns	r3, r3
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	4013      	ands	r3, r2
 8003ad0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	091b      	lsrs	r3, r3, #4
 8003ad8:	f003 0201 	and.w	r2, r3, #1
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f003 0303 	and.w	r3, r3, #3
 8003af6:	2b03      	cmp	r3, #3
 8003af8:	d118      	bne.n	8003b2c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003afe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003b00:	2201      	movs	r2, #1
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	43db      	mvns	r3, r3
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	08db      	lsrs	r3, r3, #3
 8003b16:	f003 0201 	and.w	r2, r3, #1
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f003 0303 	and.w	r3, r3, #3
 8003b34:	2b03      	cmp	r3, #3
 8003b36:	d017      	beq.n	8003b68 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	005b      	lsls	r3, r3, #1
 8003b42:	2203      	movs	r2, #3
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	43db      	mvns	r3, r3
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	689a      	ldr	r2, [r3, #8]
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	005b      	lsls	r3, r3, #1
 8003b58:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5c:	693a      	ldr	r2, [r7, #16]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f003 0303 	and.w	r3, r3, #3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d123      	bne.n	8003bbc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	08da      	lsrs	r2, r3, #3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3208      	adds	r2, #8
 8003b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b80:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f003 0307 	and.w	r3, r3, #7
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	220f      	movs	r2, #15
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	43db      	mvns	r3, r3
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	4013      	ands	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	691a      	ldr	r2, [r3, #16]
 8003b9c:	697b      	ldr	r3, [r7, #20]
 8003b9e:	f003 0307 	and.w	r3, r3, #7
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba8:	693a      	ldr	r2, [r7, #16]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	08da      	lsrs	r2, r3, #3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	3208      	adds	r2, #8
 8003bb6:	6939      	ldr	r1, [r7, #16]
 8003bb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	005b      	lsls	r3, r3, #1
 8003bc6:	2203      	movs	r2, #3
 8003bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bcc:	43db      	mvns	r3, r3
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f003 0203 	and.w	r2, r3, #3
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	005b      	lsls	r3, r3, #1
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	f000 80ac 	beq.w	8003d56 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bfe:	4b5f      	ldr	r3, [pc, #380]	@ (8003d7c <HAL_GPIO_Init+0x330>)
 8003c00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c02:	4a5e      	ldr	r2, [pc, #376]	@ (8003d7c <HAL_GPIO_Init+0x330>)
 8003c04:	f043 0301 	orr.w	r3, r3, #1
 8003c08:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c0a:	4b5c      	ldr	r3, [pc, #368]	@ (8003d7c <HAL_GPIO_Init+0x330>)
 8003c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	60bb      	str	r3, [r7, #8]
 8003c14:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003c16:	4a5a      	ldr	r2, [pc, #360]	@ (8003d80 <HAL_GPIO_Init+0x334>)
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	089b      	lsrs	r3, r3, #2
 8003c1c:	3302      	adds	r3, #2
 8003c1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c22:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	f003 0303 	and.w	r3, r3, #3
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	220f      	movs	r2, #15
 8003c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c32:	43db      	mvns	r3, r3
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	4013      	ands	r3, r2
 8003c38:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003c40:	d025      	beq.n	8003c8e <HAL_GPIO_Init+0x242>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a4f      	ldr	r2, [pc, #316]	@ (8003d84 <HAL_GPIO_Init+0x338>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d01f      	beq.n	8003c8a <HAL_GPIO_Init+0x23e>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a4e      	ldr	r2, [pc, #312]	@ (8003d88 <HAL_GPIO_Init+0x33c>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d019      	beq.n	8003c86 <HAL_GPIO_Init+0x23a>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a4d      	ldr	r2, [pc, #308]	@ (8003d8c <HAL_GPIO_Init+0x340>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d013      	beq.n	8003c82 <HAL_GPIO_Init+0x236>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a4c      	ldr	r2, [pc, #304]	@ (8003d90 <HAL_GPIO_Init+0x344>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d00d      	beq.n	8003c7e <HAL_GPIO_Init+0x232>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a4b      	ldr	r2, [pc, #300]	@ (8003d94 <HAL_GPIO_Init+0x348>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d007      	beq.n	8003c7a <HAL_GPIO_Init+0x22e>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a4a      	ldr	r2, [pc, #296]	@ (8003d98 <HAL_GPIO_Init+0x34c>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d101      	bne.n	8003c76 <HAL_GPIO_Init+0x22a>
 8003c72:	2306      	movs	r3, #6
 8003c74:	e00c      	b.n	8003c90 <HAL_GPIO_Init+0x244>
 8003c76:	2307      	movs	r3, #7
 8003c78:	e00a      	b.n	8003c90 <HAL_GPIO_Init+0x244>
 8003c7a:	2305      	movs	r3, #5
 8003c7c:	e008      	b.n	8003c90 <HAL_GPIO_Init+0x244>
 8003c7e:	2304      	movs	r3, #4
 8003c80:	e006      	b.n	8003c90 <HAL_GPIO_Init+0x244>
 8003c82:	2303      	movs	r3, #3
 8003c84:	e004      	b.n	8003c90 <HAL_GPIO_Init+0x244>
 8003c86:	2302      	movs	r3, #2
 8003c88:	e002      	b.n	8003c90 <HAL_GPIO_Init+0x244>
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e000      	b.n	8003c90 <HAL_GPIO_Init+0x244>
 8003c8e:	2300      	movs	r3, #0
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	f002 0203 	and.w	r2, r2, #3
 8003c96:	0092      	lsls	r2, r2, #2
 8003c98:	4093      	lsls	r3, r2
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ca0:	4937      	ldr	r1, [pc, #220]	@ (8003d80 <HAL_GPIO_Init+0x334>)
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	089b      	lsrs	r3, r3, #2
 8003ca6:	3302      	adds	r3, #2
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003cae:	4b3b      	ldr	r3, [pc, #236]	@ (8003d9c <HAL_GPIO_Init+0x350>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	43db      	mvns	r3, r3
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d003      	beq.n	8003cd2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003cd2:	4a32      	ldr	r2, [pc, #200]	@ (8003d9c <HAL_GPIO_Init+0x350>)
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003cd8:	4b30      	ldr	r3, [pc, #192]	@ (8003d9c <HAL_GPIO_Init+0x350>)
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	43db      	mvns	r3, r3
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d003      	beq.n	8003cfc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003cfc:	4a27      	ldr	r2, [pc, #156]	@ (8003d9c <HAL_GPIO_Init+0x350>)
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003d02:	4b26      	ldr	r3, [pc, #152]	@ (8003d9c <HAL_GPIO_Init+0x350>)
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	43db      	mvns	r3, r3
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d003      	beq.n	8003d26 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003d1e:	693a      	ldr	r2, [r7, #16]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d26:	4a1d      	ldr	r2, [pc, #116]	@ (8003d9c <HAL_GPIO_Init+0x350>)
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003d9c <HAL_GPIO_Init+0x350>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	43db      	mvns	r3, r3
 8003d36:	693a      	ldr	r2, [r7, #16]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003d48:	693a      	ldr	r2, [r7, #16]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d50:	4a12      	ldr	r2, [pc, #72]	@ (8003d9c <HAL_GPIO_Init+0x350>)
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	3301      	adds	r3, #1
 8003d5a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	fa22 f303 	lsr.w	r3, r2, r3
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f47f ae78 	bne.w	8003a5c <HAL_GPIO_Init+0x10>
  }
}
 8003d6c:	bf00      	nop
 8003d6e:	bf00      	nop
 8003d70:	371c      	adds	r7, #28
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	40010000 	.word	0x40010000
 8003d84:	48000400 	.word	0x48000400
 8003d88:	48000800 	.word	0x48000800
 8003d8c:	48000c00 	.word	0x48000c00
 8003d90:	48001000 	.word	0x48001000
 8003d94:	48001400 	.word	0x48001400
 8003d98:	48001800 	.word	0x48001800
 8003d9c:	40010400 	.word	0x40010400

08003da0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b085      	sub	sp, #20
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	460b      	mov	r3, r1
 8003daa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	691a      	ldr	r2, [r3, #16]
 8003db0:	887b      	ldrh	r3, [r7, #2]
 8003db2:	4013      	ands	r3, r2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d002      	beq.n	8003dbe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003db8:	2301      	movs	r3, #1
 8003dba:	73fb      	strb	r3, [r7, #15]
 8003dbc:	e001      	b.n	8003dc2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3714      	adds	r7, #20
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	460b      	mov	r3, r1
 8003dda:	807b      	strh	r3, [r7, #2]
 8003ddc:	4613      	mov	r3, r2
 8003dde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003de0:	787b      	ldrb	r3, [r7, #1]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d003      	beq.n	8003dee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003de6:	887a      	ldrh	r2, [r7, #2]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003dec:	e002      	b.n	8003df4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003dee:	887a      	ldrh	r2, [r7, #2]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003e0a:	4b08      	ldr	r3, [pc, #32]	@ (8003e2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e0c:	695a      	ldr	r2, [r3, #20]
 8003e0e:	88fb      	ldrh	r3, [r7, #6]
 8003e10:	4013      	ands	r3, r2
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d006      	beq.n	8003e24 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e16:	4a05      	ldr	r2, [pc, #20]	@ (8003e2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e18:	88fb      	ldrh	r3, [r7, #6]
 8003e1a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e1c:	88fb      	ldrh	r3, [r7, #6]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7fd faee 	bl	8001400 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e24:	bf00      	nop
 8003e26:	3708      	adds	r7, #8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	40010400 	.word	0x40010400

08003e30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e08d      	b.n	8003f5e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d106      	bne.n	8003e5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 f8b4 	bl	8003fc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2224      	movs	r2, #36	@ 0x24
 8003e60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f022 0201 	bic.w	r2, r2, #1
 8003e72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685a      	ldr	r2, [r3, #4]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e80:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	689a      	ldr	r2, [r3, #8]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e90:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d107      	bne.n	8003eaa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	689a      	ldr	r2, [r3, #8]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ea6:	609a      	str	r2, [r3, #8]
 8003ea8:	e006      	b.n	8003eb8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	689a      	ldr	r2, [r3, #8]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003eb6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d108      	bne.n	8003ed2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ece:	605a      	str	r2, [r3, #4]
 8003ed0:	e007      	b.n	8003ee2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ee0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	6812      	ldr	r2, [r2, #0]
 8003eec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003ef0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ef4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68da      	ldr	r2, [r3, #12]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f04:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691a      	ldr	r2, [r3, #16]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	695b      	ldr	r3, [r3, #20]
 8003f0e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	699b      	ldr	r3, [r3, #24]
 8003f16:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	69d9      	ldr	r1, [r3, #28]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a1a      	ldr	r2, [r3, #32]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f042 0201 	orr.w	r2, r2, #1
 8003f3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b082      	sub	sp, #8
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e021      	b.n	8003fbc <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2224      	movs	r2, #36	@ 0x24
 8003f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0201 	bic.w	r2, r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f000 f821 	bl	8003fd8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3708      	adds	r7, #8
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8003fcc:	bf00      	nop
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b088      	sub	sp, #32
 8003ff0:	af02      	add	r7, sp, #8
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	4608      	mov	r0, r1
 8003ff6:	4611      	mov	r1, r2
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	817b      	strh	r3, [r7, #10]
 8003ffe:	460b      	mov	r3, r1
 8004000:	813b      	strh	r3, [r7, #8]
 8004002:	4613      	mov	r3, r2
 8004004:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800400c:	b2db      	uxtb	r3, r3
 800400e:	2b20      	cmp	r3, #32
 8004010:	f040 80f9 	bne.w	8004206 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004014:	6a3b      	ldr	r3, [r7, #32]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d002      	beq.n	8004020 <HAL_I2C_Mem_Write+0x34>
 800401a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800401c:	2b00      	cmp	r3, #0
 800401e:	d105      	bne.n	800402c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004026:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e0ed      	b.n	8004208 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004032:	2b01      	cmp	r3, #1
 8004034:	d101      	bne.n	800403a <HAL_I2C_Mem_Write+0x4e>
 8004036:	2302      	movs	r3, #2
 8004038:	e0e6      	b.n	8004208 <HAL_I2C_Mem_Write+0x21c>
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004042:	f7ff fb81 	bl	8003748 <HAL_GetTick>
 8004046:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	9300      	str	r3, [sp, #0]
 800404c:	2319      	movs	r3, #25
 800404e:	2201      	movs	r2, #1
 8004050:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004054:	68f8      	ldr	r0, [r7, #12]
 8004056:	f000 fac3 	bl	80045e0 <I2C_WaitOnFlagUntilTimeout>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d001      	beq.n	8004064 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e0d1      	b.n	8004208 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2221      	movs	r2, #33	@ 0x21
 8004068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2240      	movs	r2, #64	@ 0x40
 8004070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6a3a      	ldr	r2, [r7, #32]
 800407e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004084:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2200      	movs	r2, #0
 800408a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800408c:	88f8      	ldrh	r0, [r7, #6]
 800408e:	893a      	ldrh	r2, [r7, #8]
 8004090:	8979      	ldrh	r1, [r7, #10]
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	9301      	str	r3, [sp, #4]
 8004096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004098:	9300      	str	r3, [sp, #0]
 800409a:	4603      	mov	r3, r0
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f000 f9d3 	bl	8004448 <I2C_RequestMemoryWrite>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d005      	beq.n	80040b4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e0a9      	b.n	8004208 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	2bff      	cmp	r3, #255	@ 0xff
 80040bc:	d90e      	bls.n	80040dc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	22ff      	movs	r2, #255	@ 0xff
 80040c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c8:	b2da      	uxtb	r2, r3
 80040ca:	8979      	ldrh	r1, [r7, #10]
 80040cc:	2300      	movs	r3, #0
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040d4:	68f8      	ldr	r0, [r7, #12]
 80040d6:	f000 fc47 	bl	8004968 <I2C_TransferConfig>
 80040da:	e00f      	b.n	80040fc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e0:	b29a      	uxth	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	8979      	ldrh	r1, [r7, #10]
 80040ee:	2300      	movs	r3, #0
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040f6:	68f8      	ldr	r0, [r7, #12]
 80040f8:	f000 fc36 	bl	8004968 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040fc:	697a      	ldr	r2, [r7, #20]
 80040fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 fac6 	bl	8004692 <I2C_WaitOnTXISFlagUntilTimeout>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e07b      	b.n	8004208 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004114:	781a      	ldrb	r2, [r3, #0]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004120:	1c5a      	adds	r2, r3, #1
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800412a:	b29b      	uxth	r3, r3
 800412c:	3b01      	subs	r3, #1
 800412e:	b29a      	uxth	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004138:	3b01      	subs	r3, #1
 800413a:	b29a      	uxth	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004144:	b29b      	uxth	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d034      	beq.n	80041b4 <HAL_I2C_Mem_Write+0x1c8>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800414e:	2b00      	cmp	r3, #0
 8004150:	d130      	bne.n	80041b4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004158:	2200      	movs	r2, #0
 800415a:	2180      	movs	r1, #128	@ 0x80
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 fa3f 	bl	80045e0 <I2C_WaitOnFlagUntilTimeout>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d001      	beq.n	800416c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e04d      	b.n	8004208 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004170:	b29b      	uxth	r3, r3
 8004172:	2bff      	cmp	r3, #255	@ 0xff
 8004174:	d90e      	bls.n	8004194 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	22ff      	movs	r2, #255	@ 0xff
 800417a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004180:	b2da      	uxtb	r2, r3
 8004182:	8979      	ldrh	r1, [r7, #10]
 8004184:	2300      	movs	r3, #0
 8004186:	9300      	str	r3, [sp, #0]
 8004188:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800418c:	68f8      	ldr	r0, [r7, #12]
 800418e:	f000 fbeb 	bl	8004968 <I2C_TransferConfig>
 8004192:	e00f      	b.n	80041b4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004198:	b29a      	uxth	r2, r3
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a2:	b2da      	uxtb	r2, r3
 80041a4:	8979      	ldrh	r1, [r7, #10]
 80041a6:	2300      	movs	r3, #0
 80041a8:	9300      	str	r3, [sp, #0]
 80041aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f000 fbda 	bl	8004968 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d19e      	bne.n	80040fc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041be:	697a      	ldr	r2, [r7, #20]
 80041c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 faac 	bl	8004720 <I2C_WaitOnSTOPFlagUntilTimeout>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e01a      	b.n	8004208 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2220      	movs	r2, #32
 80041d8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	6859      	ldr	r1, [r3, #4]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004210 <HAL_I2C_Mem_Write+0x224>)
 80041e6:	400b      	ands	r3, r1
 80041e8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2220      	movs	r2, #32
 80041ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004202:	2300      	movs	r3, #0
 8004204:	e000      	b.n	8004208 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004206:	2302      	movs	r3, #2
  }
}
 8004208:	4618      	mov	r0, r3
 800420a:	3718      	adds	r7, #24
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	fe00e800 	.word	0xfe00e800

08004214 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b088      	sub	sp, #32
 8004218:	af02      	add	r7, sp, #8
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	4608      	mov	r0, r1
 800421e:	4611      	mov	r1, r2
 8004220:	461a      	mov	r2, r3
 8004222:	4603      	mov	r3, r0
 8004224:	817b      	strh	r3, [r7, #10]
 8004226:	460b      	mov	r3, r1
 8004228:	813b      	strh	r3, [r7, #8]
 800422a:	4613      	mov	r3, r2
 800422c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b20      	cmp	r3, #32
 8004238:	f040 80fd 	bne.w	8004436 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800423c:	6a3b      	ldr	r3, [r7, #32]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d002      	beq.n	8004248 <HAL_I2C_Mem_Read+0x34>
 8004242:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004244:	2b00      	cmp	r3, #0
 8004246:	d105      	bne.n	8004254 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800424e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e0f1      	b.n	8004438 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800425a:	2b01      	cmp	r3, #1
 800425c:	d101      	bne.n	8004262 <HAL_I2C_Mem_Read+0x4e>
 800425e:	2302      	movs	r3, #2
 8004260:	e0ea      	b.n	8004438 <HAL_I2C_Mem_Read+0x224>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800426a:	f7ff fa6d 	bl	8003748 <HAL_GetTick>
 800426e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	9300      	str	r3, [sp, #0]
 8004274:	2319      	movs	r3, #25
 8004276:	2201      	movs	r2, #1
 8004278:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f000 f9af 	bl	80045e0 <I2C_WaitOnFlagUntilTimeout>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e0d5      	b.n	8004438 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2222      	movs	r2, #34	@ 0x22
 8004290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2240      	movs	r2, #64	@ 0x40
 8004298:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6a3a      	ldr	r2, [r7, #32]
 80042a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80042ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042b4:	88f8      	ldrh	r0, [r7, #6]
 80042b6:	893a      	ldrh	r2, [r7, #8]
 80042b8:	8979      	ldrh	r1, [r7, #10]
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	9301      	str	r3, [sp, #4]
 80042be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c0:	9300      	str	r3, [sp, #0]
 80042c2:	4603      	mov	r3, r0
 80042c4:	68f8      	ldr	r0, [r7, #12]
 80042c6:	f000 f913 	bl	80044f0 <I2C_RequestMemoryRead>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d005      	beq.n	80042dc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e0ad      	b.n	8004438 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2bff      	cmp	r3, #255	@ 0xff
 80042e4:	d90e      	bls.n	8004304 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042f0:	b2da      	uxtb	r2, r3
 80042f2:	8979      	ldrh	r1, [r7, #10]
 80042f4:	4b52      	ldr	r3, [pc, #328]	@ (8004440 <HAL_I2C_Mem_Read+0x22c>)
 80042f6:	9300      	str	r3, [sp, #0]
 80042f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80042fc:	68f8      	ldr	r0, [r7, #12]
 80042fe:	f000 fb33 	bl	8004968 <I2C_TransferConfig>
 8004302:	e00f      	b.n	8004324 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004308:	b29a      	uxth	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004312:	b2da      	uxtb	r2, r3
 8004314:	8979      	ldrh	r1, [r7, #10]
 8004316:	4b4a      	ldr	r3, [pc, #296]	@ (8004440 <HAL_I2C_Mem_Read+0x22c>)
 8004318:	9300      	str	r3, [sp, #0]
 800431a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 fb22 	bl	8004968 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800432a:	2200      	movs	r2, #0
 800432c:	2104      	movs	r1, #4
 800432e:	68f8      	ldr	r0, [r7, #12]
 8004330:	f000 f956 	bl	80045e0 <I2C_WaitOnFlagUntilTimeout>
 8004334:	4603      	mov	r3, r0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d001      	beq.n	800433e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e07c      	b.n	8004438 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004348:	b2d2      	uxtb	r2, r2
 800434a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004350:	1c5a      	adds	r2, r3, #1
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800435a:	3b01      	subs	r3, #1
 800435c:	b29a      	uxth	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004366:	b29b      	uxth	r3, r3
 8004368:	3b01      	subs	r3, #1
 800436a:	b29a      	uxth	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004374:	b29b      	uxth	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d034      	beq.n	80043e4 <HAL_I2C_Mem_Read+0x1d0>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800437e:	2b00      	cmp	r3, #0
 8004380:	d130      	bne.n	80043e4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	9300      	str	r3, [sp, #0]
 8004386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004388:	2200      	movs	r2, #0
 800438a:	2180      	movs	r1, #128	@ 0x80
 800438c:	68f8      	ldr	r0, [r7, #12]
 800438e:	f000 f927 	bl	80045e0 <I2C_WaitOnFlagUntilTimeout>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e04d      	b.n	8004438 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	2bff      	cmp	r3, #255	@ 0xff
 80043a4:	d90e      	bls.n	80043c4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2201      	movs	r2, #1
 80043aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043b0:	b2da      	uxtb	r2, r3
 80043b2:	8979      	ldrh	r1, [r7, #10]
 80043b4:	2300      	movs	r3, #0
 80043b6:	9300      	str	r3, [sp, #0]
 80043b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80043bc:	68f8      	ldr	r0, [r7, #12]
 80043be:	f000 fad3 	bl	8004968 <I2C_TransferConfig>
 80043c2:	e00f      	b.n	80043e4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043d2:	b2da      	uxtb	r2, r3
 80043d4:	8979      	ldrh	r1, [r7, #10]
 80043d6:	2300      	movs	r3, #0
 80043d8:	9300      	str	r3, [sp, #0]
 80043da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f000 fac2 	bl	8004968 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d19a      	bne.n	8004324 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043f2:	68f8      	ldr	r0, [r7, #12]
 80043f4:	f000 f994 	bl	8004720 <I2C_WaitOnSTOPFlagUntilTimeout>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d001      	beq.n	8004402 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e01a      	b.n	8004438 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2220      	movs	r2, #32
 8004408:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6859      	ldr	r1, [r3, #4]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	4b0b      	ldr	r3, [pc, #44]	@ (8004444 <HAL_I2C_Mem_Read+0x230>)
 8004416:	400b      	ands	r3, r1
 8004418:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2220      	movs	r2, #32
 800441e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004432:	2300      	movs	r3, #0
 8004434:	e000      	b.n	8004438 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004436:	2302      	movs	r3, #2
  }
}
 8004438:	4618      	mov	r0, r3
 800443a:	3718      	adds	r7, #24
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	80002400 	.word	0x80002400
 8004444:	fe00e800 	.word	0xfe00e800

08004448 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b086      	sub	sp, #24
 800444c:	af02      	add	r7, sp, #8
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	4608      	mov	r0, r1
 8004452:	4611      	mov	r1, r2
 8004454:	461a      	mov	r2, r3
 8004456:	4603      	mov	r3, r0
 8004458:	817b      	strh	r3, [r7, #10]
 800445a:	460b      	mov	r3, r1
 800445c:	813b      	strh	r3, [r7, #8]
 800445e:	4613      	mov	r3, r2
 8004460:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004462:	88fb      	ldrh	r3, [r7, #6]
 8004464:	b2da      	uxtb	r2, r3
 8004466:	8979      	ldrh	r1, [r7, #10]
 8004468:	4b20      	ldr	r3, [pc, #128]	@ (80044ec <I2C_RequestMemoryWrite+0xa4>)
 800446a:	9300      	str	r3, [sp, #0]
 800446c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	f000 fa79 	bl	8004968 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004476:	69fa      	ldr	r2, [r7, #28]
 8004478:	69b9      	ldr	r1, [r7, #24]
 800447a:	68f8      	ldr	r0, [r7, #12]
 800447c:	f000 f909 	bl	8004692 <I2C_WaitOnTXISFlagUntilTimeout>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e02c      	b.n	80044e4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800448a:	88fb      	ldrh	r3, [r7, #6]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d105      	bne.n	800449c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004490:	893b      	ldrh	r3, [r7, #8]
 8004492:	b2da      	uxtb	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	629a      	str	r2, [r3, #40]	@ 0x28
 800449a:	e015      	b.n	80044c8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800449c:	893b      	ldrh	r3, [r7, #8]
 800449e:	0a1b      	lsrs	r3, r3, #8
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	b2da      	uxtb	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044aa:	69fa      	ldr	r2, [r7, #28]
 80044ac:	69b9      	ldr	r1, [r7, #24]
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f000 f8ef 	bl	8004692 <I2C_WaitOnTXISFlagUntilTimeout>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d001      	beq.n	80044be <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e012      	b.n	80044e4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044be:	893b      	ldrh	r3, [r7, #8]
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	2200      	movs	r2, #0
 80044d0:	2180      	movs	r1, #128	@ 0x80
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f000 f884 	bl	80045e0 <I2C_WaitOnFlagUntilTimeout>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d001      	beq.n	80044e2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e000      	b.n	80044e4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	80002000 	.word	0x80002000

080044f0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af02      	add	r7, sp, #8
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	4608      	mov	r0, r1
 80044fa:	4611      	mov	r1, r2
 80044fc:	461a      	mov	r2, r3
 80044fe:	4603      	mov	r3, r0
 8004500:	817b      	strh	r3, [r7, #10]
 8004502:	460b      	mov	r3, r1
 8004504:	813b      	strh	r3, [r7, #8]
 8004506:	4613      	mov	r3, r2
 8004508:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800450a:	88fb      	ldrh	r3, [r7, #6]
 800450c:	b2da      	uxtb	r2, r3
 800450e:	8979      	ldrh	r1, [r7, #10]
 8004510:	4b20      	ldr	r3, [pc, #128]	@ (8004594 <I2C_RequestMemoryRead+0xa4>)
 8004512:	9300      	str	r3, [sp, #0]
 8004514:	2300      	movs	r3, #0
 8004516:	68f8      	ldr	r0, [r7, #12]
 8004518:	f000 fa26 	bl	8004968 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800451c:	69fa      	ldr	r2, [r7, #28]
 800451e:	69b9      	ldr	r1, [r7, #24]
 8004520:	68f8      	ldr	r0, [r7, #12]
 8004522:	f000 f8b6 	bl	8004692 <I2C_WaitOnTXISFlagUntilTimeout>
 8004526:	4603      	mov	r3, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d001      	beq.n	8004530 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e02c      	b.n	800458a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004530:	88fb      	ldrh	r3, [r7, #6]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d105      	bne.n	8004542 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004536:	893b      	ldrh	r3, [r7, #8]
 8004538:	b2da      	uxtb	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004540:	e015      	b.n	800456e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004542:	893b      	ldrh	r3, [r7, #8]
 8004544:	0a1b      	lsrs	r3, r3, #8
 8004546:	b29b      	uxth	r3, r3
 8004548:	b2da      	uxtb	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004550:	69fa      	ldr	r2, [r7, #28]
 8004552:	69b9      	ldr	r1, [r7, #24]
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f000 f89c 	bl	8004692 <I2C_WaitOnTXISFlagUntilTimeout>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d001      	beq.n	8004564 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e012      	b.n	800458a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004564:	893b      	ldrh	r3, [r7, #8]
 8004566:	b2da      	uxtb	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	2200      	movs	r2, #0
 8004576:	2140      	movs	r1, #64	@ 0x40
 8004578:	68f8      	ldr	r0, [r7, #12]
 800457a:	f000 f831 	bl	80045e0 <I2C_WaitOnFlagUntilTimeout>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d001      	beq.n	8004588 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e000      	b.n	800458a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	80002000 	.word	0x80002000

08004598 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d103      	bne.n	80045b6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2200      	movs	r2, #0
 80045b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	f003 0301 	and.w	r3, r3, #1
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d007      	beq.n	80045d4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	699a      	ldr	r2, [r3, #24]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f042 0201 	orr.w	r2, r2, #1
 80045d2:	619a      	str	r2, [r3, #24]
  }
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	603b      	str	r3, [r7, #0]
 80045ec:	4613      	mov	r3, r2
 80045ee:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045f0:	e03b      	b.n	800466a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80045f2:	69ba      	ldr	r2, [r7, #24]
 80045f4:	6839      	ldr	r1, [r7, #0]
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f000 f8d6 	bl	80047a8 <I2C_IsErrorOccurred>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e041      	b.n	800468a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800460c:	d02d      	beq.n	800466a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800460e:	f7ff f89b 	bl	8003748 <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	683a      	ldr	r2, [r7, #0]
 800461a:	429a      	cmp	r2, r3
 800461c:	d302      	bcc.n	8004624 <I2C_WaitOnFlagUntilTimeout+0x44>
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d122      	bne.n	800466a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	699a      	ldr	r2, [r3, #24]
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	4013      	ands	r3, r2
 800462e:	68ba      	ldr	r2, [r7, #8]
 8004630:	429a      	cmp	r2, r3
 8004632:	bf0c      	ite	eq
 8004634:	2301      	moveq	r3, #1
 8004636:	2300      	movne	r3, #0
 8004638:	b2db      	uxtb	r3, r3
 800463a:	461a      	mov	r2, r3
 800463c:	79fb      	ldrb	r3, [r7, #7]
 800463e:	429a      	cmp	r2, r3
 8004640:	d113      	bne.n	800466a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004646:	f043 0220 	orr.w	r2, r3, #32
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2220      	movs	r2, #32
 8004652:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2200      	movs	r2, #0
 800465a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e00f      	b.n	800468a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	699a      	ldr	r2, [r3, #24]
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	4013      	ands	r3, r2
 8004674:	68ba      	ldr	r2, [r7, #8]
 8004676:	429a      	cmp	r2, r3
 8004678:	bf0c      	ite	eq
 800467a:	2301      	moveq	r3, #1
 800467c:	2300      	movne	r3, #0
 800467e:	b2db      	uxtb	r3, r3
 8004680:	461a      	mov	r2, r3
 8004682:	79fb      	ldrb	r3, [r7, #7]
 8004684:	429a      	cmp	r2, r3
 8004686:	d0b4      	beq.n	80045f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b084      	sub	sp, #16
 8004696:	af00      	add	r7, sp, #0
 8004698:	60f8      	str	r0, [r7, #12]
 800469a:	60b9      	str	r1, [r7, #8]
 800469c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800469e:	e033      	b.n	8004708 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	68b9      	ldr	r1, [r7, #8]
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f000 f87f 	bl	80047a8 <I2C_IsErrorOccurred>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d001      	beq.n	80046b4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e031      	b.n	8004718 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ba:	d025      	beq.n	8004708 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046bc:	f7ff f844 	bl	8003748 <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d302      	bcc.n	80046d2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d11a      	bne.n	8004708 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	f003 0302 	and.w	r3, r3, #2
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d013      	beq.n	8004708 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e4:	f043 0220 	orr.w	r2, r3, #32
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2220      	movs	r2, #32
 80046f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e007      	b.n	8004718 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	699b      	ldr	r3, [r3, #24]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b02      	cmp	r3, #2
 8004714:	d1c4      	bne.n	80046a0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	3710      	adds	r7, #16
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800472c:	e02f      	b.n	800478e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	68b9      	ldr	r1, [r7, #8]
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f000 f838 	bl	80047a8 <I2C_IsErrorOccurred>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e02d      	b.n	800479e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004742:	f7ff f801 	bl	8003748 <HAL_GetTick>
 8004746:	4602      	mov	r2, r0
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	429a      	cmp	r2, r3
 8004750:	d302      	bcc.n	8004758 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d11a      	bne.n	800478e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	f003 0320 	and.w	r3, r3, #32
 8004762:	2b20      	cmp	r3, #32
 8004764:	d013      	beq.n	800478e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800476a:	f043 0220 	orr.w	r2, r3, #32
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2220      	movs	r2, #32
 8004776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e007      	b.n	800479e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	f003 0320 	and.w	r3, r3, #32
 8004798:	2b20      	cmp	r3, #32
 800479a:	d1c8      	bne.n	800472e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
	...

080047a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b08a      	sub	sp, #40	@ 0x28
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047b4:	2300      	movs	r3, #0
 80047b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	699b      	ldr	r3, [r3, #24]
 80047c0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80047c2:	2300      	movs	r3, #0
 80047c4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	f003 0310 	and.w	r3, r3, #16
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d068      	beq.n	80048a6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2210      	movs	r2, #16
 80047da:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80047dc:	e049      	b.n	8004872 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e4:	d045      	beq.n	8004872 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80047e6:	f7fe ffaf 	bl	8003748 <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d302      	bcc.n	80047fc <I2C_IsErrorOccurred+0x54>
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d13a      	bne.n	8004872 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004806:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800480e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800481a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800481e:	d121      	bne.n	8004864 <I2C_IsErrorOccurred+0xbc>
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004826:	d01d      	beq.n	8004864 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004828:	7cfb      	ldrb	r3, [r7, #19]
 800482a:	2b20      	cmp	r3, #32
 800482c:	d01a      	beq.n	8004864 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	685a      	ldr	r2, [r3, #4]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800483c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800483e:	f7fe ff83 	bl	8003748 <HAL_GetTick>
 8004842:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004844:	e00e      	b.n	8004864 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004846:	f7fe ff7f 	bl	8003748 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	2b19      	cmp	r3, #25
 8004852:	d907      	bls.n	8004864 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004854:	6a3b      	ldr	r3, [r7, #32]
 8004856:	f043 0320 	orr.w	r3, r3, #32
 800485a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004862:	e006      	b.n	8004872 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	f003 0320 	and.w	r3, r3, #32
 800486e:	2b20      	cmp	r3, #32
 8004870:	d1e9      	bne.n	8004846 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	f003 0320 	and.w	r3, r3, #32
 800487c:	2b20      	cmp	r3, #32
 800487e:	d003      	beq.n	8004888 <I2C_IsErrorOccurred+0xe0>
 8004880:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004884:	2b00      	cmp	r3, #0
 8004886:	d0aa      	beq.n	80047de <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004888:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800488c:	2b00      	cmp	r3, #0
 800488e:	d103      	bne.n	8004898 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2220      	movs	r2, #32
 8004896:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004898:	6a3b      	ldr	r3, [r7, #32]
 800489a:	f043 0304 	orr.w	r3, r3, #4
 800489e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00b      	beq.n	80048d0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80048b8:	6a3b      	ldr	r3, [r7, #32]
 80048ba:	f043 0301 	orr.w	r3, r3, #1
 80048be:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80048c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00b      	beq.n	80048f2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80048da:	6a3b      	ldr	r3, [r7, #32]
 80048dc:	f043 0308 	orr.w	r3, r3, #8
 80048e0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00b      	beq.n	8004914 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80048fc:	6a3b      	ldr	r3, [r7, #32]
 80048fe:	f043 0302 	orr.w	r3, r3, #2
 8004902:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800490c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004914:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004918:	2b00      	cmp	r3, #0
 800491a:	d01c      	beq.n	8004956 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800491c:	68f8      	ldr	r0, [r7, #12]
 800491e:	f7ff fe3b 	bl	8004598 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	6859      	ldr	r1, [r3, #4]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	4b0d      	ldr	r3, [pc, #52]	@ (8004964 <I2C_IsErrorOccurred+0x1bc>)
 800492e:	400b      	ands	r3, r1
 8004930:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004936:	6a3b      	ldr	r3, [r7, #32]
 8004938:	431a      	orrs	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2220      	movs	r2, #32
 8004942:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004956:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800495a:	4618      	mov	r0, r3
 800495c:	3728      	adds	r7, #40	@ 0x28
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	fe00e800 	.word	0xfe00e800

08004968 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004968:	b480      	push	{r7}
 800496a:	b087      	sub	sp, #28
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	607b      	str	r3, [r7, #4]
 8004972:	460b      	mov	r3, r1
 8004974:	817b      	strh	r3, [r7, #10]
 8004976:	4613      	mov	r3, r2
 8004978:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800497a:	897b      	ldrh	r3, [r7, #10]
 800497c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004980:	7a7b      	ldrb	r3, [r7, #9]
 8004982:	041b      	lsls	r3, r3, #16
 8004984:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004988:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800498e:	6a3b      	ldr	r3, [r7, #32]
 8004990:	4313      	orrs	r3, r2
 8004992:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004996:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	685a      	ldr	r2, [r3, #4]
 800499e:	6a3b      	ldr	r3, [r7, #32]
 80049a0:	0d5b      	lsrs	r3, r3, #21
 80049a2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80049a6:	4b08      	ldr	r3, [pc, #32]	@ (80049c8 <I2C_TransferConfig+0x60>)
 80049a8:	430b      	orrs	r3, r1
 80049aa:	43db      	mvns	r3, r3
 80049ac:	ea02 0103 	and.w	r1, r2, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80049ba:	bf00      	nop
 80049bc:	371c      	adds	r7, #28
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop
 80049c8:	03ff63ff 	.word	0x03ff63ff

080049cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b20      	cmp	r3, #32
 80049e0:	d138      	bne.n	8004a54 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d101      	bne.n	80049f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80049ec:	2302      	movs	r3, #2
 80049ee:	e032      	b.n	8004a56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2224      	movs	r2, #36	@ 0x24
 80049fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f022 0201 	bic.w	r2, r2, #1
 8004a0e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a1e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	6819      	ldr	r1, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	683a      	ldr	r2, [r7, #0]
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f042 0201 	orr.w	r2, r2, #1
 8004a3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2220      	movs	r2, #32
 8004a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a50:	2300      	movs	r3, #0
 8004a52:	e000      	b.n	8004a56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a54:	2302      	movs	r3, #2
  }
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
	...

08004a64 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004a64:	b480      	push	{r7}
 8004a66:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004a68:	4b04      	ldr	r3, [pc, #16]	@ (8004a7c <HAL_PWREx_GetVoltageRange+0x18>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	40007000 	.word	0x40007000

08004a80 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b088      	sub	sp, #32
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e3ca      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a92:	4b97      	ldr	r3, [pc, #604]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 030c 	and.w	r3, r3, #12
 8004a9a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a9c:	4b94      	ldr	r3, [pc, #592]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	f003 0303 	and.w	r3, r3, #3
 8004aa4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0310 	and.w	r3, r3, #16
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	f000 80e4 	beq.w	8004c7c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ab4:	69bb      	ldr	r3, [r7, #24]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d007      	beq.n	8004aca <HAL_RCC_OscConfig+0x4a>
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	2b0c      	cmp	r3, #12
 8004abe:	f040 808b 	bne.w	8004bd8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	f040 8087 	bne.w	8004bd8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004aca:	4b89      	ldr	r3, [pc, #548]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0302 	and.w	r3, r3, #2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d005      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x62>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d101      	bne.n	8004ae2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e3a2      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a1a      	ldr	r2, [r3, #32]
 8004ae6:	4b82      	ldr	r3, [pc, #520]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0308 	and.w	r3, r3, #8
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d004      	beq.n	8004afc <HAL_RCC_OscConfig+0x7c>
 8004af2:	4b7f      	ldr	r3, [pc, #508]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004afa:	e005      	b.n	8004b08 <HAL_RCC_OscConfig+0x88>
 8004afc:	4b7c      	ldr	r3, [pc, #496]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004afe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b02:	091b      	lsrs	r3, r3, #4
 8004b04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d223      	bcs.n	8004b54 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f000 fd55 	bl	80055c0 <RCC_SetFlashLatencyFromMSIRange>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d001      	beq.n	8004b20 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e383      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b20:	4b73      	ldr	r3, [pc, #460]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a72      	ldr	r2, [pc, #456]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004b26:	f043 0308 	orr.w	r3, r3, #8
 8004b2a:	6013      	str	r3, [r2, #0]
 8004b2c:	4b70      	ldr	r3, [pc, #448]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	496d      	ldr	r1, [pc, #436]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b3e:	4b6c      	ldr	r3, [pc, #432]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	69db      	ldr	r3, [r3, #28]
 8004b4a:	021b      	lsls	r3, r3, #8
 8004b4c:	4968      	ldr	r1, [pc, #416]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	604b      	str	r3, [r1, #4]
 8004b52:	e025      	b.n	8004ba0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b54:	4b66      	ldr	r3, [pc, #408]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a65      	ldr	r2, [pc, #404]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004b5a:	f043 0308 	orr.w	r3, r3, #8
 8004b5e:	6013      	str	r3, [r2, #0]
 8004b60:	4b63      	ldr	r3, [pc, #396]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	4960      	ldr	r1, [pc, #384]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b72:	4b5f      	ldr	r3, [pc, #380]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	69db      	ldr	r3, [r3, #28]
 8004b7e:	021b      	lsls	r3, r3, #8
 8004b80:	495b      	ldr	r1, [pc, #364]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d109      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f000 fd15 	bl	80055c0 <RCC_SetFlashLatencyFromMSIRange>
 8004b96:	4603      	mov	r3, r0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d001      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e343      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004ba0:	f000 fc4a 	bl	8005438 <HAL_RCC_GetSysClockFreq>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	4b52      	ldr	r3, [pc, #328]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	091b      	lsrs	r3, r3, #4
 8004bac:	f003 030f 	and.w	r3, r3, #15
 8004bb0:	4950      	ldr	r1, [pc, #320]	@ (8004cf4 <HAL_RCC_OscConfig+0x274>)
 8004bb2:	5ccb      	ldrb	r3, [r1, r3]
 8004bb4:	f003 031f 	and.w	r3, r3, #31
 8004bb8:	fa22 f303 	lsr.w	r3, r2, r3
 8004bbc:	4a4e      	ldr	r2, [pc, #312]	@ (8004cf8 <HAL_RCC_OscConfig+0x278>)
 8004bbe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004bc0:	4b4e      	ldr	r3, [pc, #312]	@ (8004cfc <HAL_RCC_OscConfig+0x27c>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f7fe fd6f 	bl	80036a8 <HAL_InitTick>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004bce:	7bfb      	ldrb	r3, [r7, #15]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d052      	beq.n	8004c7a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004bd4:	7bfb      	ldrb	r3, [r7, #15]
 8004bd6:	e327      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d032      	beq.n	8004c46 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004be0:	4b43      	ldr	r3, [pc, #268]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a42      	ldr	r2, [pc, #264]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004be6:	f043 0301 	orr.w	r3, r3, #1
 8004bea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004bec:	f7fe fdac 	bl	8003748 <HAL_GetTick>
 8004bf0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004bf2:	e008      	b.n	8004c06 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004bf4:	f7fe fda8 	bl	8003748 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e310      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c06:	4b3a      	ldr	r3, [pc, #232]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d0f0      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c12:	4b37      	ldr	r3, [pc, #220]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a36      	ldr	r2, [pc, #216]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004c18:	f043 0308 	orr.w	r3, r3, #8
 8004c1c:	6013      	str	r3, [r2, #0]
 8004c1e:	4b34      	ldr	r3, [pc, #208]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	4931      	ldr	r1, [pc, #196]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c30:	4b2f      	ldr	r3, [pc, #188]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	69db      	ldr	r3, [r3, #28]
 8004c3c:	021b      	lsls	r3, r3, #8
 8004c3e:	492c      	ldr	r1, [pc, #176]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	604b      	str	r3, [r1, #4]
 8004c44:	e01a      	b.n	8004c7c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004c46:	4b2a      	ldr	r3, [pc, #168]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a29      	ldr	r2, [pc, #164]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004c4c:	f023 0301 	bic.w	r3, r3, #1
 8004c50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004c52:	f7fe fd79 	bl	8003748 <HAL_GetTick>
 8004c56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004c58:	e008      	b.n	8004c6c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c5a:	f7fe fd75 	bl	8003748 <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d901      	bls.n	8004c6c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e2dd      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004c6c:	4b20      	ldr	r3, [pc, #128]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d1f0      	bne.n	8004c5a <HAL_RCC_OscConfig+0x1da>
 8004c78:	e000      	b.n	8004c7c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c7a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0301 	and.w	r3, r3, #1
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d074      	beq.n	8004d72 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	2b08      	cmp	r3, #8
 8004c8c:	d005      	beq.n	8004c9a <HAL_RCC_OscConfig+0x21a>
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	2b0c      	cmp	r3, #12
 8004c92:	d10e      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	2b03      	cmp	r3, #3
 8004c98:	d10b      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c9a:	4b15      	ldr	r3, [pc, #84]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d064      	beq.n	8004d70 <HAL_RCC_OscConfig+0x2f0>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d160      	bne.n	8004d70 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e2ba      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cba:	d106      	bne.n	8004cca <HAL_RCC_OscConfig+0x24a>
 8004cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a0b      	ldr	r2, [pc, #44]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004cc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cc6:	6013      	str	r3, [r2, #0]
 8004cc8:	e026      	b.n	8004d18 <HAL_RCC_OscConfig+0x298>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004cd2:	d115      	bne.n	8004d00 <HAL_RCC_OscConfig+0x280>
 8004cd4:	4b06      	ldr	r3, [pc, #24]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a05      	ldr	r2, [pc, #20]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004cda:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004cde:	6013      	str	r3, [r2, #0]
 8004ce0:	4b03      	ldr	r3, [pc, #12]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a02      	ldr	r2, [pc, #8]	@ (8004cf0 <HAL_RCC_OscConfig+0x270>)
 8004ce6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cea:	6013      	str	r3, [r2, #0]
 8004cec:	e014      	b.n	8004d18 <HAL_RCC_OscConfig+0x298>
 8004cee:	bf00      	nop
 8004cf0:	40021000 	.word	0x40021000
 8004cf4:	0800d200 	.word	0x0800d200
 8004cf8:	20000048 	.word	0x20000048
 8004cfc:	2000004c 	.word	0x2000004c
 8004d00:	4ba0      	ldr	r3, [pc, #640]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a9f      	ldr	r2, [pc, #636]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004d06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d0a:	6013      	str	r3, [r2, #0]
 8004d0c:	4b9d      	ldr	r3, [pc, #628]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a9c      	ldr	r2, [pc, #624]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004d12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d013      	beq.n	8004d48 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d20:	f7fe fd12 	bl	8003748 <HAL_GetTick>
 8004d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d26:	e008      	b.n	8004d3a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d28:	f7fe fd0e 	bl	8003748 <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	2b64      	cmp	r3, #100	@ 0x64
 8004d34:	d901      	bls.n	8004d3a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e276      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d3a:	4b92      	ldr	r3, [pc, #584]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d0f0      	beq.n	8004d28 <HAL_RCC_OscConfig+0x2a8>
 8004d46:	e014      	b.n	8004d72 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d48:	f7fe fcfe 	bl	8003748 <HAL_GetTick>
 8004d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d4e:	e008      	b.n	8004d62 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d50:	f7fe fcfa 	bl	8003748 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	2b64      	cmp	r3, #100	@ 0x64
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e262      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d62:	4b88      	ldr	r3, [pc, #544]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1f0      	bne.n	8004d50 <HAL_RCC_OscConfig+0x2d0>
 8004d6e:	e000      	b.n	8004d72 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0302 	and.w	r3, r3, #2
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d060      	beq.n	8004e40 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	2b04      	cmp	r3, #4
 8004d82:	d005      	beq.n	8004d90 <HAL_RCC_OscConfig+0x310>
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	2b0c      	cmp	r3, #12
 8004d88:	d119      	bne.n	8004dbe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d116      	bne.n	8004dbe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d90:	4b7c      	ldr	r3, [pc, #496]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d005      	beq.n	8004da8 <HAL_RCC_OscConfig+0x328>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d101      	bne.n	8004da8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e23f      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004da8:	4b76      	ldr	r3, [pc, #472]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	061b      	lsls	r3, r3, #24
 8004db6:	4973      	ldr	r1, [pc, #460]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004db8:	4313      	orrs	r3, r2
 8004dba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004dbc:	e040      	b.n	8004e40 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d023      	beq.n	8004e0e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dc6:	4b6f      	ldr	r3, [pc, #444]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a6e      	ldr	r2, [pc, #440]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004dcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd2:	f7fe fcb9 	bl	8003748 <HAL_GetTick>
 8004dd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004dd8:	e008      	b.n	8004dec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dda:	f7fe fcb5 	bl	8003748 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d901      	bls.n	8004dec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	e21d      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004dec:	4b65      	ldr	r3, [pc, #404]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d0f0      	beq.n	8004dda <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004df8:	4b62      	ldr	r3, [pc, #392]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	061b      	lsls	r3, r3, #24
 8004e06:	495f      	ldr	r1, [pc, #380]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	604b      	str	r3, [r1, #4]
 8004e0c:	e018      	b.n	8004e40 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e0e:	4b5d      	ldr	r3, [pc, #372]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a5c      	ldr	r2, [pc, #368]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004e14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e1a:	f7fe fc95 	bl	8003748 <HAL_GetTick>
 8004e1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e20:	e008      	b.n	8004e34 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e22:	f7fe fc91 	bl	8003748 <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d901      	bls.n	8004e34 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e1f9      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e34:	4b53      	ldr	r3, [pc, #332]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d1f0      	bne.n	8004e22 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 0308 	and.w	r3, r3, #8
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d03c      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	695b      	ldr	r3, [r3, #20]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d01c      	beq.n	8004e8e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e54:	4b4b      	ldr	r3, [pc, #300]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004e56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e5a:	4a4a      	ldr	r2, [pc, #296]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004e5c:	f043 0301 	orr.w	r3, r3, #1
 8004e60:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e64:	f7fe fc70 	bl	8003748 <HAL_GetTick>
 8004e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e6a:	e008      	b.n	8004e7e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e6c:	f7fe fc6c 	bl	8003748 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e1d4      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e7e:	4b41      	ldr	r3, [pc, #260]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004e80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e84:	f003 0302 	and.w	r3, r3, #2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d0ef      	beq.n	8004e6c <HAL_RCC_OscConfig+0x3ec>
 8004e8c:	e01b      	b.n	8004ec6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e8e:	4b3d      	ldr	r3, [pc, #244]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004e90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e94:	4a3b      	ldr	r2, [pc, #236]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004e96:	f023 0301 	bic.w	r3, r3, #1
 8004e9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e9e:	f7fe fc53 	bl	8003748 <HAL_GetTick>
 8004ea2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ea4:	e008      	b.n	8004eb8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ea6:	f7fe fc4f 	bl	8003748 <HAL_GetTick>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d901      	bls.n	8004eb8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e1b7      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004eb8:	4b32      	ldr	r3, [pc, #200]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004eba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ebe:	f003 0302 	and.w	r3, r3, #2
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d1ef      	bne.n	8004ea6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0304 	and.w	r3, r3, #4
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	f000 80a6 	beq.w	8005020 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004ed8:	4b2a      	ldr	r3, [pc, #168]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004edc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d10d      	bne.n	8004f00 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ee4:	4b27      	ldr	r3, [pc, #156]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ee8:	4a26      	ldr	r2, [pc, #152]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004eea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004eee:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ef0:	4b24      	ldr	r3, [pc, #144]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ef4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ef8:	60bb      	str	r3, [r7, #8]
 8004efa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004efc:	2301      	movs	r3, #1
 8004efe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f00:	4b21      	ldr	r3, [pc, #132]	@ (8004f88 <HAL_RCC_OscConfig+0x508>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d118      	bne.n	8004f3e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f0c:	4b1e      	ldr	r3, [pc, #120]	@ (8004f88 <HAL_RCC_OscConfig+0x508>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a1d      	ldr	r2, [pc, #116]	@ (8004f88 <HAL_RCC_OscConfig+0x508>)
 8004f12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f16:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f18:	f7fe fc16 	bl	8003748 <HAL_GetTick>
 8004f1c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f1e:	e008      	b.n	8004f32 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f20:	f7fe fc12 	bl	8003748 <HAL_GetTick>
 8004f24:	4602      	mov	r2, r0
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d901      	bls.n	8004f32 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004f2e:	2303      	movs	r3, #3
 8004f30:	e17a      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f32:	4b15      	ldr	r3, [pc, #84]	@ (8004f88 <HAL_RCC_OscConfig+0x508>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d0f0      	beq.n	8004f20 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d108      	bne.n	8004f58 <HAL_RCC_OscConfig+0x4d8>
 8004f46:	4b0f      	ldr	r3, [pc, #60]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004f4e:	f043 0301 	orr.w	r3, r3, #1
 8004f52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f56:	e029      	b.n	8004fac <HAL_RCC_OscConfig+0x52c>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	2b05      	cmp	r3, #5
 8004f5e:	d115      	bne.n	8004f8c <HAL_RCC_OscConfig+0x50c>
 8004f60:	4b08      	ldr	r3, [pc, #32]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f66:	4a07      	ldr	r2, [pc, #28]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004f68:	f043 0304 	orr.w	r3, r3, #4
 8004f6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f70:	4b04      	ldr	r3, [pc, #16]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f76:	4a03      	ldr	r2, [pc, #12]	@ (8004f84 <HAL_RCC_OscConfig+0x504>)
 8004f78:	f043 0301 	orr.w	r3, r3, #1
 8004f7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f80:	e014      	b.n	8004fac <HAL_RCC_OscConfig+0x52c>
 8004f82:	bf00      	nop
 8004f84:	40021000 	.word	0x40021000
 8004f88:	40007000 	.word	0x40007000
 8004f8c:	4b9c      	ldr	r3, [pc, #624]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8004f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f92:	4a9b      	ldr	r2, [pc, #620]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8004f94:	f023 0301 	bic.w	r3, r3, #1
 8004f98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f9c:	4b98      	ldr	r3, [pc, #608]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8004f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fa2:	4a97      	ldr	r2, [pc, #604]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8004fa4:	f023 0304 	bic.w	r3, r3, #4
 8004fa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d016      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fb4:	f7fe fbc8 	bl	8003748 <HAL_GetTick>
 8004fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fba:	e00a      	b.n	8004fd2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fbc:	f7fe fbc4 	bl	8003748 <HAL_GetTick>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e12a      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fd2:	4b8b      	ldr	r3, [pc, #556]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8004fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d0ed      	beq.n	8004fbc <HAL_RCC_OscConfig+0x53c>
 8004fe0:	e015      	b.n	800500e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fe2:	f7fe fbb1 	bl	8003748 <HAL_GetTick>
 8004fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fe8:	e00a      	b.n	8005000 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fea:	f7fe fbad 	bl	8003748 <HAL_GetTick>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d901      	bls.n	8005000 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e113      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005000:	4b7f      	ldr	r3, [pc, #508]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8005002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1ed      	bne.n	8004fea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800500e:	7ffb      	ldrb	r3, [r7, #31]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d105      	bne.n	8005020 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005014:	4b7a      	ldr	r3, [pc, #488]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8005016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005018:	4a79      	ldr	r2, [pc, #484]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 800501a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800501e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005024:	2b00      	cmp	r3, #0
 8005026:	f000 80fe 	beq.w	8005226 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800502e:	2b02      	cmp	r3, #2
 8005030:	f040 80d0 	bne.w	80051d4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005034:	4b72      	ldr	r3, [pc, #456]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	f003 0203 	and.w	r2, r3, #3
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005044:	429a      	cmp	r2, r3
 8005046:	d130      	bne.n	80050aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005052:	3b01      	subs	r3, #1
 8005054:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005056:	429a      	cmp	r2, r3
 8005058:	d127      	bne.n	80050aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005064:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005066:	429a      	cmp	r2, r3
 8005068:	d11f      	bne.n	80050aa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005074:	2a07      	cmp	r2, #7
 8005076:	bf14      	ite	ne
 8005078:	2201      	movne	r2, #1
 800507a:	2200      	moveq	r2, #0
 800507c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800507e:	4293      	cmp	r3, r2
 8005080:	d113      	bne.n	80050aa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800508c:	085b      	lsrs	r3, r3, #1
 800508e:	3b01      	subs	r3, #1
 8005090:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005092:	429a      	cmp	r2, r3
 8005094:	d109      	bne.n	80050aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a0:	085b      	lsrs	r3, r3, #1
 80050a2:	3b01      	subs	r3, #1
 80050a4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d06e      	beq.n	8005188 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	2b0c      	cmp	r3, #12
 80050ae:	d069      	beq.n	8005184 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80050b0:	4b53      	ldr	r3, [pc, #332]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d105      	bne.n	80050c8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80050bc:	4b50      	ldr	r3, [pc, #320]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d001      	beq.n	80050cc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e0ad      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80050cc:	4b4c      	ldr	r3, [pc, #304]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a4b      	ldr	r2, [pc, #300]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 80050d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050d6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80050d8:	f7fe fb36 	bl	8003748 <HAL_GetTick>
 80050dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050de:	e008      	b.n	80050f2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e0:	f7fe fb32 	bl	8003748 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d901      	bls.n	80050f2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e09a      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050f2:	4b43      	ldr	r3, [pc, #268]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d1f0      	bne.n	80050e0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050fe:	4b40      	ldr	r3, [pc, #256]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8005100:	68da      	ldr	r2, [r3, #12]
 8005102:	4b40      	ldr	r3, [pc, #256]	@ (8005204 <HAL_RCC_OscConfig+0x784>)
 8005104:	4013      	ands	r3, r2
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800510e:	3a01      	subs	r2, #1
 8005110:	0112      	lsls	r2, r2, #4
 8005112:	4311      	orrs	r1, r2
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005118:	0212      	lsls	r2, r2, #8
 800511a:	4311      	orrs	r1, r2
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005120:	0852      	lsrs	r2, r2, #1
 8005122:	3a01      	subs	r2, #1
 8005124:	0552      	lsls	r2, r2, #21
 8005126:	4311      	orrs	r1, r2
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800512c:	0852      	lsrs	r2, r2, #1
 800512e:	3a01      	subs	r2, #1
 8005130:	0652      	lsls	r2, r2, #25
 8005132:	4311      	orrs	r1, r2
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005138:	0912      	lsrs	r2, r2, #4
 800513a:	0452      	lsls	r2, r2, #17
 800513c:	430a      	orrs	r2, r1
 800513e:	4930      	ldr	r1, [pc, #192]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8005140:	4313      	orrs	r3, r2
 8005142:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005144:	4b2e      	ldr	r3, [pc, #184]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a2d      	ldr	r2, [pc, #180]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 800514a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800514e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005150:	4b2b      	ldr	r3, [pc, #172]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	4a2a      	ldr	r2, [pc, #168]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8005156:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800515a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800515c:	f7fe faf4 	bl	8003748 <HAL_GetTick>
 8005160:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005162:	e008      	b.n	8005176 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005164:	f7fe faf0 	bl	8003748 <HAL_GetTick>
 8005168:	4602      	mov	r2, r0
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	2b02      	cmp	r3, #2
 8005170:	d901      	bls.n	8005176 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e058      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005176:	4b22      	ldr	r3, [pc, #136]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d0f0      	beq.n	8005164 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005182:	e050      	b.n	8005226 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e04f      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005188:	4b1d      	ldr	r3, [pc, #116]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d148      	bne.n	8005226 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005194:	4b1a      	ldr	r3, [pc, #104]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a19      	ldr	r2, [pc, #100]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 800519a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800519e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80051a0:	4b17      	ldr	r3, [pc, #92]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	4a16      	ldr	r2, [pc, #88]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 80051a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80051ac:	f7fe facc 	bl	8003748 <HAL_GetTick>
 80051b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051b2:	e008      	b.n	80051c6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051b4:	f7fe fac8 	bl	8003748 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e030      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051c6:	4b0e      	ldr	r3, [pc, #56]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d0f0      	beq.n	80051b4 <HAL_RCC_OscConfig+0x734>
 80051d2:	e028      	b.n	8005226 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	2b0c      	cmp	r3, #12
 80051d8:	d023      	beq.n	8005222 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051da:	4b09      	ldr	r3, [pc, #36]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a08      	ldr	r2, [pc, #32]	@ (8005200 <HAL_RCC_OscConfig+0x780>)
 80051e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e6:	f7fe faaf 	bl	8003748 <HAL_GetTick>
 80051ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051ec:	e00c      	b.n	8005208 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051ee:	f7fe faab 	bl	8003748 <HAL_GetTick>
 80051f2:	4602      	mov	r2, r0
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	1ad3      	subs	r3, r2, r3
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d905      	bls.n	8005208 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	e013      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
 8005200:	40021000 	.word	0x40021000
 8005204:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005208:	4b09      	ldr	r3, [pc, #36]	@ (8005230 <HAL_RCC_OscConfig+0x7b0>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005210:	2b00      	cmp	r3, #0
 8005212:	d1ec      	bne.n	80051ee <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005214:	4b06      	ldr	r3, [pc, #24]	@ (8005230 <HAL_RCC_OscConfig+0x7b0>)
 8005216:	68da      	ldr	r2, [r3, #12]
 8005218:	4905      	ldr	r1, [pc, #20]	@ (8005230 <HAL_RCC_OscConfig+0x7b0>)
 800521a:	4b06      	ldr	r3, [pc, #24]	@ (8005234 <HAL_RCC_OscConfig+0x7b4>)
 800521c:	4013      	ands	r3, r2
 800521e:	60cb      	str	r3, [r1, #12]
 8005220:	e001      	b.n	8005226 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e000      	b.n	8005228 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	3720      	adds	r7, #32
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}
 8005230:	40021000 	.word	0x40021000
 8005234:	feeefffc 	.word	0xfeeefffc

08005238 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d101      	bne.n	800524c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e0e7      	b.n	800541c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800524c:	4b75      	ldr	r3, [pc, #468]	@ (8005424 <HAL_RCC_ClockConfig+0x1ec>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0307 	and.w	r3, r3, #7
 8005254:	683a      	ldr	r2, [r7, #0]
 8005256:	429a      	cmp	r2, r3
 8005258:	d910      	bls.n	800527c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800525a:	4b72      	ldr	r3, [pc, #456]	@ (8005424 <HAL_RCC_ClockConfig+0x1ec>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f023 0207 	bic.w	r2, r3, #7
 8005262:	4970      	ldr	r1, [pc, #448]	@ (8005424 <HAL_RCC_ClockConfig+0x1ec>)
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	4313      	orrs	r3, r2
 8005268:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800526a:	4b6e      	ldr	r3, [pc, #440]	@ (8005424 <HAL_RCC_ClockConfig+0x1ec>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0307 	and.w	r3, r3, #7
 8005272:	683a      	ldr	r2, [r7, #0]
 8005274:	429a      	cmp	r2, r3
 8005276:	d001      	beq.n	800527c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e0cf      	b.n	800541c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0302 	and.w	r3, r3, #2
 8005284:	2b00      	cmp	r3, #0
 8005286:	d010      	beq.n	80052aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	4b66      	ldr	r3, [pc, #408]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005294:	429a      	cmp	r2, r3
 8005296:	d908      	bls.n	80052aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005298:	4b63      	ldr	r3, [pc, #396]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	4960      	ldr	r1, [pc, #384]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 80052a6:	4313      	orrs	r3, r2
 80052a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0301 	and.w	r3, r3, #1
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d04c      	beq.n	8005350 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	2b03      	cmp	r3, #3
 80052bc:	d107      	bne.n	80052ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052be:	4b5a      	ldr	r3, [pc, #360]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d121      	bne.n	800530e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e0a6      	b.n	800541c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d107      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052d6:	4b54      	ldr	r3, [pc, #336]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d115      	bne.n	800530e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e09a      	b.n	800541c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d107      	bne.n	80052fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80052ee:	4b4e      	ldr	r3, [pc, #312]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 0302 	and.w	r3, r3, #2
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d109      	bne.n	800530e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e08e      	b.n	800541c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052fe:	4b4a      	ldr	r3, [pc, #296]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005306:	2b00      	cmp	r3, #0
 8005308:	d101      	bne.n	800530e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e086      	b.n	800541c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800530e:	4b46      	ldr	r3, [pc, #280]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f023 0203 	bic.w	r2, r3, #3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	4943      	ldr	r1, [pc, #268]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 800531c:	4313      	orrs	r3, r2
 800531e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005320:	f7fe fa12 	bl	8003748 <HAL_GetTick>
 8005324:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005326:	e00a      	b.n	800533e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005328:	f7fe fa0e 	bl	8003748 <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005336:	4293      	cmp	r3, r2
 8005338:	d901      	bls.n	800533e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e06e      	b.n	800541c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800533e:	4b3a      	ldr	r3, [pc, #232]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f003 020c 	and.w	r2, r3, #12
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	429a      	cmp	r2, r3
 800534e:	d1eb      	bne.n	8005328 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0302 	and.w	r3, r3, #2
 8005358:	2b00      	cmp	r3, #0
 800535a:	d010      	beq.n	800537e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	689a      	ldr	r2, [r3, #8]
 8005360:	4b31      	ldr	r3, [pc, #196]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005368:	429a      	cmp	r2, r3
 800536a:	d208      	bcs.n	800537e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800536c:	4b2e      	ldr	r3, [pc, #184]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	492b      	ldr	r1, [pc, #172]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 800537a:	4313      	orrs	r3, r2
 800537c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800537e:	4b29      	ldr	r3, [pc, #164]	@ (8005424 <HAL_RCC_ClockConfig+0x1ec>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 0307 	and.w	r3, r3, #7
 8005386:	683a      	ldr	r2, [r7, #0]
 8005388:	429a      	cmp	r2, r3
 800538a:	d210      	bcs.n	80053ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800538c:	4b25      	ldr	r3, [pc, #148]	@ (8005424 <HAL_RCC_ClockConfig+0x1ec>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f023 0207 	bic.w	r2, r3, #7
 8005394:	4923      	ldr	r1, [pc, #140]	@ (8005424 <HAL_RCC_ClockConfig+0x1ec>)
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	4313      	orrs	r3, r2
 800539a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800539c:	4b21      	ldr	r3, [pc, #132]	@ (8005424 <HAL_RCC_ClockConfig+0x1ec>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0307 	and.w	r3, r3, #7
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d001      	beq.n	80053ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	e036      	b.n	800541c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 0304 	and.w	r3, r3, #4
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d008      	beq.n	80053cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053ba:	4b1b      	ldr	r3, [pc, #108]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	4918      	ldr	r1, [pc, #96]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0308 	and.w	r3, r3, #8
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d009      	beq.n	80053ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053d8:	4b13      	ldr	r3, [pc, #76]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	691b      	ldr	r3, [r3, #16]
 80053e4:	00db      	lsls	r3, r3, #3
 80053e6:	4910      	ldr	r1, [pc, #64]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80053ec:	f000 f824 	bl	8005438 <HAL_RCC_GetSysClockFreq>
 80053f0:	4602      	mov	r2, r0
 80053f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005428 <HAL_RCC_ClockConfig+0x1f0>)
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	091b      	lsrs	r3, r3, #4
 80053f8:	f003 030f 	and.w	r3, r3, #15
 80053fc:	490b      	ldr	r1, [pc, #44]	@ (800542c <HAL_RCC_ClockConfig+0x1f4>)
 80053fe:	5ccb      	ldrb	r3, [r1, r3]
 8005400:	f003 031f 	and.w	r3, r3, #31
 8005404:	fa22 f303 	lsr.w	r3, r2, r3
 8005408:	4a09      	ldr	r2, [pc, #36]	@ (8005430 <HAL_RCC_ClockConfig+0x1f8>)
 800540a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800540c:	4b09      	ldr	r3, [pc, #36]	@ (8005434 <HAL_RCC_ClockConfig+0x1fc>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4618      	mov	r0, r3
 8005412:	f7fe f949 	bl	80036a8 <HAL_InitTick>
 8005416:	4603      	mov	r3, r0
 8005418:	72fb      	strb	r3, [r7, #11]

  return status;
 800541a:	7afb      	ldrb	r3, [r7, #11]
}
 800541c:	4618      	mov	r0, r3
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}
 8005424:	40022000 	.word	0x40022000
 8005428:	40021000 	.word	0x40021000
 800542c:	0800d200 	.word	0x0800d200
 8005430:	20000048 	.word	0x20000048
 8005434:	2000004c 	.word	0x2000004c

08005438 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005438:	b480      	push	{r7}
 800543a:	b089      	sub	sp, #36	@ 0x24
 800543c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800543e:	2300      	movs	r3, #0
 8005440:	61fb      	str	r3, [r7, #28]
 8005442:	2300      	movs	r3, #0
 8005444:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005446:	4b3e      	ldr	r3, [pc, #248]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x108>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f003 030c 	and.w	r3, r3, #12
 800544e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005450:	4b3b      	ldr	r3, [pc, #236]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x108>)
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	f003 0303 	and.w	r3, r3, #3
 8005458:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d005      	beq.n	800546c <HAL_RCC_GetSysClockFreq+0x34>
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	2b0c      	cmp	r3, #12
 8005464:	d121      	bne.n	80054aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2b01      	cmp	r3, #1
 800546a:	d11e      	bne.n	80054aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800546c:	4b34      	ldr	r3, [pc, #208]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x108>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0308 	and.w	r3, r3, #8
 8005474:	2b00      	cmp	r3, #0
 8005476:	d107      	bne.n	8005488 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005478:	4b31      	ldr	r3, [pc, #196]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x108>)
 800547a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800547e:	0a1b      	lsrs	r3, r3, #8
 8005480:	f003 030f 	and.w	r3, r3, #15
 8005484:	61fb      	str	r3, [r7, #28]
 8005486:	e005      	b.n	8005494 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005488:	4b2d      	ldr	r3, [pc, #180]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x108>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	091b      	lsrs	r3, r3, #4
 800548e:	f003 030f 	and.w	r3, r3, #15
 8005492:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005494:	4a2b      	ldr	r2, [pc, #172]	@ (8005544 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005496:	69fb      	ldr	r3, [r7, #28]
 8005498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800549c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d10d      	bne.n	80054c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054a8:	e00a      	b.n	80054c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	2b04      	cmp	r3, #4
 80054ae:	d102      	bne.n	80054b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80054b0:	4b25      	ldr	r3, [pc, #148]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x110>)
 80054b2:	61bb      	str	r3, [r7, #24]
 80054b4:	e004      	b.n	80054c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	2b08      	cmp	r3, #8
 80054ba:	d101      	bne.n	80054c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80054bc:	4b23      	ldr	r3, [pc, #140]	@ (800554c <HAL_RCC_GetSysClockFreq+0x114>)
 80054be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	2b0c      	cmp	r3, #12
 80054c4:	d134      	bne.n	8005530 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054c6:	4b1e      	ldr	r3, [pc, #120]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x108>)
 80054c8:	68db      	ldr	r3, [r3, #12]
 80054ca:	f003 0303 	and.w	r3, r3, #3
 80054ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	2b02      	cmp	r3, #2
 80054d4:	d003      	beq.n	80054de <HAL_RCC_GetSysClockFreq+0xa6>
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	2b03      	cmp	r3, #3
 80054da:	d003      	beq.n	80054e4 <HAL_RCC_GetSysClockFreq+0xac>
 80054dc:	e005      	b.n	80054ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80054de:	4b1a      	ldr	r3, [pc, #104]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x110>)
 80054e0:	617b      	str	r3, [r7, #20]
      break;
 80054e2:	e005      	b.n	80054f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80054e4:	4b19      	ldr	r3, [pc, #100]	@ (800554c <HAL_RCC_GetSysClockFreq+0x114>)
 80054e6:	617b      	str	r3, [r7, #20]
      break;
 80054e8:	e002      	b.n	80054f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80054ea:	69fb      	ldr	r3, [r7, #28]
 80054ec:	617b      	str	r3, [r7, #20]
      break;
 80054ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80054f0:	4b13      	ldr	r3, [pc, #76]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x108>)
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	091b      	lsrs	r3, r3, #4
 80054f6:	f003 0307 	and.w	r3, r3, #7
 80054fa:	3301      	adds	r3, #1
 80054fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80054fe:	4b10      	ldr	r3, [pc, #64]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x108>)
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	0a1b      	lsrs	r3, r3, #8
 8005504:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005508:	697a      	ldr	r2, [r7, #20]
 800550a:	fb03 f202 	mul.w	r2, r3, r2
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	fbb2 f3f3 	udiv	r3, r2, r3
 8005514:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005516:	4b0a      	ldr	r3, [pc, #40]	@ (8005540 <HAL_RCC_GetSysClockFreq+0x108>)
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	0e5b      	lsrs	r3, r3, #25
 800551c:	f003 0303 	and.w	r3, r3, #3
 8005520:	3301      	adds	r3, #1
 8005522:	005b      	lsls	r3, r3, #1
 8005524:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	fbb2 f3f3 	udiv	r3, r2, r3
 800552e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005530:	69bb      	ldr	r3, [r7, #24]
}
 8005532:	4618      	mov	r0, r3
 8005534:	3724      	adds	r7, #36	@ 0x24
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	40021000 	.word	0x40021000
 8005544:	0800d218 	.word	0x0800d218
 8005548:	00f42400 	.word	0x00f42400
 800554c:	007a1200 	.word	0x007a1200

08005550 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005550:	b480      	push	{r7}
 8005552:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005554:	4b03      	ldr	r3, [pc, #12]	@ (8005564 <HAL_RCC_GetHCLKFreq+0x14>)
 8005556:	681b      	ldr	r3, [r3, #0]
}
 8005558:	4618      	mov	r0, r3
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	20000048 	.word	0x20000048

08005568 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800556c:	f7ff fff0 	bl	8005550 <HAL_RCC_GetHCLKFreq>
 8005570:	4602      	mov	r2, r0
 8005572:	4b06      	ldr	r3, [pc, #24]	@ (800558c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	0a1b      	lsrs	r3, r3, #8
 8005578:	f003 0307 	and.w	r3, r3, #7
 800557c:	4904      	ldr	r1, [pc, #16]	@ (8005590 <HAL_RCC_GetPCLK1Freq+0x28>)
 800557e:	5ccb      	ldrb	r3, [r1, r3]
 8005580:	f003 031f 	and.w	r3, r3, #31
 8005584:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005588:	4618      	mov	r0, r3
 800558a:	bd80      	pop	{r7, pc}
 800558c:	40021000 	.word	0x40021000
 8005590:	0800d210 	.word	0x0800d210

08005594 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005598:	f7ff ffda 	bl	8005550 <HAL_RCC_GetHCLKFreq>
 800559c:	4602      	mov	r2, r0
 800559e:	4b06      	ldr	r3, [pc, #24]	@ (80055b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	0adb      	lsrs	r3, r3, #11
 80055a4:	f003 0307 	and.w	r3, r3, #7
 80055a8:	4904      	ldr	r1, [pc, #16]	@ (80055bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80055aa:	5ccb      	ldrb	r3, [r1, r3]
 80055ac:	f003 031f 	and.w	r3, r3, #31
 80055b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	40021000 	.word	0x40021000
 80055bc:	0800d210 	.word	0x0800d210

080055c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b086      	sub	sp, #24
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80055c8:	2300      	movs	r3, #0
 80055ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80055cc:	4b2a      	ldr	r3, [pc, #168]	@ (8005678 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d003      	beq.n	80055e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80055d8:	f7ff fa44 	bl	8004a64 <HAL_PWREx_GetVoltageRange>
 80055dc:	6178      	str	r0, [r7, #20]
 80055de:	e014      	b.n	800560a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80055e0:	4b25      	ldr	r3, [pc, #148]	@ (8005678 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e4:	4a24      	ldr	r2, [pc, #144]	@ (8005678 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80055ec:	4b22      	ldr	r3, [pc, #136]	@ (8005678 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055f4:	60fb      	str	r3, [r7, #12]
 80055f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80055f8:	f7ff fa34 	bl	8004a64 <HAL_PWREx_GetVoltageRange>
 80055fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80055fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005678 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005602:	4a1d      	ldr	r2, [pc, #116]	@ (8005678 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005604:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005608:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005610:	d10b      	bne.n	800562a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2b80      	cmp	r3, #128	@ 0x80
 8005616:	d919      	bls.n	800564c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2ba0      	cmp	r3, #160	@ 0xa0
 800561c:	d902      	bls.n	8005624 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800561e:	2302      	movs	r3, #2
 8005620:	613b      	str	r3, [r7, #16]
 8005622:	e013      	b.n	800564c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005624:	2301      	movs	r3, #1
 8005626:	613b      	str	r3, [r7, #16]
 8005628:	e010      	b.n	800564c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b80      	cmp	r3, #128	@ 0x80
 800562e:	d902      	bls.n	8005636 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005630:	2303      	movs	r3, #3
 8005632:	613b      	str	r3, [r7, #16]
 8005634:	e00a      	b.n	800564c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2b80      	cmp	r3, #128	@ 0x80
 800563a:	d102      	bne.n	8005642 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800563c:	2302      	movs	r3, #2
 800563e:	613b      	str	r3, [r7, #16]
 8005640:	e004      	b.n	800564c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2b70      	cmp	r3, #112	@ 0x70
 8005646:	d101      	bne.n	800564c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005648:	2301      	movs	r3, #1
 800564a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800564c:	4b0b      	ldr	r3, [pc, #44]	@ (800567c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f023 0207 	bic.w	r2, r3, #7
 8005654:	4909      	ldr	r1, [pc, #36]	@ (800567c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	4313      	orrs	r3, r2
 800565a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800565c:	4b07      	ldr	r3, [pc, #28]	@ (800567c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0307 	and.w	r3, r3, #7
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	429a      	cmp	r2, r3
 8005668:	d001      	beq.n	800566e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e000      	b.n	8005670 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3718      	adds	r7, #24
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}
 8005678:	40021000 	.word	0x40021000
 800567c:	40022000 	.word	0x40022000

08005680 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e0be      	b.n	8005810 <HAL_SPI_Init+0x190>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005696:	2b00      	cmp	r3, #0
 8005698:	d108      	bne.n	80056ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056a2:	d009      	beq.n	80056b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	61da      	str	r2, [r3, #28]
 80056aa:	e005      	b.n	80056b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d106      	bne.n	80056d2 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 f8cb 	bl	8005868 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2202      	movs	r2, #2
 80056d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056e8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056f2:	d902      	bls.n	80056fa <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80056f4:	2300      	movs	r3, #0
 80056f6:	60fb      	str	r3, [r7, #12]
 80056f8:	e002      	b.n	8005700 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80056fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056fe:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005708:	d007      	beq.n	800571a <HAL_SPI_Init+0x9a>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005712:	d002      	beq.n	800571a <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800572a:	431a      	orrs	r2, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	f003 0302 	and.w	r3, r3, #2
 8005734:	431a      	orrs	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	431a      	orrs	r2, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005748:	431a      	orrs	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	69db      	ldr	r3, [r3, #28]
 800574e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005752:	431a      	orrs	r2, r3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a1b      	ldr	r3, [r3, #32]
 8005758:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800575c:	ea42 0103 	orr.w	r1, r2, r3
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005764:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	430a      	orrs	r2, r1
 800576e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005774:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005778:	d11b      	bne.n	80057b2 <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800577e:	2b00      	cmp	r3, #0
 8005780:	d10b      	bne.n	800579a <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800578a:	d903      	bls.n	8005794 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2202      	movs	r2, #2
 8005790:	631a      	str	r2, [r3, #48]	@ 0x30
 8005792:	e002      	b.n	800579a <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d107      	bne.n	80057b2 <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057b0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	0c1b      	lsrs	r3, r3, #16
 80057b8:	f003 0204 	and.w	r2, r3, #4
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c0:	f003 0310 	and.w	r3, r3, #16
 80057c4:	431a      	orrs	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057ca:	f003 0308 	and.w	r3, r3, #8
 80057ce:	431a      	orrs	r2, r3
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80057d8:	ea42 0103 	orr.w	r1, r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	430a      	orrs	r2, r1
 80057e8:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057f2:	d105      	bne.n	8005800 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	b292      	uxth	r2, r2
 80057fe:	611a      	str	r2, [r3, #16]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2201      	movs	r2, #1
 800580a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d101      	bne.n	800582a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e01a      	b.n	8005860 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2202      	movs	r2, #2
 800582e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005840:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f81a 	bl	800587c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 800585e:	2300      	movs	r3, #0
}
 8005860:	4618      	mov	r0, r3
 8005862:	3708      	adds	r7, #8
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8005870:	bf00      	nop
 8005872:	370c      	adds	r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8005884:	bf00      	nop
 8005886:	370c      	adds	r7, #12
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b08a      	sub	sp, #40	@ 0x28
 8005894:	af02      	add	r7, sp, #8
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	603b      	str	r3, [r7, #0]
 800589c:	4613      	mov	r3, r2
 800589e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 80058a0:	2300      	movs	r3, #0
 80058a2:	617b      	str	r3, [r7, #20]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80058a4:	2300      	movs	r3, #0
 80058a6:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d001      	beq.n	80058b8 <HAL_SPI_Receive+0x28>
  {
    return HAL_BUSY;
 80058b4:	2302      	movs	r3, #2
 80058b6:	e1e0      	b.n	8005c7a <HAL_SPI_Receive+0x3ea>
  }

  if ((pData == NULL) || (Size == 0U))
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d002      	beq.n	80058c4 <HAL_SPI_Receive+0x34>
 80058be:	88fb      	ldrh	r3, [r7, #6]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <HAL_SPI_Receive+0x38>
  {
    return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e1d8      	b.n	8005c7a <HAL_SPI_Receive+0x3ea>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058d0:	d112      	bne.n	80058f8 <HAL_SPI_Receive+0x68>
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d10e      	bne.n	80058f8 <HAL_SPI_Receive+0x68>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2204      	movs	r2, #4
 80058de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80058e2:	88fa      	ldrh	r2, [r7, #6]
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	9300      	str	r3, [sp, #0]
 80058e8:	4613      	mov	r3, r2
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	68b9      	ldr	r1, [r7, #8]
 80058ee:	68f8      	ldr	r0, [r7, #12]
 80058f0:	f000 f9c7 	bl	8005c82 <HAL_SPI_TransmitReceive>
 80058f4:	4603      	mov	r3, r0
 80058f6:	e1c0      	b.n	8005c7a <HAL_SPI_Receive+0x3ea>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058f8:	f7fd ff26 	bl	8003748 <HAL_GetTick>
 80058fc:	61f8      	str	r0, [r7, #28]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005904:	2b01      	cmp	r3, #1
 8005906:	d101      	bne.n	800590c <HAL_SPI_Receive+0x7c>
 8005908:	2302      	movs	r3, #2
 800590a:	e1b6      	b.n	8005c7a <HAL_SPI_Receive+0x3ea>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2204      	movs	r2, #4
 8005918:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	88fa      	ldrh	r2, [r7, #6]
 800592c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	88fa      	ldrh	r2, [r7, #6]
 8005934:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800595a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800595e:	d118      	bne.n	8005992 <HAL_SPI_Receive+0x102>
  {
    SPI_RESET_CRC(hspi);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800596e:	601a      	str	r2, [r3, #0]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800597e:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005986:	b29b      	uxth	r3, r3
 8005988:	3b01      	subs	r3, #1
 800598a:	b29a      	uxth	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800599a:	d908      	bls.n	80059ae <HAL_SPI_Receive+0x11e>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685a      	ldr	r2, [r3, #4]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80059aa:	605a      	str	r2, [r3, #4]
 80059ac:	e007      	b.n	80059be <HAL_SPI_Receive+0x12e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	685a      	ldr	r2, [r3, #4]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80059bc:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059c6:	d10f      	bne.n	80059e8 <HAL_SPI_Receive+0x158>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059d6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80059e6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f2:	2b40      	cmp	r3, #64	@ 0x40
 80059f4:	d007      	beq.n	8005a06 <HAL_SPI_Receive+0x176>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a04:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	68db      	ldr	r3, [r3, #12]
 8005a0a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005a0e:	d875      	bhi.n	8005afc <HAL_SPI_Receive+0x26c>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005a10:	e037      	b.n	8005a82 <HAL_SPI_Receive+0x1f2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f003 0301 	and.w	r3, r3, #1
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d117      	bne.n	8005a50 <HAL_SPI_Receive+0x1c0>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f103 020c 	add.w	r2, r3, #12
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a2c:	7812      	ldrb	r2, [r2, #0]
 8005a2e:	b2d2      	uxtb	r2, r2
 8005a30:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a36:	1c5a      	adds	r2, r3, #1
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	3b01      	subs	r3, #1
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005a4e:	e018      	b.n	8005a82 <HAL_SPI_Receive+0x1f2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a50:	f7fd fe7a 	bl	8003748 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	683a      	ldr	r2, [r7, #0]
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d803      	bhi.n	8005a68 <HAL_SPI_Receive+0x1d8>
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a66:	d102      	bne.n	8005a6e <HAL_SPI_Receive+0x1de>
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d109      	bne.n	8005a82 <HAL_SPI_Receive+0x1f2>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e0fb      	b.n	8005c7a <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d1c1      	bne.n	8005a12 <HAL_SPI_Receive+0x182>
 8005a8e:	e03b      	b.n	8005b08 <HAL_SPI_Receive+0x278>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	f003 0301 	and.w	r3, r3, #1
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d115      	bne.n	8005aca <HAL_SPI_Receive+0x23a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68da      	ldr	r2, [r3, #12]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa8:	b292      	uxth	r2, r2
 8005aaa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ab0:	1c9a      	adds	r2, r3, #2
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	b29a      	uxth	r2, r3
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005ac8:	e018      	b.n	8005afc <HAL_SPI_Receive+0x26c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005aca:	f7fd fe3d 	bl	8003748 <HAL_GetTick>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	683a      	ldr	r2, [r7, #0]
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d803      	bhi.n	8005ae2 <HAL_SPI_Receive+0x252>
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae0:	d102      	bne.n	8005ae8 <HAL_SPI_Receive+0x258>
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d109      	bne.n	8005afc <HAL_SPI_Receive+0x26c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005af8:	2303      	movs	r3, #3
 8005afa:	e0be      	b.n	8005c7a <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d1c3      	bne.n	8005a90 <HAL_SPI_Receive+0x200>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b10:	f040 8087 	bne.w	8005c22 <HAL_SPI_Receive+0x392>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005b22:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	9300      	str	r3, [sp, #0]
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	2101      	movs	r1, #1
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f001 fa18 	bl	8006f64 <SPI_WaitFlagStateUntilTimeout>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d005      	beq.n	8005b46 <HAL_SPI_Receive+0x2b6>
    {
      /* the latest data has not been received */
      __HAL_UNLOCK(hspi);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e099      	b.n	8005c7a <HAL_SPI_Receive+0x3ea>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b4e:	d907      	bls.n	8005b60 <HAL_SPI_Receive+0x2d0>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68da      	ldr	r2, [r3, #12]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5a:	b292      	uxth	r2, r2
 8005b5c:	801a      	strh	r2, [r3, #0]
 8005b5e:	e008      	b.n	8005b72 <HAL_SPI_Receive+0x2e2>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f103 020c 	add.w	r2, r3, #12
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b6c:	7812      	ldrb	r2, [r2, #0]
 8005b6e:	b2d2      	uxtb	r2, r2
 8005b70:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	2101      	movs	r1, #1
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f001 f9f1 	bl	8006f64 <SPI_WaitFlagStateUntilTimeout>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00f      	beq.n	8005ba8 <HAL_SPI_Receive+0x318>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b8c:	f043 0202 	orr.w	r2, r3, #2
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e068      	b.n	8005c7a <HAL_SPI_Receive+0x3ea>
    }

    /* Read CRC to Flush DR and RXNE flag */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005bb0:	d105      	bne.n	8005bbe <HAL_SPI_Receive+0x32e>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	e031      	b.n	8005c22 <HAL_SPI_Receive+0x392>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	330c      	adds	r3, #12
 8005bc4:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	781b      	ldrb	r3, [r3, #0]
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005bce:	7cfb      	ldrb	r3, [r7, #19]

      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005bd8:	d123      	bne.n	8005c22 <HAL_SPI_Receive+0x392>
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	d11f      	bne.n	8005c22 <HAL_SPI_Receive+0x392>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005be2:	69fb      	ldr	r3, [r7, #28]
 8005be4:	9300      	str	r3, [sp, #0]
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	2201      	movs	r2, #1
 8005bea:	2101      	movs	r1, #1
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f001 f9b9 	bl	8006f64 <SPI_WaitFlagStateUntilTimeout>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00f      	beq.n	8005c18 <HAL_SPI_Receive+0x388>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bfc:	f043 0202 	orr.w	r2, r3, #2
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e030      	b.n	8005c7a <HAL_SPI_Receive+0x3ea>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8005c18:	69bb      	ldr	r3, [r7, #24]
 8005c1a:	781b      	ldrb	r3, [r3, #0]
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8005c20:	7cfb      	ldrb	r3, [r7, #19]
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c22:	69fa      	ldr	r2, [r7, #28]
 8005c24:	6839      	ldr	r1, [r7, #0]
 8005c26:	68f8      	ldr	r0, [r7, #12]
 8005c28:	f001 faba 	bl	80071a0 <SPI_EndRxTransaction>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d002      	beq.n	8005c38 <HAL_SPI_Receive+0x3a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2220      	movs	r2, #32
 8005c36:	661a      	str	r2, [r3, #96]	@ 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f003 0310 	and.w	r3, r3, #16
 8005c42:	2b10      	cmp	r3, #16
 8005c44:	d10a      	bne.n	8005c5c <HAL_SPI_Receive+0x3cc>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c4a:	f043 0202 	orr.w	r2, r3, #2
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8005c5a:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d001      	beq.n	8005c78 <HAL_SPI_Receive+0x3e8>
  {
    return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e000      	b.n	8005c7a <HAL_SPI_Receive+0x3ea>
  }
  else
  {
    return HAL_OK;
 8005c78:	2300      	movs	r3, #0
  }
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3720      	adds	r7, #32
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}

08005c82 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005c82:	b580      	push	{r7, lr}
 8005c84:	b090      	sub	sp, #64	@ 0x40
 8005c86:	af02      	add	r7, sp, #8
 8005c88:	60f8      	str	r0, [r7, #12]
 8005c8a:	60b9      	str	r1, [r7, #8]
 8005c8c:	607a      	str	r2, [r7, #4]
 8005c8e:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_RxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8005c90:	2300      	movs	r3, #0
 8005c92:	617b      	str	r3, [r7, #20]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005c94:	2300      	movs	r3, #0
 8005c96:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c9c:	f7fd fd54 	bl	8003748 <HAL_GetTick>
 8005ca0:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005ca8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  tmp_mode            = hspi->Init.Mode;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  initial_TxXferCount = Size;
 8005cb2:	887b      	ldrh	r3, [r7, #2]
 8005cb4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  initial_RxXferCount = Size;
 8005cb6:	887b      	ldrh	r3, [r7, #2]
 8005cb8:	84bb      	strh	r3, [r7, #36]	@ 0x24
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	623b      	str	r3, [r7, #32]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	61fb      	str	r3, [r7, #28]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005cca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d00d      	beq.n	8005cee <HAL_SPI_TransmitReceive+0x6c>
 8005cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cd8:	d107      	bne.n	8005cea <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d103      	bne.n	8005cea <HAL_SPI_TransmitReceive+0x68>
 8005ce2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005ce6:	2b04      	cmp	r3, #4
 8005ce8:	d001      	beq.n	8005cee <HAL_SPI_TransmitReceive+0x6c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005cea:	2302      	movs	r3, #2
 8005cec:	e30f      	b.n	800630e <HAL_SPI_TransmitReceive+0x68c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d005      	beq.n	8005d00 <HAL_SPI_TransmitReceive+0x7e>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d002      	beq.n	8005d00 <HAL_SPI_TransmitReceive+0x7e>
 8005cfa:	887b      	ldrh	r3, [r7, #2]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d101      	bne.n	8005d04 <HAL_SPI_TransmitReceive+0x82>
  {
    return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e304      	b.n	800630e <HAL_SPI_TransmitReceive+0x68c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d101      	bne.n	8005d12 <HAL_SPI_TransmitReceive+0x90>
 8005d0e:	2302      	movs	r3, #2
 8005d10:	e2fd      	b.n	800630e <HAL_SPI_TransmitReceive+0x68c>
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2201      	movs	r2, #1
 8005d16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b04      	cmp	r3, #4
 8005d24:	d003      	beq.n	8005d2e <HAL_SPI_TransmitReceive+0xac>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2205      	movs	r2, #5
 8005d2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	887a      	ldrh	r2, [r7, #2]
 8005d3e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	887a      	ldrh	r2, [r7, #2]
 8005d46:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	68ba      	ldr	r2, [r7, #8]
 8005d4e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	887a      	ldrh	r2, [r7, #2]
 8005d54:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	887a      	ldrh	r2, [r7, #2]
 8005d5a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2200      	movs	r2, #0
 8005d66:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d70:	d10f      	bne.n	8005d92 <HAL_SPI_TransmitReceive+0x110>
  {
    SPI_RESET_CRC(hspi);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d80:	601a      	str	r2, [r3, #0]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d90:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d9a:	d802      	bhi.n	8005da2 <HAL_SPI_TransmitReceive+0x120>
 8005d9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d908      	bls.n	8005db4 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	685a      	ldr	r2, [r3, #4]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005db0:	605a      	str	r2, [r3, #4]
 8005db2:	e007      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x142>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	685a      	ldr	r2, [r3, #4]
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005dc2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dce:	2b40      	cmp	r3, #64	@ 0x40
 8005dd0:	d007      	beq.n	8005de2 <HAL_SPI_TransmitReceive+0x160>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005de0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005dea:	f240 80d0 	bls.w	8005f8e <HAL_SPI_TransmitReceive+0x30c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_SPI_TransmitReceive+0x17c>
 8005df6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	f040 80ba 	bne.w	8005f72 <HAL_SPI_TransmitReceive+0x2f0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e02:	881a      	ldrh	r2, [r3, #0]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e0e:	1c9a      	adds	r2, r3, #2
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	b29a      	uxth	r2, r3
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f040 80a2 	bne.w	8005f72 <HAL_SPI_TransmitReceive+0x2f0>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e36:	f040 809c 	bne.w	8005f72 <HAL_SPI_TransmitReceive+0x2f0>
      {
        /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
        if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005e3a:	6a3b      	ldr	r3, [r7, #32]
 8005e3c:	f003 0304 	and.w	r3, r3, #4
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d10c      	bne.n	8005e5e <HAL_SPI_TransmitReceive+0x1dc>
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	f003 0308 	and.w	r3, r3, #8
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d007      	beq.n	8005e5e <HAL_SPI_TransmitReceive+0x1dc>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e5c:	601a      	str	r2, [r3, #0]
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005e6c:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e6e:	e080      	b.n	8005f72 <HAL_SPI_TransmitReceive+0x2f0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	f003 0302 	and.w	r3, r3, #2
 8005e7a:	2b02      	cmp	r3, #2
 8005e7c:	d13f      	bne.n	8005efe <HAL_SPI_TransmitReceive+0x27c>
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d03a      	beq.n	8005efe <HAL_SPI_TransmitReceive+0x27c>
 8005e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d137      	bne.n	8005efe <HAL_SPI_TransmitReceive+0x27c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e92:	881a      	ldrh	r2, [r3, #0]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e9e:	1c9a      	adds	r2, r3, #2
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	b29a      	uxth	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d11e      	bne.n	8005efe <HAL_SPI_TransmitReceive+0x27c>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ec4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ec8:	d119      	bne.n	8005efe <HAL_SPI_TransmitReceive+0x27c>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8005eca:	6a3b      	ldr	r3, [r7, #32]
 8005ecc:	f003 0304 	and.w	r3, r3, #4
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d10c      	bne.n	8005eee <HAL_SPI_TransmitReceive+0x26c>
 8005ed4:	69fb      	ldr	r3, [r7, #28]
 8005ed6:	f003 0308 	and.w	r3, r3, #8
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d007      	beq.n	8005eee <HAL_SPI_TransmitReceive+0x26c>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005eec:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005efc:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d11c      	bne.n	8005f46 <HAL_SPI_TransmitReceive+0x2c4>
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d016      	beq.n	8005f46 <HAL_SPI_TransmitReceive+0x2c4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	68da      	ldr	r2, [r3, #12]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f22:	b292      	uxth	r2, r2
 8005f24:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f2a:	1c9a      	adds	r2, r3, #2
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	3b01      	subs	r3, #1
 8005f3a:	b29a      	uxth	r2, r3
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f42:	2301      	movs	r3, #1
 8005f44:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005f46:	f7fd fbff 	bl	8003748 <HAL_GetTick>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f4e:	1ad3      	subs	r3, r2, r3
 8005f50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d80d      	bhi.n	8005f72 <HAL_SPI_TransmitReceive+0x2f0>
 8005f56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f5c:	d009      	beq.n	8005f72 <HAL_SPI_TransmitReceive+0x2f0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e1cd      	b.n	800630e <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f47f af79 	bne.w	8005e70 <HAL_SPI_TransmitReceive+0x1ee>
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	f47f af72 	bne.w	8005e70 <HAL_SPI_TransmitReceive+0x1ee>
 8005f8c:	e12f      	b.n	80061ee <HAL_SPI_TransmitReceive+0x56c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d003      	beq.n	8005f9e <HAL_SPI_TransmitReceive+0x31c>
 8005f96:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	f040 811b 	bne.w	80061d4 <HAL_SPI_TransmitReceive+0x552>
    {
      if (hspi->TxXferCount > 1U)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d912      	bls.n	8005fce <HAL_SPI_TransmitReceive+0x34c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fac:	881a      	ldrh	r2, [r3, #0]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb8:	1c9a      	adds	r2, r3, #2
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	3b02      	subs	r3, #2
 8005fc6:	b29a      	uxth	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005fcc:	e102      	b.n	80061d4 <HAL_SPI_TransmitReceive+0x552>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	330c      	adds	r3, #12
 8005fd8:	7812      	ldrb	r2, [r2, #0]
 8005fda:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe0:	1c5a      	adds	r2, r3, #1
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	3b01      	subs	r3, #1
 8005fee:	b29a      	uxth	r2, r3
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	f040 80ea 	bne.w	80061d4 <HAL_SPI_TransmitReceive+0x552>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006004:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006008:	f040 80e4 	bne.w	80061d4 <HAL_SPI_TransmitReceive+0x552>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 800600c:	6a3b      	ldr	r3, [r7, #32]
 800600e:	f003 0304 	and.w	r3, r3, #4
 8006012:	2b00      	cmp	r3, #0
 8006014:	d10c      	bne.n	8006030 <HAL_SPI_TransmitReceive+0x3ae>
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	f003 0308 	and.w	r3, r3, #8
 800601c:	2b00      	cmp	r3, #0
 800601e:	d007      	beq.n	8006030 <HAL_SPI_TransmitReceive+0x3ae>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800602e:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800603e:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006040:	e0c8      	b.n	80061d4 <HAL_SPI_TransmitReceive+0x552>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	f003 0302 	and.w	r3, r3, #2
 800604c:	2b02      	cmp	r3, #2
 800604e:	d158      	bne.n	8006102 <HAL_SPI_TransmitReceive+0x480>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006054:	b29b      	uxth	r3, r3
 8006056:	2b00      	cmp	r3, #0
 8006058:	d053      	beq.n	8006102 <HAL_SPI_TransmitReceive+0x480>
 800605a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800605c:	2b01      	cmp	r3, #1
 800605e:	d150      	bne.n	8006102 <HAL_SPI_TransmitReceive+0x480>
      {
        if (hspi->TxXferCount > 1U)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006064:	b29b      	uxth	r3, r3
 8006066:	2b01      	cmp	r3, #1
 8006068:	d912      	bls.n	8006090 <HAL_SPI_TransmitReceive+0x40e>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800606e:	881a      	ldrh	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800607a:	1c9a      	adds	r2, r3, #2
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006084:	b29b      	uxth	r3, r3
 8006086:	3b02      	subs	r3, #2
 8006088:	b29a      	uxth	r2, r3
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800608e:	e012      	b.n	80060b6 <HAL_SPI_TransmitReceive+0x434>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	330c      	adds	r3, #12
 800609a:	7812      	ldrb	r2, [r2, #0]
 800609c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a2:	1c5a      	adds	r2, r3, #1
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	3b01      	subs	r3, #1
 80060b0:	b29a      	uxth	r2, r3
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80060b6:	2300      	movs	r3, #0
 80060b8:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060be:	b29b      	uxth	r3, r3
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d11e      	bne.n	8006102 <HAL_SPI_TransmitReceive+0x480>
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060cc:	d119      	bne.n	8006102 <HAL_SPI_TransmitReceive+0x480>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 80060ce:	6a3b      	ldr	r3, [r7, #32]
 80060d0:	f003 0304 	and.w	r3, r3, #4
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d10c      	bne.n	80060f2 <HAL_SPI_TransmitReceive+0x470>
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	f003 0308 	and.w	r3, r3, #8
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d007      	beq.n	80060f2 <HAL_SPI_TransmitReceive+0x470>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060f0:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006100:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f003 0301 	and.w	r3, r3, #1
 800610c:	2b01      	cmp	r3, #1
 800610e:	d148      	bne.n	80061a2 <HAL_SPI_TransmitReceive+0x520>
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006116:	b29b      	uxth	r3, r3
 8006118:	2b00      	cmp	r3, #0
 800611a:	d042      	beq.n	80061a2 <HAL_SPI_TransmitReceive+0x520>
      {
        if (hspi->RxXferCount > 1U)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006122:	b29b      	uxth	r3, r3
 8006124:	2b01      	cmp	r3, #1
 8006126:	d923      	bls.n	8006170 <HAL_SPI_TransmitReceive+0x4ee>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	68da      	ldr	r2, [r3, #12]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006132:	b292      	uxth	r2, r2
 8006134:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800613a:	1c9a      	adds	r2, r3, #2
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006146:	b29b      	uxth	r3, r3
 8006148:	3b02      	subs	r3, #2
 800614a:	b29a      	uxth	r2, r3
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006158:	b29b      	uxth	r3, r3
 800615a:	2b01      	cmp	r3, #1
 800615c:	d81f      	bhi.n	800619e <HAL_SPI_TransmitReceive+0x51c>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	685a      	ldr	r2, [r3, #4]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800616c:	605a      	str	r2, [r3, #4]
 800616e:	e016      	b.n	800619e <HAL_SPI_TransmitReceive+0x51c>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f103 020c 	add.w	r2, r3, #12
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800617c:	7812      	ldrb	r2, [r2, #0]
 800617e:	b2d2      	uxtb	r2, r2
 8006180:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006186:	1c5a      	adds	r2, r3, #1
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006192:	b29b      	uxth	r3, r3
 8006194:	3b01      	subs	r3, #1
 8006196:	b29a      	uxth	r2, r3
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800619e:	2301      	movs	r3, #1
 80061a0:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80061a2:	f7fd fad1 	bl	8003748 <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d803      	bhi.n	80061ba <HAL_SPI_TransmitReceive+0x538>
 80061b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b8:	d102      	bne.n	80061c0 <HAL_SPI_TransmitReceive+0x53e>
 80061ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d109      	bne.n	80061d4 <HAL_SPI_TransmitReceive+0x552>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2200      	movs	r2, #0
 80061cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80061d0:	2303      	movs	r3, #3
 80061d2:	e09c      	b.n	800630e <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061d8:	b29b      	uxth	r3, r3
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f47f af31 	bne.w	8006042 <HAL_SPI_TransmitReceive+0x3c0>
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	f47f af2a 	bne.w	8006042 <HAL_SPI_TransmitReceive+0x3c0>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061f6:	d152      	bne.n	800629e <HAL_SPI_TransmitReceive+0x61c>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80061f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fa:	9300      	str	r3, [sp, #0]
 80061fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061fe:	2201      	movs	r2, #1
 8006200:	2101      	movs	r1, #1
 8006202:	68f8      	ldr	r0, [r7, #12]
 8006204:	f000 feae 	bl	8006f64 <SPI_WaitFlagStateUntilTimeout>
 8006208:	4603      	mov	r3, r0
 800620a:	2b00      	cmp	r3, #0
 800620c:	d00f      	beq.n	800622e <HAL_SPI_TransmitReceive+0x5ac>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006212:	f043 0202 	orr.w	r2, r3, #2
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e06f      	b.n	800630e <HAL_SPI_TransmitReceive+0x68c>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006236:	d105      	bne.n	8006244 <HAL_SPI_TransmitReceive+0x5c2>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	e02c      	b.n	800629e <HAL_SPI_TransmitReceive+0x61c>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	330c      	adds	r3, #12
 800624a:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	781b      	ldrb	r3, [r3, #0]
 8006250:	b2db      	uxtb	r3, r3
 8006252:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006254:	7cfb      	ldrb	r3, [r7, #19]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800625a:	2b02      	cmp	r3, #2
 800625c:	d11f      	bne.n	800629e <HAL_SPI_TransmitReceive+0x61c>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800625e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006260:	9300      	str	r3, [sp, #0]
 8006262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006264:	2201      	movs	r2, #1
 8006266:	2101      	movs	r1, #1
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f000 fe7b 	bl	8006f64 <SPI_WaitFlagStateUntilTimeout>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d00f      	beq.n	8006294 <HAL_SPI_TransmitReceive+0x612>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006278:	f043 0202 	orr.w	r2, r3, #2
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2200      	movs	r2, #0
 800628c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006290:	2303      	movs	r3, #3
 8006292:	e03c      	b.n	800630e <HAL_SPI_TransmitReceive+0x68c>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	781b      	ldrb	r3, [r3, #0]
 8006298:	b2db      	uxtb	r3, r3
 800629a:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 800629c:	7cfb      	ldrb	r3, [r7, #19]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f003 0310 	and.w	r3, r3, #16
 80062a8:	2b10      	cmp	r3, #16
 80062aa:	d110      	bne.n	80062ce <HAL_SPI_TransmitReceive+0x64c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062b0:	f043 0202 	orr.w	r2, r3, #2
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80062c0:	609a      	str	r2, [r3, #8]
    __HAL_UNLOCK(hspi);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e01f      	b.n	800630e <HAL_SPI_TransmitReceive+0x68c>
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f000 ffbc 	bl	8007250 <SPI_EndRxTxTransaction>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d008      	beq.n	80062f0 <HAL_SPI_TransmitReceive+0x66e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2220      	movs	r2, #32
 80062e2:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e00e      	b.n	800630e <HAL_SPI_TransmitReceive+0x68c>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006304:	2b00      	cmp	r3, #0
 8006306:	d001      	beq.n	800630c <HAL_SPI_TransmitReceive+0x68a>
  {
    return HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	e000      	b.n	800630e <HAL_SPI_TransmitReceive+0x68c>
  }
  else
  {
    return HAL_OK;
 800630c:	2300      	movs	r3, #0
  }
}
 800630e:	4618      	mov	r0, r3
 8006310:	3738      	adds	r7, #56	@ 0x38
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}
	...

08006318 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8006318:	b480      	push	{r7}
 800631a:	b085      	sub	sp, #20
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	4613      	mov	r3, r2
 8006324:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d002      	beq.n	8006332 <HAL_SPI_Transmit_IT+0x1a>
 800632c:	88fb      	ldrh	r3, [r7, #6]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d101      	bne.n	8006336 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e082      	b.n	800643c <HAL_SPI_Transmit_IT+0x124>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800633c:	b2db      	uxtb	r3, r3
 800633e:	2b01      	cmp	r3, #1
 8006340:	d001      	beq.n	8006346 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8006342:	2302      	movs	r3, #2
 8006344:	e07a      	b.n	800643c <HAL_SPI_Transmit_IT+0x124>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800634c:	2b01      	cmp	r3, #1
 800634e:	d101      	bne.n	8006354 <HAL_SPI_Transmit_IT+0x3c>
 8006350:	2302      	movs	r3, #2
 8006352:	e073      	b.n	800643c <HAL_SPI_Transmit_IT+0x124>
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2203      	movs	r2, #3
 8006360:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	68ba      	ldr	r2, [r7, #8]
 800636e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	88fa      	ldrh	r2, [r7, #6]
 8006374:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	88fa      	ldrh	r2, [r7, #6]
 800637a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2200      	movs	r2, #0
 8006380:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2200      	movs	r2, #0
 8006386:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80063a0:	d903      	bls.n	80063aa <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	4a28      	ldr	r2, [pc, #160]	@ (8006448 <HAL_SPI_Transmit_IT+0x130>)
 80063a6:	651a      	str	r2, [r3, #80]	@ 0x50
 80063a8:	e002      	b.n	80063b0 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	4a27      	ldr	r2, [pc, #156]	@ (800644c <HAL_SPI_Transmit_IT+0x134>)
 80063ae:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063b8:	d10f      	bne.n	80063da <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063d8:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063e2:	d10f      	bne.n	8006404 <HAL_SPI_Transmit_IT+0xec>
  {
    SPI_RESET_CRC(hspi);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063f2:	601a      	str	r2, [r3, #0]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006402:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800640e:	2b40      	cmp	r3, #64	@ 0x40
 8006410:	d007      	beq.n	8006422 <HAL_SPI_Transmit_IT+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006420:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	685a      	ldr	r2, [r3, #4]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8006438:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	3714      	adds	r7, #20
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr
 8006448:	08006f05 	.word	0x08006f05
 800644c:	08006ea5 	.word	0x08006ea5

08006450 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b084      	sub	sp, #16
 8006454:	af00      	add	r7, sp, #0
 8006456:	60f8      	str	r0, [r7, #12]
 8006458:	60b9      	str	r1, [r7, #8]
 800645a:	4613      	mov	r3, r2
 800645c:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006464:	b2db      	uxtb	r3, r3
 8006466:	2b01      	cmp	r3, #1
 8006468:	d001      	beq.n	800646e <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 800646a:	2302      	movs	r3, #2
 800646c:	e0ba      	b.n	80065e4 <HAL_SPI_Receive_IT+0x194>
  }

  if ((pData == NULL) || (Size == 0U))
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d002      	beq.n	800647a <HAL_SPI_Receive_IT+0x2a>
 8006474:	88fb      	ldrh	r3, [r7, #6]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d101      	bne.n	800647e <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	e0b2      	b.n	80065e4 <HAL_SPI_Receive_IT+0x194>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d110      	bne.n	80064a8 <HAL_SPI_Receive_IT+0x58>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800648e:	d10b      	bne.n	80064a8 <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2204      	movs	r2, #4
 8006494:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8006498:	88fb      	ldrh	r3, [r7, #6]
 800649a:	68ba      	ldr	r2, [r7, #8]
 800649c:	68b9      	ldr	r1, [r7, #8]
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f000 f8a8 	bl	80065f4 <HAL_SPI_TransmitReceive_IT>
 80064a4:	4603      	mov	r3, r0
 80064a6:	e09d      	b.n	80065e4 <HAL_SPI_Receive_IT+0x194>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d101      	bne.n	80064b6 <HAL_SPI_Receive_IT+0x66>
 80064b2:	2302      	movs	r3, #2
 80064b4:	e096      	b.n	80065e4 <HAL_SPI_Receive_IT+0x194>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2201      	movs	r2, #1
 80064ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2204      	movs	r2, #4
 80064c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	68ba      	ldr	r2, [r7, #8]
 80064d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	88fa      	ldrh	r2, [r7, #6]
 80064d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	88fa      	ldrh	r2, [r7, #6]
 80064de:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2200      	movs	r2, #0
 80064e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2200      	movs	r2, #0
 80064ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2200      	movs	r2, #0
 80064f8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006502:	d90b      	bls.n	800651c <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006512:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	4a35      	ldr	r2, [pc, #212]	@ (80065ec <HAL_SPI_Receive_IT+0x19c>)
 8006518:	64da      	str	r2, [r3, #76]	@ 0x4c
 800651a:	e00a      	b.n	8006532 <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	685a      	ldr	r2, [r3, #4]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800652a:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	4a30      	ldr	r2, [pc, #192]	@ (80065f0 <HAL_SPI_Receive_IT+0x1a0>)
 8006530:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800653a:	d10f      	bne.n	800655c <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800654a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800655a:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006560:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006564:	d11f      	bne.n	80065a6 <HAL_SPI_Receive_IT+0x156>
  {
    hspi->CRCSize = 1U;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2201      	movs	r2, #1
 800656a:	649a      	str	r2, [r3, #72]	@ 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006574:	d806      	bhi.n	8006584 <HAL_SPI_Receive_IT+0x134>
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800657a:	2b02      	cmp	r3, #2
 800657c:	d102      	bne.n	8006584 <HAL_SPI_Receive_IT+0x134>
    {
      hspi->CRCSize = 2U;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2202      	movs	r2, #2
 8006582:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    SPI_RESET_CRC(hspi);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006592:	601a      	str	r2, [r3, #0]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80065a2:	601a      	str	r2, [r3, #0]
 80065a4:	e002      	b.n	80065ac <HAL_SPI_Receive_IT+0x15c>
  }
  else
  {
    hspi->CRCSize = 0U;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2200      	movs	r2, #0
 80065aa:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065b6:	2b40      	cmp	r3, #64	@ 0x40
 80065b8:	d007      	beq.n	80065ca <HAL_SPI_Receive_IT+0x17a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065c8:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	685a      	ldr	r2, [r3, #4]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80065e0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80065e2:	2300      	movs	r3, #0
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3710      	adds	r7, #16
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	08006e1d 	.word	0x08006e1d
 80065f0:	08006d5d 	.word	0x08006d5d

080065f4 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b087      	sub	sp, #28
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
 8006600:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006608:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006610:	7dfb      	ldrb	r3, [r7, #23]
 8006612:	2b01      	cmp	r3, #1
 8006614:	d00c      	beq.n	8006630 <HAL_SPI_TransmitReceive_IT+0x3c>
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800661c:	d106      	bne.n	800662c <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d102      	bne.n	800662c <HAL_SPI_TransmitReceive_IT+0x38>
 8006626:	7dfb      	ldrb	r3, [r7, #23]
 8006628:	2b04      	cmp	r3, #4
 800662a:	d001      	beq.n	8006630 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800662c:	2302      	movs	r3, #2
 800662e:	e0a5      	b.n	800677c <HAL_SPI_TransmitReceive_IT+0x188>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d005      	beq.n	8006642 <HAL_SPI_TransmitReceive_IT+0x4e>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d002      	beq.n	8006642 <HAL_SPI_TransmitReceive_IT+0x4e>
 800663c:	887b      	ldrh	r3, [r7, #2]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d101      	bne.n	8006646 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e09a      	b.n	800677c <HAL_SPI_TransmitReceive_IT+0x188>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800664c:	2b01      	cmp	r3, #1
 800664e:	d101      	bne.n	8006654 <HAL_SPI_TransmitReceive_IT+0x60>
 8006650:	2302      	movs	r3, #2
 8006652:	e093      	b.n	800677c <HAL_SPI_TransmitReceive_IT+0x188>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006662:	b2db      	uxtb	r3, r3
 8006664:	2b04      	cmp	r3, #4
 8006666:	d003      	beq.n	8006670 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2205      	movs	r2, #5
 800666c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2200      	movs	r2, #0
 8006674:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	68ba      	ldr	r2, [r7, #8]
 800667a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	887a      	ldrh	r2, [r7, #2]
 8006680:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	887a      	ldrh	r2, [r7, #2]
 8006686:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	687a      	ldr	r2, [r7, #4]
 800668c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	887a      	ldrh	r2, [r7, #2]
 8006692:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	887a      	ldrh	r2, [r7, #2]
 800669a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80066a6:	d906      	bls.n	80066b6 <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	4a37      	ldr	r2, [pc, #220]	@ (8006788 <HAL_SPI_TransmitReceive_IT+0x194>)
 80066ac:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	4a36      	ldr	r2, [pc, #216]	@ (800678c <HAL_SPI_TransmitReceive_IT+0x198>)
 80066b2:	651a      	str	r2, [r3, #80]	@ 0x50
 80066b4:	e005      	b.n	80066c2 <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	4a35      	ldr	r2, [pc, #212]	@ (8006790 <HAL_SPI_TransmitReceive_IT+0x19c>)
 80066ba:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	4a35      	ldr	r2, [pc, #212]	@ (8006794 <HAL_SPI_TransmitReceive_IT+0x1a0>)
 80066c0:	651a      	str	r2, [r3, #80]	@ 0x50
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066ca:	d11f      	bne.n	800670c <HAL_SPI_TransmitReceive_IT+0x118>
  {
    hspi->CRCSize = 1U;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2201      	movs	r2, #1
 80066d0:	649a      	str	r2, [r3, #72]	@ 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80066da:	d806      	bhi.n	80066ea <HAL_SPI_TransmitReceive_IT+0xf6>
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d102      	bne.n	80066ea <HAL_SPI_TransmitReceive_IT+0xf6>
    {
      hspi->CRCSize = 2U;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2202      	movs	r2, #2
 80066e8:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    SPI_RESET_CRC(hspi);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80066f8:	601a      	str	r2, [r3, #0]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006708:	601a      	str	r2, [r3, #0]
 800670a:	e002      	b.n	8006712 <HAL_SPI_TransmitReceive_IT+0x11e>
  }
  else
  {
    hspi->CRCSize = 0U;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	649a      	str	r2, [r3, #72]	@ 0x48
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800671a:	d802      	bhi.n	8006722 <HAL_SPI_TransmitReceive_IT+0x12e>
 800671c:	887b      	ldrh	r3, [r7, #2]
 800671e:	2b01      	cmp	r3, #1
 8006720:	d908      	bls.n	8006734 <HAL_SPI_TransmitReceive_IT+0x140>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	685a      	ldr	r2, [r3, #4]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006730:	605a      	str	r2, [r3, #4]
 8006732:	e007      	b.n	8006744 <HAL_SPI_TransmitReceive_IT+0x150>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	685a      	ldr	r2, [r3, #4]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006742:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800674e:	2b40      	cmp	r3, #64	@ 0x40
 8006750:	d007      	beq.n	8006762 <HAL_SPI_TransmitReceive_IT+0x16e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006760:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	685a      	ldr	r2, [r3, #4]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8006778:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	371c      	adds	r7, #28
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr
 8006788:	08006be5 	.word	0x08006be5
 800678c:	08006c95 	.word	0x08006c95
 8006790:	080069ed 	.word	0x080069ed
 8006794:	08006b29 	.word	0x08006b29

08006798 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b088      	sub	sp, #32
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80067b0:	69bb      	ldr	r3, [r7, #24]
 80067b2:	099b      	lsrs	r3, r3, #6
 80067b4:	f003 0301 	and.w	r3, r3, #1
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d10f      	bne.n	80067dc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80067bc:	69bb      	ldr	r3, [r7, #24]
 80067be:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d00a      	beq.n	80067dc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	099b      	lsrs	r3, r3, #6
 80067ca:	f003 0301 	and.w	r3, r3, #1
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d004      	beq.n	80067dc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	4798      	blx	r3
    return;
 80067da:	e0d7      	b.n	800698c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80067dc:	69bb      	ldr	r3, [r7, #24]
 80067de:	085b      	lsrs	r3, r3, #1
 80067e0:	f003 0301 	and.w	r3, r3, #1
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d00a      	beq.n	80067fe <HAL_SPI_IRQHandler+0x66>
 80067e8:	69fb      	ldr	r3, [r7, #28]
 80067ea:	09db      	lsrs	r3, r3, #7
 80067ec:	f003 0301 	and.w	r3, r3, #1
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d004      	beq.n	80067fe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	4798      	blx	r3
    return;
 80067fc:	e0c6      	b.n	800698c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80067fe:	69bb      	ldr	r3, [r7, #24]
 8006800:	095b      	lsrs	r3, r3, #5
 8006802:	f003 0301 	and.w	r3, r3, #1
 8006806:	2b00      	cmp	r3, #0
 8006808:	d10c      	bne.n	8006824 <HAL_SPI_IRQHandler+0x8c>
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	099b      	lsrs	r3, r3, #6
 800680e:	f003 0301 	and.w	r3, r3, #1
 8006812:	2b00      	cmp	r3, #0
 8006814:	d106      	bne.n	8006824 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	0a1b      	lsrs	r3, r3, #8
 800681a:	f003 0301 	and.w	r3, r3, #1
 800681e:	2b00      	cmp	r3, #0
 8006820:	f000 80b4 	beq.w	800698c <HAL_SPI_IRQHandler+0x1f4>
 8006824:	69fb      	ldr	r3, [r7, #28]
 8006826:	095b      	lsrs	r3, r3, #5
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	f000 80ad 	beq.w	800698c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006832:	69bb      	ldr	r3, [r7, #24]
 8006834:	099b      	lsrs	r3, r3, #6
 8006836:	f003 0301 	and.w	r3, r3, #1
 800683a:	2b00      	cmp	r3, #0
 800683c:	d023      	beq.n	8006886 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006844:	b2db      	uxtb	r3, r3
 8006846:	2b03      	cmp	r3, #3
 8006848:	d011      	beq.n	800686e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800684e:	f043 0204 	orr.w	r2, r3, #4
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006856:	2300      	movs	r3, #0
 8006858:	617b      	str	r3, [r7, #20]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	617b      	str	r3, [r7, #20]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	617b      	str	r3, [r7, #20]
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	e00b      	b.n	8006886 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800686e:	2300      	movs	r3, #0
 8006870:	613b      	str	r3, [r7, #16]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	68db      	ldr	r3, [r3, #12]
 8006878:	613b      	str	r3, [r7, #16]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	613b      	str	r3, [r7, #16]
 8006882:	693b      	ldr	r3, [r7, #16]
        return;
 8006884:	e082      	b.n	800698c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	095b      	lsrs	r3, r3, #5
 800688a:	f003 0301 	and.w	r3, r3, #1
 800688e:	2b00      	cmp	r3, #0
 8006890:	d014      	beq.n	80068bc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006896:	f043 0201 	orr.w	r2, r3, #1
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800689e:	2300      	movs	r3, #0
 80068a0:	60fb      	str	r3, [r7, #12]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	60fb      	str	r3, [r7, #12]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068b8:	601a      	str	r2, [r3, #0]
 80068ba:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	0a1b      	lsrs	r3, r3, #8
 80068c0:	f003 0301 	and.w	r3, r3, #1
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d00c      	beq.n	80068e2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068cc:	f043 0208 	orr.w	r2, r3, #8
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80068d4:	2300      	movs	r3, #0
 80068d6:	60bb      	str	r3, [r7, #8]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	60bb      	str	r3, [r7, #8]
 80068e0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d04f      	beq.n	800698a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	685a      	ldr	r2, [r3, #4]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80068f8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2201      	movs	r2, #1
 80068fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006902:	69fb      	ldr	r3, [r7, #28]
 8006904:	f003 0302 	and.w	r3, r3, #2
 8006908:	2b00      	cmp	r3, #0
 800690a:	d104      	bne.n	8006916 <HAL_SPI_IRQHandler+0x17e>
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d034      	beq.n	8006980 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	685a      	ldr	r2, [r3, #4]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f022 0203 	bic.w	r2, r2, #3
 8006924:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800692a:	2b00      	cmp	r3, #0
 800692c:	d011      	beq.n	8006952 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006932:	4a18      	ldr	r2, [pc, #96]	@ (8006994 <HAL_SPI_IRQHandler+0x1fc>)
 8006934:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800693a:	4618      	mov	r0, r3
 800693c:	f7fd f845 	bl	80039ca <HAL_DMA_Abort_IT>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d005      	beq.n	8006952 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800694a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006956:	2b00      	cmp	r3, #0
 8006958:	d016      	beq.n	8006988 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800695e:	4a0d      	ldr	r2, [pc, #52]	@ (8006994 <HAL_SPI_IRQHandler+0x1fc>)
 8006960:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006966:	4618      	mov	r0, r3
 8006968:	f7fd f82f 	bl	80039ca <HAL_DMA_Abort_IT>
 800696c:	4603      	mov	r3, r0
 800696e:	2b00      	cmp	r3, #0
 8006970:	d00a      	beq.n	8006988 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006976:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800697e:	e003      	b.n	8006988 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 f813 	bl	80069ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006986:	e000      	b.n	800698a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006988:	bf00      	nop
    return;
 800698a:	bf00      	nop
  }
}
 800698c:	3720      	adds	r7, #32
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	080069c1 	.word	0x080069c1

08006998 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80069a0:	bf00      	nop
 80069a2:	370c      	adds	r7, #12
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069cc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2200      	movs	r2, #0
 80069da:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80069dc:	68f8      	ldr	r0, [r7, #12]
 80069de:	f7ff ffe5 	bl	80069ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80069e2:	bf00      	nop
 80069e4:	3710      	adds	r7, #16
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
	...

080069ec <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b082      	sub	sp, #8
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d923      	bls.n	8006a48 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68da      	ldr	r2, [r3, #12]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0a:	b292      	uxth	r2, r2
 8006a0c:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a12:	1c9a      	adds	r2, r3, #2
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	3b02      	subs	r3, #2
 8006a22:	b29a      	uxth	r2, r3
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d11f      	bne.n	8006a76 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	685a      	ldr	r2, [r3, #4]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006a44:	605a      	str	r2, [r3, #4]
 8006a46:	e016      	b.n	8006a76 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f103 020c 	add.w	r2, r3, #12
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a54:	7812      	ldrb	r2, [r2, #0]
 8006a56:	b2d2      	uxtb	r2, r2
 8006a58:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a5e:	1c5a      	adds	r2, r3, #1
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	3b01      	subs	r3, #1
 8006a6e:	b29a      	uxth	r2, r3
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d120      	bne.n	8006ac4 <SPI_2linesRxISR_8BIT+0xd8>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a8a:	d10b      	bne.n	8006aa4 <SPI_2linesRxISR_8BIT+0xb8>
    {
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	685a      	ldr	r2, [r3, #4]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006a9a:	605a      	str	r2, [r3, #4]
      hspi->RxISR =  SPI_2linesRxISR_8BITCRC;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a0b      	ldr	r2, [pc, #44]	@ (8006acc <SPI_2linesRxISR_8BIT+0xe0>)
 8006aa0:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8006aa2:	e00f      	b.n	8006ac4 <SPI_2linesRxISR_8BIT+0xd8>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	685a      	ldr	r2, [r3, #4]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006ab2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d102      	bne.n	8006ac4 <SPI_2linesRxISR_8BIT+0xd8>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 fc0c 	bl	80072dc <SPI_CloseRxTx_ISR>
    }
  }
}
 8006ac4:	3708      	adds	r7, #8
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop
 8006acc:	08006ad1 	.word	0x08006ad1

08006ad0 <SPI_2linesRxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b084      	sub	sp, #16
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	72fb      	strb	r3, [r7, #11]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	330c      	adds	r3, #12
 8006ae2:	60fb      	str	r3, [r7, #12]
  /* Read 8bit CRC to flush Data Register */
  tmpreg8 = *ptmpreg8;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	72fb      	strb	r3, [r7, #11]
  /* To avoid GCC warning */
  UNUSED(tmpreg8);
 8006aec:	7afb      	ldrb	r3, [r7, #11]

  hspi->CRCSize--;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006af2:	1e5a      	subs	r2, r3, #1
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check end of the reception */
  if (hspi->CRCSize == 0U)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d10f      	bne.n	8006b20 <SPI_2linesRxISR_8BITCRC+0x50>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	685a      	ldr	r2, [r3, #4]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006b0e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d102      	bne.n	8006b20 <SPI_2linesRxISR_8BITCRC+0x50>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 fbde 	bl	80072dc <SPI_CloseRxTx_ISR>
    }
  }
}
 8006b20:	bf00      	nop
 8006b22:	3710      	adds	r7, #16
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b082      	sub	sp, #8
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d912      	bls.n	8006b60 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b3e:	881a      	ldrh	r2, [r3, #0]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b4a:	1c9a      	adds	r2, r3, #2
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	3b02      	subs	r3, #2
 8006b58:	b29a      	uxth	r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b5e:	e012      	b.n	8006b86 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	330c      	adds	r3, #12
 8006b6a:	7812      	ldrb	r2, [r2, #0]
 8006b6c:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b72:	1c5a      	adds	r2, r3, #1
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	b29a      	uxth	r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d126      	bne.n	8006bde <SPI_2linesTxISR_8BIT+0xb6>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b98:	d110      	bne.n	8006bbc <SPI_2linesTxISR_8BIT+0x94>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006ba8:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	685a      	ldr	r2, [r3, #4]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006bb8:	605a      	str	r2, [r3, #4]
      return;
 8006bba:	e010      	b.n	8006bde <SPI_2linesTxISR_8BIT+0xb6>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	685a      	ldr	r2, [r3, #4]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006bca:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d102      	bne.n	8006bde <SPI_2linesTxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f000 fb7f 	bl	80072dc <SPI_CloseRxTx_ISR>
    }
  }
}
 8006bde:	3708      	adds	r7, #8
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b082      	sub	sp, #8
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68da      	ldr	r2, [r3, #12]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bf6:	b292      	uxth	r2, r2
 8006bf8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bfe:	1c9a      	adds	r2, r3, #2
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	3b01      	subs	r3, #1
 8006c0e:	b29a      	uxth	r2, r3
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d118      	bne.n	8006c54 <SPI_2linesRxISR_16BIT+0x70>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c2a:	d103      	bne.n	8006c34 <SPI_2linesRxISR_16BIT+0x50>
    {
      hspi->RxISR =  SPI_2linesRxISR_16BITCRC;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4a0b      	ldr	r2, [pc, #44]	@ (8006c5c <SPI_2linesRxISR_16BIT+0x78>)
 8006c30:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8006c32:	e00f      	b.n	8006c54 <SPI_2linesRxISR_16BIT+0x70>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	685a      	ldr	r2, [r3, #4]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c42:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d102      	bne.n	8006c54 <SPI_2linesRxISR_16BIT+0x70>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 fb44 	bl	80072dc <SPI_CloseRxTx_ISR>
    }
  }
}
 8006c54:	3708      	adds	r7, #8
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}
 8006c5a:	bf00      	nop
 8006c5c:	08006c61 	.word	0x08006c61

08006c60 <SPI_2linesRxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b084      	sub	sp, #16
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8006c74:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	685a      	ldr	r2, [r3, #4]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c84:	605a      	str	r2, [r3, #4]

  SPI_CloseRxTx_ISR(hspi);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f000 fb28 	bl	80072dc <SPI_CloseRxTx_ISR>
}
 8006c8c:	bf00      	nop
 8006c8e:	3710      	adds	r7, #16
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca0:	881a      	ldrh	r2, [r3, #0]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cac:	1c9a      	adds	r2, r3, #2
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	3b01      	subs	r3, #1
 8006cba:	b29a      	uxth	r2, r3
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d126      	bne.n	8006d18 <SPI_2linesTxISR_16BIT+0x84>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cd2:	d110      	bne.n	8006cf6 <SPI_2linesTxISR_16BIT+0x62>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006ce2:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	685a      	ldr	r2, [r3, #4]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006cf2:	605a      	str	r2, [r3, #4]
      return;
 8006cf4:	e010      	b.n	8006d18 <SPI_2linesTxISR_16BIT+0x84>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	685a      	ldr	r2, [r3, #4]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d04:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d102      	bne.n	8006d18 <SPI_2linesTxISR_16BIT+0x84>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 fae2 	bl	80072dc <SPI_CloseRxTx_ISR>
    }
  }
}
 8006d18:	3708      	adds	r7, #8
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}

08006d1e <SPI_RxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006d1e:	b580      	push	{r7, lr}
 8006d20:	b084      	sub	sp, #16
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	6078      	str	r0, [r7, #4]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006d26:	2300      	movs	r3, #0
 8006d28:	72fb      	strb	r3, [r7, #11]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	330c      	adds	r3, #12
 8006d30:	60fb      	str	r3, [r7, #12]
  /* Read 8bit CRC to flush Data Register */
  tmpreg8 = *ptmpreg8;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	72fb      	strb	r3, [r7, #11]
  /* To avoid GCC warning */
  UNUSED(tmpreg8);
 8006d3a:	7afb      	ldrb	r3, [r7, #11]

  hspi->CRCSize--;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d40:	1e5a      	subs	r2, r3, #1
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	649a      	str	r2, [r3, #72]	@ 0x48

  if (hspi->CRCSize == 0U)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d102      	bne.n	8006d54 <SPI_RxISR_8BITCRC+0x36>
  {
    SPI_CloseRx_ISR(hspi);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 fb20 	bl	8007394 <SPI_CloseRx_ISR>
  }
}
 8006d54:	bf00      	nop
 8006d56:	3710      	adds	r7, #16
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b082      	sub	sp, #8
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f103 020c 	add.w	r2, r3, #12
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d70:	7812      	ldrb	r2, [r2, #0]
 8006d72:	b2d2      	uxtb	r2, r2
 8006d74:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d7a:	1c5a      	adds	r2, r3, #1
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	b29a      	uxth	r2, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	2b01      	cmp	r3, #1
 8006d9c:	d10c      	bne.n	8006db8 <SPI_RxISR_8BIT+0x5c>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006da6:	d107      	bne.n	8006db8 <SPI_RxISR_8BIT+0x5c>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006db6:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006dbe:	b29b      	uxth	r3, r3
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d10b      	bne.n	8006ddc <SPI_RxISR_8BIT+0x80>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006dcc:	d103      	bne.n	8006dd6 <SPI_RxISR_8BIT+0x7a>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	4a04      	ldr	r2, [pc, #16]	@ (8006de4 <SPI_RxISR_8BIT+0x88>)
 8006dd2:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8006dd4:	e002      	b.n	8006ddc <SPI_RxISR_8BIT+0x80>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 fadc 	bl	8007394 <SPI_CloseRx_ISR>
  }
}
 8006ddc:	3708      	adds	r7, #8
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
 8006de2:	bf00      	nop
 8006de4:	08006d1f 	.word	0x08006d1f

08006de8 <SPI_RxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b084      	sub	sp, #16
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8006dfc:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	685a      	ldr	r2, [r3, #4]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006e0c:	605a      	str	r2, [r3, #4]

  SPI_CloseRx_ISR(hspi);
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f000 fac0 	bl	8007394 <SPI_CloseRx_ISR>
}
 8006e14:	bf00      	nop
 8006e16:	3710      	adds	r7, #16
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	68da      	ldr	r2, [r3, #12]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e2e:	b292      	uxth	r2, r2
 8006e30:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e36:	1c9a      	adds	r2, r3, #2
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	3b01      	subs	r3, #1
 8006e46:	b29a      	uxth	r2, r3
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d10c      	bne.n	8006e74 <SPI_RxISR_16BIT+0x58>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e62:	d107      	bne.n	8006e74 <SPI_RxISR_16BIT+0x58>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006e72:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10b      	bne.n	8006e98 <SPI_RxISR_16BIT+0x7c>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e88:	d103      	bne.n	8006e92 <SPI_RxISR_16BIT+0x76>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a04      	ldr	r2, [pc, #16]	@ (8006ea0 <SPI_RxISR_16BIT+0x84>)
 8006e8e:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8006e90:	e002      	b.n	8006e98 <SPI_RxISR_16BIT+0x7c>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 fa7e 	bl	8007394 <SPI_CloseRx_ISR>
  }
}
 8006e98:	3708      	adds	r7, #8
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	08006de9 	.word	0x08006de9

08006ea4 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b082      	sub	sp, #8
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	330c      	adds	r3, #12
 8006eb6:	7812      	ldrb	r2, [r2, #0]
 8006eb8:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ebe:	1c5a      	adds	r2, r3, #1
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d10f      	bne.n	8006efc <SPI_TxISR_8BIT+0x58>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ee4:	d107      	bne.n	8006ef6 <SPI_TxISR_8BIT+0x52>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006ef4:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 fa92 	bl	8007420 <SPI_CloseTx_ISR>
  }
}
 8006efc:	bf00      	nop
 8006efe:	3708      	adds	r7, #8
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}

08006f04 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b082      	sub	sp, #8
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f10:	881a      	ldrh	r2, [r3, #0]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f1c:	1c9a      	adds	r2, r3, #2
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	3b01      	subs	r3, #1
 8006f2a:	b29a      	uxth	r2, r3
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d10f      	bne.n	8006f5a <SPI_TxISR_16BIT+0x56>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f42:	d107      	bne.n	8006f54 <SPI_TxISR_16BIT+0x50>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006f52:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f000 fa63 	bl	8007420 <SPI_CloseTx_ISR>
  }
}
 8006f5a:	bf00      	nop
 8006f5c:	3708      	adds	r7, #8
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
	...

08006f64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b088      	sub	sp, #32
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	603b      	str	r3, [r7, #0]
 8006f70:	4613      	mov	r3, r2
 8006f72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f74:	f7fc fbe8 	bl	8003748 <HAL_GetTick>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f7c:	1a9b      	subs	r3, r3, r2
 8006f7e:	683a      	ldr	r2, [r7, #0]
 8006f80:	4413      	add	r3, r2
 8006f82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f84:	f7fc fbe0 	bl	8003748 <HAL_GetTick>
 8006f88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f8a:	4b39      	ldr	r3, [pc, #228]	@ (8007070 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	015b      	lsls	r3, r3, #5
 8006f90:	0d1b      	lsrs	r3, r3, #20
 8006f92:	69fa      	ldr	r2, [r7, #28]
 8006f94:	fb02 f303 	mul.w	r3, r2, r3
 8006f98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f9a:	e054      	b.n	8007046 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fa2:	d050      	beq.n	8007046 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006fa4:	f7fc fbd0 	bl	8003748 <HAL_GetTick>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	1ad3      	subs	r3, r2, r3
 8006fae:	69fa      	ldr	r2, [r7, #28]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d902      	bls.n	8006fba <SPI_WaitFlagStateUntilTimeout+0x56>
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d13d      	bne.n	8007036 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	685a      	ldr	r2, [r3, #4]
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006fc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006fd2:	d111      	bne.n	8006ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fdc:	d004      	beq.n	8006fe8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fe6:	d107      	bne.n	8006ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ff6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ffc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007000:	d10f      	bne.n	8007022 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007010:	601a      	str	r2, [r3, #0]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007020:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2201      	movs	r2, #1
 8007026:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007032:	2303      	movs	r3, #3
 8007034:	e017      	b.n	8007066 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d101      	bne.n	8007040 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800703c:	2300      	movs	r3, #0
 800703e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	3b01      	subs	r3, #1
 8007044:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	689a      	ldr	r2, [r3, #8]
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	4013      	ands	r3, r2
 8007050:	68ba      	ldr	r2, [r7, #8]
 8007052:	429a      	cmp	r2, r3
 8007054:	bf0c      	ite	eq
 8007056:	2301      	moveq	r3, #1
 8007058:	2300      	movne	r3, #0
 800705a:	b2db      	uxtb	r3, r3
 800705c:	461a      	mov	r2, r3
 800705e:	79fb      	ldrb	r3, [r7, #7]
 8007060:	429a      	cmp	r2, r3
 8007062:	d19b      	bne.n	8006f9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007064:	2300      	movs	r3, #0
}
 8007066:	4618      	mov	r0, r3
 8007068:	3720      	adds	r7, #32
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	20000048 	.word	0x20000048

08007074 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b08a      	sub	sp, #40	@ 0x28
 8007078:	af00      	add	r7, sp, #0
 800707a:	60f8      	str	r0, [r7, #12]
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	607a      	str	r2, [r7, #4]
 8007080:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007082:	2300      	movs	r3, #0
 8007084:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007086:	f7fc fb5f 	bl	8003748 <HAL_GetTick>
 800708a:	4602      	mov	r2, r0
 800708c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800708e:	1a9b      	subs	r3, r3, r2
 8007090:	683a      	ldr	r2, [r7, #0]
 8007092:	4413      	add	r3, r2
 8007094:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007096:	f7fc fb57 	bl	8003748 <HAL_GetTick>
 800709a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	330c      	adds	r3, #12
 80070a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80070a4:	4b3d      	ldr	r3, [pc, #244]	@ (800719c <SPI_WaitFifoStateUntilTimeout+0x128>)
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	4613      	mov	r3, r2
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	4413      	add	r3, r2
 80070ae:	00da      	lsls	r2, r3, #3
 80070b0:	1ad3      	subs	r3, r2, r3
 80070b2:	0d1b      	lsrs	r3, r3, #20
 80070b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070b6:	fb02 f303 	mul.w	r3, r2, r3
 80070ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80070bc:	e060      	b.n	8007180 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80070c4:	d107      	bne.n	80070d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d104      	bne.n	80070d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	b2db      	uxtb	r3, r3
 80070d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80070d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070dc:	d050      	beq.n	8007180 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80070de:	f7fc fb33 	bl	8003748 <HAL_GetTick>
 80070e2:	4602      	mov	r2, r0
 80070e4:	6a3b      	ldr	r3, [r7, #32]
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d902      	bls.n	80070f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80070ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d13d      	bne.n	8007170 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	685a      	ldr	r2, [r3, #4]
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007102:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800710c:	d111      	bne.n	8007132 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007116:	d004      	beq.n	8007122 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007120:	d107      	bne.n	8007132 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007130:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007136:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800713a:	d10f      	bne.n	800715c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800714a:	601a      	str	r2, [r3, #0]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	681a      	ldr	r2, [r3, #0]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800715a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2200      	movs	r2, #0
 8007168:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800716c:	2303      	movs	r3, #3
 800716e:	e010      	b.n	8007192 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007170:	69bb      	ldr	r3, [r7, #24]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d101      	bne.n	800717a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007176:	2300      	movs	r3, #0
 8007178:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800717a:	69bb      	ldr	r3, [r7, #24]
 800717c:	3b01      	subs	r3, #1
 800717e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	689a      	ldr	r2, [r3, #8]
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	4013      	ands	r3, r2
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	429a      	cmp	r2, r3
 800718e:	d196      	bne.n	80070be <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3728      	adds	r7, #40	@ 0x28
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop
 800719c:	20000048 	.word	0x20000048

080071a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b086      	sub	sp, #24
 80071a4:	af02      	add	r7, sp, #8
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071b4:	d111      	bne.n	80071da <SPI_EndRxTransaction+0x3a>
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071be:	d004      	beq.n	80071ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071c8:	d107      	bne.n	80071da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071d8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	9300      	str	r3, [sp, #0]
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	2200      	movs	r2, #0
 80071e2:	2180      	movs	r1, #128	@ 0x80
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f7ff febd 	bl	8006f64 <SPI_WaitFlagStateUntilTimeout>
 80071ea:	4603      	mov	r3, r0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d007      	beq.n	8007200 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071f4:	f043 0220 	orr.w	r2, r3, #32
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e023      	b.n	8007248 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007208:	d11d      	bne.n	8007246 <SPI_EndRxTransaction+0xa6>
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007212:	d004      	beq.n	800721e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800721c:	d113      	bne.n	8007246 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	9300      	str	r3, [sp, #0]
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	2200      	movs	r2, #0
 8007226:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800722a:	68f8      	ldr	r0, [r7, #12]
 800722c:	f7ff ff22 	bl	8007074 <SPI_WaitFifoStateUntilTimeout>
 8007230:	4603      	mov	r3, r0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d007      	beq.n	8007246 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800723a:	f043 0220 	orr.w	r2, r3, #32
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007242:	2303      	movs	r3, #3
 8007244:	e000      	b.n	8007248 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007246:	2300      	movs	r3, #0
}
 8007248:	4618      	mov	r0, r3
 800724a:	3710      	adds	r7, #16
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}

08007250 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b086      	sub	sp, #24
 8007254:	af02      	add	r7, sp, #8
 8007256:	60f8      	str	r0, [r7, #12]
 8007258:	60b9      	str	r1, [r7, #8]
 800725a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	9300      	str	r3, [sp, #0]
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	2200      	movs	r2, #0
 8007264:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f7ff ff03 	bl	8007074 <SPI_WaitFifoStateUntilTimeout>
 800726e:	4603      	mov	r3, r0
 8007270:	2b00      	cmp	r3, #0
 8007272:	d007      	beq.n	8007284 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007278:	f043 0220 	orr.w	r2, r3, #32
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007280:	2303      	movs	r3, #3
 8007282:	e027      	b.n	80072d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	9300      	str	r3, [sp, #0]
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	2200      	movs	r2, #0
 800728c:	2180      	movs	r1, #128	@ 0x80
 800728e:	68f8      	ldr	r0, [r7, #12]
 8007290:	f7ff fe68 	bl	8006f64 <SPI_WaitFlagStateUntilTimeout>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d007      	beq.n	80072aa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800729e:	f043 0220 	orr.w	r2, r3, #32
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	e014      	b.n	80072d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	9300      	str	r3, [sp, #0]
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80072b6:	68f8      	ldr	r0, [r7, #12]
 80072b8:	f7ff fedc 	bl	8007074 <SPI_WaitFifoStateUntilTimeout>
 80072bc:	4603      	mov	r3, r0
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d007      	beq.n	80072d2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072c6:	f043 0220 	orr.w	r2, r3, #32
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e000      	b.n	80072d4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80072d2:	2300      	movs	r3, #0
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3710      	adds	r7, #16
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}

080072dc <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b084      	sub	sp, #16
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072e4:	f7fc fa30 	bl	8003748 <HAL_GetTick>
 80072e8:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	685a      	ldr	r2, [r3, #4]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f022 0220 	bic.w	r2, r2, #32
 80072f8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80072fa:	68fa      	ldr	r2, [r7, #12]
 80072fc:	2164      	movs	r1, #100	@ 0x64
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f7ff ffa6 	bl	8007250 <SPI_EndRxTxTransaction>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d005      	beq.n	8007316 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800730e:	f043 0220 	orr.w	r2, r3, #32
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	661a      	str	r2, [r3, #96]	@ 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	f003 0310 	and.w	r3, r3, #16
 8007320:	2b10      	cmp	r3, #16
 8007322:	d112      	bne.n	800734a <SPI_CloseRxTx_ISR+0x6e>
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007330:	f043 0202 	orr.w	r2, r3, #2
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8007340:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f7ff fb32 	bl	80069ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007348:	e020      	b.n	800738c <SPI_CloseRxTx_ISR+0xb0>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800734e:	2b00      	cmp	r3, #0
 8007350:	d115      	bne.n	800737e <SPI_CloseRxTx_ISR+0xa2>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007358:	b2db      	uxtb	r3, r3
 800735a:	2b04      	cmp	r3, #4
 800735c:	d107      	bne.n	800736e <SPI_CloseRxTx_ISR+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2201      	movs	r2, #1
 8007362:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_RxCpltCallback(hspi);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7fb fc8e 	bl	8002c88 <HAL_SPI_RxCpltCallback>
}
 800736c:	e00e      	b.n	800738c <SPI_CloseRxTx_ISR+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2201      	movs	r2, #1
 8007372:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f7ff fb0e 	bl	8006998 <HAL_SPI_TxRxCpltCallback>
}
 800737c:	e006      	b.n	800738c <SPI_CloseRxTx_ISR+0xb0>
      hspi->State = HAL_SPI_STATE_READY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2201      	movs	r2, #1
 8007382:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f7ff fb10 	bl	80069ac <HAL_SPI_ErrorCallback>
}
 800738c:	bf00      	nop
 800738e:	3710      	adds	r7, #16
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b082      	sub	sp, #8
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	685a      	ldr	r2, [r3, #4]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80073aa:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80073ac:	f7fc f9cc 	bl	8003748 <HAL_GetTick>
 80073b0:	4603      	mov	r3, r0
 80073b2:	461a      	mov	r2, r3
 80073b4:	2164      	movs	r1, #100	@ 0x64
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f7ff fef2 	bl	80071a0 <SPI_EndRxTransaction>
 80073bc:	4603      	mov	r3, r0
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d005      	beq.n	80073ce <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073c6:	f043 0220 	orr.w	r2, r3, #32
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2201      	movs	r2, #1
 80073d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	f003 0310 	and.w	r3, r3, #16
 80073e0:	2b10      	cmp	r3, #16
 80073e2:	d10e      	bne.n	8007402 <SPI_CloseRx_ISR+0x6e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073e8:	f043 0202 	orr.w	r2, r3, #2
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80073f8:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f7ff fad6 	bl	80069ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007400:	e00a      	b.n	8007418 <SPI_CloseRx_ISR+0x84>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007406:	2b00      	cmp	r3, #0
 8007408:	d103      	bne.n	8007412 <SPI_CloseRx_ISR+0x7e>
      HAL_SPI_RxCpltCallback(hspi);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f7fb fc3c 	bl	8002c88 <HAL_SPI_RxCpltCallback>
}
 8007410:	e002      	b.n	8007418 <SPI_CloseRx_ISR+0x84>
      HAL_SPI_ErrorCallback(hspi);
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f7ff faca 	bl	80069ac <HAL_SPI_ErrorCallback>
}
 8007418:	bf00      	nop
 800741a:	3708      	adds	r7, #8
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}

08007420 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007428:	f7fc f98e 	bl	8003748 <HAL_GetTick>
 800742c:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	685a      	ldr	r2, [r3, #4]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800743c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800743e:	68fa      	ldr	r2, [r7, #12]
 8007440:	2164      	movs	r1, #100	@ 0x64
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f7ff ff04 	bl	8007250 <SPI_EndRxTxTransaction>
 8007448:	4603      	mov	r3, r0
 800744a:	2b00      	cmp	r3, #0
 800744c:	d005      	beq.n	800745a <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007452:	f043 0220 	orr.w	r2, r3, #32
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d10a      	bne.n	8007478 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007462:	2300      	movs	r3, #0
 8007464:	60bb      	str	r3, [r7, #8]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	60bb      	str	r3, [r7, #8]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	60bb      	str	r3, [r7, #8]
 8007476:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2201      	movs	r2, #1
 800747c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007484:	2b00      	cmp	r3, #0
 8007486:	d003      	beq.n	8007490 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f7ff fa8f 	bl	80069ac <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800748e:	e002      	b.n	8007496 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f7fb fc0d 	bl	8002cb0 <HAL_SPI_TxCpltCallback>
}
 8007496:	bf00      	nop
 8007498:	3710      	adds	r7, #16
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}

0800749e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800749e:	b580      	push	{r7, lr}
 80074a0:	b082      	sub	sp, #8
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d101      	bne.n	80074b0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074ac:	2301      	movs	r3, #1
 80074ae:	e040      	b.n	8007532 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d106      	bne.n	80074c6 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f000 f83a 	bl	800753a <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2224      	movs	r2, #36	@ 0x24
 80074ca:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f022 0201 	bic.w	r2, r2, #1
 80074da:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d002      	beq.n	80074ea <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f000 fb73 	bl	8007bd0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 f8b8 	bl	8007660 <UART_SetConfig>
 80074f0:	4603      	mov	r3, r0
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d101      	bne.n	80074fa <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	e01b      	b.n	8007532 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	685a      	ldr	r2, [r3, #4]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007508:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	689a      	ldr	r2, [r3, #8]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007518:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f042 0201 	orr.w	r2, r2, #1
 8007528:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 fbf2 	bl	8007d14 <UART_CheckIdleState>
 8007530:	4603      	mov	r3, r0
}
 8007532:	4618      	mov	r0, r3
 8007534:	3708      	adds	r7, #8
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}

0800753a <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800753a:	b480      	push	{r7}
 800753c:	b083      	sub	sp, #12
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8007542:	bf00      	nop
 8007544:	370c      	adds	r7, #12
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr

0800754e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800754e:	b580      	push	{r7, lr}
 8007550:	b08a      	sub	sp, #40	@ 0x28
 8007552:	af02      	add	r7, sp, #8
 8007554:	60f8      	str	r0, [r7, #12]
 8007556:	60b9      	str	r1, [r7, #8]
 8007558:	603b      	str	r3, [r7, #0]
 800755a:	4613      	mov	r3, r2
 800755c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007562:	2b20      	cmp	r3, #32
 8007564:	d177      	bne.n	8007656 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d002      	beq.n	8007572 <HAL_UART_Transmit+0x24>
 800756c:	88fb      	ldrh	r3, [r7, #6]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d101      	bne.n	8007576 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	e070      	b.n	8007658 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2200      	movs	r2, #0
 800757a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2221      	movs	r2, #33	@ 0x21
 8007582:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007584:	f7fc f8e0 	bl	8003748 <HAL_GetTick>
 8007588:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	88fa      	ldrh	r2, [r7, #6]
 800758e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	88fa      	ldrh	r2, [r7, #6]
 8007596:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075a2:	d108      	bne.n	80075b6 <HAL_UART_Transmit+0x68>
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	691b      	ldr	r3, [r3, #16]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d104      	bne.n	80075b6 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80075ac:	2300      	movs	r3, #0
 80075ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	61bb      	str	r3, [r7, #24]
 80075b4:	e003      	b.n	80075be <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80075ba:	2300      	movs	r3, #0
 80075bc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80075be:	e02f      	b.n	8007620 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	9300      	str	r3, [sp, #0]
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	2200      	movs	r2, #0
 80075c8:	2180      	movs	r1, #128	@ 0x80
 80075ca:	68f8      	ldr	r0, [r7, #12]
 80075cc:	f000 fc4a 	bl	8007e64 <UART_WaitOnFlagUntilTimeout>
 80075d0:	4603      	mov	r3, r0
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d004      	beq.n	80075e0 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2220      	movs	r2, #32
 80075da:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80075dc:	2303      	movs	r3, #3
 80075de:	e03b      	b.n	8007658 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80075e0:	69fb      	ldr	r3, [r7, #28]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d10b      	bne.n	80075fe <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	881a      	ldrh	r2, [r3, #0]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075f2:	b292      	uxth	r2, r2
 80075f4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	3302      	adds	r3, #2
 80075fa:	61bb      	str	r3, [r7, #24]
 80075fc:	e007      	b.n	800760e <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80075fe:	69fb      	ldr	r3, [r7, #28]
 8007600:	781a      	ldrb	r2, [r3, #0]
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	3301      	adds	r3, #1
 800760c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007614:	b29b      	uxth	r3, r3
 8007616:	3b01      	subs	r3, #1
 8007618:	b29a      	uxth	r2, r3
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007626:	b29b      	uxth	r3, r3
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1c9      	bne.n	80075c0 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	9300      	str	r3, [sp, #0]
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	2200      	movs	r2, #0
 8007634:	2140      	movs	r1, #64	@ 0x40
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f000 fc14 	bl	8007e64 <UART_WaitOnFlagUntilTimeout>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d004      	beq.n	800764c <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2220      	movs	r2, #32
 8007646:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007648:	2303      	movs	r3, #3
 800764a:	e005      	b.n	8007658 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2220      	movs	r2, #32
 8007650:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007652:	2300      	movs	r3, #0
 8007654:	e000      	b.n	8007658 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007656:	2302      	movs	r3, #2
  }
}
 8007658:	4618      	mov	r0, r3
 800765a:	3720      	adds	r7, #32
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007664:	b08a      	sub	sp, #40	@ 0x28
 8007666:	af00      	add	r7, sp, #0
 8007668:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800766a:	2300      	movs	r3, #0
 800766c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	689a      	ldr	r2, [r3, #8]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	691b      	ldr	r3, [r3, #16]
 8007678:	431a      	orrs	r2, r3
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	695b      	ldr	r3, [r3, #20]
 800767e:	431a      	orrs	r2, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	69db      	ldr	r3, [r3, #28]
 8007684:	4313      	orrs	r3, r2
 8007686:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	4ba4      	ldr	r3, [pc, #656]	@ (8007920 <UART_SetConfig+0x2c0>)
 8007690:	4013      	ands	r3, r2
 8007692:	68fa      	ldr	r2, [r7, #12]
 8007694:	6812      	ldr	r2, [r2, #0]
 8007696:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007698:	430b      	orrs	r3, r1
 800769a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	685b      	ldr	r3, [r3, #4]
 80076a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	68da      	ldr	r2, [r3, #12]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	430a      	orrs	r2, r1
 80076b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a99      	ldr	r2, [pc, #612]	@ (8007924 <UART_SetConfig+0x2c4>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d004      	beq.n	80076cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	6a1b      	ldr	r3, [r3, #32]
 80076c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076c8:	4313      	orrs	r3, r2
 80076ca:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076dc:	430a      	orrs	r2, r1
 80076de:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4a90      	ldr	r2, [pc, #576]	@ (8007928 <UART_SetConfig+0x2c8>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d126      	bne.n	8007738 <UART_SetConfig+0xd8>
 80076ea:	4b90      	ldr	r3, [pc, #576]	@ (800792c <UART_SetConfig+0x2cc>)
 80076ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076f0:	f003 0303 	and.w	r3, r3, #3
 80076f4:	2b03      	cmp	r3, #3
 80076f6:	d81b      	bhi.n	8007730 <UART_SetConfig+0xd0>
 80076f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007700 <UART_SetConfig+0xa0>)
 80076fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076fe:	bf00      	nop
 8007700:	08007711 	.word	0x08007711
 8007704:	08007721 	.word	0x08007721
 8007708:	08007719 	.word	0x08007719
 800770c:	08007729 	.word	0x08007729
 8007710:	2301      	movs	r3, #1
 8007712:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007716:	e116      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007718:	2302      	movs	r3, #2
 800771a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800771e:	e112      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007720:	2304      	movs	r3, #4
 8007722:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007726:	e10e      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007728:	2308      	movs	r3, #8
 800772a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800772e:	e10a      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007730:	2310      	movs	r3, #16
 8007732:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007736:	e106      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a7c      	ldr	r2, [pc, #496]	@ (8007930 <UART_SetConfig+0x2d0>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d138      	bne.n	80077b4 <UART_SetConfig+0x154>
 8007742:	4b7a      	ldr	r3, [pc, #488]	@ (800792c <UART_SetConfig+0x2cc>)
 8007744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007748:	f003 030c 	and.w	r3, r3, #12
 800774c:	2b0c      	cmp	r3, #12
 800774e:	d82d      	bhi.n	80077ac <UART_SetConfig+0x14c>
 8007750:	a201      	add	r2, pc, #4	@ (adr r2, 8007758 <UART_SetConfig+0xf8>)
 8007752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007756:	bf00      	nop
 8007758:	0800778d 	.word	0x0800778d
 800775c:	080077ad 	.word	0x080077ad
 8007760:	080077ad 	.word	0x080077ad
 8007764:	080077ad 	.word	0x080077ad
 8007768:	0800779d 	.word	0x0800779d
 800776c:	080077ad 	.word	0x080077ad
 8007770:	080077ad 	.word	0x080077ad
 8007774:	080077ad 	.word	0x080077ad
 8007778:	08007795 	.word	0x08007795
 800777c:	080077ad 	.word	0x080077ad
 8007780:	080077ad 	.word	0x080077ad
 8007784:	080077ad 	.word	0x080077ad
 8007788:	080077a5 	.word	0x080077a5
 800778c:	2300      	movs	r3, #0
 800778e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007792:	e0d8      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007794:	2302      	movs	r3, #2
 8007796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800779a:	e0d4      	b.n	8007946 <UART_SetConfig+0x2e6>
 800779c:	2304      	movs	r3, #4
 800779e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077a2:	e0d0      	b.n	8007946 <UART_SetConfig+0x2e6>
 80077a4:	2308      	movs	r3, #8
 80077a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077aa:	e0cc      	b.n	8007946 <UART_SetConfig+0x2e6>
 80077ac:	2310      	movs	r3, #16
 80077ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077b2:	e0c8      	b.n	8007946 <UART_SetConfig+0x2e6>
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a5e      	ldr	r2, [pc, #376]	@ (8007934 <UART_SetConfig+0x2d4>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d125      	bne.n	800780a <UART_SetConfig+0x1aa>
 80077be:	4b5b      	ldr	r3, [pc, #364]	@ (800792c <UART_SetConfig+0x2cc>)
 80077c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80077c8:	2b30      	cmp	r3, #48	@ 0x30
 80077ca:	d016      	beq.n	80077fa <UART_SetConfig+0x19a>
 80077cc:	2b30      	cmp	r3, #48	@ 0x30
 80077ce:	d818      	bhi.n	8007802 <UART_SetConfig+0x1a2>
 80077d0:	2b20      	cmp	r3, #32
 80077d2:	d00a      	beq.n	80077ea <UART_SetConfig+0x18a>
 80077d4:	2b20      	cmp	r3, #32
 80077d6:	d814      	bhi.n	8007802 <UART_SetConfig+0x1a2>
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d002      	beq.n	80077e2 <UART_SetConfig+0x182>
 80077dc:	2b10      	cmp	r3, #16
 80077de:	d008      	beq.n	80077f2 <UART_SetConfig+0x192>
 80077e0:	e00f      	b.n	8007802 <UART_SetConfig+0x1a2>
 80077e2:	2300      	movs	r3, #0
 80077e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077e8:	e0ad      	b.n	8007946 <UART_SetConfig+0x2e6>
 80077ea:	2302      	movs	r3, #2
 80077ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077f0:	e0a9      	b.n	8007946 <UART_SetConfig+0x2e6>
 80077f2:	2304      	movs	r3, #4
 80077f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077f8:	e0a5      	b.n	8007946 <UART_SetConfig+0x2e6>
 80077fa:	2308      	movs	r3, #8
 80077fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007800:	e0a1      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007802:	2310      	movs	r3, #16
 8007804:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007808:	e09d      	b.n	8007946 <UART_SetConfig+0x2e6>
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a4a      	ldr	r2, [pc, #296]	@ (8007938 <UART_SetConfig+0x2d8>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d125      	bne.n	8007860 <UART_SetConfig+0x200>
 8007814:	4b45      	ldr	r3, [pc, #276]	@ (800792c <UART_SetConfig+0x2cc>)
 8007816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800781a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800781e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007820:	d016      	beq.n	8007850 <UART_SetConfig+0x1f0>
 8007822:	2bc0      	cmp	r3, #192	@ 0xc0
 8007824:	d818      	bhi.n	8007858 <UART_SetConfig+0x1f8>
 8007826:	2b80      	cmp	r3, #128	@ 0x80
 8007828:	d00a      	beq.n	8007840 <UART_SetConfig+0x1e0>
 800782a:	2b80      	cmp	r3, #128	@ 0x80
 800782c:	d814      	bhi.n	8007858 <UART_SetConfig+0x1f8>
 800782e:	2b00      	cmp	r3, #0
 8007830:	d002      	beq.n	8007838 <UART_SetConfig+0x1d8>
 8007832:	2b40      	cmp	r3, #64	@ 0x40
 8007834:	d008      	beq.n	8007848 <UART_SetConfig+0x1e8>
 8007836:	e00f      	b.n	8007858 <UART_SetConfig+0x1f8>
 8007838:	2300      	movs	r3, #0
 800783a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800783e:	e082      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007840:	2302      	movs	r3, #2
 8007842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007846:	e07e      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007848:	2304      	movs	r3, #4
 800784a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800784e:	e07a      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007850:	2308      	movs	r3, #8
 8007852:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007856:	e076      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007858:	2310      	movs	r3, #16
 800785a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800785e:	e072      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a35      	ldr	r2, [pc, #212]	@ (800793c <UART_SetConfig+0x2dc>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d12a      	bne.n	80078c0 <UART_SetConfig+0x260>
 800786a:	4b30      	ldr	r3, [pc, #192]	@ (800792c <UART_SetConfig+0x2cc>)
 800786c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007870:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007874:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007878:	d01a      	beq.n	80078b0 <UART_SetConfig+0x250>
 800787a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800787e:	d81b      	bhi.n	80078b8 <UART_SetConfig+0x258>
 8007880:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007884:	d00c      	beq.n	80078a0 <UART_SetConfig+0x240>
 8007886:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800788a:	d815      	bhi.n	80078b8 <UART_SetConfig+0x258>
 800788c:	2b00      	cmp	r3, #0
 800788e:	d003      	beq.n	8007898 <UART_SetConfig+0x238>
 8007890:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007894:	d008      	beq.n	80078a8 <UART_SetConfig+0x248>
 8007896:	e00f      	b.n	80078b8 <UART_SetConfig+0x258>
 8007898:	2300      	movs	r3, #0
 800789a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800789e:	e052      	b.n	8007946 <UART_SetConfig+0x2e6>
 80078a0:	2302      	movs	r3, #2
 80078a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078a6:	e04e      	b.n	8007946 <UART_SetConfig+0x2e6>
 80078a8:	2304      	movs	r3, #4
 80078aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ae:	e04a      	b.n	8007946 <UART_SetConfig+0x2e6>
 80078b0:	2308      	movs	r3, #8
 80078b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078b6:	e046      	b.n	8007946 <UART_SetConfig+0x2e6>
 80078b8:	2310      	movs	r3, #16
 80078ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078be:	e042      	b.n	8007946 <UART_SetConfig+0x2e6>
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a17      	ldr	r2, [pc, #92]	@ (8007924 <UART_SetConfig+0x2c4>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d13a      	bne.n	8007940 <UART_SetConfig+0x2e0>
 80078ca:	4b18      	ldr	r3, [pc, #96]	@ (800792c <UART_SetConfig+0x2cc>)
 80078cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80078d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078d8:	d01a      	beq.n	8007910 <UART_SetConfig+0x2b0>
 80078da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078de:	d81b      	bhi.n	8007918 <UART_SetConfig+0x2b8>
 80078e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078e4:	d00c      	beq.n	8007900 <UART_SetConfig+0x2a0>
 80078e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078ea:	d815      	bhi.n	8007918 <UART_SetConfig+0x2b8>
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d003      	beq.n	80078f8 <UART_SetConfig+0x298>
 80078f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078f4:	d008      	beq.n	8007908 <UART_SetConfig+0x2a8>
 80078f6:	e00f      	b.n	8007918 <UART_SetConfig+0x2b8>
 80078f8:	2300      	movs	r3, #0
 80078fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078fe:	e022      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007900:	2302      	movs	r3, #2
 8007902:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007906:	e01e      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007908:	2304      	movs	r3, #4
 800790a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800790e:	e01a      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007910:	2308      	movs	r3, #8
 8007912:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007916:	e016      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007918:	2310      	movs	r3, #16
 800791a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800791e:	e012      	b.n	8007946 <UART_SetConfig+0x2e6>
 8007920:	efff69f3 	.word	0xefff69f3
 8007924:	40008000 	.word	0x40008000
 8007928:	40013800 	.word	0x40013800
 800792c:	40021000 	.word	0x40021000
 8007930:	40004400 	.word	0x40004400
 8007934:	40004800 	.word	0x40004800
 8007938:	40004c00 	.word	0x40004c00
 800793c:	40005000 	.word	0x40005000
 8007940:	2310      	movs	r3, #16
 8007942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4a9f      	ldr	r2, [pc, #636]	@ (8007bc8 <UART_SetConfig+0x568>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d17a      	bne.n	8007a46 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007950:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007954:	2b08      	cmp	r3, #8
 8007956:	d824      	bhi.n	80079a2 <UART_SetConfig+0x342>
 8007958:	a201      	add	r2, pc, #4	@ (adr r2, 8007960 <UART_SetConfig+0x300>)
 800795a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800795e:	bf00      	nop
 8007960:	08007985 	.word	0x08007985
 8007964:	080079a3 	.word	0x080079a3
 8007968:	0800798d 	.word	0x0800798d
 800796c:	080079a3 	.word	0x080079a3
 8007970:	08007993 	.word	0x08007993
 8007974:	080079a3 	.word	0x080079a3
 8007978:	080079a3 	.word	0x080079a3
 800797c:	080079a3 	.word	0x080079a3
 8007980:	0800799b 	.word	0x0800799b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007984:	f7fd fdf0 	bl	8005568 <HAL_RCC_GetPCLK1Freq>
 8007988:	61f8      	str	r0, [r7, #28]
        break;
 800798a:	e010      	b.n	80079ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800798c:	4b8f      	ldr	r3, [pc, #572]	@ (8007bcc <UART_SetConfig+0x56c>)
 800798e:	61fb      	str	r3, [r7, #28]
        break;
 8007990:	e00d      	b.n	80079ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007992:	f7fd fd51 	bl	8005438 <HAL_RCC_GetSysClockFreq>
 8007996:	61f8      	str	r0, [r7, #28]
        break;
 8007998:	e009      	b.n	80079ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800799a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800799e:	61fb      	str	r3, [r7, #28]
        break;
 80079a0:	e005      	b.n	80079ae <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80079a2:	2300      	movs	r3, #0
 80079a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80079a6:	2301      	movs	r3, #1
 80079a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80079ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80079ae:	69fb      	ldr	r3, [r7, #28]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f000 80fb 	beq.w	8007bac <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	685a      	ldr	r2, [r3, #4]
 80079ba:	4613      	mov	r3, r2
 80079bc:	005b      	lsls	r3, r3, #1
 80079be:	4413      	add	r3, r2
 80079c0:	69fa      	ldr	r2, [r7, #28]
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d305      	bcc.n	80079d2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80079cc:	69fa      	ldr	r2, [r7, #28]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d903      	bls.n	80079da <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80079d8:	e0e8      	b.n	8007bac <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80079da:	69fb      	ldr	r3, [r7, #28]
 80079dc:	2200      	movs	r2, #0
 80079de:	461c      	mov	r4, r3
 80079e0:	4615      	mov	r5, r2
 80079e2:	f04f 0200 	mov.w	r2, #0
 80079e6:	f04f 0300 	mov.w	r3, #0
 80079ea:	022b      	lsls	r3, r5, #8
 80079ec:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80079f0:	0222      	lsls	r2, r4, #8
 80079f2:	68f9      	ldr	r1, [r7, #12]
 80079f4:	6849      	ldr	r1, [r1, #4]
 80079f6:	0849      	lsrs	r1, r1, #1
 80079f8:	2000      	movs	r0, #0
 80079fa:	4688      	mov	r8, r1
 80079fc:	4681      	mov	r9, r0
 80079fe:	eb12 0a08 	adds.w	sl, r2, r8
 8007a02:	eb43 0b09 	adc.w	fp, r3, r9
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	603b      	str	r3, [r7, #0]
 8007a0e:	607a      	str	r2, [r7, #4]
 8007a10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a14:	4650      	mov	r0, sl
 8007a16:	4659      	mov	r1, fp
 8007a18:	f7f9 f936 	bl	8000c88 <__aeabi_uldivmod>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	460b      	mov	r3, r1
 8007a20:	4613      	mov	r3, r2
 8007a22:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a24:	69bb      	ldr	r3, [r7, #24]
 8007a26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a2a:	d308      	bcc.n	8007a3e <UART_SetConfig+0x3de>
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a32:	d204      	bcs.n	8007a3e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	69ba      	ldr	r2, [r7, #24]
 8007a3a:	60da      	str	r2, [r3, #12]
 8007a3c:	e0b6      	b.n	8007bac <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a44:	e0b2      	b.n	8007bac <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	69db      	ldr	r3, [r3, #28]
 8007a4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a4e:	d15e      	bne.n	8007b0e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007a50:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007a54:	2b08      	cmp	r3, #8
 8007a56:	d828      	bhi.n	8007aaa <UART_SetConfig+0x44a>
 8007a58:	a201      	add	r2, pc, #4	@ (adr r2, 8007a60 <UART_SetConfig+0x400>)
 8007a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a5e:	bf00      	nop
 8007a60:	08007a85 	.word	0x08007a85
 8007a64:	08007a8d 	.word	0x08007a8d
 8007a68:	08007a95 	.word	0x08007a95
 8007a6c:	08007aab 	.word	0x08007aab
 8007a70:	08007a9b 	.word	0x08007a9b
 8007a74:	08007aab 	.word	0x08007aab
 8007a78:	08007aab 	.word	0x08007aab
 8007a7c:	08007aab 	.word	0x08007aab
 8007a80:	08007aa3 	.word	0x08007aa3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a84:	f7fd fd70 	bl	8005568 <HAL_RCC_GetPCLK1Freq>
 8007a88:	61f8      	str	r0, [r7, #28]
        break;
 8007a8a:	e014      	b.n	8007ab6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a8c:	f7fd fd82 	bl	8005594 <HAL_RCC_GetPCLK2Freq>
 8007a90:	61f8      	str	r0, [r7, #28]
        break;
 8007a92:	e010      	b.n	8007ab6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a94:	4b4d      	ldr	r3, [pc, #308]	@ (8007bcc <UART_SetConfig+0x56c>)
 8007a96:	61fb      	str	r3, [r7, #28]
        break;
 8007a98:	e00d      	b.n	8007ab6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a9a:	f7fd fccd 	bl	8005438 <HAL_RCC_GetSysClockFreq>
 8007a9e:	61f8      	str	r0, [r7, #28]
        break;
 8007aa0:	e009      	b.n	8007ab6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007aa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007aa6:	61fb      	str	r3, [r7, #28]
        break;
 8007aa8:	e005      	b.n	8007ab6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007ab4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d077      	beq.n	8007bac <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	005a      	lsls	r2, r3, #1
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	085b      	lsrs	r3, r3, #1
 8007ac6:	441a      	add	r2, r3
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ad0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	2b0f      	cmp	r3, #15
 8007ad6:	d916      	bls.n	8007b06 <UART_SetConfig+0x4a6>
 8007ad8:	69bb      	ldr	r3, [r7, #24]
 8007ada:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ade:	d212      	bcs.n	8007b06 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ae0:	69bb      	ldr	r3, [r7, #24]
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	f023 030f 	bic.w	r3, r3, #15
 8007ae8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007aea:	69bb      	ldr	r3, [r7, #24]
 8007aec:	085b      	lsrs	r3, r3, #1
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	f003 0307 	and.w	r3, r3, #7
 8007af4:	b29a      	uxth	r2, r3
 8007af6:	8afb      	ldrh	r3, [r7, #22]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	8afa      	ldrh	r2, [r7, #22]
 8007b02:	60da      	str	r2, [r3, #12]
 8007b04:	e052      	b.n	8007bac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007b0c:	e04e      	b.n	8007bac <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b0e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007b12:	2b08      	cmp	r3, #8
 8007b14:	d827      	bhi.n	8007b66 <UART_SetConfig+0x506>
 8007b16:	a201      	add	r2, pc, #4	@ (adr r2, 8007b1c <UART_SetConfig+0x4bc>)
 8007b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b1c:	08007b41 	.word	0x08007b41
 8007b20:	08007b49 	.word	0x08007b49
 8007b24:	08007b51 	.word	0x08007b51
 8007b28:	08007b67 	.word	0x08007b67
 8007b2c:	08007b57 	.word	0x08007b57
 8007b30:	08007b67 	.word	0x08007b67
 8007b34:	08007b67 	.word	0x08007b67
 8007b38:	08007b67 	.word	0x08007b67
 8007b3c:	08007b5f 	.word	0x08007b5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b40:	f7fd fd12 	bl	8005568 <HAL_RCC_GetPCLK1Freq>
 8007b44:	61f8      	str	r0, [r7, #28]
        break;
 8007b46:	e014      	b.n	8007b72 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b48:	f7fd fd24 	bl	8005594 <HAL_RCC_GetPCLK2Freq>
 8007b4c:	61f8      	str	r0, [r7, #28]
        break;
 8007b4e:	e010      	b.n	8007b72 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b50:	4b1e      	ldr	r3, [pc, #120]	@ (8007bcc <UART_SetConfig+0x56c>)
 8007b52:	61fb      	str	r3, [r7, #28]
        break;
 8007b54:	e00d      	b.n	8007b72 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b56:	f7fd fc6f 	bl	8005438 <HAL_RCC_GetSysClockFreq>
 8007b5a:	61f8      	str	r0, [r7, #28]
        break;
 8007b5c:	e009      	b.n	8007b72 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b62:	61fb      	str	r3, [r7, #28]
        break;
 8007b64:	e005      	b.n	8007b72 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007b66:	2300      	movs	r3, #0
 8007b68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007b70:	bf00      	nop
    }

    if (pclk != 0U)
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d019      	beq.n	8007bac <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	085a      	lsrs	r2, r3, #1
 8007b7e:	69fb      	ldr	r3, [r7, #28]
 8007b80:	441a      	add	r2, r3
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b8a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	2b0f      	cmp	r3, #15
 8007b90:	d909      	bls.n	8007ba6 <UART_SetConfig+0x546>
 8007b92:	69bb      	ldr	r3, [r7, #24]
 8007b94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b98:	d205      	bcs.n	8007ba6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b9a:	69bb      	ldr	r3, [r7, #24]
 8007b9c:	b29a      	uxth	r2, r3
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	60da      	str	r2, [r3, #12]
 8007ba4:	e002      	b.n	8007bac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007bb8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3728      	adds	r7, #40	@ 0x28
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007bc6:	bf00      	nop
 8007bc8:	40008000 	.word	0x40008000
 8007bcc:	00f42400 	.word	0x00f42400

08007bd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bdc:	f003 0308 	and.w	r3, r3, #8
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d00a      	beq.n	8007bfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	430a      	orrs	r2, r1
 8007bf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bfe:	f003 0301 	and.w	r3, r3, #1
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00a      	beq.n	8007c1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	430a      	orrs	r2, r1
 8007c1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c20:	f003 0302 	and.w	r3, r3, #2
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d00a      	beq.n	8007c3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	430a      	orrs	r2, r1
 8007c3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c42:	f003 0304 	and.w	r3, r3, #4
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00a      	beq.n	8007c60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	685b      	ldr	r3, [r3, #4]
 8007c50:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	430a      	orrs	r2, r1
 8007c5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c64:	f003 0310 	and.w	r3, r3, #16
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d00a      	beq.n	8007c82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	430a      	orrs	r2, r1
 8007c80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c86:	f003 0320 	and.w	r3, r3, #32
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00a      	beq.n	8007ca4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	430a      	orrs	r2, r1
 8007ca2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d01a      	beq.n	8007ce6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	430a      	orrs	r2, r1
 8007cc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cce:	d10a      	bne.n	8007ce6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	430a      	orrs	r2, r1
 8007ce4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d00a      	beq.n	8007d08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	430a      	orrs	r2, r1
 8007d06:	605a      	str	r2, [r3, #4]
  }
}
 8007d08:	bf00      	nop
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b098      	sub	sp, #96	@ 0x60
 8007d18:	af02      	add	r7, sp, #8
 8007d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d24:	f7fb fd10 	bl	8003748 <HAL_GetTick>
 8007d28:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f003 0308 	and.w	r3, r3, #8
 8007d34:	2b08      	cmp	r3, #8
 8007d36:	d12e      	bne.n	8007d96 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d3c:	9300      	str	r3, [sp, #0]
 8007d3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d40:	2200      	movs	r2, #0
 8007d42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f000 f88c 	bl	8007e64 <UART_WaitOnFlagUntilTimeout>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d021      	beq.n	8007d96 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d5a:	e853 3f00 	ldrex	r3, [r3]
 8007d5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d66:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d70:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d72:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d78:	e841 2300 	strex	r3, r2, [r1]
 8007d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d1e6      	bne.n	8007d52 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2220      	movs	r2, #32
 8007d88:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d92:	2303      	movs	r3, #3
 8007d94:	e062      	b.n	8007e5c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f003 0304 	and.w	r3, r3, #4
 8007da0:	2b04      	cmp	r3, #4
 8007da2:	d149      	bne.n	8007e38 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007da4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007da8:	9300      	str	r3, [sp, #0]
 8007daa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dac:	2200      	movs	r2, #0
 8007dae:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f000 f856 	bl	8007e64 <UART_WaitOnFlagUntilTimeout>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d03c      	beq.n	8007e38 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc6:	e853 3f00 	ldrex	r3, [r3]
 8007dca:	623b      	str	r3, [r7, #32]
   return(result);
 8007dcc:	6a3b      	ldr	r3, [r7, #32]
 8007dce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	461a      	mov	r2, r3
 8007dda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ddc:	633b      	str	r3, [r7, #48]	@ 0x30
 8007dde:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007de2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007de4:	e841 2300 	strex	r3, r2, [r1]
 8007de8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d1e6      	bne.n	8007dbe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	3308      	adds	r3, #8
 8007df6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	e853 3f00 	ldrex	r3, [r3]
 8007dfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f023 0301 	bic.w	r3, r3, #1
 8007e06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	3308      	adds	r3, #8
 8007e0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e10:	61fa      	str	r2, [r7, #28]
 8007e12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e14:	69b9      	ldr	r1, [r7, #24]
 8007e16:	69fa      	ldr	r2, [r7, #28]
 8007e18:	e841 2300 	strex	r3, r2, [r1]
 8007e1c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d1e5      	bne.n	8007df0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2220      	movs	r2, #32
 8007e28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e34:	2303      	movs	r3, #3
 8007e36:	e011      	b.n	8007e5c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2220      	movs	r2, #32
 8007e3c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2220      	movs	r2, #32
 8007e42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007e5a:	2300      	movs	r3, #0
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3758      	adds	r7, #88	@ 0x58
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	60b9      	str	r1, [r7, #8]
 8007e6e:	603b      	str	r3, [r7, #0]
 8007e70:	4613      	mov	r3, r2
 8007e72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e74:	e04f      	b.n	8007f16 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e7c:	d04b      	beq.n	8007f16 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e7e:	f7fb fc63 	bl	8003748 <HAL_GetTick>
 8007e82:	4602      	mov	r2, r0
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	1ad3      	subs	r3, r2, r3
 8007e88:	69ba      	ldr	r2, [r7, #24]
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d302      	bcc.n	8007e94 <UART_WaitOnFlagUntilTimeout+0x30>
 8007e8e:	69bb      	ldr	r3, [r7, #24]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d101      	bne.n	8007e98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007e94:	2303      	movs	r3, #3
 8007e96:	e04e      	b.n	8007f36 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 0304 	and.w	r3, r3, #4
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d037      	beq.n	8007f16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	2b80      	cmp	r3, #128	@ 0x80
 8007eaa:	d034      	beq.n	8007f16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	2b40      	cmp	r3, #64	@ 0x40
 8007eb0:	d031      	beq.n	8007f16 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	69db      	ldr	r3, [r3, #28]
 8007eb8:	f003 0308 	and.w	r3, r3, #8
 8007ebc:	2b08      	cmp	r3, #8
 8007ebe:	d110      	bne.n	8007ee2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	2208      	movs	r2, #8
 8007ec6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ec8:	68f8      	ldr	r0, [r7, #12]
 8007eca:	f000 f838 	bl	8007f3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	2208      	movs	r2, #8
 8007ed2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e029      	b.n	8007f36 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	69db      	ldr	r3, [r3, #28]
 8007ee8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007eec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ef0:	d111      	bne.n	8007f16 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007efa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007efc:	68f8      	ldr	r0, [r7, #12]
 8007efe:	f000 f81e 	bl	8007f3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2220      	movs	r2, #32
 8007f06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007f12:	2303      	movs	r3, #3
 8007f14:	e00f      	b.n	8007f36 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	69da      	ldr	r2, [r3, #28]
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	4013      	ands	r3, r2
 8007f20:	68ba      	ldr	r2, [r7, #8]
 8007f22:	429a      	cmp	r2, r3
 8007f24:	bf0c      	ite	eq
 8007f26:	2301      	moveq	r3, #1
 8007f28:	2300      	movne	r3, #0
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	79fb      	ldrb	r3, [r7, #7]
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d0a0      	beq.n	8007e76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f34:	2300      	movs	r3, #0
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3710      	adds	r7, #16
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}

08007f3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f3e:	b480      	push	{r7}
 8007f40:	b095      	sub	sp, #84	@ 0x54
 8007f42:	af00      	add	r7, sp, #0
 8007f44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f4e:	e853 3f00 	ldrex	r3, [r3]
 8007f52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	461a      	mov	r2, r3
 8007f62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f64:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f6c:	e841 2300 	strex	r3, r2, [r1]
 8007f70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1e6      	bne.n	8007f46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	3308      	adds	r3, #8
 8007f7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f80:	6a3b      	ldr	r3, [r7, #32]
 8007f82:	e853 3f00 	ldrex	r3, [r3]
 8007f86:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	f023 0301 	bic.w	r3, r3, #1
 8007f8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	3308      	adds	r3, #8
 8007f96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fa0:	e841 2300 	strex	r3, r2, [r1]
 8007fa4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d1e5      	bne.n	8007f78 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d118      	bne.n	8007fe6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	e853 3f00 	ldrex	r3, [r3]
 8007fc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	f023 0310 	bic.w	r3, r3, #16
 8007fc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	461a      	mov	r2, r3
 8007fd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007fd2:	61bb      	str	r3, [r7, #24]
 8007fd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd6:	6979      	ldr	r1, [r7, #20]
 8007fd8:	69ba      	ldr	r2, [r7, #24]
 8007fda:	e841 2300 	strex	r3, r2, [r1]
 8007fde:	613b      	str	r3, [r7, #16]
   return(result);
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1e6      	bne.n	8007fb4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2220      	movs	r2, #32
 8007fea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007ffa:	bf00      	nop
 8007ffc:	3754      	adds	r7, #84	@ 0x54
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr

08008006 <__cvt>:
 8008006:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800800a:	ec57 6b10 	vmov	r6, r7, d0
 800800e:	2f00      	cmp	r7, #0
 8008010:	460c      	mov	r4, r1
 8008012:	4619      	mov	r1, r3
 8008014:	463b      	mov	r3, r7
 8008016:	bfbb      	ittet	lt
 8008018:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800801c:	461f      	movlt	r7, r3
 800801e:	2300      	movge	r3, #0
 8008020:	232d      	movlt	r3, #45	@ 0x2d
 8008022:	700b      	strb	r3, [r1, #0]
 8008024:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008026:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800802a:	4691      	mov	r9, r2
 800802c:	f023 0820 	bic.w	r8, r3, #32
 8008030:	bfbc      	itt	lt
 8008032:	4632      	movlt	r2, r6
 8008034:	4616      	movlt	r6, r2
 8008036:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800803a:	d005      	beq.n	8008048 <__cvt+0x42>
 800803c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008040:	d100      	bne.n	8008044 <__cvt+0x3e>
 8008042:	3401      	adds	r4, #1
 8008044:	2102      	movs	r1, #2
 8008046:	e000      	b.n	800804a <__cvt+0x44>
 8008048:	2103      	movs	r1, #3
 800804a:	ab03      	add	r3, sp, #12
 800804c:	9301      	str	r3, [sp, #4]
 800804e:	ab02      	add	r3, sp, #8
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	ec47 6b10 	vmov	d0, r6, r7
 8008056:	4653      	mov	r3, sl
 8008058:	4622      	mov	r2, r4
 800805a:	f001 fa45 	bl	80094e8 <_dtoa_r>
 800805e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008062:	4605      	mov	r5, r0
 8008064:	d119      	bne.n	800809a <__cvt+0x94>
 8008066:	f019 0f01 	tst.w	r9, #1
 800806a:	d00e      	beq.n	800808a <__cvt+0x84>
 800806c:	eb00 0904 	add.w	r9, r0, r4
 8008070:	2200      	movs	r2, #0
 8008072:	2300      	movs	r3, #0
 8008074:	4630      	mov	r0, r6
 8008076:	4639      	mov	r1, r7
 8008078:	f7f8 fd26 	bl	8000ac8 <__aeabi_dcmpeq>
 800807c:	b108      	cbz	r0, 8008082 <__cvt+0x7c>
 800807e:	f8cd 900c 	str.w	r9, [sp, #12]
 8008082:	2230      	movs	r2, #48	@ 0x30
 8008084:	9b03      	ldr	r3, [sp, #12]
 8008086:	454b      	cmp	r3, r9
 8008088:	d31e      	bcc.n	80080c8 <__cvt+0xc2>
 800808a:	9b03      	ldr	r3, [sp, #12]
 800808c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800808e:	1b5b      	subs	r3, r3, r5
 8008090:	4628      	mov	r0, r5
 8008092:	6013      	str	r3, [r2, #0]
 8008094:	b004      	add	sp, #16
 8008096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800809a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800809e:	eb00 0904 	add.w	r9, r0, r4
 80080a2:	d1e5      	bne.n	8008070 <__cvt+0x6a>
 80080a4:	7803      	ldrb	r3, [r0, #0]
 80080a6:	2b30      	cmp	r3, #48	@ 0x30
 80080a8:	d10a      	bne.n	80080c0 <__cvt+0xba>
 80080aa:	2200      	movs	r2, #0
 80080ac:	2300      	movs	r3, #0
 80080ae:	4630      	mov	r0, r6
 80080b0:	4639      	mov	r1, r7
 80080b2:	f7f8 fd09 	bl	8000ac8 <__aeabi_dcmpeq>
 80080b6:	b918      	cbnz	r0, 80080c0 <__cvt+0xba>
 80080b8:	f1c4 0401 	rsb	r4, r4, #1
 80080bc:	f8ca 4000 	str.w	r4, [sl]
 80080c0:	f8da 3000 	ldr.w	r3, [sl]
 80080c4:	4499      	add	r9, r3
 80080c6:	e7d3      	b.n	8008070 <__cvt+0x6a>
 80080c8:	1c59      	adds	r1, r3, #1
 80080ca:	9103      	str	r1, [sp, #12]
 80080cc:	701a      	strb	r2, [r3, #0]
 80080ce:	e7d9      	b.n	8008084 <__cvt+0x7e>

080080d0 <__exponent>:
 80080d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080d2:	2900      	cmp	r1, #0
 80080d4:	bfba      	itte	lt
 80080d6:	4249      	neglt	r1, r1
 80080d8:	232d      	movlt	r3, #45	@ 0x2d
 80080da:	232b      	movge	r3, #43	@ 0x2b
 80080dc:	2909      	cmp	r1, #9
 80080de:	7002      	strb	r2, [r0, #0]
 80080e0:	7043      	strb	r3, [r0, #1]
 80080e2:	dd29      	ble.n	8008138 <__exponent+0x68>
 80080e4:	f10d 0307 	add.w	r3, sp, #7
 80080e8:	461d      	mov	r5, r3
 80080ea:	270a      	movs	r7, #10
 80080ec:	461a      	mov	r2, r3
 80080ee:	fbb1 f6f7 	udiv	r6, r1, r7
 80080f2:	fb07 1416 	mls	r4, r7, r6, r1
 80080f6:	3430      	adds	r4, #48	@ 0x30
 80080f8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80080fc:	460c      	mov	r4, r1
 80080fe:	2c63      	cmp	r4, #99	@ 0x63
 8008100:	f103 33ff 	add.w	r3, r3, #4294967295
 8008104:	4631      	mov	r1, r6
 8008106:	dcf1      	bgt.n	80080ec <__exponent+0x1c>
 8008108:	3130      	adds	r1, #48	@ 0x30
 800810a:	1e94      	subs	r4, r2, #2
 800810c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008110:	1c41      	adds	r1, r0, #1
 8008112:	4623      	mov	r3, r4
 8008114:	42ab      	cmp	r3, r5
 8008116:	d30a      	bcc.n	800812e <__exponent+0x5e>
 8008118:	f10d 0309 	add.w	r3, sp, #9
 800811c:	1a9b      	subs	r3, r3, r2
 800811e:	42ac      	cmp	r4, r5
 8008120:	bf88      	it	hi
 8008122:	2300      	movhi	r3, #0
 8008124:	3302      	adds	r3, #2
 8008126:	4403      	add	r3, r0
 8008128:	1a18      	subs	r0, r3, r0
 800812a:	b003      	add	sp, #12
 800812c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800812e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008132:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008136:	e7ed      	b.n	8008114 <__exponent+0x44>
 8008138:	2330      	movs	r3, #48	@ 0x30
 800813a:	3130      	adds	r1, #48	@ 0x30
 800813c:	7083      	strb	r3, [r0, #2]
 800813e:	70c1      	strb	r1, [r0, #3]
 8008140:	1d03      	adds	r3, r0, #4
 8008142:	e7f1      	b.n	8008128 <__exponent+0x58>

08008144 <_printf_float>:
 8008144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008148:	b08d      	sub	sp, #52	@ 0x34
 800814a:	460c      	mov	r4, r1
 800814c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008150:	4616      	mov	r6, r2
 8008152:	461f      	mov	r7, r3
 8008154:	4605      	mov	r5, r0
 8008156:	f001 f895 	bl	8009284 <_localeconv_r>
 800815a:	6803      	ldr	r3, [r0, #0]
 800815c:	9304      	str	r3, [sp, #16]
 800815e:	4618      	mov	r0, r3
 8008160:	f7f8 f886 	bl	8000270 <strlen>
 8008164:	2300      	movs	r3, #0
 8008166:	930a      	str	r3, [sp, #40]	@ 0x28
 8008168:	f8d8 3000 	ldr.w	r3, [r8]
 800816c:	9005      	str	r0, [sp, #20]
 800816e:	3307      	adds	r3, #7
 8008170:	f023 0307 	bic.w	r3, r3, #7
 8008174:	f103 0208 	add.w	r2, r3, #8
 8008178:	f894 a018 	ldrb.w	sl, [r4, #24]
 800817c:	f8d4 b000 	ldr.w	fp, [r4]
 8008180:	f8c8 2000 	str.w	r2, [r8]
 8008184:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008188:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800818c:	9307      	str	r3, [sp, #28]
 800818e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008192:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008196:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800819a:	4b9c      	ldr	r3, [pc, #624]	@ (800840c <_printf_float+0x2c8>)
 800819c:	f04f 32ff 	mov.w	r2, #4294967295
 80081a0:	f7f8 fcc4 	bl	8000b2c <__aeabi_dcmpun>
 80081a4:	bb70      	cbnz	r0, 8008204 <_printf_float+0xc0>
 80081a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80081aa:	4b98      	ldr	r3, [pc, #608]	@ (800840c <_printf_float+0x2c8>)
 80081ac:	f04f 32ff 	mov.w	r2, #4294967295
 80081b0:	f7f8 fc9e 	bl	8000af0 <__aeabi_dcmple>
 80081b4:	bb30      	cbnz	r0, 8008204 <_printf_float+0xc0>
 80081b6:	2200      	movs	r2, #0
 80081b8:	2300      	movs	r3, #0
 80081ba:	4640      	mov	r0, r8
 80081bc:	4649      	mov	r1, r9
 80081be:	f7f8 fc8d 	bl	8000adc <__aeabi_dcmplt>
 80081c2:	b110      	cbz	r0, 80081ca <_printf_float+0x86>
 80081c4:	232d      	movs	r3, #45	@ 0x2d
 80081c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081ca:	4a91      	ldr	r2, [pc, #580]	@ (8008410 <_printf_float+0x2cc>)
 80081cc:	4b91      	ldr	r3, [pc, #580]	@ (8008414 <_printf_float+0x2d0>)
 80081ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80081d2:	bf8c      	ite	hi
 80081d4:	4690      	movhi	r8, r2
 80081d6:	4698      	movls	r8, r3
 80081d8:	2303      	movs	r3, #3
 80081da:	6123      	str	r3, [r4, #16]
 80081dc:	f02b 0304 	bic.w	r3, fp, #4
 80081e0:	6023      	str	r3, [r4, #0]
 80081e2:	f04f 0900 	mov.w	r9, #0
 80081e6:	9700      	str	r7, [sp, #0]
 80081e8:	4633      	mov	r3, r6
 80081ea:	aa0b      	add	r2, sp, #44	@ 0x2c
 80081ec:	4621      	mov	r1, r4
 80081ee:	4628      	mov	r0, r5
 80081f0:	f000 f9d2 	bl	8008598 <_printf_common>
 80081f4:	3001      	adds	r0, #1
 80081f6:	f040 808d 	bne.w	8008314 <_printf_float+0x1d0>
 80081fa:	f04f 30ff 	mov.w	r0, #4294967295
 80081fe:	b00d      	add	sp, #52	@ 0x34
 8008200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008204:	4642      	mov	r2, r8
 8008206:	464b      	mov	r3, r9
 8008208:	4640      	mov	r0, r8
 800820a:	4649      	mov	r1, r9
 800820c:	f7f8 fc8e 	bl	8000b2c <__aeabi_dcmpun>
 8008210:	b140      	cbz	r0, 8008224 <_printf_float+0xe0>
 8008212:	464b      	mov	r3, r9
 8008214:	2b00      	cmp	r3, #0
 8008216:	bfbc      	itt	lt
 8008218:	232d      	movlt	r3, #45	@ 0x2d
 800821a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800821e:	4a7e      	ldr	r2, [pc, #504]	@ (8008418 <_printf_float+0x2d4>)
 8008220:	4b7e      	ldr	r3, [pc, #504]	@ (800841c <_printf_float+0x2d8>)
 8008222:	e7d4      	b.n	80081ce <_printf_float+0x8a>
 8008224:	6863      	ldr	r3, [r4, #4]
 8008226:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800822a:	9206      	str	r2, [sp, #24]
 800822c:	1c5a      	adds	r2, r3, #1
 800822e:	d13b      	bne.n	80082a8 <_printf_float+0x164>
 8008230:	2306      	movs	r3, #6
 8008232:	6063      	str	r3, [r4, #4]
 8008234:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008238:	2300      	movs	r3, #0
 800823a:	6022      	str	r2, [r4, #0]
 800823c:	9303      	str	r3, [sp, #12]
 800823e:	ab0a      	add	r3, sp, #40	@ 0x28
 8008240:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008244:	ab09      	add	r3, sp, #36	@ 0x24
 8008246:	9300      	str	r3, [sp, #0]
 8008248:	6861      	ldr	r1, [r4, #4]
 800824a:	ec49 8b10 	vmov	d0, r8, r9
 800824e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008252:	4628      	mov	r0, r5
 8008254:	f7ff fed7 	bl	8008006 <__cvt>
 8008258:	9b06      	ldr	r3, [sp, #24]
 800825a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800825c:	2b47      	cmp	r3, #71	@ 0x47
 800825e:	4680      	mov	r8, r0
 8008260:	d129      	bne.n	80082b6 <_printf_float+0x172>
 8008262:	1cc8      	adds	r0, r1, #3
 8008264:	db02      	blt.n	800826c <_printf_float+0x128>
 8008266:	6863      	ldr	r3, [r4, #4]
 8008268:	4299      	cmp	r1, r3
 800826a:	dd41      	ble.n	80082f0 <_printf_float+0x1ac>
 800826c:	f1aa 0a02 	sub.w	sl, sl, #2
 8008270:	fa5f fa8a 	uxtb.w	sl, sl
 8008274:	3901      	subs	r1, #1
 8008276:	4652      	mov	r2, sl
 8008278:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800827c:	9109      	str	r1, [sp, #36]	@ 0x24
 800827e:	f7ff ff27 	bl	80080d0 <__exponent>
 8008282:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008284:	1813      	adds	r3, r2, r0
 8008286:	2a01      	cmp	r2, #1
 8008288:	4681      	mov	r9, r0
 800828a:	6123      	str	r3, [r4, #16]
 800828c:	dc02      	bgt.n	8008294 <_printf_float+0x150>
 800828e:	6822      	ldr	r2, [r4, #0]
 8008290:	07d2      	lsls	r2, r2, #31
 8008292:	d501      	bpl.n	8008298 <_printf_float+0x154>
 8008294:	3301      	adds	r3, #1
 8008296:	6123      	str	r3, [r4, #16]
 8008298:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800829c:	2b00      	cmp	r3, #0
 800829e:	d0a2      	beq.n	80081e6 <_printf_float+0xa2>
 80082a0:	232d      	movs	r3, #45	@ 0x2d
 80082a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082a6:	e79e      	b.n	80081e6 <_printf_float+0xa2>
 80082a8:	9a06      	ldr	r2, [sp, #24]
 80082aa:	2a47      	cmp	r2, #71	@ 0x47
 80082ac:	d1c2      	bne.n	8008234 <_printf_float+0xf0>
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d1c0      	bne.n	8008234 <_printf_float+0xf0>
 80082b2:	2301      	movs	r3, #1
 80082b4:	e7bd      	b.n	8008232 <_printf_float+0xee>
 80082b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80082ba:	d9db      	bls.n	8008274 <_printf_float+0x130>
 80082bc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80082c0:	d118      	bne.n	80082f4 <_printf_float+0x1b0>
 80082c2:	2900      	cmp	r1, #0
 80082c4:	6863      	ldr	r3, [r4, #4]
 80082c6:	dd0b      	ble.n	80082e0 <_printf_float+0x19c>
 80082c8:	6121      	str	r1, [r4, #16]
 80082ca:	b913      	cbnz	r3, 80082d2 <_printf_float+0x18e>
 80082cc:	6822      	ldr	r2, [r4, #0]
 80082ce:	07d0      	lsls	r0, r2, #31
 80082d0:	d502      	bpl.n	80082d8 <_printf_float+0x194>
 80082d2:	3301      	adds	r3, #1
 80082d4:	440b      	add	r3, r1
 80082d6:	6123      	str	r3, [r4, #16]
 80082d8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80082da:	f04f 0900 	mov.w	r9, #0
 80082de:	e7db      	b.n	8008298 <_printf_float+0x154>
 80082e0:	b913      	cbnz	r3, 80082e8 <_printf_float+0x1a4>
 80082e2:	6822      	ldr	r2, [r4, #0]
 80082e4:	07d2      	lsls	r2, r2, #31
 80082e6:	d501      	bpl.n	80082ec <_printf_float+0x1a8>
 80082e8:	3302      	adds	r3, #2
 80082ea:	e7f4      	b.n	80082d6 <_printf_float+0x192>
 80082ec:	2301      	movs	r3, #1
 80082ee:	e7f2      	b.n	80082d6 <_printf_float+0x192>
 80082f0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80082f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082f6:	4299      	cmp	r1, r3
 80082f8:	db05      	blt.n	8008306 <_printf_float+0x1c2>
 80082fa:	6823      	ldr	r3, [r4, #0]
 80082fc:	6121      	str	r1, [r4, #16]
 80082fe:	07d8      	lsls	r0, r3, #31
 8008300:	d5ea      	bpl.n	80082d8 <_printf_float+0x194>
 8008302:	1c4b      	adds	r3, r1, #1
 8008304:	e7e7      	b.n	80082d6 <_printf_float+0x192>
 8008306:	2900      	cmp	r1, #0
 8008308:	bfd4      	ite	le
 800830a:	f1c1 0202 	rsble	r2, r1, #2
 800830e:	2201      	movgt	r2, #1
 8008310:	4413      	add	r3, r2
 8008312:	e7e0      	b.n	80082d6 <_printf_float+0x192>
 8008314:	6823      	ldr	r3, [r4, #0]
 8008316:	055a      	lsls	r2, r3, #21
 8008318:	d407      	bmi.n	800832a <_printf_float+0x1e6>
 800831a:	6923      	ldr	r3, [r4, #16]
 800831c:	4642      	mov	r2, r8
 800831e:	4631      	mov	r1, r6
 8008320:	4628      	mov	r0, r5
 8008322:	47b8      	blx	r7
 8008324:	3001      	adds	r0, #1
 8008326:	d12b      	bne.n	8008380 <_printf_float+0x23c>
 8008328:	e767      	b.n	80081fa <_printf_float+0xb6>
 800832a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800832e:	f240 80dd 	bls.w	80084ec <_printf_float+0x3a8>
 8008332:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008336:	2200      	movs	r2, #0
 8008338:	2300      	movs	r3, #0
 800833a:	f7f8 fbc5 	bl	8000ac8 <__aeabi_dcmpeq>
 800833e:	2800      	cmp	r0, #0
 8008340:	d033      	beq.n	80083aa <_printf_float+0x266>
 8008342:	4a37      	ldr	r2, [pc, #220]	@ (8008420 <_printf_float+0x2dc>)
 8008344:	2301      	movs	r3, #1
 8008346:	4631      	mov	r1, r6
 8008348:	4628      	mov	r0, r5
 800834a:	47b8      	blx	r7
 800834c:	3001      	adds	r0, #1
 800834e:	f43f af54 	beq.w	80081fa <_printf_float+0xb6>
 8008352:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008356:	4543      	cmp	r3, r8
 8008358:	db02      	blt.n	8008360 <_printf_float+0x21c>
 800835a:	6823      	ldr	r3, [r4, #0]
 800835c:	07d8      	lsls	r0, r3, #31
 800835e:	d50f      	bpl.n	8008380 <_printf_float+0x23c>
 8008360:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008364:	4631      	mov	r1, r6
 8008366:	4628      	mov	r0, r5
 8008368:	47b8      	blx	r7
 800836a:	3001      	adds	r0, #1
 800836c:	f43f af45 	beq.w	80081fa <_printf_float+0xb6>
 8008370:	f04f 0900 	mov.w	r9, #0
 8008374:	f108 38ff 	add.w	r8, r8, #4294967295
 8008378:	f104 0a1a 	add.w	sl, r4, #26
 800837c:	45c8      	cmp	r8, r9
 800837e:	dc09      	bgt.n	8008394 <_printf_float+0x250>
 8008380:	6823      	ldr	r3, [r4, #0]
 8008382:	079b      	lsls	r3, r3, #30
 8008384:	f100 8103 	bmi.w	800858e <_printf_float+0x44a>
 8008388:	68e0      	ldr	r0, [r4, #12]
 800838a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800838c:	4298      	cmp	r0, r3
 800838e:	bfb8      	it	lt
 8008390:	4618      	movlt	r0, r3
 8008392:	e734      	b.n	80081fe <_printf_float+0xba>
 8008394:	2301      	movs	r3, #1
 8008396:	4652      	mov	r2, sl
 8008398:	4631      	mov	r1, r6
 800839a:	4628      	mov	r0, r5
 800839c:	47b8      	blx	r7
 800839e:	3001      	adds	r0, #1
 80083a0:	f43f af2b 	beq.w	80081fa <_printf_float+0xb6>
 80083a4:	f109 0901 	add.w	r9, r9, #1
 80083a8:	e7e8      	b.n	800837c <_printf_float+0x238>
 80083aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	dc39      	bgt.n	8008424 <_printf_float+0x2e0>
 80083b0:	4a1b      	ldr	r2, [pc, #108]	@ (8008420 <_printf_float+0x2dc>)
 80083b2:	2301      	movs	r3, #1
 80083b4:	4631      	mov	r1, r6
 80083b6:	4628      	mov	r0, r5
 80083b8:	47b8      	blx	r7
 80083ba:	3001      	adds	r0, #1
 80083bc:	f43f af1d 	beq.w	80081fa <_printf_float+0xb6>
 80083c0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80083c4:	ea59 0303 	orrs.w	r3, r9, r3
 80083c8:	d102      	bne.n	80083d0 <_printf_float+0x28c>
 80083ca:	6823      	ldr	r3, [r4, #0]
 80083cc:	07d9      	lsls	r1, r3, #31
 80083ce:	d5d7      	bpl.n	8008380 <_printf_float+0x23c>
 80083d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083d4:	4631      	mov	r1, r6
 80083d6:	4628      	mov	r0, r5
 80083d8:	47b8      	blx	r7
 80083da:	3001      	adds	r0, #1
 80083dc:	f43f af0d 	beq.w	80081fa <_printf_float+0xb6>
 80083e0:	f04f 0a00 	mov.w	sl, #0
 80083e4:	f104 0b1a 	add.w	fp, r4, #26
 80083e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ea:	425b      	negs	r3, r3
 80083ec:	4553      	cmp	r3, sl
 80083ee:	dc01      	bgt.n	80083f4 <_printf_float+0x2b0>
 80083f0:	464b      	mov	r3, r9
 80083f2:	e793      	b.n	800831c <_printf_float+0x1d8>
 80083f4:	2301      	movs	r3, #1
 80083f6:	465a      	mov	r2, fp
 80083f8:	4631      	mov	r1, r6
 80083fa:	4628      	mov	r0, r5
 80083fc:	47b8      	blx	r7
 80083fe:	3001      	adds	r0, #1
 8008400:	f43f aefb 	beq.w	80081fa <_printf_float+0xb6>
 8008404:	f10a 0a01 	add.w	sl, sl, #1
 8008408:	e7ee      	b.n	80083e8 <_printf_float+0x2a4>
 800840a:	bf00      	nop
 800840c:	7fefffff 	.word	0x7fefffff
 8008410:	0800d24c 	.word	0x0800d24c
 8008414:	0800d248 	.word	0x0800d248
 8008418:	0800d254 	.word	0x0800d254
 800841c:	0800d250 	.word	0x0800d250
 8008420:	0800d258 	.word	0x0800d258
 8008424:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008426:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800842a:	4553      	cmp	r3, sl
 800842c:	bfa8      	it	ge
 800842e:	4653      	movge	r3, sl
 8008430:	2b00      	cmp	r3, #0
 8008432:	4699      	mov	r9, r3
 8008434:	dc36      	bgt.n	80084a4 <_printf_float+0x360>
 8008436:	f04f 0b00 	mov.w	fp, #0
 800843a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800843e:	f104 021a 	add.w	r2, r4, #26
 8008442:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008444:	9306      	str	r3, [sp, #24]
 8008446:	eba3 0309 	sub.w	r3, r3, r9
 800844a:	455b      	cmp	r3, fp
 800844c:	dc31      	bgt.n	80084b2 <_printf_float+0x36e>
 800844e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008450:	459a      	cmp	sl, r3
 8008452:	dc3a      	bgt.n	80084ca <_printf_float+0x386>
 8008454:	6823      	ldr	r3, [r4, #0]
 8008456:	07da      	lsls	r2, r3, #31
 8008458:	d437      	bmi.n	80084ca <_printf_float+0x386>
 800845a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800845c:	ebaa 0903 	sub.w	r9, sl, r3
 8008460:	9b06      	ldr	r3, [sp, #24]
 8008462:	ebaa 0303 	sub.w	r3, sl, r3
 8008466:	4599      	cmp	r9, r3
 8008468:	bfa8      	it	ge
 800846a:	4699      	movge	r9, r3
 800846c:	f1b9 0f00 	cmp.w	r9, #0
 8008470:	dc33      	bgt.n	80084da <_printf_float+0x396>
 8008472:	f04f 0800 	mov.w	r8, #0
 8008476:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800847a:	f104 0b1a 	add.w	fp, r4, #26
 800847e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008480:	ebaa 0303 	sub.w	r3, sl, r3
 8008484:	eba3 0309 	sub.w	r3, r3, r9
 8008488:	4543      	cmp	r3, r8
 800848a:	f77f af79 	ble.w	8008380 <_printf_float+0x23c>
 800848e:	2301      	movs	r3, #1
 8008490:	465a      	mov	r2, fp
 8008492:	4631      	mov	r1, r6
 8008494:	4628      	mov	r0, r5
 8008496:	47b8      	blx	r7
 8008498:	3001      	adds	r0, #1
 800849a:	f43f aeae 	beq.w	80081fa <_printf_float+0xb6>
 800849e:	f108 0801 	add.w	r8, r8, #1
 80084a2:	e7ec      	b.n	800847e <_printf_float+0x33a>
 80084a4:	4642      	mov	r2, r8
 80084a6:	4631      	mov	r1, r6
 80084a8:	4628      	mov	r0, r5
 80084aa:	47b8      	blx	r7
 80084ac:	3001      	adds	r0, #1
 80084ae:	d1c2      	bne.n	8008436 <_printf_float+0x2f2>
 80084b0:	e6a3      	b.n	80081fa <_printf_float+0xb6>
 80084b2:	2301      	movs	r3, #1
 80084b4:	4631      	mov	r1, r6
 80084b6:	4628      	mov	r0, r5
 80084b8:	9206      	str	r2, [sp, #24]
 80084ba:	47b8      	blx	r7
 80084bc:	3001      	adds	r0, #1
 80084be:	f43f ae9c 	beq.w	80081fa <_printf_float+0xb6>
 80084c2:	9a06      	ldr	r2, [sp, #24]
 80084c4:	f10b 0b01 	add.w	fp, fp, #1
 80084c8:	e7bb      	b.n	8008442 <_printf_float+0x2fe>
 80084ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084ce:	4631      	mov	r1, r6
 80084d0:	4628      	mov	r0, r5
 80084d2:	47b8      	blx	r7
 80084d4:	3001      	adds	r0, #1
 80084d6:	d1c0      	bne.n	800845a <_printf_float+0x316>
 80084d8:	e68f      	b.n	80081fa <_printf_float+0xb6>
 80084da:	9a06      	ldr	r2, [sp, #24]
 80084dc:	464b      	mov	r3, r9
 80084de:	4442      	add	r2, r8
 80084e0:	4631      	mov	r1, r6
 80084e2:	4628      	mov	r0, r5
 80084e4:	47b8      	blx	r7
 80084e6:	3001      	adds	r0, #1
 80084e8:	d1c3      	bne.n	8008472 <_printf_float+0x32e>
 80084ea:	e686      	b.n	80081fa <_printf_float+0xb6>
 80084ec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80084f0:	f1ba 0f01 	cmp.w	sl, #1
 80084f4:	dc01      	bgt.n	80084fa <_printf_float+0x3b6>
 80084f6:	07db      	lsls	r3, r3, #31
 80084f8:	d536      	bpl.n	8008568 <_printf_float+0x424>
 80084fa:	2301      	movs	r3, #1
 80084fc:	4642      	mov	r2, r8
 80084fe:	4631      	mov	r1, r6
 8008500:	4628      	mov	r0, r5
 8008502:	47b8      	blx	r7
 8008504:	3001      	adds	r0, #1
 8008506:	f43f ae78 	beq.w	80081fa <_printf_float+0xb6>
 800850a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800850e:	4631      	mov	r1, r6
 8008510:	4628      	mov	r0, r5
 8008512:	47b8      	blx	r7
 8008514:	3001      	adds	r0, #1
 8008516:	f43f ae70 	beq.w	80081fa <_printf_float+0xb6>
 800851a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800851e:	2200      	movs	r2, #0
 8008520:	2300      	movs	r3, #0
 8008522:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008526:	f7f8 facf 	bl	8000ac8 <__aeabi_dcmpeq>
 800852a:	b9c0      	cbnz	r0, 800855e <_printf_float+0x41a>
 800852c:	4653      	mov	r3, sl
 800852e:	f108 0201 	add.w	r2, r8, #1
 8008532:	4631      	mov	r1, r6
 8008534:	4628      	mov	r0, r5
 8008536:	47b8      	blx	r7
 8008538:	3001      	adds	r0, #1
 800853a:	d10c      	bne.n	8008556 <_printf_float+0x412>
 800853c:	e65d      	b.n	80081fa <_printf_float+0xb6>
 800853e:	2301      	movs	r3, #1
 8008540:	465a      	mov	r2, fp
 8008542:	4631      	mov	r1, r6
 8008544:	4628      	mov	r0, r5
 8008546:	47b8      	blx	r7
 8008548:	3001      	adds	r0, #1
 800854a:	f43f ae56 	beq.w	80081fa <_printf_float+0xb6>
 800854e:	f108 0801 	add.w	r8, r8, #1
 8008552:	45d0      	cmp	r8, sl
 8008554:	dbf3      	blt.n	800853e <_printf_float+0x3fa>
 8008556:	464b      	mov	r3, r9
 8008558:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800855c:	e6df      	b.n	800831e <_printf_float+0x1da>
 800855e:	f04f 0800 	mov.w	r8, #0
 8008562:	f104 0b1a 	add.w	fp, r4, #26
 8008566:	e7f4      	b.n	8008552 <_printf_float+0x40e>
 8008568:	2301      	movs	r3, #1
 800856a:	4642      	mov	r2, r8
 800856c:	e7e1      	b.n	8008532 <_printf_float+0x3ee>
 800856e:	2301      	movs	r3, #1
 8008570:	464a      	mov	r2, r9
 8008572:	4631      	mov	r1, r6
 8008574:	4628      	mov	r0, r5
 8008576:	47b8      	blx	r7
 8008578:	3001      	adds	r0, #1
 800857a:	f43f ae3e 	beq.w	80081fa <_printf_float+0xb6>
 800857e:	f108 0801 	add.w	r8, r8, #1
 8008582:	68e3      	ldr	r3, [r4, #12]
 8008584:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008586:	1a5b      	subs	r3, r3, r1
 8008588:	4543      	cmp	r3, r8
 800858a:	dcf0      	bgt.n	800856e <_printf_float+0x42a>
 800858c:	e6fc      	b.n	8008388 <_printf_float+0x244>
 800858e:	f04f 0800 	mov.w	r8, #0
 8008592:	f104 0919 	add.w	r9, r4, #25
 8008596:	e7f4      	b.n	8008582 <_printf_float+0x43e>

08008598 <_printf_common>:
 8008598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800859c:	4616      	mov	r6, r2
 800859e:	4698      	mov	r8, r3
 80085a0:	688a      	ldr	r2, [r1, #8]
 80085a2:	690b      	ldr	r3, [r1, #16]
 80085a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80085a8:	4293      	cmp	r3, r2
 80085aa:	bfb8      	it	lt
 80085ac:	4613      	movlt	r3, r2
 80085ae:	6033      	str	r3, [r6, #0]
 80085b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80085b4:	4607      	mov	r7, r0
 80085b6:	460c      	mov	r4, r1
 80085b8:	b10a      	cbz	r2, 80085be <_printf_common+0x26>
 80085ba:	3301      	adds	r3, #1
 80085bc:	6033      	str	r3, [r6, #0]
 80085be:	6823      	ldr	r3, [r4, #0]
 80085c0:	0699      	lsls	r1, r3, #26
 80085c2:	bf42      	ittt	mi
 80085c4:	6833      	ldrmi	r3, [r6, #0]
 80085c6:	3302      	addmi	r3, #2
 80085c8:	6033      	strmi	r3, [r6, #0]
 80085ca:	6825      	ldr	r5, [r4, #0]
 80085cc:	f015 0506 	ands.w	r5, r5, #6
 80085d0:	d106      	bne.n	80085e0 <_printf_common+0x48>
 80085d2:	f104 0a19 	add.w	sl, r4, #25
 80085d6:	68e3      	ldr	r3, [r4, #12]
 80085d8:	6832      	ldr	r2, [r6, #0]
 80085da:	1a9b      	subs	r3, r3, r2
 80085dc:	42ab      	cmp	r3, r5
 80085de:	dc26      	bgt.n	800862e <_printf_common+0x96>
 80085e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80085e4:	6822      	ldr	r2, [r4, #0]
 80085e6:	3b00      	subs	r3, #0
 80085e8:	bf18      	it	ne
 80085ea:	2301      	movne	r3, #1
 80085ec:	0692      	lsls	r2, r2, #26
 80085ee:	d42b      	bmi.n	8008648 <_printf_common+0xb0>
 80085f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80085f4:	4641      	mov	r1, r8
 80085f6:	4638      	mov	r0, r7
 80085f8:	47c8      	blx	r9
 80085fa:	3001      	adds	r0, #1
 80085fc:	d01e      	beq.n	800863c <_printf_common+0xa4>
 80085fe:	6823      	ldr	r3, [r4, #0]
 8008600:	6922      	ldr	r2, [r4, #16]
 8008602:	f003 0306 	and.w	r3, r3, #6
 8008606:	2b04      	cmp	r3, #4
 8008608:	bf02      	ittt	eq
 800860a:	68e5      	ldreq	r5, [r4, #12]
 800860c:	6833      	ldreq	r3, [r6, #0]
 800860e:	1aed      	subeq	r5, r5, r3
 8008610:	68a3      	ldr	r3, [r4, #8]
 8008612:	bf0c      	ite	eq
 8008614:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008618:	2500      	movne	r5, #0
 800861a:	4293      	cmp	r3, r2
 800861c:	bfc4      	itt	gt
 800861e:	1a9b      	subgt	r3, r3, r2
 8008620:	18ed      	addgt	r5, r5, r3
 8008622:	2600      	movs	r6, #0
 8008624:	341a      	adds	r4, #26
 8008626:	42b5      	cmp	r5, r6
 8008628:	d11a      	bne.n	8008660 <_printf_common+0xc8>
 800862a:	2000      	movs	r0, #0
 800862c:	e008      	b.n	8008640 <_printf_common+0xa8>
 800862e:	2301      	movs	r3, #1
 8008630:	4652      	mov	r2, sl
 8008632:	4641      	mov	r1, r8
 8008634:	4638      	mov	r0, r7
 8008636:	47c8      	blx	r9
 8008638:	3001      	adds	r0, #1
 800863a:	d103      	bne.n	8008644 <_printf_common+0xac>
 800863c:	f04f 30ff 	mov.w	r0, #4294967295
 8008640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008644:	3501      	adds	r5, #1
 8008646:	e7c6      	b.n	80085d6 <_printf_common+0x3e>
 8008648:	18e1      	adds	r1, r4, r3
 800864a:	1c5a      	adds	r2, r3, #1
 800864c:	2030      	movs	r0, #48	@ 0x30
 800864e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008652:	4422      	add	r2, r4
 8008654:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008658:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800865c:	3302      	adds	r3, #2
 800865e:	e7c7      	b.n	80085f0 <_printf_common+0x58>
 8008660:	2301      	movs	r3, #1
 8008662:	4622      	mov	r2, r4
 8008664:	4641      	mov	r1, r8
 8008666:	4638      	mov	r0, r7
 8008668:	47c8      	blx	r9
 800866a:	3001      	adds	r0, #1
 800866c:	d0e6      	beq.n	800863c <_printf_common+0xa4>
 800866e:	3601      	adds	r6, #1
 8008670:	e7d9      	b.n	8008626 <_printf_common+0x8e>
	...

08008674 <_printf_i>:
 8008674:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008678:	7e0f      	ldrb	r7, [r1, #24]
 800867a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800867c:	2f78      	cmp	r7, #120	@ 0x78
 800867e:	4691      	mov	r9, r2
 8008680:	4680      	mov	r8, r0
 8008682:	460c      	mov	r4, r1
 8008684:	469a      	mov	sl, r3
 8008686:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800868a:	d807      	bhi.n	800869c <_printf_i+0x28>
 800868c:	2f62      	cmp	r7, #98	@ 0x62
 800868e:	d80a      	bhi.n	80086a6 <_printf_i+0x32>
 8008690:	2f00      	cmp	r7, #0
 8008692:	f000 80d1 	beq.w	8008838 <_printf_i+0x1c4>
 8008696:	2f58      	cmp	r7, #88	@ 0x58
 8008698:	f000 80b8 	beq.w	800880c <_printf_i+0x198>
 800869c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80086a4:	e03a      	b.n	800871c <_printf_i+0xa8>
 80086a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80086aa:	2b15      	cmp	r3, #21
 80086ac:	d8f6      	bhi.n	800869c <_printf_i+0x28>
 80086ae:	a101      	add	r1, pc, #4	@ (adr r1, 80086b4 <_printf_i+0x40>)
 80086b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086b4:	0800870d 	.word	0x0800870d
 80086b8:	08008721 	.word	0x08008721
 80086bc:	0800869d 	.word	0x0800869d
 80086c0:	0800869d 	.word	0x0800869d
 80086c4:	0800869d 	.word	0x0800869d
 80086c8:	0800869d 	.word	0x0800869d
 80086cc:	08008721 	.word	0x08008721
 80086d0:	0800869d 	.word	0x0800869d
 80086d4:	0800869d 	.word	0x0800869d
 80086d8:	0800869d 	.word	0x0800869d
 80086dc:	0800869d 	.word	0x0800869d
 80086e0:	0800881f 	.word	0x0800881f
 80086e4:	0800874b 	.word	0x0800874b
 80086e8:	080087d9 	.word	0x080087d9
 80086ec:	0800869d 	.word	0x0800869d
 80086f0:	0800869d 	.word	0x0800869d
 80086f4:	08008841 	.word	0x08008841
 80086f8:	0800869d 	.word	0x0800869d
 80086fc:	0800874b 	.word	0x0800874b
 8008700:	0800869d 	.word	0x0800869d
 8008704:	0800869d 	.word	0x0800869d
 8008708:	080087e1 	.word	0x080087e1
 800870c:	6833      	ldr	r3, [r6, #0]
 800870e:	1d1a      	adds	r2, r3, #4
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	6032      	str	r2, [r6, #0]
 8008714:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008718:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800871c:	2301      	movs	r3, #1
 800871e:	e09c      	b.n	800885a <_printf_i+0x1e6>
 8008720:	6833      	ldr	r3, [r6, #0]
 8008722:	6820      	ldr	r0, [r4, #0]
 8008724:	1d19      	adds	r1, r3, #4
 8008726:	6031      	str	r1, [r6, #0]
 8008728:	0606      	lsls	r6, r0, #24
 800872a:	d501      	bpl.n	8008730 <_printf_i+0xbc>
 800872c:	681d      	ldr	r5, [r3, #0]
 800872e:	e003      	b.n	8008738 <_printf_i+0xc4>
 8008730:	0645      	lsls	r5, r0, #25
 8008732:	d5fb      	bpl.n	800872c <_printf_i+0xb8>
 8008734:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008738:	2d00      	cmp	r5, #0
 800873a:	da03      	bge.n	8008744 <_printf_i+0xd0>
 800873c:	232d      	movs	r3, #45	@ 0x2d
 800873e:	426d      	negs	r5, r5
 8008740:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008744:	4858      	ldr	r0, [pc, #352]	@ (80088a8 <_printf_i+0x234>)
 8008746:	230a      	movs	r3, #10
 8008748:	e011      	b.n	800876e <_printf_i+0xfa>
 800874a:	6821      	ldr	r1, [r4, #0]
 800874c:	6833      	ldr	r3, [r6, #0]
 800874e:	0608      	lsls	r0, r1, #24
 8008750:	f853 5b04 	ldr.w	r5, [r3], #4
 8008754:	d402      	bmi.n	800875c <_printf_i+0xe8>
 8008756:	0649      	lsls	r1, r1, #25
 8008758:	bf48      	it	mi
 800875a:	b2ad      	uxthmi	r5, r5
 800875c:	2f6f      	cmp	r7, #111	@ 0x6f
 800875e:	4852      	ldr	r0, [pc, #328]	@ (80088a8 <_printf_i+0x234>)
 8008760:	6033      	str	r3, [r6, #0]
 8008762:	bf14      	ite	ne
 8008764:	230a      	movne	r3, #10
 8008766:	2308      	moveq	r3, #8
 8008768:	2100      	movs	r1, #0
 800876a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800876e:	6866      	ldr	r6, [r4, #4]
 8008770:	60a6      	str	r6, [r4, #8]
 8008772:	2e00      	cmp	r6, #0
 8008774:	db05      	blt.n	8008782 <_printf_i+0x10e>
 8008776:	6821      	ldr	r1, [r4, #0]
 8008778:	432e      	orrs	r6, r5
 800877a:	f021 0104 	bic.w	r1, r1, #4
 800877e:	6021      	str	r1, [r4, #0]
 8008780:	d04b      	beq.n	800881a <_printf_i+0x1a6>
 8008782:	4616      	mov	r6, r2
 8008784:	fbb5 f1f3 	udiv	r1, r5, r3
 8008788:	fb03 5711 	mls	r7, r3, r1, r5
 800878c:	5dc7      	ldrb	r7, [r0, r7]
 800878e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008792:	462f      	mov	r7, r5
 8008794:	42bb      	cmp	r3, r7
 8008796:	460d      	mov	r5, r1
 8008798:	d9f4      	bls.n	8008784 <_printf_i+0x110>
 800879a:	2b08      	cmp	r3, #8
 800879c:	d10b      	bne.n	80087b6 <_printf_i+0x142>
 800879e:	6823      	ldr	r3, [r4, #0]
 80087a0:	07df      	lsls	r7, r3, #31
 80087a2:	d508      	bpl.n	80087b6 <_printf_i+0x142>
 80087a4:	6923      	ldr	r3, [r4, #16]
 80087a6:	6861      	ldr	r1, [r4, #4]
 80087a8:	4299      	cmp	r1, r3
 80087aa:	bfde      	ittt	le
 80087ac:	2330      	movle	r3, #48	@ 0x30
 80087ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80087b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80087b6:	1b92      	subs	r2, r2, r6
 80087b8:	6122      	str	r2, [r4, #16]
 80087ba:	f8cd a000 	str.w	sl, [sp]
 80087be:	464b      	mov	r3, r9
 80087c0:	aa03      	add	r2, sp, #12
 80087c2:	4621      	mov	r1, r4
 80087c4:	4640      	mov	r0, r8
 80087c6:	f7ff fee7 	bl	8008598 <_printf_common>
 80087ca:	3001      	adds	r0, #1
 80087cc:	d14a      	bne.n	8008864 <_printf_i+0x1f0>
 80087ce:	f04f 30ff 	mov.w	r0, #4294967295
 80087d2:	b004      	add	sp, #16
 80087d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087d8:	6823      	ldr	r3, [r4, #0]
 80087da:	f043 0320 	orr.w	r3, r3, #32
 80087de:	6023      	str	r3, [r4, #0]
 80087e0:	4832      	ldr	r0, [pc, #200]	@ (80088ac <_printf_i+0x238>)
 80087e2:	2778      	movs	r7, #120	@ 0x78
 80087e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80087e8:	6823      	ldr	r3, [r4, #0]
 80087ea:	6831      	ldr	r1, [r6, #0]
 80087ec:	061f      	lsls	r7, r3, #24
 80087ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80087f2:	d402      	bmi.n	80087fa <_printf_i+0x186>
 80087f4:	065f      	lsls	r7, r3, #25
 80087f6:	bf48      	it	mi
 80087f8:	b2ad      	uxthmi	r5, r5
 80087fa:	6031      	str	r1, [r6, #0]
 80087fc:	07d9      	lsls	r1, r3, #31
 80087fe:	bf44      	itt	mi
 8008800:	f043 0320 	orrmi.w	r3, r3, #32
 8008804:	6023      	strmi	r3, [r4, #0]
 8008806:	b11d      	cbz	r5, 8008810 <_printf_i+0x19c>
 8008808:	2310      	movs	r3, #16
 800880a:	e7ad      	b.n	8008768 <_printf_i+0xf4>
 800880c:	4826      	ldr	r0, [pc, #152]	@ (80088a8 <_printf_i+0x234>)
 800880e:	e7e9      	b.n	80087e4 <_printf_i+0x170>
 8008810:	6823      	ldr	r3, [r4, #0]
 8008812:	f023 0320 	bic.w	r3, r3, #32
 8008816:	6023      	str	r3, [r4, #0]
 8008818:	e7f6      	b.n	8008808 <_printf_i+0x194>
 800881a:	4616      	mov	r6, r2
 800881c:	e7bd      	b.n	800879a <_printf_i+0x126>
 800881e:	6833      	ldr	r3, [r6, #0]
 8008820:	6825      	ldr	r5, [r4, #0]
 8008822:	6961      	ldr	r1, [r4, #20]
 8008824:	1d18      	adds	r0, r3, #4
 8008826:	6030      	str	r0, [r6, #0]
 8008828:	062e      	lsls	r6, r5, #24
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	d501      	bpl.n	8008832 <_printf_i+0x1be>
 800882e:	6019      	str	r1, [r3, #0]
 8008830:	e002      	b.n	8008838 <_printf_i+0x1c4>
 8008832:	0668      	lsls	r0, r5, #25
 8008834:	d5fb      	bpl.n	800882e <_printf_i+0x1ba>
 8008836:	8019      	strh	r1, [r3, #0]
 8008838:	2300      	movs	r3, #0
 800883a:	6123      	str	r3, [r4, #16]
 800883c:	4616      	mov	r6, r2
 800883e:	e7bc      	b.n	80087ba <_printf_i+0x146>
 8008840:	6833      	ldr	r3, [r6, #0]
 8008842:	1d1a      	adds	r2, r3, #4
 8008844:	6032      	str	r2, [r6, #0]
 8008846:	681e      	ldr	r6, [r3, #0]
 8008848:	6862      	ldr	r2, [r4, #4]
 800884a:	2100      	movs	r1, #0
 800884c:	4630      	mov	r0, r6
 800884e:	f7f7 fcbf 	bl	80001d0 <memchr>
 8008852:	b108      	cbz	r0, 8008858 <_printf_i+0x1e4>
 8008854:	1b80      	subs	r0, r0, r6
 8008856:	6060      	str	r0, [r4, #4]
 8008858:	6863      	ldr	r3, [r4, #4]
 800885a:	6123      	str	r3, [r4, #16]
 800885c:	2300      	movs	r3, #0
 800885e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008862:	e7aa      	b.n	80087ba <_printf_i+0x146>
 8008864:	6923      	ldr	r3, [r4, #16]
 8008866:	4632      	mov	r2, r6
 8008868:	4649      	mov	r1, r9
 800886a:	4640      	mov	r0, r8
 800886c:	47d0      	blx	sl
 800886e:	3001      	adds	r0, #1
 8008870:	d0ad      	beq.n	80087ce <_printf_i+0x15a>
 8008872:	6823      	ldr	r3, [r4, #0]
 8008874:	079b      	lsls	r3, r3, #30
 8008876:	d413      	bmi.n	80088a0 <_printf_i+0x22c>
 8008878:	68e0      	ldr	r0, [r4, #12]
 800887a:	9b03      	ldr	r3, [sp, #12]
 800887c:	4298      	cmp	r0, r3
 800887e:	bfb8      	it	lt
 8008880:	4618      	movlt	r0, r3
 8008882:	e7a6      	b.n	80087d2 <_printf_i+0x15e>
 8008884:	2301      	movs	r3, #1
 8008886:	4632      	mov	r2, r6
 8008888:	4649      	mov	r1, r9
 800888a:	4640      	mov	r0, r8
 800888c:	47d0      	blx	sl
 800888e:	3001      	adds	r0, #1
 8008890:	d09d      	beq.n	80087ce <_printf_i+0x15a>
 8008892:	3501      	adds	r5, #1
 8008894:	68e3      	ldr	r3, [r4, #12]
 8008896:	9903      	ldr	r1, [sp, #12]
 8008898:	1a5b      	subs	r3, r3, r1
 800889a:	42ab      	cmp	r3, r5
 800889c:	dcf2      	bgt.n	8008884 <_printf_i+0x210>
 800889e:	e7eb      	b.n	8008878 <_printf_i+0x204>
 80088a0:	2500      	movs	r5, #0
 80088a2:	f104 0619 	add.w	r6, r4, #25
 80088a6:	e7f5      	b.n	8008894 <_printf_i+0x220>
 80088a8:	0800d25a 	.word	0x0800d25a
 80088ac:	0800d26b 	.word	0x0800d26b

080088b0 <_scanf_float>:
 80088b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b4:	b087      	sub	sp, #28
 80088b6:	4691      	mov	r9, r2
 80088b8:	9303      	str	r3, [sp, #12]
 80088ba:	688b      	ldr	r3, [r1, #8]
 80088bc:	1e5a      	subs	r2, r3, #1
 80088be:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80088c2:	bf81      	itttt	hi
 80088c4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80088c8:	eb03 0b05 	addhi.w	fp, r3, r5
 80088cc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80088d0:	608b      	strhi	r3, [r1, #8]
 80088d2:	680b      	ldr	r3, [r1, #0]
 80088d4:	460a      	mov	r2, r1
 80088d6:	f04f 0500 	mov.w	r5, #0
 80088da:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80088de:	f842 3b1c 	str.w	r3, [r2], #28
 80088e2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80088e6:	4680      	mov	r8, r0
 80088e8:	460c      	mov	r4, r1
 80088ea:	bf98      	it	ls
 80088ec:	f04f 0b00 	movls.w	fp, #0
 80088f0:	9201      	str	r2, [sp, #4]
 80088f2:	4616      	mov	r6, r2
 80088f4:	46aa      	mov	sl, r5
 80088f6:	462f      	mov	r7, r5
 80088f8:	9502      	str	r5, [sp, #8]
 80088fa:	68a2      	ldr	r2, [r4, #8]
 80088fc:	b15a      	cbz	r2, 8008916 <_scanf_float+0x66>
 80088fe:	f8d9 3000 	ldr.w	r3, [r9]
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	2b4e      	cmp	r3, #78	@ 0x4e
 8008906:	d863      	bhi.n	80089d0 <_scanf_float+0x120>
 8008908:	2b40      	cmp	r3, #64	@ 0x40
 800890a:	d83b      	bhi.n	8008984 <_scanf_float+0xd4>
 800890c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008910:	b2c8      	uxtb	r0, r1
 8008912:	280e      	cmp	r0, #14
 8008914:	d939      	bls.n	800898a <_scanf_float+0xda>
 8008916:	b11f      	cbz	r7, 8008920 <_scanf_float+0x70>
 8008918:	6823      	ldr	r3, [r4, #0]
 800891a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800891e:	6023      	str	r3, [r4, #0]
 8008920:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008924:	f1ba 0f01 	cmp.w	sl, #1
 8008928:	f200 8114 	bhi.w	8008b54 <_scanf_float+0x2a4>
 800892c:	9b01      	ldr	r3, [sp, #4]
 800892e:	429e      	cmp	r6, r3
 8008930:	f200 8105 	bhi.w	8008b3e <_scanf_float+0x28e>
 8008934:	2001      	movs	r0, #1
 8008936:	b007      	add	sp, #28
 8008938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800893c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008940:	2a0d      	cmp	r2, #13
 8008942:	d8e8      	bhi.n	8008916 <_scanf_float+0x66>
 8008944:	a101      	add	r1, pc, #4	@ (adr r1, 800894c <_scanf_float+0x9c>)
 8008946:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800894a:	bf00      	nop
 800894c:	08008a95 	.word	0x08008a95
 8008950:	08008917 	.word	0x08008917
 8008954:	08008917 	.word	0x08008917
 8008958:	08008917 	.word	0x08008917
 800895c:	08008af1 	.word	0x08008af1
 8008960:	08008acb 	.word	0x08008acb
 8008964:	08008917 	.word	0x08008917
 8008968:	08008917 	.word	0x08008917
 800896c:	08008aa3 	.word	0x08008aa3
 8008970:	08008917 	.word	0x08008917
 8008974:	08008917 	.word	0x08008917
 8008978:	08008917 	.word	0x08008917
 800897c:	08008917 	.word	0x08008917
 8008980:	08008a5f 	.word	0x08008a5f
 8008984:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008988:	e7da      	b.n	8008940 <_scanf_float+0x90>
 800898a:	290e      	cmp	r1, #14
 800898c:	d8c3      	bhi.n	8008916 <_scanf_float+0x66>
 800898e:	a001      	add	r0, pc, #4	@ (adr r0, 8008994 <_scanf_float+0xe4>)
 8008990:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008994:	08008a4f 	.word	0x08008a4f
 8008998:	08008917 	.word	0x08008917
 800899c:	08008a4f 	.word	0x08008a4f
 80089a0:	08008adf 	.word	0x08008adf
 80089a4:	08008917 	.word	0x08008917
 80089a8:	080089f1 	.word	0x080089f1
 80089ac:	08008a35 	.word	0x08008a35
 80089b0:	08008a35 	.word	0x08008a35
 80089b4:	08008a35 	.word	0x08008a35
 80089b8:	08008a35 	.word	0x08008a35
 80089bc:	08008a35 	.word	0x08008a35
 80089c0:	08008a35 	.word	0x08008a35
 80089c4:	08008a35 	.word	0x08008a35
 80089c8:	08008a35 	.word	0x08008a35
 80089cc:	08008a35 	.word	0x08008a35
 80089d0:	2b6e      	cmp	r3, #110	@ 0x6e
 80089d2:	d809      	bhi.n	80089e8 <_scanf_float+0x138>
 80089d4:	2b60      	cmp	r3, #96	@ 0x60
 80089d6:	d8b1      	bhi.n	800893c <_scanf_float+0x8c>
 80089d8:	2b54      	cmp	r3, #84	@ 0x54
 80089da:	d07b      	beq.n	8008ad4 <_scanf_float+0x224>
 80089dc:	2b59      	cmp	r3, #89	@ 0x59
 80089de:	d19a      	bne.n	8008916 <_scanf_float+0x66>
 80089e0:	2d07      	cmp	r5, #7
 80089e2:	d198      	bne.n	8008916 <_scanf_float+0x66>
 80089e4:	2508      	movs	r5, #8
 80089e6:	e02f      	b.n	8008a48 <_scanf_float+0x198>
 80089e8:	2b74      	cmp	r3, #116	@ 0x74
 80089ea:	d073      	beq.n	8008ad4 <_scanf_float+0x224>
 80089ec:	2b79      	cmp	r3, #121	@ 0x79
 80089ee:	e7f6      	b.n	80089de <_scanf_float+0x12e>
 80089f0:	6821      	ldr	r1, [r4, #0]
 80089f2:	05c8      	lsls	r0, r1, #23
 80089f4:	d51e      	bpl.n	8008a34 <_scanf_float+0x184>
 80089f6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80089fa:	6021      	str	r1, [r4, #0]
 80089fc:	3701      	adds	r7, #1
 80089fe:	f1bb 0f00 	cmp.w	fp, #0
 8008a02:	d003      	beq.n	8008a0c <_scanf_float+0x15c>
 8008a04:	3201      	adds	r2, #1
 8008a06:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008a0a:	60a2      	str	r2, [r4, #8]
 8008a0c:	68a3      	ldr	r3, [r4, #8]
 8008a0e:	3b01      	subs	r3, #1
 8008a10:	60a3      	str	r3, [r4, #8]
 8008a12:	6923      	ldr	r3, [r4, #16]
 8008a14:	3301      	adds	r3, #1
 8008a16:	6123      	str	r3, [r4, #16]
 8008a18:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	f8c9 3004 	str.w	r3, [r9, #4]
 8008a24:	f340 8082 	ble.w	8008b2c <_scanf_float+0x27c>
 8008a28:	f8d9 3000 	ldr.w	r3, [r9]
 8008a2c:	3301      	adds	r3, #1
 8008a2e:	f8c9 3000 	str.w	r3, [r9]
 8008a32:	e762      	b.n	80088fa <_scanf_float+0x4a>
 8008a34:	eb1a 0105 	adds.w	r1, sl, r5
 8008a38:	f47f af6d 	bne.w	8008916 <_scanf_float+0x66>
 8008a3c:	6822      	ldr	r2, [r4, #0]
 8008a3e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008a42:	6022      	str	r2, [r4, #0]
 8008a44:	460d      	mov	r5, r1
 8008a46:	468a      	mov	sl, r1
 8008a48:	f806 3b01 	strb.w	r3, [r6], #1
 8008a4c:	e7de      	b.n	8008a0c <_scanf_float+0x15c>
 8008a4e:	6822      	ldr	r2, [r4, #0]
 8008a50:	0610      	lsls	r0, r2, #24
 8008a52:	f57f af60 	bpl.w	8008916 <_scanf_float+0x66>
 8008a56:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008a5a:	6022      	str	r2, [r4, #0]
 8008a5c:	e7f4      	b.n	8008a48 <_scanf_float+0x198>
 8008a5e:	f1ba 0f00 	cmp.w	sl, #0
 8008a62:	d10c      	bne.n	8008a7e <_scanf_float+0x1ce>
 8008a64:	b977      	cbnz	r7, 8008a84 <_scanf_float+0x1d4>
 8008a66:	6822      	ldr	r2, [r4, #0]
 8008a68:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008a6c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008a70:	d108      	bne.n	8008a84 <_scanf_float+0x1d4>
 8008a72:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008a76:	6022      	str	r2, [r4, #0]
 8008a78:	f04f 0a01 	mov.w	sl, #1
 8008a7c:	e7e4      	b.n	8008a48 <_scanf_float+0x198>
 8008a7e:	f1ba 0f02 	cmp.w	sl, #2
 8008a82:	d050      	beq.n	8008b26 <_scanf_float+0x276>
 8008a84:	2d01      	cmp	r5, #1
 8008a86:	d002      	beq.n	8008a8e <_scanf_float+0x1de>
 8008a88:	2d04      	cmp	r5, #4
 8008a8a:	f47f af44 	bne.w	8008916 <_scanf_float+0x66>
 8008a8e:	3501      	adds	r5, #1
 8008a90:	b2ed      	uxtb	r5, r5
 8008a92:	e7d9      	b.n	8008a48 <_scanf_float+0x198>
 8008a94:	f1ba 0f01 	cmp.w	sl, #1
 8008a98:	f47f af3d 	bne.w	8008916 <_scanf_float+0x66>
 8008a9c:	f04f 0a02 	mov.w	sl, #2
 8008aa0:	e7d2      	b.n	8008a48 <_scanf_float+0x198>
 8008aa2:	b975      	cbnz	r5, 8008ac2 <_scanf_float+0x212>
 8008aa4:	2f00      	cmp	r7, #0
 8008aa6:	f47f af37 	bne.w	8008918 <_scanf_float+0x68>
 8008aaa:	6822      	ldr	r2, [r4, #0]
 8008aac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008ab0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008ab4:	f040 8103 	bne.w	8008cbe <_scanf_float+0x40e>
 8008ab8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008abc:	6022      	str	r2, [r4, #0]
 8008abe:	2501      	movs	r5, #1
 8008ac0:	e7c2      	b.n	8008a48 <_scanf_float+0x198>
 8008ac2:	2d03      	cmp	r5, #3
 8008ac4:	d0e3      	beq.n	8008a8e <_scanf_float+0x1de>
 8008ac6:	2d05      	cmp	r5, #5
 8008ac8:	e7df      	b.n	8008a8a <_scanf_float+0x1da>
 8008aca:	2d02      	cmp	r5, #2
 8008acc:	f47f af23 	bne.w	8008916 <_scanf_float+0x66>
 8008ad0:	2503      	movs	r5, #3
 8008ad2:	e7b9      	b.n	8008a48 <_scanf_float+0x198>
 8008ad4:	2d06      	cmp	r5, #6
 8008ad6:	f47f af1e 	bne.w	8008916 <_scanf_float+0x66>
 8008ada:	2507      	movs	r5, #7
 8008adc:	e7b4      	b.n	8008a48 <_scanf_float+0x198>
 8008ade:	6822      	ldr	r2, [r4, #0]
 8008ae0:	0591      	lsls	r1, r2, #22
 8008ae2:	f57f af18 	bpl.w	8008916 <_scanf_float+0x66>
 8008ae6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008aea:	6022      	str	r2, [r4, #0]
 8008aec:	9702      	str	r7, [sp, #8]
 8008aee:	e7ab      	b.n	8008a48 <_scanf_float+0x198>
 8008af0:	6822      	ldr	r2, [r4, #0]
 8008af2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008af6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008afa:	d005      	beq.n	8008b08 <_scanf_float+0x258>
 8008afc:	0550      	lsls	r0, r2, #21
 8008afe:	f57f af0a 	bpl.w	8008916 <_scanf_float+0x66>
 8008b02:	2f00      	cmp	r7, #0
 8008b04:	f000 80db 	beq.w	8008cbe <_scanf_float+0x40e>
 8008b08:	0591      	lsls	r1, r2, #22
 8008b0a:	bf58      	it	pl
 8008b0c:	9902      	ldrpl	r1, [sp, #8]
 8008b0e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008b12:	bf58      	it	pl
 8008b14:	1a79      	subpl	r1, r7, r1
 8008b16:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008b1a:	bf58      	it	pl
 8008b1c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008b20:	6022      	str	r2, [r4, #0]
 8008b22:	2700      	movs	r7, #0
 8008b24:	e790      	b.n	8008a48 <_scanf_float+0x198>
 8008b26:	f04f 0a03 	mov.w	sl, #3
 8008b2a:	e78d      	b.n	8008a48 <_scanf_float+0x198>
 8008b2c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008b30:	4649      	mov	r1, r9
 8008b32:	4640      	mov	r0, r8
 8008b34:	4798      	blx	r3
 8008b36:	2800      	cmp	r0, #0
 8008b38:	f43f aedf 	beq.w	80088fa <_scanf_float+0x4a>
 8008b3c:	e6eb      	b.n	8008916 <_scanf_float+0x66>
 8008b3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b42:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b46:	464a      	mov	r2, r9
 8008b48:	4640      	mov	r0, r8
 8008b4a:	4798      	blx	r3
 8008b4c:	6923      	ldr	r3, [r4, #16]
 8008b4e:	3b01      	subs	r3, #1
 8008b50:	6123      	str	r3, [r4, #16]
 8008b52:	e6eb      	b.n	800892c <_scanf_float+0x7c>
 8008b54:	1e6b      	subs	r3, r5, #1
 8008b56:	2b06      	cmp	r3, #6
 8008b58:	d824      	bhi.n	8008ba4 <_scanf_float+0x2f4>
 8008b5a:	2d02      	cmp	r5, #2
 8008b5c:	d836      	bhi.n	8008bcc <_scanf_float+0x31c>
 8008b5e:	9b01      	ldr	r3, [sp, #4]
 8008b60:	429e      	cmp	r6, r3
 8008b62:	f67f aee7 	bls.w	8008934 <_scanf_float+0x84>
 8008b66:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b6e:	464a      	mov	r2, r9
 8008b70:	4640      	mov	r0, r8
 8008b72:	4798      	blx	r3
 8008b74:	6923      	ldr	r3, [r4, #16]
 8008b76:	3b01      	subs	r3, #1
 8008b78:	6123      	str	r3, [r4, #16]
 8008b7a:	e7f0      	b.n	8008b5e <_scanf_float+0x2ae>
 8008b7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b80:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008b84:	464a      	mov	r2, r9
 8008b86:	4640      	mov	r0, r8
 8008b88:	4798      	blx	r3
 8008b8a:	6923      	ldr	r3, [r4, #16]
 8008b8c:	3b01      	subs	r3, #1
 8008b8e:	6123      	str	r3, [r4, #16]
 8008b90:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b94:	fa5f fa8a 	uxtb.w	sl, sl
 8008b98:	f1ba 0f02 	cmp.w	sl, #2
 8008b9c:	d1ee      	bne.n	8008b7c <_scanf_float+0x2cc>
 8008b9e:	3d03      	subs	r5, #3
 8008ba0:	b2ed      	uxtb	r5, r5
 8008ba2:	1b76      	subs	r6, r6, r5
 8008ba4:	6823      	ldr	r3, [r4, #0]
 8008ba6:	05da      	lsls	r2, r3, #23
 8008ba8:	d530      	bpl.n	8008c0c <_scanf_float+0x35c>
 8008baa:	055b      	lsls	r3, r3, #21
 8008bac:	d511      	bpl.n	8008bd2 <_scanf_float+0x322>
 8008bae:	9b01      	ldr	r3, [sp, #4]
 8008bb0:	429e      	cmp	r6, r3
 8008bb2:	f67f aebf 	bls.w	8008934 <_scanf_float+0x84>
 8008bb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008bba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008bbe:	464a      	mov	r2, r9
 8008bc0:	4640      	mov	r0, r8
 8008bc2:	4798      	blx	r3
 8008bc4:	6923      	ldr	r3, [r4, #16]
 8008bc6:	3b01      	subs	r3, #1
 8008bc8:	6123      	str	r3, [r4, #16]
 8008bca:	e7f0      	b.n	8008bae <_scanf_float+0x2fe>
 8008bcc:	46aa      	mov	sl, r5
 8008bce:	46b3      	mov	fp, r6
 8008bd0:	e7de      	b.n	8008b90 <_scanf_float+0x2e0>
 8008bd2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008bd6:	6923      	ldr	r3, [r4, #16]
 8008bd8:	2965      	cmp	r1, #101	@ 0x65
 8008bda:	f103 33ff 	add.w	r3, r3, #4294967295
 8008bde:	f106 35ff 	add.w	r5, r6, #4294967295
 8008be2:	6123      	str	r3, [r4, #16]
 8008be4:	d00c      	beq.n	8008c00 <_scanf_float+0x350>
 8008be6:	2945      	cmp	r1, #69	@ 0x45
 8008be8:	d00a      	beq.n	8008c00 <_scanf_float+0x350>
 8008bea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008bee:	464a      	mov	r2, r9
 8008bf0:	4640      	mov	r0, r8
 8008bf2:	4798      	blx	r3
 8008bf4:	6923      	ldr	r3, [r4, #16]
 8008bf6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008bfa:	3b01      	subs	r3, #1
 8008bfc:	1eb5      	subs	r5, r6, #2
 8008bfe:	6123      	str	r3, [r4, #16]
 8008c00:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008c04:	464a      	mov	r2, r9
 8008c06:	4640      	mov	r0, r8
 8008c08:	4798      	blx	r3
 8008c0a:	462e      	mov	r6, r5
 8008c0c:	6822      	ldr	r2, [r4, #0]
 8008c0e:	f012 0210 	ands.w	r2, r2, #16
 8008c12:	d001      	beq.n	8008c18 <_scanf_float+0x368>
 8008c14:	2000      	movs	r0, #0
 8008c16:	e68e      	b.n	8008936 <_scanf_float+0x86>
 8008c18:	7032      	strb	r2, [r6, #0]
 8008c1a:	6823      	ldr	r3, [r4, #0]
 8008c1c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008c20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c24:	d125      	bne.n	8008c72 <_scanf_float+0x3c2>
 8008c26:	9b02      	ldr	r3, [sp, #8]
 8008c28:	429f      	cmp	r7, r3
 8008c2a:	d00a      	beq.n	8008c42 <_scanf_float+0x392>
 8008c2c:	1bda      	subs	r2, r3, r7
 8008c2e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008c32:	429e      	cmp	r6, r3
 8008c34:	bf28      	it	cs
 8008c36:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008c3a:	4922      	ldr	r1, [pc, #136]	@ (8008cc4 <_scanf_float+0x414>)
 8008c3c:	4630      	mov	r0, r6
 8008c3e:	f000 f977 	bl	8008f30 <siprintf>
 8008c42:	9901      	ldr	r1, [sp, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	4640      	mov	r0, r8
 8008c48:	f002 fdca 	bl	800b7e0 <_strtod_r>
 8008c4c:	9b03      	ldr	r3, [sp, #12]
 8008c4e:	6821      	ldr	r1, [r4, #0]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f011 0f02 	tst.w	r1, #2
 8008c56:	ec57 6b10 	vmov	r6, r7, d0
 8008c5a:	f103 0204 	add.w	r2, r3, #4
 8008c5e:	d015      	beq.n	8008c8c <_scanf_float+0x3dc>
 8008c60:	9903      	ldr	r1, [sp, #12]
 8008c62:	600a      	str	r2, [r1, #0]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	e9c3 6700 	strd	r6, r7, [r3]
 8008c6a:	68e3      	ldr	r3, [r4, #12]
 8008c6c:	3301      	adds	r3, #1
 8008c6e:	60e3      	str	r3, [r4, #12]
 8008c70:	e7d0      	b.n	8008c14 <_scanf_float+0x364>
 8008c72:	9b04      	ldr	r3, [sp, #16]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d0e4      	beq.n	8008c42 <_scanf_float+0x392>
 8008c78:	9905      	ldr	r1, [sp, #20]
 8008c7a:	230a      	movs	r3, #10
 8008c7c:	3101      	adds	r1, #1
 8008c7e:	4640      	mov	r0, r8
 8008c80:	f002 fe2e 	bl	800b8e0 <_strtol_r>
 8008c84:	9b04      	ldr	r3, [sp, #16]
 8008c86:	9e05      	ldr	r6, [sp, #20]
 8008c88:	1ac2      	subs	r2, r0, r3
 8008c8a:	e7d0      	b.n	8008c2e <_scanf_float+0x37e>
 8008c8c:	f011 0f04 	tst.w	r1, #4
 8008c90:	9903      	ldr	r1, [sp, #12]
 8008c92:	600a      	str	r2, [r1, #0]
 8008c94:	d1e6      	bne.n	8008c64 <_scanf_float+0x3b4>
 8008c96:	681d      	ldr	r5, [r3, #0]
 8008c98:	4632      	mov	r2, r6
 8008c9a:	463b      	mov	r3, r7
 8008c9c:	4630      	mov	r0, r6
 8008c9e:	4639      	mov	r1, r7
 8008ca0:	f7f7 ff44 	bl	8000b2c <__aeabi_dcmpun>
 8008ca4:	b128      	cbz	r0, 8008cb2 <_scanf_float+0x402>
 8008ca6:	4808      	ldr	r0, [pc, #32]	@ (8008cc8 <_scanf_float+0x418>)
 8008ca8:	f000 fb72 	bl	8009390 <nanf>
 8008cac:	ed85 0a00 	vstr	s0, [r5]
 8008cb0:	e7db      	b.n	8008c6a <_scanf_float+0x3ba>
 8008cb2:	4630      	mov	r0, r6
 8008cb4:	4639      	mov	r1, r7
 8008cb6:	f7f7 ff97 	bl	8000be8 <__aeabi_d2f>
 8008cba:	6028      	str	r0, [r5, #0]
 8008cbc:	e7d5      	b.n	8008c6a <_scanf_float+0x3ba>
 8008cbe:	2700      	movs	r7, #0
 8008cc0:	e62e      	b.n	8008920 <_scanf_float+0x70>
 8008cc2:	bf00      	nop
 8008cc4:	0800d27c 	.word	0x0800d27c
 8008cc8:	0800d32d 	.word	0x0800d32d

08008ccc <std>:
 8008ccc:	2300      	movs	r3, #0
 8008cce:	b510      	push	{r4, lr}
 8008cd0:	4604      	mov	r4, r0
 8008cd2:	e9c0 3300 	strd	r3, r3, [r0]
 8008cd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008cda:	6083      	str	r3, [r0, #8]
 8008cdc:	8181      	strh	r1, [r0, #12]
 8008cde:	6643      	str	r3, [r0, #100]	@ 0x64
 8008ce0:	81c2      	strh	r2, [r0, #14]
 8008ce2:	6183      	str	r3, [r0, #24]
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	2208      	movs	r2, #8
 8008ce8:	305c      	adds	r0, #92	@ 0x5c
 8008cea:	f000 fa2b 	bl	8009144 <memset>
 8008cee:	4b0d      	ldr	r3, [pc, #52]	@ (8008d24 <std+0x58>)
 8008cf0:	6263      	str	r3, [r4, #36]	@ 0x24
 8008cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8008d28 <std+0x5c>)
 8008cf4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8008d2c <std+0x60>)
 8008cf8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8008d30 <std+0x64>)
 8008cfc:	6323      	str	r3, [r4, #48]	@ 0x30
 8008cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8008d34 <std+0x68>)
 8008d00:	6224      	str	r4, [r4, #32]
 8008d02:	429c      	cmp	r4, r3
 8008d04:	d006      	beq.n	8008d14 <std+0x48>
 8008d06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008d0a:	4294      	cmp	r4, r2
 8008d0c:	d002      	beq.n	8008d14 <std+0x48>
 8008d0e:	33d0      	adds	r3, #208	@ 0xd0
 8008d10:	429c      	cmp	r4, r3
 8008d12:	d105      	bne.n	8008d20 <std+0x54>
 8008d14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d1c:	f000 bb26 	b.w	800936c <__retarget_lock_init_recursive>
 8008d20:	bd10      	pop	{r4, pc}
 8008d22:	bf00      	nop
 8008d24:	08008f75 	.word	0x08008f75
 8008d28:	08008f97 	.word	0x08008f97
 8008d2c:	08008fcf 	.word	0x08008fcf
 8008d30:	08008ff3 	.word	0x08008ff3
 8008d34:	20000e8c 	.word	0x20000e8c

08008d38 <stdio_exit_handler>:
 8008d38:	4a02      	ldr	r2, [pc, #8]	@ (8008d44 <stdio_exit_handler+0xc>)
 8008d3a:	4903      	ldr	r1, [pc, #12]	@ (8008d48 <stdio_exit_handler+0x10>)
 8008d3c:	4803      	ldr	r0, [pc, #12]	@ (8008d4c <stdio_exit_handler+0x14>)
 8008d3e:	f000 b869 	b.w	8008e14 <_fwalk_sglue>
 8008d42:	bf00      	nop
 8008d44:	20000054 	.word	0x20000054
 8008d48:	0800bf21 	.word	0x0800bf21
 8008d4c:	20000064 	.word	0x20000064

08008d50 <cleanup_stdio>:
 8008d50:	6841      	ldr	r1, [r0, #4]
 8008d52:	4b0c      	ldr	r3, [pc, #48]	@ (8008d84 <cleanup_stdio+0x34>)
 8008d54:	4299      	cmp	r1, r3
 8008d56:	b510      	push	{r4, lr}
 8008d58:	4604      	mov	r4, r0
 8008d5a:	d001      	beq.n	8008d60 <cleanup_stdio+0x10>
 8008d5c:	f003 f8e0 	bl	800bf20 <_fflush_r>
 8008d60:	68a1      	ldr	r1, [r4, #8]
 8008d62:	4b09      	ldr	r3, [pc, #36]	@ (8008d88 <cleanup_stdio+0x38>)
 8008d64:	4299      	cmp	r1, r3
 8008d66:	d002      	beq.n	8008d6e <cleanup_stdio+0x1e>
 8008d68:	4620      	mov	r0, r4
 8008d6a:	f003 f8d9 	bl	800bf20 <_fflush_r>
 8008d6e:	68e1      	ldr	r1, [r4, #12]
 8008d70:	4b06      	ldr	r3, [pc, #24]	@ (8008d8c <cleanup_stdio+0x3c>)
 8008d72:	4299      	cmp	r1, r3
 8008d74:	d004      	beq.n	8008d80 <cleanup_stdio+0x30>
 8008d76:	4620      	mov	r0, r4
 8008d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d7c:	f003 b8d0 	b.w	800bf20 <_fflush_r>
 8008d80:	bd10      	pop	{r4, pc}
 8008d82:	bf00      	nop
 8008d84:	20000e8c 	.word	0x20000e8c
 8008d88:	20000ef4 	.word	0x20000ef4
 8008d8c:	20000f5c 	.word	0x20000f5c

08008d90 <global_stdio_init.part.0>:
 8008d90:	b510      	push	{r4, lr}
 8008d92:	4b0b      	ldr	r3, [pc, #44]	@ (8008dc0 <global_stdio_init.part.0+0x30>)
 8008d94:	4c0b      	ldr	r4, [pc, #44]	@ (8008dc4 <global_stdio_init.part.0+0x34>)
 8008d96:	4a0c      	ldr	r2, [pc, #48]	@ (8008dc8 <global_stdio_init.part.0+0x38>)
 8008d98:	601a      	str	r2, [r3, #0]
 8008d9a:	4620      	mov	r0, r4
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	2104      	movs	r1, #4
 8008da0:	f7ff ff94 	bl	8008ccc <std>
 8008da4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008da8:	2201      	movs	r2, #1
 8008daa:	2109      	movs	r1, #9
 8008dac:	f7ff ff8e 	bl	8008ccc <std>
 8008db0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008db4:	2202      	movs	r2, #2
 8008db6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dba:	2112      	movs	r1, #18
 8008dbc:	f7ff bf86 	b.w	8008ccc <std>
 8008dc0:	20000fc4 	.word	0x20000fc4
 8008dc4:	20000e8c 	.word	0x20000e8c
 8008dc8:	08008d39 	.word	0x08008d39

08008dcc <__sfp_lock_acquire>:
 8008dcc:	4801      	ldr	r0, [pc, #4]	@ (8008dd4 <__sfp_lock_acquire+0x8>)
 8008dce:	f000 bace 	b.w	800936e <__retarget_lock_acquire_recursive>
 8008dd2:	bf00      	nop
 8008dd4:	20000fcd 	.word	0x20000fcd

08008dd8 <__sfp_lock_release>:
 8008dd8:	4801      	ldr	r0, [pc, #4]	@ (8008de0 <__sfp_lock_release+0x8>)
 8008dda:	f000 bac9 	b.w	8009370 <__retarget_lock_release_recursive>
 8008dde:	bf00      	nop
 8008de0:	20000fcd 	.word	0x20000fcd

08008de4 <__sinit>:
 8008de4:	b510      	push	{r4, lr}
 8008de6:	4604      	mov	r4, r0
 8008de8:	f7ff fff0 	bl	8008dcc <__sfp_lock_acquire>
 8008dec:	6a23      	ldr	r3, [r4, #32]
 8008dee:	b11b      	cbz	r3, 8008df8 <__sinit+0x14>
 8008df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008df4:	f7ff bff0 	b.w	8008dd8 <__sfp_lock_release>
 8008df8:	4b04      	ldr	r3, [pc, #16]	@ (8008e0c <__sinit+0x28>)
 8008dfa:	6223      	str	r3, [r4, #32]
 8008dfc:	4b04      	ldr	r3, [pc, #16]	@ (8008e10 <__sinit+0x2c>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1f5      	bne.n	8008df0 <__sinit+0xc>
 8008e04:	f7ff ffc4 	bl	8008d90 <global_stdio_init.part.0>
 8008e08:	e7f2      	b.n	8008df0 <__sinit+0xc>
 8008e0a:	bf00      	nop
 8008e0c:	08008d51 	.word	0x08008d51
 8008e10:	20000fc4 	.word	0x20000fc4

08008e14 <_fwalk_sglue>:
 8008e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e18:	4607      	mov	r7, r0
 8008e1a:	4688      	mov	r8, r1
 8008e1c:	4614      	mov	r4, r2
 8008e1e:	2600      	movs	r6, #0
 8008e20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e24:	f1b9 0901 	subs.w	r9, r9, #1
 8008e28:	d505      	bpl.n	8008e36 <_fwalk_sglue+0x22>
 8008e2a:	6824      	ldr	r4, [r4, #0]
 8008e2c:	2c00      	cmp	r4, #0
 8008e2e:	d1f7      	bne.n	8008e20 <_fwalk_sglue+0xc>
 8008e30:	4630      	mov	r0, r6
 8008e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e36:	89ab      	ldrh	r3, [r5, #12]
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d907      	bls.n	8008e4c <_fwalk_sglue+0x38>
 8008e3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e40:	3301      	adds	r3, #1
 8008e42:	d003      	beq.n	8008e4c <_fwalk_sglue+0x38>
 8008e44:	4629      	mov	r1, r5
 8008e46:	4638      	mov	r0, r7
 8008e48:	47c0      	blx	r8
 8008e4a:	4306      	orrs	r6, r0
 8008e4c:	3568      	adds	r5, #104	@ 0x68
 8008e4e:	e7e9      	b.n	8008e24 <_fwalk_sglue+0x10>

08008e50 <iprintf>:
 8008e50:	b40f      	push	{r0, r1, r2, r3}
 8008e52:	b507      	push	{r0, r1, r2, lr}
 8008e54:	4906      	ldr	r1, [pc, #24]	@ (8008e70 <iprintf+0x20>)
 8008e56:	ab04      	add	r3, sp, #16
 8008e58:	6808      	ldr	r0, [r1, #0]
 8008e5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e5e:	6881      	ldr	r1, [r0, #8]
 8008e60:	9301      	str	r3, [sp, #4]
 8008e62:	f002 fec1 	bl	800bbe8 <_vfiprintf_r>
 8008e66:	b003      	add	sp, #12
 8008e68:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e6c:	b004      	add	sp, #16
 8008e6e:	4770      	bx	lr
 8008e70:	20000060 	.word	0x20000060

08008e74 <_puts_r>:
 8008e74:	6a03      	ldr	r3, [r0, #32]
 8008e76:	b570      	push	{r4, r5, r6, lr}
 8008e78:	6884      	ldr	r4, [r0, #8]
 8008e7a:	4605      	mov	r5, r0
 8008e7c:	460e      	mov	r6, r1
 8008e7e:	b90b      	cbnz	r3, 8008e84 <_puts_r+0x10>
 8008e80:	f7ff ffb0 	bl	8008de4 <__sinit>
 8008e84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e86:	07db      	lsls	r3, r3, #31
 8008e88:	d405      	bmi.n	8008e96 <_puts_r+0x22>
 8008e8a:	89a3      	ldrh	r3, [r4, #12]
 8008e8c:	0598      	lsls	r0, r3, #22
 8008e8e:	d402      	bmi.n	8008e96 <_puts_r+0x22>
 8008e90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e92:	f000 fa6c 	bl	800936e <__retarget_lock_acquire_recursive>
 8008e96:	89a3      	ldrh	r3, [r4, #12]
 8008e98:	0719      	lsls	r1, r3, #28
 8008e9a:	d502      	bpl.n	8008ea2 <_puts_r+0x2e>
 8008e9c:	6923      	ldr	r3, [r4, #16]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d135      	bne.n	8008f0e <_puts_r+0x9a>
 8008ea2:	4621      	mov	r1, r4
 8008ea4:	4628      	mov	r0, r5
 8008ea6:	f000 f8e7 	bl	8009078 <__swsetup_r>
 8008eaa:	b380      	cbz	r0, 8008f0e <_puts_r+0x9a>
 8008eac:	f04f 35ff 	mov.w	r5, #4294967295
 8008eb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008eb2:	07da      	lsls	r2, r3, #31
 8008eb4:	d405      	bmi.n	8008ec2 <_puts_r+0x4e>
 8008eb6:	89a3      	ldrh	r3, [r4, #12]
 8008eb8:	059b      	lsls	r3, r3, #22
 8008eba:	d402      	bmi.n	8008ec2 <_puts_r+0x4e>
 8008ebc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ebe:	f000 fa57 	bl	8009370 <__retarget_lock_release_recursive>
 8008ec2:	4628      	mov	r0, r5
 8008ec4:	bd70      	pop	{r4, r5, r6, pc}
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	da04      	bge.n	8008ed4 <_puts_r+0x60>
 8008eca:	69a2      	ldr	r2, [r4, #24]
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	dc17      	bgt.n	8008f00 <_puts_r+0x8c>
 8008ed0:	290a      	cmp	r1, #10
 8008ed2:	d015      	beq.n	8008f00 <_puts_r+0x8c>
 8008ed4:	6823      	ldr	r3, [r4, #0]
 8008ed6:	1c5a      	adds	r2, r3, #1
 8008ed8:	6022      	str	r2, [r4, #0]
 8008eda:	7019      	strb	r1, [r3, #0]
 8008edc:	68a3      	ldr	r3, [r4, #8]
 8008ede:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008ee2:	3b01      	subs	r3, #1
 8008ee4:	60a3      	str	r3, [r4, #8]
 8008ee6:	2900      	cmp	r1, #0
 8008ee8:	d1ed      	bne.n	8008ec6 <_puts_r+0x52>
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	da11      	bge.n	8008f12 <_puts_r+0x9e>
 8008eee:	4622      	mov	r2, r4
 8008ef0:	210a      	movs	r1, #10
 8008ef2:	4628      	mov	r0, r5
 8008ef4:	f000 f881 	bl	8008ffa <__swbuf_r>
 8008ef8:	3001      	adds	r0, #1
 8008efa:	d0d7      	beq.n	8008eac <_puts_r+0x38>
 8008efc:	250a      	movs	r5, #10
 8008efe:	e7d7      	b.n	8008eb0 <_puts_r+0x3c>
 8008f00:	4622      	mov	r2, r4
 8008f02:	4628      	mov	r0, r5
 8008f04:	f000 f879 	bl	8008ffa <__swbuf_r>
 8008f08:	3001      	adds	r0, #1
 8008f0a:	d1e7      	bne.n	8008edc <_puts_r+0x68>
 8008f0c:	e7ce      	b.n	8008eac <_puts_r+0x38>
 8008f0e:	3e01      	subs	r6, #1
 8008f10:	e7e4      	b.n	8008edc <_puts_r+0x68>
 8008f12:	6823      	ldr	r3, [r4, #0]
 8008f14:	1c5a      	adds	r2, r3, #1
 8008f16:	6022      	str	r2, [r4, #0]
 8008f18:	220a      	movs	r2, #10
 8008f1a:	701a      	strb	r2, [r3, #0]
 8008f1c:	e7ee      	b.n	8008efc <_puts_r+0x88>
	...

08008f20 <puts>:
 8008f20:	4b02      	ldr	r3, [pc, #8]	@ (8008f2c <puts+0xc>)
 8008f22:	4601      	mov	r1, r0
 8008f24:	6818      	ldr	r0, [r3, #0]
 8008f26:	f7ff bfa5 	b.w	8008e74 <_puts_r>
 8008f2a:	bf00      	nop
 8008f2c:	20000060 	.word	0x20000060

08008f30 <siprintf>:
 8008f30:	b40e      	push	{r1, r2, r3}
 8008f32:	b510      	push	{r4, lr}
 8008f34:	b09d      	sub	sp, #116	@ 0x74
 8008f36:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008f38:	9002      	str	r0, [sp, #8]
 8008f3a:	9006      	str	r0, [sp, #24]
 8008f3c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008f40:	480a      	ldr	r0, [pc, #40]	@ (8008f6c <siprintf+0x3c>)
 8008f42:	9107      	str	r1, [sp, #28]
 8008f44:	9104      	str	r1, [sp, #16]
 8008f46:	490a      	ldr	r1, [pc, #40]	@ (8008f70 <siprintf+0x40>)
 8008f48:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f4c:	9105      	str	r1, [sp, #20]
 8008f4e:	2400      	movs	r4, #0
 8008f50:	a902      	add	r1, sp, #8
 8008f52:	6800      	ldr	r0, [r0, #0]
 8008f54:	9301      	str	r3, [sp, #4]
 8008f56:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008f58:	f002 fd20 	bl	800b99c <_svfiprintf_r>
 8008f5c:	9b02      	ldr	r3, [sp, #8]
 8008f5e:	701c      	strb	r4, [r3, #0]
 8008f60:	b01d      	add	sp, #116	@ 0x74
 8008f62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f66:	b003      	add	sp, #12
 8008f68:	4770      	bx	lr
 8008f6a:	bf00      	nop
 8008f6c:	20000060 	.word	0x20000060
 8008f70:	ffff0208 	.word	0xffff0208

08008f74 <__sread>:
 8008f74:	b510      	push	{r4, lr}
 8008f76:	460c      	mov	r4, r1
 8008f78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f7c:	f000 f9a8 	bl	80092d0 <_read_r>
 8008f80:	2800      	cmp	r0, #0
 8008f82:	bfab      	itete	ge
 8008f84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008f86:	89a3      	ldrhlt	r3, [r4, #12]
 8008f88:	181b      	addge	r3, r3, r0
 8008f8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008f8e:	bfac      	ite	ge
 8008f90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008f92:	81a3      	strhlt	r3, [r4, #12]
 8008f94:	bd10      	pop	{r4, pc}

08008f96 <__swrite>:
 8008f96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f9a:	461f      	mov	r7, r3
 8008f9c:	898b      	ldrh	r3, [r1, #12]
 8008f9e:	05db      	lsls	r3, r3, #23
 8008fa0:	4605      	mov	r5, r0
 8008fa2:	460c      	mov	r4, r1
 8008fa4:	4616      	mov	r6, r2
 8008fa6:	d505      	bpl.n	8008fb4 <__swrite+0x1e>
 8008fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fac:	2302      	movs	r3, #2
 8008fae:	2200      	movs	r2, #0
 8008fb0:	f000 f97c 	bl	80092ac <_lseek_r>
 8008fb4:	89a3      	ldrh	r3, [r4, #12]
 8008fb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008fbe:	81a3      	strh	r3, [r4, #12]
 8008fc0:	4632      	mov	r2, r6
 8008fc2:	463b      	mov	r3, r7
 8008fc4:	4628      	mov	r0, r5
 8008fc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fca:	f000 b993 	b.w	80092f4 <_write_r>

08008fce <__sseek>:
 8008fce:	b510      	push	{r4, lr}
 8008fd0:	460c      	mov	r4, r1
 8008fd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fd6:	f000 f969 	bl	80092ac <_lseek_r>
 8008fda:	1c43      	adds	r3, r0, #1
 8008fdc:	89a3      	ldrh	r3, [r4, #12]
 8008fde:	bf15      	itete	ne
 8008fe0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008fe2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008fe6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008fea:	81a3      	strheq	r3, [r4, #12]
 8008fec:	bf18      	it	ne
 8008fee:	81a3      	strhne	r3, [r4, #12]
 8008ff0:	bd10      	pop	{r4, pc}

08008ff2 <__sclose>:
 8008ff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ff6:	f000 b949 	b.w	800928c <_close_r>

08008ffa <__swbuf_r>:
 8008ffa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ffc:	460e      	mov	r6, r1
 8008ffe:	4614      	mov	r4, r2
 8009000:	4605      	mov	r5, r0
 8009002:	b118      	cbz	r0, 800900c <__swbuf_r+0x12>
 8009004:	6a03      	ldr	r3, [r0, #32]
 8009006:	b90b      	cbnz	r3, 800900c <__swbuf_r+0x12>
 8009008:	f7ff feec 	bl	8008de4 <__sinit>
 800900c:	69a3      	ldr	r3, [r4, #24]
 800900e:	60a3      	str	r3, [r4, #8]
 8009010:	89a3      	ldrh	r3, [r4, #12]
 8009012:	071a      	lsls	r2, r3, #28
 8009014:	d501      	bpl.n	800901a <__swbuf_r+0x20>
 8009016:	6923      	ldr	r3, [r4, #16]
 8009018:	b943      	cbnz	r3, 800902c <__swbuf_r+0x32>
 800901a:	4621      	mov	r1, r4
 800901c:	4628      	mov	r0, r5
 800901e:	f000 f82b 	bl	8009078 <__swsetup_r>
 8009022:	b118      	cbz	r0, 800902c <__swbuf_r+0x32>
 8009024:	f04f 37ff 	mov.w	r7, #4294967295
 8009028:	4638      	mov	r0, r7
 800902a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800902c:	6823      	ldr	r3, [r4, #0]
 800902e:	6922      	ldr	r2, [r4, #16]
 8009030:	1a98      	subs	r0, r3, r2
 8009032:	6963      	ldr	r3, [r4, #20]
 8009034:	b2f6      	uxtb	r6, r6
 8009036:	4283      	cmp	r3, r0
 8009038:	4637      	mov	r7, r6
 800903a:	dc05      	bgt.n	8009048 <__swbuf_r+0x4e>
 800903c:	4621      	mov	r1, r4
 800903e:	4628      	mov	r0, r5
 8009040:	f002 ff6e 	bl	800bf20 <_fflush_r>
 8009044:	2800      	cmp	r0, #0
 8009046:	d1ed      	bne.n	8009024 <__swbuf_r+0x2a>
 8009048:	68a3      	ldr	r3, [r4, #8]
 800904a:	3b01      	subs	r3, #1
 800904c:	60a3      	str	r3, [r4, #8]
 800904e:	6823      	ldr	r3, [r4, #0]
 8009050:	1c5a      	adds	r2, r3, #1
 8009052:	6022      	str	r2, [r4, #0]
 8009054:	701e      	strb	r6, [r3, #0]
 8009056:	6962      	ldr	r2, [r4, #20]
 8009058:	1c43      	adds	r3, r0, #1
 800905a:	429a      	cmp	r2, r3
 800905c:	d004      	beq.n	8009068 <__swbuf_r+0x6e>
 800905e:	89a3      	ldrh	r3, [r4, #12]
 8009060:	07db      	lsls	r3, r3, #31
 8009062:	d5e1      	bpl.n	8009028 <__swbuf_r+0x2e>
 8009064:	2e0a      	cmp	r6, #10
 8009066:	d1df      	bne.n	8009028 <__swbuf_r+0x2e>
 8009068:	4621      	mov	r1, r4
 800906a:	4628      	mov	r0, r5
 800906c:	f002 ff58 	bl	800bf20 <_fflush_r>
 8009070:	2800      	cmp	r0, #0
 8009072:	d0d9      	beq.n	8009028 <__swbuf_r+0x2e>
 8009074:	e7d6      	b.n	8009024 <__swbuf_r+0x2a>
	...

08009078 <__swsetup_r>:
 8009078:	b538      	push	{r3, r4, r5, lr}
 800907a:	4b29      	ldr	r3, [pc, #164]	@ (8009120 <__swsetup_r+0xa8>)
 800907c:	4605      	mov	r5, r0
 800907e:	6818      	ldr	r0, [r3, #0]
 8009080:	460c      	mov	r4, r1
 8009082:	b118      	cbz	r0, 800908c <__swsetup_r+0x14>
 8009084:	6a03      	ldr	r3, [r0, #32]
 8009086:	b90b      	cbnz	r3, 800908c <__swsetup_r+0x14>
 8009088:	f7ff feac 	bl	8008de4 <__sinit>
 800908c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009090:	0719      	lsls	r1, r3, #28
 8009092:	d422      	bmi.n	80090da <__swsetup_r+0x62>
 8009094:	06da      	lsls	r2, r3, #27
 8009096:	d407      	bmi.n	80090a8 <__swsetup_r+0x30>
 8009098:	2209      	movs	r2, #9
 800909a:	602a      	str	r2, [r5, #0]
 800909c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090a0:	81a3      	strh	r3, [r4, #12]
 80090a2:	f04f 30ff 	mov.w	r0, #4294967295
 80090a6:	e033      	b.n	8009110 <__swsetup_r+0x98>
 80090a8:	0758      	lsls	r0, r3, #29
 80090aa:	d512      	bpl.n	80090d2 <__swsetup_r+0x5a>
 80090ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090ae:	b141      	cbz	r1, 80090c2 <__swsetup_r+0x4a>
 80090b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80090b4:	4299      	cmp	r1, r3
 80090b6:	d002      	beq.n	80090be <__swsetup_r+0x46>
 80090b8:	4628      	mov	r0, r5
 80090ba:	f000 ffe5 	bl	800a088 <_free_r>
 80090be:	2300      	movs	r3, #0
 80090c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80090c2:	89a3      	ldrh	r3, [r4, #12]
 80090c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80090c8:	81a3      	strh	r3, [r4, #12]
 80090ca:	2300      	movs	r3, #0
 80090cc:	6063      	str	r3, [r4, #4]
 80090ce:	6923      	ldr	r3, [r4, #16]
 80090d0:	6023      	str	r3, [r4, #0]
 80090d2:	89a3      	ldrh	r3, [r4, #12]
 80090d4:	f043 0308 	orr.w	r3, r3, #8
 80090d8:	81a3      	strh	r3, [r4, #12]
 80090da:	6923      	ldr	r3, [r4, #16]
 80090dc:	b94b      	cbnz	r3, 80090f2 <__swsetup_r+0x7a>
 80090de:	89a3      	ldrh	r3, [r4, #12]
 80090e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80090e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090e8:	d003      	beq.n	80090f2 <__swsetup_r+0x7a>
 80090ea:	4621      	mov	r1, r4
 80090ec:	4628      	mov	r0, r5
 80090ee:	f002 ff77 	bl	800bfe0 <__smakebuf_r>
 80090f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090f6:	f013 0201 	ands.w	r2, r3, #1
 80090fa:	d00a      	beq.n	8009112 <__swsetup_r+0x9a>
 80090fc:	2200      	movs	r2, #0
 80090fe:	60a2      	str	r2, [r4, #8]
 8009100:	6962      	ldr	r2, [r4, #20]
 8009102:	4252      	negs	r2, r2
 8009104:	61a2      	str	r2, [r4, #24]
 8009106:	6922      	ldr	r2, [r4, #16]
 8009108:	b942      	cbnz	r2, 800911c <__swsetup_r+0xa4>
 800910a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800910e:	d1c5      	bne.n	800909c <__swsetup_r+0x24>
 8009110:	bd38      	pop	{r3, r4, r5, pc}
 8009112:	0799      	lsls	r1, r3, #30
 8009114:	bf58      	it	pl
 8009116:	6962      	ldrpl	r2, [r4, #20]
 8009118:	60a2      	str	r2, [r4, #8]
 800911a:	e7f4      	b.n	8009106 <__swsetup_r+0x8e>
 800911c:	2000      	movs	r0, #0
 800911e:	e7f7      	b.n	8009110 <__swsetup_r+0x98>
 8009120:	20000060 	.word	0x20000060

08009124 <memcmp>:
 8009124:	b510      	push	{r4, lr}
 8009126:	3901      	subs	r1, #1
 8009128:	4402      	add	r2, r0
 800912a:	4290      	cmp	r0, r2
 800912c:	d101      	bne.n	8009132 <memcmp+0xe>
 800912e:	2000      	movs	r0, #0
 8009130:	e005      	b.n	800913e <memcmp+0x1a>
 8009132:	7803      	ldrb	r3, [r0, #0]
 8009134:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009138:	42a3      	cmp	r3, r4
 800913a:	d001      	beq.n	8009140 <memcmp+0x1c>
 800913c:	1b18      	subs	r0, r3, r4
 800913e:	bd10      	pop	{r4, pc}
 8009140:	3001      	adds	r0, #1
 8009142:	e7f2      	b.n	800912a <memcmp+0x6>

08009144 <memset>:
 8009144:	4402      	add	r2, r0
 8009146:	4603      	mov	r3, r0
 8009148:	4293      	cmp	r3, r2
 800914a:	d100      	bne.n	800914e <memset+0xa>
 800914c:	4770      	bx	lr
 800914e:	f803 1b01 	strb.w	r1, [r3], #1
 8009152:	e7f9      	b.n	8009148 <memset+0x4>

08009154 <strncmp>:
 8009154:	b510      	push	{r4, lr}
 8009156:	b16a      	cbz	r2, 8009174 <strncmp+0x20>
 8009158:	3901      	subs	r1, #1
 800915a:	1884      	adds	r4, r0, r2
 800915c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009160:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009164:	429a      	cmp	r2, r3
 8009166:	d103      	bne.n	8009170 <strncmp+0x1c>
 8009168:	42a0      	cmp	r0, r4
 800916a:	d001      	beq.n	8009170 <strncmp+0x1c>
 800916c:	2a00      	cmp	r2, #0
 800916e:	d1f5      	bne.n	800915c <strncmp+0x8>
 8009170:	1ad0      	subs	r0, r2, r3
 8009172:	bd10      	pop	{r4, pc}
 8009174:	4610      	mov	r0, r2
 8009176:	e7fc      	b.n	8009172 <strncmp+0x1e>

08009178 <strncpy>:
 8009178:	b510      	push	{r4, lr}
 800917a:	3901      	subs	r1, #1
 800917c:	4603      	mov	r3, r0
 800917e:	b132      	cbz	r2, 800918e <strncpy+0x16>
 8009180:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009184:	f803 4b01 	strb.w	r4, [r3], #1
 8009188:	3a01      	subs	r2, #1
 800918a:	2c00      	cmp	r4, #0
 800918c:	d1f7      	bne.n	800917e <strncpy+0x6>
 800918e:	441a      	add	r2, r3
 8009190:	2100      	movs	r1, #0
 8009192:	4293      	cmp	r3, r2
 8009194:	d100      	bne.n	8009198 <strncpy+0x20>
 8009196:	bd10      	pop	{r4, pc}
 8009198:	f803 1b01 	strb.w	r1, [r3], #1
 800919c:	e7f9      	b.n	8009192 <strncpy+0x1a>
	...

080091a0 <strtok>:
 80091a0:	4b16      	ldr	r3, [pc, #88]	@ (80091fc <strtok+0x5c>)
 80091a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091a6:	681f      	ldr	r7, [r3, #0]
 80091a8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80091aa:	4605      	mov	r5, r0
 80091ac:	460e      	mov	r6, r1
 80091ae:	b9ec      	cbnz	r4, 80091ec <strtok+0x4c>
 80091b0:	2050      	movs	r0, #80	@ 0x50
 80091b2:	f000 ffb3 	bl	800a11c <malloc>
 80091b6:	4602      	mov	r2, r0
 80091b8:	6478      	str	r0, [r7, #68]	@ 0x44
 80091ba:	b920      	cbnz	r0, 80091c6 <strtok+0x26>
 80091bc:	4b10      	ldr	r3, [pc, #64]	@ (8009200 <strtok+0x60>)
 80091be:	4811      	ldr	r0, [pc, #68]	@ (8009204 <strtok+0x64>)
 80091c0:	215b      	movs	r1, #91	@ 0x5b
 80091c2:	f000 f8eb 	bl	800939c <__assert_func>
 80091c6:	e9c0 4400 	strd	r4, r4, [r0]
 80091ca:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80091ce:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80091d2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80091d6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80091da:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80091de:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80091e2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80091e6:	6184      	str	r4, [r0, #24]
 80091e8:	7704      	strb	r4, [r0, #28]
 80091ea:	6244      	str	r4, [r0, #36]	@ 0x24
 80091ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091ee:	4631      	mov	r1, r6
 80091f0:	4628      	mov	r0, r5
 80091f2:	2301      	movs	r3, #1
 80091f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091f8:	f000 b806 	b.w	8009208 <__strtok_r>
 80091fc:	20000060 	.word	0x20000060
 8009200:	0800d281 	.word	0x0800d281
 8009204:	0800d298 	.word	0x0800d298

08009208 <__strtok_r>:
 8009208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800920a:	4604      	mov	r4, r0
 800920c:	b908      	cbnz	r0, 8009212 <__strtok_r+0xa>
 800920e:	6814      	ldr	r4, [r2, #0]
 8009210:	b144      	cbz	r4, 8009224 <__strtok_r+0x1c>
 8009212:	4620      	mov	r0, r4
 8009214:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009218:	460f      	mov	r7, r1
 800921a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800921e:	b91e      	cbnz	r6, 8009228 <__strtok_r+0x20>
 8009220:	b965      	cbnz	r5, 800923c <__strtok_r+0x34>
 8009222:	6015      	str	r5, [r2, #0]
 8009224:	2000      	movs	r0, #0
 8009226:	e005      	b.n	8009234 <__strtok_r+0x2c>
 8009228:	42b5      	cmp	r5, r6
 800922a:	d1f6      	bne.n	800921a <__strtok_r+0x12>
 800922c:	2b00      	cmp	r3, #0
 800922e:	d1f0      	bne.n	8009212 <__strtok_r+0xa>
 8009230:	6014      	str	r4, [r2, #0]
 8009232:	7003      	strb	r3, [r0, #0]
 8009234:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009236:	461c      	mov	r4, r3
 8009238:	e00c      	b.n	8009254 <__strtok_r+0x4c>
 800923a:	b91d      	cbnz	r5, 8009244 <__strtok_r+0x3c>
 800923c:	4627      	mov	r7, r4
 800923e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009242:	460e      	mov	r6, r1
 8009244:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009248:	42ab      	cmp	r3, r5
 800924a:	d1f6      	bne.n	800923a <__strtok_r+0x32>
 800924c:	2b00      	cmp	r3, #0
 800924e:	d0f2      	beq.n	8009236 <__strtok_r+0x2e>
 8009250:	2300      	movs	r3, #0
 8009252:	703b      	strb	r3, [r7, #0]
 8009254:	6014      	str	r4, [r2, #0]
 8009256:	e7ed      	b.n	8009234 <__strtok_r+0x2c>

08009258 <strstr>:
 8009258:	780a      	ldrb	r2, [r1, #0]
 800925a:	b570      	push	{r4, r5, r6, lr}
 800925c:	b96a      	cbnz	r2, 800927a <strstr+0x22>
 800925e:	bd70      	pop	{r4, r5, r6, pc}
 8009260:	429a      	cmp	r2, r3
 8009262:	d109      	bne.n	8009278 <strstr+0x20>
 8009264:	460c      	mov	r4, r1
 8009266:	4605      	mov	r5, r0
 8009268:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800926c:	2b00      	cmp	r3, #0
 800926e:	d0f6      	beq.n	800925e <strstr+0x6>
 8009270:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009274:	429e      	cmp	r6, r3
 8009276:	d0f7      	beq.n	8009268 <strstr+0x10>
 8009278:	3001      	adds	r0, #1
 800927a:	7803      	ldrb	r3, [r0, #0]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d1ef      	bne.n	8009260 <strstr+0x8>
 8009280:	4618      	mov	r0, r3
 8009282:	e7ec      	b.n	800925e <strstr+0x6>

08009284 <_localeconv_r>:
 8009284:	4800      	ldr	r0, [pc, #0]	@ (8009288 <_localeconv_r+0x4>)
 8009286:	4770      	bx	lr
 8009288:	200001a0 	.word	0x200001a0

0800928c <_close_r>:
 800928c:	b538      	push	{r3, r4, r5, lr}
 800928e:	4d06      	ldr	r5, [pc, #24]	@ (80092a8 <_close_r+0x1c>)
 8009290:	2300      	movs	r3, #0
 8009292:	4604      	mov	r4, r0
 8009294:	4608      	mov	r0, r1
 8009296:	602b      	str	r3, [r5, #0]
 8009298:	f7f8 f961 	bl	800155e <_close>
 800929c:	1c43      	adds	r3, r0, #1
 800929e:	d102      	bne.n	80092a6 <_close_r+0x1a>
 80092a0:	682b      	ldr	r3, [r5, #0]
 80092a2:	b103      	cbz	r3, 80092a6 <_close_r+0x1a>
 80092a4:	6023      	str	r3, [r4, #0]
 80092a6:	bd38      	pop	{r3, r4, r5, pc}
 80092a8:	20000fc8 	.word	0x20000fc8

080092ac <_lseek_r>:
 80092ac:	b538      	push	{r3, r4, r5, lr}
 80092ae:	4d07      	ldr	r5, [pc, #28]	@ (80092cc <_lseek_r+0x20>)
 80092b0:	4604      	mov	r4, r0
 80092b2:	4608      	mov	r0, r1
 80092b4:	4611      	mov	r1, r2
 80092b6:	2200      	movs	r2, #0
 80092b8:	602a      	str	r2, [r5, #0]
 80092ba:	461a      	mov	r2, r3
 80092bc:	f7f8 f976 	bl	80015ac <_lseek>
 80092c0:	1c43      	adds	r3, r0, #1
 80092c2:	d102      	bne.n	80092ca <_lseek_r+0x1e>
 80092c4:	682b      	ldr	r3, [r5, #0]
 80092c6:	b103      	cbz	r3, 80092ca <_lseek_r+0x1e>
 80092c8:	6023      	str	r3, [r4, #0]
 80092ca:	bd38      	pop	{r3, r4, r5, pc}
 80092cc:	20000fc8 	.word	0x20000fc8

080092d0 <_read_r>:
 80092d0:	b538      	push	{r3, r4, r5, lr}
 80092d2:	4d07      	ldr	r5, [pc, #28]	@ (80092f0 <_read_r+0x20>)
 80092d4:	4604      	mov	r4, r0
 80092d6:	4608      	mov	r0, r1
 80092d8:	4611      	mov	r1, r2
 80092da:	2200      	movs	r2, #0
 80092dc:	602a      	str	r2, [r5, #0]
 80092de:	461a      	mov	r2, r3
 80092e0:	f7f8 f904 	bl	80014ec <_read>
 80092e4:	1c43      	adds	r3, r0, #1
 80092e6:	d102      	bne.n	80092ee <_read_r+0x1e>
 80092e8:	682b      	ldr	r3, [r5, #0]
 80092ea:	b103      	cbz	r3, 80092ee <_read_r+0x1e>
 80092ec:	6023      	str	r3, [r4, #0]
 80092ee:	bd38      	pop	{r3, r4, r5, pc}
 80092f0:	20000fc8 	.word	0x20000fc8

080092f4 <_write_r>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	4d07      	ldr	r5, [pc, #28]	@ (8009314 <_write_r+0x20>)
 80092f8:	4604      	mov	r4, r0
 80092fa:	4608      	mov	r0, r1
 80092fc:	4611      	mov	r1, r2
 80092fe:	2200      	movs	r2, #0
 8009300:	602a      	str	r2, [r5, #0]
 8009302:	461a      	mov	r2, r3
 8009304:	f7f8 f90f 	bl	8001526 <_write>
 8009308:	1c43      	adds	r3, r0, #1
 800930a:	d102      	bne.n	8009312 <_write_r+0x1e>
 800930c:	682b      	ldr	r3, [r5, #0]
 800930e:	b103      	cbz	r3, 8009312 <_write_r+0x1e>
 8009310:	6023      	str	r3, [r4, #0]
 8009312:	bd38      	pop	{r3, r4, r5, pc}
 8009314:	20000fc8 	.word	0x20000fc8

08009318 <__errno>:
 8009318:	4b01      	ldr	r3, [pc, #4]	@ (8009320 <__errno+0x8>)
 800931a:	6818      	ldr	r0, [r3, #0]
 800931c:	4770      	bx	lr
 800931e:	bf00      	nop
 8009320:	20000060 	.word	0x20000060

08009324 <__libc_init_array>:
 8009324:	b570      	push	{r4, r5, r6, lr}
 8009326:	4d0d      	ldr	r5, [pc, #52]	@ (800935c <__libc_init_array+0x38>)
 8009328:	4c0d      	ldr	r4, [pc, #52]	@ (8009360 <__libc_init_array+0x3c>)
 800932a:	1b64      	subs	r4, r4, r5
 800932c:	10a4      	asrs	r4, r4, #2
 800932e:	2600      	movs	r6, #0
 8009330:	42a6      	cmp	r6, r4
 8009332:	d109      	bne.n	8009348 <__libc_init_array+0x24>
 8009334:	4d0b      	ldr	r5, [pc, #44]	@ (8009364 <__libc_init_array+0x40>)
 8009336:	4c0c      	ldr	r4, [pc, #48]	@ (8009368 <__libc_init_array+0x44>)
 8009338:	f003 face 	bl	800c8d8 <_init>
 800933c:	1b64      	subs	r4, r4, r5
 800933e:	10a4      	asrs	r4, r4, #2
 8009340:	2600      	movs	r6, #0
 8009342:	42a6      	cmp	r6, r4
 8009344:	d105      	bne.n	8009352 <__libc_init_array+0x2e>
 8009346:	bd70      	pop	{r4, r5, r6, pc}
 8009348:	f855 3b04 	ldr.w	r3, [r5], #4
 800934c:	4798      	blx	r3
 800934e:	3601      	adds	r6, #1
 8009350:	e7ee      	b.n	8009330 <__libc_init_array+0xc>
 8009352:	f855 3b04 	ldr.w	r3, [r5], #4
 8009356:	4798      	blx	r3
 8009358:	3601      	adds	r6, #1
 800935a:	e7f2      	b.n	8009342 <__libc_init_array+0x1e>
 800935c:	0800d6d4 	.word	0x0800d6d4
 8009360:	0800d6d4 	.word	0x0800d6d4
 8009364:	0800d6d4 	.word	0x0800d6d4
 8009368:	0800d6d8 	.word	0x0800d6d8

0800936c <__retarget_lock_init_recursive>:
 800936c:	4770      	bx	lr

0800936e <__retarget_lock_acquire_recursive>:
 800936e:	4770      	bx	lr

08009370 <__retarget_lock_release_recursive>:
 8009370:	4770      	bx	lr

08009372 <memcpy>:
 8009372:	440a      	add	r2, r1
 8009374:	4291      	cmp	r1, r2
 8009376:	f100 33ff 	add.w	r3, r0, #4294967295
 800937a:	d100      	bne.n	800937e <memcpy+0xc>
 800937c:	4770      	bx	lr
 800937e:	b510      	push	{r4, lr}
 8009380:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009384:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009388:	4291      	cmp	r1, r2
 800938a:	d1f9      	bne.n	8009380 <memcpy+0xe>
 800938c:	bd10      	pop	{r4, pc}
	...

08009390 <nanf>:
 8009390:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009398 <nanf+0x8>
 8009394:	4770      	bx	lr
 8009396:	bf00      	nop
 8009398:	7fc00000 	.word	0x7fc00000

0800939c <__assert_func>:
 800939c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800939e:	4614      	mov	r4, r2
 80093a0:	461a      	mov	r2, r3
 80093a2:	4b09      	ldr	r3, [pc, #36]	@ (80093c8 <__assert_func+0x2c>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4605      	mov	r5, r0
 80093a8:	68d8      	ldr	r0, [r3, #12]
 80093aa:	b14c      	cbz	r4, 80093c0 <__assert_func+0x24>
 80093ac:	4b07      	ldr	r3, [pc, #28]	@ (80093cc <__assert_func+0x30>)
 80093ae:	9100      	str	r1, [sp, #0]
 80093b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80093b4:	4906      	ldr	r1, [pc, #24]	@ (80093d0 <__assert_func+0x34>)
 80093b6:	462b      	mov	r3, r5
 80093b8:	f002 fdda 	bl	800bf70 <fiprintf>
 80093bc:	f002 fea0 	bl	800c100 <abort>
 80093c0:	4b04      	ldr	r3, [pc, #16]	@ (80093d4 <__assert_func+0x38>)
 80093c2:	461c      	mov	r4, r3
 80093c4:	e7f3      	b.n	80093ae <__assert_func+0x12>
 80093c6:	bf00      	nop
 80093c8:	20000060 	.word	0x20000060
 80093cc:	0800d2f2 	.word	0x0800d2f2
 80093d0:	0800d2ff 	.word	0x0800d2ff
 80093d4:	0800d32d 	.word	0x0800d32d

080093d8 <quorem>:
 80093d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093dc:	6903      	ldr	r3, [r0, #16]
 80093de:	690c      	ldr	r4, [r1, #16]
 80093e0:	42a3      	cmp	r3, r4
 80093e2:	4607      	mov	r7, r0
 80093e4:	db7e      	blt.n	80094e4 <quorem+0x10c>
 80093e6:	3c01      	subs	r4, #1
 80093e8:	f101 0814 	add.w	r8, r1, #20
 80093ec:	00a3      	lsls	r3, r4, #2
 80093ee:	f100 0514 	add.w	r5, r0, #20
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80093f8:	9301      	str	r3, [sp, #4]
 80093fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80093fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009402:	3301      	adds	r3, #1
 8009404:	429a      	cmp	r2, r3
 8009406:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800940a:	fbb2 f6f3 	udiv	r6, r2, r3
 800940e:	d32e      	bcc.n	800946e <quorem+0x96>
 8009410:	f04f 0a00 	mov.w	sl, #0
 8009414:	46c4      	mov	ip, r8
 8009416:	46ae      	mov	lr, r5
 8009418:	46d3      	mov	fp, sl
 800941a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800941e:	b298      	uxth	r0, r3
 8009420:	fb06 a000 	mla	r0, r6, r0, sl
 8009424:	0c02      	lsrs	r2, r0, #16
 8009426:	0c1b      	lsrs	r3, r3, #16
 8009428:	fb06 2303 	mla	r3, r6, r3, r2
 800942c:	f8de 2000 	ldr.w	r2, [lr]
 8009430:	b280      	uxth	r0, r0
 8009432:	b292      	uxth	r2, r2
 8009434:	1a12      	subs	r2, r2, r0
 8009436:	445a      	add	r2, fp
 8009438:	f8de 0000 	ldr.w	r0, [lr]
 800943c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009440:	b29b      	uxth	r3, r3
 8009442:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009446:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800944a:	b292      	uxth	r2, r2
 800944c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009450:	45e1      	cmp	r9, ip
 8009452:	f84e 2b04 	str.w	r2, [lr], #4
 8009456:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800945a:	d2de      	bcs.n	800941a <quorem+0x42>
 800945c:	9b00      	ldr	r3, [sp, #0]
 800945e:	58eb      	ldr	r3, [r5, r3]
 8009460:	b92b      	cbnz	r3, 800946e <quorem+0x96>
 8009462:	9b01      	ldr	r3, [sp, #4]
 8009464:	3b04      	subs	r3, #4
 8009466:	429d      	cmp	r5, r3
 8009468:	461a      	mov	r2, r3
 800946a:	d32f      	bcc.n	80094cc <quorem+0xf4>
 800946c:	613c      	str	r4, [r7, #16]
 800946e:	4638      	mov	r0, r7
 8009470:	f001 f9c6 	bl	800a800 <__mcmp>
 8009474:	2800      	cmp	r0, #0
 8009476:	db25      	blt.n	80094c4 <quorem+0xec>
 8009478:	4629      	mov	r1, r5
 800947a:	2000      	movs	r0, #0
 800947c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009480:	f8d1 c000 	ldr.w	ip, [r1]
 8009484:	fa1f fe82 	uxth.w	lr, r2
 8009488:	fa1f f38c 	uxth.w	r3, ip
 800948c:	eba3 030e 	sub.w	r3, r3, lr
 8009490:	4403      	add	r3, r0
 8009492:	0c12      	lsrs	r2, r2, #16
 8009494:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009498:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800949c:	b29b      	uxth	r3, r3
 800949e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094a2:	45c1      	cmp	r9, r8
 80094a4:	f841 3b04 	str.w	r3, [r1], #4
 80094a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80094ac:	d2e6      	bcs.n	800947c <quorem+0xa4>
 80094ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094b6:	b922      	cbnz	r2, 80094c2 <quorem+0xea>
 80094b8:	3b04      	subs	r3, #4
 80094ba:	429d      	cmp	r5, r3
 80094bc:	461a      	mov	r2, r3
 80094be:	d30b      	bcc.n	80094d8 <quorem+0x100>
 80094c0:	613c      	str	r4, [r7, #16]
 80094c2:	3601      	adds	r6, #1
 80094c4:	4630      	mov	r0, r6
 80094c6:	b003      	add	sp, #12
 80094c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094cc:	6812      	ldr	r2, [r2, #0]
 80094ce:	3b04      	subs	r3, #4
 80094d0:	2a00      	cmp	r2, #0
 80094d2:	d1cb      	bne.n	800946c <quorem+0x94>
 80094d4:	3c01      	subs	r4, #1
 80094d6:	e7c6      	b.n	8009466 <quorem+0x8e>
 80094d8:	6812      	ldr	r2, [r2, #0]
 80094da:	3b04      	subs	r3, #4
 80094dc:	2a00      	cmp	r2, #0
 80094de:	d1ef      	bne.n	80094c0 <quorem+0xe8>
 80094e0:	3c01      	subs	r4, #1
 80094e2:	e7ea      	b.n	80094ba <quorem+0xe2>
 80094e4:	2000      	movs	r0, #0
 80094e6:	e7ee      	b.n	80094c6 <quorem+0xee>

080094e8 <_dtoa_r>:
 80094e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ec:	69c7      	ldr	r7, [r0, #28]
 80094ee:	b097      	sub	sp, #92	@ 0x5c
 80094f0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80094f4:	ec55 4b10 	vmov	r4, r5, d0
 80094f8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80094fa:	9107      	str	r1, [sp, #28]
 80094fc:	4681      	mov	r9, r0
 80094fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8009500:	9311      	str	r3, [sp, #68]	@ 0x44
 8009502:	b97f      	cbnz	r7, 8009524 <_dtoa_r+0x3c>
 8009504:	2010      	movs	r0, #16
 8009506:	f000 fe09 	bl	800a11c <malloc>
 800950a:	4602      	mov	r2, r0
 800950c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009510:	b920      	cbnz	r0, 800951c <_dtoa_r+0x34>
 8009512:	4ba9      	ldr	r3, [pc, #676]	@ (80097b8 <_dtoa_r+0x2d0>)
 8009514:	21ef      	movs	r1, #239	@ 0xef
 8009516:	48a9      	ldr	r0, [pc, #676]	@ (80097bc <_dtoa_r+0x2d4>)
 8009518:	f7ff ff40 	bl	800939c <__assert_func>
 800951c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009520:	6007      	str	r7, [r0, #0]
 8009522:	60c7      	str	r7, [r0, #12]
 8009524:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009528:	6819      	ldr	r1, [r3, #0]
 800952a:	b159      	cbz	r1, 8009544 <_dtoa_r+0x5c>
 800952c:	685a      	ldr	r2, [r3, #4]
 800952e:	604a      	str	r2, [r1, #4]
 8009530:	2301      	movs	r3, #1
 8009532:	4093      	lsls	r3, r2
 8009534:	608b      	str	r3, [r1, #8]
 8009536:	4648      	mov	r0, r9
 8009538:	f000 fee6 	bl	800a308 <_Bfree>
 800953c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009540:	2200      	movs	r2, #0
 8009542:	601a      	str	r2, [r3, #0]
 8009544:	1e2b      	subs	r3, r5, #0
 8009546:	bfb9      	ittee	lt
 8009548:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800954c:	9305      	strlt	r3, [sp, #20]
 800954e:	2300      	movge	r3, #0
 8009550:	6033      	strge	r3, [r6, #0]
 8009552:	9f05      	ldr	r7, [sp, #20]
 8009554:	4b9a      	ldr	r3, [pc, #616]	@ (80097c0 <_dtoa_r+0x2d8>)
 8009556:	bfbc      	itt	lt
 8009558:	2201      	movlt	r2, #1
 800955a:	6032      	strlt	r2, [r6, #0]
 800955c:	43bb      	bics	r3, r7
 800955e:	d112      	bne.n	8009586 <_dtoa_r+0x9e>
 8009560:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009562:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009566:	6013      	str	r3, [r2, #0]
 8009568:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800956c:	4323      	orrs	r3, r4
 800956e:	f000 855a 	beq.w	800a026 <_dtoa_r+0xb3e>
 8009572:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009574:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80097d4 <_dtoa_r+0x2ec>
 8009578:	2b00      	cmp	r3, #0
 800957a:	f000 855c 	beq.w	800a036 <_dtoa_r+0xb4e>
 800957e:	f10a 0303 	add.w	r3, sl, #3
 8009582:	f000 bd56 	b.w	800a032 <_dtoa_r+0xb4a>
 8009586:	ed9d 7b04 	vldr	d7, [sp, #16]
 800958a:	2200      	movs	r2, #0
 800958c:	ec51 0b17 	vmov	r0, r1, d7
 8009590:	2300      	movs	r3, #0
 8009592:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009596:	f7f7 fa97 	bl	8000ac8 <__aeabi_dcmpeq>
 800959a:	4680      	mov	r8, r0
 800959c:	b158      	cbz	r0, 80095b6 <_dtoa_r+0xce>
 800959e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80095a0:	2301      	movs	r3, #1
 80095a2:	6013      	str	r3, [r2, #0]
 80095a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80095a6:	b113      	cbz	r3, 80095ae <_dtoa_r+0xc6>
 80095a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80095aa:	4b86      	ldr	r3, [pc, #536]	@ (80097c4 <_dtoa_r+0x2dc>)
 80095ac:	6013      	str	r3, [r2, #0]
 80095ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80097d8 <_dtoa_r+0x2f0>
 80095b2:	f000 bd40 	b.w	800a036 <_dtoa_r+0xb4e>
 80095b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80095ba:	aa14      	add	r2, sp, #80	@ 0x50
 80095bc:	a915      	add	r1, sp, #84	@ 0x54
 80095be:	4648      	mov	r0, r9
 80095c0:	f001 fa3e 	bl	800aa40 <__d2b>
 80095c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80095c8:	9002      	str	r0, [sp, #8]
 80095ca:	2e00      	cmp	r6, #0
 80095cc:	d078      	beq.n	80096c0 <_dtoa_r+0x1d8>
 80095ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80095d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80095d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80095dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80095e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80095e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80095e8:	4619      	mov	r1, r3
 80095ea:	2200      	movs	r2, #0
 80095ec:	4b76      	ldr	r3, [pc, #472]	@ (80097c8 <_dtoa_r+0x2e0>)
 80095ee:	f7f6 fe4b 	bl	8000288 <__aeabi_dsub>
 80095f2:	a36b      	add	r3, pc, #428	@ (adr r3, 80097a0 <_dtoa_r+0x2b8>)
 80095f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095f8:	f7f6 fffe 	bl	80005f8 <__aeabi_dmul>
 80095fc:	a36a      	add	r3, pc, #424	@ (adr r3, 80097a8 <_dtoa_r+0x2c0>)
 80095fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009602:	f7f6 fe43 	bl	800028c <__adddf3>
 8009606:	4604      	mov	r4, r0
 8009608:	4630      	mov	r0, r6
 800960a:	460d      	mov	r5, r1
 800960c:	f7f6 ff8a 	bl	8000524 <__aeabi_i2d>
 8009610:	a367      	add	r3, pc, #412	@ (adr r3, 80097b0 <_dtoa_r+0x2c8>)
 8009612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009616:	f7f6 ffef 	bl	80005f8 <__aeabi_dmul>
 800961a:	4602      	mov	r2, r0
 800961c:	460b      	mov	r3, r1
 800961e:	4620      	mov	r0, r4
 8009620:	4629      	mov	r1, r5
 8009622:	f7f6 fe33 	bl	800028c <__adddf3>
 8009626:	4604      	mov	r4, r0
 8009628:	460d      	mov	r5, r1
 800962a:	f7f7 fa95 	bl	8000b58 <__aeabi_d2iz>
 800962e:	2200      	movs	r2, #0
 8009630:	4607      	mov	r7, r0
 8009632:	2300      	movs	r3, #0
 8009634:	4620      	mov	r0, r4
 8009636:	4629      	mov	r1, r5
 8009638:	f7f7 fa50 	bl	8000adc <__aeabi_dcmplt>
 800963c:	b140      	cbz	r0, 8009650 <_dtoa_r+0x168>
 800963e:	4638      	mov	r0, r7
 8009640:	f7f6 ff70 	bl	8000524 <__aeabi_i2d>
 8009644:	4622      	mov	r2, r4
 8009646:	462b      	mov	r3, r5
 8009648:	f7f7 fa3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800964c:	b900      	cbnz	r0, 8009650 <_dtoa_r+0x168>
 800964e:	3f01      	subs	r7, #1
 8009650:	2f16      	cmp	r7, #22
 8009652:	d852      	bhi.n	80096fa <_dtoa_r+0x212>
 8009654:	4b5d      	ldr	r3, [pc, #372]	@ (80097cc <_dtoa_r+0x2e4>)
 8009656:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800965a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800965e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009662:	f7f7 fa3b 	bl	8000adc <__aeabi_dcmplt>
 8009666:	2800      	cmp	r0, #0
 8009668:	d049      	beq.n	80096fe <_dtoa_r+0x216>
 800966a:	3f01      	subs	r7, #1
 800966c:	2300      	movs	r3, #0
 800966e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009670:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009672:	1b9b      	subs	r3, r3, r6
 8009674:	1e5a      	subs	r2, r3, #1
 8009676:	bf45      	ittet	mi
 8009678:	f1c3 0301 	rsbmi	r3, r3, #1
 800967c:	9300      	strmi	r3, [sp, #0]
 800967e:	2300      	movpl	r3, #0
 8009680:	2300      	movmi	r3, #0
 8009682:	9206      	str	r2, [sp, #24]
 8009684:	bf54      	ite	pl
 8009686:	9300      	strpl	r3, [sp, #0]
 8009688:	9306      	strmi	r3, [sp, #24]
 800968a:	2f00      	cmp	r7, #0
 800968c:	db39      	blt.n	8009702 <_dtoa_r+0x21a>
 800968e:	9b06      	ldr	r3, [sp, #24]
 8009690:	970d      	str	r7, [sp, #52]	@ 0x34
 8009692:	443b      	add	r3, r7
 8009694:	9306      	str	r3, [sp, #24]
 8009696:	2300      	movs	r3, #0
 8009698:	9308      	str	r3, [sp, #32]
 800969a:	9b07      	ldr	r3, [sp, #28]
 800969c:	2b09      	cmp	r3, #9
 800969e:	d863      	bhi.n	8009768 <_dtoa_r+0x280>
 80096a0:	2b05      	cmp	r3, #5
 80096a2:	bfc4      	itt	gt
 80096a4:	3b04      	subgt	r3, #4
 80096a6:	9307      	strgt	r3, [sp, #28]
 80096a8:	9b07      	ldr	r3, [sp, #28]
 80096aa:	f1a3 0302 	sub.w	r3, r3, #2
 80096ae:	bfcc      	ite	gt
 80096b0:	2400      	movgt	r4, #0
 80096b2:	2401      	movle	r4, #1
 80096b4:	2b03      	cmp	r3, #3
 80096b6:	d863      	bhi.n	8009780 <_dtoa_r+0x298>
 80096b8:	e8df f003 	tbb	[pc, r3]
 80096bc:	2b375452 	.word	0x2b375452
 80096c0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80096c4:	441e      	add	r6, r3
 80096c6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80096ca:	2b20      	cmp	r3, #32
 80096cc:	bfc1      	itttt	gt
 80096ce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80096d2:	409f      	lslgt	r7, r3
 80096d4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80096d8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80096dc:	bfd6      	itet	le
 80096de:	f1c3 0320 	rsble	r3, r3, #32
 80096e2:	ea47 0003 	orrgt.w	r0, r7, r3
 80096e6:	fa04 f003 	lslle.w	r0, r4, r3
 80096ea:	f7f6 ff0b 	bl	8000504 <__aeabi_ui2d>
 80096ee:	2201      	movs	r2, #1
 80096f0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80096f4:	3e01      	subs	r6, #1
 80096f6:	9212      	str	r2, [sp, #72]	@ 0x48
 80096f8:	e776      	b.n	80095e8 <_dtoa_r+0x100>
 80096fa:	2301      	movs	r3, #1
 80096fc:	e7b7      	b.n	800966e <_dtoa_r+0x186>
 80096fe:	9010      	str	r0, [sp, #64]	@ 0x40
 8009700:	e7b6      	b.n	8009670 <_dtoa_r+0x188>
 8009702:	9b00      	ldr	r3, [sp, #0]
 8009704:	1bdb      	subs	r3, r3, r7
 8009706:	9300      	str	r3, [sp, #0]
 8009708:	427b      	negs	r3, r7
 800970a:	9308      	str	r3, [sp, #32]
 800970c:	2300      	movs	r3, #0
 800970e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009710:	e7c3      	b.n	800969a <_dtoa_r+0x1b2>
 8009712:	2301      	movs	r3, #1
 8009714:	9309      	str	r3, [sp, #36]	@ 0x24
 8009716:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009718:	eb07 0b03 	add.w	fp, r7, r3
 800971c:	f10b 0301 	add.w	r3, fp, #1
 8009720:	2b01      	cmp	r3, #1
 8009722:	9303      	str	r3, [sp, #12]
 8009724:	bfb8      	it	lt
 8009726:	2301      	movlt	r3, #1
 8009728:	e006      	b.n	8009738 <_dtoa_r+0x250>
 800972a:	2301      	movs	r3, #1
 800972c:	9309      	str	r3, [sp, #36]	@ 0x24
 800972e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009730:	2b00      	cmp	r3, #0
 8009732:	dd28      	ble.n	8009786 <_dtoa_r+0x29e>
 8009734:	469b      	mov	fp, r3
 8009736:	9303      	str	r3, [sp, #12]
 8009738:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800973c:	2100      	movs	r1, #0
 800973e:	2204      	movs	r2, #4
 8009740:	f102 0514 	add.w	r5, r2, #20
 8009744:	429d      	cmp	r5, r3
 8009746:	d926      	bls.n	8009796 <_dtoa_r+0x2ae>
 8009748:	6041      	str	r1, [r0, #4]
 800974a:	4648      	mov	r0, r9
 800974c:	f000 fd9c 	bl	800a288 <_Balloc>
 8009750:	4682      	mov	sl, r0
 8009752:	2800      	cmp	r0, #0
 8009754:	d142      	bne.n	80097dc <_dtoa_r+0x2f4>
 8009756:	4b1e      	ldr	r3, [pc, #120]	@ (80097d0 <_dtoa_r+0x2e8>)
 8009758:	4602      	mov	r2, r0
 800975a:	f240 11af 	movw	r1, #431	@ 0x1af
 800975e:	e6da      	b.n	8009516 <_dtoa_r+0x2e>
 8009760:	2300      	movs	r3, #0
 8009762:	e7e3      	b.n	800972c <_dtoa_r+0x244>
 8009764:	2300      	movs	r3, #0
 8009766:	e7d5      	b.n	8009714 <_dtoa_r+0x22c>
 8009768:	2401      	movs	r4, #1
 800976a:	2300      	movs	r3, #0
 800976c:	9307      	str	r3, [sp, #28]
 800976e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009770:	f04f 3bff 	mov.w	fp, #4294967295
 8009774:	2200      	movs	r2, #0
 8009776:	f8cd b00c 	str.w	fp, [sp, #12]
 800977a:	2312      	movs	r3, #18
 800977c:	920c      	str	r2, [sp, #48]	@ 0x30
 800977e:	e7db      	b.n	8009738 <_dtoa_r+0x250>
 8009780:	2301      	movs	r3, #1
 8009782:	9309      	str	r3, [sp, #36]	@ 0x24
 8009784:	e7f4      	b.n	8009770 <_dtoa_r+0x288>
 8009786:	f04f 0b01 	mov.w	fp, #1
 800978a:	f8cd b00c 	str.w	fp, [sp, #12]
 800978e:	465b      	mov	r3, fp
 8009790:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009794:	e7d0      	b.n	8009738 <_dtoa_r+0x250>
 8009796:	3101      	adds	r1, #1
 8009798:	0052      	lsls	r2, r2, #1
 800979a:	e7d1      	b.n	8009740 <_dtoa_r+0x258>
 800979c:	f3af 8000 	nop.w
 80097a0:	636f4361 	.word	0x636f4361
 80097a4:	3fd287a7 	.word	0x3fd287a7
 80097a8:	8b60c8b3 	.word	0x8b60c8b3
 80097ac:	3fc68a28 	.word	0x3fc68a28
 80097b0:	509f79fb 	.word	0x509f79fb
 80097b4:	3fd34413 	.word	0x3fd34413
 80097b8:	0800d281 	.word	0x0800d281
 80097bc:	0800d33b 	.word	0x0800d33b
 80097c0:	7ff00000 	.word	0x7ff00000
 80097c4:	0800d259 	.word	0x0800d259
 80097c8:	3ff80000 	.word	0x3ff80000
 80097cc:	0800d4b0 	.word	0x0800d4b0
 80097d0:	0800d393 	.word	0x0800d393
 80097d4:	0800d337 	.word	0x0800d337
 80097d8:	0800d258 	.word	0x0800d258
 80097dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80097e0:	6018      	str	r0, [r3, #0]
 80097e2:	9b03      	ldr	r3, [sp, #12]
 80097e4:	2b0e      	cmp	r3, #14
 80097e6:	f200 80a1 	bhi.w	800992c <_dtoa_r+0x444>
 80097ea:	2c00      	cmp	r4, #0
 80097ec:	f000 809e 	beq.w	800992c <_dtoa_r+0x444>
 80097f0:	2f00      	cmp	r7, #0
 80097f2:	dd33      	ble.n	800985c <_dtoa_r+0x374>
 80097f4:	4b9c      	ldr	r3, [pc, #624]	@ (8009a68 <_dtoa_r+0x580>)
 80097f6:	f007 020f 	and.w	r2, r7, #15
 80097fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097fe:	ed93 7b00 	vldr	d7, [r3]
 8009802:	05f8      	lsls	r0, r7, #23
 8009804:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009808:	ea4f 1427 	mov.w	r4, r7, asr #4
 800980c:	d516      	bpl.n	800983c <_dtoa_r+0x354>
 800980e:	4b97      	ldr	r3, [pc, #604]	@ (8009a6c <_dtoa_r+0x584>)
 8009810:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009814:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009818:	f7f7 f818 	bl	800084c <__aeabi_ddiv>
 800981c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009820:	f004 040f 	and.w	r4, r4, #15
 8009824:	2603      	movs	r6, #3
 8009826:	4d91      	ldr	r5, [pc, #580]	@ (8009a6c <_dtoa_r+0x584>)
 8009828:	b954      	cbnz	r4, 8009840 <_dtoa_r+0x358>
 800982a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800982e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009832:	f7f7 f80b 	bl	800084c <__aeabi_ddiv>
 8009836:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800983a:	e028      	b.n	800988e <_dtoa_r+0x3a6>
 800983c:	2602      	movs	r6, #2
 800983e:	e7f2      	b.n	8009826 <_dtoa_r+0x33e>
 8009840:	07e1      	lsls	r1, r4, #31
 8009842:	d508      	bpl.n	8009856 <_dtoa_r+0x36e>
 8009844:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009848:	e9d5 2300 	ldrd	r2, r3, [r5]
 800984c:	f7f6 fed4 	bl	80005f8 <__aeabi_dmul>
 8009850:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009854:	3601      	adds	r6, #1
 8009856:	1064      	asrs	r4, r4, #1
 8009858:	3508      	adds	r5, #8
 800985a:	e7e5      	b.n	8009828 <_dtoa_r+0x340>
 800985c:	f000 80af 	beq.w	80099be <_dtoa_r+0x4d6>
 8009860:	427c      	negs	r4, r7
 8009862:	4b81      	ldr	r3, [pc, #516]	@ (8009a68 <_dtoa_r+0x580>)
 8009864:	4d81      	ldr	r5, [pc, #516]	@ (8009a6c <_dtoa_r+0x584>)
 8009866:	f004 020f 	and.w	r2, r4, #15
 800986a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800986e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009872:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009876:	f7f6 febf 	bl	80005f8 <__aeabi_dmul>
 800987a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800987e:	1124      	asrs	r4, r4, #4
 8009880:	2300      	movs	r3, #0
 8009882:	2602      	movs	r6, #2
 8009884:	2c00      	cmp	r4, #0
 8009886:	f040 808f 	bne.w	80099a8 <_dtoa_r+0x4c0>
 800988a:	2b00      	cmp	r3, #0
 800988c:	d1d3      	bne.n	8009836 <_dtoa_r+0x34e>
 800988e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009890:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009894:	2b00      	cmp	r3, #0
 8009896:	f000 8094 	beq.w	80099c2 <_dtoa_r+0x4da>
 800989a:	4b75      	ldr	r3, [pc, #468]	@ (8009a70 <_dtoa_r+0x588>)
 800989c:	2200      	movs	r2, #0
 800989e:	4620      	mov	r0, r4
 80098a0:	4629      	mov	r1, r5
 80098a2:	f7f7 f91b 	bl	8000adc <__aeabi_dcmplt>
 80098a6:	2800      	cmp	r0, #0
 80098a8:	f000 808b 	beq.w	80099c2 <_dtoa_r+0x4da>
 80098ac:	9b03      	ldr	r3, [sp, #12]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	f000 8087 	beq.w	80099c2 <_dtoa_r+0x4da>
 80098b4:	f1bb 0f00 	cmp.w	fp, #0
 80098b8:	dd34      	ble.n	8009924 <_dtoa_r+0x43c>
 80098ba:	4620      	mov	r0, r4
 80098bc:	4b6d      	ldr	r3, [pc, #436]	@ (8009a74 <_dtoa_r+0x58c>)
 80098be:	2200      	movs	r2, #0
 80098c0:	4629      	mov	r1, r5
 80098c2:	f7f6 fe99 	bl	80005f8 <__aeabi_dmul>
 80098c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098ca:	f107 38ff 	add.w	r8, r7, #4294967295
 80098ce:	3601      	adds	r6, #1
 80098d0:	465c      	mov	r4, fp
 80098d2:	4630      	mov	r0, r6
 80098d4:	f7f6 fe26 	bl	8000524 <__aeabi_i2d>
 80098d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098dc:	f7f6 fe8c 	bl	80005f8 <__aeabi_dmul>
 80098e0:	4b65      	ldr	r3, [pc, #404]	@ (8009a78 <_dtoa_r+0x590>)
 80098e2:	2200      	movs	r2, #0
 80098e4:	f7f6 fcd2 	bl	800028c <__adddf3>
 80098e8:	4605      	mov	r5, r0
 80098ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80098ee:	2c00      	cmp	r4, #0
 80098f0:	d16a      	bne.n	80099c8 <_dtoa_r+0x4e0>
 80098f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80098f6:	4b61      	ldr	r3, [pc, #388]	@ (8009a7c <_dtoa_r+0x594>)
 80098f8:	2200      	movs	r2, #0
 80098fa:	f7f6 fcc5 	bl	8000288 <__aeabi_dsub>
 80098fe:	4602      	mov	r2, r0
 8009900:	460b      	mov	r3, r1
 8009902:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009906:	462a      	mov	r2, r5
 8009908:	4633      	mov	r3, r6
 800990a:	f7f7 f905 	bl	8000b18 <__aeabi_dcmpgt>
 800990e:	2800      	cmp	r0, #0
 8009910:	f040 8298 	bne.w	8009e44 <_dtoa_r+0x95c>
 8009914:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009918:	462a      	mov	r2, r5
 800991a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800991e:	f7f7 f8dd 	bl	8000adc <__aeabi_dcmplt>
 8009922:	bb38      	cbnz	r0, 8009974 <_dtoa_r+0x48c>
 8009924:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009928:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800992c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800992e:	2b00      	cmp	r3, #0
 8009930:	f2c0 8157 	blt.w	8009be2 <_dtoa_r+0x6fa>
 8009934:	2f0e      	cmp	r7, #14
 8009936:	f300 8154 	bgt.w	8009be2 <_dtoa_r+0x6fa>
 800993a:	4b4b      	ldr	r3, [pc, #300]	@ (8009a68 <_dtoa_r+0x580>)
 800993c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009940:	ed93 7b00 	vldr	d7, [r3]
 8009944:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009946:	2b00      	cmp	r3, #0
 8009948:	ed8d 7b00 	vstr	d7, [sp]
 800994c:	f280 80e5 	bge.w	8009b1a <_dtoa_r+0x632>
 8009950:	9b03      	ldr	r3, [sp, #12]
 8009952:	2b00      	cmp	r3, #0
 8009954:	f300 80e1 	bgt.w	8009b1a <_dtoa_r+0x632>
 8009958:	d10c      	bne.n	8009974 <_dtoa_r+0x48c>
 800995a:	4b48      	ldr	r3, [pc, #288]	@ (8009a7c <_dtoa_r+0x594>)
 800995c:	2200      	movs	r2, #0
 800995e:	ec51 0b17 	vmov	r0, r1, d7
 8009962:	f7f6 fe49 	bl	80005f8 <__aeabi_dmul>
 8009966:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800996a:	f7f7 f8cb 	bl	8000b04 <__aeabi_dcmpge>
 800996e:	2800      	cmp	r0, #0
 8009970:	f000 8266 	beq.w	8009e40 <_dtoa_r+0x958>
 8009974:	2400      	movs	r4, #0
 8009976:	4625      	mov	r5, r4
 8009978:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800997a:	4656      	mov	r6, sl
 800997c:	ea6f 0803 	mvn.w	r8, r3
 8009980:	2700      	movs	r7, #0
 8009982:	4621      	mov	r1, r4
 8009984:	4648      	mov	r0, r9
 8009986:	f000 fcbf 	bl	800a308 <_Bfree>
 800998a:	2d00      	cmp	r5, #0
 800998c:	f000 80bd 	beq.w	8009b0a <_dtoa_r+0x622>
 8009990:	b12f      	cbz	r7, 800999e <_dtoa_r+0x4b6>
 8009992:	42af      	cmp	r7, r5
 8009994:	d003      	beq.n	800999e <_dtoa_r+0x4b6>
 8009996:	4639      	mov	r1, r7
 8009998:	4648      	mov	r0, r9
 800999a:	f000 fcb5 	bl	800a308 <_Bfree>
 800999e:	4629      	mov	r1, r5
 80099a0:	4648      	mov	r0, r9
 80099a2:	f000 fcb1 	bl	800a308 <_Bfree>
 80099a6:	e0b0      	b.n	8009b0a <_dtoa_r+0x622>
 80099a8:	07e2      	lsls	r2, r4, #31
 80099aa:	d505      	bpl.n	80099b8 <_dtoa_r+0x4d0>
 80099ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 80099b0:	f7f6 fe22 	bl	80005f8 <__aeabi_dmul>
 80099b4:	3601      	adds	r6, #1
 80099b6:	2301      	movs	r3, #1
 80099b8:	1064      	asrs	r4, r4, #1
 80099ba:	3508      	adds	r5, #8
 80099bc:	e762      	b.n	8009884 <_dtoa_r+0x39c>
 80099be:	2602      	movs	r6, #2
 80099c0:	e765      	b.n	800988e <_dtoa_r+0x3a6>
 80099c2:	9c03      	ldr	r4, [sp, #12]
 80099c4:	46b8      	mov	r8, r7
 80099c6:	e784      	b.n	80098d2 <_dtoa_r+0x3ea>
 80099c8:	4b27      	ldr	r3, [pc, #156]	@ (8009a68 <_dtoa_r+0x580>)
 80099ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80099cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80099d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80099d4:	4454      	add	r4, sl
 80099d6:	2900      	cmp	r1, #0
 80099d8:	d054      	beq.n	8009a84 <_dtoa_r+0x59c>
 80099da:	4929      	ldr	r1, [pc, #164]	@ (8009a80 <_dtoa_r+0x598>)
 80099dc:	2000      	movs	r0, #0
 80099de:	f7f6 ff35 	bl	800084c <__aeabi_ddiv>
 80099e2:	4633      	mov	r3, r6
 80099e4:	462a      	mov	r2, r5
 80099e6:	f7f6 fc4f 	bl	8000288 <__aeabi_dsub>
 80099ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80099ee:	4656      	mov	r6, sl
 80099f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099f4:	f7f7 f8b0 	bl	8000b58 <__aeabi_d2iz>
 80099f8:	4605      	mov	r5, r0
 80099fa:	f7f6 fd93 	bl	8000524 <__aeabi_i2d>
 80099fe:	4602      	mov	r2, r0
 8009a00:	460b      	mov	r3, r1
 8009a02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a06:	f7f6 fc3f 	bl	8000288 <__aeabi_dsub>
 8009a0a:	3530      	adds	r5, #48	@ 0x30
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	460b      	mov	r3, r1
 8009a10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009a14:	f806 5b01 	strb.w	r5, [r6], #1
 8009a18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009a1c:	f7f7 f85e 	bl	8000adc <__aeabi_dcmplt>
 8009a20:	2800      	cmp	r0, #0
 8009a22:	d172      	bne.n	8009b0a <_dtoa_r+0x622>
 8009a24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a28:	4911      	ldr	r1, [pc, #68]	@ (8009a70 <_dtoa_r+0x588>)
 8009a2a:	2000      	movs	r0, #0
 8009a2c:	f7f6 fc2c 	bl	8000288 <__aeabi_dsub>
 8009a30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009a34:	f7f7 f852 	bl	8000adc <__aeabi_dcmplt>
 8009a38:	2800      	cmp	r0, #0
 8009a3a:	f040 80b4 	bne.w	8009ba6 <_dtoa_r+0x6be>
 8009a3e:	42a6      	cmp	r6, r4
 8009a40:	f43f af70 	beq.w	8009924 <_dtoa_r+0x43c>
 8009a44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009a48:	4b0a      	ldr	r3, [pc, #40]	@ (8009a74 <_dtoa_r+0x58c>)
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	f7f6 fdd4 	bl	80005f8 <__aeabi_dmul>
 8009a50:	4b08      	ldr	r3, [pc, #32]	@ (8009a74 <_dtoa_r+0x58c>)
 8009a52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009a56:	2200      	movs	r2, #0
 8009a58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a5c:	f7f6 fdcc 	bl	80005f8 <__aeabi_dmul>
 8009a60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a64:	e7c4      	b.n	80099f0 <_dtoa_r+0x508>
 8009a66:	bf00      	nop
 8009a68:	0800d4b0 	.word	0x0800d4b0
 8009a6c:	0800d488 	.word	0x0800d488
 8009a70:	3ff00000 	.word	0x3ff00000
 8009a74:	40240000 	.word	0x40240000
 8009a78:	401c0000 	.word	0x401c0000
 8009a7c:	40140000 	.word	0x40140000
 8009a80:	3fe00000 	.word	0x3fe00000
 8009a84:	4631      	mov	r1, r6
 8009a86:	4628      	mov	r0, r5
 8009a88:	f7f6 fdb6 	bl	80005f8 <__aeabi_dmul>
 8009a8c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009a90:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009a92:	4656      	mov	r6, sl
 8009a94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a98:	f7f7 f85e 	bl	8000b58 <__aeabi_d2iz>
 8009a9c:	4605      	mov	r5, r0
 8009a9e:	f7f6 fd41 	bl	8000524 <__aeabi_i2d>
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	460b      	mov	r3, r1
 8009aa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009aaa:	f7f6 fbed 	bl	8000288 <__aeabi_dsub>
 8009aae:	3530      	adds	r5, #48	@ 0x30
 8009ab0:	f806 5b01 	strb.w	r5, [r6], #1
 8009ab4:	4602      	mov	r2, r0
 8009ab6:	460b      	mov	r3, r1
 8009ab8:	42a6      	cmp	r6, r4
 8009aba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009abe:	f04f 0200 	mov.w	r2, #0
 8009ac2:	d124      	bne.n	8009b0e <_dtoa_r+0x626>
 8009ac4:	4baf      	ldr	r3, [pc, #700]	@ (8009d84 <_dtoa_r+0x89c>)
 8009ac6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009aca:	f7f6 fbdf 	bl	800028c <__adddf3>
 8009ace:	4602      	mov	r2, r0
 8009ad0:	460b      	mov	r3, r1
 8009ad2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ad6:	f7f7 f81f 	bl	8000b18 <__aeabi_dcmpgt>
 8009ada:	2800      	cmp	r0, #0
 8009adc:	d163      	bne.n	8009ba6 <_dtoa_r+0x6be>
 8009ade:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009ae2:	49a8      	ldr	r1, [pc, #672]	@ (8009d84 <_dtoa_r+0x89c>)
 8009ae4:	2000      	movs	r0, #0
 8009ae6:	f7f6 fbcf 	bl	8000288 <__aeabi_dsub>
 8009aea:	4602      	mov	r2, r0
 8009aec:	460b      	mov	r3, r1
 8009aee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009af2:	f7f6 fff3 	bl	8000adc <__aeabi_dcmplt>
 8009af6:	2800      	cmp	r0, #0
 8009af8:	f43f af14 	beq.w	8009924 <_dtoa_r+0x43c>
 8009afc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009afe:	1e73      	subs	r3, r6, #1
 8009b00:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009b06:	2b30      	cmp	r3, #48	@ 0x30
 8009b08:	d0f8      	beq.n	8009afc <_dtoa_r+0x614>
 8009b0a:	4647      	mov	r7, r8
 8009b0c:	e03b      	b.n	8009b86 <_dtoa_r+0x69e>
 8009b0e:	4b9e      	ldr	r3, [pc, #632]	@ (8009d88 <_dtoa_r+0x8a0>)
 8009b10:	f7f6 fd72 	bl	80005f8 <__aeabi_dmul>
 8009b14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b18:	e7bc      	b.n	8009a94 <_dtoa_r+0x5ac>
 8009b1a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009b1e:	4656      	mov	r6, sl
 8009b20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b24:	4620      	mov	r0, r4
 8009b26:	4629      	mov	r1, r5
 8009b28:	f7f6 fe90 	bl	800084c <__aeabi_ddiv>
 8009b2c:	f7f7 f814 	bl	8000b58 <__aeabi_d2iz>
 8009b30:	4680      	mov	r8, r0
 8009b32:	f7f6 fcf7 	bl	8000524 <__aeabi_i2d>
 8009b36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b3a:	f7f6 fd5d 	bl	80005f8 <__aeabi_dmul>
 8009b3e:	4602      	mov	r2, r0
 8009b40:	460b      	mov	r3, r1
 8009b42:	4620      	mov	r0, r4
 8009b44:	4629      	mov	r1, r5
 8009b46:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009b4a:	f7f6 fb9d 	bl	8000288 <__aeabi_dsub>
 8009b4e:	f806 4b01 	strb.w	r4, [r6], #1
 8009b52:	9d03      	ldr	r5, [sp, #12]
 8009b54:	eba6 040a 	sub.w	r4, r6, sl
 8009b58:	42a5      	cmp	r5, r4
 8009b5a:	4602      	mov	r2, r0
 8009b5c:	460b      	mov	r3, r1
 8009b5e:	d133      	bne.n	8009bc8 <_dtoa_r+0x6e0>
 8009b60:	f7f6 fb94 	bl	800028c <__adddf3>
 8009b64:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b68:	4604      	mov	r4, r0
 8009b6a:	460d      	mov	r5, r1
 8009b6c:	f7f6 ffd4 	bl	8000b18 <__aeabi_dcmpgt>
 8009b70:	b9c0      	cbnz	r0, 8009ba4 <_dtoa_r+0x6bc>
 8009b72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b76:	4620      	mov	r0, r4
 8009b78:	4629      	mov	r1, r5
 8009b7a:	f7f6 ffa5 	bl	8000ac8 <__aeabi_dcmpeq>
 8009b7e:	b110      	cbz	r0, 8009b86 <_dtoa_r+0x69e>
 8009b80:	f018 0f01 	tst.w	r8, #1
 8009b84:	d10e      	bne.n	8009ba4 <_dtoa_r+0x6bc>
 8009b86:	9902      	ldr	r1, [sp, #8]
 8009b88:	4648      	mov	r0, r9
 8009b8a:	f000 fbbd 	bl	800a308 <_Bfree>
 8009b8e:	2300      	movs	r3, #0
 8009b90:	7033      	strb	r3, [r6, #0]
 8009b92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009b94:	3701      	adds	r7, #1
 8009b96:	601f      	str	r7, [r3, #0]
 8009b98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	f000 824b 	beq.w	800a036 <_dtoa_r+0xb4e>
 8009ba0:	601e      	str	r6, [r3, #0]
 8009ba2:	e248      	b.n	800a036 <_dtoa_r+0xb4e>
 8009ba4:	46b8      	mov	r8, r7
 8009ba6:	4633      	mov	r3, r6
 8009ba8:	461e      	mov	r6, r3
 8009baa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009bae:	2a39      	cmp	r2, #57	@ 0x39
 8009bb0:	d106      	bne.n	8009bc0 <_dtoa_r+0x6d8>
 8009bb2:	459a      	cmp	sl, r3
 8009bb4:	d1f8      	bne.n	8009ba8 <_dtoa_r+0x6c0>
 8009bb6:	2230      	movs	r2, #48	@ 0x30
 8009bb8:	f108 0801 	add.w	r8, r8, #1
 8009bbc:	f88a 2000 	strb.w	r2, [sl]
 8009bc0:	781a      	ldrb	r2, [r3, #0]
 8009bc2:	3201      	adds	r2, #1
 8009bc4:	701a      	strb	r2, [r3, #0]
 8009bc6:	e7a0      	b.n	8009b0a <_dtoa_r+0x622>
 8009bc8:	4b6f      	ldr	r3, [pc, #444]	@ (8009d88 <_dtoa_r+0x8a0>)
 8009bca:	2200      	movs	r2, #0
 8009bcc:	f7f6 fd14 	bl	80005f8 <__aeabi_dmul>
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	4604      	mov	r4, r0
 8009bd6:	460d      	mov	r5, r1
 8009bd8:	f7f6 ff76 	bl	8000ac8 <__aeabi_dcmpeq>
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	d09f      	beq.n	8009b20 <_dtoa_r+0x638>
 8009be0:	e7d1      	b.n	8009b86 <_dtoa_r+0x69e>
 8009be2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009be4:	2a00      	cmp	r2, #0
 8009be6:	f000 80ea 	beq.w	8009dbe <_dtoa_r+0x8d6>
 8009bea:	9a07      	ldr	r2, [sp, #28]
 8009bec:	2a01      	cmp	r2, #1
 8009bee:	f300 80cd 	bgt.w	8009d8c <_dtoa_r+0x8a4>
 8009bf2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009bf4:	2a00      	cmp	r2, #0
 8009bf6:	f000 80c1 	beq.w	8009d7c <_dtoa_r+0x894>
 8009bfa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009bfe:	9c08      	ldr	r4, [sp, #32]
 8009c00:	9e00      	ldr	r6, [sp, #0]
 8009c02:	9a00      	ldr	r2, [sp, #0]
 8009c04:	441a      	add	r2, r3
 8009c06:	9200      	str	r2, [sp, #0]
 8009c08:	9a06      	ldr	r2, [sp, #24]
 8009c0a:	2101      	movs	r1, #1
 8009c0c:	441a      	add	r2, r3
 8009c0e:	4648      	mov	r0, r9
 8009c10:	9206      	str	r2, [sp, #24]
 8009c12:	f000 fc77 	bl	800a504 <__i2b>
 8009c16:	4605      	mov	r5, r0
 8009c18:	b166      	cbz	r6, 8009c34 <_dtoa_r+0x74c>
 8009c1a:	9b06      	ldr	r3, [sp, #24]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	dd09      	ble.n	8009c34 <_dtoa_r+0x74c>
 8009c20:	42b3      	cmp	r3, r6
 8009c22:	9a00      	ldr	r2, [sp, #0]
 8009c24:	bfa8      	it	ge
 8009c26:	4633      	movge	r3, r6
 8009c28:	1ad2      	subs	r2, r2, r3
 8009c2a:	9200      	str	r2, [sp, #0]
 8009c2c:	9a06      	ldr	r2, [sp, #24]
 8009c2e:	1af6      	subs	r6, r6, r3
 8009c30:	1ad3      	subs	r3, r2, r3
 8009c32:	9306      	str	r3, [sp, #24]
 8009c34:	9b08      	ldr	r3, [sp, #32]
 8009c36:	b30b      	cbz	r3, 8009c7c <_dtoa_r+0x794>
 8009c38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	f000 80c6 	beq.w	8009dcc <_dtoa_r+0x8e4>
 8009c40:	2c00      	cmp	r4, #0
 8009c42:	f000 80c0 	beq.w	8009dc6 <_dtoa_r+0x8de>
 8009c46:	4629      	mov	r1, r5
 8009c48:	4622      	mov	r2, r4
 8009c4a:	4648      	mov	r0, r9
 8009c4c:	f000 fd12 	bl	800a674 <__pow5mult>
 8009c50:	9a02      	ldr	r2, [sp, #8]
 8009c52:	4601      	mov	r1, r0
 8009c54:	4605      	mov	r5, r0
 8009c56:	4648      	mov	r0, r9
 8009c58:	f000 fc6a 	bl	800a530 <__multiply>
 8009c5c:	9902      	ldr	r1, [sp, #8]
 8009c5e:	4680      	mov	r8, r0
 8009c60:	4648      	mov	r0, r9
 8009c62:	f000 fb51 	bl	800a308 <_Bfree>
 8009c66:	9b08      	ldr	r3, [sp, #32]
 8009c68:	1b1b      	subs	r3, r3, r4
 8009c6a:	9308      	str	r3, [sp, #32]
 8009c6c:	f000 80b1 	beq.w	8009dd2 <_dtoa_r+0x8ea>
 8009c70:	9a08      	ldr	r2, [sp, #32]
 8009c72:	4641      	mov	r1, r8
 8009c74:	4648      	mov	r0, r9
 8009c76:	f000 fcfd 	bl	800a674 <__pow5mult>
 8009c7a:	9002      	str	r0, [sp, #8]
 8009c7c:	2101      	movs	r1, #1
 8009c7e:	4648      	mov	r0, r9
 8009c80:	f000 fc40 	bl	800a504 <__i2b>
 8009c84:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c86:	4604      	mov	r4, r0
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	f000 81d8 	beq.w	800a03e <_dtoa_r+0xb56>
 8009c8e:	461a      	mov	r2, r3
 8009c90:	4601      	mov	r1, r0
 8009c92:	4648      	mov	r0, r9
 8009c94:	f000 fcee 	bl	800a674 <__pow5mult>
 8009c98:	9b07      	ldr	r3, [sp, #28]
 8009c9a:	2b01      	cmp	r3, #1
 8009c9c:	4604      	mov	r4, r0
 8009c9e:	f300 809f 	bgt.w	8009de0 <_dtoa_r+0x8f8>
 8009ca2:	9b04      	ldr	r3, [sp, #16]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	f040 8097 	bne.w	8009dd8 <_dtoa_r+0x8f0>
 8009caa:	9b05      	ldr	r3, [sp, #20]
 8009cac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	f040 8093 	bne.w	8009ddc <_dtoa_r+0x8f4>
 8009cb6:	9b05      	ldr	r3, [sp, #20]
 8009cb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009cbc:	0d1b      	lsrs	r3, r3, #20
 8009cbe:	051b      	lsls	r3, r3, #20
 8009cc0:	b133      	cbz	r3, 8009cd0 <_dtoa_r+0x7e8>
 8009cc2:	9b00      	ldr	r3, [sp, #0]
 8009cc4:	3301      	adds	r3, #1
 8009cc6:	9300      	str	r3, [sp, #0]
 8009cc8:	9b06      	ldr	r3, [sp, #24]
 8009cca:	3301      	adds	r3, #1
 8009ccc:	9306      	str	r3, [sp, #24]
 8009cce:	2301      	movs	r3, #1
 8009cd0:	9308      	str	r3, [sp, #32]
 8009cd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	f000 81b8 	beq.w	800a04a <_dtoa_r+0xb62>
 8009cda:	6923      	ldr	r3, [r4, #16]
 8009cdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009ce0:	6918      	ldr	r0, [r3, #16]
 8009ce2:	f000 fbc3 	bl	800a46c <__hi0bits>
 8009ce6:	f1c0 0020 	rsb	r0, r0, #32
 8009cea:	9b06      	ldr	r3, [sp, #24]
 8009cec:	4418      	add	r0, r3
 8009cee:	f010 001f 	ands.w	r0, r0, #31
 8009cf2:	f000 8082 	beq.w	8009dfa <_dtoa_r+0x912>
 8009cf6:	f1c0 0320 	rsb	r3, r0, #32
 8009cfa:	2b04      	cmp	r3, #4
 8009cfc:	dd73      	ble.n	8009de6 <_dtoa_r+0x8fe>
 8009cfe:	9b00      	ldr	r3, [sp, #0]
 8009d00:	f1c0 001c 	rsb	r0, r0, #28
 8009d04:	4403      	add	r3, r0
 8009d06:	9300      	str	r3, [sp, #0]
 8009d08:	9b06      	ldr	r3, [sp, #24]
 8009d0a:	4403      	add	r3, r0
 8009d0c:	4406      	add	r6, r0
 8009d0e:	9306      	str	r3, [sp, #24]
 8009d10:	9b00      	ldr	r3, [sp, #0]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	dd05      	ble.n	8009d22 <_dtoa_r+0x83a>
 8009d16:	9902      	ldr	r1, [sp, #8]
 8009d18:	461a      	mov	r2, r3
 8009d1a:	4648      	mov	r0, r9
 8009d1c:	f000 fd04 	bl	800a728 <__lshift>
 8009d20:	9002      	str	r0, [sp, #8]
 8009d22:	9b06      	ldr	r3, [sp, #24]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	dd05      	ble.n	8009d34 <_dtoa_r+0x84c>
 8009d28:	4621      	mov	r1, r4
 8009d2a:	461a      	mov	r2, r3
 8009d2c:	4648      	mov	r0, r9
 8009d2e:	f000 fcfb 	bl	800a728 <__lshift>
 8009d32:	4604      	mov	r4, r0
 8009d34:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d061      	beq.n	8009dfe <_dtoa_r+0x916>
 8009d3a:	9802      	ldr	r0, [sp, #8]
 8009d3c:	4621      	mov	r1, r4
 8009d3e:	f000 fd5f 	bl	800a800 <__mcmp>
 8009d42:	2800      	cmp	r0, #0
 8009d44:	da5b      	bge.n	8009dfe <_dtoa_r+0x916>
 8009d46:	2300      	movs	r3, #0
 8009d48:	9902      	ldr	r1, [sp, #8]
 8009d4a:	220a      	movs	r2, #10
 8009d4c:	4648      	mov	r0, r9
 8009d4e:	f000 fafd 	bl	800a34c <__multadd>
 8009d52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d54:	9002      	str	r0, [sp, #8]
 8009d56:	f107 38ff 	add.w	r8, r7, #4294967295
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	f000 8177 	beq.w	800a04e <_dtoa_r+0xb66>
 8009d60:	4629      	mov	r1, r5
 8009d62:	2300      	movs	r3, #0
 8009d64:	220a      	movs	r2, #10
 8009d66:	4648      	mov	r0, r9
 8009d68:	f000 faf0 	bl	800a34c <__multadd>
 8009d6c:	f1bb 0f00 	cmp.w	fp, #0
 8009d70:	4605      	mov	r5, r0
 8009d72:	dc6f      	bgt.n	8009e54 <_dtoa_r+0x96c>
 8009d74:	9b07      	ldr	r3, [sp, #28]
 8009d76:	2b02      	cmp	r3, #2
 8009d78:	dc49      	bgt.n	8009e0e <_dtoa_r+0x926>
 8009d7a:	e06b      	b.n	8009e54 <_dtoa_r+0x96c>
 8009d7c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009d7e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009d82:	e73c      	b.n	8009bfe <_dtoa_r+0x716>
 8009d84:	3fe00000 	.word	0x3fe00000
 8009d88:	40240000 	.word	0x40240000
 8009d8c:	9b03      	ldr	r3, [sp, #12]
 8009d8e:	1e5c      	subs	r4, r3, #1
 8009d90:	9b08      	ldr	r3, [sp, #32]
 8009d92:	42a3      	cmp	r3, r4
 8009d94:	db09      	blt.n	8009daa <_dtoa_r+0x8c2>
 8009d96:	1b1c      	subs	r4, r3, r4
 8009d98:	9b03      	ldr	r3, [sp, #12]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	f6bf af30 	bge.w	8009c00 <_dtoa_r+0x718>
 8009da0:	9b00      	ldr	r3, [sp, #0]
 8009da2:	9a03      	ldr	r2, [sp, #12]
 8009da4:	1a9e      	subs	r6, r3, r2
 8009da6:	2300      	movs	r3, #0
 8009da8:	e72b      	b.n	8009c02 <_dtoa_r+0x71a>
 8009daa:	9b08      	ldr	r3, [sp, #32]
 8009dac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009dae:	9408      	str	r4, [sp, #32]
 8009db0:	1ae3      	subs	r3, r4, r3
 8009db2:	441a      	add	r2, r3
 8009db4:	9e00      	ldr	r6, [sp, #0]
 8009db6:	9b03      	ldr	r3, [sp, #12]
 8009db8:	920d      	str	r2, [sp, #52]	@ 0x34
 8009dba:	2400      	movs	r4, #0
 8009dbc:	e721      	b.n	8009c02 <_dtoa_r+0x71a>
 8009dbe:	9c08      	ldr	r4, [sp, #32]
 8009dc0:	9e00      	ldr	r6, [sp, #0]
 8009dc2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009dc4:	e728      	b.n	8009c18 <_dtoa_r+0x730>
 8009dc6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009dca:	e751      	b.n	8009c70 <_dtoa_r+0x788>
 8009dcc:	9a08      	ldr	r2, [sp, #32]
 8009dce:	9902      	ldr	r1, [sp, #8]
 8009dd0:	e750      	b.n	8009c74 <_dtoa_r+0x78c>
 8009dd2:	f8cd 8008 	str.w	r8, [sp, #8]
 8009dd6:	e751      	b.n	8009c7c <_dtoa_r+0x794>
 8009dd8:	2300      	movs	r3, #0
 8009dda:	e779      	b.n	8009cd0 <_dtoa_r+0x7e8>
 8009ddc:	9b04      	ldr	r3, [sp, #16]
 8009dde:	e777      	b.n	8009cd0 <_dtoa_r+0x7e8>
 8009de0:	2300      	movs	r3, #0
 8009de2:	9308      	str	r3, [sp, #32]
 8009de4:	e779      	b.n	8009cda <_dtoa_r+0x7f2>
 8009de6:	d093      	beq.n	8009d10 <_dtoa_r+0x828>
 8009de8:	9a00      	ldr	r2, [sp, #0]
 8009dea:	331c      	adds	r3, #28
 8009dec:	441a      	add	r2, r3
 8009dee:	9200      	str	r2, [sp, #0]
 8009df0:	9a06      	ldr	r2, [sp, #24]
 8009df2:	441a      	add	r2, r3
 8009df4:	441e      	add	r6, r3
 8009df6:	9206      	str	r2, [sp, #24]
 8009df8:	e78a      	b.n	8009d10 <_dtoa_r+0x828>
 8009dfa:	4603      	mov	r3, r0
 8009dfc:	e7f4      	b.n	8009de8 <_dtoa_r+0x900>
 8009dfe:	9b03      	ldr	r3, [sp, #12]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	46b8      	mov	r8, r7
 8009e04:	dc20      	bgt.n	8009e48 <_dtoa_r+0x960>
 8009e06:	469b      	mov	fp, r3
 8009e08:	9b07      	ldr	r3, [sp, #28]
 8009e0a:	2b02      	cmp	r3, #2
 8009e0c:	dd1e      	ble.n	8009e4c <_dtoa_r+0x964>
 8009e0e:	f1bb 0f00 	cmp.w	fp, #0
 8009e12:	f47f adb1 	bne.w	8009978 <_dtoa_r+0x490>
 8009e16:	4621      	mov	r1, r4
 8009e18:	465b      	mov	r3, fp
 8009e1a:	2205      	movs	r2, #5
 8009e1c:	4648      	mov	r0, r9
 8009e1e:	f000 fa95 	bl	800a34c <__multadd>
 8009e22:	4601      	mov	r1, r0
 8009e24:	4604      	mov	r4, r0
 8009e26:	9802      	ldr	r0, [sp, #8]
 8009e28:	f000 fcea 	bl	800a800 <__mcmp>
 8009e2c:	2800      	cmp	r0, #0
 8009e2e:	f77f ada3 	ble.w	8009978 <_dtoa_r+0x490>
 8009e32:	4656      	mov	r6, sl
 8009e34:	2331      	movs	r3, #49	@ 0x31
 8009e36:	f806 3b01 	strb.w	r3, [r6], #1
 8009e3a:	f108 0801 	add.w	r8, r8, #1
 8009e3e:	e59f      	b.n	8009980 <_dtoa_r+0x498>
 8009e40:	9c03      	ldr	r4, [sp, #12]
 8009e42:	46b8      	mov	r8, r7
 8009e44:	4625      	mov	r5, r4
 8009e46:	e7f4      	b.n	8009e32 <_dtoa_r+0x94a>
 8009e48:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009e4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	f000 8101 	beq.w	800a056 <_dtoa_r+0xb6e>
 8009e54:	2e00      	cmp	r6, #0
 8009e56:	dd05      	ble.n	8009e64 <_dtoa_r+0x97c>
 8009e58:	4629      	mov	r1, r5
 8009e5a:	4632      	mov	r2, r6
 8009e5c:	4648      	mov	r0, r9
 8009e5e:	f000 fc63 	bl	800a728 <__lshift>
 8009e62:	4605      	mov	r5, r0
 8009e64:	9b08      	ldr	r3, [sp, #32]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d05c      	beq.n	8009f24 <_dtoa_r+0xa3c>
 8009e6a:	6869      	ldr	r1, [r5, #4]
 8009e6c:	4648      	mov	r0, r9
 8009e6e:	f000 fa0b 	bl	800a288 <_Balloc>
 8009e72:	4606      	mov	r6, r0
 8009e74:	b928      	cbnz	r0, 8009e82 <_dtoa_r+0x99a>
 8009e76:	4b82      	ldr	r3, [pc, #520]	@ (800a080 <_dtoa_r+0xb98>)
 8009e78:	4602      	mov	r2, r0
 8009e7a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009e7e:	f7ff bb4a 	b.w	8009516 <_dtoa_r+0x2e>
 8009e82:	692a      	ldr	r2, [r5, #16]
 8009e84:	3202      	adds	r2, #2
 8009e86:	0092      	lsls	r2, r2, #2
 8009e88:	f105 010c 	add.w	r1, r5, #12
 8009e8c:	300c      	adds	r0, #12
 8009e8e:	f7ff fa70 	bl	8009372 <memcpy>
 8009e92:	2201      	movs	r2, #1
 8009e94:	4631      	mov	r1, r6
 8009e96:	4648      	mov	r0, r9
 8009e98:	f000 fc46 	bl	800a728 <__lshift>
 8009e9c:	f10a 0301 	add.w	r3, sl, #1
 8009ea0:	9300      	str	r3, [sp, #0]
 8009ea2:	eb0a 030b 	add.w	r3, sl, fp
 8009ea6:	9308      	str	r3, [sp, #32]
 8009ea8:	9b04      	ldr	r3, [sp, #16]
 8009eaa:	f003 0301 	and.w	r3, r3, #1
 8009eae:	462f      	mov	r7, r5
 8009eb0:	9306      	str	r3, [sp, #24]
 8009eb2:	4605      	mov	r5, r0
 8009eb4:	9b00      	ldr	r3, [sp, #0]
 8009eb6:	9802      	ldr	r0, [sp, #8]
 8009eb8:	4621      	mov	r1, r4
 8009eba:	f103 3bff 	add.w	fp, r3, #4294967295
 8009ebe:	f7ff fa8b 	bl	80093d8 <quorem>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	3330      	adds	r3, #48	@ 0x30
 8009ec6:	9003      	str	r0, [sp, #12]
 8009ec8:	4639      	mov	r1, r7
 8009eca:	9802      	ldr	r0, [sp, #8]
 8009ecc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ece:	f000 fc97 	bl	800a800 <__mcmp>
 8009ed2:	462a      	mov	r2, r5
 8009ed4:	9004      	str	r0, [sp, #16]
 8009ed6:	4621      	mov	r1, r4
 8009ed8:	4648      	mov	r0, r9
 8009eda:	f000 fcad 	bl	800a838 <__mdiff>
 8009ede:	68c2      	ldr	r2, [r0, #12]
 8009ee0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ee2:	4606      	mov	r6, r0
 8009ee4:	bb02      	cbnz	r2, 8009f28 <_dtoa_r+0xa40>
 8009ee6:	4601      	mov	r1, r0
 8009ee8:	9802      	ldr	r0, [sp, #8]
 8009eea:	f000 fc89 	bl	800a800 <__mcmp>
 8009eee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ef0:	4602      	mov	r2, r0
 8009ef2:	4631      	mov	r1, r6
 8009ef4:	4648      	mov	r0, r9
 8009ef6:	920c      	str	r2, [sp, #48]	@ 0x30
 8009ef8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009efa:	f000 fa05 	bl	800a308 <_Bfree>
 8009efe:	9b07      	ldr	r3, [sp, #28]
 8009f00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009f02:	9e00      	ldr	r6, [sp, #0]
 8009f04:	ea42 0103 	orr.w	r1, r2, r3
 8009f08:	9b06      	ldr	r3, [sp, #24]
 8009f0a:	4319      	orrs	r1, r3
 8009f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f0e:	d10d      	bne.n	8009f2c <_dtoa_r+0xa44>
 8009f10:	2b39      	cmp	r3, #57	@ 0x39
 8009f12:	d027      	beq.n	8009f64 <_dtoa_r+0xa7c>
 8009f14:	9a04      	ldr	r2, [sp, #16]
 8009f16:	2a00      	cmp	r2, #0
 8009f18:	dd01      	ble.n	8009f1e <_dtoa_r+0xa36>
 8009f1a:	9b03      	ldr	r3, [sp, #12]
 8009f1c:	3331      	adds	r3, #49	@ 0x31
 8009f1e:	f88b 3000 	strb.w	r3, [fp]
 8009f22:	e52e      	b.n	8009982 <_dtoa_r+0x49a>
 8009f24:	4628      	mov	r0, r5
 8009f26:	e7b9      	b.n	8009e9c <_dtoa_r+0x9b4>
 8009f28:	2201      	movs	r2, #1
 8009f2a:	e7e2      	b.n	8009ef2 <_dtoa_r+0xa0a>
 8009f2c:	9904      	ldr	r1, [sp, #16]
 8009f2e:	2900      	cmp	r1, #0
 8009f30:	db04      	blt.n	8009f3c <_dtoa_r+0xa54>
 8009f32:	9807      	ldr	r0, [sp, #28]
 8009f34:	4301      	orrs	r1, r0
 8009f36:	9806      	ldr	r0, [sp, #24]
 8009f38:	4301      	orrs	r1, r0
 8009f3a:	d120      	bne.n	8009f7e <_dtoa_r+0xa96>
 8009f3c:	2a00      	cmp	r2, #0
 8009f3e:	ddee      	ble.n	8009f1e <_dtoa_r+0xa36>
 8009f40:	9902      	ldr	r1, [sp, #8]
 8009f42:	9300      	str	r3, [sp, #0]
 8009f44:	2201      	movs	r2, #1
 8009f46:	4648      	mov	r0, r9
 8009f48:	f000 fbee 	bl	800a728 <__lshift>
 8009f4c:	4621      	mov	r1, r4
 8009f4e:	9002      	str	r0, [sp, #8]
 8009f50:	f000 fc56 	bl	800a800 <__mcmp>
 8009f54:	2800      	cmp	r0, #0
 8009f56:	9b00      	ldr	r3, [sp, #0]
 8009f58:	dc02      	bgt.n	8009f60 <_dtoa_r+0xa78>
 8009f5a:	d1e0      	bne.n	8009f1e <_dtoa_r+0xa36>
 8009f5c:	07da      	lsls	r2, r3, #31
 8009f5e:	d5de      	bpl.n	8009f1e <_dtoa_r+0xa36>
 8009f60:	2b39      	cmp	r3, #57	@ 0x39
 8009f62:	d1da      	bne.n	8009f1a <_dtoa_r+0xa32>
 8009f64:	2339      	movs	r3, #57	@ 0x39
 8009f66:	f88b 3000 	strb.w	r3, [fp]
 8009f6a:	4633      	mov	r3, r6
 8009f6c:	461e      	mov	r6, r3
 8009f6e:	3b01      	subs	r3, #1
 8009f70:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009f74:	2a39      	cmp	r2, #57	@ 0x39
 8009f76:	d04e      	beq.n	800a016 <_dtoa_r+0xb2e>
 8009f78:	3201      	adds	r2, #1
 8009f7a:	701a      	strb	r2, [r3, #0]
 8009f7c:	e501      	b.n	8009982 <_dtoa_r+0x49a>
 8009f7e:	2a00      	cmp	r2, #0
 8009f80:	dd03      	ble.n	8009f8a <_dtoa_r+0xaa2>
 8009f82:	2b39      	cmp	r3, #57	@ 0x39
 8009f84:	d0ee      	beq.n	8009f64 <_dtoa_r+0xa7c>
 8009f86:	3301      	adds	r3, #1
 8009f88:	e7c9      	b.n	8009f1e <_dtoa_r+0xa36>
 8009f8a:	9a00      	ldr	r2, [sp, #0]
 8009f8c:	9908      	ldr	r1, [sp, #32]
 8009f8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009f92:	428a      	cmp	r2, r1
 8009f94:	d028      	beq.n	8009fe8 <_dtoa_r+0xb00>
 8009f96:	9902      	ldr	r1, [sp, #8]
 8009f98:	2300      	movs	r3, #0
 8009f9a:	220a      	movs	r2, #10
 8009f9c:	4648      	mov	r0, r9
 8009f9e:	f000 f9d5 	bl	800a34c <__multadd>
 8009fa2:	42af      	cmp	r7, r5
 8009fa4:	9002      	str	r0, [sp, #8]
 8009fa6:	f04f 0300 	mov.w	r3, #0
 8009faa:	f04f 020a 	mov.w	r2, #10
 8009fae:	4639      	mov	r1, r7
 8009fb0:	4648      	mov	r0, r9
 8009fb2:	d107      	bne.n	8009fc4 <_dtoa_r+0xadc>
 8009fb4:	f000 f9ca 	bl	800a34c <__multadd>
 8009fb8:	4607      	mov	r7, r0
 8009fba:	4605      	mov	r5, r0
 8009fbc:	9b00      	ldr	r3, [sp, #0]
 8009fbe:	3301      	adds	r3, #1
 8009fc0:	9300      	str	r3, [sp, #0]
 8009fc2:	e777      	b.n	8009eb4 <_dtoa_r+0x9cc>
 8009fc4:	f000 f9c2 	bl	800a34c <__multadd>
 8009fc8:	4629      	mov	r1, r5
 8009fca:	4607      	mov	r7, r0
 8009fcc:	2300      	movs	r3, #0
 8009fce:	220a      	movs	r2, #10
 8009fd0:	4648      	mov	r0, r9
 8009fd2:	f000 f9bb 	bl	800a34c <__multadd>
 8009fd6:	4605      	mov	r5, r0
 8009fd8:	e7f0      	b.n	8009fbc <_dtoa_r+0xad4>
 8009fda:	f1bb 0f00 	cmp.w	fp, #0
 8009fde:	bfcc      	ite	gt
 8009fe0:	465e      	movgt	r6, fp
 8009fe2:	2601      	movle	r6, #1
 8009fe4:	4456      	add	r6, sl
 8009fe6:	2700      	movs	r7, #0
 8009fe8:	9902      	ldr	r1, [sp, #8]
 8009fea:	9300      	str	r3, [sp, #0]
 8009fec:	2201      	movs	r2, #1
 8009fee:	4648      	mov	r0, r9
 8009ff0:	f000 fb9a 	bl	800a728 <__lshift>
 8009ff4:	4621      	mov	r1, r4
 8009ff6:	9002      	str	r0, [sp, #8]
 8009ff8:	f000 fc02 	bl	800a800 <__mcmp>
 8009ffc:	2800      	cmp	r0, #0
 8009ffe:	dcb4      	bgt.n	8009f6a <_dtoa_r+0xa82>
 800a000:	d102      	bne.n	800a008 <_dtoa_r+0xb20>
 800a002:	9b00      	ldr	r3, [sp, #0]
 800a004:	07db      	lsls	r3, r3, #31
 800a006:	d4b0      	bmi.n	8009f6a <_dtoa_r+0xa82>
 800a008:	4633      	mov	r3, r6
 800a00a:	461e      	mov	r6, r3
 800a00c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a010:	2a30      	cmp	r2, #48	@ 0x30
 800a012:	d0fa      	beq.n	800a00a <_dtoa_r+0xb22>
 800a014:	e4b5      	b.n	8009982 <_dtoa_r+0x49a>
 800a016:	459a      	cmp	sl, r3
 800a018:	d1a8      	bne.n	8009f6c <_dtoa_r+0xa84>
 800a01a:	2331      	movs	r3, #49	@ 0x31
 800a01c:	f108 0801 	add.w	r8, r8, #1
 800a020:	f88a 3000 	strb.w	r3, [sl]
 800a024:	e4ad      	b.n	8009982 <_dtoa_r+0x49a>
 800a026:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a028:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a084 <_dtoa_r+0xb9c>
 800a02c:	b11b      	cbz	r3, 800a036 <_dtoa_r+0xb4e>
 800a02e:	f10a 0308 	add.w	r3, sl, #8
 800a032:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a034:	6013      	str	r3, [r2, #0]
 800a036:	4650      	mov	r0, sl
 800a038:	b017      	add	sp, #92	@ 0x5c
 800a03a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a03e:	9b07      	ldr	r3, [sp, #28]
 800a040:	2b01      	cmp	r3, #1
 800a042:	f77f ae2e 	ble.w	8009ca2 <_dtoa_r+0x7ba>
 800a046:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a048:	9308      	str	r3, [sp, #32]
 800a04a:	2001      	movs	r0, #1
 800a04c:	e64d      	b.n	8009cea <_dtoa_r+0x802>
 800a04e:	f1bb 0f00 	cmp.w	fp, #0
 800a052:	f77f aed9 	ble.w	8009e08 <_dtoa_r+0x920>
 800a056:	4656      	mov	r6, sl
 800a058:	9802      	ldr	r0, [sp, #8]
 800a05a:	4621      	mov	r1, r4
 800a05c:	f7ff f9bc 	bl	80093d8 <quorem>
 800a060:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a064:	f806 3b01 	strb.w	r3, [r6], #1
 800a068:	eba6 020a 	sub.w	r2, r6, sl
 800a06c:	4593      	cmp	fp, r2
 800a06e:	ddb4      	ble.n	8009fda <_dtoa_r+0xaf2>
 800a070:	9902      	ldr	r1, [sp, #8]
 800a072:	2300      	movs	r3, #0
 800a074:	220a      	movs	r2, #10
 800a076:	4648      	mov	r0, r9
 800a078:	f000 f968 	bl	800a34c <__multadd>
 800a07c:	9002      	str	r0, [sp, #8]
 800a07e:	e7eb      	b.n	800a058 <_dtoa_r+0xb70>
 800a080:	0800d393 	.word	0x0800d393
 800a084:	0800d32e 	.word	0x0800d32e

0800a088 <_free_r>:
 800a088:	b538      	push	{r3, r4, r5, lr}
 800a08a:	4605      	mov	r5, r0
 800a08c:	2900      	cmp	r1, #0
 800a08e:	d041      	beq.n	800a114 <_free_r+0x8c>
 800a090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a094:	1f0c      	subs	r4, r1, #4
 800a096:	2b00      	cmp	r3, #0
 800a098:	bfb8      	it	lt
 800a09a:	18e4      	addlt	r4, r4, r3
 800a09c:	f000 f8e8 	bl	800a270 <__malloc_lock>
 800a0a0:	4a1d      	ldr	r2, [pc, #116]	@ (800a118 <_free_r+0x90>)
 800a0a2:	6813      	ldr	r3, [r2, #0]
 800a0a4:	b933      	cbnz	r3, 800a0b4 <_free_r+0x2c>
 800a0a6:	6063      	str	r3, [r4, #4]
 800a0a8:	6014      	str	r4, [r2, #0]
 800a0aa:	4628      	mov	r0, r5
 800a0ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0b0:	f000 b8e4 	b.w	800a27c <__malloc_unlock>
 800a0b4:	42a3      	cmp	r3, r4
 800a0b6:	d908      	bls.n	800a0ca <_free_r+0x42>
 800a0b8:	6820      	ldr	r0, [r4, #0]
 800a0ba:	1821      	adds	r1, r4, r0
 800a0bc:	428b      	cmp	r3, r1
 800a0be:	bf01      	itttt	eq
 800a0c0:	6819      	ldreq	r1, [r3, #0]
 800a0c2:	685b      	ldreq	r3, [r3, #4]
 800a0c4:	1809      	addeq	r1, r1, r0
 800a0c6:	6021      	streq	r1, [r4, #0]
 800a0c8:	e7ed      	b.n	800a0a6 <_free_r+0x1e>
 800a0ca:	461a      	mov	r2, r3
 800a0cc:	685b      	ldr	r3, [r3, #4]
 800a0ce:	b10b      	cbz	r3, 800a0d4 <_free_r+0x4c>
 800a0d0:	42a3      	cmp	r3, r4
 800a0d2:	d9fa      	bls.n	800a0ca <_free_r+0x42>
 800a0d4:	6811      	ldr	r1, [r2, #0]
 800a0d6:	1850      	adds	r0, r2, r1
 800a0d8:	42a0      	cmp	r0, r4
 800a0da:	d10b      	bne.n	800a0f4 <_free_r+0x6c>
 800a0dc:	6820      	ldr	r0, [r4, #0]
 800a0de:	4401      	add	r1, r0
 800a0e0:	1850      	adds	r0, r2, r1
 800a0e2:	4283      	cmp	r3, r0
 800a0e4:	6011      	str	r1, [r2, #0]
 800a0e6:	d1e0      	bne.n	800a0aa <_free_r+0x22>
 800a0e8:	6818      	ldr	r0, [r3, #0]
 800a0ea:	685b      	ldr	r3, [r3, #4]
 800a0ec:	6053      	str	r3, [r2, #4]
 800a0ee:	4408      	add	r0, r1
 800a0f0:	6010      	str	r0, [r2, #0]
 800a0f2:	e7da      	b.n	800a0aa <_free_r+0x22>
 800a0f4:	d902      	bls.n	800a0fc <_free_r+0x74>
 800a0f6:	230c      	movs	r3, #12
 800a0f8:	602b      	str	r3, [r5, #0]
 800a0fa:	e7d6      	b.n	800a0aa <_free_r+0x22>
 800a0fc:	6820      	ldr	r0, [r4, #0]
 800a0fe:	1821      	adds	r1, r4, r0
 800a100:	428b      	cmp	r3, r1
 800a102:	bf04      	itt	eq
 800a104:	6819      	ldreq	r1, [r3, #0]
 800a106:	685b      	ldreq	r3, [r3, #4]
 800a108:	6063      	str	r3, [r4, #4]
 800a10a:	bf04      	itt	eq
 800a10c:	1809      	addeq	r1, r1, r0
 800a10e:	6021      	streq	r1, [r4, #0]
 800a110:	6054      	str	r4, [r2, #4]
 800a112:	e7ca      	b.n	800a0aa <_free_r+0x22>
 800a114:	bd38      	pop	{r3, r4, r5, pc}
 800a116:	bf00      	nop
 800a118:	20000fd4 	.word	0x20000fd4

0800a11c <malloc>:
 800a11c:	4b02      	ldr	r3, [pc, #8]	@ (800a128 <malloc+0xc>)
 800a11e:	4601      	mov	r1, r0
 800a120:	6818      	ldr	r0, [r3, #0]
 800a122:	f000 b825 	b.w	800a170 <_malloc_r>
 800a126:	bf00      	nop
 800a128:	20000060 	.word	0x20000060

0800a12c <sbrk_aligned>:
 800a12c:	b570      	push	{r4, r5, r6, lr}
 800a12e:	4e0f      	ldr	r6, [pc, #60]	@ (800a16c <sbrk_aligned+0x40>)
 800a130:	460c      	mov	r4, r1
 800a132:	6831      	ldr	r1, [r6, #0]
 800a134:	4605      	mov	r5, r0
 800a136:	b911      	cbnz	r1, 800a13e <sbrk_aligned+0x12>
 800a138:	f001 ffca 	bl	800c0d0 <_sbrk_r>
 800a13c:	6030      	str	r0, [r6, #0]
 800a13e:	4621      	mov	r1, r4
 800a140:	4628      	mov	r0, r5
 800a142:	f001 ffc5 	bl	800c0d0 <_sbrk_r>
 800a146:	1c43      	adds	r3, r0, #1
 800a148:	d103      	bne.n	800a152 <sbrk_aligned+0x26>
 800a14a:	f04f 34ff 	mov.w	r4, #4294967295
 800a14e:	4620      	mov	r0, r4
 800a150:	bd70      	pop	{r4, r5, r6, pc}
 800a152:	1cc4      	adds	r4, r0, #3
 800a154:	f024 0403 	bic.w	r4, r4, #3
 800a158:	42a0      	cmp	r0, r4
 800a15a:	d0f8      	beq.n	800a14e <sbrk_aligned+0x22>
 800a15c:	1a21      	subs	r1, r4, r0
 800a15e:	4628      	mov	r0, r5
 800a160:	f001 ffb6 	bl	800c0d0 <_sbrk_r>
 800a164:	3001      	adds	r0, #1
 800a166:	d1f2      	bne.n	800a14e <sbrk_aligned+0x22>
 800a168:	e7ef      	b.n	800a14a <sbrk_aligned+0x1e>
 800a16a:	bf00      	nop
 800a16c:	20000fd0 	.word	0x20000fd0

0800a170 <_malloc_r>:
 800a170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a174:	1ccd      	adds	r5, r1, #3
 800a176:	f025 0503 	bic.w	r5, r5, #3
 800a17a:	3508      	adds	r5, #8
 800a17c:	2d0c      	cmp	r5, #12
 800a17e:	bf38      	it	cc
 800a180:	250c      	movcc	r5, #12
 800a182:	2d00      	cmp	r5, #0
 800a184:	4606      	mov	r6, r0
 800a186:	db01      	blt.n	800a18c <_malloc_r+0x1c>
 800a188:	42a9      	cmp	r1, r5
 800a18a:	d904      	bls.n	800a196 <_malloc_r+0x26>
 800a18c:	230c      	movs	r3, #12
 800a18e:	6033      	str	r3, [r6, #0]
 800a190:	2000      	movs	r0, #0
 800a192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a196:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a26c <_malloc_r+0xfc>
 800a19a:	f000 f869 	bl	800a270 <__malloc_lock>
 800a19e:	f8d8 3000 	ldr.w	r3, [r8]
 800a1a2:	461c      	mov	r4, r3
 800a1a4:	bb44      	cbnz	r4, 800a1f8 <_malloc_r+0x88>
 800a1a6:	4629      	mov	r1, r5
 800a1a8:	4630      	mov	r0, r6
 800a1aa:	f7ff ffbf 	bl	800a12c <sbrk_aligned>
 800a1ae:	1c43      	adds	r3, r0, #1
 800a1b0:	4604      	mov	r4, r0
 800a1b2:	d158      	bne.n	800a266 <_malloc_r+0xf6>
 800a1b4:	f8d8 4000 	ldr.w	r4, [r8]
 800a1b8:	4627      	mov	r7, r4
 800a1ba:	2f00      	cmp	r7, #0
 800a1bc:	d143      	bne.n	800a246 <_malloc_r+0xd6>
 800a1be:	2c00      	cmp	r4, #0
 800a1c0:	d04b      	beq.n	800a25a <_malloc_r+0xea>
 800a1c2:	6823      	ldr	r3, [r4, #0]
 800a1c4:	4639      	mov	r1, r7
 800a1c6:	4630      	mov	r0, r6
 800a1c8:	eb04 0903 	add.w	r9, r4, r3
 800a1cc:	f001 ff80 	bl	800c0d0 <_sbrk_r>
 800a1d0:	4581      	cmp	r9, r0
 800a1d2:	d142      	bne.n	800a25a <_malloc_r+0xea>
 800a1d4:	6821      	ldr	r1, [r4, #0]
 800a1d6:	1a6d      	subs	r5, r5, r1
 800a1d8:	4629      	mov	r1, r5
 800a1da:	4630      	mov	r0, r6
 800a1dc:	f7ff ffa6 	bl	800a12c <sbrk_aligned>
 800a1e0:	3001      	adds	r0, #1
 800a1e2:	d03a      	beq.n	800a25a <_malloc_r+0xea>
 800a1e4:	6823      	ldr	r3, [r4, #0]
 800a1e6:	442b      	add	r3, r5
 800a1e8:	6023      	str	r3, [r4, #0]
 800a1ea:	f8d8 3000 	ldr.w	r3, [r8]
 800a1ee:	685a      	ldr	r2, [r3, #4]
 800a1f0:	bb62      	cbnz	r2, 800a24c <_malloc_r+0xdc>
 800a1f2:	f8c8 7000 	str.w	r7, [r8]
 800a1f6:	e00f      	b.n	800a218 <_malloc_r+0xa8>
 800a1f8:	6822      	ldr	r2, [r4, #0]
 800a1fa:	1b52      	subs	r2, r2, r5
 800a1fc:	d420      	bmi.n	800a240 <_malloc_r+0xd0>
 800a1fe:	2a0b      	cmp	r2, #11
 800a200:	d917      	bls.n	800a232 <_malloc_r+0xc2>
 800a202:	1961      	adds	r1, r4, r5
 800a204:	42a3      	cmp	r3, r4
 800a206:	6025      	str	r5, [r4, #0]
 800a208:	bf18      	it	ne
 800a20a:	6059      	strne	r1, [r3, #4]
 800a20c:	6863      	ldr	r3, [r4, #4]
 800a20e:	bf08      	it	eq
 800a210:	f8c8 1000 	streq.w	r1, [r8]
 800a214:	5162      	str	r2, [r4, r5]
 800a216:	604b      	str	r3, [r1, #4]
 800a218:	4630      	mov	r0, r6
 800a21a:	f000 f82f 	bl	800a27c <__malloc_unlock>
 800a21e:	f104 000b 	add.w	r0, r4, #11
 800a222:	1d23      	adds	r3, r4, #4
 800a224:	f020 0007 	bic.w	r0, r0, #7
 800a228:	1ac2      	subs	r2, r0, r3
 800a22a:	bf1c      	itt	ne
 800a22c:	1a1b      	subne	r3, r3, r0
 800a22e:	50a3      	strne	r3, [r4, r2]
 800a230:	e7af      	b.n	800a192 <_malloc_r+0x22>
 800a232:	6862      	ldr	r2, [r4, #4]
 800a234:	42a3      	cmp	r3, r4
 800a236:	bf0c      	ite	eq
 800a238:	f8c8 2000 	streq.w	r2, [r8]
 800a23c:	605a      	strne	r2, [r3, #4]
 800a23e:	e7eb      	b.n	800a218 <_malloc_r+0xa8>
 800a240:	4623      	mov	r3, r4
 800a242:	6864      	ldr	r4, [r4, #4]
 800a244:	e7ae      	b.n	800a1a4 <_malloc_r+0x34>
 800a246:	463c      	mov	r4, r7
 800a248:	687f      	ldr	r7, [r7, #4]
 800a24a:	e7b6      	b.n	800a1ba <_malloc_r+0x4a>
 800a24c:	461a      	mov	r2, r3
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	42a3      	cmp	r3, r4
 800a252:	d1fb      	bne.n	800a24c <_malloc_r+0xdc>
 800a254:	2300      	movs	r3, #0
 800a256:	6053      	str	r3, [r2, #4]
 800a258:	e7de      	b.n	800a218 <_malloc_r+0xa8>
 800a25a:	230c      	movs	r3, #12
 800a25c:	6033      	str	r3, [r6, #0]
 800a25e:	4630      	mov	r0, r6
 800a260:	f000 f80c 	bl	800a27c <__malloc_unlock>
 800a264:	e794      	b.n	800a190 <_malloc_r+0x20>
 800a266:	6005      	str	r5, [r0, #0]
 800a268:	e7d6      	b.n	800a218 <_malloc_r+0xa8>
 800a26a:	bf00      	nop
 800a26c:	20000fd4 	.word	0x20000fd4

0800a270 <__malloc_lock>:
 800a270:	4801      	ldr	r0, [pc, #4]	@ (800a278 <__malloc_lock+0x8>)
 800a272:	f7ff b87c 	b.w	800936e <__retarget_lock_acquire_recursive>
 800a276:	bf00      	nop
 800a278:	20000fcc 	.word	0x20000fcc

0800a27c <__malloc_unlock>:
 800a27c:	4801      	ldr	r0, [pc, #4]	@ (800a284 <__malloc_unlock+0x8>)
 800a27e:	f7ff b877 	b.w	8009370 <__retarget_lock_release_recursive>
 800a282:	bf00      	nop
 800a284:	20000fcc 	.word	0x20000fcc

0800a288 <_Balloc>:
 800a288:	b570      	push	{r4, r5, r6, lr}
 800a28a:	69c6      	ldr	r6, [r0, #28]
 800a28c:	4604      	mov	r4, r0
 800a28e:	460d      	mov	r5, r1
 800a290:	b976      	cbnz	r6, 800a2b0 <_Balloc+0x28>
 800a292:	2010      	movs	r0, #16
 800a294:	f7ff ff42 	bl	800a11c <malloc>
 800a298:	4602      	mov	r2, r0
 800a29a:	61e0      	str	r0, [r4, #28]
 800a29c:	b920      	cbnz	r0, 800a2a8 <_Balloc+0x20>
 800a29e:	4b18      	ldr	r3, [pc, #96]	@ (800a300 <_Balloc+0x78>)
 800a2a0:	4818      	ldr	r0, [pc, #96]	@ (800a304 <_Balloc+0x7c>)
 800a2a2:	216b      	movs	r1, #107	@ 0x6b
 800a2a4:	f7ff f87a 	bl	800939c <__assert_func>
 800a2a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a2ac:	6006      	str	r6, [r0, #0]
 800a2ae:	60c6      	str	r6, [r0, #12]
 800a2b0:	69e6      	ldr	r6, [r4, #28]
 800a2b2:	68f3      	ldr	r3, [r6, #12]
 800a2b4:	b183      	cbz	r3, 800a2d8 <_Balloc+0x50>
 800a2b6:	69e3      	ldr	r3, [r4, #28]
 800a2b8:	68db      	ldr	r3, [r3, #12]
 800a2ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a2be:	b9b8      	cbnz	r0, 800a2f0 <_Balloc+0x68>
 800a2c0:	2101      	movs	r1, #1
 800a2c2:	fa01 f605 	lsl.w	r6, r1, r5
 800a2c6:	1d72      	adds	r2, r6, #5
 800a2c8:	0092      	lsls	r2, r2, #2
 800a2ca:	4620      	mov	r0, r4
 800a2cc:	f001 ff1f 	bl	800c10e <_calloc_r>
 800a2d0:	b160      	cbz	r0, 800a2ec <_Balloc+0x64>
 800a2d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a2d6:	e00e      	b.n	800a2f6 <_Balloc+0x6e>
 800a2d8:	2221      	movs	r2, #33	@ 0x21
 800a2da:	2104      	movs	r1, #4
 800a2dc:	4620      	mov	r0, r4
 800a2de:	f001 ff16 	bl	800c10e <_calloc_r>
 800a2e2:	69e3      	ldr	r3, [r4, #28]
 800a2e4:	60f0      	str	r0, [r6, #12]
 800a2e6:	68db      	ldr	r3, [r3, #12]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d1e4      	bne.n	800a2b6 <_Balloc+0x2e>
 800a2ec:	2000      	movs	r0, #0
 800a2ee:	bd70      	pop	{r4, r5, r6, pc}
 800a2f0:	6802      	ldr	r2, [r0, #0]
 800a2f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a2fc:	e7f7      	b.n	800a2ee <_Balloc+0x66>
 800a2fe:	bf00      	nop
 800a300:	0800d281 	.word	0x0800d281
 800a304:	0800d3a4 	.word	0x0800d3a4

0800a308 <_Bfree>:
 800a308:	b570      	push	{r4, r5, r6, lr}
 800a30a:	69c6      	ldr	r6, [r0, #28]
 800a30c:	4605      	mov	r5, r0
 800a30e:	460c      	mov	r4, r1
 800a310:	b976      	cbnz	r6, 800a330 <_Bfree+0x28>
 800a312:	2010      	movs	r0, #16
 800a314:	f7ff ff02 	bl	800a11c <malloc>
 800a318:	4602      	mov	r2, r0
 800a31a:	61e8      	str	r0, [r5, #28]
 800a31c:	b920      	cbnz	r0, 800a328 <_Bfree+0x20>
 800a31e:	4b09      	ldr	r3, [pc, #36]	@ (800a344 <_Bfree+0x3c>)
 800a320:	4809      	ldr	r0, [pc, #36]	@ (800a348 <_Bfree+0x40>)
 800a322:	218f      	movs	r1, #143	@ 0x8f
 800a324:	f7ff f83a 	bl	800939c <__assert_func>
 800a328:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a32c:	6006      	str	r6, [r0, #0]
 800a32e:	60c6      	str	r6, [r0, #12]
 800a330:	b13c      	cbz	r4, 800a342 <_Bfree+0x3a>
 800a332:	69eb      	ldr	r3, [r5, #28]
 800a334:	6862      	ldr	r2, [r4, #4]
 800a336:	68db      	ldr	r3, [r3, #12]
 800a338:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a33c:	6021      	str	r1, [r4, #0]
 800a33e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a342:	bd70      	pop	{r4, r5, r6, pc}
 800a344:	0800d281 	.word	0x0800d281
 800a348:	0800d3a4 	.word	0x0800d3a4

0800a34c <__multadd>:
 800a34c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a350:	690d      	ldr	r5, [r1, #16]
 800a352:	4607      	mov	r7, r0
 800a354:	460c      	mov	r4, r1
 800a356:	461e      	mov	r6, r3
 800a358:	f101 0c14 	add.w	ip, r1, #20
 800a35c:	2000      	movs	r0, #0
 800a35e:	f8dc 3000 	ldr.w	r3, [ip]
 800a362:	b299      	uxth	r1, r3
 800a364:	fb02 6101 	mla	r1, r2, r1, r6
 800a368:	0c1e      	lsrs	r6, r3, #16
 800a36a:	0c0b      	lsrs	r3, r1, #16
 800a36c:	fb02 3306 	mla	r3, r2, r6, r3
 800a370:	b289      	uxth	r1, r1
 800a372:	3001      	adds	r0, #1
 800a374:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a378:	4285      	cmp	r5, r0
 800a37a:	f84c 1b04 	str.w	r1, [ip], #4
 800a37e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a382:	dcec      	bgt.n	800a35e <__multadd+0x12>
 800a384:	b30e      	cbz	r6, 800a3ca <__multadd+0x7e>
 800a386:	68a3      	ldr	r3, [r4, #8]
 800a388:	42ab      	cmp	r3, r5
 800a38a:	dc19      	bgt.n	800a3c0 <__multadd+0x74>
 800a38c:	6861      	ldr	r1, [r4, #4]
 800a38e:	4638      	mov	r0, r7
 800a390:	3101      	adds	r1, #1
 800a392:	f7ff ff79 	bl	800a288 <_Balloc>
 800a396:	4680      	mov	r8, r0
 800a398:	b928      	cbnz	r0, 800a3a6 <__multadd+0x5a>
 800a39a:	4602      	mov	r2, r0
 800a39c:	4b0c      	ldr	r3, [pc, #48]	@ (800a3d0 <__multadd+0x84>)
 800a39e:	480d      	ldr	r0, [pc, #52]	@ (800a3d4 <__multadd+0x88>)
 800a3a0:	21ba      	movs	r1, #186	@ 0xba
 800a3a2:	f7fe fffb 	bl	800939c <__assert_func>
 800a3a6:	6922      	ldr	r2, [r4, #16]
 800a3a8:	3202      	adds	r2, #2
 800a3aa:	f104 010c 	add.w	r1, r4, #12
 800a3ae:	0092      	lsls	r2, r2, #2
 800a3b0:	300c      	adds	r0, #12
 800a3b2:	f7fe ffde 	bl	8009372 <memcpy>
 800a3b6:	4621      	mov	r1, r4
 800a3b8:	4638      	mov	r0, r7
 800a3ba:	f7ff ffa5 	bl	800a308 <_Bfree>
 800a3be:	4644      	mov	r4, r8
 800a3c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a3c4:	3501      	adds	r5, #1
 800a3c6:	615e      	str	r6, [r3, #20]
 800a3c8:	6125      	str	r5, [r4, #16]
 800a3ca:	4620      	mov	r0, r4
 800a3cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3d0:	0800d393 	.word	0x0800d393
 800a3d4:	0800d3a4 	.word	0x0800d3a4

0800a3d8 <__s2b>:
 800a3d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3dc:	460c      	mov	r4, r1
 800a3de:	4615      	mov	r5, r2
 800a3e0:	461f      	mov	r7, r3
 800a3e2:	2209      	movs	r2, #9
 800a3e4:	3308      	adds	r3, #8
 800a3e6:	4606      	mov	r6, r0
 800a3e8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a3ec:	2100      	movs	r1, #0
 800a3ee:	2201      	movs	r2, #1
 800a3f0:	429a      	cmp	r2, r3
 800a3f2:	db09      	blt.n	800a408 <__s2b+0x30>
 800a3f4:	4630      	mov	r0, r6
 800a3f6:	f7ff ff47 	bl	800a288 <_Balloc>
 800a3fa:	b940      	cbnz	r0, 800a40e <__s2b+0x36>
 800a3fc:	4602      	mov	r2, r0
 800a3fe:	4b19      	ldr	r3, [pc, #100]	@ (800a464 <__s2b+0x8c>)
 800a400:	4819      	ldr	r0, [pc, #100]	@ (800a468 <__s2b+0x90>)
 800a402:	21d3      	movs	r1, #211	@ 0xd3
 800a404:	f7fe ffca 	bl	800939c <__assert_func>
 800a408:	0052      	lsls	r2, r2, #1
 800a40a:	3101      	adds	r1, #1
 800a40c:	e7f0      	b.n	800a3f0 <__s2b+0x18>
 800a40e:	9b08      	ldr	r3, [sp, #32]
 800a410:	6143      	str	r3, [r0, #20]
 800a412:	2d09      	cmp	r5, #9
 800a414:	f04f 0301 	mov.w	r3, #1
 800a418:	6103      	str	r3, [r0, #16]
 800a41a:	dd16      	ble.n	800a44a <__s2b+0x72>
 800a41c:	f104 0909 	add.w	r9, r4, #9
 800a420:	46c8      	mov	r8, r9
 800a422:	442c      	add	r4, r5
 800a424:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a428:	4601      	mov	r1, r0
 800a42a:	3b30      	subs	r3, #48	@ 0x30
 800a42c:	220a      	movs	r2, #10
 800a42e:	4630      	mov	r0, r6
 800a430:	f7ff ff8c 	bl	800a34c <__multadd>
 800a434:	45a0      	cmp	r8, r4
 800a436:	d1f5      	bne.n	800a424 <__s2b+0x4c>
 800a438:	f1a5 0408 	sub.w	r4, r5, #8
 800a43c:	444c      	add	r4, r9
 800a43e:	1b2d      	subs	r5, r5, r4
 800a440:	1963      	adds	r3, r4, r5
 800a442:	42bb      	cmp	r3, r7
 800a444:	db04      	blt.n	800a450 <__s2b+0x78>
 800a446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a44a:	340a      	adds	r4, #10
 800a44c:	2509      	movs	r5, #9
 800a44e:	e7f6      	b.n	800a43e <__s2b+0x66>
 800a450:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a454:	4601      	mov	r1, r0
 800a456:	3b30      	subs	r3, #48	@ 0x30
 800a458:	220a      	movs	r2, #10
 800a45a:	4630      	mov	r0, r6
 800a45c:	f7ff ff76 	bl	800a34c <__multadd>
 800a460:	e7ee      	b.n	800a440 <__s2b+0x68>
 800a462:	bf00      	nop
 800a464:	0800d393 	.word	0x0800d393
 800a468:	0800d3a4 	.word	0x0800d3a4

0800a46c <__hi0bits>:
 800a46c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a470:	4603      	mov	r3, r0
 800a472:	bf36      	itet	cc
 800a474:	0403      	lslcc	r3, r0, #16
 800a476:	2000      	movcs	r0, #0
 800a478:	2010      	movcc	r0, #16
 800a47a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a47e:	bf3c      	itt	cc
 800a480:	021b      	lslcc	r3, r3, #8
 800a482:	3008      	addcc	r0, #8
 800a484:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a488:	bf3c      	itt	cc
 800a48a:	011b      	lslcc	r3, r3, #4
 800a48c:	3004      	addcc	r0, #4
 800a48e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a492:	bf3c      	itt	cc
 800a494:	009b      	lslcc	r3, r3, #2
 800a496:	3002      	addcc	r0, #2
 800a498:	2b00      	cmp	r3, #0
 800a49a:	db05      	blt.n	800a4a8 <__hi0bits+0x3c>
 800a49c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a4a0:	f100 0001 	add.w	r0, r0, #1
 800a4a4:	bf08      	it	eq
 800a4a6:	2020      	moveq	r0, #32
 800a4a8:	4770      	bx	lr

0800a4aa <__lo0bits>:
 800a4aa:	6803      	ldr	r3, [r0, #0]
 800a4ac:	4602      	mov	r2, r0
 800a4ae:	f013 0007 	ands.w	r0, r3, #7
 800a4b2:	d00b      	beq.n	800a4cc <__lo0bits+0x22>
 800a4b4:	07d9      	lsls	r1, r3, #31
 800a4b6:	d421      	bmi.n	800a4fc <__lo0bits+0x52>
 800a4b8:	0798      	lsls	r0, r3, #30
 800a4ba:	bf49      	itett	mi
 800a4bc:	085b      	lsrmi	r3, r3, #1
 800a4be:	089b      	lsrpl	r3, r3, #2
 800a4c0:	2001      	movmi	r0, #1
 800a4c2:	6013      	strmi	r3, [r2, #0]
 800a4c4:	bf5c      	itt	pl
 800a4c6:	6013      	strpl	r3, [r2, #0]
 800a4c8:	2002      	movpl	r0, #2
 800a4ca:	4770      	bx	lr
 800a4cc:	b299      	uxth	r1, r3
 800a4ce:	b909      	cbnz	r1, 800a4d4 <__lo0bits+0x2a>
 800a4d0:	0c1b      	lsrs	r3, r3, #16
 800a4d2:	2010      	movs	r0, #16
 800a4d4:	b2d9      	uxtb	r1, r3
 800a4d6:	b909      	cbnz	r1, 800a4dc <__lo0bits+0x32>
 800a4d8:	3008      	adds	r0, #8
 800a4da:	0a1b      	lsrs	r3, r3, #8
 800a4dc:	0719      	lsls	r1, r3, #28
 800a4de:	bf04      	itt	eq
 800a4e0:	091b      	lsreq	r3, r3, #4
 800a4e2:	3004      	addeq	r0, #4
 800a4e4:	0799      	lsls	r1, r3, #30
 800a4e6:	bf04      	itt	eq
 800a4e8:	089b      	lsreq	r3, r3, #2
 800a4ea:	3002      	addeq	r0, #2
 800a4ec:	07d9      	lsls	r1, r3, #31
 800a4ee:	d403      	bmi.n	800a4f8 <__lo0bits+0x4e>
 800a4f0:	085b      	lsrs	r3, r3, #1
 800a4f2:	f100 0001 	add.w	r0, r0, #1
 800a4f6:	d003      	beq.n	800a500 <__lo0bits+0x56>
 800a4f8:	6013      	str	r3, [r2, #0]
 800a4fa:	4770      	bx	lr
 800a4fc:	2000      	movs	r0, #0
 800a4fe:	4770      	bx	lr
 800a500:	2020      	movs	r0, #32
 800a502:	4770      	bx	lr

0800a504 <__i2b>:
 800a504:	b510      	push	{r4, lr}
 800a506:	460c      	mov	r4, r1
 800a508:	2101      	movs	r1, #1
 800a50a:	f7ff febd 	bl	800a288 <_Balloc>
 800a50e:	4602      	mov	r2, r0
 800a510:	b928      	cbnz	r0, 800a51e <__i2b+0x1a>
 800a512:	4b05      	ldr	r3, [pc, #20]	@ (800a528 <__i2b+0x24>)
 800a514:	4805      	ldr	r0, [pc, #20]	@ (800a52c <__i2b+0x28>)
 800a516:	f240 1145 	movw	r1, #325	@ 0x145
 800a51a:	f7fe ff3f 	bl	800939c <__assert_func>
 800a51e:	2301      	movs	r3, #1
 800a520:	6144      	str	r4, [r0, #20]
 800a522:	6103      	str	r3, [r0, #16]
 800a524:	bd10      	pop	{r4, pc}
 800a526:	bf00      	nop
 800a528:	0800d393 	.word	0x0800d393
 800a52c:	0800d3a4 	.word	0x0800d3a4

0800a530 <__multiply>:
 800a530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a534:	4617      	mov	r7, r2
 800a536:	690a      	ldr	r2, [r1, #16]
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	429a      	cmp	r2, r3
 800a53c:	bfa8      	it	ge
 800a53e:	463b      	movge	r3, r7
 800a540:	4689      	mov	r9, r1
 800a542:	bfa4      	itt	ge
 800a544:	460f      	movge	r7, r1
 800a546:	4699      	movge	r9, r3
 800a548:	693d      	ldr	r5, [r7, #16]
 800a54a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a54e:	68bb      	ldr	r3, [r7, #8]
 800a550:	6879      	ldr	r1, [r7, #4]
 800a552:	eb05 060a 	add.w	r6, r5, sl
 800a556:	42b3      	cmp	r3, r6
 800a558:	b085      	sub	sp, #20
 800a55a:	bfb8      	it	lt
 800a55c:	3101      	addlt	r1, #1
 800a55e:	f7ff fe93 	bl	800a288 <_Balloc>
 800a562:	b930      	cbnz	r0, 800a572 <__multiply+0x42>
 800a564:	4602      	mov	r2, r0
 800a566:	4b41      	ldr	r3, [pc, #260]	@ (800a66c <__multiply+0x13c>)
 800a568:	4841      	ldr	r0, [pc, #260]	@ (800a670 <__multiply+0x140>)
 800a56a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a56e:	f7fe ff15 	bl	800939c <__assert_func>
 800a572:	f100 0414 	add.w	r4, r0, #20
 800a576:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a57a:	4623      	mov	r3, r4
 800a57c:	2200      	movs	r2, #0
 800a57e:	4573      	cmp	r3, lr
 800a580:	d320      	bcc.n	800a5c4 <__multiply+0x94>
 800a582:	f107 0814 	add.w	r8, r7, #20
 800a586:	f109 0114 	add.w	r1, r9, #20
 800a58a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a58e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a592:	9302      	str	r3, [sp, #8]
 800a594:	1beb      	subs	r3, r5, r7
 800a596:	3b15      	subs	r3, #21
 800a598:	f023 0303 	bic.w	r3, r3, #3
 800a59c:	3304      	adds	r3, #4
 800a59e:	3715      	adds	r7, #21
 800a5a0:	42bd      	cmp	r5, r7
 800a5a2:	bf38      	it	cc
 800a5a4:	2304      	movcc	r3, #4
 800a5a6:	9301      	str	r3, [sp, #4]
 800a5a8:	9b02      	ldr	r3, [sp, #8]
 800a5aa:	9103      	str	r1, [sp, #12]
 800a5ac:	428b      	cmp	r3, r1
 800a5ae:	d80c      	bhi.n	800a5ca <__multiply+0x9a>
 800a5b0:	2e00      	cmp	r6, #0
 800a5b2:	dd03      	ble.n	800a5bc <__multiply+0x8c>
 800a5b4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d055      	beq.n	800a668 <__multiply+0x138>
 800a5bc:	6106      	str	r6, [r0, #16]
 800a5be:	b005      	add	sp, #20
 800a5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5c4:	f843 2b04 	str.w	r2, [r3], #4
 800a5c8:	e7d9      	b.n	800a57e <__multiply+0x4e>
 800a5ca:	f8b1 a000 	ldrh.w	sl, [r1]
 800a5ce:	f1ba 0f00 	cmp.w	sl, #0
 800a5d2:	d01f      	beq.n	800a614 <__multiply+0xe4>
 800a5d4:	46c4      	mov	ip, r8
 800a5d6:	46a1      	mov	r9, r4
 800a5d8:	2700      	movs	r7, #0
 800a5da:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a5de:	f8d9 3000 	ldr.w	r3, [r9]
 800a5e2:	fa1f fb82 	uxth.w	fp, r2
 800a5e6:	b29b      	uxth	r3, r3
 800a5e8:	fb0a 330b 	mla	r3, sl, fp, r3
 800a5ec:	443b      	add	r3, r7
 800a5ee:	f8d9 7000 	ldr.w	r7, [r9]
 800a5f2:	0c12      	lsrs	r2, r2, #16
 800a5f4:	0c3f      	lsrs	r7, r7, #16
 800a5f6:	fb0a 7202 	mla	r2, sl, r2, r7
 800a5fa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a5fe:	b29b      	uxth	r3, r3
 800a600:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a604:	4565      	cmp	r5, ip
 800a606:	f849 3b04 	str.w	r3, [r9], #4
 800a60a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a60e:	d8e4      	bhi.n	800a5da <__multiply+0xaa>
 800a610:	9b01      	ldr	r3, [sp, #4]
 800a612:	50e7      	str	r7, [r4, r3]
 800a614:	9b03      	ldr	r3, [sp, #12]
 800a616:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a61a:	3104      	adds	r1, #4
 800a61c:	f1b9 0f00 	cmp.w	r9, #0
 800a620:	d020      	beq.n	800a664 <__multiply+0x134>
 800a622:	6823      	ldr	r3, [r4, #0]
 800a624:	4647      	mov	r7, r8
 800a626:	46a4      	mov	ip, r4
 800a628:	f04f 0a00 	mov.w	sl, #0
 800a62c:	f8b7 b000 	ldrh.w	fp, [r7]
 800a630:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a634:	fb09 220b 	mla	r2, r9, fp, r2
 800a638:	4452      	add	r2, sl
 800a63a:	b29b      	uxth	r3, r3
 800a63c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a640:	f84c 3b04 	str.w	r3, [ip], #4
 800a644:	f857 3b04 	ldr.w	r3, [r7], #4
 800a648:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a64c:	f8bc 3000 	ldrh.w	r3, [ip]
 800a650:	fb09 330a 	mla	r3, r9, sl, r3
 800a654:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a658:	42bd      	cmp	r5, r7
 800a65a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a65e:	d8e5      	bhi.n	800a62c <__multiply+0xfc>
 800a660:	9a01      	ldr	r2, [sp, #4]
 800a662:	50a3      	str	r3, [r4, r2]
 800a664:	3404      	adds	r4, #4
 800a666:	e79f      	b.n	800a5a8 <__multiply+0x78>
 800a668:	3e01      	subs	r6, #1
 800a66a:	e7a1      	b.n	800a5b0 <__multiply+0x80>
 800a66c:	0800d393 	.word	0x0800d393
 800a670:	0800d3a4 	.word	0x0800d3a4

0800a674 <__pow5mult>:
 800a674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a678:	4615      	mov	r5, r2
 800a67a:	f012 0203 	ands.w	r2, r2, #3
 800a67e:	4607      	mov	r7, r0
 800a680:	460e      	mov	r6, r1
 800a682:	d007      	beq.n	800a694 <__pow5mult+0x20>
 800a684:	4c25      	ldr	r4, [pc, #148]	@ (800a71c <__pow5mult+0xa8>)
 800a686:	3a01      	subs	r2, #1
 800a688:	2300      	movs	r3, #0
 800a68a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a68e:	f7ff fe5d 	bl	800a34c <__multadd>
 800a692:	4606      	mov	r6, r0
 800a694:	10ad      	asrs	r5, r5, #2
 800a696:	d03d      	beq.n	800a714 <__pow5mult+0xa0>
 800a698:	69fc      	ldr	r4, [r7, #28]
 800a69a:	b97c      	cbnz	r4, 800a6bc <__pow5mult+0x48>
 800a69c:	2010      	movs	r0, #16
 800a69e:	f7ff fd3d 	bl	800a11c <malloc>
 800a6a2:	4602      	mov	r2, r0
 800a6a4:	61f8      	str	r0, [r7, #28]
 800a6a6:	b928      	cbnz	r0, 800a6b4 <__pow5mult+0x40>
 800a6a8:	4b1d      	ldr	r3, [pc, #116]	@ (800a720 <__pow5mult+0xac>)
 800a6aa:	481e      	ldr	r0, [pc, #120]	@ (800a724 <__pow5mult+0xb0>)
 800a6ac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a6b0:	f7fe fe74 	bl	800939c <__assert_func>
 800a6b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a6b8:	6004      	str	r4, [r0, #0]
 800a6ba:	60c4      	str	r4, [r0, #12]
 800a6bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a6c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a6c4:	b94c      	cbnz	r4, 800a6da <__pow5mult+0x66>
 800a6c6:	f240 2171 	movw	r1, #625	@ 0x271
 800a6ca:	4638      	mov	r0, r7
 800a6cc:	f7ff ff1a 	bl	800a504 <__i2b>
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a6d6:	4604      	mov	r4, r0
 800a6d8:	6003      	str	r3, [r0, #0]
 800a6da:	f04f 0900 	mov.w	r9, #0
 800a6de:	07eb      	lsls	r3, r5, #31
 800a6e0:	d50a      	bpl.n	800a6f8 <__pow5mult+0x84>
 800a6e2:	4631      	mov	r1, r6
 800a6e4:	4622      	mov	r2, r4
 800a6e6:	4638      	mov	r0, r7
 800a6e8:	f7ff ff22 	bl	800a530 <__multiply>
 800a6ec:	4631      	mov	r1, r6
 800a6ee:	4680      	mov	r8, r0
 800a6f0:	4638      	mov	r0, r7
 800a6f2:	f7ff fe09 	bl	800a308 <_Bfree>
 800a6f6:	4646      	mov	r6, r8
 800a6f8:	106d      	asrs	r5, r5, #1
 800a6fa:	d00b      	beq.n	800a714 <__pow5mult+0xa0>
 800a6fc:	6820      	ldr	r0, [r4, #0]
 800a6fe:	b938      	cbnz	r0, 800a710 <__pow5mult+0x9c>
 800a700:	4622      	mov	r2, r4
 800a702:	4621      	mov	r1, r4
 800a704:	4638      	mov	r0, r7
 800a706:	f7ff ff13 	bl	800a530 <__multiply>
 800a70a:	6020      	str	r0, [r4, #0]
 800a70c:	f8c0 9000 	str.w	r9, [r0]
 800a710:	4604      	mov	r4, r0
 800a712:	e7e4      	b.n	800a6de <__pow5mult+0x6a>
 800a714:	4630      	mov	r0, r6
 800a716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a71a:	bf00      	nop
 800a71c:	0800d478 	.word	0x0800d478
 800a720:	0800d281 	.word	0x0800d281
 800a724:	0800d3a4 	.word	0x0800d3a4

0800a728 <__lshift>:
 800a728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a72c:	460c      	mov	r4, r1
 800a72e:	6849      	ldr	r1, [r1, #4]
 800a730:	6923      	ldr	r3, [r4, #16]
 800a732:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a736:	68a3      	ldr	r3, [r4, #8]
 800a738:	4607      	mov	r7, r0
 800a73a:	4691      	mov	r9, r2
 800a73c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a740:	f108 0601 	add.w	r6, r8, #1
 800a744:	42b3      	cmp	r3, r6
 800a746:	db0b      	blt.n	800a760 <__lshift+0x38>
 800a748:	4638      	mov	r0, r7
 800a74a:	f7ff fd9d 	bl	800a288 <_Balloc>
 800a74e:	4605      	mov	r5, r0
 800a750:	b948      	cbnz	r0, 800a766 <__lshift+0x3e>
 800a752:	4602      	mov	r2, r0
 800a754:	4b28      	ldr	r3, [pc, #160]	@ (800a7f8 <__lshift+0xd0>)
 800a756:	4829      	ldr	r0, [pc, #164]	@ (800a7fc <__lshift+0xd4>)
 800a758:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a75c:	f7fe fe1e 	bl	800939c <__assert_func>
 800a760:	3101      	adds	r1, #1
 800a762:	005b      	lsls	r3, r3, #1
 800a764:	e7ee      	b.n	800a744 <__lshift+0x1c>
 800a766:	2300      	movs	r3, #0
 800a768:	f100 0114 	add.w	r1, r0, #20
 800a76c:	f100 0210 	add.w	r2, r0, #16
 800a770:	4618      	mov	r0, r3
 800a772:	4553      	cmp	r3, sl
 800a774:	db33      	blt.n	800a7de <__lshift+0xb6>
 800a776:	6920      	ldr	r0, [r4, #16]
 800a778:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a77c:	f104 0314 	add.w	r3, r4, #20
 800a780:	f019 091f 	ands.w	r9, r9, #31
 800a784:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a788:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a78c:	d02b      	beq.n	800a7e6 <__lshift+0xbe>
 800a78e:	f1c9 0e20 	rsb	lr, r9, #32
 800a792:	468a      	mov	sl, r1
 800a794:	2200      	movs	r2, #0
 800a796:	6818      	ldr	r0, [r3, #0]
 800a798:	fa00 f009 	lsl.w	r0, r0, r9
 800a79c:	4310      	orrs	r0, r2
 800a79e:	f84a 0b04 	str.w	r0, [sl], #4
 800a7a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7a6:	459c      	cmp	ip, r3
 800a7a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a7ac:	d8f3      	bhi.n	800a796 <__lshift+0x6e>
 800a7ae:	ebac 0304 	sub.w	r3, ip, r4
 800a7b2:	3b15      	subs	r3, #21
 800a7b4:	f023 0303 	bic.w	r3, r3, #3
 800a7b8:	3304      	adds	r3, #4
 800a7ba:	f104 0015 	add.w	r0, r4, #21
 800a7be:	4560      	cmp	r0, ip
 800a7c0:	bf88      	it	hi
 800a7c2:	2304      	movhi	r3, #4
 800a7c4:	50ca      	str	r2, [r1, r3]
 800a7c6:	b10a      	cbz	r2, 800a7cc <__lshift+0xa4>
 800a7c8:	f108 0602 	add.w	r6, r8, #2
 800a7cc:	3e01      	subs	r6, #1
 800a7ce:	4638      	mov	r0, r7
 800a7d0:	612e      	str	r6, [r5, #16]
 800a7d2:	4621      	mov	r1, r4
 800a7d4:	f7ff fd98 	bl	800a308 <_Bfree>
 800a7d8:	4628      	mov	r0, r5
 800a7da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7de:	f842 0f04 	str.w	r0, [r2, #4]!
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	e7c5      	b.n	800a772 <__lshift+0x4a>
 800a7e6:	3904      	subs	r1, #4
 800a7e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7ec:	f841 2f04 	str.w	r2, [r1, #4]!
 800a7f0:	459c      	cmp	ip, r3
 800a7f2:	d8f9      	bhi.n	800a7e8 <__lshift+0xc0>
 800a7f4:	e7ea      	b.n	800a7cc <__lshift+0xa4>
 800a7f6:	bf00      	nop
 800a7f8:	0800d393 	.word	0x0800d393
 800a7fc:	0800d3a4 	.word	0x0800d3a4

0800a800 <__mcmp>:
 800a800:	690a      	ldr	r2, [r1, #16]
 800a802:	4603      	mov	r3, r0
 800a804:	6900      	ldr	r0, [r0, #16]
 800a806:	1a80      	subs	r0, r0, r2
 800a808:	b530      	push	{r4, r5, lr}
 800a80a:	d10e      	bne.n	800a82a <__mcmp+0x2a>
 800a80c:	3314      	adds	r3, #20
 800a80e:	3114      	adds	r1, #20
 800a810:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a814:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a818:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a81c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a820:	4295      	cmp	r5, r2
 800a822:	d003      	beq.n	800a82c <__mcmp+0x2c>
 800a824:	d205      	bcs.n	800a832 <__mcmp+0x32>
 800a826:	f04f 30ff 	mov.w	r0, #4294967295
 800a82a:	bd30      	pop	{r4, r5, pc}
 800a82c:	42a3      	cmp	r3, r4
 800a82e:	d3f3      	bcc.n	800a818 <__mcmp+0x18>
 800a830:	e7fb      	b.n	800a82a <__mcmp+0x2a>
 800a832:	2001      	movs	r0, #1
 800a834:	e7f9      	b.n	800a82a <__mcmp+0x2a>
	...

0800a838 <__mdiff>:
 800a838:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a83c:	4689      	mov	r9, r1
 800a83e:	4606      	mov	r6, r0
 800a840:	4611      	mov	r1, r2
 800a842:	4648      	mov	r0, r9
 800a844:	4614      	mov	r4, r2
 800a846:	f7ff ffdb 	bl	800a800 <__mcmp>
 800a84a:	1e05      	subs	r5, r0, #0
 800a84c:	d112      	bne.n	800a874 <__mdiff+0x3c>
 800a84e:	4629      	mov	r1, r5
 800a850:	4630      	mov	r0, r6
 800a852:	f7ff fd19 	bl	800a288 <_Balloc>
 800a856:	4602      	mov	r2, r0
 800a858:	b928      	cbnz	r0, 800a866 <__mdiff+0x2e>
 800a85a:	4b3f      	ldr	r3, [pc, #252]	@ (800a958 <__mdiff+0x120>)
 800a85c:	f240 2137 	movw	r1, #567	@ 0x237
 800a860:	483e      	ldr	r0, [pc, #248]	@ (800a95c <__mdiff+0x124>)
 800a862:	f7fe fd9b 	bl	800939c <__assert_func>
 800a866:	2301      	movs	r3, #1
 800a868:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a86c:	4610      	mov	r0, r2
 800a86e:	b003      	add	sp, #12
 800a870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a874:	bfbc      	itt	lt
 800a876:	464b      	movlt	r3, r9
 800a878:	46a1      	movlt	r9, r4
 800a87a:	4630      	mov	r0, r6
 800a87c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a880:	bfba      	itte	lt
 800a882:	461c      	movlt	r4, r3
 800a884:	2501      	movlt	r5, #1
 800a886:	2500      	movge	r5, #0
 800a888:	f7ff fcfe 	bl	800a288 <_Balloc>
 800a88c:	4602      	mov	r2, r0
 800a88e:	b918      	cbnz	r0, 800a898 <__mdiff+0x60>
 800a890:	4b31      	ldr	r3, [pc, #196]	@ (800a958 <__mdiff+0x120>)
 800a892:	f240 2145 	movw	r1, #581	@ 0x245
 800a896:	e7e3      	b.n	800a860 <__mdiff+0x28>
 800a898:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a89c:	6926      	ldr	r6, [r4, #16]
 800a89e:	60c5      	str	r5, [r0, #12]
 800a8a0:	f109 0310 	add.w	r3, r9, #16
 800a8a4:	f109 0514 	add.w	r5, r9, #20
 800a8a8:	f104 0e14 	add.w	lr, r4, #20
 800a8ac:	f100 0b14 	add.w	fp, r0, #20
 800a8b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a8b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a8b8:	9301      	str	r3, [sp, #4]
 800a8ba:	46d9      	mov	r9, fp
 800a8bc:	f04f 0c00 	mov.w	ip, #0
 800a8c0:	9b01      	ldr	r3, [sp, #4]
 800a8c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a8c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a8ca:	9301      	str	r3, [sp, #4]
 800a8cc:	fa1f f38a 	uxth.w	r3, sl
 800a8d0:	4619      	mov	r1, r3
 800a8d2:	b283      	uxth	r3, r0
 800a8d4:	1acb      	subs	r3, r1, r3
 800a8d6:	0c00      	lsrs	r0, r0, #16
 800a8d8:	4463      	add	r3, ip
 800a8da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a8de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a8e8:	4576      	cmp	r6, lr
 800a8ea:	f849 3b04 	str.w	r3, [r9], #4
 800a8ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a8f2:	d8e5      	bhi.n	800a8c0 <__mdiff+0x88>
 800a8f4:	1b33      	subs	r3, r6, r4
 800a8f6:	3b15      	subs	r3, #21
 800a8f8:	f023 0303 	bic.w	r3, r3, #3
 800a8fc:	3415      	adds	r4, #21
 800a8fe:	3304      	adds	r3, #4
 800a900:	42a6      	cmp	r6, r4
 800a902:	bf38      	it	cc
 800a904:	2304      	movcc	r3, #4
 800a906:	441d      	add	r5, r3
 800a908:	445b      	add	r3, fp
 800a90a:	461e      	mov	r6, r3
 800a90c:	462c      	mov	r4, r5
 800a90e:	4544      	cmp	r4, r8
 800a910:	d30e      	bcc.n	800a930 <__mdiff+0xf8>
 800a912:	f108 0103 	add.w	r1, r8, #3
 800a916:	1b49      	subs	r1, r1, r5
 800a918:	f021 0103 	bic.w	r1, r1, #3
 800a91c:	3d03      	subs	r5, #3
 800a91e:	45a8      	cmp	r8, r5
 800a920:	bf38      	it	cc
 800a922:	2100      	movcc	r1, #0
 800a924:	440b      	add	r3, r1
 800a926:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a92a:	b191      	cbz	r1, 800a952 <__mdiff+0x11a>
 800a92c:	6117      	str	r7, [r2, #16]
 800a92e:	e79d      	b.n	800a86c <__mdiff+0x34>
 800a930:	f854 1b04 	ldr.w	r1, [r4], #4
 800a934:	46e6      	mov	lr, ip
 800a936:	0c08      	lsrs	r0, r1, #16
 800a938:	fa1c fc81 	uxtah	ip, ip, r1
 800a93c:	4471      	add	r1, lr
 800a93e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a942:	b289      	uxth	r1, r1
 800a944:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a948:	f846 1b04 	str.w	r1, [r6], #4
 800a94c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a950:	e7dd      	b.n	800a90e <__mdiff+0xd6>
 800a952:	3f01      	subs	r7, #1
 800a954:	e7e7      	b.n	800a926 <__mdiff+0xee>
 800a956:	bf00      	nop
 800a958:	0800d393 	.word	0x0800d393
 800a95c:	0800d3a4 	.word	0x0800d3a4

0800a960 <__ulp>:
 800a960:	b082      	sub	sp, #8
 800a962:	ed8d 0b00 	vstr	d0, [sp]
 800a966:	9a01      	ldr	r2, [sp, #4]
 800a968:	4b0f      	ldr	r3, [pc, #60]	@ (800a9a8 <__ulp+0x48>)
 800a96a:	4013      	ands	r3, r2
 800a96c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a970:	2b00      	cmp	r3, #0
 800a972:	dc08      	bgt.n	800a986 <__ulp+0x26>
 800a974:	425b      	negs	r3, r3
 800a976:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a97a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a97e:	da04      	bge.n	800a98a <__ulp+0x2a>
 800a980:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a984:	4113      	asrs	r3, r2
 800a986:	2200      	movs	r2, #0
 800a988:	e008      	b.n	800a99c <__ulp+0x3c>
 800a98a:	f1a2 0314 	sub.w	r3, r2, #20
 800a98e:	2b1e      	cmp	r3, #30
 800a990:	bfda      	itte	le
 800a992:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a996:	40da      	lsrle	r2, r3
 800a998:	2201      	movgt	r2, #1
 800a99a:	2300      	movs	r3, #0
 800a99c:	4619      	mov	r1, r3
 800a99e:	4610      	mov	r0, r2
 800a9a0:	ec41 0b10 	vmov	d0, r0, r1
 800a9a4:	b002      	add	sp, #8
 800a9a6:	4770      	bx	lr
 800a9a8:	7ff00000 	.word	0x7ff00000

0800a9ac <__b2d>:
 800a9ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9b0:	6906      	ldr	r6, [r0, #16]
 800a9b2:	f100 0814 	add.w	r8, r0, #20
 800a9b6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a9ba:	1f37      	subs	r7, r6, #4
 800a9bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a9c0:	4610      	mov	r0, r2
 800a9c2:	f7ff fd53 	bl	800a46c <__hi0bits>
 800a9c6:	f1c0 0320 	rsb	r3, r0, #32
 800a9ca:	280a      	cmp	r0, #10
 800a9cc:	600b      	str	r3, [r1, #0]
 800a9ce:	491b      	ldr	r1, [pc, #108]	@ (800aa3c <__b2d+0x90>)
 800a9d0:	dc15      	bgt.n	800a9fe <__b2d+0x52>
 800a9d2:	f1c0 0c0b 	rsb	ip, r0, #11
 800a9d6:	fa22 f30c 	lsr.w	r3, r2, ip
 800a9da:	45b8      	cmp	r8, r7
 800a9dc:	ea43 0501 	orr.w	r5, r3, r1
 800a9e0:	bf34      	ite	cc
 800a9e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a9e6:	2300      	movcs	r3, #0
 800a9e8:	3015      	adds	r0, #21
 800a9ea:	fa02 f000 	lsl.w	r0, r2, r0
 800a9ee:	fa23 f30c 	lsr.w	r3, r3, ip
 800a9f2:	4303      	orrs	r3, r0
 800a9f4:	461c      	mov	r4, r3
 800a9f6:	ec45 4b10 	vmov	d0, r4, r5
 800a9fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9fe:	45b8      	cmp	r8, r7
 800aa00:	bf3a      	itte	cc
 800aa02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aa06:	f1a6 0708 	subcc.w	r7, r6, #8
 800aa0a:	2300      	movcs	r3, #0
 800aa0c:	380b      	subs	r0, #11
 800aa0e:	d012      	beq.n	800aa36 <__b2d+0x8a>
 800aa10:	f1c0 0120 	rsb	r1, r0, #32
 800aa14:	fa23 f401 	lsr.w	r4, r3, r1
 800aa18:	4082      	lsls	r2, r0
 800aa1a:	4322      	orrs	r2, r4
 800aa1c:	4547      	cmp	r7, r8
 800aa1e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800aa22:	bf8c      	ite	hi
 800aa24:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800aa28:	2200      	movls	r2, #0
 800aa2a:	4083      	lsls	r3, r0
 800aa2c:	40ca      	lsrs	r2, r1
 800aa2e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800aa32:	4313      	orrs	r3, r2
 800aa34:	e7de      	b.n	800a9f4 <__b2d+0x48>
 800aa36:	ea42 0501 	orr.w	r5, r2, r1
 800aa3a:	e7db      	b.n	800a9f4 <__b2d+0x48>
 800aa3c:	3ff00000 	.word	0x3ff00000

0800aa40 <__d2b>:
 800aa40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aa44:	460f      	mov	r7, r1
 800aa46:	2101      	movs	r1, #1
 800aa48:	ec59 8b10 	vmov	r8, r9, d0
 800aa4c:	4616      	mov	r6, r2
 800aa4e:	f7ff fc1b 	bl	800a288 <_Balloc>
 800aa52:	4604      	mov	r4, r0
 800aa54:	b930      	cbnz	r0, 800aa64 <__d2b+0x24>
 800aa56:	4602      	mov	r2, r0
 800aa58:	4b23      	ldr	r3, [pc, #140]	@ (800aae8 <__d2b+0xa8>)
 800aa5a:	4824      	ldr	r0, [pc, #144]	@ (800aaec <__d2b+0xac>)
 800aa5c:	f240 310f 	movw	r1, #783	@ 0x30f
 800aa60:	f7fe fc9c 	bl	800939c <__assert_func>
 800aa64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aa68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aa6c:	b10d      	cbz	r5, 800aa72 <__d2b+0x32>
 800aa6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aa72:	9301      	str	r3, [sp, #4]
 800aa74:	f1b8 0300 	subs.w	r3, r8, #0
 800aa78:	d023      	beq.n	800aac2 <__d2b+0x82>
 800aa7a:	4668      	mov	r0, sp
 800aa7c:	9300      	str	r3, [sp, #0]
 800aa7e:	f7ff fd14 	bl	800a4aa <__lo0bits>
 800aa82:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aa86:	b1d0      	cbz	r0, 800aabe <__d2b+0x7e>
 800aa88:	f1c0 0320 	rsb	r3, r0, #32
 800aa8c:	fa02 f303 	lsl.w	r3, r2, r3
 800aa90:	430b      	orrs	r3, r1
 800aa92:	40c2      	lsrs	r2, r0
 800aa94:	6163      	str	r3, [r4, #20]
 800aa96:	9201      	str	r2, [sp, #4]
 800aa98:	9b01      	ldr	r3, [sp, #4]
 800aa9a:	61a3      	str	r3, [r4, #24]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	bf0c      	ite	eq
 800aaa0:	2201      	moveq	r2, #1
 800aaa2:	2202      	movne	r2, #2
 800aaa4:	6122      	str	r2, [r4, #16]
 800aaa6:	b1a5      	cbz	r5, 800aad2 <__d2b+0x92>
 800aaa8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800aaac:	4405      	add	r5, r0
 800aaae:	603d      	str	r5, [r7, #0]
 800aab0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800aab4:	6030      	str	r0, [r6, #0]
 800aab6:	4620      	mov	r0, r4
 800aab8:	b003      	add	sp, #12
 800aaba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aabe:	6161      	str	r1, [r4, #20]
 800aac0:	e7ea      	b.n	800aa98 <__d2b+0x58>
 800aac2:	a801      	add	r0, sp, #4
 800aac4:	f7ff fcf1 	bl	800a4aa <__lo0bits>
 800aac8:	9b01      	ldr	r3, [sp, #4]
 800aaca:	6163      	str	r3, [r4, #20]
 800aacc:	3020      	adds	r0, #32
 800aace:	2201      	movs	r2, #1
 800aad0:	e7e8      	b.n	800aaa4 <__d2b+0x64>
 800aad2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aad6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aada:	6038      	str	r0, [r7, #0]
 800aadc:	6918      	ldr	r0, [r3, #16]
 800aade:	f7ff fcc5 	bl	800a46c <__hi0bits>
 800aae2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aae6:	e7e5      	b.n	800aab4 <__d2b+0x74>
 800aae8:	0800d393 	.word	0x0800d393
 800aaec:	0800d3a4 	.word	0x0800d3a4

0800aaf0 <__ratio>:
 800aaf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaf4:	b085      	sub	sp, #20
 800aaf6:	e9cd 1000 	strd	r1, r0, [sp]
 800aafa:	a902      	add	r1, sp, #8
 800aafc:	f7ff ff56 	bl	800a9ac <__b2d>
 800ab00:	9800      	ldr	r0, [sp, #0]
 800ab02:	a903      	add	r1, sp, #12
 800ab04:	ec55 4b10 	vmov	r4, r5, d0
 800ab08:	f7ff ff50 	bl	800a9ac <__b2d>
 800ab0c:	9b01      	ldr	r3, [sp, #4]
 800ab0e:	6919      	ldr	r1, [r3, #16]
 800ab10:	9b00      	ldr	r3, [sp, #0]
 800ab12:	691b      	ldr	r3, [r3, #16]
 800ab14:	1ac9      	subs	r1, r1, r3
 800ab16:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ab1a:	1a9b      	subs	r3, r3, r2
 800ab1c:	ec5b ab10 	vmov	sl, fp, d0
 800ab20:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	bfce      	itee	gt
 800ab28:	462a      	movgt	r2, r5
 800ab2a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ab2e:	465a      	movle	r2, fp
 800ab30:	462f      	mov	r7, r5
 800ab32:	46d9      	mov	r9, fp
 800ab34:	bfcc      	ite	gt
 800ab36:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ab3a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ab3e:	464b      	mov	r3, r9
 800ab40:	4652      	mov	r2, sl
 800ab42:	4620      	mov	r0, r4
 800ab44:	4639      	mov	r1, r7
 800ab46:	f7f5 fe81 	bl	800084c <__aeabi_ddiv>
 800ab4a:	ec41 0b10 	vmov	d0, r0, r1
 800ab4e:	b005      	add	sp, #20
 800ab50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ab54 <__copybits>:
 800ab54:	3901      	subs	r1, #1
 800ab56:	b570      	push	{r4, r5, r6, lr}
 800ab58:	1149      	asrs	r1, r1, #5
 800ab5a:	6914      	ldr	r4, [r2, #16]
 800ab5c:	3101      	adds	r1, #1
 800ab5e:	f102 0314 	add.w	r3, r2, #20
 800ab62:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ab66:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ab6a:	1f05      	subs	r5, r0, #4
 800ab6c:	42a3      	cmp	r3, r4
 800ab6e:	d30c      	bcc.n	800ab8a <__copybits+0x36>
 800ab70:	1aa3      	subs	r3, r4, r2
 800ab72:	3b11      	subs	r3, #17
 800ab74:	f023 0303 	bic.w	r3, r3, #3
 800ab78:	3211      	adds	r2, #17
 800ab7a:	42a2      	cmp	r2, r4
 800ab7c:	bf88      	it	hi
 800ab7e:	2300      	movhi	r3, #0
 800ab80:	4418      	add	r0, r3
 800ab82:	2300      	movs	r3, #0
 800ab84:	4288      	cmp	r0, r1
 800ab86:	d305      	bcc.n	800ab94 <__copybits+0x40>
 800ab88:	bd70      	pop	{r4, r5, r6, pc}
 800ab8a:	f853 6b04 	ldr.w	r6, [r3], #4
 800ab8e:	f845 6f04 	str.w	r6, [r5, #4]!
 800ab92:	e7eb      	b.n	800ab6c <__copybits+0x18>
 800ab94:	f840 3b04 	str.w	r3, [r0], #4
 800ab98:	e7f4      	b.n	800ab84 <__copybits+0x30>

0800ab9a <__any_on>:
 800ab9a:	f100 0214 	add.w	r2, r0, #20
 800ab9e:	6900      	ldr	r0, [r0, #16]
 800aba0:	114b      	asrs	r3, r1, #5
 800aba2:	4298      	cmp	r0, r3
 800aba4:	b510      	push	{r4, lr}
 800aba6:	db11      	blt.n	800abcc <__any_on+0x32>
 800aba8:	dd0a      	ble.n	800abc0 <__any_on+0x26>
 800abaa:	f011 011f 	ands.w	r1, r1, #31
 800abae:	d007      	beq.n	800abc0 <__any_on+0x26>
 800abb0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800abb4:	fa24 f001 	lsr.w	r0, r4, r1
 800abb8:	fa00 f101 	lsl.w	r1, r0, r1
 800abbc:	428c      	cmp	r4, r1
 800abbe:	d10b      	bne.n	800abd8 <__any_on+0x3e>
 800abc0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800abc4:	4293      	cmp	r3, r2
 800abc6:	d803      	bhi.n	800abd0 <__any_on+0x36>
 800abc8:	2000      	movs	r0, #0
 800abca:	bd10      	pop	{r4, pc}
 800abcc:	4603      	mov	r3, r0
 800abce:	e7f7      	b.n	800abc0 <__any_on+0x26>
 800abd0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800abd4:	2900      	cmp	r1, #0
 800abd6:	d0f5      	beq.n	800abc4 <__any_on+0x2a>
 800abd8:	2001      	movs	r0, #1
 800abda:	e7f6      	b.n	800abca <__any_on+0x30>

0800abdc <sulp>:
 800abdc:	b570      	push	{r4, r5, r6, lr}
 800abde:	4604      	mov	r4, r0
 800abe0:	460d      	mov	r5, r1
 800abe2:	ec45 4b10 	vmov	d0, r4, r5
 800abe6:	4616      	mov	r6, r2
 800abe8:	f7ff feba 	bl	800a960 <__ulp>
 800abec:	ec51 0b10 	vmov	r0, r1, d0
 800abf0:	b17e      	cbz	r6, 800ac12 <sulp+0x36>
 800abf2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800abf6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	dd09      	ble.n	800ac12 <sulp+0x36>
 800abfe:	051b      	lsls	r3, r3, #20
 800ac00:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ac04:	2400      	movs	r4, #0
 800ac06:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ac0a:	4622      	mov	r2, r4
 800ac0c:	462b      	mov	r3, r5
 800ac0e:	f7f5 fcf3 	bl	80005f8 <__aeabi_dmul>
 800ac12:	ec41 0b10 	vmov	d0, r0, r1
 800ac16:	bd70      	pop	{r4, r5, r6, pc}

0800ac18 <_strtod_l>:
 800ac18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac1c:	b09f      	sub	sp, #124	@ 0x7c
 800ac1e:	460c      	mov	r4, r1
 800ac20:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ac22:	2200      	movs	r2, #0
 800ac24:	921a      	str	r2, [sp, #104]	@ 0x68
 800ac26:	9005      	str	r0, [sp, #20]
 800ac28:	f04f 0a00 	mov.w	sl, #0
 800ac2c:	f04f 0b00 	mov.w	fp, #0
 800ac30:	460a      	mov	r2, r1
 800ac32:	9219      	str	r2, [sp, #100]	@ 0x64
 800ac34:	7811      	ldrb	r1, [r2, #0]
 800ac36:	292b      	cmp	r1, #43	@ 0x2b
 800ac38:	d04a      	beq.n	800acd0 <_strtod_l+0xb8>
 800ac3a:	d838      	bhi.n	800acae <_strtod_l+0x96>
 800ac3c:	290d      	cmp	r1, #13
 800ac3e:	d832      	bhi.n	800aca6 <_strtod_l+0x8e>
 800ac40:	2908      	cmp	r1, #8
 800ac42:	d832      	bhi.n	800acaa <_strtod_l+0x92>
 800ac44:	2900      	cmp	r1, #0
 800ac46:	d03b      	beq.n	800acc0 <_strtod_l+0xa8>
 800ac48:	2200      	movs	r2, #0
 800ac4a:	920e      	str	r2, [sp, #56]	@ 0x38
 800ac4c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ac4e:	782a      	ldrb	r2, [r5, #0]
 800ac50:	2a30      	cmp	r2, #48	@ 0x30
 800ac52:	f040 80b2 	bne.w	800adba <_strtod_l+0x1a2>
 800ac56:	786a      	ldrb	r2, [r5, #1]
 800ac58:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ac5c:	2a58      	cmp	r2, #88	@ 0x58
 800ac5e:	d16e      	bne.n	800ad3e <_strtod_l+0x126>
 800ac60:	9302      	str	r3, [sp, #8]
 800ac62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac64:	9301      	str	r3, [sp, #4]
 800ac66:	ab1a      	add	r3, sp, #104	@ 0x68
 800ac68:	9300      	str	r3, [sp, #0]
 800ac6a:	4a8f      	ldr	r2, [pc, #572]	@ (800aea8 <_strtod_l+0x290>)
 800ac6c:	9805      	ldr	r0, [sp, #20]
 800ac6e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ac70:	a919      	add	r1, sp, #100	@ 0x64
 800ac72:	f001 fac7 	bl	800c204 <__gethex>
 800ac76:	f010 060f 	ands.w	r6, r0, #15
 800ac7a:	4604      	mov	r4, r0
 800ac7c:	d005      	beq.n	800ac8a <_strtod_l+0x72>
 800ac7e:	2e06      	cmp	r6, #6
 800ac80:	d128      	bne.n	800acd4 <_strtod_l+0xbc>
 800ac82:	3501      	adds	r5, #1
 800ac84:	2300      	movs	r3, #0
 800ac86:	9519      	str	r5, [sp, #100]	@ 0x64
 800ac88:	930e      	str	r3, [sp, #56]	@ 0x38
 800ac8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	f040 858e 	bne.w	800b7ae <_strtod_l+0xb96>
 800ac92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac94:	b1cb      	cbz	r3, 800acca <_strtod_l+0xb2>
 800ac96:	4652      	mov	r2, sl
 800ac98:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800ac9c:	ec43 2b10 	vmov	d0, r2, r3
 800aca0:	b01f      	add	sp, #124	@ 0x7c
 800aca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aca6:	2920      	cmp	r1, #32
 800aca8:	d1ce      	bne.n	800ac48 <_strtod_l+0x30>
 800acaa:	3201      	adds	r2, #1
 800acac:	e7c1      	b.n	800ac32 <_strtod_l+0x1a>
 800acae:	292d      	cmp	r1, #45	@ 0x2d
 800acb0:	d1ca      	bne.n	800ac48 <_strtod_l+0x30>
 800acb2:	2101      	movs	r1, #1
 800acb4:	910e      	str	r1, [sp, #56]	@ 0x38
 800acb6:	1c51      	adds	r1, r2, #1
 800acb8:	9119      	str	r1, [sp, #100]	@ 0x64
 800acba:	7852      	ldrb	r2, [r2, #1]
 800acbc:	2a00      	cmp	r2, #0
 800acbe:	d1c5      	bne.n	800ac4c <_strtod_l+0x34>
 800acc0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800acc2:	9419      	str	r4, [sp, #100]	@ 0x64
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	f040 8570 	bne.w	800b7aa <_strtod_l+0xb92>
 800acca:	4652      	mov	r2, sl
 800accc:	465b      	mov	r3, fp
 800acce:	e7e5      	b.n	800ac9c <_strtod_l+0x84>
 800acd0:	2100      	movs	r1, #0
 800acd2:	e7ef      	b.n	800acb4 <_strtod_l+0x9c>
 800acd4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800acd6:	b13a      	cbz	r2, 800ace8 <_strtod_l+0xd0>
 800acd8:	2135      	movs	r1, #53	@ 0x35
 800acda:	a81c      	add	r0, sp, #112	@ 0x70
 800acdc:	f7ff ff3a 	bl	800ab54 <__copybits>
 800ace0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ace2:	9805      	ldr	r0, [sp, #20]
 800ace4:	f7ff fb10 	bl	800a308 <_Bfree>
 800ace8:	3e01      	subs	r6, #1
 800acea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800acec:	2e04      	cmp	r6, #4
 800acee:	d806      	bhi.n	800acfe <_strtod_l+0xe6>
 800acf0:	e8df f006 	tbb	[pc, r6]
 800acf4:	201d0314 	.word	0x201d0314
 800acf8:	14          	.byte	0x14
 800acf9:	00          	.byte	0x00
 800acfa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800acfe:	05e1      	lsls	r1, r4, #23
 800ad00:	bf48      	it	mi
 800ad02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ad06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ad0a:	0d1b      	lsrs	r3, r3, #20
 800ad0c:	051b      	lsls	r3, r3, #20
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d1bb      	bne.n	800ac8a <_strtod_l+0x72>
 800ad12:	f7fe fb01 	bl	8009318 <__errno>
 800ad16:	2322      	movs	r3, #34	@ 0x22
 800ad18:	6003      	str	r3, [r0, #0]
 800ad1a:	e7b6      	b.n	800ac8a <_strtod_l+0x72>
 800ad1c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ad20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ad24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ad28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ad2c:	e7e7      	b.n	800acfe <_strtod_l+0xe6>
 800ad2e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800aeb0 <_strtod_l+0x298>
 800ad32:	e7e4      	b.n	800acfe <_strtod_l+0xe6>
 800ad34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ad38:	f04f 3aff 	mov.w	sl, #4294967295
 800ad3c:	e7df      	b.n	800acfe <_strtod_l+0xe6>
 800ad3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad40:	1c5a      	adds	r2, r3, #1
 800ad42:	9219      	str	r2, [sp, #100]	@ 0x64
 800ad44:	785b      	ldrb	r3, [r3, #1]
 800ad46:	2b30      	cmp	r3, #48	@ 0x30
 800ad48:	d0f9      	beq.n	800ad3e <_strtod_l+0x126>
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d09d      	beq.n	800ac8a <_strtod_l+0x72>
 800ad4e:	2301      	movs	r3, #1
 800ad50:	2700      	movs	r7, #0
 800ad52:	9308      	str	r3, [sp, #32]
 800ad54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad56:	930c      	str	r3, [sp, #48]	@ 0x30
 800ad58:	970b      	str	r7, [sp, #44]	@ 0x2c
 800ad5a:	46b9      	mov	r9, r7
 800ad5c:	220a      	movs	r2, #10
 800ad5e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ad60:	7805      	ldrb	r5, [r0, #0]
 800ad62:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ad66:	b2d9      	uxtb	r1, r3
 800ad68:	2909      	cmp	r1, #9
 800ad6a:	d928      	bls.n	800adbe <_strtod_l+0x1a6>
 800ad6c:	494f      	ldr	r1, [pc, #316]	@ (800aeac <_strtod_l+0x294>)
 800ad6e:	2201      	movs	r2, #1
 800ad70:	f7fe f9f0 	bl	8009154 <strncmp>
 800ad74:	2800      	cmp	r0, #0
 800ad76:	d032      	beq.n	800adde <_strtod_l+0x1c6>
 800ad78:	2000      	movs	r0, #0
 800ad7a:	462a      	mov	r2, r5
 800ad7c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ad7e:	464d      	mov	r5, r9
 800ad80:	4603      	mov	r3, r0
 800ad82:	2a65      	cmp	r2, #101	@ 0x65
 800ad84:	d001      	beq.n	800ad8a <_strtod_l+0x172>
 800ad86:	2a45      	cmp	r2, #69	@ 0x45
 800ad88:	d114      	bne.n	800adb4 <_strtod_l+0x19c>
 800ad8a:	b91d      	cbnz	r5, 800ad94 <_strtod_l+0x17c>
 800ad8c:	9a08      	ldr	r2, [sp, #32]
 800ad8e:	4302      	orrs	r2, r0
 800ad90:	d096      	beq.n	800acc0 <_strtod_l+0xa8>
 800ad92:	2500      	movs	r5, #0
 800ad94:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ad96:	1c62      	adds	r2, r4, #1
 800ad98:	9219      	str	r2, [sp, #100]	@ 0x64
 800ad9a:	7862      	ldrb	r2, [r4, #1]
 800ad9c:	2a2b      	cmp	r2, #43	@ 0x2b
 800ad9e:	d07a      	beq.n	800ae96 <_strtod_l+0x27e>
 800ada0:	2a2d      	cmp	r2, #45	@ 0x2d
 800ada2:	d07e      	beq.n	800aea2 <_strtod_l+0x28a>
 800ada4:	f04f 0c00 	mov.w	ip, #0
 800ada8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800adac:	2909      	cmp	r1, #9
 800adae:	f240 8085 	bls.w	800aebc <_strtod_l+0x2a4>
 800adb2:	9419      	str	r4, [sp, #100]	@ 0x64
 800adb4:	f04f 0800 	mov.w	r8, #0
 800adb8:	e0a5      	b.n	800af06 <_strtod_l+0x2ee>
 800adba:	2300      	movs	r3, #0
 800adbc:	e7c8      	b.n	800ad50 <_strtod_l+0x138>
 800adbe:	f1b9 0f08 	cmp.w	r9, #8
 800adc2:	bfd8      	it	le
 800adc4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800adc6:	f100 0001 	add.w	r0, r0, #1
 800adca:	bfda      	itte	le
 800adcc:	fb02 3301 	mlale	r3, r2, r1, r3
 800add0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800add2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800add6:	f109 0901 	add.w	r9, r9, #1
 800adda:	9019      	str	r0, [sp, #100]	@ 0x64
 800addc:	e7bf      	b.n	800ad5e <_strtod_l+0x146>
 800adde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ade0:	1c5a      	adds	r2, r3, #1
 800ade2:	9219      	str	r2, [sp, #100]	@ 0x64
 800ade4:	785a      	ldrb	r2, [r3, #1]
 800ade6:	f1b9 0f00 	cmp.w	r9, #0
 800adea:	d03b      	beq.n	800ae64 <_strtod_l+0x24c>
 800adec:	900a      	str	r0, [sp, #40]	@ 0x28
 800adee:	464d      	mov	r5, r9
 800adf0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800adf4:	2b09      	cmp	r3, #9
 800adf6:	d912      	bls.n	800ae1e <_strtod_l+0x206>
 800adf8:	2301      	movs	r3, #1
 800adfa:	e7c2      	b.n	800ad82 <_strtod_l+0x16a>
 800adfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800adfe:	1c5a      	adds	r2, r3, #1
 800ae00:	9219      	str	r2, [sp, #100]	@ 0x64
 800ae02:	785a      	ldrb	r2, [r3, #1]
 800ae04:	3001      	adds	r0, #1
 800ae06:	2a30      	cmp	r2, #48	@ 0x30
 800ae08:	d0f8      	beq.n	800adfc <_strtod_l+0x1e4>
 800ae0a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ae0e:	2b08      	cmp	r3, #8
 800ae10:	f200 84d2 	bhi.w	800b7b8 <_strtod_l+0xba0>
 800ae14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae16:	900a      	str	r0, [sp, #40]	@ 0x28
 800ae18:	2000      	movs	r0, #0
 800ae1a:	930c      	str	r3, [sp, #48]	@ 0x30
 800ae1c:	4605      	mov	r5, r0
 800ae1e:	3a30      	subs	r2, #48	@ 0x30
 800ae20:	f100 0301 	add.w	r3, r0, #1
 800ae24:	d018      	beq.n	800ae58 <_strtod_l+0x240>
 800ae26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ae28:	4419      	add	r1, r3
 800ae2a:	910a      	str	r1, [sp, #40]	@ 0x28
 800ae2c:	462e      	mov	r6, r5
 800ae2e:	f04f 0e0a 	mov.w	lr, #10
 800ae32:	1c71      	adds	r1, r6, #1
 800ae34:	eba1 0c05 	sub.w	ip, r1, r5
 800ae38:	4563      	cmp	r3, ip
 800ae3a:	dc15      	bgt.n	800ae68 <_strtod_l+0x250>
 800ae3c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ae40:	182b      	adds	r3, r5, r0
 800ae42:	2b08      	cmp	r3, #8
 800ae44:	f105 0501 	add.w	r5, r5, #1
 800ae48:	4405      	add	r5, r0
 800ae4a:	dc1a      	bgt.n	800ae82 <_strtod_l+0x26a>
 800ae4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae4e:	230a      	movs	r3, #10
 800ae50:	fb03 2301 	mla	r3, r3, r1, r2
 800ae54:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae56:	2300      	movs	r3, #0
 800ae58:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ae5a:	1c51      	adds	r1, r2, #1
 800ae5c:	9119      	str	r1, [sp, #100]	@ 0x64
 800ae5e:	7852      	ldrb	r2, [r2, #1]
 800ae60:	4618      	mov	r0, r3
 800ae62:	e7c5      	b.n	800adf0 <_strtod_l+0x1d8>
 800ae64:	4648      	mov	r0, r9
 800ae66:	e7ce      	b.n	800ae06 <_strtod_l+0x1ee>
 800ae68:	2e08      	cmp	r6, #8
 800ae6a:	dc05      	bgt.n	800ae78 <_strtod_l+0x260>
 800ae6c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ae6e:	fb0e f606 	mul.w	r6, lr, r6
 800ae72:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ae74:	460e      	mov	r6, r1
 800ae76:	e7dc      	b.n	800ae32 <_strtod_l+0x21a>
 800ae78:	2910      	cmp	r1, #16
 800ae7a:	bfd8      	it	le
 800ae7c:	fb0e f707 	mulle.w	r7, lr, r7
 800ae80:	e7f8      	b.n	800ae74 <_strtod_l+0x25c>
 800ae82:	2b0f      	cmp	r3, #15
 800ae84:	bfdc      	itt	le
 800ae86:	230a      	movle	r3, #10
 800ae88:	fb03 2707 	mlale	r7, r3, r7, r2
 800ae8c:	e7e3      	b.n	800ae56 <_strtod_l+0x23e>
 800ae8e:	2300      	movs	r3, #0
 800ae90:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae92:	2301      	movs	r3, #1
 800ae94:	e77a      	b.n	800ad8c <_strtod_l+0x174>
 800ae96:	f04f 0c00 	mov.w	ip, #0
 800ae9a:	1ca2      	adds	r2, r4, #2
 800ae9c:	9219      	str	r2, [sp, #100]	@ 0x64
 800ae9e:	78a2      	ldrb	r2, [r4, #2]
 800aea0:	e782      	b.n	800ada8 <_strtod_l+0x190>
 800aea2:	f04f 0c01 	mov.w	ip, #1
 800aea6:	e7f8      	b.n	800ae9a <_strtod_l+0x282>
 800aea8:	0800d58c 	.word	0x0800d58c
 800aeac:	0800d3fd 	.word	0x0800d3fd
 800aeb0:	7ff00000 	.word	0x7ff00000
 800aeb4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aeb6:	1c51      	adds	r1, r2, #1
 800aeb8:	9119      	str	r1, [sp, #100]	@ 0x64
 800aeba:	7852      	ldrb	r2, [r2, #1]
 800aebc:	2a30      	cmp	r2, #48	@ 0x30
 800aebe:	d0f9      	beq.n	800aeb4 <_strtod_l+0x29c>
 800aec0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800aec4:	2908      	cmp	r1, #8
 800aec6:	f63f af75 	bhi.w	800adb4 <_strtod_l+0x19c>
 800aeca:	3a30      	subs	r2, #48	@ 0x30
 800aecc:	9209      	str	r2, [sp, #36]	@ 0x24
 800aece:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aed0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800aed2:	f04f 080a 	mov.w	r8, #10
 800aed6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aed8:	1c56      	adds	r6, r2, #1
 800aeda:	9619      	str	r6, [sp, #100]	@ 0x64
 800aedc:	7852      	ldrb	r2, [r2, #1]
 800aede:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800aee2:	f1be 0f09 	cmp.w	lr, #9
 800aee6:	d939      	bls.n	800af5c <_strtod_l+0x344>
 800aee8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800aeea:	1a76      	subs	r6, r6, r1
 800aeec:	2e08      	cmp	r6, #8
 800aeee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800aef2:	dc03      	bgt.n	800aefc <_strtod_l+0x2e4>
 800aef4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aef6:	4588      	cmp	r8, r1
 800aef8:	bfa8      	it	ge
 800aefa:	4688      	movge	r8, r1
 800aefc:	f1bc 0f00 	cmp.w	ip, #0
 800af00:	d001      	beq.n	800af06 <_strtod_l+0x2ee>
 800af02:	f1c8 0800 	rsb	r8, r8, #0
 800af06:	2d00      	cmp	r5, #0
 800af08:	d14e      	bne.n	800afa8 <_strtod_l+0x390>
 800af0a:	9908      	ldr	r1, [sp, #32]
 800af0c:	4308      	orrs	r0, r1
 800af0e:	f47f aebc 	bne.w	800ac8a <_strtod_l+0x72>
 800af12:	2b00      	cmp	r3, #0
 800af14:	f47f aed4 	bne.w	800acc0 <_strtod_l+0xa8>
 800af18:	2a69      	cmp	r2, #105	@ 0x69
 800af1a:	d028      	beq.n	800af6e <_strtod_l+0x356>
 800af1c:	dc25      	bgt.n	800af6a <_strtod_l+0x352>
 800af1e:	2a49      	cmp	r2, #73	@ 0x49
 800af20:	d025      	beq.n	800af6e <_strtod_l+0x356>
 800af22:	2a4e      	cmp	r2, #78	@ 0x4e
 800af24:	f47f aecc 	bne.w	800acc0 <_strtod_l+0xa8>
 800af28:	499a      	ldr	r1, [pc, #616]	@ (800b194 <_strtod_l+0x57c>)
 800af2a:	a819      	add	r0, sp, #100	@ 0x64
 800af2c:	f001 fb8c 	bl	800c648 <__match>
 800af30:	2800      	cmp	r0, #0
 800af32:	f43f aec5 	beq.w	800acc0 <_strtod_l+0xa8>
 800af36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af38:	781b      	ldrb	r3, [r3, #0]
 800af3a:	2b28      	cmp	r3, #40	@ 0x28
 800af3c:	d12e      	bne.n	800af9c <_strtod_l+0x384>
 800af3e:	4996      	ldr	r1, [pc, #600]	@ (800b198 <_strtod_l+0x580>)
 800af40:	aa1c      	add	r2, sp, #112	@ 0x70
 800af42:	a819      	add	r0, sp, #100	@ 0x64
 800af44:	f001 fb94 	bl	800c670 <__hexnan>
 800af48:	2805      	cmp	r0, #5
 800af4a:	d127      	bne.n	800af9c <_strtod_l+0x384>
 800af4c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800af4e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800af52:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800af56:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800af5a:	e696      	b.n	800ac8a <_strtod_l+0x72>
 800af5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800af5e:	fb08 2101 	mla	r1, r8, r1, r2
 800af62:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800af66:	9209      	str	r2, [sp, #36]	@ 0x24
 800af68:	e7b5      	b.n	800aed6 <_strtod_l+0x2be>
 800af6a:	2a6e      	cmp	r2, #110	@ 0x6e
 800af6c:	e7da      	b.n	800af24 <_strtod_l+0x30c>
 800af6e:	498b      	ldr	r1, [pc, #556]	@ (800b19c <_strtod_l+0x584>)
 800af70:	a819      	add	r0, sp, #100	@ 0x64
 800af72:	f001 fb69 	bl	800c648 <__match>
 800af76:	2800      	cmp	r0, #0
 800af78:	f43f aea2 	beq.w	800acc0 <_strtod_l+0xa8>
 800af7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af7e:	4988      	ldr	r1, [pc, #544]	@ (800b1a0 <_strtod_l+0x588>)
 800af80:	3b01      	subs	r3, #1
 800af82:	a819      	add	r0, sp, #100	@ 0x64
 800af84:	9319      	str	r3, [sp, #100]	@ 0x64
 800af86:	f001 fb5f 	bl	800c648 <__match>
 800af8a:	b910      	cbnz	r0, 800af92 <_strtod_l+0x37a>
 800af8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af8e:	3301      	adds	r3, #1
 800af90:	9319      	str	r3, [sp, #100]	@ 0x64
 800af92:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800b1b0 <_strtod_l+0x598>
 800af96:	f04f 0a00 	mov.w	sl, #0
 800af9a:	e676      	b.n	800ac8a <_strtod_l+0x72>
 800af9c:	4881      	ldr	r0, [pc, #516]	@ (800b1a4 <_strtod_l+0x58c>)
 800af9e:	f001 f8a7 	bl	800c0f0 <nan>
 800afa2:	ec5b ab10 	vmov	sl, fp, d0
 800afa6:	e670      	b.n	800ac8a <_strtod_l+0x72>
 800afa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800afaa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800afac:	eba8 0303 	sub.w	r3, r8, r3
 800afb0:	f1b9 0f00 	cmp.w	r9, #0
 800afb4:	bf08      	it	eq
 800afb6:	46a9      	moveq	r9, r5
 800afb8:	2d10      	cmp	r5, #16
 800afba:	9309      	str	r3, [sp, #36]	@ 0x24
 800afbc:	462c      	mov	r4, r5
 800afbe:	bfa8      	it	ge
 800afc0:	2410      	movge	r4, #16
 800afc2:	f7f5 fa9f 	bl	8000504 <__aeabi_ui2d>
 800afc6:	2d09      	cmp	r5, #9
 800afc8:	4682      	mov	sl, r0
 800afca:	468b      	mov	fp, r1
 800afcc:	dc13      	bgt.n	800aff6 <_strtod_l+0x3de>
 800afce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	f43f ae5a 	beq.w	800ac8a <_strtod_l+0x72>
 800afd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afd8:	dd78      	ble.n	800b0cc <_strtod_l+0x4b4>
 800afda:	2b16      	cmp	r3, #22
 800afdc:	dc5f      	bgt.n	800b09e <_strtod_l+0x486>
 800afde:	4972      	ldr	r1, [pc, #456]	@ (800b1a8 <_strtod_l+0x590>)
 800afe0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800afe4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afe8:	4652      	mov	r2, sl
 800afea:	465b      	mov	r3, fp
 800afec:	f7f5 fb04 	bl	80005f8 <__aeabi_dmul>
 800aff0:	4682      	mov	sl, r0
 800aff2:	468b      	mov	fp, r1
 800aff4:	e649      	b.n	800ac8a <_strtod_l+0x72>
 800aff6:	4b6c      	ldr	r3, [pc, #432]	@ (800b1a8 <_strtod_l+0x590>)
 800aff8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800affc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b000:	f7f5 fafa 	bl	80005f8 <__aeabi_dmul>
 800b004:	4682      	mov	sl, r0
 800b006:	4638      	mov	r0, r7
 800b008:	468b      	mov	fp, r1
 800b00a:	f7f5 fa7b 	bl	8000504 <__aeabi_ui2d>
 800b00e:	4602      	mov	r2, r0
 800b010:	460b      	mov	r3, r1
 800b012:	4650      	mov	r0, sl
 800b014:	4659      	mov	r1, fp
 800b016:	f7f5 f939 	bl	800028c <__adddf3>
 800b01a:	2d0f      	cmp	r5, #15
 800b01c:	4682      	mov	sl, r0
 800b01e:	468b      	mov	fp, r1
 800b020:	ddd5      	ble.n	800afce <_strtod_l+0x3b6>
 800b022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b024:	1b2c      	subs	r4, r5, r4
 800b026:	441c      	add	r4, r3
 800b028:	2c00      	cmp	r4, #0
 800b02a:	f340 8093 	ble.w	800b154 <_strtod_l+0x53c>
 800b02e:	f014 030f 	ands.w	r3, r4, #15
 800b032:	d00a      	beq.n	800b04a <_strtod_l+0x432>
 800b034:	495c      	ldr	r1, [pc, #368]	@ (800b1a8 <_strtod_l+0x590>)
 800b036:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b03a:	4652      	mov	r2, sl
 800b03c:	465b      	mov	r3, fp
 800b03e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b042:	f7f5 fad9 	bl	80005f8 <__aeabi_dmul>
 800b046:	4682      	mov	sl, r0
 800b048:	468b      	mov	fp, r1
 800b04a:	f034 040f 	bics.w	r4, r4, #15
 800b04e:	d073      	beq.n	800b138 <_strtod_l+0x520>
 800b050:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b054:	dd49      	ble.n	800b0ea <_strtod_l+0x4d2>
 800b056:	2400      	movs	r4, #0
 800b058:	46a0      	mov	r8, r4
 800b05a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b05c:	46a1      	mov	r9, r4
 800b05e:	9a05      	ldr	r2, [sp, #20]
 800b060:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800b1b0 <_strtod_l+0x598>
 800b064:	2322      	movs	r3, #34	@ 0x22
 800b066:	6013      	str	r3, [r2, #0]
 800b068:	f04f 0a00 	mov.w	sl, #0
 800b06c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b06e:	2b00      	cmp	r3, #0
 800b070:	f43f ae0b 	beq.w	800ac8a <_strtod_l+0x72>
 800b074:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b076:	9805      	ldr	r0, [sp, #20]
 800b078:	f7ff f946 	bl	800a308 <_Bfree>
 800b07c:	9805      	ldr	r0, [sp, #20]
 800b07e:	4649      	mov	r1, r9
 800b080:	f7ff f942 	bl	800a308 <_Bfree>
 800b084:	9805      	ldr	r0, [sp, #20]
 800b086:	4641      	mov	r1, r8
 800b088:	f7ff f93e 	bl	800a308 <_Bfree>
 800b08c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b08e:	9805      	ldr	r0, [sp, #20]
 800b090:	f7ff f93a 	bl	800a308 <_Bfree>
 800b094:	9805      	ldr	r0, [sp, #20]
 800b096:	4621      	mov	r1, r4
 800b098:	f7ff f936 	bl	800a308 <_Bfree>
 800b09c:	e5f5      	b.n	800ac8a <_strtod_l+0x72>
 800b09e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	dbbc      	blt.n	800b022 <_strtod_l+0x40a>
 800b0a8:	4c3f      	ldr	r4, [pc, #252]	@ (800b1a8 <_strtod_l+0x590>)
 800b0aa:	f1c5 050f 	rsb	r5, r5, #15
 800b0ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b0b2:	4652      	mov	r2, sl
 800b0b4:	465b      	mov	r3, fp
 800b0b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0ba:	f7f5 fa9d 	bl	80005f8 <__aeabi_dmul>
 800b0be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0c0:	1b5d      	subs	r5, r3, r5
 800b0c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b0c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b0ca:	e78f      	b.n	800afec <_strtod_l+0x3d4>
 800b0cc:	3316      	adds	r3, #22
 800b0ce:	dba8      	blt.n	800b022 <_strtod_l+0x40a>
 800b0d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0d2:	eba3 0808 	sub.w	r8, r3, r8
 800b0d6:	4b34      	ldr	r3, [pc, #208]	@ (800b1a8 <_strtod_l+0x590>)
 800b0d8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b0dc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b0e0:	4650      	mov	r0, sl
 800b0e2:	4659      	mov	r1, fp
 800b0e4:	f7f5 fbb2 	bl	800084c <__aeabi_ddiv>
 800b0e8:	e782      	b.n	800aff0 <_strtod_l+0x3d8>
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	4f2f      	ldr	r7, [pc, #188]	@ (800b1ac <_strtod_l+0x594>)
 800b0ee:	1124      	asrs	r4, r4, #4
 800b0f0:	4650      	mov	r0, sl
 800b0f2:	4659      	mov	r1, fp
 800b0f4:	461e      	mov	r6, r3
 800b0f6:	2c01      	cmp	r4, #1
 800b0f8:	dc21      	bgt.n	800b13e <_strtod_l+0x526>
 800b0fa:	b10b      	cbz	r3, 800b100 <_strtod_l+0x4e8>
 800b0fc:	4682      	mov	sl, r0
 800b0fe:	468b      	mov	fp, r1
 800b100:	492a      	ldr	r1, [pc, #168]	@ (800b1ac <_strtod_l+0x594>)
 800b102:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b106:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b10a:	4652      	mov	r2, sl
 800b10c:	465b      	mov	r3, fp
 800b10e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b112:	f7f5 fa71 	bl	80005f8 <__aeabi_dmul>
 800b116:	4b26      	ldr	r3, [pc, #152]	@ (800b1b0 <_strtod_l+0x598>)
 800b118:	460a      	mov	r2, r1
 800b11a:	400b      	ands	r3, r1
 800b11c:	4925      	ldr	r1, [pc, #148]	@ (800b1b4 <_strtod_l+0x59c>)
 800b11e:	428b      	cmp	r3, r1
 800b120:	4682      	mov	sl, r0
 800b122:	d898      	bhi.n	800b056 <_strtod_l+0x43e>
 800b124:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b128:	428b      	cmp	r3, r1
 800b12a:	bf86      	itte	hi
 800b12c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800b1b8 <_strtod_l+0x5a0>
 800b130:	f04f 3aff 	movhi.w	sl, #4294967295
 800b134:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b138:	2300      	movs	r3, #0
 800b13a:	9308      	str	r3, [sp, #32]
 800b13c:	e076      	b.n	800b22c <_strtod_l+0x614>
 800b13e:	07e2      	lsls	r2, r4, #31
 800b140:	d504      	bpl.n	800b14c <_strtod_l+0x534>
 800b142:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b146:	f7f5 fa57 	bl	80005f8 <__aeabi_dmul>
 800b14a:	2301      	movs	r3, #1
 800b14c:	3601      	adds	r6, #1
 800b14e:	1064      	asrs	r4, r4, #1
 800b150:	3708      	adds	r7, #8
 800b152:	e7d0      	b.n	800b0f6 <_strtod_l+0x4de>
 800b154:	d0f0      	beq.n	800b138 <_strtod_l+0x520>
 800b156:	4264      	negs	r4, r4
 800b158:	f014 020f 	ands.w	r2, r4, #15
 800b15c:	d00a      	beq.n	800b174 <_strtod_l+0x55c>
 800b15e:	4b12      	ldr	r3, [pc, #72]	@ (800b1a8 <_strtod_l+0x590>)
 800b160:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b164:	4650      	mov	r0, sl
 800b166:	4659      	mov	r1, fp
 800b168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b16c:	f7f5 fb6e 	bl	800084c <__aeabi_ddiv>
 800b170:	4682      	mov	sl, r0
 800b172:	468b      	mov	fp, r1
 800b174:	1124      	asrs	r4, r4, #4
 800b176:	d0df      	beq.n	800b138 <_strtod_l+0x520>
 800b178:	2c1f      	cmp	r4, #31
 800b17a:	dd1f      	ble.n	800b1bc <_strtod_l+0x5a4>
 800b17c:	2400      	movs	r4, #0
 800b17e:	46a0      	mov	r8, r4
 800b180:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b182:	46a1      	mov	r9, r4
 800b184:	9a05      	ldr	r2, [sp, #20]
 800b186:	2322      	movs	r3, #34	@ 0x22
 800b188:	f04f 0a00 	mov.w	sl, #0
 800b18c:	f04f 0b00 	mov.w	fp, #0
 800b190:	6013      	str	r3, [r2, #0]
 800b192:	e76b      	b.n	800b06c <_strtod_l+0x454>
 800b194:	0800d255 	.word	0x0800d255
 800b198:	0800d578 	.word	0x0800d578
 800b19c:	0800d24d 	.word	0x0800d24d
 800b1a0:	0800d331 	.word	0x0800d331
 800b1a4:	0800d32d 	.word	0x0800d32d
 800b1a8:	0800d4b0 	.word	0x0800d4b0
 800b1ac:	0800d488 	.word	0x0800d488
 800b1b0:	7ff00000 	.word	0x7ff00000
 800b1b4:	7ca00000 	.word	0x7ca00000
 800b1b8:	7fefffff 	.word	0x7fefffff
 800b1bc:	f014 0310 	ands.w	r3, r4, #16
 800b1c0:	bf18      	it	ne
 800b1c2:	236a      	movne	r3, #106	@ 0x6a
 800b1c4:	4ea9      	ldr	r6, [pc, #676]	@ (800b46c <_strtod_l+0x854>)
 800b1c6:	9308      	str	r3, [sp, #32]
 800b1c8:	4650      	mov	r0, sl
 800b1ca:	4659      	mov	r1, fp
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	07e7      	lsls	r7, r4, #31
 800b1d0:	d504      	bpl.n	800b1dc <_strtod_l+0x5c4>
 800b1d2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b1d6:	f7f5 fa0f 	bl	80005f8 <__aeabi_dmul>
 800b1da:	2301      	movs	r3, #1
 800b1dc:	1064      	asrs	r4, r4, #1
 800b1de:	f106 0608 	add.w	r6, r6, #8
 800b1e2:	d1f4      	bne.n	800b1ce <_strtod_l+0x5b6>
 800b1e4:	b10b      	cbz	r3, 800b1ea <_strtod_l+0x5d2>
 800b1e6:	4682      	mov	sl, r0
 800b1e8:	468b      	mov	fp, r1
 800b1ea:	9b08      	ldr	r3, [sp, #32]
 800b1ec:	b1b3      	cbz	r3, 800b21c <_strtod_l+0x604>
 800b1ee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b1f2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	4659      	mov	r1, fp
 800b1fa:	dd0f      	ble.n	800b21c <_strtod_l+0x604>
 800b1fc:	2b1f      	cmp	r3, #31
 800b1fe:	dd56      	ble.n	800b2ae <_strtod_l+0x696>
 800b200:	2b34      	cmp	r3, #52	@ 0x34
 800b202:	bfde      	ittt	le
 800b204:	f04f 33ff 	movle.w	r3, #4294967295
 800b208:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b20c:	4093      	lslle	r3, r2
 800b20e:	f04f 0a00 	mov.w	sl, #0
 800b212:	bfcc      	ite	gt
 800b214:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b218:	ea03 0b01 	andle.w	fp, r3, r1
 800b21c:	2200      	movs	r2, #0
 800b21e:	2300      	movs	r3, #0
 800b220:	4650      	mov	r0, sl
 800b222:	4659      	mov	r1, fp
 800b224:	f7f5 fc50 	bl	8000ac8 <__aeabi_dcmpeq>
 800b228:	2800      	cmp	r0, #0
 800b22a:	d1a7      	bne.n	800b17c <_strtod_l+0x564>
 800b22c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b22e:	9300      	str	r3, [sp, #0]
 800b230:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b232:	9805      	ldr	r0, [sp, #20]
 800b234:	462b      	mov	r3, r5
 800b236:	464a      	mov	r2, r9
 800b238:	f7ff f8ce 	bl	800a3d8 <__s2b>
 800b23c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b23e:	2800      	cmp	r0, #0
 800b240:	f43f af09 	beq.w	800b056 <_strtod_l+0x43e>
 800b244:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b246:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b248:	2a00      	cmp	r2, #0
 800b24a:	eba3 0308 	sub.w	r3, r3, r8
 800b24e:	bfa8      	it	ge
 800b250:	2300      	movge	r3, #0
 800b252:	9312      	str	r3, [sp, #72]	@ 0x48
 800b254:	2400      	movs	r4, #0
 800b256:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b25a:	9316      	str	r3, [sp, #88]	@ 0x58
 800b25c:	46a0      	mov	r8, r4
 800b25e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b260:	9805      	ldr	r0, [sp, #20]
 800b262:	6859      	ldr	r1, [r3, #4]
 800b264:	f7ff f810 	bl	800a288 <_Balloc>
 800b268:	4681      	mov	r9, r0
 800b26a:	2800      	cmp	r0, #0
 800b26c:	f43f aef7 	beq.w	800b05e <_strtod_l+0x446>
 800b270:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b272:	691a      	ldr	r2, [r3, #16]
 800b274:	3202      	adds	r2, #2
 800b276:	f103 010c 	add.w	r1, r3, #12
 800b27a:	0092      	lsls	r2, r2, #2
 800b27c:	300c      	adds	r0, #12
 800b27e:	f7fe f878 	bl	8009372 <memcpy>
 800b282:	ec4b ab10 	vmov	d0, sl, fp
 800b286:	9805      	ldr	r0, [sp, #20]
 800b288:	aa1c      	add	r2, sp, #112	@ 0x70
 800b28a:	a91b      	add	r1, sp, #108	@ 0x6c
 800b28c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b290:	f7ff fbd6 	bl	800aa40 <__d2b>
 800b294:	901a      	str	r0, [sp, #104]	@ 0x68
 800b296:	2800      	cmp	r0, #0
 800b298:	f43f aee1 	beq.w	800b05e <_strtod_l+0x446>
 800b29c:	9805      	ldr	r0, [sp, #20]
 800b29e:	2101      	movs	r1, #1
 800b2a0:	f7ff f930 	bl	800a504 <__i2b>
 800b2a4:	4680      	mov	r8, r0
 800b2a6:	b948      	cbnz	r0, 800b2bc <_strtod_l+0x6a4>
 800b2a8:	f04f 0800 	mov.w	r8, #0
 800b2ac:	e6d7      	b.n	800b05e <_strtod_l+0x446>
 800b2ae:	f04f 32ff 	mov.w	r2, #4294967295
 800b2b2:	fa02 f303 	lsl.w	r3, r2, r3
 800b2b6:	ea03 0a0a 	and.w	sl, r3, sl
 800b2ba:	e7af      	b.n	800b21c <_strtod_l+0x604>
 800b2bc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b2be:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b2c0:	2d00      	cmp	r5, #0
 800b2c2:	bfab      	itete	ge
 800b2c4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b2c6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b2c8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b2ca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b2cc:	bfac      	ite	ge
 800b2ce:	18ef      	addge	r7, r5, r3
 800b2d0:	1b5e      	sublt	r6, r3, r5
 800b2d2:	9b08      	ldr	r3, [sp, #32]
 800b2d4:	1aed      	subs	r5, r5, r3
 800b2d6:	4415      	add	r5, r2
 800b2d8:	4b65      	ldr	r3, [pc, #404]	@ (800b470 <_strtod_l+0x858>)
 800b2da:	3d01      	subs	r5, #1
 800b2dc:	429d      	cmp	r5, r3
 800b2de:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b2e2:	da50      	bge.n	800b386 <_strtod_l+0x76e>
 800b2e4:	1b5b      	subs	r3, r3, r5
 800b2e6:	2b1f      	cmp	r3, #31
 800b2e8:	eba2 0203 	sub.w	r2, r2, r3
 800b2ec:	f04f 0101 	mov.w	r1, #1
 800b2f0:	dc3d      	bgt.n	800b36e <_strtod_l+0x756>
 800b2f2:	fa01 f303 	lsl.w	r3, r1, r3
 800b2f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	9310      	str	r3, [sp, #64]	@ 0x40
 800b2fc:	18bd      	adds	r5, r7, r2
 800b2fe:	9b08      	ldr	r3, [sp, #32]
 800b300:	42af      	cmp	r7, r5
 800b302:	4416      	add	r6, r2
 800b304:	441e      	add	r6, r3
 800b306:	463b      	mov	r3, r7
 800b308:	bfa8      	it	ge
 800b30a:	462b      	movge	r3, r5
 800b30c:	42b3      	cmp	r3, r6
 800b30e:	bfa8      	it	ge
 800b310:	4633      	movge	r3, r6
 800b312:	2b00      	cmp	r3, #0
 800b314:	bfc2      	ittt	gt
 800b316:	1aed      	subgt	r5, r5, r3
 800b318:	1af6      	subgt	r6, r6, r3
 800b31a:	1aff      	subgt	r7, r7, r3
 800b31c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b31e:	2b00      	cmp	r3, #0
 800b320:	dd16      	ble.n	800b350 <_strtod_l+0x738>
 800b322:	4641      	mov	r1, r8
 800b324:	9805      	ldr	r0, [sp, #20]
 800b326:	461a      	mov	r2, r3
 800b328:	f7ff f9a4 	bl	800a674 <__pow5mult>
 800b32c:	4680      	mov	r8, r0
 800b32e:	2800      	cmp	r0, #0
 800b330:	d0ba      	beq.n	800b2a8 <_strtod_l+0x690>
 800b332:	4601      	mov	r1, r0
 800b334:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b336:	9805      	ldr	r0, [sp, #20]
 800b338:	f7ff f8fa 	bl	800a530 <__multiply>
 800b33c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b33e:	2800      	cmp	r0, #0
 800b340:	f43f ae8d 	beq.w	800b05e <_strtod_l+0x446>
 800b344:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b346:	9805      	ldr	r0, [sp, #20]
 800b348:	f7fe ffde 	bl	800a308 <_Bfree>
 800b34c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b34e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b350:	2d00      	cmp	r5, #0
 800b352:	dc1d      	bgt.n	800b390 <_strtod_l+0x778>
 800b354:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b356:	2b00      	cmp	r3, #0
 800b358:	dd23      	ble.n	800b3a2 <_strtod_l+0x78a>
 800b35a:	4649      	mov	r1, r9
 800b35c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b35e:	9805      	ldr	r0, [sp, #20]
 800b360:	f7ff f988 	bl	800a674 <__pow5mult>
 800b364:	4681      	mov	r9, r0
 800b366:	b9e0      	cbnz	r0, 800b3a2 <_strtod_l+0x78a>
 800b368:	f04f 0900 	mov.w	r9, #0
 800b36c:	e677      	b.n	800b05e <_strtod_l+0x446>
 800b36e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b372:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b376:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b37a:	35e2      	adds	r5, #226	@ 0xe2
 800b37c:	fa01 f305 	lsl.w	r3, r1, r5
 800b380:	9310      	str	r3, [sp, #64]	@ 0x40
 800b382:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b384:	e7ba      	b.n	800b2fc <_strtod_l+0x6e4>
 800b386:	2300      	movs	r3, #0
 800b388:	9310      	str	r3, [sp, #64]	@ 0x40
 800b38a:	2301      	movs	r3, #1
 800b38c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b38e:	e7b5      	b.n	800b2fc <_strtod_l+0x6e4>
 800b390:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b392:	9805      	ldr	r0, [sp, #20]
 800b394:	462a      	mov	r2, r5
 800b396:	f7ff f9c7 	bl	800a728 <__lshift>
 800b39a:	901a      	str	r0, [sp, #104]	@ 0x68
 800b39c:	2800      	cmp	r0, #0
 800b39e:	d1d9      	bne.n	800b354 <_strtod_l+0x73c>
 800b3a0:	e65d      	b.n	800b05e <_strtod_l+0x446>
 800b3a2:	2e00      	cmp	r6, #0
 800b3a4:	dd07      	ble.n	800b3b6 <_strtod_l+0x79e>
 800b3a6:	4649      	mov	r1, r9
 800b3a8:	9805      	ldr	r0, [sp, #20]
 800b3aa:	4632      	mov	r2, r6
 800b3ac:	f7ff f9bc 	bl	800a728 <__lshift>
 800b3b0:	4681      	mov	r9, r0
 800b3b2:	2800      	cmp	r0, #0
 800b3b4:	d0d8      	beq.n	800b368 <_strtod_l+0x750>
 800b3b6:	2f00      	cmp	r7, #0
 800b3b8:	dd08      	ble.n	800b3cc <_strtod_l+0x7b4>
 800b3ba:	4641      	mov	r1, r8
 800b3bc:	9805      	ldr	r0, [sp, #20]
 800b3be:	463a      	mov	r2, r7
 800b3c0:	f7ff f9b2 	bl	800a728 <__lshift>
 800b3c4:	4680      	mov	r8, r0
 800b3c6:	2800      	cmp	r0, #0
 800b3c8:	f43f ae49 	beq.w	800b05e <_strtod_l+0x446>
 800b3cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b3ce:	9805      	ldr	r0, [sp, #20]
 800b3d0:	464a      	mov	r2, r9
 800b3d2:	f7ff fa31 	bl	800a838 <__mdiff>
 800b3d6:	4604      	mov	r4, r0
 800b3d8:	2800      	cmp	r0, #0
 800b3da:	f43f ae40 	beq.w	800b05e <_strtod_l+0x446>
 800b3de:	68c3      	ldr	r3, [r0, #12]
 800b3e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	60c3      	str	r3, [r0, #12]
 800b3e6:	4641      	mov	r1, r8
 800b3e8:	f7ff fa0a 	bl	800a800 <__mcmp>
 800b3ec:	2800      	cmp	r0, #0
 800b3ee:	da45      	bge.n	800b47c <_strtod_l+0x864>
 800b3f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3f2:	ea53 030a 	orrs.w	r3, r3, sl
 800b3f6:	d16b      	bne.n	800b4d0 <_strtod_l+0x8b8>
 800b3f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d167      	bne.n	800b4d0 <_strtod_l+0x8b8>
 800b400:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b404:	0d1b      	lsrs	r3, r3, #20
 800b406:	051b      	lsls	r3, r3, #20
 800b408:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b40c:	d960      	bls.n	800b4d0 <_strtod_l+0x8b8>
 800b40e:	6963      	ldr	r3, [r4, #20]
 800b410:	b913      	cbnz	r3, 800b418 <_strtod_l+0x800>
 800b412:	6923      	ldr	r3, [r4, #16]
 800b414:	2b01      	cmp	r3, #1
 800b416:	dd5b      	ble.n	800b4d0 <_strtod_l+0x8b8>
 800b418:	4621      	mov	r1, r4
 800b41a:	2201      	movs	r2, #1
 800b41c:	9805      	ldr	r0, [sp, #20]
 800b41e:	f7ff f983 	bl	800a728 <__lshift>
 800b422:	4641      	mov	r1, r8
 800b424:	4604      	mov	r4, r0
 800b426:	f7ff f9eb 	bl	800a800 <__mcmp>
 800b42a:	2800      	cmp	r0, #0
 800b42c:	dd50      	ble.n	800b4d0 <_strtod_l+0x8b8>
 800b42e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b432:	9a08      	ldr	r2, [sp, #32]
 800b434:	0d1b      	lsrs	r3, r3, #20
 800b436:	051b      	lsls	r3, r3, #20
 800b438:	2a00      	cmp	r2, #0
 800b43a:	d06a      	beq.n	800b512 <_strtod_l+0x8fa>
 800b43c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b440:	d867      	bhi.n	800b512 <_strtod_l+0x8fa>
 800b442:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b446:	f67f ae9d 	bls.w	800b184 <_strtod_l+0x56c>
 800b44a:	4b0a      	ldr	r3, [pc, #40]	@ (800b474 <_strtod_l+0x85c>)
 800b44c:	4650      	mov	r0, sl
 800b44e:	4659      	mov	r1, fp
 800b450:	2200      	movs	r2, #0
 800b452:	f7f5 f8d1 	bl	80005f8 <__aeabi_dmul>
 800b456:	4b08      	ldr	r3, [pc, #32]	@ (800b478 <_strtod_l+0x860>)
 800b458:	400b      	ands	r3, r1
 800b45a:	4682      	mov	sl, r0
 800b45c:	468b      	mov	fp, r1
 800b45e:	2b00      	cmp	r3, #0
 800b460:	f47f ae08 	bne.w	800b074 <_strtod_l+0x45c>
 800b464:	9a05      	ldr	r2, [sp, #20]
 800b466:	2322      	movs	r3, #34	@ 0x22
 800b468:	6013      	str	r3, [r2, #0]
 800b46a:	e603      	b.n	800b074 <_strtod_l+0x45c>
 800b46c:	0800d5a0 	.word	0x0800d5a0
 800b470:	fffffc02 	.word	0xfffffc02
 800b474:	39500000 	.word	0x39500000
 800b478:	7ff00000 	.word	0x7ff00000
 800b47c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b480:	d165      	bne.n	800b54e <_strtod_l+0x936>
 800b482:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b484:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b488:	b35a      	cbz	r2, 800b4e2 <_strtod_l+0x8ca>
 800b48a:	4a9f      	ldr	r2, [pc, #636]	@ (800b708 <_strtod_l+0xaf0>)
 800b48c:	4293      	cmp	r3, r2
 800b48e:	d12b      	bne.n	800b4e8 <_strtod_l+0x8d0>
 800b490:	9b08      	ldr	r3, [sp, #32]
 800b492:	4651      	mov	r1, sl
 800b494:	b303      	cbz	r3, 800b4d8 <_strtod_l+0x8c0>
 800b496:	4b9d      	ldr	r3, [pc, #628]	@ (800b70c <_strtod_l+0xaf4>)
 800b498:	465a      	mov	r2, fp
 800b49a:	4013      	ands	r3, r2
 800b49c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b4a0:	f04f 32ff 	mov.w	r2, #4294967295
 800b4a4:	d81b      	bhi.n	800b4de <_strtod_l+0x8c6>
 800b4a6:	0d1b      	lsrs	r3, r3, #20
 800b4a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b4ac:	fa02 f303 	lsl.w	r3, r2, r3
 800b4b0:	4299      	cmp	r1, r3
 800b4b2:	d119      	bne.n	800b4e8 <_strtod_l+0x8d0>
 800b4b4:	4b96      	ldr	r3, [pc, #600]	@ (800b710 <_strtod_l+0xaf8>)
 800b4b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b4b8:	429a      	cmp	r2, r3
 800b4ba:	d102      	bne.n	800b4c2 <_strtod_l+0x8aa>
 800b4bc:	3101      	adds	r1, #1
 800b4be:	f43f adce 	beq.w	800b05e <_strtod_l+0x446>
 800b4c2:	4b92      	ldr	r3, [pc, #584]	@ (800b70c <_strtod_l+0xaf4>)
 800b4c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b4c6:	401a      	ands	r2, r3
 800b4c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b4cc:	f04f 0a00 	mov.w	sl, #0
 800b4d0:	9b08      	ldr	r3, [sp, #32]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d1b9      	bne.n	800b44a <_strtod_l+0x832>
 800b4d6:	e5cd      	b.n	800b074 <_strtod_l+0x45c>
 800b4d8:	f04f 33ff 	mov.w	r3, #4294967295
 800b4dc:	e7e8      	b.n	800b4b0 <_strtod_l+0x898>
 800b4de:	4613      	mov	r3, r2
 800b4e0:	e7e6      	b.n	800b4b0 <_strtod_l+0x898>
 800b4e2:	ea53 030a 	orrs.w	r3, r3, sl
 800b4e6:	d0a2      	beq.n	800b42e <_strtod_l+0x816>
 800b4e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b4ea:	b1db      	cbz	r3, 800b524 <_strtod_l+0x90c>
 800b4ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b4ee:	4213      	tst	r3, r2
 800b4f0:	d0ee      	beq.n	800b4d0 <_strtod_l+0x8b8>
 800b4f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4f4:	9a08      	ldr	r2, [sp, #32]
 800b4f6:	4650      	mov	r0, sl
 800b4f8:	4659      	mov	r1, fp
 800b4fa:	b1bb      	cbz	r3, 800b52c <_strtod_l+0x914>
 800b4fc:	f7ff fb6e 	bl	800abdc <sulp>
 800b500:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b504:	ec53 2b10 	vmov	r2, r3, d0
 800b508:	f7f4 fec0 	bl	800028c <__adddf3>
 800b50c:	4682      	mov	sl, r0
 800b50e:	468b      	mov	fp, r1
 800b510:	e7de      	b.n	800b4d0 <_strtod_l+0x8b8>
 800b512:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b516:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b51a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b51e:	f04f 3aff 	mov.w	sl, #4294967295
 800b522:	e7d5      	b.n	800b4d0 <_strtod_l+0x8b8>
 800b524:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b526:	ea13 0f0a 	tst.w	r3, sl
 800b52a:	e7e1      	b.n	800b4f0 <_strtod_l+0x8d8>
 800b52c:	f7ff fb56 	bl	800abdc <sulp>
 800b530:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b534:	ec53 2b10 	vmov	r2, r3, d0
 800b538:	f7f4 fea6 	bl	8000288 <__aeabi_dsub>
 800b53c:	2200      	movs	r2, #0
 800b53e:	2300      	movs	r3, #0
 800b540:	4682      	mov	sl, r0
 800b542:	468b      	mov	fp, r1
 800b544:	f7f5 fac0 	bl	8000ac8 <__aeabi_dcmpeq>
 800b548:	2800      	cmp	r0, #0
 800b54a:	d0c1      	beq.n	800b4d0 <_strtod_l+0x8b8>
 800b54c:	e61a      	b.n	800b184 <_strtod_l+0x56c>
 800b54e:	4641      	mov	r1, r8
 800b550:	4620      	mov	r0, r4
 800b552:	f7ff facd 	bl	800aaf0 <__ratio>
 800b556:	ec57 6b10 	vmov	r6, r7, d0
 800b55a:	2200      	movs	r2, #0
 800b55c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b560:	4630      	mov	r0, r6
 800b562:	4639      	mov	r1, r7
 800b564:	f7f5 fac4 	bl	8000af0 <__aeabi_dcmple>
 800b568:	2800      	cmp	r0, #0
 800b56a:	d06f      	beq.n	800b64c <_strtod_l+0xa34>
 800b56c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d17a      	bne.n	800b668 <_strtod_l+0xa50>
 800b572:	f1ba 0f00 	cmp.w	sl, #0
 800b576:	d158      	bne.n	800b62a <_strtod_l+0xa12>
 800b578:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b57a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d15a      	bne.n	800b638 <_strtod_l+0xa20>
 800b582:	4b64      	ldr	r3, [pc, #400]	@ (800b714 <_strtod_l+0xafc>)
 800b584:	2200      	movs	r2, #0
 800b586:	4630      	mov	r0, r6
 800b588:	4639      	mov	r1, r7
 800b58a:	f7f5 faa7 	bl	8000adc <__aeabi_dcmplt>
 800b58e:	2800      	cmp	r0, #0
 800b590:	d159      	bne.n	800b646 <_strtod_l+0xa2e>
 800b592:	4630      	mov	r0, r6
 800b594:	4639      	mov	r1, r7
 800b596:	4b60      	ldr	r3, [pc, #384]	@ (800b718 <_strtod_l+0xb00>)
 800b598:	2200      	movs	r2, #0
 800b59a:	f7f5 f82d 	bl	80005f8 <__aeabi_dmul>
 800b59e:	4606      	mov	r6, r0
 800b5a0:	460f      	mov	r7, r1
 800b5a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b5a6:	9606      	str	r6, [sp, #24]
 800b5a8:	9307      	str	r3, [sp, #28]
 800b5aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b5ae:	4d57      	ldr	r5, [pc, #348]	@ (800b70c <_strtod_l+0xaf4>)
 800b5b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b5b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5b6:	401d      	ands	r5, r3
 800b5b8:	4b58      	ldr	r3, [pc, #352]	@ (800b71c <_strtod_l+0xb04>)
 800b5ba:	429d      	cmp	r5, r3
 800b5bc:	f040 80b2 	bne.w	800b724 <_strtod_l+0xb0c>
 800b5c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b5c6:	ec4b ab10 	vmov	d0, sl, fp
 800b5ca:	f7ff f9c9 	bl	800a960 <__ulp>
 800b5ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b5d2:	ec51 0b10 	vmov	r0, r1, d0
 800b5d6:	f7f5 f80f 	bl	80005f8 <__aeabi_dmul>
 800b5da:	4652      	mov	r2, sl
 800b5dc:	465b      	mov	r3, fp
 800b5de:	f7f4 fe55 	bl	800028c <__adddf3>
 800b5e2:	460b      	mov	r3, r1
 800b5e4:	4949      	ldr	r1, [pc, #292]	@ (800b70c <_strtod_l+0xaf4>)
 800b5e6:	4a4e      	ldr	r2, [pc, #312]	@ (800b720 <_strtod_l+0xb08>)
 800b5e8:	4019      	ands	r1, r3
 800b5ea:	4291      	cmp	r1, r2
 800b5ec:	4682      	mov	sl, r0
 800b5ee:	d942      	bls.n	800b676 <_strtod_l+0xa5e>
 800b5f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b5f2:	4b47      	ldr	r3, [pc, #284]	@ (800b710 <_strtod_l+0xaf8>)
 800b5f4:	429a      	cmp	r2, r3
 800b5f6:	d103      	bne.n	800b600 <_strtod_l+0x9e8>
 800b5f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5fa:	3301      	adds	r3, #1
 800b5fc:	f43f ad2f 	beq.w	800b05e <_strtod_l+0x446>
 800b600:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b710 <_strtod_l+0xaf8>
 800b604:	f04f 3aff 	mov.w	sl, #4294967295
 800b608:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b60a:	9805      	ldr	r0, [sp, #20]
 800b60c:	f7fe fe7c 	bl	800a308 <_Bfree>
 800b610:	9805      	ldr	r0, [sp, #20]
 800b612:	4649      	mov	r1, r9
 800b614:	f7fe fe78 	bl	800a308 <_Bfree>
 800b618:	9805      	ldr	r0, [sp, #20]
 800b61a:	4641      	mov	r1, r8
 800b61c:	f7fe fe74 	bl	800a308 <_Bfree>
 800b620:	9805      	ldr	r0, [sp, #20]
 800b622:	4621      	mov	r1, r4
 800b624:	f7fe fe70 	bl	800a308 <_Bfree>
 800b628:	e619      	b.n	800b25e <_strtod_l+0x646>
 800b62a:	f1ba 0f01 	cmp.w	sl, #1
 800b62e:	d103      	bne.n	800b638 <_strtod_l+0xa20>
 800b630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b632:	2b00      	cmp	r3, #0
 800b634:	f43f ada6 	beq.w	800b184 <_strtod_l+0x56c>
 800b638:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b6e8 <_strtod_l+0xad0>
 800b63c:	4f35      	ldr	r7, [pc, #212]	@ (800b714 <_strtod_l+0xafc>)
 800b63e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b642:	2600      	movs	r6, #0
 800b644:	e7b1      	b.n	800b5aa <_strtod_l+0x992>
 800b646:	4f34      	ldr	r7, [pc, #208]	@ (800b718 <_strtod_l+0xb00>)
 800b648:	2600      	movs	r6, #0
 800b64a:	e7aa      	b.n	800b5a2 <_strtod_l+0x98a>
 800b64c:	4b32      	ldr	r3, [pc, #200]	@ (800b718 <_strtod_l+0xb00>)
 800b64e:	4630      	mov	r0, r6
 800b650:	4639      	mov	r1, r7
 800b652:	2200      	movs	r2, #0
 800b654:	f7f4 ffd0 	bl	80005f8 <__aeabi_dmul>
 800b658:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b65a:	4606      	mov	r6, r0
 800b65c:	460f      	mov	r7, r1
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d09f      	beq.n	800b5a2 <_strtod_l+0x98a>
 800b662:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b666:	e7a0      	b.n	800b5aa <_strtod_l+0x992>
 800b668:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b6f0 <_strtod_l+0xad8>
 800b66c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b670:	ec57 6b17 	vmov	r6, r7, d7
 800b674:	e799      	b.n	800b5aa <_strtod_l+0x992>
 800b676:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b67a:	9b08      	ldr	r3, [sp, #32]
 800b67c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b680:	2b00      	cmp	r3, #0
 800b682:	d1c1      	bne.n	800b608 <_strtod_l+0x9f0>
 800b684:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b688:	0d1b      	lsrs	r3, r3, #20
 800b68a:	051b      	lsls	r3, r3, #20
 800b68c:	429d      	cmp	r5, r3
 800b68e:	d1bb      	bne.n	800b608 <_strtod_l+0x9f0>
 800b690:	4630      	mov	r0, r6
 800b692:	4639      	mov	r1, r7
 800b694:	f7f5 fb10 	bl	8000cb8 <__aeabi_d2lz>
 800b698:	f7f4 ff80 	bl	800059c <__aeabi_l2d>
 800b69c:	4602      	mov	r2, r0
 800b69e:	460b      	mov	r3, r1
 800b6a0:	4630      	mov	r0, r6
 800b6a2:	4639      	mov	r1, r7
 800b6a4:	f7f4 fdf0 	bl	8000288 <__aeabi_dsub>
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	4602      	mov	r2, r0
 800b6ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b6b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b6b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6b6:	ea46 060a 	orr.w	r6, r6, sl
 800b6ba:	431e      	orrs	r6, r3
 800b6bc:	d06f      	beq.n	800b79e <_strtod_l+0xb86>
 800b6be:	a30e      	add	r3, pc, #56	@ (adr r3, 800b6f8 <_strtod_l+0xae0>)
 800b6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c4:	f7f5 fa0a 	bl	8000adc <__aeabi_dcmplt>
 800b6c8:	2800      	cmp	r0, #0
 800b6ca:	f47f acd3 	bne.w	800b074 <_strtod_l+0x45c>
 800b6ce:	a30c      	add	r3, pc, #48	@ (adr r3, 800b700 <_strtod_l+0xae8>)
 800b6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b6d8:	f7f5 fa1e 	bl	8000b18 <__aeabi_dcmpgt>
 800b6dc:	2800      	cmp	r0, #0
 800b6de:	d093      	beq.n	800b608 <_strtod_l+0x9f0>
 800b6e0:	e4c8      	b.n	800b074 <_strtod_l+0x45c>
 800b6e2:	bf00      	nop
 800b6e4:	f3af 8000 	nop.w
 800b6e8:	00000000 	.word	0x00000000
 800b6ec:	bff00000 	.word	0xbff00000
 800b6f0:	00000000 	.word	0x00000000
 800b6f4:	3ff00000 	.word	0x3ff00000
 800b6f8:	94a03595 	.word	0x94a03595
 800b6fc:	3fdfffff 	.word	0x3fdfffff
 800b700:	35afe535 	.word	0x35afe535
 800b704:	3fe00000 	.word	0x3fe00000
 800b708:	000fffff 	.word	0x000fffff
 800b70c:	7ff00000 	.word	0x7ff00000
 800b710:	7fefffff 	.word	0x7fefffff
 800b714:	3ff00000 	.word	0x3ff00000
 800b718:	3fe00000 	.word	0x3fe00000
 800b71c:	7fe00000 	.word	0x7fe00000
 800b720:	7c9fffff 	.word	0x7c9fffff
 800b724:	9b08      	ldr	r3, [sp, #32]
 800b726:	b323      	cbz	r3, 800b772 <_strtod_l+0xb5a>
 800b728:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b72c:	d821      	bhi.n	800b772 <_strtod_l+0xb5a>
 800b72e:	a328      	add	r3, pc, #160	@ (adr r3, 800b7d0 <_strtod_l+0xbb8>)
 800b730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b734:	4630      	mov	r0, r6
 800b736:	4639      	mov	r1, r7
 800b738:	f7f5 f9da 	bl	8000af0 <__aeabi_dcmple>
 800b73c:	b1a0      	cbz	r0, 800b768 <_strtod_l+0xb50>
 800b73e:	4639      	mov	r1, r7
 800b740:	4630      	mov	r0, r6
 800b742:	f7f5 fa31 	bl	8000ba8 <__aeabi_d2uiz>
 800b746:	2801      	cmp	r0, #1
 800b748:	bf38      	it	cc
 800b74a:	2001      	movcc	r0, #1
 800b74c:	f7f4 feda 	bl	8000504 <__aeabi_ui2d>
 800b750:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b752:	4606      	mov	r6, r0
 800b754:	460f      	mov	r7, r1
 800b756:	b9fb      	cbnz	r3, 800b798 <_strtod_l+0xb80>
 800b758:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b75c:	9014      	str	r0, [sp, #80]	@ 0x50
 800b75e:	9315      	str	r3, [sp, #84]	@ 0x54
 800b760:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b764:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b768:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b76a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b76e:	1b5b      	subs	r3, r3, r5
 800b770:	9311      	str	r3, [sp, #68]	@ 0x44
 800b772:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b776:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b77a:	f7ff f8f1 	bl	800a960 <__ulp>
 800b77e:	4650      	mov	r0, sl
 800b780:	ec53 2b10 	vmov	r2, r3, d0
 800b784:	4659      	mov	r1, fp
 800b786:	f7f4 ff37 	bl	80005f8 <__aeabi_dmul>
 800b78a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b78e:	f7f4 fd7d 	bl	800028c <__adddf3>
 800b792:	4682      	mov	sl, r0
 800b794:	468b      	mov	fp, r1
 800b796:	e770      	b.n	800b67a <_strtod_l+0xa62>
 800b798:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b79c:	e7e0      	b.n	800b760 <_strtod_l+0xb48>
 800b79e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b7d8 <_strtod_l+0xbc0>)
 800b7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a4:	f7f5 f99a 	bl	8000adc <__aeabi_dcmplt>
 800b7a8:	e798      	b.n	800b6dc <_strtod_l+0xac4>
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	930e      	str	r3, [sp, #56]	@ 0x38
 800b7ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b7b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b7b2:	6013      	str	r3, [r2, #0]
 800b7b4:	f7ff ba6d 	b.w	800ac92 <_strtod_l+0x7a>
 800b7b8:	2a65      	cmp	r2, #101	@ 0x65
 800b7ba:	f43f ab68 	beq.w	800ae8e <_strtod_l+0x276>
 800b7be:	2a45      	cmp	r2, #69	@ 0x45
 800b7c0:	f43f ab65 	beq.w	800ae8e <_strtod_l+0x276>
 800b7c4:	2301      	movs	r3, #1
 800b7c6:	f7ff bba0 	b.w	800af0a <_strtod_l+0x2f2>
 800b7ca:	bf00      	nop
 800b7cc:	f3af 8000 	nop.w
 800b7d0:	ffc00000 	.word	0xffc00000
 800b7d4:	41dfffff 	.word	0x41dfffff
 800b7d8:	94a03595 	.word	0x94a03595
 800b7dc:	3fcfffff 	.word	0x3fcfffff

0800b7e0 <_strtod_r>:
 800b7e0:	4b01      	ldr	r3, [pc, #4]	@ (800b7e8 <_strtod_r+0x8>)
 800b7e2:	f7ff ba19 	b.w	800ac18 <_strtod_l>
 800b7e6:	bf00      	nop
 800b7e8:	200000b0 	.word	0x200000b0

0800b7ec <_strtol_l.isra.0>:
 800b7ec:	2b24      	cmp	r3, #36	@ 0x24
 800b7ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7f2:	4686      	mov	lr, r0
 800b7f4:	4690      	mov	r8, r2
 800b7f6:	d801      	bhi.n	800b7fc <_strtol_l.isra.0+0x10>
 800b7f8:	2b01      	cmp	r3, #1
 800b7fa:	d106      	bne.n	800b80a <_strtol_l.isra.0+0x1e>
 800b7fc:	f7fd fd8c 	bl	8009318 <__errno>
 800b800:	2316      	movs	r3, #22
 800b802:	6003      	str	r3, [r0, #0]
 800b804:	2000      	movs	r0, #0
 800b806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b80a:	4834      	ldr	r0, [pc, #208]	@ (800b8dc <_strtol_l.isra.0+0xf0>)
 800b80c:	460d      	mov	r5, r1
 800b80e:	462a      	mov	r2, r5
 800b810:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b814:	5d06      	ldrb	r6, [r0, r4]
 800b816:	f016 0608 	ands.w	r6, r6, #8
 800b81a:	d1f8      	bne.n	800b80e <_strtol_l.isra.0+0x22>
 800b81c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b81e:	d110      	bne.n	800b842 <_strtol_l.isra.0+0x56>
 800b820:	782c      	ldrb	r4, [r5, #0]
 800b822:	2601      	movs	r6, #1
 800b824:	1c95      	adds	r5, r2, #2
 800b826:	f033 0210 	bics.w	r2, r3, #16
 800b82a:	d115      	bne.n	800b858 <_strtol_l.isra.0+0x6c>
 800b82c:	2c30      	cmp	r4, #48	@ 0x30
 800b82e:	d10d      	bne.n	800b84c <_strtol_l.isra.0+0x60>
 800b830:	782a      	ldrb	r2, [r5, #0]
 800b832:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b836:	2a58      	cmp	r2, #88	@ 0x58
 800b838:	d108      	bne.n	800b84c <_strtol_l.isra.0+0x60>
 800b83a:	786c      	ldrb	r4, [r5, #1]
 800b83c:	3502      	adds	r5, #2
 800b83e:	2310      	movs	r3, #16
 800b840:	e00a      	b.n	800b858 <_strtol_l.isra.0+0x6c>
 800b842:	2c2b      	cmp	r4, #43	@ 0x2b
 800b844:	bf04      	itt	eq
 800b846:	782c      	ldrbeq	r4, [r5, #0]
 800b848:	1c95      	addeq	r5, r2, #2
 800b84a:	e7ec      	b.n	800b826 <_strtol_l.isra.0+0x3a>
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d1f6      	bne.n	800b83e <_strtol_l.isra.0+0x52>
 800b850:	2c30      	cmp	r4, #48	@ 0x30
 800b852:	bf14      	ite	ne
 800b854:	230a      	movne	r3, #10
 800b856:	2308      	moveq	r3, #8
 800b858:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b85c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b860:	2200      	movs	r2, #0
 800b862:	fbbc f9f3 	udiv	r9, ip, r3
 800b866:	4610      	mov	r0, r2
 800b868:	fb03 ca19 	mls	sl, r3, r9, ip
 800b86c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b870:	2f09      	cmp	r7, #9
 800b872:	d80f      	bhi.n	800b894 <_strtol_l.isra.0+0xa8>
 800b874:	463c      	mov	r4, r7
 800b876:	42a3      	cmp	r3, r4
 800b878:	dd1b      	ble.n	800b8b2 <_strtol_l.isra.0+0xc6>
 800b87a:	1c57      	adds	r7, r2, #1
 800b87c:	d007      	beq.n	800b88e <_strtol_l.isra.0+0xa2>
 800b87e:	4581      	cmp	r9, r0
 800b880:	d314      	bcc.n	800b8ac <_strtol_l.isra.0+0xc0>
 800b882:	d101      	bne.n	800b888 <_strtol_l.isra.0+0x9c>
 800b884:	45a2      	cmp	sl, r4
 800b886:	db11      	blt.n	800b8ac <_strtol_l.isra.0+0xc0>
 800b888:	fb00 4003 	mla	r0, r0, r3, r4
 800b88c:	2201      	movs	r2, #1
 800b88e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b892:	e7eb      	b.n	800b86c <_strtol_l.isra.0+0x80>
 800b894:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b898:	2f19      	cmp	r7, #25
 800b89a:	d801      	bhi.n	800b8a0 <_strtol_l.isra.0+0xb4>
 800b89c:	3c37      	subs	r4, #55	@ 0x37
 800b89e:	e7ea      	b.n	800b876 <_strtol_l.isra.0+0x8a>
 800b8a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b8a4:	2f19      	cmp	r7, #25
 800b8a6:	d804      	bhi.n	800b8b2 <_strtol_l.isra.0+0xc6>
 800b8a8:	3c57      	subs	r4, #87	@ 0x57
 800b8aa:	e7e4      	b.n	800b876 <_strtol_l.isra.0+0x8a>
 800b8ac:	f04f 32ff 	mov.w	r2, #4294967295
 800b8b0:	e7ed      	b.n	800b88e <_strtol_l.isra.0+0xa2>
 800b8b2:	1c53      	adds	r3, r2, #1
 800b8b4:	d108      	bne.n	800b8c8 <_strtol_l.isra.0+0xdc>
 800b8b6:	2322      	movs	r3, #34	@ 0x22
 800b8b8:	f8ce 3000 	str.w	r3, [lr]
 800b8bc:	4660      	mov	r0, ip
 800b8be:	f1b8 0f00 	cmp.w	r8, #0
 800b8c2:	d0a0      	beq.n	800b806 <_strtol_l.isra.0+0x1a>
 800b8c4:	1e69      	subs	r1, r5, #1
 800b8c6:	e006      	b.n	800b8d6 <_strtol_l.isra.0+0xea>
 800b8c8:	b106      	cbz	r6, 800b8cc <_strtol_l.isra.0+0xe0>
 800b8ca:	4240      	negs	r0, r0
 800b8cc:	f1b8 0f00 	cmp.w	r8, #0
 800b8d0:	d099      	beq.n	800b806 <_strtol_l.isra.0+0x1a>
 800b8d2:	2a00      	cmp	r2, #0
 800b8d4:	d1f6      	bne.n	800b8c4 <_strtol_l.isra.0+0xd8>
 800b8d6:	f8c8 1000 	str.w	r1, [r8]
 800b8da:	e794      	b.n	800b806 <_strtol_l.isra.0+0x1a>
 800b8dc:	0800d5c9 	.word	0x0800d5c9

0800b8e0 <_strtol_r>:
 800b8e0:	f7ff bf84 	b.w	800b7ec <_strtol_l.isra.0>

0800b8e4 <__ssputs_r>:
 800b8e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8e8:	688e      	ldr	r6, [r1, #8]
 800b8ea:	461f      	mov	r7, r3
 800b8ec:	42be      	cmp	r6, r7
 800b8ee:	680b      	ldr	r3, [r1, #0]
 800b8f0:	4682      	mov	sl, r0
 800b8f2:	460c      	mov	r4, r1
 800b8f4:	4690      	mov	r8, r2
 800b8f6:	d82d      	bhi.n	800b954 <__ssputs_r+0x70>
 800b8f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b8fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b900:	d026      	beq.n	800b950 <__ssputs_r+0x6c>
 800b902:	6965      	ldr	r5, [r4, #20]
 800b904:	6909      	ldr	r1, [r1, #16]
 800b906:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b90a:	eba3 0901 	sub.w	r9, r3, r1
 800b90e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b912:	1c7b      	adds	r3, r7, #1
 800b914:	444b      	add	r3, r9
 800b916:	106d      	asrs	r5, r5, #1
 800b918:	429d      	cmp	r5, r3
 800b91a:	bf38      	it	cc
 800b91c:	461d      	movcc	r5, r3
 800b91e:	0553      	lsls	r3, r2, #21
 800b920:	d527      	bpl.n	800b972 <__ssputs_r+0x8e>
 800b922:	4629      	mov	r1, r5
 800b924:	f7fe fc24 	bl	800a170 <_malloc_r>
 800b928:	4606      	mov	r6, r0
 800b92a:	b360      	cbz	r0, 800b986 <__ssputs_r+0xa2>
 800b92c:	6921      	ldr	r1, [r4, #16]
 800b92e:	464a      	mov	r2, r9
 800b930:	f7fd fd1f 	bl	8009372 <memcpy>
 800b934:	89a3      	ldrh	r3, [r4, #12]
 800b936:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b93a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b93e:	81a3      	strh	r3, [r4, #12]
 800b940:	6126      	str	r6, [r4, #16]
 800b942:	6165      	str	r5, [r4, #20]
 800b944:	444e      	add	r6, r9
 800b946:	eba5 0509 	sub.w	r5, r5, r9
 800b94a:	6026      	str	r6, [r4, #0]
 800b94c:	60a5      	str	r5, [r4, #8]
 800b94e:	463e      	mov	r6, r7
 800b950:	42be      	cmp	r6, r7
 800b952:	d900      	bls.n	800b956 <__ssputs_r+0x72>
 800b954:	463e      	mov	r6, r7
 800b956:	6820      	ldr	r0, [r4, #0]
 800b958:	4632      	mov	r2, r6
 800b95a:	4641      	mov	r1, r8
 800b95c:	f000 fb7c 	bl	800c058 <memmove>
 800b960:	68a3      	ldr	r3, [r4, #8]
 800b962:	1b9b      	subs	r3, r3, r6
 800b964:	60a3      	str	r3, [r4, #8]
 800b966:	6823      	ldr	r3, [r4, #0]
 800b968:	4433      	add	r3, r6
 800b96a:	6023      	str	r3, [r4, #0]
 800b96c:	2000      	movs	r0, #0
 800b96e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b972:	462a      	mov	r2, r5
 800b974:	f000 ff29 	bl	800c7ca <_realloc_r>
 800b978:	4606      	mov	r6, r0
 800b97a:	2800      	cmp	r0, #0
 800b97c:	d1e0      	bne.n	800b940 <__ssputs_r+0x5c>
 800b97e:	6921      	ldr	r1, [r4, #16]
 800b980:	4650      	mov	r0, sl
 800b982:	f7fe fb81 	bl	800a088 <_free_r>
 800b986:	230c      	movs	r3, #12
 800b988:	f8ca 3000 	str.w	r3, [sl]
 800b98c:	89a3      	ldrh	r3, [r4, #12]
 800b98e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b992:	81a3      	strh	r3, [r4, #12]
 800b994:	f04f 30ff 	mov.w	r0, #4294967295
 800b998:	e7e9      	b.n	800b96e <__ssputs_r+0x8a>
	...

0800b99c <_svfiprintf_r>:
 800b99c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9a0:	4698      	mov	r8, r3
 800b9a2:	898b      	ldrh	r3, [r1, #12]
 800b9a4:	061b      	lsls	r3, r3, #24
 800b9a6:	b09d      	sub	sp, #116	@ 0x74
 800b9a8:	4607      	mov	r7, r0
 800b9aa:	460d      	mov	r5, r1
 800b9ac:	4614      	mov	r4, r2
 800b9ae:	d510      	bpl.n	800b9d2 <_svfiprintf_r+0x36>
 800b9b0:	690b      	ldr	r3, [r1, #16]
 800b9b2:	b973      	cbnz	r3, 800b9d2 <_svfiprintf_r+0x36>
 800b9b4:	2140      	movs	r1, #64	@ 0x40
 800b9b6:	f7fe fbdb 	bl	800a170 <_malloc_r>
 800b9ba:	6028      	str	r0, [r5, #0]
 800b9bc:	6128      	str	r0, [r5, #16]
 800b9be:	b930      	cbnz	r0, 800b9ce <_svfiprintf_r+0x32>
 800b9c0:	230c      	movs	r3, #12
 800b9c2:	603b      	str	r3, [r7, #0]
 800b9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800b9c8:	b01d      	add	sp, #116	@ 0x74
 800b9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9ce:	2340      	movs	r3, #64	@ 0x40
 800b9d0:	616b      	str	r3, [r5, #20]
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9d6:	2320      	movs	r3, #32
 800b9d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b9dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b9e0:	2330      	movs	r3, #48	@ 0x30
 800b9e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bb80 <_svfiprintf_r+0x1e4>
 800b9e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b9ea:	f04f 0901 	mov.w	r9, #1
 800b9ee:	4623      	mov	r3, r4
 800b9f0:	469a      	mov	sl, r3
 800b9f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9f6:	b10a      	cbz	r2, 800b9fc <_svfiprintf_r+0x60>
 800b9f8:	2a25      	cmp	r2, #37	@ 0x25
 800b9fa:	d1f9      	bne.n	800b9f0 <_svfiprintf_r+0x54>
 800b9fc:	ebba 0b04 	subs.w	fp, sl, r4
 800ba00:	d00b      	beq.n	800ba1a <_svfiprintf_r+0x7e>
 800ba02:	465b      	mov	r3, fp
 800ba04:	4622      	mov	r2, r4
 800ba06:	4629      	mov	r1, r5
 800ba08:	4638      	mov	r0, r7
 800ba0a:	f7ff ff6b 	bl	800b8e4 <__ssputs_r>
 800ba0e:	3001      	adds	r0, #1
 800ba10:	f000 80a7 	beq.w	800bb62 <_svfiprintf_r+0x1c6>
 800ba14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba16:	445a      	add	r2, fp
 800ba18:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	f000 809f 	beq.w	800bb62 <_svfiprintf_r+0x1c6>
 800ba24:	2300      	movs	r3, #0
 800ba26:	f04f 32ff 	mov.w	r2, #4294967295
 800ba2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba2e:	f10a 0a01 	add.w	sl, sl, #1
 800ba32:	9304      	str	r3, [sp, #16]
 800ba34:	9307      	str	r3, [sp, #28]
 800ba36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ba3a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ba3c:	4654      	mov	r4, sl
 800ba3e:	2205      	movs	r2, #5
 800ba40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba44:	484e      	ldr	r0, [pc, #312]	@ (800bb80 <_svfiprintf_r+0x1e4>)
 800ba46:	f7f4 fbc3 	bl	80001d0 <memchr>
 800ba4a:	9a04      	ldr	r2, [sp, #16]
 800ba4c:	b9d8      	cbnz	r0, 800ba86 <_svfiprintf_r+0xea>
 800ba4e:	06d0      	lsls	r0, r2, #27
 800ba50:	bf44      	itt	mi
 800ba52:	2320      	movmi	r3, #32
 800ba54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba58:	0711      	lsls	r1, r2, #28
 800ba5a:	bf44      	itt	mi
 800ba5c:	232b      	movmi	r3, #43	@ 0x2b
 800ba5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba62:	f89a 3000 	ldrb.w	r3, [sl]
 800ba66:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba68:	d015      	beq.n	800ba96 <_svfiprintf_r+0xfa>
 800ba6a:	9a07      	ldr	r2, [sp, #28]
 800ba6c:	4654      	mov	r4, sl
 800ba6e:	2000      	movs	r0, #0
 800ba70:	f04f 0c0a 	mov.w	ip, #10
 800ba74:	4621      	mov	r1, r4
 800ba76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba7a:	3b30      	subs	r3, #48	@ 0x30
 800ba7c:	2b09      	cmp	r3, #9
 800ba7e:	d94b      	bls.n	800bb18 <_svfiprintf_r+0x17c>
 800ba80:	b1b0      	cbz	r0, 800bab0 <_svfiprintf_r+0x114>
 800ba82:	9207      	str	r2, [sp, #28]
 800ba84:	e014      	b.n	800bab0 <_svfiprintf_r+0x114>
 800ba86:	eba0 0308 	sub.w	r3, r0, r8
 800ba8a:	fa09 f303 	lsl.w	r3, r9, r3
 800ba8e:	4313      	orrs	r3, r2
 800ba90:	9304      	str	r3, [sp, #16]
 800ba92:	46a2      	mov	sl, r4
 800ba94:	e7d2      	b.n	800ba3c <_svfiprintf_r+0xa0>
 800ba96:	9b03      	ldr	r3, [sp, #12]
 800ba98:	1d19      	adds	r1, r3, #4
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	9103      	str	r1, [sp, #12]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	bfbb      	ittet	lt
 800baa2:	425b      	neglt	r3, r3
 800baa4:	f042 0202 	orrlt.w	r2, r2, #2
 800baa8:	9307      	strge	r3, [sp, #28]
 800baaa:	9307      	strlt	r3, [sp, #28]
 800baac:	bfb8      	it	lt
 800baae:	9204      	strlt	r2, [sp, #16]
 800bab0:	7823      	ldrb	r3, [r4, #0]
 800bab2:	2b2e      	cmp	r3, #46	@ 0x2e
 800bab4:	d10a      	bne.n	800bacc <_svfiprintf_r+0x130>
 800bab6:	7863      	ldrb	r3, [r4, #1]
 800bab8:	2b2a      	cmp	r3, #42	@ 0x2a
 800baba:	d132      	bne.n	800bb22 <_svfiprintf_r+0x186>
 800babc:	9b03      	ldr	r3, [sp, #12]
 800babe:	1d1a      	adds	r2, r3, #4
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	9203      	str	r2, [sp, #12]
 800bac4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bac8:	3402      	adds	r4, #2
 800baca:	9305      	str	r3, [sp, #20]
 800bacc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bb90 <_svfiprintf_r+0x1f4>
 800bad0:	7821      	ldrb	r1, [r4, #0]
 800bad2:	2203      	movs	r2, #3
 800bad4:	4650      	mov	r0, sl
 800bad6:	f7f4 fb7b 	bl	80001d0 <memchr>
 800bada:	b138      	cbz	r0, 800baec <_svfiprintf_r+0x150>
 800badc:	9b04      	ldr	r3, [sp, #16]
 800bade:	eba0 000a 	sub.w	r0, r0, sl
 800bae2:	2240      	movs	r2, #64	@ 0x40
 800bae4:	4082      	lsls	r2, r0
 800bae6:	4313      	orrs	r3, r2
 800bae8:	3401      	adds	r4, #1
 800baea:	9304      	str	r3, [sp, #16]
 800baec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800baf0:	4824      	ldr	r0, [pc, #144]	@ (800bb84 <_svfiprintf_r+0x1e8>)
 800baf2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800baf6:	2206      	movs	r2, #6
 800baf8:	f7f4 fb6a 	bl	80001d0 <memchr>
 800bafc:	2800      	cmp	r0, #0
 800bafe:	d036      	beq.n	800bb6e <_svfiprintf_r+0x1d2>
 800bb00:	4b21      	ldr	r3, [pc, #132]	@ (800bb88 <_svfiprintf_r+0x1ec>)
 800bb02:	bb1b      	cbnz	r3, 800bb4c <_svfiprintf_r+0x1b0>
 800bb04:	9b03      	ldr	r3, [sp, #12]
 800bb06:	3307      	adds	r3, #7
 800bb08:	f023 0307 	bic.w	r3, r3, #7
 800bb0c:	3308      	adds	r3, #8
 800bb0e:	9303      	str	r3, [sp, #12]
 800bb10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb12:	4433      	add	r3, r6
 800bb14:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb16:	e76a      	b.n	800b9ee <_svfiprintf_r+0x52>
 800bb18:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb1c:	460c      	mov	r4, r1
 800bb1e:	2001      	movs	r0, #1
 800bb20:	e7a8      	b.n	800ba74 <_svfiprintf_r+0xd8>
 800bb22:	2300      	movs	r3, #0
 800bb24:	3401      	adds	r4, #1
 800bb26:	9305      	str	r3, [sp, #20]
 800bb28:	4619      	mov	r1, r3
 800bb2a:	f04f 0c0a 	mov.w	ip, #10
 800bb2e:	4620      	mov	r0, r4
 800bb30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb34:	3a30      	subs	r2, #48	@ 0x30
 800bb36:	2a09      	cmp	r2, #9
 800bb38:	d903      	bls.n	800bb42 <_svfiprintf_r+0x1a6>
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d0c6      	beq.n	800bacc <_svfiprintf_r+0x130>
 800bb3e:	9105      	str	r1, [sp, #20]
 800bb40:	e7c4      	b.n	800bacc <_svfiprintf_r+0x130>
 800bb42:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb46:	4604      	mov	r4, r0
 800bb48:	2301      	movs	r3, #1
 800bb4a:	e7f0      	b.n	800bb2e <_svfiprintf_r+0x192>
 800bb4c:	ab03      	add	r3, sp, #12
 800bb4e:	9300      	str	r3, [sp, #0]
 800bb50:	462a      	mov	r2, r5
 800bb52:	4b0e      	ldr	r3, [pc, #56]	@ (800bb8c <_svfiprintf_r+0x1f0>)
 800bb54:	a904      	add	r1, sp, #16
 800bb56:	4638      	mov	r0, r7
 800bb58:	f7fc faf4 	bl	8008144 <_printf_float>
 800bb5c:	1c42      	adds	r2, r0, #1
 800bb5e:	4606      	mov	r6, r0
 800bb60:	d1d6      	bne.n	800bb10 <_svfiprintf_r+0x174>
 800bb62:	89ab      	ldrh	r3, [r5, #12]
 800bb64:	065b      	lsls	r3, r3, #25
 800bb66:	f53f af2d 	bmi.w	800b9c4 <_svfiprintf_r+0x28>
 800bb6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bb6c:	e72c      	b.n	800b9c8 <_svfiprintf_r+0x2c>
 800bb6e:	ab03      	add	r3, sp, #12
 800bb70:	9300      	str	r3, [sp, #0]
 800bb72:	462a      	mov	r2, r5
 800bb74:	4b05      	ldr	r3, [pc, #20]	@ (800bb8c <_svfiprintf_r+0x1f0>)
 800bb76:	a904      	add	r1, sp, #16
 800bb78:	4638      	mov	r0, r7
 800bb7a:	f7fc fd7b 	bl	8008674 <_printf_i>
 800bb7e:	e7ed      	b.n	800bb5c <_svfiprintf_r+0x1c0>
 800bb80:	0800d3ff 	.word	0x0800d3ff
 800bb84:	0800d409 	.word	0x0800d409
 800bb88:	08008145 	.word	0x08008145
 800bb8c:	0800b8e5 	.word	0x0800b8e5
 800bb90:	0800d405 	.word	0x0800d405

0800bb94 <__sfputc_r>:
 800bb94:	6893      	ldr	r3, [r2, #8]
 800bb96:	3b01      	subs	r3, #1
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	b410      	push	{r4}
 800bb9c:	6093      	str	r3, [r2, #8]
 800bb9e:	da08      	bge.n	800bbb2 <__sfputc_r+0x1e>
 800bba0:	6994      	ldr	r4, [r2, #24]
 800bba2:	42a3      	cmp	r3, r4
 800bba4:	db01      	blt.n	800bbaa <__sfputc_r+0x16>
 800bba6:	290a      	cmp	r1, #10
 800bba8:	d103      	bne.n	800bbb2 <__sfputc_r+0x1e>
 800bbaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbae:	f7fd ba24 	b.w	8008ffa <__swbuf_r>
 800bbb2:	6813      	ldr	r3, [r2, #0]
 800bbb4:	1c58      	adds	r0, r3, #1
 800bbb6:	6010      	str	r0, [r2, #0]
 800bbb8:	7019      	strb	r1, [r3, #0]
 800bbba:	4608      	mov	r0, r1
 800bbbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbc0:	4770      	bx	lr

0800bbc2 <__sfputs_r>:
 800bbc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbc4:	4606      	mov	r6, r0
 800bbc6:	460f      	mov	r7, r1
 800bbc8:	4614      	mov	r4, r2
 800bbca:	18d5      	adds	r5, r2, r3
 800bbcc:	42ac      	cmp	r4, r5
 800bbce:	d101      	bne.n	800bbd4 <__sfputs_r+0x12>
 800bbd0:	2000      	movs	r0, #0
 800bbd2:	e007      	b.n	800bbe4 <__sfputs_r+0x22>
 800bbd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbd8:	463a      	mov	r2, r7
 800bbda:	4630      	mov	r0, r6
 800bbdc:	f7ff ffda 	bl	800bb94 <__sfputc_r>
 800bbe0:	1c43      	adds	r3, r0, #1
 800bbe2:	d1f3      	bne.n	800bbcc <__sfputs_r+0xa>
 800bbe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bbe8 <_vfiprintf_r>:
 800bbe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbec:	460d      	mov	r5, r1
 800bbee:	b09d      	sub	sp, #116	@ 0x74
 800bbf0:	4614      	mov	r4, r2
 800bbf2:	4698      	mov	r8, r3
 800bbf4:	4606      	mov	r6, r0
 800bbf6:	b118      	cbz	r0, 800bc00 <_vfiprintf_r+0x18>
 800bbf8:	6a03      	ldr	r3, [r0, #32]
 800bbfa:	b90b      	cbnz	r3, 800bc00 <_vfiprintf_r+0x18>
 800bbfc:	f7fd f8f2 	bl	8008de4 <__sinit>
 800bc00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc02:	07d9      	lsls	r1, r3, #31
 800bc04:	d405      	bmi.n	800bc12 <_vfiprintf_r+0x2a>
 800bc06:	89ab      	ldrh	r3, [r5, #12]
 800bc08:	059a      	lsls	r2, r3, #22
 800bc0a:	d402      	bmi.n	800bc12 <_vfiprintf_r+0x2a>
 800bc0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc0e:	f7fd fbae 	bl	800936e <__retarget_lock_acquire_recursive>
 800bc12:	89ab      	ldrh	r3, [r5, #12]
 800bc14:	071b      	lsls	r3, r3, #28
 800bc16:	d501      	bpl.n	800bc1c <_vfiprintf_r+0x34>
 800bc18:	692b      	ldr	r3, [r5, #16]
 800bc1a:	b99b      	cbnz	r3, 800bc44 <_vfiprintf_r+0x5c>
 800bc1c:	4629      	mov	r1, r5
 800bc1e:	4630      	mov	r0, r6
 800bc20:	f7fd fa2a 	bl	8009078 <__swsetup_r>
 800bc24:	b170      	cbz	r0, 800bc44 <_vfiprintf_r+0x5c>
 800bc26:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc28:	07dc      	lsls	r4, r3, #31
 800bc2a:	d504      	bpl.n	800bc36 <_vfiprintf_r+0x4e>
 800bc2c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc30:	b01d      	add	sp, #116	@ 0x74
 800bc32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc36:	89ab      	ldrh	r3, [r5, #12]
 800bc38:	0598      	lsls	r0, r3, #22
 800bc3a:	d4f7      	bmi.n	800bc2c <_vfiprintf_r+0x44>
 800bc3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc3e:	f7fd fb97 	bl	8009370 <__retarget_lock_release_recursive>
 800bc42:	e7f3      	b.n	800bc2c <_vfiprintf_r+0x44>
 800bc44:	2300      	movs	r3, #0
 800bc46:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc48:	2320      	movs	r3, #32
 800bc4a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc4e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc52:	2330      	movs	r3, #48	@ 0x30
 800bc54:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800be04 <_vfiprintf_r+0x21c>
 800bc58:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc5c:	f04f 0901 	mov.w	r9, #1
 800bc60:	4623      	mov	r3, r4
 800bc62:	469a      	mov	sl, r3
 800bc64:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc68:	b10a      	cbz	r2, 800bc6e <_vfiprintf_r+0x86>
 800bc6a:	2a25      	cmp	r2, #37	@ 0x25
 800bc6c:	d1f9      	bne.n	800bc62 <_vfiprintf_r+0x7a>
 800bc6e:	ebba 0b04 	subs.w	fp, sl, r4
 800bc72:	d00b      	beq.n	800bc8c <_vfiprintf_r+0xa4>
 800bc74:	465b      	mov	r3, fp
 800bc76:	4622      	mov	r2, r4
 800bc78:	4629      	mov	r1, r5
 800bc7a:	4630      	mov	r0, r6
 800bc7c:	f7ff ffa1 	bl	800bbc2 <__sfputs_r>
 800bc80:	3001      	adds	r0, #1
 800bc82:	f000 80a7 	beq.w	800bdd4 <_vfiprintf_r+0x1ec>
 800bc86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc88:	445a      	add	r2, fp
 800bc8a:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc8c:	f89a 3000 	ldrb.w	r3, [sl]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	f000 809f 	beq.w	800bdd4 <_vfiprintf_r+0x1ec>
 800bc96:	2300      	movs	r3, #0
 800bc98:	f04f 32ff 	mov.w	r2, #4294967295
 800bc9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bca0:	f10a 0a01 	add.w	sl, sl, #1
 800bca4:	9304      	str	r3, [sp, #16]
 800bca6:	9307      	str	r3, [sp, #28]
 800bca8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bcac:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcae:	4654      	mov	r4, sl
 800bcb0:	2205      	movs	r2, #5
 800bcb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcb6:	4853      	ldr	r0, [pc, #332]	@ (800be04 <_vfiprintf_r+0x21c>)
 800bcb8:	f7f4 fa8a 	bl	80001d0 <memchr>
 800bcbc:	9a04      	ldr	r2, [sp, #16]
 800bcbe:	b9d8      	cbnz	r0, 800bcf8 <_vfiprintf_r+0x110>
 800bcc0:	06d1      	lsls	r1, r2, #27
 800bcc2:	bf44      	itt	mi
 800bcc4:	2320      	movmi	r3, #32
 800bcc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcca:	0713      	lsls	r3, r2, #28
 800bccc:	bf44      	itt	mi
 800bcce:	232b      	movmi	r3, #43	@ 0x2b
 800bcd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcd4:	f89a 3000 	ldrb.w	r3, [sl]
 800bcd8:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcda:	d015      	beq.n	800bd08 <_vfiprintf_r+0x120>
 800bcdc:	9a07      	ldr	r2, [sp, #28]
 800bcde:	4654      	mov	r4, sl
 800bce0:	2000      	movs	r0, #0
 800bce2:	f04f 0c0a 	mov.w	ip, #10
 800bce6:	4621      	mov	r1, r4
 800bce8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcec:	3b30      	subs	r3, #48	@ 0x30
 800bcee:	2b09      	cmp	r3, #9
 800bcf0:	d94b      	bls.n	800bd8a <_vfiprintf_r+0x1a2>
 800bcf2:	b1b0      	cbz	r0, 800bd22 <_vfiprintf_r+0x13a>
 800bcf4:	9207      	str	r2, [sp, #28]
 800bcf6:	e014      	b.n	800bd22 <_vfiprintf_r+0x13a>
 800bcf8:	eba0 0308 	sub.w	r3, r0, r8
 800bcfc:	fa09 f303 	lsl.w	r3, r9, r3
 800bd00:	4313      	orrs	r3, r2
 800bd02:	9304      	str	r3, [sp, #16]
 800bd04:	46a2      	mov	sl, r4
 800bd06:	e7d2      	b.n	800bcae <_vfiprintf_r+0xc6>
 800bd08:	9b03      	ldr	r3, [sp, #12]
 800bd0a:	1d19      	adds	r1, r3, #4
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	9103      	str	r1, [sp, #12]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	bfbb      	ittet	lt
 800bd14:	425b      	neglt	r3, r3
 800bd16:	f042 0202 	orrlt.w	r2, r2, #2
 800bd1a:	9307      	strge	r3, [sp, #28]
 800bd1c:	9307      	strlt	r3, [sp, #28]
 800bd1e:	bfb8      	it	lt
 800bd20:	9204      	strlt	r2, [sp, #16]
 800bd22:	7823      	ldrb	r3, [r4, #0]
 800bd24:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd26:	d10a      	bne.n	800bd3e <_vfiprintf_r+0x156>
 800bd28:	7863      	ldrb	r3, [r4, #1]
 800bd2a:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd2c:	d132      	bne.n	800bd94 <_vfiprintf_r+0x1ac>
 800bd2e:	9b03      	ldr	r3, [sp, #12]
 800bd30:	1d1a      	adds	r2, r3, #4
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	9203      	str	r2, [sp, #12]
 800bd36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd3a:	3402      	adds	r4, #2
 800bd3c:	9305      	str	r3, [sp, #20]
 800bd3e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800be14 <_vfiprintf_r+0x22c>
 800bd42:	7821      	ldrb	r1, [r4, #0]
 800bd44:	2203      	movs	r2, #3
 800bd46:	4650      	mov	r0, sl
 800bd48:	f7f4 fa42 	bl	80001d0 <memchr>
 800bd4c:	b138      	cbz	r0, 800bd5e <_vfiprintf_r+0x176>
 800bd4e:	9b04      	ldr	r3, [sp, #16]
 800bd50:	eba0 000a 	sub.w	r0, r0, sl
 800bd54:	2240      	movs	r2, #64	@ 0x40
 800bd56:	4082      	lsls	r2, r0
 800bd58:	4313      	orrs	r3, r2
 800bd5a:	3401      	adds	r4, #1
 800bd5c:	9304      	str	r3, [sp, #16]
 800bd5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd62:	4829      	ldr	r0, [pc, #164]	@ (800be08 <_vfiprintf_r+0x220>)
 800bd64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd68:	2206      	movs	r2, #6
 800bd6a:	f7f4 fa31 	bl	80001d0 <memchr>
 800bd6e:	2800      	cmp	r0, #0
 800bd70:	d03f      	beq.n	800bdf2 <_vfiprintf_r+0x20a>
 800bd72:	4b26      	ldr	r3, [pc, #152]	@ (800be0c <_vfiprintf_r+0x224>)
 800bd74:	bb1b      	cbnz	r3, 800bdbe <_vfiprintf_r+0x1d6>
 800bd76:	9b03      	ldr	r3, [sp, #12]
 800bd78:	3307      	adds	r3, #7
 800bd7a:	f023 0307 	bic.w	r3, r3, #7
 800bd7e:	3308      	adds	r3, #8
 800bd80:	9303      	str	r3, [sp, #12]
 800bd82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd84:	443b      	add	r3, r7
 800bd86:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd88:	e76a      	b.n	800bc60 <_vfiprintf_r+0x78>
 800bd8a:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd8e:	460c      	mov	r4, r1
 800bd90:	2001      	movs	r0, #1
 800bd92:	e7a8      	b.n	800bce6 <_vfiprintf_r+0xfe>
 800bd94:	2300      	movs	r3, #0
 800bd96:	3401      	adds	r4, #1
 800bd98:	9305      	str	r3, [sp, #20]
 800bd9a:	4619      	mov	r1, r3
 800bd9c:	f04f 0c0a 	mov.w	ip, #10
 800bda0:	4620      	mov	r0, r4
 800bda2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bda6:	3a30      	subs	r2, #48	@ 0x30
 800bda8:	2a09      	cmp	r2, #9
 800bdaa:	d903      	bls.n	800bdb4 <_vfiprintf_r+0x1cc>
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d0c6      	beq.n	800bd3e <_vfiprintf_r+0x156>
 800bdb0:	9105      	str	r1, [sp, #20]
 800bdb2:	e7c4      	b.n	800bd3e <_vfiprintf_r+0x156>
 800bdb4:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdb8:	4604      	mov	r4, r0
 800bdba:	2301      	movs	r3, #1
 800bdbc:	e7f0      	b.n	800bda0 <_vfiprintf_r+0x1b8>
 800bdbe:	ab03      	add	r3, sp, #12
 800bdc0:	9300      	str	r3, [sp, #0]
 800bdc2:	462a      	mov	r2, r5
 800bdc4:	4b12      	ldr	r3, [pc, #72]	@ (800be10 <_vfiprintf_r+0x228>)
 800bdc6:	a904      	add	r1, sp, #16
 800bdc8:	4630      	mov	r0, r6
 800bdca:	f7fc f9bb 	bl	8008144 <_printf_float>
 800bdce:	4607      	mov	r7, r0
 800bdd0:	1c78      	adds	r0, r7, #1
 800bdd2:	d1d6      	bne.n	800bd82 <_vfiprintf_r+0x19a>
 800bdd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bdd6:	07d9      	lsls	r1, r3, #31
 800bdd8:	d405      	bmi.n	800bde6 <_vfiprintf_r+0x1fe>
 800bdda:	89ab      	ldrh	r3, [r5, #12]
 800bddc:	059a      	lsls	r2, r3, #22
 800bdde:	d402      	bmi.n	800bde6 <_vfiprintf_r+0x1fe>
 800bde0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bde2:	f7fd fac5 	bl	8009370 <__retarget_lock_release_recursive>
 800bde6:	89ab      	ldrh	r3, [r5, #12]
 800bde8:	065b      	lsls	r3, r3, #25
 800bdea:	f53f af1f 	bmi.w	800bc2c <_vfiprintf_r+0x44>
 800bdee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bdf0:	e71e      	b.n	800bc30 <_vfiprintf_r+0x48>
 800bdf2:	ab03      	add	r3, sp, #12
 800bdf4:	9300      	str	r3, [sp, #0]
 800bdf6:	462a      	mov	r2, r5
 800bdf8:	4b05      	ldr	r3, [pc, #20]	@ (800be10 <_vfiprintf_r+0x228>)
 800bdfa:	a904      	add	r1, sp, #16
 800bdfc:	4630      	mov	r0, r6
 800bdfe:	f7fc fc39 	bl	8008674 <_printf_i>
 800be02:	e7e4      	b.n	800bdce <_vfiprintf_r+0x1e6>
 800be04:	0800d3ff 	.word	0x0800d3ff
 800be08:	0800d409 	.word	0x0800d409
 800be0c:	08008145 	.word	0x08008145
 800be10:	0800bbc3 	.word	0x0800bbc3
 800be14:	0800d405 	.word	0x0800d405

0800be18 <__sflush_r>:
 800be18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800be1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be20:	0716      	lsls	r6, r2, #28
 800be22:	4605      	mov	r5, r0
 800be24:	460c      	mov	r4, r1
 800be26:	d454      	bmi.n	800bed2 <__sflush_r+0xba>
 800be28:	684b      	ldr	r3, [r1, #4]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	dc02      	bgt.n	800be34 <__sflush_r+0x1c>
 800be2e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800be30:	2b00      	cmp	r3, #0
 800be32:	dd48      	ble.n	800bec6 <__sflush_r+0xae>
 800be34:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be36:	2e00      	cmp	r6, #0
 800be38:	d045      	beq.n	800bec6 <__sflush_r+0xae>
 800be3a:	2300      	movs	r3, #0
 800be3c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800be40:	682f      	ldr	r7, [r5, #0]
 800be42:	6a21      	ldr	r1, [r4, #32]
 800be44:	602b      	str	r3, [r5, #0]
 800be46:	d030      	beq.n	800beaa <__sflush_r+0x92>
 800be48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800be4a:	89a3      	ldrh	r3, [r4, #12]
 800be4c:	0759      	lsls	r1, r3, #29
 800be4e:	d505      	bpl.n	800be5c <__sflush_r+0x44>
 800be50:	6863      	ldr	r3, [r4, #4]
 800be52:	1ad2      	subs	r2, r2, r3
 800be54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be56:	b10b      	cbz	r3, 800be5c <__sflush_r+0x44>
 800be58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800be5a:	1ad2      	subs	r2, r2, r3
 800be5c:	2300      	movs	r3, #0
 800be5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be60:	6a21      	ldr	r1, [r4, #32]
 800be62:	4628      	mov	r0, r5
 800be64:	47b0      	blx	r6
 800be66:	1c43      	adds	r3, r0, #1
 800be68:	89a3      	ldrh	r3, [r4, #12]
 800be6a:	d106      	bne.n	800be7a <__sflush_r+0x62>
 800be6c:	6829      	ldr	r1, [r5, #0]
 800be6e:	291d      	cmp	r1, #29
 800be70:	d82b      	bhi.n	800beca <__sflush_r+0xb2>
 800be72:	4a2a      	ldr	r2, [pc, #168]	@ (800bf1c <__sflush_r+0x104>)
 800be74:	40ca      	lsrs	r2, r1
 800be76:	07d6      	lsls	r6, r2, #31
 800be78:	d527      	bpl.n	800beca <__sflush_r+0xb2>
 800be7a:	2200      	movs	r2, #0
 800be7c:	6062      	str	r2, [r4, #4]
 800be7e:	04d9      	lsls	r1, r3, #19
 800be80:	6922      	ldr	r2, [r4, #16]
 800be82:	6022      	str	r2, [r4, #0]
 800be84:	d504      	bpl.n	800be90 <__sflush_r+0x78>
 800be86:	1c42      	adds	r2, r0, #1
 800be88:	d101      	bne.n	800be8e <__sflush_r+0x76>
 800be8a:	682b      	ldr	r3, [r5, #0]
 800be8c:	b903      	cbnz	r3, 800be90 <__sflush_r+0x78>
 800be8e:	6560      	str	r0, [r4, #84]	@ 0x54
 800be90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be92:	602f      	str	r7, [r5, #0]
 800be94:	b1b9      	cbz	r1, 800bec6 <__sflush_r+0xae>
 800be96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be9a:	4299      	cmp	r1, r3
 800be9c:	d002      	beq.n	800bea4 <__sflush_r+0x8c>
 800be9e:	4628      	mov	r0, r5
 800bea0:	f7fe f8f2 	bl	800a088 <_free_r>
 800bea4:	2300      	movs	r3, #0
 800bea6:	6363      	str	r3, [r4, #52]	@ 0x34
 800bea8:	e00d      	b.n	800bec6 <__sflush_r+0xae>
 800beaa:	2301      	movs	r3, #1
 800beac:	4628      	mov	r0, r5
 800beae:	47b0      	blx	r6
 800beb0:	4602      	mov	r2, r0
 800beb2:	1c50      	adds	r0, r2, #1
 800beb4:	d1c9      	bne.n	800be4a <__sflush_r+0x32>
 800beb6:	682b      	ldr	r3, [r5, #0]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d0c6      	beq.n	800be4a <__sflush_r+0x32>
 800bebc:	2b1d      	cmp	r3, #29
 800bebe:	d001      	beq.n	800bec4 <__sflush_r+0xac>
 800bec0:	2b16      	cmp	r3, #22
 800bec2:	d11e      	bne.n	800bf02 <__sflush_r+0xea>
 800bec4:	602f      	str	r7, [r5, #0]
 800bec6:	2000      	movs	r0, #0
 800bec8:	e022      	b.n	800bf10 <__sflush_r+0xf8>
 800beca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bece:	b21b      	sxth	r3, r3
 800bed0:	e01b      	b.n	800bf0a <__sflush_r+0xf2>
 800bed2:	690f      	ldr	r7, [r1, #16]
 800bed4:	2f00      	cmp	r7, #0
 800bed6:	d0f6      	beq.n	800bec6 <__sflush_r+0xae>
 800bed8:	0793      	lsls	r3, r2, #30
 800beda:	680e      	ldr	r6, [r1, #0]
 800bedc:	bf08      	it	eq
 800bede:	694b      	ldreq	r3, [r1, #20]
 800bee0:	600f      	str	r7, [r1, #0]
 800bee2:	bf18      	it	ne
 800bee4:	2300      	movne	r3, #0
 800bee6:	eba6 0807 	sub.w	r8, r6, r7
 800beea:	608b      	str	r3, [r1, #8]
 800beec:	f1b8 0f00 	cmp.w	r8, #0
 800bef0:	dde9      	ble.n	800bec6 <__sflush_r+0xae>
 800bef2:	6a21      	ldr	r1, [r4, #32]
 800bef4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bef6:	4643      	mov	r3, r8
 800bef8:	463a      	mov	r2, r7
 800befa:	4628      	mov	r0, r5
 800befc:	47b0      	blx	r6
 800befe:	2800      	cmp	r0, #0
 800bf00:	dc08      	bgt.n	800bf14 <__sflush_r+0xfc>
 800bf02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf0a:	81a3      	strh	r3, [r4, #12]
 800bf0c:	f04f 30ff 	mov.w	r0, #4294967295
 800bf10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf14:	4407      	add	r7, r0
 800bf16:	eba8 0800 	sub.w	r8, r8, r0
 800bf1a:	e7e7      	b.n	800beec <__sflush_r+0xd4>
 800bf1c:	20400001 	.word	0x20400001

0800bf20 <_fflush_r>:
 800bf20:	b538      	push	{r3, r4, r5, lr}
 800bf22:	690b      	ldr	r3, [r1, #16]
 800bf24:	4605      	mov	r5, r0
 800bf26:	460c      	mov	r4, r1
 800bf28:	b913      	cbnz	r3, 800bf30 <_fflush_r+0x10>
 800bf2a:	2500      	movs	r5, #0
 800bf2c:	4628      	mov	r0, r5
 800bf2e:	bd38      	pop	{r3, r4, r5, pc}
 800bf30:	b118      	cbz	r0, 800bf3a <_fflush_r+0x1a>
 800bf32:	6a03      	ldr	r3, [r0, #32]
 800bf34:	b90b      	cbnz	r3, 800bf3a <_fflush_r+0x1a>
 800bf36:	f7fc ff55 	bl	8008de4 <__sinit>
 800bf3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d0f3      	beq.n	800bf2a <_fflush_r+0xa>
 800bf42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bf44:	07d0      	lsls	r0, r2, #31
 800bf46:	d404      	bmi.n	800bf52 <_fflush_r+0x32>
 800bf48:	0599      	lsls	r1, r3, #22
 800bf4a:	d402      	bmi.n	800bf52 <_fflush_r+0x32>
 800bf4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf4e:	f7fd fa0e 	bl	800936e <__retarget_lock_acquire_recursive>
 800bf52:	4628      	mov	r0, r5
 800bf54:	4621      	mov	r1, r4
 800bf56:	f7ff ff5f 	bl	800be18 <__sflush_r>
 800bf5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bf5c:	07da      	lsls	r2, r3, #31
 800bf5e:	4605      	mov	r5, r0
 800bf60:	d4e4      	bmi.n	800bf2c <_fflush_r+0xc>
 800bf62:	89a3      	ldrh	r3, [r4, #12]
 800bf64:	059b      	lsls	r3, r3, #22
 800bf66:	d4e1      	bmi.n	800bf2c <_fflush_r+0xc>
 800bf68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf6a:	f7fd fa01 	bl	8009370 <__retarget_lock_release_recursive>
 800bf6e:	e7dd      	b.n	800bf2c <_fflush_r+0xc>

0800bf70 <fiprintf>:
 800bf70:	b40e      	push	{r1, r2, r3}
 800bf72:	b503      	push	{r0, r1, lr}
 800bf74:	4601      	mov	r1, r0
 800bf76:	ab03      	add	r3, sp, #12
 800bf78:	4805      	ldr	r0, [pc, #20]	@ (800bf90 <fiprintf+0x20>)
 800bf7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf7e:	6800      	ldr	r0, [r0, #0]
 800bf80:	9301      	str	r3, [sp, #4]
 800bf82:	f7ff fe31 	bl	800bbe8 <_vfiprintf_r>
 800bf86:	b002      	add	sp, #8
 800bf88:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf8c:	b003      	add	sp, #12
 800bf8e:	4770      	bx	lr
 800bf90:	20000060 	.word	0x20000060

0800bf94 <__swhatbuf_r>:
 800bf94:	b570      	push	{r4, r5, r6, lr}
 800bf96:	460c      	mov	r4, r1
 800bf98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf9c:	2900      	cmp	r1, #0
 800bf9e:	b096      	sub	sp, #88	@ 0x58
 800bfa0:	4615      	mov	r5, r2
 800bfa2:	461e      	mov	r6, r3
 800bfa4:	da0d      	bge.n	800bfc2 <__swhatbuf_r+0x2e>
 800bfa6:	89a3      	ldrh	r3, [r4, #12]
 800bfa8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bfac:	f04f 0100 	mov.w	r1, #0
 800bfb0:	bf14      	ite	ne
 800bfb2:	2340      	movne	r3, #64	@ 0x40
 800bfb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bfb8:	2000      	movs	r0, #0
 800bfba:	6031      	str	r1, [r6, #0]
 800bfbc:	602b      	str	r3, [r5, #0]
 800bfbe:	b016      	add	sp, #88	@ 0x58
 800bfc0:	bd70      	pop	{r4, r5, r6, pc}
 800bfc2:	466a      	mov	r2, sp
 800bfc4:	f000 f862 	bl	800c08c <_fstat_r>
 800bfc8:	2800      	cmp	r0, #0
 800bfca:	dbec      	blt.n	800bfa6 <__swhatbuf_r+0x12>
 800bfcc:	9901      	ldr	r1, [sp, #4]
 800bfce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bfd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bfd6:	4259      	negs	r1, r3
 800bfd8:	4159      	adcs	r1, r3
 800bfda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bfde:	e7eb      	b.n	800bfb8 <__swhatbuf_r+0x24>

0800bfe0 <__smakebuf_r>:
 800bfe0:	898b      	ldrh	r3, [r1, #12]
 800bfe2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfe4:	079d      	lsls	r5, r3, #30
 800bfe6:	4606      	mov	r6, r0
 800bfe8:	460c      	mov	r4, r1
 800bfea:	d507      	bpl.n	800bffc <__smakebuf_r+0x1c>
 800bfec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bff0:	6023      	str	r3, [r4, #0]
 800bff2:	6123      	str	r3, [r4, #16]
 800bff4:	2301      	movs	r3, #1
 800bff6:	6163      	str	r3, [r4, #20]
 800bff8:	b003      	add	sp, #12
 800bffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bffc:	ab01      	add	r3, sp, #4
 800bffe:	466a      	mov	r2, sp
 800c000:	f7ff ffc8 	bl	800bf94 <__swhatbuf_r>
 800c004:	9f00      	ldr	r7, [sp, #0]
 800c006:	4605      	mov	r5, r0
 800c008:	4639      	mov	r1, r7
 800c00a:	4630      	mov	r0, r6
 800c00c:	f7fe f8b0 	bl	800a170 <_malloc_r>
 800c010:	b948      	cbnz	r0, 800c026 <__smakebuf_r+0x46>
 800c012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c016:	059a      	lsls	r2, r3, #22
 800c018:	d4ee      	bmi.n	800bff8 <__smakebuf_r+0x18>
 800c01a:	f023 0303 	bic.w	r3, r3, #3
 800c01e:	f043 0302 	orr.w	r3, r3, #2
 800c022:	81a3      	strh	r3, [r4, #12]
 800c024:	e7e2      	b.n	800bfec <__smakebuf_r+0xc>
 800c026:	89a3      	ldrh	r3, [r4, #12]
 800c028:	6020      	str	r0, [r4, #0]
 800c02a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c02e:	81a3      	strh	r3, [r4, #12]
 800c030:	9b01      	ldr	r3, [sp, #4]
 800c032:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c036:	b15b      	cbz	r3, 800c050 <__smakebuf_r+0x70>
 800c038:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c03c:	4630      	mov	r0, r6
 800c03e:	f000 f837 	bl	800c0b0 <_isatty_r>
 800c042:	b128      	cbz	r0, 800c050 <__smakebuf_r+0x70>
 800c044:	89a3      	ldrh	r3, [r4, #12]
 800c046:	f023 0303 	bic.w	r3, r3, #3
 800c04a:	f043 0301 	orr.w	r3, r3, #1
 800c04e:	81a3      	strh	r3, [r4, #12]
 800c050:	89a3      	ldrh	r3, [r4, #12]
 800c052:	431d      	orrs	r5, r3
 800c054:	81a5      	strh	r5, [r4, #12]
 800c056:	e7cf      	b.n	800bff8 <__smakebuf_r+0x18>

0800c058 <memmove>:
 800c058:	4288      	cmp	r0, r1
 800c05a:	b510      	push	{r4, lr}
 800c05c:	eb01 0402 	add.w	r4, r1, r2
 800c060:	d902      	bls.n	800c068 <memmove+0x10>
 800c062:	4284      	cmp	r4, r0
 800c064:	4623      	mov	r3, r4
 800c066:	d807      	bhi.n	800c078 <memmove+0x20>
 800c068:	1e43      	subs	r3, r0, #1
 800c06a:	42a1      	cmp	r1, r4
 800c06c:	d008      	beq.n	800c080 <memmove+0x28>
 800c06e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c072:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c076:	e7f8      	b.n	800c06a <memmove+0x12>
 800c078:	4402      	add	r2, r0
 800c07a:	4601      	mov	r1, r0
 800c07c:	428a      	cmp	r2, r1
 800c07e:	d100      	bne.n	800c082 <memmove+0x2a>
 800c080:	bd10      	pop	{r4, pc}
 800c082:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c086:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c08a:	e7f7      	b.n	800c07c <memmove+0x24>

0800c08c <_fstat_r>:
 800c08c:	b538      	push	{r3, r4, r5, lr}
 800c08e:	4d07      	ldr	r5, [pc, #28]	@ (800c0ac <_fstat_r+0x20>)
 800c090:	2300      	movs	r3, #0
 800c092:	4604      	mov	r4, r0
 800c094:	4608      	mov	r0, r1
 800c096:	4611      	mov	r1, r2
 800c098:	602b      	str	r3, [r5, #0]
 800c09a:	f7f5 fa6c 	bl	8001576 <_fstat>
 800c09e:	1c43      	adds	r3, r0, #1
 800c0a0:	d102      	bne.n	800c0a8 <_fstat_r+0x1c>
 800c0a2:	682b      	ldr	r3, [r5, #0]
 800c0a4:	b103      	cbz	r3, 800c0a8 <_fstat_r+0x1c>
 800c0a6:	6023      	str	r3, [r4, #0]
 800c0a8:	bd38      	pop	{r3, r4, r5, pc}
 800c0aa:	bf00      	nop
 800c0ac:	20000fc8 	.word	0x20000fc8

0800c0b0 <_isatty_r>:
 800c0b0:	b538      	push	{r3, r4, r5, lr}
 800c0b2:	4d06      	ldr	r5, [pc, #24]	@ (800c0cc <_isatty_r+0x1c>)
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	4604      	mov	r4, r0
 800c0b8:	4608      	mov	r0, r1
 800c0ba:	602b      	str	r3, [r5, #0]
 800c0bc:	f7f5 fa6b 	bl	8001596 <_isatty>
 800c0c0:	1c43      	adds	r3, r0, #1
 800c0c2:	d102      	bne.n	800c0ca <_isatty_r+0x1a>
 800c0c4:	682b      	ldr	r3, [r5, #0]
 800c0c6:	b103      	cbz	r3, 800c0ca <_isatty_r+0x1a>
 800c0c8:	6023      	str	r3, [r4, #0]
 800c0ca:	bd38      	pop	{r3, r4, r5, pc}
 800c0cc:	20000fc8 	.word	0x20000fc8

0800c0d0 <_sbrk_r>:
 800c0d0:	b538      	push	{r3, r4, r5, lr}
 800c0d2:	4d06      	ldr	r5, [pc, #24]	@ (800c0ec <_sbrk_r+0x1c>)
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	4604      	mov	r4, r0
 800c0d8:	4608      	mov	r0, r1
 800c0da:	602b      	str	r3, [r5, #0]
 800c0dc:	f7f5 fa74 	bl	80015c8 <_sbrk>
 800c0e0:	1c43      	adds	r3, r0, #1
 800c0e2:	d102      	bne.n	800c0ea <_sbrk_r+0x1a>
 800c0e4:	682b      	ldr	r3, [r5, #0]
 800c0e6:	b103      	cbz	r3, 800c0ea <_sbrk_r+0x1a>
 800c0e8:	6023      	str	r3, [r4, #0]
 800c0ea:	bd38      	pop	{r3, r4, r5, pc}
 800c0ec:	20000fc8 	.word	0x20000fc8

0800c0f0 <nan>:
 800c0f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c0f8 <nan+0x8>
 800c0f4:	4770      	bx	lr
 800c0f6:	bf00      	nop
 800c0f8:	00000000 	.word	0x00000000
 800c0fc:	7ff80000 	.word	0x7ff80000

0800c100 <abort>:
 800c100:	b508      	push	{r3, lr}
 800c102:	2006      	movs	r0, #6
 800c104:	f000 fbc4 	bl	800c890 <raise>
 800c108:	2001      	movs	r0, #1
 800c10a:	f7f5 f9e4 	bl	80014d6 <_exit>

0800c10e <_calloc_r>:
 800c10e:	b570      	push	{r4, r5, r6, lr}
 800c110:	fba1 5402 	umull	r5, r4, r1, r2
 800c114:	b934      	cbnz	r4, 800c124 <_calloc_r+0x16>
 800c116:	4629      	mov	r1, r5
 800c118:	f7fe f82a 	bl	800a170 <_malloc_r>
 800c11c:	4606      	mov	r6, r0
 800c11e:	b928      	cbnz	r0, 800c12c <_calloc_r+0x1e>
 800c120:	4630      	mov	r0, r6
 800c122:	bd70      	pop	{r4, r5, r6, pc}
 800c124:	220c      	movs	r2, #12
 800c126:	6002      	str	r2, [r0, #0]
 800c128:	2600      	movs	r6, #0
 800c12a:	e7f9      	b.n	800c120 <_calloc_r+0x12>
 800c12c:	462a      	mov	r2, r5
 800c12e:	4621      	mov	r1, r4
 800c130:	f7fd f808 	bl	8009144 <memset>
 800c134:	e7f4      	b.n	800c120 <_calloc_r+0x12>

0800c136 <rshift>:
 800c136:	6903      	ldr	r3, [r0, #16]
 800c138:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c13c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c140:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c144:	f100 0414 	add.w	r4, r0, #20
 800c148:	dd45      	ble.n	800c1d6 <rshift+0xa0>
 800c14a:	f011 011f 	ands.w	r1, r1, #31
 800c14e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c152:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c156:	d10c      	bne.n	800c172 <rshift+0x3c>
 800c158:	f100 0710 	add.w	r7, r0, #16
 800c15c:	4629      	mov	r1, r5
 800c15e:	42b1      	cmp	r1, r6
 800c160:	d334      	bcc.n	800c1cc <rshift+0x96>
 800c162:	1a9b      	subs	r3, r3, r2
 800c164:	009b      	lsls	r3, r3, #2
 800c166:	1eea      	subs	r2, r5, #3
 800c168:	4296      	cmp	r6, r2
 800c16a:	bf38      	it	cc
 800c16c:	2300      	movcc	r3, #0
 800c16e:	4423      	add	r3, r4
 800c170:	e015      	b.n	800c19e <rshift+0x68>
 800c172:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c176:	f1c1 0820 	rsb	r8, r1, #32
 800c17a:	40cf      	lsrs	r7, r1
 800c17c:	f105 0e04 	add.w	lr, r5, #4
 800c180:	46a1      	mov	r9, r4
 800c182:	4576      	cmp	r6, lr
 800c184:	46f4      	mov	ip, lr
 800c186:	d815      	bhi.n	800c1b4 <rshift+0x7e>
 800c188:	1a9a      	subs	r2, r3, r2
 800c18a:	0092      	lsls	r2, r2, #2
 800c18c:	3a04      	subs	r2, #4
 800c18e:	3501      	adds	r5, #1
 800c190:	42ae      	cmp	r6, r5
 800c192:	bf38      	it	cc
 800c194:	2200      	movcc	r2, #0
 800c196:	18a3      	adds	r3, r4, r2
 800c198:	50a7      	str	r7, [r4, r2]
 800c19a:	b107      	cbz	r7, 800c19e <rshift+0x68>
 800c19c:	3304      	adds	r3, #4
 800c19e:	1b1a      	subs	r2, r3, r4
 800c1a0:	42a3      	cmp	r3, r4
 800c1a2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c1a6:	bf08      	it	eq
 800c1a8:	2300      	moveq	r3, #0
 800c1aa:	6102      	str	r2, [r0, #16]
 800c1ac:	bf08      	it	eq
 800c1ae:	6143      	streq	r3, [r0, #20]
 800c1b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c1b4:	f8dc c000 	ldr.w	ip, [ip]
 800c1b8:	fa0c fc08 	lsl.w	ip, ip, r8
 800c1bc:	ea4c 0707 	orr.w	r7, ip, r7
 800c1c0:	f849 7b04 	str.w	r7, [r9], #4
 800c1c4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c1c8:	40cf      	lsrs	r7, r1
 800c1ca:	e7da      	b.n	800c182 <rshift+0x4c>
 800c1cc:	f851 cb04 	ldr.w	ip, [r1], #4
 800c1d0:	f847 cf04 	str.w	ip, [r7, #4]!
 800c1d4:	e7c3      	b.n	800c15e <rshift+0x28>
 800c1d6:	4623      	mov	r3, r4
 800c1d8:	e7e1      	b.n	800c19e <rshift+0x68>

0800c1da <__hexdig_fun>:
 800c1da:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c1de:	2b09      	cmp	r3, #9
 800c1e0:	d802      	bhi.n	800c1e8 <__hexdig_fun+0xe>
 800c1e2:	3820      	subs	r0, #32
 800c1e4:	b2c0      	uxtb	r0, r0
 800c1e6:	4770      	bx	lr
 800c1e8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c1ec:	2b05      	cmp	r3, #5
 800c1ee:	d801      	bhi.n	800c1f4 <__hexdig_fun+0x1a>
 800c1f0:	3847      	subs	r0, #71	@ 0x47
 800c1f2:	e7f7      	b.n	800c1e4 <__hexdig_fun+0xa>
 800c1f4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c1f8:	2b05      	cmp	r3, #5
 800c1fa:	d801      	bhi.n	800c200 <__hexdig_fun+0x26>
 800c1fc:	3827      	subs	r0, #39	@ 0x27
 800c1fe:	e7f1      	b.n	800c1e4 <__hexdig_fun+0xa>
 800c200:	2000      	movs	r0, #0
 800c202:	4770      	bx	lr

0800c204 <__gethex>:
 800c204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c208:	b085      	sub	sp, #20
 800c20a:	468a      	mov	sl, r1
 800c20c:	9302      	str	r3, [sp, #8]
 800c20e:	680b      	ldr	r3, [r1, #0]
 800c210:	9001      	str	r0, [sp, #4]
 800c212:	4690      	mov	r8, r2
 800c214:	1c9c      	adds	r4, r3, #2
 800c216:	46a1      	mov	r9, r4
 800c218:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c21c:	2830      	cmp	r0, #48	@ 0x30
 800c21e:	d0fa      	beq.n	800c216 <__gethex+0x12>
 800c220:	eba9 0303 	sub.w	r3, r9, r3
 800c224:	f1a3 0b02 	sub.w	fp, r3, #2
 800c228:	f7ff ffd7 	bl	800c1da <__hexdig_fun>
 800c22c:	4605      	mov	r5, r0
 800c22e:	2800      	cmp	r0, #0
 800c230:	d168      	bne.n	800c304 <__gethex+0x100>
 800c232:	49a0      	ldr	r1, [pc, #640]	@ (800c4b4 <__gethex+0x2b0>)
 800c234:	2201      	movs	r2, #1
 800c236:	4648      	mov	r0, r9
 800c238:	f7fc ff8c 	bl	8009154 <strncmp>
 800c23c:	4607      	mov	r7, r0
 800c23e:	2800      	cmp	r0, #0
 800c240:	d167      	bne.n	800c312 <__gethex+0x10e>
 800c242:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c246:	4626      	mov	r6, r4
 800c248:	f7ff ffc7 	bl	800c1da <__hexdig_fun>
 800c24c:	2800      	cmp	r0, #0
 800c24e:	d062      	beq.n	800c316 <__gethex+0x112>
 800c250:	4623      	mov	r3, r4
 800c252:	7818      	ldrb	r0, [r3, #0]
 800c254:	2830      	cmp	r0, #48	@ 0x30
 800c256:	4699      	mov	r9, r3
 800c258:	f103 0301 	add.w	r3, r3, #1
 800c25c:	d0f9      	beq.n	800c252 <__gethex+0x4e>
 800c25e:	f7ff ffbc 	bl	800c1da <__hexdig_fun>
 800c262:	fab0 f580 	clz	r5, r0
 800c266:	096d      	lsrs	r5, r5, #5
 800c268:	f04f 0b01 	mov.w	fp, #1
 800c26c:	464a      	mov	r2, r9
 800c26e:	4616      	mov	r6, r2
 800c270:	3201      	adds	r2, #1
 800c272:	7830      	ldrb	r0, [r6, #0]
 800c274:	f7ff ffb1 	bl	800c1da <__hexdig_fun>
 800c278:	2800      	cmp	r0, #0
 800c27a:	d1f8      	bne.n	800c26e <__gethex+0x6a>
 800c27c:	498d      	ldr	r1, [pc, #564]	@ (800c4b4 <__gethex+0x2b0>)
 800c27e:	2201      	movs	r2, #1
 800c280:	4630      	mov	r0, r6
 800c282:	f7fc ff67 	bl	8009154 <strncmp>
 800c286:	2800      	cmp	r0, #0
 800c288:	d13f      	bne.n	800c30a <__gethex+0x106>
 800c28a:	b944      	cbnz	r4, 800c29e <__gethex+0x9a>
 800c28c:	1c74      	adds	r4, r6, #1
 800c28e:	4622      	mov	r2, r4
 800c290:	4616      	mov	r6, r2
 800c292:	3201      	adds	r2, #1
 800c294:	7830      	ldrb	r0, [r6, #0]
 800c296:	f7ff ffa0 	bl	800c1da <__hexdig_fun>
 800c29a:	2800      	cmp	r0, #0
 800c29c:	d1f8      	bne.n	800c290 <__gethex+0x8c>
 800c29e:	1ba4      	subs	r4, r4, r6
 800c2a0:	00a7      	lsls	r7, r4, #2
 800c2a2:	7833      	ldrb	r3, [r6, #0]
 800c2a4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c2a8:	2b50      	cmp	r3, #80	@ 0x50
 800c2aa:	d13e      	bne.n	800c32a <__gethex+0x126>
 800c2ac:	7873      	ldrb	r3, [r6, #1]
 800c2ae:	2b2b      	cmp	r3, #43	@ 0x2b
 800c2b0:	d033      	beq.n	800c31a <__gethex+0x116>
 800c2b2:	2b2d      	cmp	r3, #45	@ 0x2d
 800c2b4:	d034      	beq.n	800c320 <__gethex+0x11c>
 800c2b6:	1c71      	adds	r1, r6, #1
 800c2b8:	2400      	movs	r4, #0
 800c2ba:	7808      	ldrb	r0, [r1, #0]
 800c2bc:	f7ff ff8d 	bl	800c1da <__hexdig_fun>
 800c2c0:	1e43      	subs	r3, r0, #1
 800c2c2:	b2db      	uxtb	r3, r3
 800c2c4:	2b18      	cmp	r3, #24
 800c2c6:	d830      	bhi.n	800c32a <__gethex+0x126>
 800c2c8:	f1a0 0210 	sub.w	r2, r0, #16
 800c2cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c2d0:	f7ff ff83 	bl	800c1da <__hexdig_fun>
 800c2d4:	f100 3cff 	add.w	ip, r0, #4294967295
 800c2d8:	fa5f fc8c 	uxtb.w	ip, ip
 800c2dc:	f1bc 0f18 	cmp.w	ip, #24
 800c2e0:	f04f 030a 	mov.w	r3, #10
 800c2e4:	d91e      	bls.n	800c324 <__gethex+0x120>
 800c2e6:	b104      	cbz	r4, 800c2ea <__gethex+0xe6>
 800c2e8:	4252      	negs	r2, r2
 800c2ea:	4417      	add	r7, r2
 800c2ec:	f8ca 1000 	str.w	r1, [sl]
 800c2f0:	b1ed      	cbz	r5, 800c32e <__gethex+0x12a>
 800c2f2:	f1bb 0f00 	cmp.w	fp, #0
 800c2f6:	bf0c      	ite	eq
 800c2f8:	2506      	moveq	r5, #6
 800c2fa:	2500      	movne	r5, #0
 800c2fc:	4628      	mov	r0, r5
 800c2fe:	b005      	add	sp, #20
 800c300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c304:	2500      	movs	r5, #0
 800c306:	462c      	mov	r4, r5
 800c308:	e7b0      	b.n	800c26c <__gethex+0x68>
 800c30a:	2c00      	cmp	r4, #0
 800c30c:	d1c7      	bne.n	800c29e <__gethex+0x9a>
 800c30e:	4627      	mov	r7, r4
 800c310:	e7c7      	b.n	800c2a2 <__gethex+0x9e>
 800c312:	464e      	mov	r6, r9
 800c314:	462f      	mov	r7, r5
 800c316:	2501      	movs	r5, #1
 800c318:	e7c3      	b.n	800c2a2 <__gethex+0x9e>
 800c31a:	2400      	movs	r4, #0
 800c31c:	1cb1      	adds	r1, r6, #2
 800c31e:	e7cc      	b.n	800c2ba <__gethex+0xb6>
 800c320:	2401      	movs	r4, #1
 800c322:	e7fb      	b.n	800c31c <__gethex+0x118>
 800c324:	fb03 0002 	mla	r0, r3, r2, r0
 800c328:	e7ce      	b.n	800c2c8 <__gethex+0xc4>
 800c32a:	4631      	mov	r1, r6
 800c32c:	e7de      	b.n	800c2ec <__gethex+0xe8>
 800c32e:	eba6 0309 	sub.w	r3, r6, r9
 800c332:	3b01      	subs	r3, #1
 800c334:	4629      	mov	r1, r5
 800c336:	2b07      	cmp	r3, #7
 800c338:	dc0a      	bgt.n	800c350 <__gethex+0x14c>
 800c33a:	9801      	ldr	r0, [sp, #4]
 800c33c:	f7fd ffa4 	bl	800a288 <_Balloc>
 800c340:	4604      	mov	r4, r0
 800c342:	b940      	cbnz	r0, 800c356 <__gethex+0x152>
 800c344:	4b5c      	ldr	r3, [pc, #368]	@ (800c4b8 <__gethex+0x2b4>)
 800c346:	4602      	mov	r2, r0
 800c348:	21e4      	movs	r1, #228	@ 0xe4
 800c34a:	485c      	ldr	r0, [pc, #368]	@ (800c4bc <__gethex+0x2b8>)
 800c34c:	f7fd f826 	bl	800939c <__assert_func>
 800c350:	3101      	adds	r1, #1
 800c352:	105b      	asrs	r3, r3, #1
 800c354:	e7ef      	b.n	800c336 <__gethex+0x132>
 800c356:	f100 0a14 	add.w	sl, r0, #20
 800c35a:	2300      	movs	r3, #0
 800c35c:	4655      	mov	r5, sl
 800c35e:	469b      	mov	fp, r3
 800c360:	45b1      	cmp	r9, r6
 800c362:	d337      	bcc.n	800c3d4 <__gethex+0x1d0>
 800c364:	f845 bb04 	str.w	fp, [r5], #4
 800c368:	eba5 050a 	sub.w	r5, r5, sl
 800c36c:	10ad      	asrs	r5, r5, #2
 800c36e:	6125      	str	r5, [r4, #16]
 800c370:	4658      	mov	r0, fp
 800c372:	f7fe f87b 	bl	800a46c <__hi0bits>
 800c376:	016d      	lsls	r5, r5, #5
 800c378:	f8d8 6000 	ldr.w	r6, [r8]
 800c37c:	1a2d      	subs	r5, r5, r0
 800c37e:	42b5      	cmp	r5, r6
 800c380:	dd54      	ble.n	800c42c <__gethex+0x228>
 800c382:	1bad      	subs	r5, r5, r6
 800c384:	4629      	mov	r1, r5
 800c386:	4620      	mov	r0, r4
 800c388:	f7fe fc07 	bl	800ab9a <__any_on>
 800c38c:	4681      	mov	r9, r0
 800c38e:	b178      	cbz	r0, 800c3b0 <__gethex+0x1ac>
 800c390:	1e6b      	subs	r3, r5, #1
 800c392:	1159      	asrs	r1, r3, #5
 800c394:	f003 021f 	and.w	r2, r3, #31
 800c398:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c39c:	f04f 0901 	mov.w	r9, #1
 800c3a0:	fa09 f202 	lsl.w	r2, r9, r2
 800c3a4:	420a      	tst	r2, r1
 800c3a6:	d003      	beq.n	800c3b0 <__gethex+0x1ac>
 800c3a8:	454b      	cmp	r3, r9
 800c3aa:	dc36      	bgt.n	800c41a <__gethex+0x216>
 800c3ac:	f04f 0902 	mov.w	r9, #2
 800c3b0:	4629      	mov	r1, r5
 800c3b2:	4620      	mov	r0, r4
 800c3b4:	f7ff febf 	bl	800c136 <rshift>
 800c3b8:	442f      	add	r7, r5
 800c3ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c3be:	42bb      	cmp	r3, r7
 800c3c0:	da42      	bge.n	800c448 <__gethex+0x244>
 800c3c2:	9801      	ldr	r0, [sp, #4]
 800c3c4:	4621      	mov	r1, r4
 800c3c6:	f7fd ff9f 	bl	800a308 <_Bfree>
 800c3ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	6013      	str	r3, [r2, #0]
 800c3d0:	25a3      	movs	r5, #163	@ 0xa3
 800c3d2:	e793      	b.n	800c2fc <__gethex+0xf8>
 800c3d4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c3d8:	2a2e      	cmp	r2, #46	@ 0x2e
 800c3da:	d012      	beq.n	800c402 <__gethex+0x1fe>
 800c3dc:	2b20      	cmp	r3, #32
 800c3de:	d104      	bne.n	800c3ea <__gethex+0x1e6>
 800c3e0:	f845 bb04 	str.w	fp, [r5], #4
 800c3e4:	f04f 0b00 	mov.w	fp, #0
 800c3e8:	465b      	mov	r3, fp
 800c3ea:	7830      	ldrb	r0, [r6, #0]
 800c3ec:	9303      	str	r3, [sp, #12]
 800c3ee:	f7ff fef4 	bl	800c1da <__hexdig_fun>
 800c3f2:	9b03      	ldr	r3, [sp, #12]
 800c3f4:	f000 000f 	and.w	r0, r0, #15
 800c3f8:	4098      	lsls	r0, r3
 800c3fa:	ea4b 0b00 	orr.w	fp, fp, r0
 800c3fe:	3304      	adds	r3, #4
 800c400:	e7ae      	b.n	800c360 <__gethex+0x15c>
 800c402:	45b1      	cmp	r9, r6
 800c404:	d8ea      	bhi.n	800c3dc <__gethex+0x1d8>
 800c406:	492b      	ldr	r1, [pc, #172]	@ (800c4b4 <__gethex+0x2b0>)
 800c408:	9303      	str	r3, [sp, #12]
 800c40a:	2201      	movs	r2, #1
 800c40c:	4630      	mov	r0, r6
 800c40e:	f7fc fea1 	bl	8009154 <strncmp>
 800c412:	9b03      	ldr	r3, [sp, #12]
 800c414:	2800      	cmp	r0, #0
 800c416:	d1e1      	bne.n	800c3dc <__gethex+0x1d8>
 800c418:	e7a2      	b.n	800c360 <__gethex+0x15c>
 800c41a:	1ea9      	subs	r1, r5, #2
 800c41c:	4620      	mov	r0, r4
 800c41e:	f7fe fbbc 	bl	800ab9a <__any_on>
 800c422:	2800      	cmp	r0, #0
 800c424:	d0c2      	beq.n	800c3ac <__gethex+0x1a8>
 800c426:	f04f 0903 	mov.w	r9, #3
 800c42a:	e7c1      	b.n	800c3b0 <__gethex+0x1ac>
 800c42c:	da09      	bge.n	800c442 <__gethex+0x23e>
 800c42e:	1b75      	subs	r5, r6, r5
 800c430:	4621      	mov	r1, r4
 800c432:	9801      	ldr	r0, [sp, #4]
 800c434:	462a      	mov	r2, r5
 800c436:	f7fe f977 	bl	800a728 <__lshift>
 800c43a:	1b7f      	subs	r7, r7, r5
 800c43c:	4604      	mov	r4, r0
 800c43e:	f100 0a14 	add.w	sl, r0, #20
 800c442:	f04f 0900 	mov.w	r9, #0
 800c446:	e7b8      	b.n	800c3ba <__gethex+0x1b6>
 800c448:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c44c:	42bd      	cmp	r5, r7
 800c44e:	dd6f      	ble.n	800c530 <__gethex+0x32c>
 800c450:	1bed      	subs	r5, r5, r7
 800c452:	42ae      	cmp	r6, r5
 800c454:	dc34      	bgt.n	800c4c0 <__gethex+0x2bc>
 800c456:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c45a:	2b02      	cmp	r3, #2
 800c45c:	d022      	beq.n	800c4a4 <__gethex+0x2a0>
 800c45e:	2b03      	cmp	r3, #3
 800c460:	d024      	beq.n	800c4ac <__gethex+0x2a8>
 800c462:	2b01      	cmp	r3, #1
 800c464:	d115      	bne.n	800c492 <__gethex+0x28e>
 800c466:	42ae      	cmp	r6, r5
 800c468:	d113      	bne.n	800c492 <__gethex+0x28e>
 800c46a:	2e01      	cmp	r6, #1
 800c46c:	d10b      	bne.n	800c486 <__gethex+0x282>
 800c46e:	9a02      	ldr	r2, [sp, #8]
 800c470:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c474:	6013      	str	r3, [r2, #0]
 800c476:	2301      	movs	r3, #1
 800c478:	6123      	str	r3, [r4, #16]
 800c47a:	f8ca 3000 	str.w	r3, [sl]
 800c47e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c480:	2562      	movs	r5, #98	@ 0x62
 800c482:	601c      	str	r4, [r3, #0]
 800c484:	e73a      	b.n	800c2fc <__gethex+0xf8>
 800c486:	1e71      	subs	r1, r6, #1
 800c488:	4620      	mov	r0, r4
 800c48a:	f7fe fb86 	bl	800ab9a <__any_on>
 800c48e:	2800      	cmp	r0, #0
 800c490:	d1ed      	bne.n	800c46e <__gethex+0x26a>
 800c492:	9801      	ldr	r0, [sp, #4]
 800c494:	4621      	mov	r1, r4
 800c496:	f7fd ff37 	bl	800a308 <_Bfree>
 800c49a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c49c:	2300      	movs	r3, #0
 800c49e:	6013      	str	r3, [r2, #0]
 800c4a0:	2550      	movs	r5, #80	@ 0x50
 800c4a2:	e72b      	b.n	800c2fc <__gethex+0xf8>
 800c4a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d1f3      	bne.n	800c492 <__gethex+0x28e>
 800c4aa:	e7e0      	b.n	800c46e <__gethex+0x26a>
 800c4ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d1dd      	bne.n	800c46e <__gethex+0x26a>
 800c4b2:	e7ee      	b.n	800c492 <__gethex+0x28e>
 800c4b4:	0800d3fd 	.word	0x0800d3fd
 800c4b8:	0800d393 	.word	0x0800d393
 800c4bc:	0800d418 	.word	0x0800d418
 800c4c0:	1e6f      	subs	r7, r5, #1
 800c4c2:	f1b9 0f00 	cmp.w	r9, #0
 800c4c6:	d130      	bne.n	800c52a <__gethex+0x326>
 800c4c8:	b127      	cbz	r7, 800c4d4 <__gethex+0x2d0>
 800c4ca:	4639      	mov	r1, r7
 800c4cc:	4620      	mov	r0, r4
 800c4ce:	f7fe fb64 	bl	800ab9a <__any_on>
 800c4d2:	4681      	mov	r9, r0
 800c4d4:	117a      	asrs	r2, r7, #5
 800c4d6:	2301      	movs	r3, #1
 800c4d8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c4dc:	f007 071f 	and.w	r7, r7, #31
 800c4e0:	40bb      	lsls	r3, r7
 800c4e2:	4213      	tst	r3, r2
 800c4e4:	4629      	mov	r1, r5
 800c4e6:	4620      	mov	r0, r4
 800c4e8:	bf18      	it	ne
 800c4ea:	f049 0902 	orrne.w	r9, r9, #2
 800c4ee:	f7ff fe22 	bl	800c136 <rshift>
 800c4f2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c4f6:	1b76      	subs	r6, r6, r5
 800c4f8:	2502      	movs	r5, #2
 800c4fa:	f1b9 0f00 	cmp.w	r9, #0
 800c4fe:	d047      	beq.n	800c590 <__gethex+0x38c>
 800c500:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c504:	2b02      	cmp	r3, #2
 800c506:	d015      	beq.n	800c534 <__gethex+0x330>
 800c508:	2b03      	cmp	r3, #3
 800c50a:	d017      	beq.n	800c53c <__gethex+0x338>
 800c50c:	2b01      	cmp	r3, #1
 800c50e:	d109      	bne.n	800c524 <__gethex+0x320>
 800c510:	f019 0f02 	tst.w	r9, #2
 800c514:	d006      	beq.n	800c524 <__gethex+0x320>
 800c516:	f8da 3000 	ldr.w	r3, [sl]
 800c51a:	ea49 0903 	orr.w	r9, r9, r3
 800c51e:	f019 0f01 	tst.w	r9, #1
 800c522:	d10e      	bne.n	800c542 <__gethex+0x33e>
 800c524:	f045 0510 	orr.w	r5, r5, #16
 800c528:	e032      	b.n	800c590 <__gethex+0x38c>
 800c52a:	f04f 0901 	mov.w	r9, #1
 800c52e:	e7d1      	b.n	800c4d4 <__gethex+0x2d0>
 800c530:	2501      	movs	r5, #1
 800c532:	e7e2      	b.n	800c4fa <__gethex+0x2f6>
 800c534:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c536:	f1c3 0301 	rsb	r3, r3, #1
 800c53a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c53c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d0f0      	beq.n	800c524 <__gethex+0x320>
 800c542:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c546:	f104 0314 	add.w	r3, r4, #20
 800c54a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c54e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c552:	f04f 0c00 	mov.w	ip, #0
 800c556:	4618      	mov	r0, r3
 800c558:	f853 2b04 	ldr.w	r2, [r3], #4
 800c55c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c560:	d01b      	beq.n	800c59a <__gethex+0x396>
 800c562:	3201      	adds	r2, #1
 800c564:	6002      	str	r2, [r0, #0]
 800c566:	2d02      	cmp	r5, #2
 800c568:	f104 0314 	add.w	r3, r4, #20
 800c56c:	d13c      	bne.n	800c5e8 <__gethex+0x3e4>
 800c56e:	f8d8 2000 	ldr.w	r2, [r8]
 800c572:	3a01      	subs	r2, #1
 800c574:	42b2      	cmp	r2, r6
 800c576:	d109      	bne.n	800c58c <__gethex+0x388>
 800c578:	1171      	asrs	r1, r6, #5
 800c57a:	2201      	movs	r2, #1
 800c57c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c580:	f006 061f 	and.w	r6, r6, #31
 800c584:	fa02 f606 	lsl.w	r6, r2, r6
 800c588:	421e      	tst	r6, r3
 800c58a:	d13a      	bne.n	800c602 <__gethex+0x3fe>
 800c58c:	f045 0520 	orr.w	r5, r5, #32
 800c590:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c592:	601c      	str	r4, [r3, #0]
 800c594:	9b02      	ldr	r3, [sp, #8]
 800c596:	601f      	str	r7, [r3, #0]
 800c598:	e6b0      	b.n	800c2fc <__gethex+0xf8>
 800c59a:	4299      	cmp	r1, r3
 800c59c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c5a0:	d8d9      	bhi.n	800c556 <__gethex+0x352>
 800c5a2:	68a3      	ldr	r3, [r4, #8]
 800c5a4:	459b      	cmp	fp, r3
 800c5a6:	db17      	blt.n	800c5d8 <__gethex+0x3d4>
 800c5a8:	6861      	ldr	r1, [r4, #4]
 800c5aa:	9801      	ldr	r0, [sp, #4]
 800c5ac:	3101      	adds	r1, #1
 800c5ae:	f7fd fe6b 	bl	800a288 <_Balloc>
 800c5b2:	4681      	mov	r9, r0
 800c5b4:	b918      	cbnz	r0, 800c5be <__gethex+0x3ba>
 800c5b6:	4b1a      	ldr	r3, [pc, #104]	@ (800c620 <__gethex+0x41c>)
 800c5b8:	4602      	mov	r2, r0
 800c5ba:	2184      	movs	r1, #132	@ 0x84
 800c5bc:	e6c5      	b.n	800c34a <__gethex+0x146>
 800c5be:	6922      	ldr	r2, [r4, #16]
 800c5c0:	3202      	adds	r2, #2
 800c5c2:	f104 010c 	add.w	r1, r4, #12
 800c5c6:	0092      	lsls	r2, r2, #2
 800c5c8:	300c      	adds	r0, #12
 800c5ca:	f7fc fed2 	bl	8009372 <memcpy>
 800c5ce:	4621      	mov	r1, r4
 800c5d0:	9801      	ldr	r0, [sp, #4]
 800c5d2:	f7fd fe99 	bl	800a308 <_Bfree>
 800c5d6:	464c      	mov	r4, r9
 800c5d8:	6923      	ldr	r3, [r4, #16]
 800c5da:	1c5a      	adds	r2, r3, #1
 800c5dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c5e0:	6122      	str	r2, [r4, #16]
 800c5e2:	2201      	movs	r2, #1
 800c5e4:	615a      	str	r2, [r3, #20]
 800c5e6:	e7be      	b.n	800c566 <__gethex+0x362>
 800c5e8:	6922      	ldr	r2, [r4, #16]
 800c5ea:	455a      	cmp	r2, fp
 800c5ec:	dd0b      	ble.n	800c606 <__gethex+0x402>
 800c5ee:	2101      	movs	r1, #1
 800c5f0:	4620      	mov	r0, r4
 800c5f2:	f7ff fda0 	bl	800c136 <rshift>
 800c5f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c5fa:	3701      	adds	r7, #1
 800c5fc:	42bb      	cmp	r3, r7
 800c5fe:	f6ff aee0 	blt.w	800c3c2 <__gethex+0x1be>
 800c602:	2501      	movs	r5, #1
 800c604:	e7c2      	b.n	800c58c <__gethex+0x388>
 800c606:	f016 061f 	ands.w	r6, r6, #31
 800c60a:	d0fa      	beq.n	800c602 <__gethex+0x3fe>
 800c60c:	4453      	add	r3, sl
 800c60e:	f1c6 0620 	rsb	r6, r6, #32
 800c612:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c616:	f7fd ff29 	bl	800a46c <__hi0bits>
 800c61a:	42b0      	cmp	r0, r6
 800c61c:	dbe7      	blt.n	800c5ee <__gethex+0x3ea>
 800c61e:	e7f0      	b.n	800c602 <__gethex+0x3fe>
 800c620:	0800d393 	.word	0x0800d393

0800c624 <L_shift>:
 800c624:	f1c2 0208 	rsb	r2, r2, #8
 800c628:	0092      	lsls	r2, r2, #2
 800c62a:	b570      	push	{r4, r5, r6, lr}
 800c62c:	f1c2 0620 	rsb	r6, r2, #32
 800c630:	6843      	ldr	r3, [r0, #4]
 800c632:	6804      	ldr	r4, [r0, #0]
 800c634:	fa03 f506 	lsl.w	r5, r3, r6
 800c638:	432c      	orrs	r4, r5
 800c63a:	40d3      	lsrs	r3, r2
 800c63c:	6004      	str	r4, [r0, #0]
 800c63e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c642:	4288      	cmp	r0, r1
 800c644:	d3f4      	bcc.n	800c630 <L_shift+0xc>
 800c646:	bd70      	pop	{r4, r5, r6, pc}

0800c648 <__match>:
 800c648:	b530      	push	{r4, r5, lr}
 800c64a:	6803      	ldr	r3, [r0, #0]
 800c64c:	3301      	adds	r3, #1
 800c64e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c652:	b914      	cbnz	r4, 800c65a <__match+0x12>
 800c654:	6003      	str	r3, [r0, #0]
 800c656:	2001      	movs	r0, #1
 800c658:	bd30      	pop	{r4, r5, pc}
 800c65a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c65e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c662:	2d19      	cmp	r5, #25
 800c664:	bf98      	it	ls
 800c666:	3220      	addls	r2, #32
 800c668:	42a2      	cmp	r2, r4
 800c66a:	d0f0      	beq.n	800c64e <__match+0x6>
 800c66c:	2000      	movs	r0, #0
 800c66e:	e7f3      	b.n	800c658 <__match+0x10>

0800c670 <__hexnan>:
 800c670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c674:	680b      	ldr	r3, [r1, #0]
 800c676:	6801      	ldr	r1, [r0, #0]
 800c678:	115e      	asrs	r6, r3, #5
 800c67a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c67e:	f013 031f 	ands.w	r3, r3, #31
 800c682:	b087      	sub	sp, #28
 800c684:	bf18      	it	ne
 800c686:	3604      	addne	r6, #4
 800c688:	2500      	movs	r5, #0
 800c68a:	1f37      	subs	r7, r6, #4
 800c68c:	4682      	mov	sl, r0
 800c68e:	4690      	mov	r8, r2
 800c690:	9301      	str	r3, [sp, #4]
 800c692:	f846 5c04 	str.w	r5, [r6, #-4]
 800c696:	46b9      	mov	r9, r7
 800c698:	463c      	mov	r4, r7
 800c69a:	9502      	str	r5, [sp, #8]
 800c69c:	46ab      	mov	fp, r5
 800c69e:	784a      	ldrb	r2, [r1, #1]
 800c6a0:	1c4b      	adds	r3, r1, #1
 800c6a2:	9303      	str	r3, [sp, #12]
 800c6a4:	b342      	cbz	r2, 800c6f8 <__hexnan+0x88>
 800c6a6:	4610      	mov	r0, r2
 800c6a8:	9105      	str	r1, [sp, #20]
 800c6aa:	9204      	str	r2, [sp, #16]
 800c6ac:	f7ff fd95 	bl	800c1da <__hexdig_fun>
 800c6b0:	2800      	cmp	r0, #0
 800c6b2:	d151      	bne.n	800c758 <__hexnan+0xe8>
 800c6b4:	9a04      	ldr	r2, [sp, #16]
 800c6b6:	9905      	ldr	r1, [sp, #20]
 800c6b8:	2a20      	cmp	r2, #32
 800c6ba:	d818      	bhi.n	800c6ee <__hexnan+0x7e>
 800c6bc:	9b02      	ldr	r3, [sp, #8]
 800c6be:	459b      	cmp	fp, r3
 800c6c0:	dd13      	ble.n	800c6ea <__hexnan+0x7a>
 800c6c2:	454c      	cmp	r4, r9
 800c6c4:	d206      	bcs.n	800c6d4 <__hexnan+0x64>
 800c6c6:	2d07      	cmp	r5, #7
 800c6c8:	dc04      	bgt.n	800c6d4 <__hexnan+0x64>
 800c6ca:	462a      	mov	r2, r5
 800c6cc:	4649      	mov	r1, r9
 800c6ce:	4620      	mov	r0, r4
 800c6d0:	f7ff ffa8 	bl	800c624 <L_shift>
 800c6d4:	4544      	cmp	r4, r8
 800c6d6:	d952      	bls.n	800c77e <__hexnan+0x10e>
 800c6d8:	2300      	movs	r3, #0
 800c6da:	f1a4 0904 	sub.w	r9, r4, #4
 800c6de:	f844 3c04 	str.w	r3, [r4, #-4]
 800c6e2:	f8cd b008 	str.w	fp, [sp, #8]
 800c6e6:	464c      	mov	r4, r9
 800c6e8:	461d      	mov	r5, r3
 800c6ea:	9903      	ldr	r1, [sp, #12]
 800c6ec:	e7d7      	b.n	800c69e <__hexnan+0x2e>
 800c6ee:	2a29      	cmp	r2, #41	@ 0x29
 800c6f0:	d157      	bne.n	800c7a2 <__hexnan+0x132>
 800c6f2:	3102      	adds	r1, #2
 800c6f4:	f8ca 1000 	str.w	r1, [sl]
 800c6f8:	f1bb 0f00 	cmp.w	fp, #0
 800c6fc:	d051      	beq.n	800c7a2 <__hexnan+0x132>
 800c6fe:	454c      	cmp	r4, r9
 800c700:	d206      	bcs.n	800c710 <__hexnan+0xa0>
 800c702:	2d07      	cmp	r5, #7
 800c704:	dc04      	bgt.n	800c710 <__hexnan+0xa0>
 800c706:	462a      	mov	r2, r5
 800c708:	4649      	mov	r1, r9
 800c70a:	4620      	mov	r0, r4
 800c70c:	f7ff ff8a 	bl	800c624 <L_shift>
 800c710:	4544      	cmp	r4, r8
 800c712:	d936      	bls.n	800c782 <__hexnan+0x112>
 800c714:	f1a8 0204 	sub.w	r2, r8, #4
 800c718:	4623      	mov	r3, r4
 800c71a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c71e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c722:	429f      	cmp	r7, r3
 800c724:	d2f9      	bcs.n	800c71a <__hexnan+0xaa>
 800c726:	1b3b      	subs	r3, r7, r4
 800c728:	f023 0303 	bic.w	r3, r3, #3
 800c72c:	3304      	adds	r3, #4
 800c72e:	3401      	adds	r4, #1
 800c730:	3e03      	subs	r6, #3
 800c732:	42b4      	cmp	r4, r6
 800c734:	bf88      	it	hi
 800c736:	2304      	movhi	r3, #4
 800c738:	4443      	add	r3, r8
 800c73a:	2200      	movs	r2, #0
 800c73c:	f843 2b04 	str.w	r2, [r3], #4
 800c740:	429f      	cmp	r7, r3
 800c742:	d2fb      	bcs.n	800c73c <__hexnan+0xcc>
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	b91b      	cbnz	r3, 800c750 <__hexnan+0xe0>
 800c748:	4547      	cmp	r7, r8
 800c74a:	d128      	bne.n	800c79e <__hexnan+0x12e>
 800c74c:	2301      	movs	r3, #1
 800c74e:	603b      	str	r3, [r7, #0]
 800c750:	2005      	movs	r0, #5
 800c752:	b007      	add	sp, #28
 800c754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c758:	3501      	adds	r5, #1
 800c75a:	2d08      	cmp	r5, #8
 800c75c:	f10b 0b01 	add.w	fp, fp, #1
 800c760:	dd06      	ble.n	800c770 <__hexnan+0x100>
 800c762:	4544      	cmp	r4, r8
 800c764:	d9c1      	bls.n	800c6ea <__hexnan+0x7a>
 800c766:	2300      	movs	r3, #0
 800c768:	f844 3c04 	str.w	r3, [r4, #-4]
 800c76c:	2501      	movs	r5, #1
 800c76e:	3c04      	subs	r4, #4
 800c770:	6822      	ldr	r2, [r4, #0]
 800c772:	f000 000f 	and.w	r0, r0, #15
 800c776:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c77a:	6020      	str	r0, [r4, #0]
 800c77c:	e7b5      	b.n	800c6ea <__hexnan+0x7a>
 800c77e:	2508      	movs	r5, #8
 800c780:	e7b3      	b.n	800c6ea <__hexnan+0x7a>
 800c782:	9b01      	ldr	r3, [sp, #4]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d0dd      	beq.n	800c744 <__hexnan+0xd4>
 800c788:	f1c3 0320 	rsb	r3, r3, #32
 800c78c:	f04f 32ff 	mov.w	r2, #4294967295
 800c790:	40da      	lsrs	r2, r3
 800c792:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c796:	4013      	ands	r3, r2
 800c798:	f846 3c04 	str.w	r3, [r6, #-4]
 800c79c:	e7d2      	b.n	800c744 <__hexnan+0xd4>
 800c79e:	3f04      	subs	r7, #4
 800c7a0:	e7d0      	b.n	800c744 <__hexnan+0xd4>
 800c7a2:	2004      	movs	r0, #4
 800c7a4:	e7d5      	b.n	800c752 <__hexnan+0xe2>

0800c7a6 <__ascii_mbtowc>:
 800c7a6:	b082      	sub	sp, #8
 800c7a8:	b901      	cbnz	r1, 800c7ac <__ascii_mbtowc+0x6>
 800c7aa:	a901      	add	r1, sp, #4
 800c7ac:	b142      	cbz	r2, 800c7c0 <__ascii_mbtowc+0x1a>
 800c7ae:	b14b      	cbz	r3, 800c7c4 <__ascii_mbtowc+0x1e>
 800c7b0:	7813      	ldrb	r3, [r2, #0]
 800c7b2:	600b      	str	r3, [r1, #0]
 800c7b4:	7812      	ldrb	r2, [r2, #0]
 800c7b6:	1e10      	subs	r0, r2, #0
 800c7b8:	bf18      	it	ne
 800c7ba:	2001      	movne	r0, #1
 800c7bc:	b002      	add	sp, #8
 800c7be:	4770      	bx	lr
 800c7c0:	4610      	mov	r0, r2
 800c7c2:	e7fb      	b.n	800c7bc <__ascii_mbtowc+0x16>
 800c7c4:	f06f 0001 	mvn.w	r0, #1
 800c7c8:	e7f8      	b.n	800c7bc <__ascii_mbtowc+0x16>

0800c7ca <_realloc_r>:
 800c7ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7ce:	4607      	mov	r7, r0
 800c7d0:	4614      	mov	r4, r2
 800c7d2:	460d      	mov	r5, r1
 800c7d4:	b921      	cbnz	r1, 800c7e0 <_realloc_r+0x16>
 800c7d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c7da:	4611      	mov	r1, r2
 800c7dc:	f7fd bcc8 	b.w	800a170 <_malloc_r>
 800c7e0:	b92a      	cbnz	r2, 800c7ee <_realloc_r+0x24>
 800c7e2:	f7fd fc51 	bl	800a088 <_free_r>
 800c7e6:	4625      	mov	r5, r4
 800c7e8:	4628      	mov	r0, r5
 800c7ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7ee:	f000 f86b 	bl	800c8c8 <_malloc_usable_size_r>
 800c7f2:	4284      	cmp	r4, r0
 800c7f4:	4606      	mov	r6, r0
 800c7f6:	d802      	bhi.n	800c7fe <_realloc_r+0x34>
 800c7f8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c7fc:	d8f4      	bhi.n	800c7e8 <_realloc_r+0x1e>
 800c7fe:	4621      	mov	r1, r4
 800c800:	4638      	mov	r0, r7
 800c802:	f7fd fcb5 	bl	800a170 <_malloc_r>
 800c806:	4680      	mov	r8, r0
 800c808:	b908      	cbnz	r0, 800c80e <_realloc_r+0x44>
 800c80a:	4645      	mov	r5, r8
 800c80c:	e7ec      	b.n	800c7e8 <_realloc_r+0x1e>
 800c80e:	42b4      	cmp	r4, r6
 800c810:	4622      	mov	r2, r4
 800c812:	4629      	mov	r1, r5
 800c814:	bf28      	it	cs
 800c816:	4632      	movcs	r2, r6
 800c818:	f7fc fdab 	bl	8009372 <memcpy>
 800c81c:	4629      	mov	r1, r5
 800c81e:	4638      	mov	r0, r7
 800c820:	f7fd fc32 	bl	800a088 <_free_r>
 800c824:	e7f1      	b.n	800c80a <_realloc_r+0x40>

0800c826 <__ascii_wctomb>:
 800c826:	4603      	mov	r3, r0
 800c828:	4608      	mov	r0, r1
 800c82a:	b141      	cbz	r1, 800c83e <__ascii_wctomb+0x18>
 800c82c:	2aff      	cmp	r2, #255	@ 0xff
 800c82e:	d904      	bls.n	800c83a <__ascii_wctomb+0x14>
 800c830:	228a      	movs	r2, #138	@ 0x8a
 800c832:	601a      	str	r2, [r3, #0]
 800c834:	f04f 30ff 	mov.w	r0, #4294967295
 800c838:	4770      	bx	lr
 800c83a:	700a      	strb	r2, [r1, #0]
 800c83c:	2001      	movs	r0, #1
 800c83e:	4770      	bx	lr

0800c840 <_raise_r>:
 800c840:	291f      	cmp	r1, #31
 800c842:	b538      	push	{r3, r4, r5, lr}
 800c844:	4605      	mov	r5, r0
 800c846:	460c      	mov	r4, r1
 800c848:	d904      	bls.n	800c854 <_raise_r+0x14>
 800c84a:	2316      	movs	r3, #22
 800c84c:	6003      	str	r3, [r0, #0]
 800c84e:	f04f 30ff 	mov.w	r0, #4294967295
 800c852:	bd38      	pop	{r3, r4, r5, pc}
 800c854:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c856:	b112      	cbz	r2, 800c85e <_raise_r+0x1e>
 800c858:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c85c:	b94b      	cbnz	r3, 800c872 <_raise_r+0x32>
 800c85e:	4628      	mov	r0, r5
 800c860:	f000 f830 	bl	800c8c4 <_getpid_r>
 800c864:	4622      	mov	r2, r4
 800c866:	4601      	mov	r1, r0
 800c868:	4628      	mov	r0, r5
 800c86a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c86e:	f000 b817 	b.w	800c8a0 <_kill_r>
 800c872:	2b01      	cmp	r3, #1
 800c874:	d00a      	beq.n	800c88c <_raise_r+0x4c>
 800c876:	1c59      	adds	r1, r3, #1
 800c878:	d103      	bne.n	800c882 <_raise_r+0x42>
 800c87a:	2316      	movs	r3, #22
 800c87c:	6003      	str	r3, [r0, #0]
 800c87e:	2001      	movs	r0, #1
 800c880:	e7e7      	b.n	800c852 <_raise_r+0x12>
 800c882:	2100      	movs	r1, #0
 800c884:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c888:	4620      	mov	r0, r4
 800c88a:	4798      	blx	r3
 800c88c:	2000      	movs	r0, #0
 800c88e:	e7e0      	b.n	800c852 <_raise_r+0x12>

0800c890 <raise>:
 800c890:	4b02      	ldr	r3, [pc, #8]	@ (800c89c <raise+0xc>)
 800c892:	4601      	mov	r1, r0
 800c894:	6818      	ldr	r0, [r3, #0]
 800c896:	f7ff bfd3 	b.w	800c840 <_raise_r>
 800c89a:	bf00      	nop
 800c89c:	20000060 	.word	0x20000060

0800c8a0 <_kill_r>:
 800c8a0:	b538      	push	{r3, r4, r5, lr}
 800c8a2:	4d07      	ldr	r5, [pc, #28]	@ (800c8c0 <_kill_r+0x20>)
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	4604      	mov	r4, r0
 800c8a8:	4608      	mov	r0, r1
 800c8aa:	4611      	mov	r1, r2
 800c8ac:	602b      	str	r3, [r5, #0]
 800c8ae:	f7f4 fe02 	bl	80014b6 <_kill>
 800c8b2:	1c43      	adds	r3, r0, #1
 800c8b4:	d102      	bne.n	800c8bc <_kill_r+0x1c>
 800c8b6:	682b      	ldr	r3, [r5, #0]
 800c8b8:	b103      	cbz	r3, 800c8bc <_kill_r+0x1c>
 800c8ba:	6023      	str	r3, [r4, #0]
 800c8bc:	bd38      	pop	{r3, r4, r5, pc}
 800c8be:	bf00      	nop
 800c8c0:	20000fc8 	.word	0x20000fc8

0800c8c4 <_getpid_r>:
 800c8c4:	f7f4 bdef 	b.w	80014a6 <_getpid>

0800c8c8 <_malloc_usable_size_r>:
 800c8c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8cc:	1f18      	subs	r0, r3, #4
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	bfbc      	itt	lt
 800c8d2:	580b      	ldrlt	r3, [r1, r0]
 800c8d4:	18c0      	addlt	r0, r0, r3
 800c8d6:	4770      	bx	lr

0800c8d8 <_init>:
 800c8d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8da:	bf00      	nop
 800c8dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8de:	bc08      	pop	{r3}
 800c8e0:	469e      	mov	lr, r3
 800c8e2:	4770      	bx	lr

0800c8e4 <_fini>:
 800c8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8e6:	bf00      	nop
 800c8e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8ea:	bc08      	pop	{r3}
 800c8ec:	469e      	mov	lr, r3
 800c8ee:	4770      	bx	lr
