/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed with the hope that it will be useful, but without
 * any warranty; without even the implied warranty of merchantability or
 * fitness for a particular purpose.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA
 *
 * $brcm_Workfile: bchp_shift_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 12/2/08 7:39p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Dec  2 14:04:06 2008
 *                 MD5 Checksum         90975bbcdf76045bb6bd092e6bdf481b
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7635/rdb/a0/bchp_shift_intr2.h $
 * 
 * Hydra_Software_Devel/1   12/2/08 7:39p albertl
 * PR48688: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SHIFT_INTR2_H__
#define BCHP_SHIFT_INTR2_H__

/***************************************************************************
 *SHIFT_INTR2 - SHIFT Level 2 Interrupt Controller
 ***************************************************************************/
#define BCHP_SHIFT_INTR2_CPU_STATUS              0x01740000 /* CPU interrupt Status Register */
#define BCHP_SHIFT_INTR2_CPU_SET                 0x01740004 /* CPU interrupt Set Register */
#define BCHP_SHIFT_INTR2_CPU_CLEAR               0x01740008 /* CPU interrupt Clear Register */
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS         0x0174000c /* CPU interrupt Mask Status Register */
#define BCHP_SHIFT_INTR2_CPU_MASK_SET            0x01740010 /* CPU interrupt Mask Set Register */
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR          0x01740014 /* CPU interrupt Mask Clear Register */
#define BCHP_SHIFT_INTR2_PCI_STATUS              0x01740018 /* PCI interrupt Status Register */
#define BCHP_SHIFT_INTR2_PCI_SET                 0x0174001c /* PCI interrupt Set Register */
#define BCHP_SHIFT_INTR2_PCI_CLEAR               0x01740020 /* PCI interrupt Clear Register */
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS         0x01740024 /* PCI interrupt Mask Status Register */
#define BCHP_SHIFT_INTR2_PCI_MASK_SET            0x01740028 /* PCI interrupt Mask Set Register */
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR          0x0174002c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SHIFT_INTR2 :: CPU_STATUS :: reserved0 [31:07] */
#define BCHP_SHIFT_INTR2_CPU_STATUS_reserved0_MASK                 0xffffff80
#define BCHP_SHIFT_INTR2_CPU_STATUS_reserved0_SHIFT                7

/* SHIFT_INTR2 :: CPU_STATUS :: GR_BRIDGE_ERROR [06:06] */
#define BCHP_SHIFT_INTR2_CPU_STATUS_GR_BRIDGE_ERROR_MASK           0x00000040
#define BCHP_SHIFT_INTR2_CPU_STATUS_GR_BRIDGE_ERROR_SHIFT          6

/* SHIFT_INTR2 :: CPU_STATUS :: SHARF_ERR_INTR [05:05] */
#define BCHP_SHIFT_INTR2_CPU_STATUS_SHARF_ERR_INTR_MASK            0x00000020
#define BCHP_SHIFT_INTR2_CPU_STATUS_SHARF_ERR_INTR_SHIFT           5

/* SHIFT_INTR2 :: CPU_STATUS :: SHARF_FAIL2_INTR [04:04] */
#define BCHP_SHIFT_INTR2_CPU_STATUS_SHARF_FAIL2_INTR_MASK          0x00000010
#define BCHP_SHIFT_INTR2_CPU_STATUS_SHARF_FAIL2_INTR_SHIFT         4

/* SHIFT_INTR2 :: CPU_STATUS :: SHARF_FAIL1_INTR [03:03] */
#define BCHP_SHIFT_INTR2_CPU_STATUS_SHARF_FAIL1_INTR_MASK          0x00000008
#define BCHP_SHIFT_INTR2_CPU_STATUS_SHARF_FAIL1_INTR_SHIFT         3

/* SHIFT_INTR2 :: CPU_STATUS :: SHARF_FAIL0_INTR [02:02] */
#define BCHP_SHIFT_INTR2_CPU_STATUS_SHARF_FAIL0_INTR_MASK          0x00000004
#define BCHP_SHIFT_INTR2_CPU_STATUS_SHARF_FAIL0_INTR_SHIFT         2

/* SHIFT_INTR2 :: CPU_STATUS :: SHARF_MEM_DMA1_DONE [01:01] */
#define BCHP_SHIFT_INTR2_CPU_STATUS_SHARF_MEM_DMA1_DONE_MASK       0x00000002
#define BCHP_SHIFT_INTR2_CPU_STATUS_SHARF_MEM_DMA1_DONE_SHIFT      1

/* SHIFT_INTR2 :: CPU_STATUS :: SHARF_MEM_DMA0_DONE [00:00] */
#define BCHP_SHIFT_INTR2_CPU_STATUS_SHARF_MEM_DMA0_DONE_MASK       0x00000001
#define BCHP_SHIFT_INTR2_CPU_STATUS_SHARF_MEM_DMA0_DONE_SHIFT      0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SHIFT_INTR2 :: CPU_SET :: reserved0 [31:07] */
#define BCHP_SHIFT_INTR2_CPU_SET_reserved0_MASK                    0xffffff80
#define BCHP_SHIFT_INTR2_CPU_SET_reserved0_SHIFT                   7

/* SHIFT_INTR2 :: CPU_SET :: GR_BRIDGE_ERROR [06:06] */
#define BCHP_SHIFT_INTR2_CPU_SET_GR_BRIDGE_ERROR_MASK              0x00000040
#define BCHP_SHIFT_INTR2_CPU_SET_GR_BRIDGE_ERROR_SHIFT             6

/* SHIFT_INTR2 :: CPU_SET :: SHARF_ERR_INTR [05:05] */
#define BCHP_SHIFT_INTR2_CPU_SET_SHARF_ERR_INTR_MASK               0x00000020
#define BCHP_SHIFT_INTR2_CPU_SET_SHARF_ERR_INTR_SHIFT              5

/* SHIFT_INTR2 :: CPU_SET :: SHARF_FAIL2_INTR [04:04] */
#define BCHP_SHIFT_INTR2_CPU_SET_SHARF_FAIL2_INTR_MASK             0x00000010
#define BCHP_SHIFT_INTR2_CPU_SET_SHARF_FAIL2_INTR_SHIFT            4

/* SHIFT_INTR2 :: CPU_SET :: SHARF_FAIL1_INTR [03:03] */
#define BCHP_SHIFT_INTR2_CPU_SET_SHARF_FAIL1_INTR_MASK             0x00000008
#define BCHP_SHIFT_INTR2_CPU_SET_SHARF_FAIL1_INTR_SHIFT            3

/* SHIFT_INTR2 :: CPU_SET :: SHARF_FAIL0_INTR [02:02] */
#define BCHP_SHIFT_INTR2_CPU_SET_SHARF_FAIL0_INTR_MASK             0x00000004
#define BCHP_SHIFT_INTR2_CPU_SET_SHARF_FAIL0_INTR_SHIFT            2

/* SHIFT_INTR2 :: CPU_SET :: SHARF_MEM_DMA1_DONE [01:01] */
#define BCHP_SHIFT_INTR2_CPU_SET_SHARF_MEM_DMA1_DONE_MASK          0x00000002
#define BCHP_SHIFT_INTR2_CPU_SET_SHARF_MEM_DMA1_DONE_SHIFT         1

/* SHIFT_INTR2 :: CPU_SET :: SHARF_MEM_DMA0_DONE [00:00] */
#define BCHP_SHIFT_INTR2_CPU_SET_SHARF_MEM_DMA0_DONE_MASK          0x00000001
#define BCHP_SHIFT_INTR2_CPU_SET_SHARF_MEM_DMA0_DONE_SHIFT         0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SHIFT_INTR2 :: CPU_CLEAR :: reserved0 [31:07] */
#define BCHP_SHIFT_INTR2_CPU_CLEAR_reserved0_MASK                  0xffffff80
#define BCHP_SHIFT_INTR2_CPU_CLEAR_reserved0_SHIFT                 7

/* SHIFT_INTR2 :: CPU_CLEAR :: GR_BRIDGE_ERROR [06:06] */
#define BCHP_SHIFT_INTR2_CPU_CLEAR_GR_BRIDGE_ERROR_MASK            0x00000040
#define BCHP_SHIFT_INTR2_CPU_CLEAR_GR_BRIDGE_ERROR_SHIFT           6

/* SHIFT_INTR2 :: CPU_CLEAR :: SHARF_ERR_INTR [05:05] */
#define BCHP_SHIFT_INTR2_CPU_CLEAR_SHARF_ERR_INTR_MASK             0x00000020
#define BCHP_SHIFT_INTR2_CPU_CLEAR_SHARF_ERR_INTR_SHIFT            5

/* SHIFT_INTR2 :: CPU_CLEAR :: SHARF_FAIL2_INTR [04:04] */
#define BCHP_SHIFT_INTR2_CPU_CLEAR_SHARF_FAIL2_INTR_MASK           0x00000010
#define BCHP_SHIFT_INTR2_CPU_CLEAR_SHARF_FAIL2_INTR_SHIFT          4

/* SHIFT_INTR2 :: CPU_CLEAR :: SHARF_FAIL1_INTR [03:03] */
#define BCHP_SHIFT_INTR2_CPU_CLEAR_SHARF_FAIL1_INTR_MASK           0x00000008
#define BCHP_SHIFT_INTR2_CPU_CLEAR_SHARF_FAIL1_INTR_SHIFT          3

/* SHIFT_INTR2 :: CPU_CLEAR :: SHARF_FAIL0_INTR [02:02] */
#define BCHP_SHIFT_INTR2_CPU_CLEAR_SHARF_FAIL0_INTR_MASK           0x00000004
#define BCHP_SHIFT_INTR2_CPU_CLEAR_SHARF_FAIL0_INTR_SHIFT          2

/* SHIFT_INTR2 :: CPU_CLEAR :: SHARF_MEM_DMA1_DONE [01:01] */
#define BCHP_SHIFT_INTR2_CPU_CLEAR_SHARF_MEM_DMA1_DONE_MASK        0x00000002
#define BCHP_SHIFT_INTR2_CPU_CLEAR_SHARF_MEM_DMA1_DONE_SHIFT       1

/* SHIFT_INTR2 :: CPU_CLEAR :: SHARF_MEM_DMA0_DONE [00:00] */
#define BCHP_SHIFT_INTR2_CPU_CLEAR_SHARF_MEM_DMA0_DONE_MASK        0x00000001
#define BCHP_SHIFT_INTR2_CPU_CLEAR_SHARF_MEM_DMA0_DONE_SHIFT       0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SHIFT_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_reserved0_MASK            0xffffff80
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_reserved0_SHIFT           7

/* SHIFT_INTR2 :: CPU_MASK_STATUS :: GR_BRIDGE_ERROR_MASK [06:06] */
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_GR_BRIDGE_ERROR_MASK_MASK 0x00000040
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_GR_BRIDGE_ERROR_MASK_SHIFT 6

/* SHIFT_INTR2 :: CPU_MASK_STATUS :: SHARF_ERR_INTR_MASK [05:05] */
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_SHARF_ERR_INTR_MASK_MASK  0x00000020
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_SHARF_ERR_INTR_MASK_SHIFT 5

/* SHIFT_INTR2 :: CPU_MASK_STATUS :: SHARF_FAIL2_INTR_MASK [04:04] */
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_SHARF_FAIL2_INTR_MASK_MASK 0x00000010
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_SHARF_FAIL2_INTR_MASK_SHIFT 4

/* SHIFT_INTR2 :: CPU_MASK_STATUS :: SHARF_FAIL1_INTR_MASK [03:03] */
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_SHARF_FAIL1_INTR_MASK_MASK 0x00000008
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_SHARF_FAIL1_INTR_MASK_SHIFT 3

/* SHIFT_INTR2 :: CPU_MASK_STATUS :: SHARF_FAIL0_INTR_MASK [02:02] */
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_SHARF_FAIL0_INTR_MASK_MASK 0x00000004
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_SHARF_FAIL0_INTR_MASK_SHIFT 2

/* SHIFT_INTR2 :: CPU_MASK_STATUS :: SHARF_MEM_DMA1_DONE_MASK [01:01] */
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_SHARF_MEM_DMA1_DONE_MASK_MASK 0x00000002
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_SHARF_MEM_DMA1_DONE_MASK_SHIFT 1

/* SHIFT_INTR2 :: CPU_MASK_STATUS :: SHARF_MEM_DMA0_DONE_MASK [00:00] */
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_SHARF_MEM_DMA0_DONE_MASK_MASK 0x00000001
#define BCHP_SHIFT_INTR2_CPU_MASK_STATUS_SHARF_MEM_DMA0_DONE_MASK_SHIFT 0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SHIFT_INTR2 :: CPU_MASK_SET :: reserved0 [31:07] */
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_reserved0_MASK               0xffffff80
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_reserved0_SHIFT              7

/* SHIFT_INTR2 :: CPU_MASK_SET :: GR_BRIDGE_ERROR_MASK [06:06] */
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_GR_BRIDGE_ERROR_MASK_MASK    0x00000040
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_GR_BRIDGE_ERROR_MASK_SHIFT   6

/* SHIFT_INTR2 :: CPU_MASK_SET :: SHARF_ERR_INTR_MASK [05:05] */
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_SHARF_ERR_INTR_MASK_MASK     0x00000020
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_SHARF_ERR_INTR_MASK_SHIFT    5

/* SHIFT_INTR2 :: CPU_MASK_SET :: SHARF_FAIL2_INTR_MASK [04:04] */
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_SHARF_FAIL2_INTR_MASK_MASK   0x00000010
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_SHARF_FAIL2_INTR_MASK_SHIFT  4

/* SHIFT_INTR2 :: CPU_MASK_SET :: SHARF_FAIL1_INTR_MASK [03:03] */
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_SHARF_FAIL1_INTR_MASK_MASK   0x00000008
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_SHARF_FAIL1_INTR_MASK_SHIFT  3

/* SHIFT_INTR2 :: CPU_MASK_SET :: SHARF_FAIL0_INTR_MASK [02:02] */
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_SHARF_FAIL0_INTR_MASK_MASK   0x00000004
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_SHARF_FAIL0_INTR_MASK_SHIFT  2

/* SHIFT_INTR2 :: CPU_MASK_SET :: SHARF_MEM_DMA1_DONE_MASK [01:01] */
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_SHARF_MEM_DMA1_DONE_MASK_MASK 0x00000002
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_SHARF_MEM_DMA1_DONE_MASK_SHIFT 1

/* SHIFT_INTR2 :: CPU_MASK_SET :: SHARF_MEM_DMA0_DONE_MASK [00:00] */
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_SHARF_MEM_DMA0_DONE_MASK_MASK 0x00000001
#define BCHP_SHIFT_INTR2_CPU_MASK_SET_SHARF_MEM_DMA0_DONE_MASK_SHIFT 0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SHIFT_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_reserved0_MASK             0xffffff80
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT            7

/* SHIFT_INTR2 :: CPU_MASK_CLEAR :: GR_BRIDGE_ERROR_MASK [06:06] */
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_GR_BRIDGE_ERROR_MASK_MASK  0x00000040
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_GR_BRIDGE_ERROR_MASK_SHIFT 6

/* SHIFT_INTR2 :: CPU_MASK_CLEAR :: SHARF_ERR_INTR_MASK [05:05] */
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_SHARF_ERR_INTR_MASK_MASK   0x00000020
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_SHARF_ERR_INTR_MASK_SHIFT  5

/* SHIFT_INTR2 :: CPU_MASK_CLEAR :: SHARF_FAIL2_INTR_MASK [04:04] */
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_SHARF_FAIL2_INTR_MASK_MASK 0x00000010
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_SHARF_FAIL2_INTR_MASK_SHIFT 4

/* SHIFT_INTR2 :: CPU_MASK_CLEAR :: SHARF_FAIL1_INTR_MASK [03:03] */
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_SHARF_FAIL1_INTR_MASK_MASK 0x00000008
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_SHARF_FAIL1_INTR_MASK_SHIFT 3

/* SHIFT_INTR2 :: CPU_MASK_CLEAR :: SHARF_FAIL0_INTR_MASK [02:02] */
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_SHARF_FAIL0_INTR_MASK_MASK 0x00000004
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_SHARF_FAIL0_INTR_MASK_SHIFT 2

/* SHIFT_INTR2 :: CPU_MASK_CLEAR :: SHARF_MEM_DMA1_DONE_MASK [01:01] */
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_SHARF_MEM_DMA1_DONE_MASK_MASK 0x00000002
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_SHARF_MEM_DMA1_DONE_MASK_SHIFT 1

/* SHIFT_INTR2 :: CPU_MASK_CLEAR :: SHARF_MEM_DMA0_DONE_MASK [00:00] */
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_SHARF_MEM_DMA0_DONE_MASK_MASK 0x00000001
#define BCHP_SHIFT_INTR2_CPU_MASK_CLEAR_SHARF_MEM_DMA0_DONE_MASK_SHIFT 0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SHIFT_INTR2 :: PCI_STATUS :: reserved0 [31:07] */
#define BCHP_SHIFT_INTR2_PCI_STATUS_reserved0_MASK                 0xffffff80
#define BCHP_SHIFT_INTR2_PCI_STATUS_reserved0_SHIFT                7

/* SHIFT_INTR2 :: PCI_STATUS :: GR_BRIDGE_ERROR [06:06] */
#define BCHP_SHIFT_INTR2_PCI_STATUS_GR_BRIDGE_ERROR_MASK           0x00000040
#define BCHP_SHIFT_INTR2_PCI_STATUS_GR_BRIDGE_ERROR_SHIFT          6

/* SHIFT_INTR2 :: PCI_STATUS :: SHARF_ERR_INTR [05:05] */
#define BCHP_SHIFT_INTR2_PCI_STATUS_SHARF_ERR_INTR_MASK            0x00000020
#define BCHP_SHIFT_INTR2_PCI_STATUS_SHARF_ERR_INTR_SHIFT           5

/* SHIFT_INTR2 :: PCI_STATUS :: SHARF_FAIL2_INTR [04:04] */
#define BCHP_SHIFT_INTR2_PCI_STATUS_SHARF_FAIL2_INTR_MASK          0x00000010
#define BCHP_SHIFT_INTR2_PCI_STATUS_SHARF_FAIL2_INTR_SHIFT         4

/* SHIFT_INTR2 :: PCI_STATUS :: SHARF_FAIL1_INTR [03:03] */
#define BCHP_SHIFT_INTR2_PCI_STATUS_SHARF_FAIL1_INTR_MASK          0x00000008
#define BCHP_SHIFT_INTR2_PCI_STATUS_SHARF_FAIL1_INTR_SHIFT         3

/* SHIFT_INTR2 :: PCI_STATUS :: SHARF_FAIL0_INTR [02:02] */
#define BCHP_SHIFT_INTR2_PCI_STATUS_SHARF_FAIL0_INTR_MASK          0x00000004
#define BCHP_SHIFT_INTR2_PCI_STATUS_SHARF_FAIL0_INTR_SHIFT         2

/* SHIFT_INTR2 :: PCI_STATUS :: SHARF_MEM_DMA1_DONE [01:01] */
#define BCHP_SHIFT_INTR2_PCI_STATUS_SHARF_MEM_DMA1_DONE_MASK       0x00000002
#define BCHP_SHIFT_INTR2_PCI_STATUS_SHARF_MEM_DMA1_DONE_SHIFT      1

/* SHIFT_INTR2 :: PCI_STATUS :: SHARF_MEM_DMA0_DONE [00:00] */
#define BCHP_SHIFT_INTR2_PCI_STATUS_SHARF_MEM_DMA0_DONE_MASK       0x00000001
#define BCHP_SHIFT_INTR2_PCI_STATUS_SHARF_MEM_DMA0_DONE_SHIFT      0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SHIFT_INTR2 :: PCI_SET :: reserved0 [31:07] */
#define BCHP_SHIFT_INTR2_PCI_SET_reserved0_MASK                    0xffffff80
#define BCHP_SHIFT_INTR2_PCI_SET_reserved0_SHIFT                   7

/* SHIFT_INTR2 :: PCI_SET :: GR_BRIDGE_ERROR [06:06] */
#define BCHP_SHIFT_INTR2_PCI_SET_GR_BRIDGE_ERROR_MASK              0x00000040
#define BCHP_SHIFT_INTR2_PCI_SET_GR_BRIDGE_ERROR_SHIFT             6

/* SHIFT_INTR2 :: PCI_SET :: SHARF_ERR_INTR [05:05] */
#define BCHP_SHIFT_INTR2_PCI_SET_SHARF_ERR_INTR_MASK               0x00000020
#define BCHP_SHIFT_INTR2_PCI_SET_SHARF_ERR_INTR_SHIFT              5

/* SHIFT_INTR2 :: PCI_SET :: SHARF_FAIL2_INTR [04:04] */
#define BCHP_SHIFT_INTR2_PCI_SET_SHARF_FAIL2_INTR_MASK             0x00000010
#define BCHP_SHIFT_INTR2_PCI_SET_SHARF_FAIL2_INTR_SHIFT            4

/* SHIFT_INTR2 :: PCI_SET :: SHARF_FAIL1_INTR [03:03] */
#define BCHP_SHIFT_INTR2_PCI_SET_SHARF_FAIL1_INTR_MASK             0x00000008
#define BCHP_SHIFT_INTR2_PCI_SET_SHARF_FAIL1_INTR_SHIFT            3

/* SHIFT_INTR2 :: PCI_SET :: SHARF_FAIL0_INTR [02:02] */
#define BCHP_SHIFT_INTR2_PCI_SET_SHARF_FAIL0_INTR_MASK             0x00000004
#define BCHP_SHIFT_INTR2_PCI_SET_SHARF_FAIL0_INTR_SHIFT            2

/* SHIFT_INTR2 :: PCI_SET :: SHARF_MEM_DMA1_DONE [01:01] */
#define BCHP_SHIFT_INTR2_PCI_SET_SHARF_MEM_DMA1_DONE_MASK          0x00000002
#define BCHP_SHIFT_INTR2_PCI_SET_SHARF_MEM_DMA1_DONE_SHIFT         1

/* SHIFT_INTR2 :: PCI_SET :: SHARF_MEM_DMA0_DONE [00:00] */
#define BCHP_SHIFT_INTR2_PCI_SET_SHARF_MEM_DMA0_DONE_MASK          0x00000001
#define BCHP_SHIFT_INTR2_PCI_SET_SHARF_MEM_DMA0_DONE_SHIFT         0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SHIFT_INTR2 :: PCI_CLEAR :: reserved0 [31:07] */
#define BCHP_SHIFT_INTR2_PCI_CLEAR_reserved0_MASK                  0xffffff80
#define BCHP_SHIFT_INTR2_PCI_CLEAR_reserved0_SHIFT                 7

/* SHIFT_INTR2 :: PCI_CLEAR :: GR_BRIDGE_ERROR [06:06] */
#define BCHP_SHIFT_INTR2_PCI_CLEAR_GR_BRIDGE_ERROR_MASK            0x00000040
#define BCHP_SHIFT_INTR2_PCI_CLEAR_GR_BRIDGE_ERROR_SHIFT           6

/* SHIFT_INTR2 :: PCI_CLEAR :: SHARF_ERR_INTR [05:05] */
#define BCHP_SHIFT_INTR2_PCI_CLEAR_SHARF_ERR_INTR_MASK             0x00000020
#define BCHP_SHIFT_INTR2_PCI_CLEAR_SHARF_ERR_INTR_SHIFT            5

/* SHIFT_INTR2 :: PCI_CLEAR :: SHARF_FAIL2_INTR [04:04] */
#define BCHP_SHIFT_INTR2_PCI_CLEAR_SHARF_FAIL2_INTR_MASK           0x00000010
#define BCHP_SHIFT_INTR2_PCI_CLEAR_SHARF_FAIL2_INTR_SHIFT          4

/* SHIFT_INTR2 :: PCI_CLEAR :: SHARF_FAIL1_INTR [03:03] */
#define BCHP_SHIFT_INTR2_PCI_CLEAR_SHARF_FAIL1_INTR_MASK           0x00000008
#define BCHP_SHIFT_INTR2_PCI_CLEAR_SHARF_FAIL1_INTR_SHIFT          3

/* SHIFT_INTR2 :: PCI_CLEAR :: SHARF_FAIL0_INTR [02:02] */
#define BCHP_SHIFT_INTR2_PCI_CLEAR_SHARF_FAIL0_INTR_MASK           0x00000004
#define BCHP_SHIFT_INTR2_PCI_CLEAR_SHARF_FAIL0_INTR_SHIFT          2

/* SHIFT_INTR2 :: PCI_CLEAR :: SHARF_MEM_DMA1_DONE [01:01] */
#define BCHP_SHIFT_INTR2_PCI_CLEAR_SHARF_MEM_DMA1_DONE_MASK        0x00000002
#define BCHP_SHIFT_INTR2_PCI_CLEAR_SHARF_MEM_DMA1_DONE_SHIFT       1

/* SHIFT_INTR2 :: PCI_CLEAR :: SHARF_MEM_DMA0_DONE [00:00] */
#define BCHP_SHIFT_INTR2_PCI_CLEAR_SHARF_MEM_DMA0_DONE_MASK        0x00000001
#define BCHP_SHIFT_INTR2_PCI_CLEAR_SHARF_MEM_DMA0_DONE_SHIFT       0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SHIFT_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_reserved0_MASK            0xffffff80
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_reserved0_SHIFT           7

/* SHIFT_INTR2 :: PCI_MASK_STATUS :: GR_BRIDGE_ERROR_MASK [06:06] */
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_GR_BRIDGE_ERROR_MASK_MASK 0x00000040
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_GR_BRIDGE_ERROR_MASK_SHIFT 6

/* SHIFT_INTR2 :: PCI_MASK_STATUS :: SHARF_ERR_INTR_MASK [05:05] */
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_SHARF_ERR_INTR_MASK_MASK  0x00000020
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_SHARF_ERR_INTR_MASK_SHIFT 5

/* SHIFT_INTR2 :: PCI_MASK_STATUS :: SHARF_FAIL2_INTR_MASK [04:04] */
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_SHARF_FAIL2_INTR_MASK_MASK 0x00000010
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_SHARF_FAIL2_INTR_MASK_SHIFT 4

/* SHIFT_INTR2 :: PCI_MASK_STATUS :: SHARF_FAIL1_INTR_MASK [03:03] */
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_SHARF_FAIL1_INTR_MASK_MASK 0x00000008
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_SHARF_FAIL1_INTR_MASK_SHIFT 3

/* SHIFT_INTR2 :: PCI_MASK_STATUS :: SHARF_FAIL0_INTR_MASK [02:02] */
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_SHARF_FAIL0_INTR_MASK_MASK 0x00000004
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_SHARF_FAIL0_INTR_MASK_SHIFT 2

/* SHIFT_INTR2 :: PCI_MASK_STATUS :: SHARF_MEM_DMA1_DONE_MASK [01:01] */
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_SHARF_MEM_DMA1_DONE_MASK_MASK 0x00000002
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_SHARF_MEM_DMA1_DONE_MASK_SHIFT 1

/* SHIFT_INTR2 :: PCI_MASK_STATUS :: SHARF_MEM_DMA0_DONE_MASK [00:00] */
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_SHARF_MEM_DMA0_DONE_MASK_MASK 0x00000001
#define BCHP_SHIFT_INTR2_PCI_MASK_STATUS_SHARF_MEM_DMA0_DONE_MASK_SHIFT 0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SHIFT_INTR2 :: PCI_MASK_SET :: reserved0 [31:07] */
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_reserved0_MASK               0xffffff80
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_reserved0_SHIFT              7

/* SHIFT_INTR2 :: PCI_MASK_SET :: GR_BRIDGE_ERROR_MASK [06:06] */
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_GR_BRIDGE_ERROR_MASK_MASK    0x00000040
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_GR_BRIDGE_ERROR_MASK_SHIFT   6

/* SHIFT_INTR2 :: PCI_MASK_SET :: SHARF_ERR_INTR_MASK [05:05] */
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_SHARF_ERR_INTR_MASK_MASK     0x00000020
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_SHARF_ERR_INTR_MASK_SHIFT    5

/* SHIFT_INTR2 :: PCI_MASK_SET :: SHARF_FAIL2_INTR_MASK [04:04] */
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_SHARF_FAIL2_INTR_MASK_MASK   0x00000010
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_SHARF_FAIL2_INTR_MASK_SHIFT  4

/* SHIFT_INTR2 :: PCI_MASK_SET :: SHARF_FAIL1_INTR_MASK [03:03] */
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_SHARF_FAIL1_INTR_MASK_MASK   0x00000008
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_SHARF_FAIL1_INTR_MASK_SHIFT  3

/* SHIFT_INTR2 :: PCI_MASK_SET :: SHARF_FAIL0_INTR_MASK [02:02] */
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_SHARF_FAIL0_INTR_MASK_MASK   0x00000004
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_SHARF_FAIL0_INTR_MASK_SHIFT  2

/* SHIFT_INTR2 :: PCI_MASK_SET :: SHARF_MEM_DMA1_DONE_MASK [01:01] */
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_SHARF_MEM_DMA1_DONE_MASK_MASK 0x00000002
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_SHARF_MEM_DMA1_DONE_MASK_SHIFT 1

/* SHIFT_INTR2 :: PCI_MASK_SET :: SHARF_MEM_DMA0_DONE_MASK [00:00] */
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_SHARF_MEM_DMA0_DONE_MASK_MASK 0x00000001
#define BCHP_SHIFT_INTR2_PCI_MASK_SET_SHARF_MEM_DMA0_DONE_MASK_SHIFT 0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SHIFT_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_reserved0_MASK             0xffffff80
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT            7

/* SHIFT_INTR2 :: PCI_MASK_CLEAR :: GR_BRIDGE_ERROR_MASK [06:06] */
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_GR_BRIDGE_ERROR_MASK_MASK  0x00000040
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_GR_BRIDGE_ERROR_MASK_SHIFT 6

/* SHIFT_INTR2 :: PCI_MASK_CLEAR :: SHARF_ERR_INTR_MASK [05:05] */
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_SHARF_ERR_INTR_MASK_MASK   0x00000020
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_SHARF_ERR_INTR_MASK_SHIFT  5

/* SHIFT_INTR2 :: PCI_MASK_CLEAR :: SHARF_FAIL2_INTR_MASK [04:04] */
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_SHARF_FAIL2_INTR_MASK_MASK 0x00000010
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_SHARF_FAIL2_INTR_MASK_SHIFT 4

/* SHIFT_INTR2 :: PCI_MASK_CLEAR :: SHARF_FAIL1_INTR_MASK [03:03] */
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_SHARF_FAIL1_INTR_MASK_MASK 0x00000008
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_SHARF_FAIL1_INTR_MASK_SHIFT 3

/* SHIFT_INTR2 :: PCI_MASK_CLEAR :: SHARF_FAIL0_INTR_MASK [02:02] */
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_SHARF_FAIL0_INTR_MASK_MASK 0x00000004
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_SHARF_FAIL0_INTR_MASK_SHIFT 2

/* SHIFT_INTR2 :: PCI_MASK_CLEAR :: SHARF_MEM_DMA1_DONE_MASK [01:01] */
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_SHARF_MEM_DMA1_DONE_MASK_MASK 0x00000002
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_SHARF_MEM_DMA1_DONE_MASK_SHIFT 1

/* SHIFT_INTR2 :: PCI_MASK_CLEAR :: SHARF_MEM_DMA0_DONE_MASK [00:00] */
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_SHARF_MEM_DMA0_DONE_MASK_MASK 0x00000001
#define BCHP_SHIFT_INTR2_PCI_MASK_CLEAR_SHARF_MEM_DMA0_DONE_MASK_SHIFT 0

#endif /* #ifndef BCHP_SHIFT_INTR2_H__ */

/* End of File */
