<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/aFifo.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/aFifo.v</a>
defines: 
time_elapsed: 2.428s
ram usage: 43076 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpk9bogj0w/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/aFifo.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/aFifo.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/aFifo.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/aFifo.v:15</a>: Compile module &#34;work@aFifo&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/aFifo.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/aFifo.v:15</a>: Top level module &#34;work@aFifo&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/aFifo.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/aFifo.v:60</a>: Cannot find a module definition for &#34;work@aFifo::GrayCounter&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/aFifo.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/aFifo.v:69</a>: Cannot find a module definition for &#34;work@aFifo::GrayCounter&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpk9bogj0w/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_aFifo
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpk9bogj0w/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpk9bogj0w/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@aFifo)
 |vpiName:work@aFifo
 |uhdmallPackages:
 \_package: builtin, parent:work@aFifo
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@aFifo, file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/aFifo.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/aFifo.v</a>, line:15, parent:work@aFifo
   |vpiDefName:work@aFifo
   |vpiFullName:work@aFifo
   |vpiProcess:
   \_always: , line:45
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:45
       |vpiCondition:
       \_operation: , line:45
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (RClk), line:45
           |vpiName:RClk
           |vpiFullName:work@aFifo.RClk
       |vpiStmt:
       \_if_stmt: , line:46
         |vpiCondition:
         \_operation: , line:46
           |vpiOpType:28
           |vpiOperand:
           \_ref_obj: (ReadEn_in), line:46
             |vpiName:ReadEn_in
             |vpiFullName:work@aFifo.ReadEn_in
           |vpiOperand:
           \_operation: , line:46
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (Empty_out), line:46
               |vpiName:Empty_out
               |vpiFullName:work@aFifo.Empty_out
         |vpiStmt:
         \_assignment: , line:47
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (Data_out), line:47
             |vpiName:Data_out
             |vpiFullName:work@aFifo.Data_out
           |vpiRhs:
           \_bit_select: (Mem), line:47
             |vpiName:Mem
             |vpiFullName:work@aFifo.Mem
             |vpiIndex:
             \_ref_obj: (pNextWordToRead), line:47
               |vpiName:pNextWordToRead
   |vpiProcess:
   \_always: , line:50
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:50
       |vpiCondition:
       \_operation: , line:50
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (WClk), line:50
           |vpiName:WClk
           |vpiFullName:work@aFifo.WClk
       |vpiStmt:
       \_if_stmt: , line:51
         |vpiCondition:
         \_operation: , line:51
           |vpiOpType:28
           |vpiOperand:
           \_ref_obj: (WriteEn_in), line:51
             |vpiName:WriteEn_in
             |vpiFullName:work@aFifo.WriteEn_in
           |vpiOperand:
           \_operation: , line:51
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (Full_out), line:51
               |vpiName:Full_out
               |vpiFullName:work@aFifo.Full_out
         |vpiStmt:
         \_assignment: , line:52
           |vpiOpType:82
           |vpiLhs:
           \_bit_select: (Mem), line:52
             |vpiName:Mem
             |vpiFullName:work@aFifo.Mem
             |vpiIndex:
             \_ref_obj: (pNextWordToWrite), line:52
               |vpiName:pNextWordToWrite
           |vpiRhs:
           \_ref_obj: (Data_in), line:52
             |vpiName:Data_in
             |vpiFullName:work@aFifo.Data_in
   |vpiProcess:
   \_always: , line:88
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:88
       |vpiCondition:
       \_operation: , line:88
         |vpiOpType:37
         |vpiOperand:
         \_operation: , line:88
           |vpiOpType:37
           |vpiOperand:
           \_ref_obj: (Set_Status), line:88
             |vpiName:Set_Status
           |vpiOperand:
           \_ref_obj: (Rst_Status), line:88
             |vpiName:Rst_Status
         |vpiOperand:
         \_ref_obj: (Clear_in), line:88
           |vpiName:Clear_in
       |vpiStmt:
       \_if_else: , line:89
         |vpiCondition:
         \_operation: , line:89
           |vpiOpType:29
           |vpiOperand:
           \_ref_obj: (Rst_Status), line:89
             |vpiName:Rst_Status
             |vpiFullName:work@aFifo.Rst_Status
           |vpiOperand:
           \_ref_obj: (Clear_in), line:89
             |vpiName:Clear_in
             |vpiFullName:work@aFifo.Clear_in
         |vpiStmt:
         \_assignment: , line:90
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (Status), line:90
             |vpiName:Status
             |vpiFullName:work@aFifo.Status
           |vpiRhs:
           \_constant: , line:90
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiElseStmt:
         \_if_stmt: , line:91
           |vpiCondition:
           \_ref_obj: (Set_Status), line:91
             |vpiName:Set_Status
             |vpiFullName:work@aFifo.Set_Status
           |vpiStmt:
           \_assignment: , line:92
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (Status), line:92
               |vpiName:Status
               |vpiFullName:work@aFifo.Status
             |vpiRhs:
             \_constant: , line:92
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
   |vpiProcess:
   \_always: , line:97
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:97
       |vpiCondition:
       \_operation: , line:97
         |vpiOpType:37
         |vpiOperand:
         \_operation: , line:97
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (WClk), line:97
             |vpiName:WClk
         |vpiOperand:
         \_operation: , line:97
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (PresetFull), line:97
             |vpiName:PresetFull
       |vpiStmt:
       \_if_else: , line:98
         |vpiCondition:
         \_ref_obj: (PresetFull), line:98
           |vpiName:PresetFull
           |vpiFullName:work@aFifo.PresetFull
         |vpiStmt:
         \_assignment: , line:99
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (Full_out), line:99
             |vpiName:Full_out
             |vpiFullName:work@aFifo.Full_out
           |vpiRhs:
           \_constant: , line:99
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiElseStmt:
         \_assignment: , line:101
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (Full_out), line:101
             |vpiName:Full_out
             |vpiFullName:work@aFifo.Full_out
           |vpiRhs:
           \_constant: , line:101
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiProcess:
   \_always: , line:106
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:106
       |vpiCondition:
       \_operation: , line:106
         |vpiOpType:37
         |vpiOperand:
         \_operation: , line:106
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (RClk), line:106
             |vpiName:RClk
         |vpiOperand:
         \_operation: , line:106
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (PresetEmpty), line:106
             |vpiName:PresetEmpty
       |vpiStmt:
       \_if_else: , line:107
         |vpiCondition:
         \_ref_obj: (PresetEmpty), line:107
           |vpiName:PresetEmpty
           |vpiFullName:work@aFifo.PresetEmpty
         |vpiStmt:
         \_assignment: , line:108
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (Empty_out), line:108
             |vpiName:Empty_out
             |vpiFullName:work@aFifo.Empty_out
           |vpiRhs:
           \_constant: , line:108
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiElseStmt:
         \_assignment: , line:110
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (Empty_out), line:110
             |vpiName:Empty_out
             |vpiFullName:work@aFifo.Empty_out
           |vpiRhs:
           \_constant: , line:110
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (Data_out), line:20
     |vpiName:Data_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Data_out), line:20
         |vpiName:Data_out
         |vpiFullName:work@aFifo.Data_out
         |vpiNetType:48
   |vpiPort:
   \_port: (Empty_out), line:21
     |vpiName:Empty_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Empty_out), line:21
         |vpiName:Empty_out
         |vpiFullName:work@aFifo.Empty_out
         |vpiNetType:48
   |vpiPort:
   \_port: (ReadEn_in), line:22
     |vpiName:ReadEn_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ReadEn_in), line:22
         |vpiName:ReadEn_in
         |vpiFullName:work@aFifo.ReadEn_in
         |vpiNetType:1
   |vpiPort:
   \_port: (RClk), line:23
     |vpiName:RClk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (RClk), line:23
         |vpiName:RClk
         |vpiFullName:work@aFifo.RClk
         |vpiNetType:1
   |vpiPort:
   \_port: (Data_in), line:25
     |vpiName:Data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Data_in), line:25
         |vpiName:Data_in
         |vpiFullName:work@aFifo.Data_in
         |vpiNetType:1
   |vpiPort:
   \_port: (Full_out), line:26
     |vpiName:Full_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Full_out), line:26
         |vpiName:Full_out
         |vpiFullName:work@aFifo.Full_out
         |vpiNetType:48
   |vpiPort:
   \_port: (WriteEn_in), line:27
     |vpiName:WriteEn_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (WriteEn_in), line:27
         |vpiName:WriteEn_in
         |vpiFullName:work@aFifo.WriteEn_in
         |vpiNetType:1
   |vpiPort:
   \_port: (WClk), line:28
     |vpiName:WClk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (WClk), line:28
         |vpiName:WClk
         |vpiFullName:work@aFifo.WClk
         |vpiNetType:1
   |vpiPort:
   \_port: (Clear_in), line:30
     |vpiName:Clear_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Clear_in), line:30
         |vpiName:Clear_in
         |vpiFullName:work@aFifo.Clear_in
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:56
     |vpiRhs:
     \_operation: , line:56
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (WriteEn_in), line:56
         |vpiName:WriteEn_in
         |vpiFullName:work@aFifo.WriteEn_in
       |vpiOperand:
       \_operation: , line:56
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (Full_out), line:56
           |vpiName:Full_out
           |vpiFullName:work@aFifo.Full_out
     |vpiLhs:
     \_ref_obj: (NextWriteAddressEn), line:56
       |vpiName:NextWriteAddressEn
       |vpiFullName:work@aFifo.NextWriteAddressEn
   |vpiContAssign:
   \_cont_assign: , line:57
     |vpiRhs:
     \_operation: , line:57
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (ReadEn_in), line:57
         |vpiName:ReadEn_in
         |vpiFullName:work@aFifo.ReadEn_in
       |vpiOperand:
       \_operation: , line:57
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (Empty_out), line:57
           |vpiName:Empty_out
           |vpiFullName:work@aFifo.Empty_out
     |vpiLhs:
     \_ref_obj: (NextReadAddressEn), line:57
       |vpiName:NextReadAddressEn
       |vpiFullName:work@aFifo.NextReadAddressEn
   |vpiContAssign:
   \_cont_assign: , line:78
     |vpiRhs:
     \_operation: , line:78
       |vpiOpType:14
       |vpiOperand:
       \_ref_obj: (pNextWordToWrite), line:78
         |vpiName:pNextWordToWrite
         |vpiFullName:work@aFifo.pNextWordToWrite
       |vpiOperand:
       \_ref_obj: (pNextWordToRead), line:78
         |vpiName:pNextWordToRead
         |vpiFullName:work@aFifo.pNextWordToRead
     |vpiLhs:
     \_ref_obj: (EqualAddresses), line:78
       |vpiName:EqualAddresses
       |vpiFullName:work@aFifo.EqualAddresses
   |vpiContAssign:
   \_cont_assign: , line:81
     |vpiRhs:
     \_operation: , line:81
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:81
         |vpiOpType:31
         |vpiOperand:
         \_bit_select: (pNextWordToWrite), line:81
           |vpiName:pNextWordToWrite
           |vpiFullName:work@aFifo.pNextWordToWrite
           |vpiIndex:
           \_operation: , line:81
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (ADDRESS_WIDTH), line:81
               |vpiName:ADDRESS_WIDTH
             |vpiOperand:
             \_constant: , line:81
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
         |vpiOperand:
         \_bit_select: (pNextWordToRead), line:81
           |vpiName:pNextWordToRead
           |vpiFullName:work@aFifo.pNextWordToRead
           |vpiIndex:
           \_operation: , line:81
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (ADDRESS_WIDTH), line:81
               |vpiName:ADDRESS_WIDTH
               |vpiFullName:work@aFifo.ADDRESS_WIDTH
             |vpiOperand:
             \_constant: , line:81
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiOperand:
       \_operation: , line:82
         |vpiOpType:30
         |vpiOperand:
         \_bit_select: (pNextWordToWrite), line:82
           |vpiName:pNextWordToWrite
           |vpiFullName:work@aFifo.pNextWordToWrite
           |vpiIndex:
           \_operation: , line:82
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (ADDRESS_WIDTH), line:82
               |vpiName:ADDRESS_WIDTH
               |vpiFullName:work@aFifo.ADDRESS_WIDTH
             |vpiOperand:
             \_constant: , line:82
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiOperand:
         \_bit_select: (pNextWordToRead), line:82
           |vpiName:pNextWordToRead
           |vpiFullName:work@aFifo.pNextWordToRead
           |vpiIndex:
           \_operation: , line:82
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (ADDRESS_WIDTH), line:82
               |vpiName:ADDRESS_WIDTH
               |vpiFullName:work@aFifo.ADDRESS_WIDTH
             |vpiOperand:
             \_constant: , line:82
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
     |vpiLhs:
     \_ref_obj: (Set_Status), line:81
       |vpiName:Set_Status
       |vpiFullName:work@aFifo.Set_Status
   |vpiContAssign:
   \_cont_assign: , line:84
     |vpiRhs:
     \_operation: , line:84
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:84
         |vpiOpType:30
         |vpiOperand:
         \_bit_select: (pNextWordToWrite), line:84
           |vpiName:pNextWordToWrite
           |vpiFullName:work@aFifo.pNextWordToWrite
           |vpiIndex:
           \_operation: , line:84
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (ADDRESS_WIDTH), line:84
               |vpiName:ADDRESS_WIDTH
             |vpiOperand:
             \_constant: , line:84
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
         |vpiOperand:
         \_bit_select: (pNextWordToRead), line:84
           |vpiName:pNextWordToRead
           |vpiFullName:work@aFifo.pNextWordToRead
           |vpiIndex:
           \_operation: , line:84
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (ADDRESS_WIDTH), line:84
               |vpiName:ADDRESS_WIDTH
               |vpiFullName:work@aFifo.ADDRESS_WIDTH
             |vpiOperand:
             \_constant: , line:84
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiOperand:
       \_operation: , line:85
         |vpiOpType:31
         |vpiOperand:
         \_bit_select: (pNextWordToWrite), line:85
           |vpiName:pNextWordToWrite
           |vpiFullName:work@aFifo.pNextWordToWrite
           |vpiIndex:
           \_operation: , line:85
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (ADDRESS_WIDTH), line:85
               |vpiName:ADDRESS_WIDTH
               |vpiFullName:work@aFifo.ADDRESS_WIDTH
             |vpiOperand:
             \_constant: , line:85
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiOperand:
         \_bit_select: (pNextWordToRead), line:85
           |vpiName:pNextWordToRead
           |vpiFullName:work@aFifo.pNextWordToRead
           |vpiIndex:
           \_operation: , line:85
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (ADDRESS_WIDTH), line:85
               |vpiName:ADDRESS_WIDTH
               |vpiFullName:work@aFifo.ADDRESS_WIDTH
             |vpiOperand:
             \_constant: , line:85
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
     |vpiLhs:
     \_ref_obj: (Rst_Status), line:84
       |vpiName:Rst_Status
       |vpiFullName:work@aFifo.Rst_Status
   |vpiContAssign:
   \_cont_assign: , line:95
     |vpiRhs:
     \_operation: , line:95
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (Status), line:95
         |vpiName:Status
         |vpiFullName:work@aFifo.Status
       |vpiOperand:
       \_ref_obj: (EqualAddresses), line:95
         |vpiName:EqualAddresses
         |vpiFullName:work@aFifo.EqualAddresses
     |vpiLhs:
     \_ref_obj: (PresetFull), line:95
       |vpiName:PresetFull
       |vpiFullName:work@aFifo.PresetFull
   |vpiContAssign:
   \_cont_assign: , line:104
     |vpiRhs:
     \_operation: , line:104
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:104
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (Status), line:104
           |vpiName:Status
           |vpiFullName:work@aFifo.Status
       |vpiOperand:
       \_ref_obj: (EqualAddresses), line:104
         |vpiName:EqualAddresses
         |vpiFullName:work@aFifo.EqualAddresses
     |vpiLhs:
     \_ref_obj: (PresetEmpty), line:104
       |vpiName:PresetEmpty
       |vpiFullName:work@aFifo.PresetEmpty
   |vpiNet:
   \_logic_net: (Data_out), line:20
   |vpiNet:
   \_logic_net: (Empty_out), line:21
   |vpiNet:
   \_logic_net: (ReadEn_in), line:22
   |vpiNet:
   \_logic_net: (RClk), line:23
   |vpiNet:
   \_logic_net: (Data_in), line:25
   |vpiNet:
   \_logic_net: (Full_out), line:26
   |vpiNet:
   \_logic_net: (WriteEn_in), line:27
   |vpiNet:
   \_logic_net: (WClk), line:28
   |vpiNet:
   \_logic_net: (Clear_in), line:30
   |vpiNet:
   \_logic_net: (Mem), line:33
     |vpiName:Mem
     |vpiFullName:work@aFifo.Mem
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (pNextWordToWrite), line:34
     |vpiName:pNextWordToWrite
     |vpiFullName:work@aFifo.pNextWordToWrite
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (pNextWordToRead), line:34
     |vpiName:pNextWordToRead
     |vpiFullName:work@aFifo.pNextWordToRead
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (EqualAddresses), line:35
     |vpiName:EqualAddresses
     |vpiFullName:work@aFifo.EqualAddresses
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (NextWriteAddressEn), line:36
     |vpiName:NextWriteAddressEn
     |vpiFullName:work@aFifo.NextWriteAddressEn
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (NextReadAddressEn), line:36
     |vpiName:NextReadAddressEn
     |vpiFullName:work@aFifo.NextReadAddressEn
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (Set_Status), line:37
     |vpiName:Set_Status
     |vpiFullName:work@aFifo.Set_Status
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (Rst_Status), line:37
     |vpiName:Rst_Status
     |vpiFullName:work@aFifo.Rst_Status
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (Status), line:38
     |vpiName:Status
     |vpiFullName:work@aFifo.Status
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (PresetFull), line:39
     |vpiName:PresetFull
     |vpiFullName:work@aFifo.PresetFull
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (PresetEmpty), line:39
     |vpiName:PresetEmpty
     |vpiFullName:work@aFifo.PresetEmpty
     |vpiNetType:1
   |vpiParamAssign:
   \_param_assign: , line:16
     |vpiRhs:
     \_constant: , line:16
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (DATA_WIDTH), line:16
       |vpiName:DATA_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:17
     |vpiRhs:
     \_constant: , line:17
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (ADDRESS_WIDTH), line:17
       |vpiName:ADDRESS_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:18
     |vpiRhs:
     \_constant: , line:18
       |vpiDecompile:16
       |INT:16
     |vpiLhs:
     \_parameter: (FIFO_DEPTH), line:18
       |vpiName:FIFO_DEPTH
   |vpiParameter:
   \_parameter: (DATA_WIDTH), line:16
   |vpiParameter:
   \_parameter: (ADDRESS_WIDTH), line:17
   |vpiParameter:
   \_parameter: (FIFO_DEPTH), line:18
 |uhdmtopModules:
 \_module: work@aFifo (work@aFifo), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/aFifo.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/aFifo.v</a>, line:15
   |vpiDefName:work@aFifo
   |vpiName:work@aFifo
   |vpiPort:
   \_port: (Data_out), line:20, parent:work@aFifo
     |vpiName:Data_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Data_out), line:20, parent:work@aFifo
         |vpiName:Data_out
         |vpiFullName:work@aFifo.Data_out
         |vpiNetType:48
         |vpiRange:
         \_range: , line:20
           |vpiLeftRange:
           \_constant: , line:20
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:20
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (Empty_out), line:21, parent:work@aFifo
     |vpiName:Empty_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Empty_out), line:21, parent:work@aFifo
         |vpiName:Empty_out
         |vpiFullName:work@aFifo.Empty_out
         |vpiNetType:48
   |vpiPort:
   \_port: (ReadEn_in), line:22, parent:work@aFifo
     |vpiName:ReadEn_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ReadEn_in), line:22, parent:work@aFifo
         |vpiName:ReadEn_in
         |vpiFullName:work@aFifo.ReadEn_in
         |vpiNetType:1
   |vpiPort:
   \_port: (RClk), line:23, parent:work@aFifo
     |vpiName:RClk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (RClk), line:23, parent:work@aFifo
         |vpiName:RClk
         |vpiFullName:work@aFifo.RClk
         |vpiNetType:1
   |vpiPort:
   \_port: (Data_in), line:25, parent:work@aFifo
     |vpiName:Data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Data_in), line:25, parent:work@aFifo
         |vpiName:Data_in
         |vpiFullName:work@aFifo.Data_in
         |vpiNetType:1
         |vpiRange:
         \_range: , line:25
           |vpiLeftRange:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (Full_out), line:26, parent:work@aFifo
     |vpiName:Full_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Full_out), line:26, parent:work@aFifo
         |vpiName:Full_out
         |vpiFullName:work@aFifo.Full_out
         |vpiNetType:48
   |vpiPort:
   \_port: (WriteEn_in), line:27, parent:work@aFifo
     |vpiName:WriteEn_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (WriteEn_in), line:27, parent:work@aFifo
         |vpiName:WriteEn_in
         |vpiFullName:work@aFifo.WriteEn_in
         |vpiNetType:1
   |vpiPort:
   \_port: (WClk), line:28, parent:work@aFifo
     |vpiName:WClk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (WClk), line:28, parent:work@aFifo
         |vpiName:WClk
         |vpiFullName:work@aFifo.WClk
         |vpiNetType:1
   |vpiPort:
   \_port: (Clear_in), line:30, parent:work@aFifo
     |vpiName:Clear_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Clear_in), line:30, parent:work@aFifo
         |vpiName:Clear_in
         |vpiFullName:work@aFifo.Clear_in
         |vpiNetType:1
   |vpiModule:
   \_module: work@aFifo::GrayCounter (GrayCounter_pWr), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/aFifo.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/aFifo.v</a>, line:60, parent:work@aFifo
     |vpiDefName:work@aFifo::GrayCounter
     |vpiName:GrayCounter_pWr
     |vpiFullName:work@aFifo.GrayCounter_pWr
     |vpiPort:
     \_port: (GrayCount_out), parent:GrayCounter_pWr
       |vpiName:GrayCount_out
       |vpiHighConn:
       \_ref_obj: (pNextWordToWrite), line:61
         |vpiName:pNextWordToWrite
         |vpiActual:
         \_logic_net: (pNextWordToWrite), line:34, parent:work@aFifo
           |vpiName:pNextWordToWrite
           |vpiFullName:work@aFifo.pNextWordToWrite
           |vpiNetType:1
           |vpiRange:
           \_range: , line:34
             |vpiLeftRange:
             \_constant: , line:34
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:34
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (Enable_in), parent:GrayCounter_pWr
       |vpiName:Enable_in
       |vpiHighConn:
       \_ref_obj: (NextWriteAddressEn), line:63
         |vpiName:NextWriteAddressEn
         |vpiActual:
         \_logic_net: (NextWriteAddressEn), line:36, parent:work@aFifo
           |vpiName:NextWriteAddressEn
           |vpiFullName:work@aFifo.NextWriteAddressEn
           |vpiNetType:1
     |vpiPort:
     \_port: (Clear_in), parent:GrayCounter_pWr
       |vpiName:Clear_in
       |vpiHighConn:
       \_ref_obj: (Clear_in), line:64
         |vpiName:Clear_in
         |vpiActual:
         \_logic_net: (Clear_in), line:30, parent:work@aFifo
     |vpiPort:
     \_port: (Clk), parent:GrayCounter_pWr
       |vpiName:Clk
       |vpiHighConn:
       \_ref_obj: (WClk), line:66
         |vpiName:WClk
         |vpiActual:
         \_logic_net: (WClk), line:28, parent:work@aFifo
     |vpiInstance:
     \_module: work@aFifo (work@aFifo), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/aFifo.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/aFifo.v</a>, line:15
   |vpiModule:
   \_module: work@aFifo::GrayCounter (GrayCounter_pRd), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/aFifo.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/aFifo.v</a>, line:69, parent:work@aFifo
     |vpiDefName:work@aFifo::GrayCounter
     |vpiName:GrayCounter_pRd
     |vpiFullName:work@aFifo.GrayCounter_pRd
     |vpiPort:
     \_port: (GrayCount_out), parent:GrayCounter_pRd
       |vpiName:GrayCount_out
       |vpiHighConn:
       \_ref_obj: (pNextWordToRead), line:70
         |vpiName:pNextWordToRead
         |vpiActual:
         \_logic_net: (pNextWordToRead), line:34, parent:work@aFifo
           |vpiName:pNextWordToRead
           |vpiFullName:work@aFifo.pNextWordToRead
           |vpiNetType:1
           |vpiRange:
           \_range: , line:34
             |vpiLeftRange:
             \_constant: , line:34
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:34
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (Enable_in), parent:GrayCounter_pRd
       |vpiName:Enable_in
       |vpiHighConn:
       \_ref_obj: (NextReadAddressEn), line:71
         |vpiName:NextReadAddressEn
         |vpiActual:
         \_logic_net: (NextReadAddressEn), line:36, parent:work@aFifo
           |vpiName:NextReadAddressEn
           |vpiFullName:work@aFifo.NextReadAddressEn
           |vpiNetType:1
     |vpiPort:
     \_port: (Clear_in), parent:GrayCounter_pRd
       |vpiName:Clear_in
       |vpiHighConn:
       \_ref_obj: (Clear_in), line:72
         |vpiName:Clear_in
         |vpiActual:
         \_logic_net: (Clear_in), line:30, parent:work@aFifo
     |vpiPort:
     \_port: (Clk), parent:GrayCounter_pRd
       |vpiName:Clk
       |vpiHighConn:
       \_ref_obj: (RClk), line:73
         |vpiName:RClk
         |vpiActual:
         \_logic_net: (RClk), line:23, parent:work@aFifo
     |vpiInstance:
     \_module: work@aFifo (work@aFifo), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/aFifo.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/aFifo.v</a>, line:15
   |vpiNet:
   \_logic_net: (Data_out), line:20, parent:work@aFifo
   |vpiNet:
   \_logic_net: (Empty_out), line:21, parent:work@aFifo
   |vpiNet:
   \_logic_net: (ReadEn_in), line:22, parent:work@aFifo
   |vpiNet:
   \_logic_net: (RClk), line:23, parent:work@aFifo
   |vpiNet:
   \_logic_net: (Data_in), line:25, parent:work@aFifo
   |vpiNet:
   \_logic_net: (Full_out), line:26, parent:work@aFifo
   |vpiNet:
   \_logic_net: (WriteEn_in), line:27, parent:work@aFifo
   |vpiNet:
   \_logic_net: (WClk), line:28, parent:work@aFifo
   |vpiNet:
   \_logic_net: (Clear_in), line:30, parent:work@aFifo
   |vpiNet:
   \_logic_net: (pNextWordToWrite), line:34, parent:work@aFifo
   |vpiNet:
   \_logic_net: (pNextWordToRead), line:34, parent:work@aFifo
   |vpiNet:
   \_logic_net: (EqualAddresses), line:35, parent:work@aFifo
     |vpiName:EqualAddresses
     |vpiFullName:work@aFifo.EqualAddresses
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (NextWriteAddressEn), line:36, parent:work@aFifo
   |vpiNet:
   \_logic_net: (NextReadAddressEn), line:36, parent:work@aFifo
   |vpiNet:
   \_logic_net: (Set_Status), line:37, parent:work@aFifo
     |vpiName:Set_Status
     |vpiFullName:work@aFifo.Set_Status
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (Rst_Status), line:37, parent:work@aFifo
     |vpiName:Rst_Status
     |vpiFullName:work@aFifo.Rst_Status
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (Status), line:38, parent:work@aFifo
     |vpiName:Status
     |vpiFullName:work@aFifo.Status
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (PresetFull), line:39, parent:work@aFifo
     |vpiName:PresetFull
     |vpiFullName:work@aFifo.PresetFull
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (PresetEmpty), line:39, parent:work@aFifo
     |vpiName:PresetEmpty
     |vpiFullName:work@aFifo.PresetEmpty
     |vpiNetType:1
   |vpiArrayNet:
   \_array_net: (Mem), line:33, parent:work@aFifo
     |vpiName:Mem
     |vpiFullName:work@aFifo.Mem
     |vpiSize:16
     |vpiNet:
     \_logic_net: , parent:Mem
       |vpiFullName:work@aFifo.Mem
       |vpiNetType:48
       |vpiRange:
       \_range: , line:33
         |vpiLeftRange:
         \_constant: , line:33
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:33
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:33
       |vpiLeftRange:
       \_constant: , line:33
         |vpiConstType:7
         |vpiDecompile:15
         |vpiSize:32
         |INT:15
       |vpiRightRange:
       \_constant: , line:33
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiParameter:
   \_parameter: (ADDRESS_WIDTH), line:17
     |vpiName:ADDRESS_WIDTH
     |INT:4
   |vpiParameter:
   \_parameter: (DATA_WIDTH), line:16
     |vpiName:DATA_WIDTH
     |INT:8
   |vpiParameter:
   \_parameter: (FIFO_DEPTH), line:18
     |vpiName:FIFO_DEPTH
     |INT:16
Object: \work_aFifo of type 3000
Object: \work_aFifo of type 32
Object: \Data_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \Empty_out of type 44
Object: \ReadEn_in of type 44
Object: \RClk of type 44
Object: \Data_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \Full_out of type 44
Object: \WriteEn_in of type 44
Object: \WClk of type 44
Object: \Clear_in of type 44
Object: \GrayCounter_pWr of type 32
Object: \GrayCount_out of type 44
Object: \Enable_in of type 44
Object: \Clear_in of type 44
Object: \Clk of type 44
Object: \GrayCounter_pRd of type 32
Object: \GrayCount_out of type 44
Object: \Enable_in of type 44
Object: \Clear_in of type 44
Object: \Clk of type 44
Object: \ADDRESS_WIDTH of type 41
Object: \DATA_WIDTH of type 41
Object: \FIFO_DEPTH of type 41
Object: \Data_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \Empty_out of type 36
Object: \ReadEn_in of type 36
Object: \RClk of type 36
Object: \Data_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \Full_out of type 36
Object: \WriteEn_in of type 36
Object: \WClk of type 36
Object: \Clear_in of type 36
Object: \pNextWordToWrite of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pNextWordToRead of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \EqualAddresses of type 36
Object: \NextWriteAddressEn of type 36
Object: \NextReadAddressEn of type 36
Object: \Set_Status of type 36
Object: \Rst_Status of type 36
Object: \Status of type 36
Object: \PresetFull of type 36
Object: \PresetEmpty of type 36
Object: \Mem of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_aFifo of type 32
Object: \Data_out of type 44
Object: \Empty_out of type 44
Object: \ReadEn_in of type 44
Object: \RClk of type 44
Object: \Data_in of type 44
Object: \Full_out of type 44
Object: \WriteEn_in of type 44
Object: \WClk of type 44
Object: \Clear_in of type 44
Object:  of type 8
Object: \NextWriteAddressEn of type 608
Object:  of type 39
Object: \WriteEn_in of type 608
Object:  of type 39
Object: \Full_out of type 608
Object:  of type 8
Object: \NextReadAddressEn of type 608
Object:  of type 39
Object: \ReadEn_in of type 608
Object:  of type 39
Object: \Empty_out of type 608
Object:  of type 8
Object: \EqualAddresses of type 608
Object:  of type 39
Object: \pNextWordToWrite of type 608
Object: \pNextWordToRead of type 608
Object:  of type 8
Object: \Set_Status of type 608
Object:  of type 39
Object:  of type 39
Object: \pNextWordToWrite of type 106
Object:  of type 39
Object: \ADDRESS_WIDTH of type 608
Object:  of type 7
Object: \pNextWordToRead of type 106
Object:  of type 39
Object: \ADDRESS_WIDTH of type 608
Object:  of type 7
Object:  of type 39
Object: \pNextWordToWrite of type 106
Object:  of type 39
Object: \ADDRESS_WIDTH of type 608
Object:  of type 7
Object: \pNextWordToRead of type 106
Object:  of type 39
Object: \ADDRESS_WIDTH of type 608
Object:  of type 7
Object:  of type 8
Object: \Rst_Status of type 608
Object:  of type 39
Object:  of type 39
Object: \pNextWordToWrite of type 106
Object:  of type 39
Object: \ADDRESS_WIDTH of type 608
Object:  of type 7
Object: \pNextWordToRead of type 106
Object:  of type 39
Object: \ADDRESS_WIDTH of type 608
Object:  of type 7
Object:  of type 39
Object: \pNextWordToWrite of type 106
Object:  of type 39
Object: \ADDRESS_WIDTH of type 608
Object:  of type 7
Object: \pNextWordToRead of type 106
Object:  of type 39
Object: \ADDRESS_WIDTH of type 608
Object:  of type 7
Object:  of type 8
Object: \PresetFull of type 608
Object:  of type 39
Object: \Status of type 608
Object: \EqualAddresses of type 608
Object:  of type 8
Object: \PresetEmpty of type 608
Object:  of type 39
Object:  of type 39
Object: \Status of type 608
Object: \EqualAddresses of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \RClk of type 608
Object:  of type 22
Object:  of type 39
Object: \ReadEn_in of type 608
Object:  of type 39
Object: \Empty_out of type 608
Object:  of type 3
Object: \Data_out of type 608
Object: \Mem of type 106
Object: \pNextWordToRead of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \WClk of type 608
Object:  of type 22
Object:  of type 39
Object: \WriteEn_in of type 608
Object:  of type 39
Object: \Full_out of type 608
Object:  of type 3
Object: \Mem of type 106
Object: \pNextWordToWrite of type 608
Object: \Data_in of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \Set_Status of type 608
Object: \Rst_Status of type 608
ERROR: Encountered unhandled operation: 37

</pre>
</body>