# system info qsys_top on 2024.01.25.19:29:24
system_info:
name,value
DEVICE,AGFB014R24B2E2V
DEVICE_FAMILY,Agilex
GENERATION_ID,0
#
#
# Files generated for qsys_top on 2024.01.25.19:29:24
files:
filepath,kind,attributes,module,is_top
sim/qsys_top.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top,true
altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_b7hvpda.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_mm_interconnect_1920_b7hvpda,false
altera_mm_interconnect_1920/sim/qsys_top_altera_mm_interconnect_1920_e2lmida.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_mm_interconnect_1920_e2lmida,false
altera_reset_controller_1921/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_191/sim/qsys_top_altera_merlin_master_translator_191_g7h47bq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_master_translator_191_g7h47bq,false
altera_merlin_slave_translator_191/sim/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_191/sim/qsys_top_altera_merlin_master_agent_191_mpbm6tq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_master_agent_191_mpbm6tq,false
altera_merlin_slave_agent_191/sim/qsys_top_altera_merlin_slave_agent_191_ncfkfri.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_kmku6ja.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_kmku6ja,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_imovcvy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_imovcvy,false
altera_merlin_burst_adapter_1923/sim/qsys_top_altera_merlin_burst_adapter_1923_unoruzq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_unoruzq,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_unoruzq,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_unoruzq,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_unoruzq,false
altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_unoruzq,false
altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_unoruzq,false
altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_unoruzq,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_unoruzq,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_cxey4iy.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_cxey4iy,false
altera_merlin_multiplexer_1921/sim/qsys_top_altera_merlin_multiplexer_1921_l5hkgrq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_l5hkgrq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_l5hkgrq,false
altera_merlin_multiplexer_1921/sim/qsys_top_altera_merlin_multiplexer_1921_byyoacq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_byyoacq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_byyoacq,false
altera_merlin_axi_translator_1921/sim/qsys_top_altera_merlin_axi_translator_1921_uetfduq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_translator_1921_uetfduq,false
altera_merlin_axi_master_ni_1941/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi,false
altera_merlin_axi_master_ni_1941/sim/qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_qcliebq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_qcliebq,false
altera_merlin_router_1921/sim/qsys_top_altera_merlin_router_1921_sgnkmui.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_router_1921_sgnkmui,false
altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_191_6blplji,false
altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_191_6blplji,false
altera_merlin_traffic_limiter_191/sim/qsys_top_altera_merlin_traffic_limiter_191_6blplji.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_traffic_limiter_191_6blplji,false
altera_merlin_burst_adapter_1923/sim/qsys_top_altera_merlin_burst_adapter_1923_goicj3i.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_goicj3i,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_goicj3i,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_goicj3i,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_goicj3i,false
altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_goicj3i,false
altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_goicj3i,false
altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_goicj3i,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_burst_adapter_1923_goicj3i,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_ewsbekq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_ewsbekq,false
altera_merlin_multiplexer_1921/sim/qsys_top_altera_merlin_multiplexer_1921_y2gzbry.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_y2gzbry,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_y2gzbry,false
altera_merlin_demultiplexer_1921/sim/qsys_top_altera_merlin_demultiplexer_1921_sdvkkgq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_demultiplexer_1921_sdvkkgq,false
altera_merlin_multiplexer_1921/sim/qsys_top_altera_merlin_multiplexer_1921_ba3f2mi.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_ba3f2mi,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_multiplexer_1921_ba3f2mi,false
altera_merlin_width_adapter_1920/sim/qsys_top_altera_merlin_width_adapter_1920_v4zrbhq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1920_v4zrbhq,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1920_v4zrbhq,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1920_v4zrbhq,false
altera_merlin_width_adapter_1920/sim/qsys_top_altera_merlin_width_adapter_1920_b4iaudq.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1920_b4iaudq,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1920_b4iaudq,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_top_altera_merlin_width_adapter_1920_b4iaudq,false
altera_merlin_burst_adapter_1923/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_32eczri.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_32eczri,false
altera_merlin_traffic_limiter_191/sim/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya,false
altera_avalon_sc_fifo_1931/sim/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v,VERILOG,,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy,false
altera_merlin_burst_adapter_1923/sim/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_hlxpvda.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_hlxpvda,false
altera_avalon_st_pipeline_stage_1920/sim/qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq.sv,SYSTEM_VERILOG,,qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq,false
altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
qsys_top.agilex_hps,agilex_hps
qsys_top.clk_100,clk_100
qsys_top.emif_calbus_0,emif_calbus_0
qsys_top.emif_hps,emif_hps
qsys_top.onchip_memory2_0,qsys_top_onchip_memory2_0
qsys_top.pattern_writer_1,qsys_top_pattern_writer_1
qsys_top.pio_0,qsys_top_pio_0
qsys_top.prbs_generator_1,qsys_top_prbs_generator_1
qsys_top.ram_controller_1,qsys_top_ram_controller_1
qsys_top.rst_in,rst_in
qsys_top.user_rst_clkgate_0,user_rst_clkgate_0
qsys_top.mm_interconnect_0,qsys_top_altera_mm_interconnect_1920_b7hvpda
qsys_top.mm_interconnect_0.pattern_writer_1_avalon_master_translator,qsys_top_altera_merlin_master_translator_191_g7h47bq
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_0.pattern_writer_1_avalon_master_agent,qsys_top_altera_merlin_master_agent_191_mpbm6tq
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_agent,qsys_top_altera_merlin_slave_agent_191_ncfkfri
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_0.router,qsys_top_altera_merlin_router_1921_kmku6ja
qsys_top.mm_interconnect_0.router_001,qsys_top_altera_merlin_router_1921_imovcvy
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,qsys_top_altera_merlin_burst_adapter_1923_unoruzq
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_32eczri
qsys_top.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq
qsys_top.mm_interconnect_0.cmd_demux,qsys_top_altera_merlin_demultiplexer_1921_cxey4iy
qsys_top.mm_interconnect_0.rsp_demux,qsys_top_altera_merlin_demultiplexer_1921_cxey4iy
qsys_top.mm_interconnect_0.cmd_mux,qsys_top_altera_merlin_multiplexer_1921_l5hkgrq
qsys_top.mm_interconnect_0.rsp_mux,qsys_top_altera_merlin_multiplexer_1921_byyoacq
qsys_top.mm_interconnect_1,qsys_top_altera_mm_interconnect_1920_e2lmida
qsys_top.mm_interconnect_1.agilex_hps_h2f_axi_master_translator,qsys_top_altera_merlin_axi_translator_1921_uetfduq
qsys_top.mm_interconnect_1.ram_controller_1_csr_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.prbs_generator_1_csr_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.pio_0_s1_translator,qsys_top_altera_merlin_slave_translator_191_x56fcki
qsys_top.mm_interconnect_1.agilex_hps_h2f_axi_master_agent,qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi
qsys_top.mm_interconnect_1.ram_controller_1_csr_agent,qsys_top_altera_merlin_slave_agent_191_ncfkfri
qsys_top.mm_interconnect_1.prbs_generator_1_csr_agent,qsys_top_altera_merlin_slave_agent_191_ncfkfri
qsys_top.mm_interconnect_1.pio_0_s1_agent,qsys_top_altera_merlin_slave_agent_191_ncfkfri
qsys_top.mm_interconnect_1.ram_controller_1_csr_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_1.ram_controller_1_csr_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_1.prbs_generator_1_csr_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_1.prbs_generator_1_csr_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_1.pio_0_s1_agent_rsp_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_1.pio_0_s1_agent_rdata_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_1.router,qsys_top_altera_merlin_router_1921_qcliebq
qsys_top.mm_interconnect_1.router_001,qsys_top_altera_merlin_router_1921_qcliebq
qsys_top.mm_interconnect_1.router_002,qsys_top_altera_merlin_router_1921_sgnkmui
qsys_top.mm_interconnect_1.router_003,qsys_top_altera_merlin_router_1921_sgnkmui
qsys_top.mm_interconnect_1.router_004,qsys_top_altera_merlin_router_1921_sgnkmui
qsys_top.mm_interconnect_1.agilex_hps_h2f_axi_master_wr_limiter,qsys_top_altera_merlin_traffic_limiter_191_6blplji
qsys_top.mm_interconnect_1.agilex_hps_h2f_axi_master_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya
qsys_top.mm_interconnect_1.agilex_hps_h2f_axi_master_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_1.agilex_hps_h2f_axi_master_rd_limiter,qsys_top_altera_merlin_traffic_limiter_191_6blplji
qsys_top.mm_interconnect_1.agilex_hps_h2f_axi_master_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya
qsys_top.mm_interconnect_1.agilex_hps_h2f_axi_master_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy
qsys_top.mm_interconnect_1.ram_controller_1_csr_burst_adapter,qsys_top_altera_merlin_burst_adapter_1923_goicj3i
qsys_top.mm_interconnect_1.ram_controller_1_csr_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_hlxpvda
qsys_top.mm_interconnect_1.ram_controller_1_csr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq
qsys_top.mm_interconnect_1.prbs_generator_1_csr_burst_adapter,qsys_top_altera_merlin_burst_adapter_1923_goicj3i
qsys_top.mm_interconnect_1.prbs_generator_1_csr_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_hlxpvda
qsys_top.mm_interconnect_1.prbs_generator_1_csr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq
qsys_top.mm_interconnect_1.pio_0_s1_burst_adapter,qsys_top_altera_merlin_burst_adapter_1923_goicj3i
qsys_top.mm_interconnect_1.pio_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_hlxpvda
qsys_top.mm_interconnect_1.pio_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,qsys_top_altera_avalon_st_pipeline_stage_1920_zterisq
qsys_top.mm_interconnect_1.cmd_demux,qsys_top_altera_merlin_demultiplexer_1921_ewsbekq
qsys_top.mm_interconnect_1.cmd_demux_001,qsys_top_altera_merlin_demultiplexer_1921_ewsbekq
qsys_top.mm_interconnect_1.cmd_mux,qsys_top_altera_merlin_multiplexer_1921_y2gzbry
qsys_top.mm_interconnect_1.cmd_mux_001,qsys_top_altera_merlin_multiplexer_1921_y2gzbry
qsys_top.mm_interconnect_1.cmd_mux_002,qsys_top_altera_merlin_multiplexer_1921_y2gzbry
qsys_top.mm_interconnect_1.rsp_demux,qsys_top_altera_merlin_demultiplexer_1921_sdvkkgq
qsys_top.mm_interconnect_1.rsp_demux_001,qsys_top_altera_merlin_demultiplexer_1921_sdvkkgq
qsys_top.mm_interconnect_1.rsp_demux_002,qsys_top_altera_merlin_demultiplexer_1921_sdvkkgq
qsys_top.mm_interconnect_1.rsp_mux,qsys_top_altera_merlin_multiplexer_1921_ba3f2mi
qsys_top.mm_interconnect_1.rsp_mux_001,qsys_top_altera_merlin_multiplexer_1921_ba3f2mi
qsys_top.mm_interconnect_1.ram_controller_1_csr_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1920_v4zrbhq
qsys_top.mm_interconnect_1.prbs_generator_1_csr_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1920_v4zrbhq
qsys_top.mm_interconnect_1.pio_0_s1_rsp_width_adapter,qsys_top_altera_merlin_width_adapter_1920_v4zrbhq
qsys_top.mm_interconnect_1.ram_controller_1_csr_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1920_b4iaudq
qsys_top.mm_interconnect_1.prbs_generator_1_csr_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1920_b4iaudq
qsys_top.mm_interconnect_1.pio_0_s1_cmd_width_adapter,qsys_top_altera_merlin_width_adapter_1920_b4iaudq
qsys_top.rst_controller,altera_reset_controller
qsys_top.rst_controller_001,altera_reset_controller
