==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'jacobi-1d-imper.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 834 ; free virtual = 9126
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 835 ; free virtual = 9127
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.609 ; gain = 128.000 ; free physical = 813 ; free virtual = 9110
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 501.074 ; gain = 128.465 ; free physical = 803 ; free virtual = 9100
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 501.074 ; gain = 128.465 ; free physical = 771 ; free virtual = 9071
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 501.074 ; gain = 128.465 ; free physical = 766 ; free virtual = 9066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_jacobi_1d_imper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_jacobi_1d_imper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (3.17ns) of 'ddiv' operation ('tmp_7', jacobi-1d-imper.cpp:237) exceeds the target cycle time (target cycle time: 2.5ns, clock uncertainty: 0.312ns, effective cycle time: 2.19ns).
WARNING: [SCHED 204-21] Estimated clock period (3.171ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'ddiv' operation ('tmp_7', jacobi-1d-imper.cpp:237) (3.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.19 seconds; current allocated memory: 96.552 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 97.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_jacobi_1d_imper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_1d_imper/tsteps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_1d_imper/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_1d_imper/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_1d_imper/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_jacobi_1d_imper' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_1d_imper_dadd_64ns_64ns_64_14_no_dsp_1' to 'kernel_jacobi_1d_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_1d_imper_ddiv_64ns_64ns_64_59_1' to 'kernel_jacobi_1d_cud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_1d_imper/tsteps' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_1d_imper/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_1d_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_1d_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_jacobi_1d_imper'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 98.203 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 501.074 ; gain = 128.465 ; free physical = 1029 ; free virtual = 9332
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_jacobi_1d_imper.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_jacobi_1d_imper.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_jacobi_1d_imper.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj'.
INFO: [HLS 200-10] Adding design file 'jacobi-1d-imper.cpp' to the project
INFO: [HLS 200-10] Adding design file 'jacobi-1d-imper.h' to the project
INFO: [HLS 200-10] Adding design file 'polybench.h' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version'.
INFO: [HLS 200-10] Cleaning up the solution database.
