Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/Cleaned/if_loop_3_best/test-fpga.prj/components/if_loop_3/if_loop_3.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/Cleaned/if_loop_3_best/test-fpga.prj/components/if_loop_3/if_loop_3 --family="Cyclone 10 GX" --part=10CX220YU484I5G
Info: if_loop_3: "Transforming system: if_loop_3"
Info: if_loop_3: "Naming system components in system: if_loop_3"
Info: if_loop_3: "Processing generation queue"
Info: if_loop_3: "Generating: if_loop_3"
Info: if_loop_3: "Generating: if_loop_3_internal"
Info: if_loop_3: Done "if_loop_3" with 2 modules, 173 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/Cleaned/if_loop_3_best/test-fpga.prj/components/if_loop_3/if_loop_3.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/Cleaned/if_loop_3_best/test-fpga.prj/components/if_loop_3/if_loop_3 --family="Cyclone 10 GX" --part=10CX220YU484I5G
Info: Finished: IP-XACT
