# CA_CA5
Computer Architecture Course: Project No.5 (Memory Hierarchy)
University Of Tehran
developed by Alireza Salamat & Mahyar Karimi

## Abstract
A simple hierarchical model of a memory module is implemented, consisting of 2-layered cache-main architecture. Cache module is implemented
using direct mapping technique. This model is mainly implemented with __Verilog__, although some utility Python codes are also included for file generation.
