@N:: Applying property .distcompmodetop with value 1 on module cordic in library work
@N:: Applying property .distcompnoprune with value 1 on module cordic in library work
@N:: Applying property .noprune with value 1 on module cordic in library work
@N:: Applying property .distcompnoprune with value 1 on module cordic_stage in library work
@N:: Applying property .noprune with value 1 on module cordic_stage in library work
Selecting top level module cordic
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":1:7:1:12|Synthesizing module cordic in library work.
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000000000
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_0s_Z1
Running optimization stage 1 on cordic_stage_16s_16s_0s_Z1 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000000001
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_1s_Z2
Running optimization stage 1 on cordic_stage_16s_16s_1s_Z2 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000000010
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_2s_Z3
Running optimization stage 1 on cordic_stage_16s_16s_2s_Z3 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000000011
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_3s_Z4
Running optimization stage 1 on cordic_stage_16s_16s_3s_Z4 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000000100
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_4s_Z5
Running optimization stage 1 on cordic_stage_16s_16s_4s_Z5 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000000101
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_5s_Z6
Running optimization stage 1 on cordic_stage_16s_16s_5s_Z6 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000000110
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_6s_Z7
Running optimization stage 1 on cordic_stage_16s_16s_6s_Z7 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000000111
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_7s_Z8
Running optimization stage 1 on cordic_stage_16s_16s_7s_Z8 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000001000
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_8s_Z9
Running optimization stage 1 on cordic_stage_16s_16s_8s_Z9 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000001001
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_9s_Z10
Running optimization stage 1 on cordic_stage_16s_16s_9s_Z10 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000001010
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_10s_Z11
Running optimization stage 1 on cordic_stage_16s_16s_10s_Z11 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000001011
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_11s_Z12
Running optimization stage 1 on cordic_stage_16s_16s_11s_Z12 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000001100
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_12s_Z13
Running optimization stage 1 on cordic_stage_16s_16s_12s_Z13 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000001101
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_13s_Z14
Running optimization stage 1 on cordic_stage_16s_16s_13s_Z14 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000001110
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_14s_Z15
Running optimization stage 1 on cordic_stage_16s_16s_14s_Z15 .......
@N: CG364 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic_stage.sv":1:7:1:18|Synthesizing module cordic_stage in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000010000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000010000
	STAGE=32'b00000000000000000000000000001111
	CORDIC_TABLE=256'b0011001001000011000111011010110000001111101011010000011111110101000000111111111000000001111111110000000011111111000000000111111100000000001111110000000000011111000000000000111100000000000001110000000000000011000000000000000100000000000000000000000000000000
   Generated name = cordic_stage_16s_16s_15s_Z16
Running optimization stage 1 on cordic_stage_16s_16s_15s_Z16 .......
@W: CG133 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":30:28:30:34|Object z_input is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on cordic .......
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][0] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][1] is always 1.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][2] is always 1.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][3] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][4] is always 1.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][5] is always 1.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][6] is always 1.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][7] is always 1.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][8] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][9] is always 1.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][10] is always 1.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][11] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][12] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][13] is always 1.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][14] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit x_pipe[0][15] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][0] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][1] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][2] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][3] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][4] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][5] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][6] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][7] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][8] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][9] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][10] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][11] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][12] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][13] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][14] is always 0.
@N: CL189 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Register bit y_pipe[0][15] is always 0.
Running optimization stage 2 on cordic_stage_16s_16s_15s_Z16 .......
Running optimization stage 2 on cordic_stage_16s_16s_14s_Z15 .......
Running optimization stage 2 on cordic_stage_16s_16s_13s_Z14 .......
Running optimization stage 2 on cordic_stage_16s_16s_12s_Z13 .......
Running optimization stage 2 on cordic_stage_16s_16s_11s_Z12 .......
Running optimization stage 2 on cordic_stage_16s_16s_10s_Z11 .......
Running optimization stage 2 on cordic_stage_16s_16s_9s_Z10 .......
Running optimization stage 2 on cordic_stage_16s_16s_8s_Z9 .......
Running optimization stage 2 on cordic_stage_16s_16s_7s_Z8 .......
Running optimization stage 2 on cordic_stage_16s_16s_6s_Z7 .......
Running optimization stage 2 on cordic_stage_16s_16s_5s_Z6 .......
Running optimization stage 2 on cordic_stage_16s_16s_4s_Z5 .......
Running optimization stage 2 on cordic_stage_16s_16s_3s_Z4 .......
Running optimization stage 2 on cordic_stage_16s_16s_2s_Z3 .......
Running optimization stage 2 on cordic_stage_16s_16s_1s_Z2 .......
Running optimization stage 2 on cordic_stage_16s_16s_0s_Z1 .......
Running optimization stage 2 on cordic .......
@N: CL201 :"/home/icl5712/GitHub/CE387/Lab6/sv/cordic.sv":86:0:86:8|Trying to extract state machine for register curr_state.
Extracted state machine for register curr_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/icl5712/GitHub/CE387/Lab6/sv/rev_1/synwork//distcomp/distcomp0/distcomp0.rt.csv

