-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Wed Jun 18 01:51:39 2025
-- Host        : LAPTOP-RI3013C8 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub {D:/Vaidehi Bhat
--               folder/WiSH_Project/WiSH_Project.srcs/sources_1/bd/design_1/design_1_stub.vhdl}
-- Design      : design_1
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7k70tfbv676-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity design_1 is
end design_1;

architecture stub of design_1 is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "";
begin
end;
