0011afec R ad400x_device_resol
0010085c T ad400x_init
00100a28 T ad400x_remove
00100688 T ad400x_spi_reg_read
00100740 T ad400x_spi_reg_write
001007dc T ad400x_spi_single_conversion
0011a828 T __aeabi_idiv
001119e0 W __aeabi_idiv0
0011aa48 T __aeabi_idivmod
001119e0 W __aeabi_ldiv0
001117d4 T __aeabi_uidiv
001119c0 T __aeabi_uidivmod
001119e4 T __aeabi_uldivmod
0010fa3c T align_malloc
0010f03c T alt_acp_id_map_dynamic_read_options_set
0010ed14 T alt_acp_id_map_dynamic_read_set
0010f090 T alt_acp_id_map_dynamic_write_options_set
0010eea8 T alt_acp_id_map_dynamic_write_set
0010e93c T alt_acp_id_map_fixed_read_set
0010eb28 T alt_acp_id_map_fixed_write_set
0010f0e4 T alt_acp_id_map_read_options_get
0010f444 T alt_acp_id_map_write_options_get
0010e6b4 T alt_addr_space_remap
001108a0 T alt_cache_l1_branch_disable
00110854 T alt_cache_l1_branch_enable
001108ec T alt_cache_l1_branch_invalidate
00110920 T alt_cache_l1_branch_is_enabled
0011031c T alt_cache_l1_data_clean
001103b0 T alt_cache_l1_data_clean_all
001102ac t alt_cache_l1_data_clean_helper
0011002c T alt_cache_l1_data_disable
0010ffd0 T alt_cache_l1_data_enable
00110140 T alt_cache_l1_data_invalidate
001101b4 T alt_cache_l1_data_invalidate_all
001100d0 t alt_cache_l1_data_invalidate_helper
00110088 T alt_cache_l1_data_is_enabled
00110538 T alt_cache_l1_data_purge
001105cc T alt_cache_l1_data_purge_all
001104c8 t alt_cache_l1_data_purge_helper
0010fe88 T alt_cache_l1_disable_all
0010fe5c T alt_cache_l1_enable_all
0010ff0c T alt_cache_l1_instruction_disable
0010feb0 T alt_cache_l1_instruction_enable
0010ffa0 T alt_cache_l1_instruction_invalidate
0010ff58 T alt_cache_l1_instruction_is_enabled
001107c0 T alt_cache_l1_parity_disable
001106e4 T alt_cache_l1_parity_enable
0011080c T alt_cache_l1_parity_is_enabled
001109b4 T alt_cache_l1_prefetch_disable
00110968 T alt_cache_l1_prefetch_enable
00110a00 T alt_cache_l1_prefetch_is_enabled
00111064 T alt_cache_l2_clean
001110dc T alt_cache_l2_clean_all
00110f90 t alt_cache_l2_clean_helper
00110cc8 T alt_cache_l2_disable
001114dc T alt_cache_l2_ecc_start
00110c88 T alt_cache_l2_enable
00110a48 T alt_cache_l2_init
0011138c T alt_cache_l2_int_disable
00111330 T alt_cache_l2_int_enable
00111410 T alt_cache_l2_int_raw_status_get
00111434 T alt_cache_l2_int_status_clear
001113ec T alt_cache_l2_int_status_get
00110e94 T alt_cache_l2_invalidate
00110f0c T alt_cache_l2_invalidate_all
00110dc4 t alt_cache_l2_invalidate_helper
00110d00 T alt_cache_l2_is_enabled
00110c08 T alt_cache_l2_parity_disable
00110ba4 T alt_cache_l2_parity_enable
00110c40 T alt_cache_l2_parity_is_enabled
00110b24 T alt_cache_l2_prefetch_disable
00110aec T alt_cache_l2_prefetch_enable
00110b5c T alt_cache_l2_prefetch_is_enabled
00111234 T alt_cache_l2_purge
001112ac T alt_cache_l2_purge_all
00111160 t alt_cache_l2_purge_helper
00110d48 T alt_cache_l2_sync
00110ad0 T alt_cache_l2_uninit
001240e0 d alt_cache_l2_waymask
0010fc00 T alt_cache_system_clean
0010fb30 T alt_cache_system_disable
0010fb08 T alt_cache_system_enable
0010fb58 T alt_cache_system_invalidate
0010fc94 T alt_cache_system_purge
0010d9e4 T alt_clk_clkmgr_reinit
0010dc88 T alt_clk_clkmgr_uninit
001048c0 T alt_clk_clock_disable
00104d3c T alt_clk_clock_enable
001084c8 T alt_clk_divider_get
00109128 T alt_clk_divider_set
001065b4 T alt_clk_ext_clk_freq_get
001063dc T alt_clk_ext_clk_freq_set
0010b2f4 T alt_clk_freq_get
0010cef8 T alt_clk_group_cfg_raw_get
0010d28c T alt_clk_group_cfg_raw_set
0010ce34 T alt_clk_irq_disable
0010ce98 T alt_clk_irq_enable
001051f8 T alt_clk_is_enabled
00103ea4 T alt_clk_is_in_safe_mode
00103cc0 T alt_clk_lock_status_clear
00103d20 T alt_clk_lock_status_get
00109080 t alt_clkmgr_is_val_modulo_n
00103a9c t alt_clk_mgr_wait
00103f6c T alt_clk_pll_bypass_disable
00104328 T alt_clk_pll_bypass_enable
0010666c T alt_clk_pll_cfg_get
00106b80 T alt_clk_pll_cfg_set
0010d664 T alt_clk_pll_cntr_maxfreq_recalc
00103c24 t alt_clk_pllcounter_write
00108320 T alt_clk_pll_guard_band_get
001083c4 T alt_clk_pll_guard_band_set
00104688 T alt_clk_pll_is_bypassed
00103d48 T alt_clk_pll_is_locked
00103b60 t alt_clk_pll_lock_wait
001047a4 T alt_clk_pll_source_get
00103ae4 T alt_clk_plls_settle_wait
001070dc T alt_clk_pll_vco_cfg_get
001079b4 T alt_clk_pll_vco_cfg_set
0010722c t alt_clk_pll_vco_chg_methods_get
00107dbc T alt_clk_pll_vco_freq_get
00103e10 T alt_clk_safe_mode_clear
00105768 T alt_clk_source_get
00105ef0 T alt_clk_source_set
00108bc4 t alt_clk_within_freq_limits
00124000 d alt_ext_clk_paramblok
0010e43c T alt_globaltmr_autoinc_get
0010e460 T alt_globaltmr_autoinc_mode_start
0010e498 T alt_globaltmr_autoinc_mode_stop
0010e3ac T alt_globaltmr_autoinc_set
0010e168 T alt_globaltmr_comp_get
0010e1d8 T alt_globaltmr_comp_get64
0010e270 T alt_globaltmr_comp_mode_start
0010e2a8 T alt_globaltmr_comp_mode_stop
0010e018 T alt_globaltmr_comp_set
0010e0bc T alt_globaltmr_comp_set64
0010dff4 T alt_globaltmr_counter_get_hi32
0010dfd0 T alt_globaltmr_counter_get_low32
0010de1c T alt_globaltmr_get
0010df00 T alt_globaltmr_get64
0010dd60 T alt_globaltmr_init
0010e5f4 T alt_globaltmr_int_clear_pending
0010e524 T alt_globaltmr_int_disable
0010e55c T alt_globaltmr_int_enable
0010e658 T alt_globaltmr_int_if_pending_clear
0010e5bc T alt_globaltmr_int_is_enabled
0010e620 T alt_globaltmr_int_is_pending
0010e4d0 T alt_globaltmr_is_autoinc_mode
0010e2e0 T alt_globaltmr_is_comp_mode
0010dcb0 T alt_globaltmr_is_running
0010e508 T alt_globaltmr_maxcounter_get
0010e318 T alt_globaltmr_prescaler_get
0010e344 T alt_globaltmr_prescaler_set
0010e23c T alt_globaltmr_remain_get
0010ddd8 T alt_globaltmr_start
0010dd94 T alt_globaltmr_stop
0010dce8 T alt_globaltmr_uninit
00111480 W alt_int_dist_pending_clear
0010e81c T alt_l2_addr_filter_cfg_get
0010e8ac T alt_l2_addr_filter_cfg_set
0010e7dc T alt_mpu_addr_space_remap_0_to_sdram
00124040 d alt_pll_clk_paramblok
001240a0 d alt_pll_cntr_maxfreq
00103910 T alt_reset_cold_reset
001038dc T alt_reset_event_clear
001038b8 T alt_reset_event_get
0010393c T alt_reset_warm_reset
00117df8 T __any_on
0011a320 T __ascii_mbtowc
0011a800 T __ascii_wctomb
00124abc B __auto_semihosting
001022a4 T axi_dmac_init
00101fd0 T axi_dmac_read
001023a8 T axi_dmac_remove
00102050 T axi_dmac_transfer
00102010 T axi_dmac_write
001023e4 T axi_io_read
00102428 T axi_io_write
00102338 T axi_wait
00117af4 T __b2d
0011718c T _Balloc
00117214 T _Bfree
0011b890 r blanks.8400
0011b6f0 r blanks.8421
001003c4 T cache_configuration
001003ac T cache_fun
00111b38 T calloc
00111b58 T _calloc_r
001160e8 T _cleanup
00118590 T cleanup_glue
00115fac T _cleanup_r
00103588 T clear_irq
0010246c T _close
00119d94 T _close_r
00124aa0 b completed.7622
00102df8 T construct_extended_mm_to_mm_descriptor
00102eb0 T construct_extended_mm_to_mm_descriptor_64
00102c88 T construct_extended_mm_to_st_descriptor
00102d40 T construct_extended_mm_to_st_descriptor_64
00102b18 T construct_extended_st_to_mm_descriptor
00102bd0 T construct_extended_st_to_mm_descriptor_64
00102ab4 T construct_standard_mm_to_mm_descriptor
00102a50 T construct_standard_mm_to_st_descriptor
001029ec T construct_standard_st_to_mm_descriptor
00117d8c T __copybits
         w __cs3_argc
         w __cs3_argv
01100040 A __cs3_heap_end
00124a98 D __cs3_heap_limit
00124b08 B __cs3_heap_start
00100040 T __cs3_interrupt_vector
00100040 T __cs3_interrupt_vector_arm
0011ac04 T __cs3_isr_dabort
0011ac0c T __cs3_isr_fiq
0011abf4 T __cs3_isr_interrupt
0011ac08 T __cs3_isr_irq
0011ac00 T __cs3_isr_pabort
0011abf4 W __cs3_isr_reserved
0011abfc T __cs3_isr_swi
0011abf8 T __cs3_isr_undef
0011aac0 T __cs3_premain
fffe0000 ? __cs3_region_end_boot_rom
00000000 ? __cs3_region_end_oc_ram
01100040 T __cs3_region_end_ram
fffd0000 A __cs3_region_init_boot_rom
ffff0000 A __cs3_region_init_oc_ram
00100040 A __cs3_region_init_ram
00000000 A __cs3_region_init_size_boot_rom
00000000 A __cs3_region_init_size_oc_ram
00024a60 A __cs3_region_init_size_ram
00000002 A __cs3_region_num
0011ba0c R __cs3_regions
0011ba34 R __cs3_regions_end
00010000 A __cs3_region_size_boot_rom
00010000 A __cs3_region_size_oc_ram
01000000 A __cs3_region_size_ram
fffd0000 ? __cs3_region_start_boot_rom
ffff0000 ? __cs3_region_start_oc_ram
00100040 T __cs3_region_start_ram
00000000 A __cs3_region_zero_size_boot_rom
00000000 A __cs3_region_zero_size_oc_ram
00000068 A __cs3_region_zero_size_ram
00100080 T __cs3_reset
00100080 T __cs3_reset_cycloneV_dk_ram
01100040 A __cs3_stack
         U __cs3_start_asm
00100084 T __cs3_start_c
0010fd34 t cssidr_decode_helper
0011b8c0 R _ctype_
00117bcc T __d2b
         w __deregister_frame_info
0010011c t deregister_tm_clones
001037e0 T disable_global_interrupt_mask
00103750 T disable_stop_on_early_termination
001036c0 T disable_stop_on_error
0011a828 T __divsi3
0011a830 t .divsi3_skip_div0_test
00100184 t __do_global_dtors_aux
0011ba08 r __do_global_dtors_aux_fini_array_entry
0011c004 D __dso_handle
00114ae0 T _dtoa_r
00124aa0 D _edata
0011ac94 r __EH_FRAME_BEGIN__
0010262c T enable_all_caches
00102824 T enable_branch_prediction
001027e0 T enable_caches
00102868 T enable_early_BRESP
001028dc T enable_exclusive_caching
00103798 T enable_global_interrupt_mask
00102804 T enable_L1_D
001028bc T enable_L1_D_side_prefetch
00102814 T enable_L1_I
00102834 T enable_L2
001028cc T enable_L2_prefetch_hint
00102920 T enable_L2_speculative_linefill
0010264c T enable_MMU
0010290c T enable_SCU
00103708 T enable_stop_on_early_termination
00103678 T enable_stop_on_error
00102844 T enable_store_buffer_device_limitation
0010288c T enable_write_full_line_zeros
00124b08 B _end
00124b08 B __end
00124b00 B errno
0011ac10 T __errno
0011ba38 R _etext
         w exit
00119f28 T fclose
00119dcc T _fclose_r
00115f74 T fflush
00115ee0 T _fflush_r
0011b9f0 R _fini
0011ba0c R __fini_array_end
0011ba08 R __fini_array_start
0010270c t Finished
0010f91c T fpga_dma_config_transfer
0010f8ec T fpga_dma_init
0010f81c T fpga_dma_read_bit
0010f7a4 T fpga_dma_read_reg
0010f9dc T fpga_dma_start_transfer
0010fa0c T fpga_dma_transfer_done
0010f858 T fpga_dma_write_bit
0010f7dc T fpga_dma_write_reg
00116038 t __fp_lock
001162d8 T __fp_lock_all
0011606c t __fp_unlock
001162fc T __fp_unlock_all
0011a0ec T fputwc
00119f40 T __fputwc
0011a044 T _fputwc_r
001001c8 t frame_dummy
0011b9ec r __frame_dummy_init_array_entry
0011ac94 r __FRAME_END__
00111c10 T free
00116434 T _free_r
001024a4 T _fstat
0011a128 T _fstat_r
00100040 T _ftext
00116bc4 T _fwalk
00116c3c T _fwalk_reent
0011aa68 W __generic_gxx_active_p
0011aa84 W __generic_gxx_getspecific
0011aa70 W __generic_gxx_key_create
0011aa70 t __generic_gxx_key_create.localalias.2
0011aa7c W __generic_gxx_key_delete
0011aabc W __generic_gxx_mutex_destroy
0011aa98 W __generic_gxx_mutex_init_function
0011aab8 W __generic_gxx_mutex_lock
0011aab4 W __generic_gxx_mutex_trylock
0011aab0 W __generic_gxx_mutex_unlock
0011aa78 W __generic_gxx_once
0011aa9c W __generic_gxx_recursive_mutex_destroy
0011aa9c t __generic_gxx_recursive_mutex_destroy.localalias.1
0011aa94 W __generic_gxx_recursive_mutex_init_function
0011aa94 t __generic_gxx_recursive_mutex_init_function.localalias.0
0011aaac W __generic_gxx_recursive_mutex_lock
0011aaa8 W __generic_gxx_recursive_mutex_trylock
0011aaa4 W __generic_gxx_recursive_mutex_unlock
0011aa8c W __generic_gxx_setspecific
001114a8 t get_current_cpu_num
0011a1a0 t __get_current_locale
00111be8 T __getreent
0011b6e8 R _global_impure_ptr
00124928 D __global_locale
00124a94 d heap.5522
001173e8 T __hi0bits
001174d8 T __i2b
001240f0 d impure_data
001240e8 D _impure_ptr
0011b9c4 R _init
0011b9f0 R __init_array_end
0011b9e0 R __init_array_start
0010277c T initialize_L2C
001124bc t __init___malloc_lock_object
00116320 t __init___sfp_lock
0011632c t __init___sinit_lock
00102738 t init_ttb_1
00102934 T invalidate_and_flush
001024e0 T _isatty
0011a168 T _isatty_r
         w _ITM_deregisterTMCloneTable
         w _ITM_registerTMCloneTable
0011c000 d __JCR_END__
0011c000 d __JCR_LIST__
         w _Jv_RegisterClasses
00002c02 a L1_DEVICE_010_00
00000c0a a L1_NORMAL_000_10
00000c0e a L1_NORMAL_000_11
00001c0e a L1_NORMAL_001_11
00005c06 a L1_NORMAL_101_01
00005c0e a L1_NORMAL_101_11
00006c0a a L1_NORMAL_110_10
00006c0e a L1_NORMAL_110_11
00007c06 a L1_NORMAL_111_01
00007c0a a L1_NORMAL_111_10
00017c0e a L1_NORMAL_111_11
00120000 d L1_TTB
fffef000 a L2CC_PL310
0011ac1c T __libc_init_array
00117440 T __lo0bits
00116ce8 T localeconv
00116cbc T __localeconv_l
00116cc4 T _localeconv_r
0011a254 T __locale_ctype_ptr
0011a24c T __locale_ctype_ptr_l
0011a228 T __locale_mb_cur_max
001026a4 t Loop1
001026e0 t Loop2
001026e4 t Loop3
00102518 T _lseek
0011a288 T _lseek_r
001177a8 T __lshift
00100224 T main
00111bf8 T malloc
00124518 D __malloc_av_
00124ac4 B __malloc_current_mallinfo
001124a4 T __malloc_lock
00124af4 b __malloc_lock_object
00124aec B __malloc_max_sbrked_mem
00124af0 B __malloc_max_total_mem
00111c28 T _malloc_r
00124920 D __malloc_sbrk_base
00124ac0 B __malloc_top_pad
00116338 T _malloc_trim_r
00124924 D __malloc_trim_threshold
001124b0 T __malloc_unlock
0011a2cc T _mbtowc_r
00117894 T __mcmp
001178f4 T __mdiff
00116e90 T memchr
00116f30 T memcpy
00117044 T memmove
00112394 T memset
0011b868 R __mprec_bigtens
00117d50 T _mprec_log10
0011b778 R __mprec_tens
0011b840 R __mprec_tinytens
00117230 T __multadd
001174f8 T __multiply
0010fae4 t null_printf
00124aa4 b object.7627
0011b768 r p05.7236
00124b04 B _PathLocale
001027b0 t poll_invalidate
001176ac T __pow5mult
0011b9e0 R __preinit_array_end
0011b9dc R __preinit_array_start
001124fc T printf
001124c8 T _printf_r
00117f4c T putc
0011253c T putchar
00112534 T _putchar_r
00117e78 T _putc_r
00112658 T puts
00112558 T _puts_r
00114908 t quorem
00117cd0 T __ratio
00102558 T _read
00103330 T read_busy
0010320c T read_csr_control
00103238 T read_csr_read_descriptor_buffer_fill_level
001032cc T read_csr_read_sequence_number
0010329c T read_csr_response_buffer_fill_level
001031e4 T read_csr_status
00103268 T read_csr_write_descriptor_buffer_fill_level
001032fc T read_csr_write_sequence_number
0010336c T read_descriptor_buffer_empty
001033a8 T read_descriptor_buffer_full
0010354c T read_irq
00103150 T read_mm_response
0011a36c T _read_r
00103498 T read_resetting
001033e4 T read_response_buffer_empty
00103420 T read_response_buffer_full
0010345c T read_stopped
00103510 T read_stopped_on_early_termination
001034d4 T read_stopped_on_error
00118024 T _realloc_r
001185bc T _reclaim_reent
         w __register_frame_info
0010014c t register_tm_clones
00103644 T reset_dispatcher
00117300 T __s2b
001146f8 t __sbprintf
00119b3c t __sbprintf
0011ab88 T _sbrk
00112670 T _sbrk_r
00118764 T __sclose
001186dc T __seofread
0011a268 T setlocale
0011a1c0 T _setlocale_r
00115cb8 T __sflush_r
001160a0 T __sfmoreglue
00116194 T __sfp
00124afc b __sfp_lock
001162a8 T __sfp_lock_acquire
001162b4 T __sfp_lock_release
00116714 T __sfvwrite_r
00000000 a shift
00000000 a shift
00116100 T __sinit
00124af8 b __sinit_lock
001162c0 T __sinit_lock_acquire
001162cc T __sinit_lock_release
00102700 t Skip
00116da0 T __smakebuf_r
00101368 t spi_engine_compile_message
00101618 T spi_engine_init
00101be4 T spi_engine_offload_init
00101cfc T spi_engine_offload_transfer
00100e70 t spi_engine_queue_add_cmd
00100ee0 t spi_engine_queue_append_cmd
00100fd8 t spi_engine_queue_free
00100f34 t spi_engine_queue_get_cmd
00100e04 t spi_engine_queue_new_cmd
00100bb8 T spi_engine_read
00101f44 T spi_engine_remove
00101148 t spi_engine_set_cs
00100c64 T spi_engine_set_speed
00100bf8 T spi_engine_set_transfer_width
001010c0 t spi_engine_transfer
0010141c t spi_engine_transfer_message
00100b58 T spi_engine_write
001018d4 T spi_engine_write_and_read
00101238 t spi_engine_write_cmd
0010105c t spi_engine_write_cmd_reg
0011b038 R spi_eng_platform_ops
001011e4 t spi_gen_sleep_ns
00100d74 t spi_get_sleep_div
00100d40 t spi_get_word_lenght
00100cbc t spi_get_words_number
00100a64 T spi_init
0011c008 D spi_msg_cmds
00100adc T spi_remove
00100b10 T spi_write_and_read
00118814 T __sprint_r
0011876c t __sprint_r.part.0
001186ac T __sread
00118738 T __sseek
00100110 T _start
00103870 T start_descriptors
001035fc T start_dispatcher
00115fb8 t std.isra.0
00103828 T stop_descriptors
001035b4 T stop_dispatcher
0011a3c8 T strcmp
001126c0 T strlen
00119d30 T __swbuf
00119c08 T __swbuf_r
00116d0c T __swhatbuf_r
001186e4 T __swrite
001147c4 T __swsetup_r
0011c014 d _sync_id
00124aa0 D __TMC_END__
00111a20 T __udivmoddi4
001117d4 T __udivsi3
001117d4 t .udivsi3_skip_div0_test
00117a8c T __ulp
00119b14 T vfiprintf
00118830 T _vfiprintf_r
0011ab10 t __vfp_init
001146d0 T vfprintf
001127a0 T _vfprintf_r
0011a724 T wcrtomb
0011a69c T _wcrtomb_r
0011a7b4 T _wctomb_r
00102584 T _write
00103008 T write_extended_descriptor
00119d50 T _write_r
00102f68 T write_standard_descriptor
0011b8a0 r zeroes.8401
0011b700 r zeroes.8422
