#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x62dec1ba69b0 .scope module, "skid_buff_test" "skid_buff_test" 2 4;
 .timescale -11 -12;
v0x62dec1bdb420_0 .var "clk", 0 0;
v0x62dec1bdb4e0_0 .var "m_data", 7 0;
v0x62dec1bdb580_0 .var "m_last", 0 0;
v0x62dec1bdb680_0 .net "m_ready", 0 0, v0x62dec1bdab30_0;  1 drivers
v0x62dec1bdb750_0 .var "m_valid", 0 0;
v0x62dec1bdb7f0_0 .var "reset", 0 0;
v0x62dec1bdb8c0_0 .net "s_data", 7 0, v0x62dec1bdaf60_0;  1 drivers
v0x62dec1bdb990_0 .net "s_last", 0 0, v0x62dec1bdb040_0;  1 drivers
v0x62dec1bdba60_0 .var "s_ready", 0 0;
v0x62dec1bdbb30_0 .net "s_valid", 0 0, v0x62dec1bdb1c0_0;  1 drivers
S_0x62dec1ba6b40 .scope module, "DUT" "skid_buff" 2 29, 3 1 0, S_0x62dec1ba69b0;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "m_data";
    .port_info 3 /INPUT 1 "m_valid";
    .port_info 4 /INPUT 1 "m_last";
    .port_info 5 /OUTPUT 1 "m_ready";
    .port_info 6 /OUTPUT 8 "s_data";
    .port_info 7 /OUTPUT 1 "s_valid";
    .port_info 8 /OUTPUT 1 "s_last";
    .port_info 9 /INPUT 1 "s_ready";
v0x62dec1b9d780_0 .var "STATE", 0 0;
v0x62dec1b9d820_0 .net "clk", 0 0, v0x62dec1bdb420_0;  1 drivers
v0x62dec1bda9b0_0 .net "m_data", 7 0, v0x62dec1bdb4e0_0;  1 drivers
v0x62dec1bdaa70_0 .net "m_last", 0 0, v0x62dec1bdb580_0;  1 drivers
v0x62dec1bdab30_0 .var "m_ready", 0 0;
v0x62dec1bdac40_0 .net "m_valid", 0 0, v0x62dec1bdb750_0;  1 drivers
v0x62dec1bdad00_0 .var "mem_data", 7 0;
v0x62dec1bdade0_0 .var "mem_last", 0 0;
v0x62dec1bdaea0_0 .net "reset", 0 0, v0x62dec1bdb7f0_0;  1 drivers
v0x62dec1bdaf60_0 .var "s_data", 7 0;
v0x62dec1bdb040_0 .var "s_last", 0 0;
v0x62dec1bdb100_0 .net "s_ready", 0 0, v0x62dec1bdba60_0;  1 drivers
v0x62dec1bdb1c0_0 .var "s_valid", 0 0;
E_0x62dec1bb7d70/0 .event negedge, v0x62dec1bdaea0_0;
E_0x62dec1bb7d70/1 .event posedge, v0x62dec1b9d820_0;
E_0x62dec1bb7d70 .event/or E_0x62dec1bb7d70/0, E_0x62dec1bb7d70/1;
    .scope S_0x62dec1ba6b40;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1b9d780_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x62dec1bdad00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdade0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x62dec1ba6b40;
T_1 ;
    %wait E_0x62dec1bb7d70;
    %load/vec4 v0x62dec1bdaea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62dec1bdad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62dec1bdade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62dec1bdab30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62dec1bdaf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62dec1bdb1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62dec1bdb040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62dec1b9d780_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x62dec1b9d780_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x62dec1bdab30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.6, 4;
    %load/vec4 v0x62dec1bdb100_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x62dec1bda9b0_0;
    %assign/vec4 v0x62dec1bdad00_0, 0;
    %load/vec4 v0x62dec1bdaa70_0;
    %assign/vec4 v0x62dec1bdade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62dec1bdab30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62dec1bdb1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x62dec1bdaf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62dec1bdb040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62dec1b9d780_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x62dec1bda9b0_0;
    %assign/vec4 v0x62dec1bdaf60_0, 0;
    %load/vec4 v0x62dec1bdaa70_0;
    %assign/vec4 v0x62dec1bdb040_0, 0;
    %load/vec4 v0x62dec1bdac40_0;
    %assign/vec4 v0x62dec1bdb1c0_0, 0;
    %load/vec4 v0x62dec1bdb100_0;
    %assign/vec4 v0x62dec1bdab30_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x62dec1bdb100_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.7, 4;
    %load/vec4 v0x62dec1bdad00_0;
    %assign/vec4 v0x62dec1bdaf60_0, 0;
    %load/vec4 v0x62dec1bdade0_0;
    %assign/vec4 v0x62dec1bdb040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62dec1b9d780_0, 0;
T_1.7 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x62dec1ba69b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb7f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x62dec1bdb4e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdba60_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x62dec1ba69b0;
T_3 ;
    %vpi_call 2 8 "$dumpfile", "skidbuff_simulation.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x62dec1ba69b0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x62dec1ba69b0;
T_4 ;
    %delay 50, 0;
    %load/vec4 v0x62dec1bdb420_0;
    %inv;
    %assign/vec4 v0x62dec1bdb420_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x62dec1ba69b0;
T_5 ;
    %vpi_call 2 44 "$monitor", "At time %0t: clk=%b, reset=%b, m_data=%h, m_valid=%b, m_last=%b, m_ready=%b, s_data=%h, s_valid=%b, s_last=%b, s_ready=%b, STATE=%b, mem_data=%h, mem_last=%b", $time, v0x62dec1bdb420_0, v0x62dec1bdb7f0_0, v0x62dec1bdb4e0_0, v0x62dec1bdb750_0, v0x62dec1bdb580_0, v0x62dec1bdb680_0, v0x62dec1bdb8c0_0, v0x62dec1bdbb30_0, v0x62dec1bdb990_0, v0x62dec1bdba60_0, v0x62dec1b9d780_0, v0x62dec1bdad00_0, v0x62dec1bdade0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x62dec1ba69b0;
T_6 ;
    %vpi_call 2 51 "$display", "=== \320\235\320\220\320\247\320\220\320\233\320\236 \320\242\320\225\320\241\320\242\320\230\320\240\320\236\320\222\320\220\320\235\320\230\320\257 ===" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb7f0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdba60_0, 0, 1;
    %vpi_call 2 56 "$display", "\012=== \320\237\320\220\320\232\320\225\320\242 1: \320\235\320\276\321\200\320\274\320\260\320\273\321\214\320\275\320\260\321\217 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\260, s_ready \320\262\321\201\320\265\320\263\320\264\320\260 = 1 ===" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x62dec1bdb4e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdba60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0x62dec1bdb4e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdba60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdba60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x62dec1bdb4e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb580_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 68, 0, 8;
    %store/vec4 v0x62dec1bdb4e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb580_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb580_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 79 "$display", "\012=== \320\237\320\220\320\232\320\225\320\242 2: \320\237\320\265\321\200\320\265\320\264\320\260\321\207\320\260 \321\201 \320\277\321\200\320\265\321\200\321\213\320\262\320\260\320\275\320\270\320\265\320\274 \320\275\320\260 2 \321\202\320\260\320\272\321\202\320\260 (s_ready = 0) ===" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x62dec1bdb4e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb580_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x62dec1bdb4e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb580_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x62dec1bdb4e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb580_0, 0, 1;
    %vpi_call 2 93 "$display", "--- \320\237\321\200\320\265\321\200\321\213\320\262\320\260\320\275\320\270\320\265 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\270: s_ready = 0 \320\275\320\260 2 \321\202\320\260\320\272\321\202\320\260 ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdba60_0, 0, 1;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdba60_0, 0, 1;
    %vpi_call 2 100 "$display", "--- \320\222\320\276\321\201\321\201\321\202\320\260\320\275\320\276\320\262\320\273\320\265\320\275\320\270\320\265 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\270: s_ready = 1 ---" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0x62dec1bdb4e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb580_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb580_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 112 "$display", "\012=== \320\224\320\276\320\277\320\276\320\273\320\275\320\270\321\202\320\265\320\273\321\214\320\275\320\260\321\217 \320\277\321\200\320\276\320\262\320\265\321\200\320\272\320\260: \320\241\320\261\321\200\320\276\321\201 \320\262\320\276 \320\262\321\200\320\265\320\274\321\217 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\270 ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdba60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 238, 0, 8;
    %store/vec4 v0x62dec1bdb4e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb580_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 119 "$display", "--- \320\241\320\261\321\200\320\276\321\201 \320\262\320\276 \320\262\321\200\320\265\320\274\321\217 \321\200\320\265\320\266\320\270\320\274\320\260 \320\261\321\203\321\204\320\265\321\200\320\270\320\267\320\260\321\206\320\270\320\270 ---" {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdb7f0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62dec1bdb7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62dec1bdba60_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 125 "$display", "\012=== \320\242\320\225\320\241\320\242\320\230\320\240\320\236\320\222\320\220\320\235\320\230\320\225 \320\227\320\220\320\222\320\225\320\240\320\250\320\225\320\235\320\236 ===" {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 128 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./testbenches/skidbuff_tb.v";
    "./code/skidbuff.v";
