$date
	Sun Oct 23 04:17:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#460129
b10 !
1"
#460130
b10 &
b10 %
1$
#460131
0"
#460134
b1 &
1#
b1 %
#460138
b0 &
b0 %
0#
0$
#1501981
b1111 !
1"
#1501982
b1111 &
b1111 %
1$
#1501983
0"
#1501986
b101110 &
b101110 %
#1501990
b10111 &
b10111 %
#1501994
b1000110 &
b1000110 %
#1501998
b100011 &
b100011 %
#1502002
b1101010 &
b1101010 %
#1502006
b110101 &
b110101 %
#1502010
b10100000 &
b10100000 %
#1502014
b1010000 &
b1010000 %
#1502018
b101000 &
b101000 %
#1502022
b10100 &
b10100 %
#1502026
b1010 &
b1010 %
#1502030
b101 &
b101 %
#1502034
b10000 &
b10000 %
#1502038
b1000 &
b1000 %
#1502042
b100 &
b100 %
#1502046
b10 &
b10 %
#1502050
b1 &
b1 %
1#
#1502054
b0 &
0#
b0 %
0$
#2461858
b1000 &
b1000 %
1$
b1000 !
1"
#2461859
0"
#2461862
b100 &
b100 %
#2461866
b10 &
b10 %
#2461870
b1 &
1#
b1 %
#2461874
b0 &
b0 %
0#
0$
#4500012
