{
    "filename": "states_kill_correct.v",
    "coq_project": "tree-automata",
    "vernac_cmds": [
        [
            "Require Import Bool.",
            "VernacRequire",
            "a27d9a6c92262b970381301472e9a1100c206680"
        ],
        [
            "Require Import ZArith.",
            "VernacRequire",
            "12e7bb35b490128f5b015cdb4af7d2255de07134"
        ],
        [
            "From IntMap Require Import Allmaps.",
            "VernacRequire",
            "d3a19fbc306700804973888ef7ccf716277e64fb"
        ],
        [
            "Require Import bases.",
            "VernacRequire",
            "8603497516dd0ed19a5175ca37feedaf1a8642c9"
        ],
        [
            "Require Import defs.",
            "VernacRequire",
            "4cd7ec2f894bfdac15195428da05eb577b69ee04"
        ],
        [
            "Require Import semantics.",
            "VernacRequire",
            "893793ebec1958d65a13d32b8d4d063cc2cd9b1d"
        ],
        [
            "Require Import signature.",
            "VernacRequire",
            "a2dc6b04c3e7e6e69b6a1856c4682235eb865781"
        ],
        [
            "Require Import pl_path.",
            "VernacRequire",
            "26dfc564f8f346cc9d7bcb34b9bae7f985639d04"
        ],
        [
            "Require Import refcorrect.",
            "VernacRequire",
            "6fcb2efb8403c807501cc020315e8add324e89eb"
        ],
        [
            "Require Import states_kill_empty.",
            "VernacRequire",
            "11cb14d573b256f5bc8b32e5ce03d2e6a77325c1"
        ],
        [
            "Require Import lattice_fixpoint.",
            "VernacRequire",
            "2ca82e846296b9fb7775f7d7f288bcf23e30dada"
        ],
        [
            "Require Import empty_test.",
            "VernacRequire",
            "8f973b45dc7ac5c5e1de745262c414e5a7970be7"
        ],
        [
            "Lemma prec_list_kill_correct_wrt_sign_invar : forall (m : Map bool) (p p' : prec_list) (n : nat), pl_tl_length p n -> prec_list_kill m p = Some p' -> pl_tl_length p' n.",
            "VernacStartTheoremProof",
            "7d3fd3a706f69ff2987737e5ad05002bd41b9720"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply (forall_incl_length p' n).",
            "VernacExtend",
            "388cce20b41ac85e707cde00c0c51c1db9167771"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (pl_kill_1 p p' m p0 H0 H1).",
            "VernacExtend",
            "b07434b08367a404fe366dfd1dd0cec3d2151d3d"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "exact (pl_path_incl_length p0 p n H2 H).",
            "VernacExtend",
            "6d9d5915b58a44697c40f50e60c70a7edbbbdd05"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma states_kill_aux_correct_wrt_sign_invar : forall (s : state) (m : Map bool) (sigma : signature), state_correct_wrt_sign s sigma -> state_correct_wrt_sign (states_kill_aux m s) sigma.",
            "VernacStartTheoremProof",
            "11285ce08b6a5865550768afc6fc0f9a817a6584"
        ],
        [
            "unfold state_correct_wrt_sign in |- *.",
            "VernacExtend",
            "6e47cbafd0d7507cf593ab66a125cca62707aa6c"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (st_kill_2 _ _ _ _ H0).",
            "VernacExtend",
            "815ec1271f326010856a818748fe332c09d75446"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim H1.",
            "VernacExtend",
            "2ee512db90fb1d268bb2752d9c0b7a5339eb8a0a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (H _ _ H2).",
            "VernacExtend",
            "6233247293fa5ba9194825c25f943f9cb5f3a0a0"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "split with x0.",
            "VernacExtend",
            "a3f8a3382053e55b30baa20de9a884242a97befa"
        ],
        [
            "elim H4.",
            "VernacExtend",
            "fcfe1d1075db57bfda358e292efa503f39fdf8e2"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "exact H5.",
            "VernacExtend",
            "18fc2617830570c5ea1fa0105d7f7d549eae296e"
        ],
        [
            "exact (prec_list_kill_correct_wrt_sign_invar _ _ _ _ H6 H3).",
            "VernacExtend",
            "aa4c06c8bbb36e3804c76105d77ba2a815d46308"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma states_kill_correct_wrt_sign_invar : forall (s s' : state) (m : Map bool) (sigma : signature), state_correct_wrt_sign s sigma -> states_kill m s = Some s' -> state_correct_wrt_sign s' sigma.",
            "VernacStartTheoremProof",
            "2fe0832083c028c23dadba6f4869895268af502d"
        ],
        [
            "unfold states_kill in |- *.",
            "VernacExtend",
            "d5614190dc64ba29e4d051ab72ce792d283b6f00"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (map_sum prec_list (states_kill_aux m s)); intros.",
            "VernacExtend",
            "b6a5effcd83d670c1dae43c8630002eaaba52879"
        ],
        [
            "rewrite H1 in H0.",
            "VernacExtend",
            "4421ff2cd84dca8f3db1b9c68d58f4e168d6194d"
        ],
        [
            "inversion H0.",
            "VernacExtend",
            "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
        ],
        [
            "elim H1; intros; elim H2; intros; elim H3; intros; rewrite H4 in H0.",
            "VernacExtend",
            "5832d0a35c49e6e3d5ba8869a722d624345e2899"
        ],
        [
            "inversion H0.",
            "VernacExtend",
            "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
        ],
        [
            "rewrite <- H4.",
            "VernacExtend",
            "15801069338f53d2cf64b6951fc88c5758e631f8"
        ],
        [
            "exact (states_kill_aux_correct_wrt_sign_invar _ _ _ H).",
            "VernacExtend",
            "72b203c90d423d173505e6ab090860c926fb595b"
        ],
        [
            "inversion H0.",
            "VernacExtend",
            "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
        ],
        [
            "rewrite <- H4.",
            "VernacExtend",
            "15801069338f53d2cf64b6951fc88c5758e631f8"
        ],
        [
            "exact (states_kill_aux_correct_wrt_sign_invar _ _ _ H).",
            "VernacExtend",
            "72b203c90d423d173505e6ab090860c926fb595b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma preDTA_kill_correct_wrt_sign_invar : forall (d : preDTA) (m : Map bool) (sigma : signature), predta_correct_wrt_sign d sigma -> predta_correct_wrt_sign (preDTA_kill m d) sigma.",
            "VernacStartTheoremProof",
            "39d96c878622de596d12177b23242a5abde313d3"
        ],
        [
            "unfold predta_correct_wrt_sign in |- *.",
            "VernacExtend",
            "2bb6b0a07283799892476453cb1bba98c0760a60"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (dt_kill_1 _ _ _ _ H0).",
            "VernacExtend",
            "baf97eb60a648b4e5ba6c6bd308f58c472a89e0e"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim H1.",
            "VernacExtend",
            "2ee512db90fb1d268bb2752d9c0b7a5339eb8a0a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "exact (states_kill_correct_wrt_sign_invar _ _ _ _ (H _ _ H2) H3).",
            "VernacExtend",
            "f41bd968393bdf051f442b655b66e18eaa6b291b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma DTA_kill_correct_wrt_sign_invar : forall (d : DTA) (m : Map bool) (sigma : signature), dta_correct_wrt_sign d sigma -> dta_correct_wrt_sign (DTA_kill m d) sigma.",
            "VernacStartTheoremProof",
            "d11e2b6512d7664b165ef6d9fe93d4c67924e696"
        ],
        [
            "simple induction d.",
            "VernacExtend",
            "84dec7a169d93a11fb6ad980bb57884f11258229"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (option_sum state (MapGet state (preDTA_kill m p) a)).",
            "VernacExtend",
            "6f0e3a244da9d7c1ee29d7c61f485aca2b70c0ef"
        ],
        [
            "intros y.",
            "VernacExtend",
            "d3cd14babe4904577f05dd23b379c589bf67ea40"
        ],
        [
            "elim y.",
            "VernacExtend",
            "2e1340b20b979eff9f29f6f7a068bc217b31672c"
        ],
        [
            "intros x y0.",
            "VernacExtend",
            "5ff629373e1999ac208f29451773a7adfa17f514"
        ],
        [
            "rewrite y0.",
            "VernacExtend",
            "7c49b02e6ca9f37932239a392b49cbff57144730"
        ],
        [
            "exact (preDTA_kill_correct_wrt_sign_invar _ _ _ H).",
            "VernacExtend",
            "913625b517d75f5e3d10be70fbde182cf5bd8521"
        ],
        [
            "intros y.",
            "VernacExtend",
            "d3cd14babe4904577f05dd23b379c589bf67ea40"
        ],
        [
            "rewrite y.",
            "VernacExtend",
            "981e1312d3ff196b34a8ce70ebd2fc1285cb160f"
        ],
        [
            "unfold dta_correct_wrt_sign in |- *.",
            "VernacExtend",
            "676d4e3fdaddde04662d2bc39fca73fbdef987ca"
        ],
        [
            "unfold predta_correct_wrt_sign in |- *.",
            "VernacExtend",
            "2bb6b0a07283799892476453cb1bba98c0760a60"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "simpl in H0.",
            "VernacExtend",
            "a4a6a8421870dbf7255f8d031744eec32f12a941"
        ],
        [
            "elim (Ndiscr a0); intros y0.",
            "VernacExtend",
            "bd2a4c1844155f45354fb29c0065b3eb0a7a01b7"
        ],
        [
            "elim y0.",
            "VernacExtend",
            "e71ce3a6047692ad8369d196effe426cc35c6283"
        ],
        [
            "intros x y1.",
            "VernacExtend",
            "bcf2eafbb7453bc1e067fe012cfa8bdd1072f4bf"
        ],
        [
            "rewrite y1 in H0.",
            "VernacExtend",
            "1b416964d5c6e7de05aecf3c7d0890cad5b54895"
        ],
        [
            "inversion H0.",
            "VernacExtend",
            "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
        ],
        [
            "rewrite y0 in H0.",
            "VernacExtend",
            "668a7e415dda8d7bcac1070589636831f0f29783"
        ],
        [
            "inversion H0.",
            "VernacExtend",
            "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
        ],
        [
            "unfold state_correct_wrt_sign in |- *.",
            "VernacExtend",
            "6e47cbafd0d7507cf593ab66a125cca62707aa6c"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma DTA_kill_empty_states_lazy_correct_wrt_sign_invar : forall (d : DTA) (sigma : signature), dta_correct_wrt_sign d sigma -> dta_correct_wrt_sign (DTA_kill_empty_states_lazy d) sigma.",
            "VernacStartTheoremProof",
            "d14649560c8f4016cdd6844af96a1ab1c09c11c2"
        ],
        [
            "intro.",
            "VernacExtend",
            "3999be354c758ba0d1866e0fcc78a7288779a224"
        ],
        [
            "rewrite (kill_empty_states_lazy_eg_kill_empty_states d).",
            "VernacExtend",
            "949fd61628f595f765f81e6f2be13b0be79a09c8"
        ],
        [
            "unfold DTA_kill_empty_states in |- *.",
            "VernacExtend",
            "558d661541b9a47490e6b098346a194b6caf9545"
        ],
        [
            "exact (DTA_kill_correct_wrt_sign_invar d (dta_states_non_empty d)).",
            "VernacExtend",
            "bfd22e94efd3e07471e5f24238adc24e3cbc67fc"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma kill_empty_correct_wrt_sign_invar : forall (d : DTA) (sigma : signature), dta_correct_wrt_sign d sigma -> dta_correct_wrt_sign (DTA_kill_empty_states d) sigma.",
            "VernacStartTheoremProof",
            "c28a1cce801290907bdc42512ffd780eb4898122"
        ],
        [
            "simple induction d.",
            "VernacExtend",
            "84dec7a169d93a11fb6ad980bb57884f11258229"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (option_sum state (MapGet state (preDTA_kill (dta_non_empty_states p) p) a)); intros y.",
            "VernacExtend",
            "cdc129000906a581a829561363d17a2e1753a796"
        ],
        [
            "elim y.",
            "VernacExtend",
            "2e1340b20b979eff9f29f6f7a068bc217b31672c"
        ],
        [
            "intros x y0.",
            "VernacExtend",
            "5ff629373e1999ac208f29451773a7adfa17f514"
        ],
        [
            "rewrite y0.",
            "VernacExtend",
            "7c49b02e6ca9f37932239a392b49cbff57144730"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "exact (kill_empty_correct_wrt_sign_invar p sigma (dta_non_empty_states p) H).",
            "VernacExtend",
            "eb3d4bd4859673a9d277b4d88c925a9bbed62a03"
        ],
        [
            "rewrite y.",
            "VernacExtend",
            "981e1312d3ff196b34a8ce70ebd2fc1285cb160f"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "unfold predta_correct_wrt_sign in |- *.",
            "VernacExtend",
            "2bb6b0a07283799892476453cb1bba98c0760a60"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "simpl in H0.",
            "VernacExtend",
            "a4a6a8421870dbf7255f8d031744eec32f12a941"
        ],
        [
            "elim (Ndiscr a0).",
            "VernacExtend",
            "ecd5c0465576556463385ca8018f10c2b94a1d65"
        ],
        [
            "intros y0.",
            "VernacExtend",
            "8f8d2a78fcdba553265db91171c74d5cc90a0908"
        ],
        [
            "elim y0.",
            "VernacExtend",
            "e71ce3a6047692ad8369d196effe426cc35c6283"
        ],
        [
            "intros x y1.",
            "VernacExtend",
            "bcf2eafbb7453bc1e067fe012cfa8bdd1072f4bf"
        ],
        [
            "rewrite y1 in H0.",
            "VernacExtend",
            "1b416964d5c6e7de05aecf3c7d0890cad5b54895"
        ],
        [
            "inversion H0.",
            "VernacExtend",
            "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
        ],
        [
            "intros y0.",
            "VernacExtend",
            "8f8d2a78fcdba553265db91171c74d5cc90a0908"
        ],
        [
            "rewrite y0 in H0.",
            "VernacExtend",
            "668a7e415dda8d7bcac1070589636831f0f29783"
        ],
        [
            "inversion H0.",
            "VernacExtend",
            "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
        ],
        [
            "unfold state_correct_wrt_sign in |- *.",
            "VernacExtend",
            "6e47cbafd0d7507cf593ab66a125cca62707aa6c"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma kill_empty_lazy_correct_wrt_sign_invar : forall (d : DTA) (sigma : signature), dta_correct_wrt_sign d sigma -> dta_correct_wrt_sign (DTA_kill_empty_states_lazy d) sigma.",
            "VernacStartTheoremProof",
            "480c2593c8a07b82cc7f402dacc3991b667b2e31"
        ],
        [
            "intro.",
            "VernacExtend",
            "3999be354c758ba0d1866e0fcc78a7288779a224"
        ],
        [
            "rewrite (kill_empty_states_lazy_eg_kill_empty_states d).",
            "VernacExtend",
            "949fd61628f595f765f81e6f2be13b0be79a09c8"
        ],
        [
            "exact (kill_empty_correct_wrt_sign_invar d).",
            "VernacExtend",
            "8ea335549541970521dea5d10a5318b2f7e163d2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma prec_list_kill_occur : forall (p p' : prec_list) (b : ad) (m : Map bool), prec_list_kill m p = Some p' -> prec_occur p' b -> MapGet bool m b = Some true.",
            "VernacStartTheoremProof",
            "fbcd607b2ca1d69ee3c651b6af827c7f5a80c86d"
        ],
        [
            "simple induction p.",
            "VernacExtend",
            "4addd9de6e8f1b3d78834f40fe17a999ad705355"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "simpl in H1.",
            "VernacExtend",
            "8e8db7ad05fc7a69fb83eaedd7fb1e86ee74784d"
        ],
        [
            "elim (pl_sum p1); intros.",
            "VernacExtend",
            "3fc18394da4647f89bb56c743e9951cd2da6d76b"
        ],
        [
            "rewrite H3 in H1.",
            "VernacExtend",
            "0727e7dabf7e3bf6566adfd897eda8466c8046e1"
        ],
        [
            "elim (option_sum bool (MapGet bool m a)); intros y.",
            "VernacExtend",
            "ff5b45bd72333ffb3c34b7f4b68777f86a8bc70c"
        ],
        [
            "elim y.",
            "VernacExtend",
            "2e1340b20b979eff9f29f6f7a068bc217b31672c"
        ],
        [
            "intros x y0.",
            "VernacExtend",
            "5ff629373e1999ac208f29451773a7adfa17f514"
        ],
        [
            "rewrite y0 in H1.",
            "VernacExtend",
            "13f0989de2662ed1850e4d1683fa9fde65bbe659"
        ],
        [
            "elim (bool_is_true_or_false x); intros; rewrite H4 in H1.",
            "VernacExtend",
            "40b4ed84bcbf3f63aff6a5908557c7faeec60c1b"
        ],
        [
            "elim (option_sum prec_list (prec_list_kill m p0)); intros y1.",
            "VernacExtend",
            "3c40635d0d94a111b50bbcc63b1e3089013ff722"
        ],
        [
            "elim y1.",
            "VernacExtend",
            "7deb42a0d69f05166c553edfbfcc7a66614866f4"
        ],
        [
            "intros x0 y2.",
            "VernacExtend",
            "3a3e7dc1e502101afec5a3c78b7e51985deecef3"
        ],
        [
            "rewrite y2 in H1.",
            "VernacExtend",
            "ee4ec2934b4e23fda7f0af81ea6b306cf4e57ccf"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "rewrite <- H6 in H2.",
            "VernacExtend",
            "740489b86c91c477f093163dcf195981d12bb52f"
        ],
        [
            "inversion H2.",
            "VernacExtend",
            "afdc959ca1f20d64005a6cd95d8f83134e6ae5f8"
        ],
        [
            "rewrite <- H5.",
            "VernacExtend",
            "7e7c68e08488a5f01b85c6a7ae27738d3a8af897"
        ],
        [
            "rewrite H4 in y0.",
            "VernacExtend",
            "5dfd88c3bcd6f408f763e8c6f04932ca3eca2afd"
        ],
        [
            "exact y0.",
            "VernacExtend",
            "79180a6f4a5d7c3d1841f3cee7969a7235f46d7d"
        ],
        [
            "exact (H _ _ _ y2 H10).",
            "VernacExtend",
            "be14cf4811bb5c1732e60fb29ee9eb6d8d50c560"
        ],
        [
            "inversion H10.",
            "VernacExtend",
            "25696e0e8d3b74f79fae251fc7be3e8779c2da96"
        ],
        [
            "rewrite y1 in H1.",
            "VernacExtend",
            "3293f15cd0ed51b099c7c1146d153de9fb9043fd"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "rewrite y in H1.",
            "VernacExtend",
            "27a7fc4a74638c5f3503e3ef524e068719b07713"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "elim H3.",
            "VernacExtend",
            "70fb843285201ec5a9b4d417b6f0002c41dde4c6"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim H4.",
            "VernacExtend",
            "fcfe1d1075db57bfda358e292efa503f39fdf8e2"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim H5.",
            "VernacExtend",
            "d649d41a7a1aea4dafe45e4b1d582e7e7df0a9a2"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite H6 in H1.",
            "VernacExtend",
            "6e5c8fec0001916e438cc77c5555695a90e24a9b"
        ],
        [
            "elim (option_sum bool (MapGet bool m a)); intros y.",
            "VernacExtend",
            "ff5b45bd72333ffb3c34b7f4b68777f86a8bc70c"
        ],
        [
            "elim y.",
            "VernacExtend",
            "2e1340b20b979eff9f29f6f7a068bc217b31672c"
        ],
        [
            "intros x2 y0.",
            "VernacExtend",
            "c13ba400280f8be0847bffe68324d381f9b8e2b8"
        ],
        [
            "rewrite y0 in H1.",
            "VernacExtend",
            "13f0989de2662ed1850e4d1683fa9fde65bbe659"
        ],
        [
            "elim (bool_is_true_or_false x2); intros; rewrite H7 in H1.",
            "VernacExtend",
            "7433895d85273b34fc22c53155975b1d3d036fe0"
        ],
        [
            "elim (option_sum prec_list (prec_list_kill m p0)); intros y1.",
            "VernacExtend",
            "3c40635d0d94a111b50bbcc63b1e3089013ff722"
        ],
        [
            "elim y1.",
            "VernacExtend",
            "7deb42a0d69f05166c553edfbfcc7a66614866f4"
        ],
        [
            "intros x3 y2.",
            "VernacExtend",
            "a9685ea0fcf2261ca74ecb94df529e886d7385ec"
        ],
        [
            "rewrite y2 in H1.",
            "VernacExtend",
            "ee4ec2934b4e23fda7f0af81ea6b306cf4e57ccf"
        ],
        [
            "elim (option_sum prec_list (prec_list_kill m (prec_cons x x0 x1))); intros y3.",
            "VernacExtend",
            "524735f0e12155dfc9adc95ad65934c7c27a5c18"
        ],
        [
            "elim y3.",
            "VernacExtend",
            "d545ca8ff42d6d163e0c823b9f999d5c2b6a2da6"
        ],
        [
            "intros x4 y4.",
            "VernacExtend",
            "a1d98e722bce8bb6edeafe52225dd5f2a80e7115"
        ],
        [
            "rewrite y4 in H1.",
            "VernacExtend",
            "a27891b91e0fee4c5bc91c19d9c3f99b111607e9"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "rewrite <- H9 in H2.",
            "VernacExtend",
            "3587d69eca88ab68fdef9ff7643adc5dcb5a19c2"
        ],
        [
            "inversion H2.",
            "VernacExtend",
            "afdc959ca1f20d64005a6cd95d8f83134e6ae5f8"
        ],
        [
            "rewrite <- H8.",
            "VernacExtend",
            "0720c15b6e403369a21d612bc9ad229fe4216088"
        ],
        [
            "rewrite H7 in y0.",
            "VernacExtend",
            "7df8bf9040524bc41b58bc5d9e8886f1441d11eb"
        ],
        [
            "exact y0.",
            "VernacExtend",
            "79180a6f4a5d7c3d1841f3cee7969a7235f46d7d"
        ],
        [
            "exact (H _ _ _ y2 H13).",
            "VernacExtend",
            "1fd774e96ad0e64d4c98f10f6bf859c270d76b7a"
        ],
        [
            "rewrite <- H6 in y4.",
            "VernacExtend",
            "e58add8d5059b41b98768635398c21afd6b7b04f"
        ],
        [
            "exact (H0 _ _ _ y4 H13).",
            "VernacExtend",
            "bbae42ce790b7fcc632bb2c90c5b76fda4272961"
        ],
        [
            "rewrite y3 in H1.",
            "VernacExtend",
            "e91d9338a7cd2c1957a38ab55fd112341dd90d96"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "rewrite <- H9 in H2.",
            "VernacExtend",
            "3587d69eca88ab68fdef9ff7643adc5dcb5a19c2"
        ],
        [
            "inversion H2.",
            "VernacExtend",
            "afdc959ca1f20d64005a6cd95d8f83134e6ae5f8"
        ],
        [
            "rewrite <- H8.",
            "VernacExtend",
            "0720c15b6e403369a21d612bc9ad229fe4216088"
        ],
        [
            "rewrite H7 in y0.",
            "VernacExtend",
            "7df8bf9040524bc41b58bc5d9e8886f1441d11eb"
        ],
        [
            "exact y0.",
            "VernacExtend",
            "79180a6f4a5d7c3d1841f3cee7969a7235f46d7d"
        ],
        [
            "exact (H _ _ _ y2 H13).",
            "VernacExtend",
            "1fd774e96ad0e64d4c98f10f6bf859c270d76b7a"
        ],
        [
            "inversion H13.",
            "VernacExtend",
            "27efe9cf9a2ba9e973e327b699f8e7fc2156191e"
        ],
        [
            "rewrite y1 in H1.",
            "VernacExtend",
            "3293f15cd0ed51b099c7c1146d153de9fb9043fd"
        ],
        [
            "elim (option_sum prec_list (prec_list_kill m (prec_cons x x0 x1))); intros y2.",
            "VernacExtend",
            "d3a705cfa415ceae24908b25f71007b6a356b031"
        ],
        [
            "elim y2.",
            "VernacExtend",
            "3db4c79ca4c1ea6e8b9f8f7faf8340ed73d8b27b"
        ],
        [
            "intros x3 y3.",
            "VernacExtend",
            "1c16b5f004a00e6c230f516a72e958cb62d518b1"
        ],
        [
            "rewrite y3 in H1.",
            "VernacExtend",
            "e91d9338a7cd2c1957a38ab55fd112341dd90d96"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "rewrite <- H9 in H2.",
            "VernacExtend",
            "3587d69eca88ab68fdef9ff7643adc5dcb5a19c2"
        ],
        [
            "rewrite <- H6 in y3.",
            "VernacExtend",
            "2aabb605537382ee5d0802774e542cd46e4fe489"
        ],
        [
            "exact (H0 _ _ _ y3 H2).",
            "VernacExtend",
            "d65e0f814688b3d38512efba6a00a3f3765fae91"
        ],
        [
            "rewrite y2 in H1.",
            "VernacExtend",
            "ee4ec2934b4e23fda7f0af81ea6b306cf4e57ccf"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "rewrite <- H6 in H1.",
            "VernacExtend",
            "fbb9f701a949d26b120dedf233f5a29b2800fcd3"
        ],
        [
            "exact (H0 _ _ _ H1 H2).",
            "VernacExtend",
            "607675041f23994a3a071e04f207a28ddb93090b"
        ],
        [
            "rewrite y in H1.",
            "VernacExtend",
            "27a7fc4a74638c5f3503e3ef524e068719b07713"
        ],
        [
            "rewrite <- H6 in H1.",
            "VernacExtend",
            "fbb9f701a949d26b120dedf233f5a29b2800fcd3"
        ],
        [
            "exact (H0 _ _ _ H1 H2).",
            "VernacExtend",
            "607675041f23994a3a071e04f207a28ddb93090b"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "simpl in H.",
            "VernacExtend",
            "78dad51b2bb1130f71851d1e55489020824f59f6"
        ],
        [
            "inversion H.",
            "VernacExtend",
            "ee20838bdd77512b43142d655a3924bf07bffebb"
        ],
        [
            "rewrite <- H2 in H0.",
            "VernacExtend",
            "15bdd9f6a9181cc6b39f1d9106b6cfee88accff4"
        ],
        [
            "inversion H0.",
            "VernacExtend",
            "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma prec_list_kill_ref_ok_invar : forall (d : preDTA) (p p' : prec_list) (sigma : signature), prec_list_ref_ok p d -> predta_correct_wrt_sign d sigma -> prec_list_kill (dta_non_empty_states d) p = Some p' -> prec_list_ref_ok p' (preDTA_kill (dta_non_empty_states d) d).",
            "VernacStartTheoremProof",
            "c6961eef1ca7838cd73119f55e3de01205330874"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold prec_list_ref_ok in |- *.",
            "VernacExtend",
            "540302152e61bf2cbcf4f69cd0450dc653ce8b9a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (dt_non_empty_fix d a).",
            "VernacExtend",
            "70c8360b5a45dfc6f634d5b5db001a2707aa0dae"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (H3 (prec_list_kill_occur _ _ _ _ H1 H2)).",
            "VernacExtend",
            "a968ea5144fe7ecb4827b51a8a56e4ab7fdb53ec"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (dt_kill_empty_kill_empty d a sigma H0).",
            "VernacExtend",
            "cf87a9e968fff937e9eb81fbc930aa652241c284"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply H7.",
            "VernacExtend",
            "2b15ecb9bfc4fe9c511bb37e66420a222789f1a6"
        ],
        [
            "split with x.",
            "VernacExtend",
            "3e50c224aa12119964b8f71175385058dd7c95e5"
        ],
        [
            "exact H5.",
            "VernacExtend",
            "18fc2617830570c5ea1fa0105d7f7d549eae296e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma states_kill_aux_ref_ok_invar : forall (d : preDTA) (s : state) (sigma : signature), state_ref_ok s d -> predta_correct_wrt_sign d sigma -> state_ref_ok (states_kill_aux (dta_non_empty_states d) s) (preDTA_kill (dta_non_empty_states d) d).",
            "VernacStartTheoremProof",
            "03cfdbd3247849a429e6f23919052b5215f99716"
        ],
        [
            "unfold state_ref_ok in |- *.",
            "VernacExtend",
            "a0146fc00cf9e0c699785e7bd314e394a3e1aaa4"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (st_kill_2 _ _ _ _ H1).",
            "VernacExtend",
            "ab0bfc10bfbc533f1c9f20407db86911d3925575"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim H2.",
            "VernacExtend",
            "b5361db8e79787430270ea77170dc29bbb9de7b4"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "exact (prec_list_kill_ref_ok_invar d x p sigma (H a x H3) H0 H4).",
            "VernacExtend",
            "c28988fb113b62521e673b9928a41355830ce021"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma states_kill_ref_ok_invar : forall (d : preDTA) (s s' : state) (sigma : signature), state_ref_ok s d -> predta_correct_wrt_sign d sigma -> states_kill (dta_non_empty_states d) s = Some s' -> state_ref_ok s' (preDTA_kill (dta_non_empty_states d) d).",
            "VernacStartTheoremProof",
            "7fa034a12ac7d5065881633ab9fd50a3e53ecc43"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold states_kill in H1.",
            "VernacExtend",
            "94f20141ae8351e42a3fbde0d2141e95824a1178"
        ],
        [
            "elim (map_sum prec_list (states_kill_aux (dta_non_empty_states d) s)); intros.",
            "VernacExtend",
            "21227f667d78253e00dd89c881f2e0a6332de257"
        ],
        [
            "rewrite H2 in H1.",
            "VernacExtend",
            "dcb7a323484c05dcc42cd7ac9b61b0b20729d4c5"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "elim H2; intros; elim H3; intros; elim H4; intros; rewrite H5 in H1.",
            "VernacExtend",
            "eb1cfc3401be6c264be75ad5882b459df20c1b82"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "rewrite <- H5.",
            "VernacExtend",
            "7e7c68e08488a5f01b85c6a7ae27738d3a8af897"
        ],
        [
            "exact (states_kill_aux_ref_ok_invar _ _ _ H H0).",
            "VernacExtend",
            "1861ea48f7aaf9eb1e08f350c64107faa7bb4326"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "rewrite <- H5.",
            "VernacExtend",
            "7e7c68e08488a5f01b85c6a7ae27738d3a8af897"
        ],
        [
            "exact (states_kill_aux_ref_ok_invar _ _ _ H H0).",
            "VernacExtend",
            "1861ea48f7aaf9eb1e08f350c64107faa7bb4326"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma preDTA_kill_ref_ok_distinct_invar : forall (d : preDTA) (sigma : signature), preDTA_ref_ok_distinct d d -> predta_correct_wrt_sign d sigma -> preDTA_ref_ok_distinct (preDTA_kill (dta_non_empty_states d) d) (preDTA_kill (dta_non_empty_states d) d).",
            "VernacStartTheoremProof",
            "b609a6df3092c3a2f7ba91267ed23733c1c13e96"
        ],
        [
            "unfold preDTA_ref_ok_distinct in |- *.",
            "VernacExtend",
            "a7ca30a0650506210124c4f79eb4d5a98420a61d"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (dt_kill_1 _ _ _ _ H1).",
            "VernacExtend",
            "1b8e212a06286fae02d3d0cd43b83f1bb4eed83c"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim H2.",
            "VernacExtend",
            "b5361db8e79787430270ea77170dc29bbb9de7b4"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "exact (states_kill_ref_ok_invar d x s sigma (H a x H3) H0 H4).",
            "VernacExtend",
            "5642e86468495a088f9b0771c362f06a4f5a9e6f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma preDTA_kill_ref_ok_invar : forall (d : preDTA) (sigma : signature), preDTA_ref_ok d -> predta_correct_wrt_sign d sigma -> preDTA_ref_ok (preDTA_kill (dta_non_empty_states d) d).",
            "VernacStartTheoremProof",
            "4fd690f090bb8708f761ca36b399dd60385ce0ad"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (preDTA_ref_ok_def (preDTA_kill (dta_non_empty_states d) d)).",
            "VernacExtend",
            "118e76f093493f99108bb036c4bbcd0593513dbc"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply H2.",
            "VernacExtend",
            "17101978526a14fb5ad41816224a2fc35cc3d256"
        ],
        [
            "elim (preDTA_ref_ok_def d).",
            "VernacExtend",
            "d44c3a9b0a95970cf61fd6c5511192213b480573"
        ],
        [
            "intro.",
            "VernacExtend",
            "3999be354c758ba0d1866e0fcc78a7288779a224"
        ],
        [
            "intro.",
            "VernacExtend",
            "3999be354c758ba0d1866e0fcc78a7288779a224"
        ],
        [
            "exact (preDTA_kill_ref_ok_distinct_invar d sigma (H3 H) H0).",
            "VernacExtend",
            "c497c436eaeaa6e9c9e17e6f78bc526466a11a54"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma DTA_kill_ref_ok_invar : forall (d : DTA) (sigma : signature), DTA_ref_ok d -> dta_correct_wrt_sign d sigma -> DTA_ref_ok (DTA_kill (dta_states_non_empty d) d).",
            "VernacStartTheoremProof",
            "5c96e334b1367c837895b6126b1c3ec16833f8f1"
        ],
        [
            "simple induction d.",
            "VernacExtend",
            "84dec7a169d93a11fb6ad980bb57884f11258229"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (option_sum state (MapGet state (preDTA_kill (dta_non_empty_states p) p) a)); intros y.",
            "VernacExtend",
            "cdc129000906a581a829561363d17a2e1753a796"
        ],
        [
            "elim y.",
            "VernacExtend",
            "2e1340b20b979eff9f29f6f7a068bc217b31672c"
        ],
        [
            "intros x y0.",
            "VernacExtend",
            "5ff629373e1999ac208f29451773a7adfa17f514"
        ],
        [
            "rewrite y0.",
            "VernacExtend",
            "7c49b02e6ca9f37932239a392b49cbff57144730"
        ],
        [
            "exact (preDTA_kill_ref_ok_invar _ _ H H0).",
            "VernacExtend",
            "2f0dafb5d6666353b629b8cffc65f1b0b9c6bb41"
        ],
        [
            "rewrite y.",
            "VernacExtend",
            "981e1312d3ff196b34a8ce70ebd2fc1285cb160f"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "unfold preDTA_ref_ok in |- *.",
            "VernacExtend",
            "862ac2d9dc46f57d9a8a2fea74aa07fc7120b9c8"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "simpl in H1.",
            "VernacExtend",
            "8e8db7ad05fc7a69fb83eaedd7fb1e86ee74784d"
        ],
        [
            "elim (Ndiscr a0); intros y0.",
            "VernacExtend",
            "bd2a4c1844155f45354fb29c0065b3eb0a7a01b7"
        ],
        [
            "elim y0.",
            "VernacExtend",
            "e71ce3a6047692ad8369d196effe426cc35c6283"
        ],
        [
            "intros x y1.",
            "VernacExtend",
            "bcf2eafbb7453bc1e067fe012cfa8bdd1072f4bf"
        ],
        [
            "rewrite y1 in H1.",
            "VernacExtend",
            "3293f15cd0ed51b099c7c1146d153de9fb9043fd"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "rewrite y0 in H1.",
            "VernacExtend",
            "13f0989de2662ed1850e4d1683fa9fde65bbe659"
        ],
        [
            "inversion H1.",
            "VernacExtend",
            "58dee2cce9b13b50b065ba894c1b533413715754"
        ],
        [
            "rewrite <- H5 in H2.",
            "VernacExtend",
            "12697e26e86581aa5b6fced5e8e1ac7259c12fc4"
        ],
        [
            "inversion H2.",
            "VernacExtend",
            "afdc959ca1f20d64005a6cd95d8f83134e6ae5f8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma DTA_kill_ref_ok_invar_lazy : forall (d : DTA) (sigma : signature), DTA_ref_ok d -> dta_correct_wrt_sign d sigma -> DTA_ref_ok (DTA_kill_empty_states_lazy d).",
            "VernacStartTheoremProof",
            "b55b387f905e698f036b29c92de4b2e74a5f3ac9"
        ],
        [
            "intro.",
            "VernacExtend",
            "3999be354c758ba0d1866e0fcc78a7288779a224"
        ],
        [
            "rewrite (kill_empty_states_lazy_eg_kill_empty_states d).",
            "VernacExtend",
            "949fd61628f595f765f81e6f2be13b0be79a09c8"
        ],
        [
            "exact (DTA_kill_ref_ok_invar d).",
            "VernacExtend",
            "1795b157087a12b6f248362c22a5cb3bbfb865f1"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma inter_DTA_main_state_correct_invar : forall d : DTA, DTA_main_state_correct d -> DTA_main_state_correct (DTA_kill (dta_states_non_empty d) d).",
            "VernacStartTheoremProof",
            "6a9f1bc9890ccb5d8fa74bb9eec67c50ba8f003a"
        ],
        [
            "simple induction d.",
            "VernacExtend",
            "84dec7a169d93a11fb6ad980bb57884f11258229"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "elim (option_sum state (MapGet state (preDTA_kill (dta_non_empty_states p) p) a)); intros y.",
            "VernacExtend",
            "cdc129000906a581a829561363d17a2e1753a796"
        ],
        [
            "elim y.",
            "VernacExtend",
            "2e1340b20b979eff9f29f6f7a068bc217b31672c"
        ],
        [
            "intros x y0.",
            "VernacExtend",
            "5ff629373e1999ac208f29451773a7adfa17f514"
        ],
        [
            "rewrite y0.",
            "VernacExtend",
            "7c49b02e6ca9f37932239a392b49cbff57144730"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "unfold addr_in_preDTA in |- *.",
            "VernacExtend",
            "fd294413824457c316c14c0ac004fcbbb5fc05bc"
        ],
        [
            "unfold addr_in_preDTA in H.",
            "VernacExtend",
            "8040f5ac59f30a573b43feb052c241689025118a"
        ],
        [
            "split with x.",
            "VernacExtend",
            "3e50c224aa12119964b8f71175385058dd7c95e5"
        ],
        [
            "exact y0.",
            "VernacExtend",
            "79180a6f4a5d7c3d1841f3cee7969a7235f46d7d"
        ],
        [
            "rewrite y.",
            "VernacExtend",
            "981e1312d3ff196b34a8ce70ebd2fc1285cb160f"
        ],
        [
            "simpl in |- *.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "unfold addr_in_preDTA in |- *.",
            "VernacExtend",
            "fd294413824457c316c14c0ac004fcbbb5fc05bc"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "split with (M0 prec_list).",
            "VernacExtend",
            "632b57b7ad1d6ef4e2ed8d0a20707a046f509a03"
        ],
        [
            "reflexivity.",
            "VernacExtend",
            "5cd1ae044f26cd6d89a5a5147c1d4fc5fc719d83"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma inter_DTA_main_state_correct_invar_lazy : forall d : DTA, DTA_main_state_correct d -> DTA_main_state_correct (DTA_kill_empty_states_lazy d).",
            "VernacStartTheoremProof",
            "92991e541524be277eb1b8bb97759abc303782fd"
        ],
        [
            "intro.",
            "VernacExtend",
            "3999be354c758ba0d1866e0fcc78a7288779a224"
        ],
        [
            "rewrite (kill_empty_states_lazy_eg_kill_empty_states d).",
            "VernacExtend",
            "949fd61628f595f765f81e6f2be13b0be79a09c8"
        ],
        [
            "exact (inter_DTA_main_state_correct_invar d).",
            "VernacExtend",
            "71de74541a4a343a2c2ad35db148486917097f71"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ]
    ],
    "proofs": [
        {
            "name": "prec_list_kill_correct_wrt_sign_invar",
            "line_nb": 12,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply (forall_incl_length p' n).",
                        "VernacExtend",
                        "388cce20b41ac85e707cde00c0c51c1db9167771"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (pl_kill_1 p p' m p0 H0 H1).",
                        "VernacExtend",
                        "b07434b08367a404fe366dfd1dd0cec3d2151d3d"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "exact (pl_path_incl_length p0 p n H2 H).",
                        "VernacExtend",
                        "6d9d5915b58a44697c40f50e60c70a7edbbbdd05"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "states_kill_aux_correct_wrt_sign_invar",
            "line_nb": 20,
            "steps": [
                {
                    "command": [
                        "unfold state_correct_wrt_sign in |- *.",
                        "VernacExtend",
                        "6e47cbafd0d7507cf593ab66a125cca62707aa6c"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (st_kill_2 _ _ _ _ H0).",
                        "VernacExtend",
                        "815ec1271f326010856a818748fe332c09d75446"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim H1.",
                        "VernacExtend",
                        "2ee512db90fb1d268bb2752d9c0b7a5339eb8a0a"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (H _ _ H2).",
                        "VernacExtend",
                        "6233247293fa5ba9194825c25f943f9cb5f3a0a0"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "split with x0.",
                        "VernacExtend",
                        "a3f8a3382053e55b30baa20de9a884242a97befa"
                    ]
                },
                {
                    "command": [
                        "elim H4.",
                        "VernacExtend",
                        "fcfe1d1075db57bfda358e292efa503f39fdf8e2"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "exact H5.",
                        "VernacExtend",
                        "18fc2617830570c5ea1fa0105d7f7d549eae296e"
                    ]
                },
                {
                    "command": [
                        "exact (prec_list_kill_correct_wrt_sign_invar _ _ _ _ H6 H3).",
                        "VernacExtend",
                        "aa4c06c8bbb36e3804c76105d77ba2a815d46308"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "states_kill_correct_wrt_sign_invar",
            "line_nb": 36,
            "steps": [
                {
                    "command": [
                        "unfold states_kill in |- *.",
                        "VernacExtend",
                        "d5614190dc64ba29e4d051ab72ce792d283b6f00"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (map_sum prec_list (states_kill_aux m s)); intros.",
                        "VernacExtend",
                        "b6a5effcd83d670c1dae43c8630002eaaba52879"
                    ]
                },
                {
                    "command": [
                        "rewrite H1 in H0.",
                        "VernacExtend",
                        "4421ff2cd84dca8f3db1b9c68d58f4e168d6194d"
                    ]
                },
                {
                    "command": [
                        "inversion H0.",
                        "VernacExtend",
                        "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
                    ]
                },
                {
                    "command": [
                        "elim H1; intros; elim H2; intros; elim H3; intros; rewrite H4 in H0.",
                        "VernacExtend",
                        "5832d0a35c49e6e3d5ba8869a722d624345e2899"
                    ]
                },
                {
                    "command": [
                        "inversion H0.",
                        "VernacExtend",
                        "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H4.",
                        "VernacExtend",
                        "15801069338f53d2cf64b6951fc88c5758e631f8"
                    ]
                },
                {
                    "command": [
                        "exact (states_kill_aux_correct_wrt_sign_invar _ _ _ H).",
                        "VernacExtend",
                        "72b203c90d423d173505e6ab090860c926fb595b"
                    ]
                },
                {
                    "command": [
                        "inversion H0.",
                        "VernacExtend",
                        "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H4.",
                        "VernacExtend",
                        "15801069338f53d2cf64b6951fc88c5758e631f8"
                    ]
                },
                {
                    "command": [
                        "exact (states_kill_aux_correct_wrt_sign_invar _ _ _ H).",
                        "VernacExtend",
                        "72b203c90d423d173505e6ab090860c926fb595b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "preDTA_kill_correct_wrt_sign_invar",
            "line_nb": 50,
            "steps": [
                {
                    "command": [
                        "unfold predta_correct_wrt_sign in |- *.",
                        "VernacExtend",
                        "2bb6b0a07283799892476453cb1bba98c0760a60"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (dt_kill_1 _ _ _ _ H0).",
                        "VernacExtend",
                        "baf97eb60a648b4e5ba6c6bd308f58c472a89e0e"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim H1.",
                        "VernacExtend",
                        "2ee512db90fb1d268bb2752d9c0b7a5339eb8a0a"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "exact (states_kill_correct_wrt_sign_invar _ _ _ _ (H _ _ H2) H3).",
                        "VernacExtend",
                        "f41bd968393bdf051f442b655b66e18eaa6b291b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "DTA_kill_correct_wrt_sign_invar",
            "line_nb": 59,
            "steps": [
                {
                    "command": [
                        "simple induction d.",
                        "VernacExtend",
                        "84dec7a169d93a11fb6ad980bb57884f11258229"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (option_sum state (MapGet state (preDTA_kill m p) a)).",
                        "VernacExtend",
                        "6f0e3a244da9d7c1ee29d7c61f485aca2b70c0ef"
                    ]
                },
                {
                    "command": [
                        "intros y.",
                        "VernacExtend",
                        "d3cd14babe4904577f05dd23b379c589bf67ea40"
                    ]
                },
                {
                    "command": [
                        "elim y.",
                        "VernacExtend",
                        "2e1340b20b979eff9f29f6f7a068bc217b31672c"
                    ]
                },
                {
                    "command": [
                        "intros x y0.",
                        "VernacExtend",
                        "5ff629373e1999ac208f29451773a7adfa17f514"
                    ]
                },
                {
                    "command": [
                        "rewrite y0.",
                        "VernacExtend",
                        "7c49b02e6ca9f37932239a392b49cbff57144730"
                    ]
                },
                {
                    "command": [
                        "exact (preDTA_kill_correct_wrt_sign_invar _ _ _ H).",
                        "VernacExtend",
                        "913625b517d75f5e3d10be70fbde182cf5bd8521"
                    ]
                },
                {
                    "command": [
                        "intros y.",
                        "VernacExtend",
                        "d3cd14babe4904577f05dd23b379c589bf67ea40"
                    ]
                },
                {
                    "command": [
                        "rewrite y.",
                        "VernacExtend",
                        "981e1312d3ff196b34a8ce70ebd2fc1285cb160f"
                    ]
                },
                {
                    "command": [
                        "unfold dta_correct_wrt_sign in |- *.",
                        "VernacExtend",
                        "676d4e3fdaddde04662d2bc39fca73fbdef987ca"
                    ]
                },
                {
                    "command": [
                        "unfold predta_correct_wrt_sign in |- *.",
                        "VernacExtend",
                        "2bb6b0a07283799892476453cb1bba98c0760a60"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "simpl in H0.",
                        "VernacExtend",
                        "a4a6a8421870dbf7255f8d031744eec32f12a941"
                    ]
                },
                {
                    "command": [
                        "elim (Ndiscr a0); intros y0.",
                        "VernacExtend",
                        "bd2a4c1844155f45354fb29c0065b3eb0a7a01b7"
                    ]
                },
                {
                    "command": [
                        "elim y0.",
                        "VernacExtend",
                        "e71ce3a6047692ad8369d196effe426cc35c6283"
                    ]
                },
                {
                    "command": [
                        "intros x y1.",
                        "VernacExtend",
                        "bcf2eafbb7453bc1e067fe012cfa8bdd1072f4bf"
                    ]
                },
                {
                    "command": [
                        "rewrite y1 in H0.",
                        "VernacExtend",
                        "1b416964d5c6e7de05aecf3c7d0890cad5b54895"
                    ]
                },
                {
                    "command": [
                        "inversion H0.",
                        "VernacExtend",
                        "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
                    ]
                },
                {
                    "command": [
                        "rewrite y0 in H0.",
                        "VernacExtend",
                        "668a7e415dda8d7bcac1070589636831f0f29783"
                    ]
                },
                {
                    "command": [
                        "inversion H0.",
                        "VernacExtend",
                        "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
                    ]
                },
                {
                    "command": [
                        "unfold state_correct_wrt_sign in |- *.",
                        "VernacExtend",
                        "6e47cbafd0d7507cf593ab66a125cca62707aa6c"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "DTA_kill_empty_states_lazy_correct_wrt_sign_invar",
            "line_nb": 86,
            "steps": [
                {
                    "command": [
                        "intro.",
                        "VernacExtend",
                        "3999be354c758ba0d1866e0fcc78a7288779a224"
                    ]
                },
                {
                    "command": [
                        "rewrite (kill_empty_states_lazy_eg_kill_empty_states d).",
                        "VernacExtend",
                        "949fd61628f595f765f81e6f2be13b0be79a09c8"
                    ]
                },
                {
                    "command": [
                        "unfold DTA_kill_empty_states in |- *.",
                        "VernacExtend",
                        "558d661541b9a47490e6b098346a194b6caf9545"
                    ]
                },
                {
                    "command": [
                        "exact (DTA_kill_correct_wrt_sign_invar d (dta_states_non_empty d)).",
                        "VernacExtend",
                        "bfd22e94efd3e07471e5f24238adc24e3cbc67fc"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "kill_empty_correct_wrt_sign_invar",
            "line_nb": 92,
            "steps": [
                {
                    "command": [
                        "simple induction d.",
                        "VernacExtend",
                        "84dec7a169d93a11fb6ad980bb57884f11258229"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (option_sum state (MapGet state (preDTA_kill (dta_non_empty_states p) p) a)); intros y.",
                        "VernacExtend",
                        "cdc129000906a581a829561363d17a2e1753a796"
                    ]
                },
                {
                    "command": [
                        "elim y.",
                        "VernacExtend",
                        "2e1340b20b979eff9f29f6f7a068bc217b31672c"
                    ]
                },
                {
                    "command": [
                        "intros x y0.",
                        "VernacExtend",
                        "5ff629373e1999ac208f29451773a7adfa17f514"
                    ]
                },
                {
                    "command": [
                        "rewrite y0.",
                        "VernacExtend",
                        "7c49b02e6ca9f37932239a392b49cbff57144730"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "exact (kill_empty_correct_wrt_sign_invar p sigma (dta_non_empty_states p) H).",
                        "VernacExtend",
                        "eb3d4bd4859673a9d277b4d88c925a9bbed62a03"
                    ]
                },
                {
                    "command": [
                        "rewrite y.",
                        "VernacExtend",
                        "981e1312d3ff196b34a8ce70ebd2fc1285cb160f"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "unfold predta_correct_wrt_sign in |- *.",
                        "VernacExtend",
                        "2bb6b0a07283799892476453cb1bba98c0760a60"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "simpl in H0.",
                        "VernacExtend",
                        "a4a6a8421870dbf7255f8d031744eec32f12a941"
                    ]
                },
                {
                    "command": [
                        "elim (Ndiscr a0).",
                        "VernacExtend",
                        "ecd5c0465576556463385ca8018f10c2b94a1d65"
                    ]
                },
                {
                    "command": [
                        "intros y0.",
                        "VernacExtend",
                        "8f8d2a78fcdba553265db91171c74d5cc90a0908"
                    ]
                },
                {
                    "command": [
                        "elim y0.",
                        "VernacExtend",
                        "e71ce3a6047692ad8369d196effe426cc35c6283"
                    ]
                },
                {
                    "command": [
                        "intros x y1.",
                        "VernacExtend",
                        "bcf2eafbb7453bc1e067fe012cfa8bdd1072f4bf"
                    ]
                },
                {
                    "command": [
                        "rewrite y1 in H0.",
                        "VernacExtend",
                        "1b416964d5c6e7de05aecf3c7d0890cad5b54895"
                    ]
                },
                {
                    "command": [
                        "inversion H0.",
                        "VernacExtend",
                        "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
                    ]
                },
                {
                    "command": [
                        "intros y0.",
                        "VernacExtend",
                        "8f8d2a78fcdba553265db91171c74d5cc90a0908"
                    ]
                },
                {
                    "command": [
                        "rewrite y0 in H0.",
                        "VernacExtend",
                        "668a7e415dda8d7bcac1070589636831f0f29783"
                    ]
                },
                {
                    "command": [
                        "inversion H0.",
                        "VernacExtend",
                        "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
                    ]
                },
                {
                    "command": [
                        "unfold state_correct_wrt_sign in |- *.",
                        "VernacExtend",
                        "6e47cbafd0d7507cf593ab66a125cca62707aa6c"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "kill_empty_lazy_correct_wrt_sign_invar",
            "line_nb": 120,
            "steps": [
                {
                    "command": [
                        "intro.",
                        "VernacExtend",
                        "3999be354c758ba0d1866e0fcc78a7288779a224"
                    ]
                },
                {
                    "command": [
                        "rewrite (kill_empty_states_lazy_eg_kill_empty_states d).",
                        "VernacExtend",
                        "949fd61628f595f765f81e6f2be13b0be79a09c8"
                    ]
                },
                {
                    "command": [
                        "exact (kill_empty_correct_wrt_sign_invar d).",
                        "VernacExtend",
                        "8ea335549541970521dea5d10a5318b2f7e163d2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "prec_list_kill_occur",
            "line_nb": 125,
            "steps": [
                {
                    "command": [
                        "simple induction p.",
                        "VernacExtend",
                        "4addd9de6e8f1b3d78834f40fe17a999ad705355"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "simpl in H1.",
                        "VernacExtend",
                        "8e8db7ad05fc7a69fb83eaedd7fb1e86ee74784d"
                    ]
                },
                {
                    "command": [
                        "elim (pl_sum p1); intros.",
                        "VernacExtend",
                        "3fc18394da4647f89bb56c743e9951cd2da6d76b"
                    ]
                },
                {
                    "command": [
                        "rewrite H3 in H1.",
                        "VernacExtend",
                        "0727e7dabf7e3bf6566adfd897eda8466c8046e1"
                    ]
                },
                {
                    "command": [
                        "elim (option_sum bool (MapGet bool m a)); intros y.",
                        "VernacExtend",
                        "ff5b45bd72333ffb3c34b7f4b68777f86a8bc70c"
                    ]
                },
                {
                    "command": [
                        "elim y.",
                        "VernacExtend",
                        "2e1340b20b979eff9f29f6f7a068bc217b31672c"
                    ]
                },
                {
                    "command": [
                        "intros x y0.",
                        "VernacExtend",
                        "5ff629373e1999ac208f29451773a7adfa17f514"
                    ]
                },
                {
                    "command": [
                        "rewrite y0 in H1.",
                        "VernacExtend",
                        "13f0989de2662ed1850e4d1683fa9fde65bbe659"
                    ]
                },
                {
                    "command": [
                        "elim (bool_is_true_or_false x); intros; rewrite H4 in H1.",
                        "VernacExtend",
                        "40b4ed84bcbf3f63aff6a5908557c7faeec60c1b"
                    ]
                },
                {
                    "command": [
                        "elim (option_sum prec_list (prec_list_kill m p0)); intros y1.",
                        "VernacExtend",
                        "3c40635d0d94a111b50bbcc63b1e3089013ff722"
                    ]
                },
                {
                    "command": [
                        "elim y1.",
                        "VernacExtend",
                        "7deb42a0d69f05166c553edfbfcc7a66614866f4"
                    ]
                },
                {
                    "command": [
                        "intros x0 y2.",
                        "VernacExtend",
                        "3a3e7dc1e502101afec5a3c78b7e51985deecef3"
                    ]
                },
                {
                    "command": [
                        "rewrite y2 in H1.",
                        "VernacExtend",
                        "ee4ec2934b4e23fda7f0af81ea6b306cf4e57ccf"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H6 in H2.",
                        "VernacExtend",
                        "740489b86c91c477f093163dcf195981d12bb52f"
                    ]
                },
                {
                    "command": [
                        "inversion H2.",
                        "VernacExtend",
                        "afdc959ca1f20d64005a6cd95d8f83134e6ae5f8"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H5.",
                        "VernacExtend",
                        "7e7c68e08488a5f01b85c6a7ae27738d3a8af897"
                    ]
                },
                {
                    "command": [
                        "rewrite H4 in y0.",
                        "VernacExtend",
                        "5dfd88c3bcd6f408f763e8c6f04932ca3eca2afd"
                    ]
                },
                {
                    "command": [
                        "exact y0.",
                        "VernacExtend",
                        "79180a6f4a5d7c3d1841f3cee7969a7235f46d7d"
                    ]
                },
                {
                    "command": [
                        "exact (H _ _ _ y2 H10).",
                        "VernacExtend",
                        "be14cf4811bb5c1732e60fb29ee9eb6d8d50c560"
                    ]
                },
                {
                    "command": [
                        "inversion H10.",
                        "VernacExtend",
                        "25696e0e8d3b74f79fae251fc7be3e8779c2da96"
                    ]
                },
                {
                    "command": [
                        "rewrite y1 in H1.",
                        "VernacExtend",
                        "3293f15cd0ed51b099c7c1146d153de9fb9043fd"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "rewrite y in H1.",
                        "VernacExtend",
                        "27a7fc4a74638c5f3503e3ef524e068719b07713"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "elim H3.",
                        "VernacExtend",
                        "70fb843285201ec5a9b4d417b6f0002c41dde4c6"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim H4.",
                        "VernacExtend",
                        "fcfe1d1075db57bfda358e292efa503f39fdf8e2"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim H5.",
                        "VernacExtend",
                        "d649d41a7a1aea4dafe45e4b1d582e7e7df0a9a2"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite H6 in H1.",
                        "VernacExtend",
                        "6e5c8fec0001916e438cc77c5555695a90e24a9b"
                    ]
                },
                {
                    "command": [
                        "elim (option_sum bool (MapGet bool m a)); intros y.",
                        "VernacExtend",
                        "ff5b45bd72333ffb3c34b7f4b68777f86a8bc70c"
                    ]
                },
                {
                    "command": [
                        "elim y.",
                        "VernacExtend",
                        "2e1340b20b979eff9f29f6f7a068bc217b31672c"
                    ]
                },
                {
                    "command": [
                        "intros x2 y0.",
                        "VernacExtend",
                        "c13ba400280f8be0847bffe68324d381f9b8e2b8"
                    ]
                },
                {
                    "command": [
                        "rewrite y0 in H1.",
                        "VernacExtend",
                        "13f0989de2662ed1850e4d1683fa9fde65bbe659"
                    ]
                },
                {
                    "command": [
                        "elim (bool_is_true_or_false x2); intros; rewrite H7 in H1.",
                        "VernacExtend",
                        "7433895d85273b34fc22c53155975b1d3d036fe0"
                    ]
                },
                {
                    "command": [
                        "elim (option_sum prec_list (prec_list_kill m p0)); intros y1.",
                        "VernacExtend",
                        "3c40635d0d94a111b50bbcc63b1e3089013ff722"
                    ]
                },
                {
                    "command": [
                        "elim y1.",
                        "VernacExtend",
                        "7deb42a0d69f05166c553edfbfcc7a66614866f4"
                    ]
                },
                {
                    "command": [
                        "intros x3 y2.",
                        "VernacExtend",
                        "a9685ea0fcf2261ca74ecb94df529e886d7385ec"
                    ]
                },
                {
                    "command": [
                        "rewrite y2 in H1.",
                        "VernacExtend",
                        "ee4ec2934b4e23fda7f0af81ea6b306cf4e57ccf"
                    ]
                },
                {
                    "command": [
                        "elim (option_sum prec_list (prec_list_kill m (prec_cons x x0 x1))); intros y3.",
                        "VernacExtend",
                        "524735f0e12155dfc9adc95ad65934c7c27a5c18"
                    ]
                },
                {
                    "command": [
                        "elim y3.",
                        "VernacExtend",
                        "d545ca8ff42d6d163e0c823b9f999d5c2b6a2da6"
                    ]
                },
                {
                    "command": [
                        "intros x4 y4.",
                        "VernacExtend",
                        "a1d98e722bce8bb6edeafe52225dd5f2a80e7115"
                    ]
                },
                {
                    "command": [
                        "rewrite y4 in H1.",
                        "VernacExtend",
                        "a27891b91e0fee4c5bc91c19d9c3f99b111607e9"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H9 in H2.",
                        "VernacExtend",
                        "3587d69eca88ab68fdef9ff7643adc5dcb5a19c2"
                    ]
                },
                {
                    "command": [
                        "inversion H2.",
                        "VernacExtend",
                        "afdc959ca1f20d64005a6cd95d8f83134e6ae5f8"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H8.",
                        "VernacExtend",
                        "0720c15b6e403369a21d612bc9ad229fe4216088"
                    ]
                },
                {
                    "command": [
                        "rewrite H7 in y0.",
                        "VernacExtend",
                        "7df8bf9040524bc41b58bc5d9e8886f1441d11eb"
                    ]
                },
                {
                    "command": [
                        "exact y0.",
                        "VernacExtend",
                        "79180a6f4a5d7c3d1841f3cee7969a7235f46d7d"
                    ]
                },
                {
                    "command": [
                        "exact (H _ _ _ y2 H13).",
                        "VernacExtend",
                        "1fd774e96ad0e64d4c98f10f6bf859c270d76b7a"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H6 in y4.",
                        "VernacExtend",
                        "e58add8d5059b41b98768635398c21afd6b7b04f"
                    ]
                },
                {
                    "command": [
                        "exact (H0 _ _ _ y4 H13).",
                        "VernacExtend",
                        "bbae42ce790b7fcc632bb2c90c5b76fda4272961"
                    ]
                },
                {
                    "command": [
                        "rewrite y3 in H1.",
                        "VernacExtend",
                        "e91d9338a7cd2c1957a38ab55fd112341dd90d96"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H9 in H2.",
                        "VernacExtend",
                        "3587d69eca88ab68fdef9ff7643adc5dcb5a19c2"
                    ]
                },
                {
                    "command": [
                        "inversion H2.",
                        "VernacExtend",
                        "afdc959ca1f20d64005a6cd95d8f83134e6ae5f8"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H8.",
                        "VernacExtend",
                        "0720c15b6e403369a21d612bc9ad229fe4216088"
                    ]
                },
                {
                    "command": [
                        "rewrite H7 in y0.",
                        "VernacExtend",
                        "7df8bf9040524bc41b58bc5d9e8886f1441d11eb"
                    ]
                },
                {
                    "command": [
                        "exact y0.",
                        "VernacExtend",
                        "79180a6f4a5d7c3d1841f3cee7969a7235f46d7d"
                    ]
                },
                {
                    "command": [
                        "exact (H _ _ _ y2 H13).",
                        "VernacExtend",
                        "1fd774e96ad0e64d4c98f10f6bf859c270d76b7a"
                    ]
                },
                {
                    "command": [
                        "inversion H13.",
                        "VernacExtend",
                        "27efe9cf9a2ba9e973e327b699f8e7fc2156191e"
                    ]
                },
                {
                    "command": [
                        "rewrite y1 in H1.",
                        "VernacExtend",
                        "3293f15cd0ed51b099c7c1146d153de9fb9043fd"
                    ]
                },
                {
                    "command": [
                        "elim (option_sum prec_list (prec_list_kill m (prec_cons x x0 x1))); intros y2.",
                        "VernacExtend",
                        "d3a705cfa415ceae24908b25f71007b6a356b031"
                    ]
                },
                {
                    "command": [
                        "elim y2.",
                        "VernacExtend",
                        "3db4c79ca4c1ea6e8b9f8f7faf8340ed73d8b27b"
                    ]
                },
                {
                    "command": [
                        "intros x3 y3.",
                        "VernacExtend",
                        "1c16b5f004a00e6c230f516a72e958cb62d518b1"
                    ]
                },
                {
                    "command": [
                        "rewrite y3 in H1.",
                        "VernacExtend",
                        "e91d9338a7cd2c1957a38ab55fd112341dd90d96"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H9 in H2.",
                        "VernacExtend",
                        "3587d69eca88ab68fdef9ff7643adc5dcb5a19c2"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H6 in y3.",
                        "VernacExtend",
                        "2aabb605537382ee5d0802774e542cd46e4fe489"
                    ]
                },
                {
                    "command": [
                        "exact (H0 _ _ _ y3 H2).",
                        "VernacExtend",
                        "d65e0f814688b3d38512efba6a00a3f3765fae91"
                    ]
                },
                {
                    "command": [
                        "rewrite y2 in H1.",
                        "VernacExtend",
                        "ee4ec2934b4e23fda7f0af81ea6b306cf4e57ccf"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H6 in H1.",
                        "VernacExtend",
                        "fbb9f701a949d26b120dedf233f5a29b2800fcd3"
                    ]
                },
                {
                    "command": [
                        "exact (H0 _ _ _ H1 H2).",
                        "VernacExtend",
                        "607675041f23994a3a071e04f207a28ddb93090b"
                    ]
                },
                {
                    "command": [
                        "rewrite y in H1.",
                        "VernacExtend",
                        "27a7fc4a74638c5f3503e3ef524e068719b07713"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H6 in H1.",
                        "VernacExtend",
                        "fbb9f701a949d26b120dedf233f5a29b2800fcd3"
                    ]
                },
                {
                    "command": [
                        "exact (H0 _ _ _ H1 H2).",
                        "VernacExtend",
                        "607675041f23994a3a071e04f207a28ddb93090b"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "simpl in H.",
                        "VernacExtend",
                        "78dad51b2bb1130f71851d1e55489020824f59f6"
                    ]
                },
                {
                    "command": [
                        "inversion H.",
                        "VernacExtend",
                        "ee20838bdd77512b43142d655a3924bf07bffebb"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H2 in H0.",
                        "VernacExtend",
                        "15bdd9f6a9181cc6b39f1d9106b6cfee88accff4"
                    ]
                },
                {
                    "command": [
                        "inversion H0.",
                        "VernacExtend",
                        "38a13882efcff2ae2c6c07fc8055d56c6c1776f2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "prec_list_kill_ref_ok_invar",
            "line_nb": 213,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold prec_list_ref_ok in |- *.",
                        "VernacExtend",
                        "540302152e61bf2cbcf4f69cd0450dc653ce8b9a"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (dt_non_empty_fix d a).",
                        "VernacExtend",
                        "70c8360b5a45dfc6f634d5b5db001a2707aa0dae"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (H3 (prec_list_kill_occur _ _ _ _ H1 H2)).",
                        "VernacExtend",
                        "a968ea5144fe7ecb4827b51a8a56e4ab7fdb53ec"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (dt_kill_empty_kill_empty d a sigma H0).",
                        "VernacExtend",
                        "cf87a9e968fff937e9eb81fbc930aa652241c284"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply H7.",
                        "VernacExtend",
                        "2b15ecb9bfc4fe9c511bb37e66420a222789f1a6"
                    ]
                },
                {
                    "command": [
                        "split with x.",
                        "VernacExtend",
                        "3e50c224aa12119964b8f71175385058dd7c95e5"
                    ]
                },
                {
                    "command": [
                        "exact H5.",
                        "VernacExtend",
                        "18fc2617830570c5ea1fa0105d7f7d549eae296e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "states_kill_aux_ref_ok_invar",
            "line_nb": 227,
            "steps": [
                {
                    "command": [
                        "unfold state_ref_ok in |- *.",
                        "VernacExtend",
                        "a0146fc00cf9e0c699785e7bd314e394a3e1aaa4"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (st_kill_2 _ _ _ _ H1).",
                        "VernacExtend",
                        "ab0bfc10bfbc533f1c9f20407db86911d3925575"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim H2.",
                        "VernacExtend",
                        "b5361db8e79787430270ea77170dc29bbb9de7b4"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "exact (prec_list_kill_ref_ok_invar d x p sigma (H a x H3) H0 H4).",
                        "VernacExtend",
                        "c28988fb113b62521e673b9928a41355830ce021"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "states_kill_ref_ok_invar",
            "line_nb": 236,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold states_kill in H1.",
                        "VernacExtend",
                        "94f20141ae8351e42a3fbde0d2141e95824a1178"
                    ]
                },
                {
                    "command": [
                        "elim (map_sum prec_list (states_kill_aux (dta_non_empty_states d) s)); intros.",
                        "VernacExtend",
                        "21227f667d78253e00dd89c881f2e0a6332de257"
                    ]
                },
                {
                    "command": [
                        "rewrite H2 in H1.",
                        "VernacExtend",
                        "dcb7a323484c05dcc42cd7ac9b61b0b20729d4c5"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "elim H2; intros; elim H3; intros; elim H4; intros; rewrite H5 in H1.",
                        "VernacExtend",
                        "eb1cfc3401be6c264be75ad5882b459df20c1b82"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H5.",
                        "VernacExtend",
                        "7e7c68e08488a5f01b85c6a7ae27738d3a8af897"
                    ]
                },
                {
                    "command": [
                        "exact (states_kill_aux_ref_ok_invar _ _ _ H H0).",
                        "VernacExtend",
                        "1861ea48f7aaf9eb1e08f350c64107faa7bb4326"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H5.",
                        "VernacExtend",
                        "7e7c68e08488a5f01b85c6a7ae27738d3a8af897"
                    ]
                },
                {
                    "command": [
                        "exact (states_kill_aux_ref_ok_invar _ _ _ H H0).",
                        "VernacExtend",
                        "1861ea48f7aaf9eb1e08f350c64107faa7bb4326"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "preDTA_kill_ref_ok_distinct_invar",
            "line_nb": 250,
            "steps": [
                {
                    "command": [
                        "unfold preDTA_ref_ok_distinct in |- *.",
                        "VernacExtend",
                        "a7ca30a0650506210124c4f79eb4d5a98420a61d"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (dt_kill_1 _ _ _ _ H1).",
                        "VernacExtend",
                        "1b8e212a06286fae02d3d0cd43b83f1bb4eed83c"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim H2.",
                        "VernacExtend",
                        "b5361db8e79787430270ea77170dc29bbb9de7b4"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "exact (states_kill_ref_ok_invar d x s sigma (H a x H3) H0 H4).",
                        "VernacExtend",
                        "5642e86468495a088f9b0771c362f06a4f5a9e6f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "preDTA_kill_ref_ok_invar",
            "line_nb": 259,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (preDTA_ref_ok_def (preDTA_kill (dta_non_empty_states d) d)).",
                        "VernacExtend",
                        "118e76f093493f99108bb036c4bbcd0593513dbc"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply H2.",
                        "VernacExtend",
                        "17101978526a14fb5ad41816224a2fc35cc3d256"
                    ]
                },
                {
                    "command": [
                        "elim (preDTA_ref_ok_def d).",
                        "VernacExtend",
                        "d44c3a9b0a95970cf61fd6c5511192213b480573"
                    ]
                },
                {
                    "command": [
                        "intro.",
                        "VernacExtend",
                        "3999be354c758ba0d1866e0fcc78a7288779a224"
                    ]
                },
                {
                    "command": [
                        "intro.",
                        "VernacExtend",
                        "3999be354c758ba0d1866e0fcc78a7288779a224"
                    ]
                },
                {
                    "command": [
                        "exact (preDTA_kill_ref_ok_distinct_invar d sigma (H3 H) H0).",
                        "VernacExtend",
                        "c497c436eaeaa6e9c9e17e6f78bc526466a11a54"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "DTA_kill_ref_ok_invar",
            "line_nb": 269,
            "steps": [
                {
                    "command": [
                        "simple induction d.",
                        "VernacExtend",
                        "84dec7a169d93a11fb6ad980bb57884f11258229"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (option_sum state (MapGet state (preDTA_kill (dta_non_empty_states p) p) a)); intros y.",
                        "VernacExtend",
                        "cdc129000906a581a829561363d17a2e1753a796"
                    ]
                },
                {
                    "command": [
                        "elim y.",
                        "VernacExtend",
                        "2e1340b20b979eff9f29f6f7a068bc217b31672c"
                    ]
                },
                {
                    "command": [
                        "intros x y0.",
                        "VernacExtend",
                        "5ff629373e1999ac208f29451773a7adfa17f514"
                    ]
                },
                {
                    "command": [
                        "rewrite y0.",
                        "VernacExtend",
                        "7c49b02e6ca9f37932239a392b49cbff57144730"
                    ]
                },
                {
                    "command": [
                        "exact (preDTA_kill_ref_ok_invar _ _ H H0).",
                        "VernacExtend",
                        "2f0dafb5d6666353b629b8cffc65f1b0b9c6bb41"
                    ]
                },
                {
                    "command": [
                        "rewrite y.",
                        "VernacExtend",
                        "981e1312d3ff196b34a8ce70ebd2fc1285cb160f"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "unfold preDTA_ref_ok in |- *.",
                        "VernacExtend",
                        "862ac2d9dc46f57d9a8a2fea74aa07fc7120b9c8"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "simpl in H1.",
                        "VernacExtend",
                        "8e8db7ad05fc7a69fb83eaedd7fb1e86ee74784d"
                    ]
                },
                {
                    "command": [
                        "elim (Ndiscr a0); intros y0.",
                        "VernacExtend",
                        "bd2a4c1844155f45354fb29c0065b3eb0a7a01b7"
                    ]
                },
                {
                    "command": [
                        "elim y0.",
                        "VernacExtend",
                        "e71ce3a6047692ad8369d196effe426cc35c6283"
                    ]
                },
                {
                    "command": [
                        "intros x y1.",
                        "VernacExtend",
                        "bcf2eafbb7453bc1e067fe012cfa8bdd1072f4bf"
                    ]
                },
                {
                    "command": [
                        "rewrite y1 in H1.",
                        "VernacExtend",
                        "3293f15cd0ed51b099c7c1146d153de9fb9043fd"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "rewrite y0 in H1.",
                        "VernacExtend",
                        "13f0989de2662ed1850e4d1683fa9fde65bbe659"
                    ]
                },
                {
                    "command": [
                        "inversion H1.",
                        "VernacExtend",
                        "58dee2cce9b13b50b065ba894c1b533413715754"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H5 in H2.",
                        "VernacExtend",
                        "12697e26e86581aa5b6fced5e8e1ac7259c12fc4"
                    ]
                },
                {
                    "command": [
                        "inversion H2.",
                        "VernacExtend",
                        "afdc959ca1f20d64005a6cd95d8f83134e6ae5f8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "DTA_kill_ref_ok_invar_lazy",
            "line_nb": 293,
            "steps": [
                {
                    "command": [
                        "intro.",
                        "VernacExtend",
                        "3999be354c758ba0d1866e0fcc78a7288779a224"
                    ]
                },
                {
                    "command": [
                        "rewrite (kill_empty_states_lazy_eg_kill_empty_states d).",
                        "VernacExtend",
                        "949fd61628f595f765f81e6f2be13b0be79a09c8"
                    ]
                },
                {
                    "command": [
                        "exact (DTA_kill_ref_ok_invar d).",
                        "VernacExtend",
                        "1795b157087a12b6f248362c22a5cb3bbfb865f1"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "inter_DTA_main_state_correct_invar",
            "line_nb": 298,
            "steps": [
                {
                    "command": [
                        "simple induction d.",
                        "VernacExtend",
                        "84dec7a169d93a11fb6ad980bb57884f11258229"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "elim (option_sum state (MapGet state (preDTA_kill (dta_non_empty_states p) p) a)); intros y.",
                        "VernacExtend",
                        "cdc129000906a581a829561363d17a2e1753a796"
                    ]
                },
                {
                    "command": [
                        "elim y.",
                        "VernacExtend",
                        "2e1340b20b979eff9f29f6f7a068bc217b31672c"
                    ]
                },
                {
                    "command": [
                        "intros x y0.",
                        "VernacExtend",
                        "5ff629373e1999ac208f29451773a7adfa17f514"
                    ]
                },
                {
                    "command": [
                        "rewrite y0.",
                        "VernacExtend",
                        "7c49b02e6ca9f37932239a392b49cbff57144730"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "unfold addr_in_preDTA in |- *.",
                        "VernacExtend",
                        "fd294413824457c316c14c0ac004fcbbb5fc05bc"
                    ]
                },
                {
                    "command": [
                        "unfold addr_in_preDTA in H.",
                        "VernacExtend",
                        "8040f5ac59f30a573b43feb052c241689025118a"
                    ]
                },
                {
                    "command": [
                        "split with x.",
                        "VernacExtend",
                        "3e50c224aa12119964b8f71175385058dd7c95e5"
                    ]
                },
                {
                    "command": [
                        "exact y0.",
                        "VernacExtend",
                        "79180a6f4a5d7c3d1841f3cee7969a7235f46d7d"
                    ]
                },
                {
                    "command": [
                        "rewrite y.",
                        "VernacExtend",
                        "981e1312d3ff196b34a8ce70ebd2fc1285cb160f"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "unfold addr_in_preDTA in |- *.",
                        "VernacExtend",
                        "fd294413824457c316c14c0ac004fcbbb5fc05bc"
                    ]
                },
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "split with (M0 prec_list).",
                        "VernacExtend",
                        "632b57b7ad1d6ef4e2ed8d0a20707a046f509a03"
                    ]
                },
                {
                    "command": [
                        "reflexivity.",
                        "VernacExtend",
                        "5cd1ae044f26cd6d89a5a5147c1d4fc5fc719d83"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "inter_DTA_main_state_correct_invar_lazy",
            "line_nb": 318,
            "steps": [
                {
                    "command": [
                        "intro.",
                        "VernacExtend",
                        "3999be354c758ba0d1866e0fcc78a7288779a224"
                    ]
                },
                {
                    "command": [
                        "rewrite (kill_empty_states_lazy_eg_kill_empty_states d).",
                        "VernacExtend",
                        "949fd61628f595f765f81e6f2be13b0be79a09c8"
                    ]
                },
                {
                    "command": [
                        "exact (inter_DTA_main_state_correct_invar d).",
                        "VernacExtend",
                        "71de74541a4a343a2c2ad35db148486917097f71"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        }
    ]
}