Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: alarm_clock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alarm_clock.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alarm_clock"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : alarm_clock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\p_alarm_types.vhd" into library work
Parsing package <ALARM_TYPES>.
Parsing VHDL file "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\MINs.vhd" into library work
Parsing entity <MINs_BCD2_COUNT>.
Parsing architecture <RTL> of entity <mins_bcd2_count>.
Parsing VHDL file "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\HRS.vhd" into library work
Parsing entity <HR_BCD2_COUNT>.
Parsing architecture <RTL> of entity <hr_bcd2_count>.
Parsing VHDL file "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\time_set.vhd" into library work
Parsing entity <TIME_SET>.
Parsing architecture <RTL> of entity <time_set>.
Parsing VHDL file "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\time_count.vhd" into library work
Parsing entity <TIME_COUNT>.
Parsing architecture <RTL> of entity <time_count>.
Parsing VHDL file "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\pulse_gen.vhd" into library work
Parsing entity <PULSE_GEN>.
Parsing architecture <Behavioral> of entity <pulse_gen>.
Parsing VHDL file "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\nexys3Affich.vhd" into library work
Parsing entity <nexys3Affich>.
Parsing architecture <Behavioral> of entity <nexys3affich>.
Parsing VHDL file "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\ddrv4.vhd" into library work
Parsing entity <DDRV4>.
Parsing architecture <RTL> of entity <ddrv4>.
Parsing VHDL file "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\control.vhd" into library work
Parsing entity <CONTROL>.
Parsing architecture <RTL> of entity <control>.
Parsing VHDL file "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\alarm_reg4.vhd" into library work
Parsing entity <ALARM_REG4>.
Parsing architecture <RTL> of entity <alarm_reg4>.
Parsing VHDL file "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\alarm_clock.vhd" into library work
Parsing entity <alarm_clock>.
Parsing architecture <Behavioral> of entity <alarm_clock>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <alarm_clock> (architecture <Behavioral>) from library <work>.

Elaborating entity <CONTROL> (architecture <RTL>) from library <work>.

Elaborating entity <PULSE_GEN> (architecture <Behavioral>) from library <work>.

Elaborating entity <TIME_SET> (architecture <RTL>) from library <work>.

Elaborating entity <HR_BCD2_COUNT> (architecture <RTL>) from library <work>.

Elaborating entity <MINs_BCD2_COUNT> (architecture <RTL>) from library <work>.

Elaborating entity <ALARM_REG4> (architecture <RTL>) from library <work>.

Elaborating entity <TIME_COUNT> (architecture <RTL>) from library <work>.

Elaborating entity <DDRV4> (architecture <RTL>) from library <work>.

Elaborating entity <nexys3Affich> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <alarm_clock>.
    Related source file is "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\alarm_clock.vhd".
    Summary:
	no macro.
Unit <alarm_clock> synthesized.

Synthesizing Unit <CONTROL>.
    Related source file is "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\control.vhd".
    Found 3-bit register for signal <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 18                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | show_time                                      |
    | Power Up State     | show_time                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <CONTROL> synthesized.

Synthesizing Unit <PULSE_GEN>.
    Related source file is "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\pulse_gen.vhd".
    Found 7-bit register for signal <i>.
    Found 26-bit register for signal <counter>.
    Found 1-bit register for signal <HALF_SECOND>.
    Found 1-bit register for signal <ONE_MINUTE>.
    Found 26-bit adder for signal <counter[25]_GND_8_o_add_0_OUT> created at line 25.
    Found 7-bit adder for signal <i[6]_GND_8_o_add_2_OUT> created at line 31.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <PULSE_GEN> synthesized.

Synthesizing Unit <TIME_SET>.
    Related source file is "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\time_set.vhd".
    Summary:
	inferred   4 Multiplexer(s).
Unit <TIME_SET> synthesized.

Synthesizing Unit <HR_BCD2_COUNT>.
    Related source file is "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\HRS.vhd".
    Found 4-bit register for signal <LS>.
    Found 4-bit register for signal <MS>.
    Found 4-bit adder for signal <MS[3]_GND_11_o_add_2_OUT> created at line 59.
    Found 4-bit adder for signal <LS[3]_GND_11_o_add_7_OUT> created at line 68.
    Found 4-bit comparator greater for signal <MS[3]_GND_11_o_LessThan_1_o> created at line 55
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <HR_BCD2_COUNT> synthesized.

Synthesizing Unit <MINs_BCD2_COUNT>.
    Related source file is "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\MINs.vhd".
    Found 4-bit register for signal <LS>.
    Found 4-bit register for signal <MS>.
    Found 4-bit adder for signal <MS[3]_GND_12_o_add_2_OUT> created at line 63.
    Found 4-bit adder for signal <LS[3]_GND_12_o_add_7_OUT> created at line 72.
    Found 4-bit comparator greater for signal <MS[3]_GND_12_o_LessThan_1_o> created at line 59
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <MINs_BCD2_COUNT> synthesized.

Synthesizing Unit <ALARM_REG4>.
    Related source file is "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\alarm_reg4.vhd".
    Found 4-bit register for signal <ALARM_DATA<2>>.
    Found 4-bit register for signal <ALARM_DATA<1>>.
    Found 4-bit register for signal <ALARM_DATA<0>>.
    Found 4-bit register for signal <ALARM_DATA<3>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <ALARM_REG4> synthesized.

Synthesizing Unit <TIME_COUNT>.
    Related source file is "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\time_count.vhd".
    Found 4-bit register for signal <MS_MIN>.
    Found 4-bit register for signal <LS_HR>.
    Found 4-bit register for signal <MS_HR>.
    Found 4-bit register for signal <LS_MIN>.
    Found 4-bit adder for signal <MS_HR[3]_GND_14_o_add_5_OUT> created at line 59.
    Found 4-bit adder for signal <LS_HR[3]_GND_14_o_add_6_OUT> created at line 63.
    Found 4-bit adder for signal <MS_MIN[3]_GND_14_o_add_12_OUT> created at line 69.
    Found 4-bit adder for signal <LS_MIN[3]_GND_14_o_add_13_OUT> created at line 71.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <TIME_COUNT> synthesized.

Synthesizing Unit <DDRV4>.
    Related source file is "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\ddrv4.vhd".
    Found 16x7-bit Read Only RAM for signal <DISP_7SEG<0>>
    Found 16x7-bit Read Only RAM for signal <DISP_7SEG<1>>
    Found 16x7-bit Read Only RAM for signal <DISP_7SEG<2>>
    Found 16x7-bit Read Only RAM for signal <DISP_7SEG<3>>
    Found 4-bit comparator equal for signal <ALARM_DATA[0][3]_TIME_DATA[0][3]_equal_9_o> created at line 38
    Found 4-bit comparator equal for signal <ALARM_DATA[1][3]_TIME_DATA[1][3]_equal_10_o> created at line 38
    Found 4-bit comparator equal for signal <ALARM_DATA[2][3]_TIME_DATA[2][3]_equal_11_o> created at line 38
    Found 4-bit comparator equal for signal <ALARM_DATA[3][3]_TIME_DATA[3][3]_equal_12_o> created at line 38
    Summary:
	inferred   4 RAM(s).
	inferred   4 Comparator(s).
	inferred  33 Multiplexer(s).
Unit <DDRV4> synthesized.

Synthesizing Unit <nexys3Affich>.
    Related source file is "C:\Users\Asus\Desktop\projet fpga\TP4_alarm_clock_tocomplete\nexys3Affich.vhd".
    Found 4-bit register for signal <selector>.
    Found 27-bit register for signal <i>.
    Found 1-bit register for signal <a>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_16_o_add_0_OUT> created at line 43.
    Found 27-bit adder for signal <i[26]_GND_16_o_add_7_OUT> created at line 59.
    Found 27-bit comparator greater for signal <i[26]_GND_16_o_LessThan_9_o> created at line 60
    Found 27-bit comparator greater for signal <i[26]_PWR_16_o_LessThan_10_o> created at line 63
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <nexys3Affich> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 4
# Adders/Subtractors                                   : 12
 18-bit adder                                          : 1
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 4-bit adder                                           : 8
 7-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 3
 18-bit register                                       : 1
 26-bit register                                       : 1
 27-bit register                                       : 1
 4-bit register                                        : 13
 7-bit register                                        : 1
# Comparators                                          : 8
 27-bit comparator greater                             : 2
 4-bit comparator equal                                : 4
 4-bit comparator greater                              : 2
# Multiplexers                                         : 63
 1-bit 2-to-1 multiplexer                              : 33
 26-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 24
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DDRV4>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DISP_7SEG<3>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DISPLAY<3>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DISP_7SEG<3>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DISP_7SEG<2>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DISPLAY<2>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DISP_7SEG<2>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DISP_7SEG<1>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DISPLAY<1>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DISP_7SEG<1>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DISP_7SEG<0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DISPLAY<0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DISP_7SEG<0>>  |          |
    -----------------------------------------------------------------------
Unit <DDRV4> synthesized (advanced).

Synthesizing (advanced) Unit <nexys3Affich>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <nexys3Affich> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 4
# Adders/Subtractors                                   : 12
 18-bit adder                                          : 1
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 4-bit adder                                           : 8
 7-bit adder                                           : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 27-bit up counter                                     : 1
# Registers                                            : 88
 Flip-Flops                                            : 88
# Comparators                                          : 8
 27-bit comparator greater                             : 2
 4-bit comparator equal                                : 4
 4-bit comparator greater                              : 2
# Multiplexers                                         : 75
 1-bit 2-to-1 multiplexer                              : 47
 26-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 24
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <STATE[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 show_time  | 000
 show_alarm | 001
 inc_al_min | 010
 inc_al_hr  | 011
 inc_ti_min | 100
 inc_ti_hr  | 101
 time_set   | 110
 alarm_set  | 111
------------------------

Optimizing unit <ALARM_REG4> ...

Optimizing unit <alarm_clock> ...

Optimizing unit <PULSE_GEN> ...

Optimizing unit <TIME_SET> ...

Optimizing unit <HR_BCD2_COUNT> ...

Optimizing unit <MINs_BCD2_COUNT> ...

Optimizing unit <TIME_COUNT> ...

Optimizing unit <nexys3Affich> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block alarm_clock, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 136
 Flip-Flops                                            : 136

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : alarm_clock.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 561
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 110
#      LUT2                        : 51
#      LUT3                        : 15
#      LUT4                        : 18
#      LUT5                        : 34
#      LUT6                        : 89
#      MUXCY                       : 111
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 116
# FlipFlops/Latches                : 136
#      FD                          : 28
#      FDC                         : 36
#      FDCE                        : 48
#      FDE                         : 6
#      FDR                         : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 5
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             136  out of  18224     0%  
 Number of Slice LUTs:                  323  out of   9112     3%  
    Number used as Logic:               323  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    339
   Number with an unused Flip Flop:     203  out of    339    59%  
   Number with an unused LUT:            16  out of    339     4%  
   Number of fully used LUT-FF pairs:   120  out of    339    35%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK                              | BUFGP                  | 136   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.544ns (Maximum Frequency: 180.365MHz)
   Minimum input arrival time before clock: 4.144ns
   Maximum output required time after clock: 9.262ns
   Maximum combinational path delay: 7.524ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 5.544ns (frequency: 180.365MHz)
  Total number of paths / destination ports: 25940 / 206
-------------------------------------------------------------------------
Delay:               5.544ns (Levels of Logic = 9)
  Source:            Nexys3A/i_0 (FF)
  Destination:       Nexys3A/i_26 (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: Nexys3A/i_0 to Nexys3A/i_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  Nexys3A/i_0 (Nexys3A/i_0)
     INV:I->O              1   0.206   0.000  Nexys3A/Madd_i[26]_GND_16_o_add_7_OUT_lut<0>_INV_0 (Nexys3A/Madd_i[26]_GND_16_o_add_7_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Nexys3A/Madd_i[26]_GND_16_o_add_7_OUT_cy<0> (Nexys3A/Madd_i[26]_GND_16_o_add_7_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Nexys3A/Madd_i[26]_GND_16_o_add_7_OUT_cy<1> (Nexys3A/Madd_i[26]_GND_16_o_add_7_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Nexys3A/Madd_i[26]_GND_16_o_add_7_OUT_cy<2> (Nexys3A/Madd_i[26]_GND_16_o_add_7_OUT_cy<2>)
     XORCY:CI->O           1   0.180   0.808  Nexys3A/Madd_i[26]_GND_16_o_add_7_OUT_xor<3> (Nexys3A/i[26]_GND_16_o_add_7_OUT<3>)
     LUT3:I0->O            1   0.205   0.580  Nexys3A/_n004911_SW0 (N45)
     LUT6:I5->O            2   0.205   0.617  Nexys3A/_n00495 (Nexys3A/_n00496)
     LUT6:I5->O           14   0.205   0.958  Nexys3A/_n00497 (Nexys3A/_n0049)
     LUT2:I1->O            1   0.205   0.000  Nexys3A/i_26_rstpot (Nexys3A/i_26_rstpot)
     FD:D                      0.102          Nexys3A/i_26
    ----------------------------------------
    Total                      5.544ns (1.965ns logic, 3.579ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 95 / 89
-------------------------------------------------------------------------
Offset:              4.144ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       PULSEgEN/ONE_MINUTE (FF)
  Destination Clock: CLOCK rising

  Data Path: RESET to PULSEgEN/ONE_MINUTE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            85   1.222   1.778  RESET_IBUF (RESET_IBUF)
     INV:I->O              2   0.206   0.616  PULSEgEN/RESET_inv1_INV_0 (PULSEgEN/RESET_inv)
     FDE:CE                    0.322          PULSEgEN/HALF_SECOND
    ----------------------------------------
    Total                      4.144ns (1.750ns logic, 2.394ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 736 / 13
-------------------------------------------------------------------------
Offset:              9.262ns (Levels of Logic = 6)
  Source:            CONTROLfSM/STATE_FSM_FFd1 (FF)
  Destination:       DISP_8SEG<6> (PAD)
  Source Clock:      CLOCK rising

  Data Path: CONTROLfSM/STATE_FSM_FFd1 to DISP_8SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             48   0.447   1.884  CONTROLfSM/STATE_FSM_FFd1 (CONTROLfSM/STATE_FSM_FFd1)
     LUT6:I0->O            7   0.203   1.021  DISPLAYdRIVER/Mmux_DISPLAY<1><0>11 (DISPLAYdRIVER/DISPLAY<1><0>)
     LUT4:I0->O            1   0.203   0.580  Nexys3A/Mmux_S8_SEG31 (Nexys3A/Mmux_S8_SEG3)
     LUT6:I5->O            1   0.205   0.580  Nexys3A/Mmux_S8_SEG32 (Nexys3A/Mmux_S8_SEG31)
     LUT6:I5->O            1   0.205   0.580  Nexys3A/Mmux_S8_SEG33 (Nexys3A/Mmux_S8_SEG32)
     LUT6:I5->O            1   0.205   0.579  Nexys3A/Mmux_S8_SEG34 (DISP_8SEG_2_OBUF)
     OBUF:I->O                 2.571          DISP_8SEG_2_OBUF (DISP_8SEG<2>)
    ----------------------------------------
    Total                      9.262ns (4.039ns logic, 5.223ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               7.524ns (Levels of Logic = 5)
  Source:            ALARM_ON (PAD)
  Destination:       SOUND_A (PAD)

  Data Path: ALARM_ON to SOUND_A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.808  ALARM_ON_IBUF (ALARM_ON_IBUF)
     LUT5:I2->O            1   0.205   0.924  DISPLAYdRIVER/Mmux_SOUND_A14 (DISPLAYdRIVER/Mmux_SOUND_A13)
     LUT6:I1->O            1   0.203   0.808  DISPLAYdRIVER/Mmux_SOUND_A15 (DISPLAYdRIVER/Mmux_SOUND_A14)
     LUT4:I1->O            1   0.205   0.579  DISPLAYdRIVER/Mmux_SOUND_A17 (SOUND_A_OBUF)
     OBUF:I->O                 2.571          SOUND_A_OBUF (SOUND_A)
    ----------------------------------------
    Total                      7.524ns (4.406ns logic, 3.118ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    5.544|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.03 secs
 
--> 

Total memory usage is 227492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

