{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586457429225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586457429230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 20:37:09 2020 " "Processing started: Thu Apr 09 20:37:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586457429230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457429230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457429230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586457429487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586457429487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab7-funcLab7 " "Found design unit 1: lab7-funcLab7" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586457437842 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586457437842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457437842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi/componentes/disp_seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vlsi/componentes/disp_seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_seg7-dispFunc " "Found design unit 1: disp_seg7-dispFunc" {  } { { "../../../Componentes/disp_seg7.vhd" "" { Text "E:/VLSI/Componentes/disp_seg7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586457437843 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_seg7 " "Found entity 1: disp_seg7" {  } { { "../../../Componentes/disp_seg7.vhd" "" { Text "E:/VLSI/Componentes/disp_seg7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586457437843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457437843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi/componentes/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vlsi/componentes/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-aluFunc " "Found design unit 1: alu-aluFunc" {  } { { "../../../Componentes/alu.vhd" "" { Text "E:/VLSI/Componentes/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586457437845 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../../Componentes/alu.vhd" "" { Text "E:/VLSI/Componentes/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586457437845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457437845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586457437868 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DISP lab7.vhd(15) " "VHDL Signal Declaration warning at lab7.vhd(15): used implicit default value for signal \"DISP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586457437870 "|lab7"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED\[3..1\] lab7.vhd(14) " "Using initial value X (don't care) for net \"LED\[3..1\]\" at lab7.vhd(14)" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457437872 "|lab7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586457439432 "|lab7|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586457439432 "|lab7|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586457439432 "|lab7|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP\[7\] GND " "Pin \"DISP\[7\]\" is stuck at GND" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586457439432 "|lab7|DISP[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP\[6\] GND " "Pin \"DISP\[6\]\" is stuck at GND" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586457439432 "|lab7|DISP[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP\[5\] GND " "Pin \"DISP\[5\]\" is stuck at GND" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586457439432 "|lab7|DISP[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP\[4\] GND " "Pin \"DISP\[4\]\" is stuck at GND" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586457439432 "|lab7|DISP[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP\[3\] GND " "Pin \"DISP\[3\]\" is stuck at GND" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586457439432 "|lab7|DISP[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP\[2\] GND " "Pin \"DISP\[2\]\" is stuck at GND" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586457439432 "|lab7|DISP[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP\[1\] GND " "Pin \"DISP\[1\]\" is stuck at GND" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586457439432 "|lab7|DISP[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1586457439432 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586457439515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586457440483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586457440483 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[4\] " "No output dependent on input pin \"DIP_SW\[4\]\"" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586457440999 "|lab7|DIP_SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[3\] " "No output dependent on input pin \"DIP_SW\[3\]\"" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586457440999 "|lab7|DIP_SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[2\] " "No output dependent on input pin \"DIP_SW\[2\]\"" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586457440999 "|lab7|DIP_SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[1\] " "No output dependent on input pin \"DIP_SW\[1\]\"" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586457440999 "|lab7|DIP_SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586457440999 "|lab7|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586457440999 "|lab7|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586457440999 "|lab7|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586457440999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586457441001 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586457441001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586457441001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586457441001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586457441035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 09 20:37:21 2020 " "Processing ended: Thu Apr 09 20:37:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586457441035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586457441035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586457441035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457441035 ""}
