I'm missing 
some susbtrate connections, 
connection to ouside layer, 
and wire width consideration (I suppose the wire conected to Vout should be extra thick. 
I'm not sures how thick each wire should be.

Consult the old lab report's layout to see which wires should be wider.  looks like only the Vcc and Vee connections on your half because they're drawing a lot of current.