digraph "CFG for '_Z13analyseLabelsPiiii' function" {
	label="CFG for '_Z13analyseLabelsPiiii' function";

	Node0x4fcad20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = shl i32 %5, 3\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = add i32 %6, %7\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %10 = shl i32 %9, 3\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %12 = add i32 %10, %11\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %14 = shl i32 %13, 3\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.z(), !range !4\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %8, %1\l  %18 = icmp slt i32 %12, %2\l  %19 = select i1 %17, i1 %18, i1 false\l  %20 = icmp slt i32 %16, %3\l  %21 = select i1 %19, i1 %20, i1 false\l  br i1 %21, label %22, label %47\l|{<s0>T|<s1>F}}"];
	Node0x4fcad20:s0 -> Node0x4fcd290;
	Node0x4fcad20:s1 -> Node0x4fcd320;
	Node0x4fcd290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%22:\l22:                                               \l  %23 = mul nsw i32 %16, %2\l  %24 = add nsw i32 %23, %12\l  %25 = mul nsw i32 %24, %1\l  %26 = add nsw i32 %25, %8\l  %27 = sext i32 %26 to i64\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %27\l  %29 = load i32, i32 addrspace(1)* %28, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %30 = icmp eq i32 %29, 0\l  br i1 %30, label %47, label %31\l|{<s0>T|<s1>F}}"];
	Node0x4fcd290:s0 -> Node0x4fcd320;
	Node0x4fcd290:s1 -> Node0x4fcdba0;
	Node0x4fcdba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%31:\l31:                                               \l  %32 = sext i32 %29 to i64\l  %33 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %32\l  %34 = load i32, i32 addrspace(1)* %33, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %35 = icmp eq i32 %34, %29\l  br i1 %35, label %45, label %36\l|{<s0>T|<s1>F}}"];
	Node0x4fcdba0:s0 -> Node0x4fcec10;
	Node0x4fcdba0:s1 -> Node0x4fceca0;
	Node0x4fceca0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  %37 = phi i32 [ %43, %36 ], [ %34, %31 ]\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %38\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %41 = sext i32 %40 to i64\l  %42 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %41\l  %43 = load i32, i32 addrspace(1)* %42, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %44 = icmp eq i32 %43, %40\l  br i1 %44, label %45, label %36, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x4fceca0:s0 -> Node0x4fcec10;
	Node0x4fceca0:s1 -> Node0x4fceca0;
	Node0x4fcec10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%45:\l45:                                               \l  %46 = phi i32 [ %29, %31 ], [ %40, %36 ]\l  store i32 %46, i32 addrspace(1)* %28, align 4, !tbaa !5\l  br label %47\l}"];
	Node0x4fcec10 -> Node0x4fcd320;
	Node0x4fcd320 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%47:\l47:                                               \l  ret void\l}"];
}
