ncverilog: 15.20-s069: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s069: Started on Mar 22, 2019 at 00:47:22 EDT
ncverilog
	-l
	nc.log
	+access+r
	+gui
	fullprocessor.sv
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
Recompiling... reason: file './fullprocessor.sv' is newer than expected.
	expected: Fri Mar 22 00:31:18 2019
	actual:   Fri Mar 22 00:47:15 2019
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncvlog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
file: fullprocessor.sv
	module worklib.top:sv
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncelab: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncvlog_cg: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
		worklib.datapath:sv <0x7cc9bb95>
			streams:  31, words:  6913
		worklib.flopr:sv <0x12a1fc21>
			streams:   4, words:   737
		worklib.mux2:sv <0x7a3e3af0>
			streams:   1, words:   279
		worklib.mux3:sv <0x7004b583>
			streams:   1, words:   421
		worklib.testbench:sv <0x3d524b64>
			streams:  11, words:  4041
		worklib.top:sv <0x6ec909bc>
			streams:  31, words:  6764
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                  23      13
		Registers:                94      81
		Scalar wires:             75       -
		Expanded wires:           24       2
		Vectored wires:           97       -
		Always blocks:            16      10
		Initial blocks:            2       2
		Cont. assignments:        31      34
		Pseudo assignments:       71      71
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.testbench:sv
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncsim: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /cad/cds/INCISIV1520/tools/inca/files/ncsimrc
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm testbench.Adr testbench.MemData testbench.MemWrite testbench.ce testbench.clk1 testbench.clk2 testbench.oe testbench.reset testbench.we testbench.dut.ALUSub testbench.dut.Adr testbench.dut.AdrSrc testbench.dut.InstrSrc testbench.dut.MemData1 testbench.dut.MemData2 testbench.dut.MemWrite testbench.dut.PCEnable testbench.dut.PCSrc testbench.dut.RA1Src testbench.dut.RegWLoadSrc testbench.dut.RegWrite testbench.dut.RegWriteSrc testbench.dut.TwoRegs testbench.dut.WriteData testbench.dut.instr1 testbench.dut.negative testbench.dut.ph1 testbench.dut.ph2 testbench.dut.reset testbench.dut.zero testbench.dut.dp.PC testbench.dut.dp.rf.RAM testbench.mem.mem
Created probe 1
ncsim> run
Test Successful!
Simulation stopped via $stop(1) at time 368 NS + 1
ncsim> reset
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Loaded snapshot worklib.testbench:sv
ncsim> run
Test Successful!
Simulation stopped via $stop(1) at time 368 NS + 1
ncsim> ^C
ncsim> exit
TOOL:	ncverilog	15.20-s069: Exiting on Mar 22, 2019 at 03:49:40 EDT  (total: 03:02:18)
