// Seed: 376251109
module module_0 (
    output wor id_0,
    input wor id_1,
    input tri0 id_2,
    output supply1 id_3
);
  assign id_0 = id_1;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
endmodule
module module_1 (
    input uwire id_0,
    input tri1  id_1
);
  tri1 id_3;
  assign id_3 = id_3;
  id_4 :
  assert property (@(posedge id_3 + id_3) id_1)
  else;
  wire id_5;
  wor  id_6;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_4
  );
  tri0 id_7;
  id_8 :
  assert property (@(negedge 1) 1 & {id_3, 1'b0, 1 - ~1'd0, id_7})
  else;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_6 = 1;
  wire id_12;
endmodule
