

================================================================
== Vitis HLS Report for 'convolution_func'
================================================================
* Date:           Fri Jul 18 13:04:08 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   589832|   589832|  5.898 ms|  5.898 ms|  589825|  589825|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                             Loop Name                                             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6  |   589830|   589830|         8|          1|          1|  589824|       yes|
        +---------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    626|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    165|    -|
|Register         |        -|    -|    1521|    640|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1521|   1431|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_32ns_32_4_1_U232  |mac_muladd_16s_16s_32ns_32_4_1  |  i0 * i1 + i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln77_2_fu_280_p2                       |         +|   0|  0|  20|          20|           1|
    |add_ln77_fu_498_p2                         |         +|   0|  0|   6|           6|           1|
    |add_ln79_2_fu_330_p2                       |         +|   0|  0|  16|          16|           1|
    |add_ln79_fu_553_p2                         |         +|   0|  0|   6|           4|           1|
    |add_ln81_2_fu_316_p2                       |         +|   0|  0|  13|          13|           1|
    |add_ln81_fu_578_p2                         |         +|   0|  0|   6|           4|           1|
    |add_ln83_fu_873_p2                         |         +|   0|  0|  12|          12|          12|
    |add_ln84_2_fu_456_p2                       |         +|   0|  0|  10|          10|           1|
    |add_ln84_fu_598_p2                         |         +|   0|  0|   6|           6|           1|
    |add_ln86_2_fu_442_p2                       |         +|   0|  0|   6|           4|           1|
    |add_ln86_fu_639_p2                         |         +|   0|  0|   3|           2|           1|
    |add_ln87_fu_782_p2                         |         +|   0|  0|   3|           2|           1|
    |add_ln90_1_fu_896_p2                       |         +|   0|  0|   6|           4|           4|
    |add_ln90_23_fu_756_p2                      |         +|   0|  0|  12|          12|          12|
    |add_ln90_24_fu_776_p2                      |         +|   0|  0|   9|           9|           9|
    |add_ln90_25_fu_882_p2                      |         +|   0|  0|  14|          14|          14|
    |add_ln90_26_fu_906_p2                      |         +|   0|  0|  12|          12|          12|
    |add_ln90_27_fu_718_p2                      |         +|   0|  0|   9|           9|           9|
    |add_ln90_fu_766_p2                         |         +|   0|  0|   6|           4|           4|
    |sub_ln90_4_fu_849_p2                       |         -|   0|  0|  14|          14|          14|
    |sub_ln90_fu_746_p2                         |         -|   0|  0|  12|          12|          12|
    |and_ln77_4_fu_371_p2                       |       and|   0|  0|   1|           1|           1|
    |and_ln77_5_fu_398_p2                       |       and|   0|  0|   1|           1|           1|
    |and_ln77_6_fu_304_p2                       |       and|   0|  0|   1|           1|           1|
    |and_ln77_fu_541_p2                         |       and|   0|  0|   1|           1|           1|
    |exitcond_flatten33_mid299_fu_403_p2        |       and|   0|  0|   1|           1|           1|
    |exitcond_flatten_mid259_fu_425_p2          |       and|   0|  0|   1|           1|           1|
    |exitcond_flatten_mid295_fu_392_p2          |       and|   0|  0|   1|           1|           1|
    |icmp_ln87_mid230_fu_626_p2                 |       and|   0|  0|   1|           1|           1|
    |icmp_ln87_mid255_fu_621_p2                 |       and|   0|  0|   1|           1|           1|
    |icmp_ln87_mid291_fu_566_p2                 |       and|   0|  0|   1|           1|           1|
    |first_iter_158_fu_529_p2                   |      icmp|   0|  0|   3|           2|           1|
    |first_iter_1_mid1_fu_1031_p2               |      icmp|   0|  0|   3|           2|           1|
    |first_iter_256_fu_523_p2                   |      icmp|   0|  0|   6|           6|           1|
    |first_iter_2_mid1_fu_1014_p2               |      icmp|   0|  0|   6|           6|           1|
    |first_iter_354_fu_517_p2                   |      icmp|   0|  0|   6|           4|           1|
    |first_iter_3_mid1_fu_992_p2                |      icmp|   0|  0|   6|           4|           1|
    |first_iter_451_fu_511_p2                   |      icmp|   0|  0|   6|           4|           1|
    |first_iter_4_mid1_fu_958_p2                |      icmp|   0|  0|   6|           4|           1|
    |icmp_ln77_fu_274_p2                        |      icmp|   0|  0|  20|          20|          20|
    |icmp_ln79_fu_286_p2                        |      icmp|   0|  0|  16|          16|          15|
    |icmp_ln81_fu_298_p2                        |      icmp|   0|  0|  13|          13|          12|
    |icmp_ln84_2_fu_800_p2                      |      icmp|   0|  0|   6|           6|           5|
    |icmp_ln84_fu_376_p2                        |      icmp|   0|  0|  10|          10|           9|
    |icmp_ln86_2_fu_794_p2                      |      icmp|   0|  0|   4|           2|           3|
    |icmp_ln86_fu_365_p2                        |      icmp|   0|  0|   6|           4|           4|
    |icmp_ln87_3_fu_1051_p2                     |      icmp|   0|  0|   3|           2|           1|
    |icmp_ln87_4_fu_788_p2                      |      icmp|   0|  0|   3|           2|           2|
    |icmp_ln87_fu_535_p2                        |      icmp|   0|  0|   3|           2|           2|
    |icmp_ln95_fu_1148_p2                       |      icmp|   0|  0|  16|          16|           1|
    |empty_71_fu_409_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_72_fu_414_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_73_fu_431_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_74_fu_437_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_75_fu_645_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_76_fu_649_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_77_fu_655_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_fu_310_p2                            |        or|   0|  0|   1|           1|           1|
    |first_iter_1_mid228_fu_1026_p2             |        or|   0|  0|   1|           1|           1|
    |first_iter_1_mid253_fu_1009_p2             |        or|   0|  0|   1|           1|           1|
    |first_iter_1_mid289_fu_980_p2              |        or|   0|  0|   1|           1|           1|
    |first_iter_2_mid249_fu_1004_p2             |        or|   0|  0|   1|           1|           1|
    |first_iter_2_mid285_fu_975_p2              |        or|   0|  0|   1|           1|           1|
    |first_iter_3_mid281_fu_970_p2              |        or|   0|  0|   1|           1|           1|
    |not_exitcond_flatten62_mid21508_fu_387_p2  |        or|   0|  0|   1|           1|           1|
    |not_exitcond_flatten_mid259_fu_616_p2      |        or|   0|  0|   1|           1|           1|
    |or_ln77_4_fu_939_p2                        |        or|   0|  0|   1|           1|           1|
    |or_ln77_5_fu_943_p2                        |        or|   0|  0|   1|           1|           1|
    |or_ln77_6_fu_947_p2                        |        or|   0|  0|   1|           1|           1|
    |or_ln77_fu_935_p2                          |        or|   0|  0|   1|           1|           1|
    |or_ln87_3_fu_1074_p2                       |        or|   0|  0|   1|           1|           1|
    |or_ln87_4_fu_1086_p2                       |        or|   0|  0|   1|           1|           1|
    |or_ln87_fu_1062_p2                         |        or|   0|  0|   1|           1|           1|
    |first_iter_1_mid2_fu_1036_p3               |    select|   0|  0|   2|           1|           1|
    |first_iter_2_mid2_fu_1019_p3               |    select|   0|  0|   2|           1|           1|
    |first_iter_3_mid2_fu_997_p3                |    select|   0|  0|   2|           1|           1|
    |first_iter_4_mid2_fu_963_p3                |    select|   0|  0|   2|           1|           1|
    |ic_mid239_fu_584_p3                        |    select|   0|  0|   6|           1|           1|
    |j_mid268_fu_559_p3                         |    select|   0|  0|   4|           1|           1|
    |m_mid222_fu_604_p3                         |    select|   0|  0|   2|           1|           1|
    |n_mid2_fu_660_p3                           |    select|   0|  0|   2|           1|           1|
    |select_ln77_2_fu_546_p3                    |    select|   0|  0|   6|           1|           6|
    |select_ln77_fu_504_p3                      |    select|   0|  0|   4|           1|           1|
    |select_ln79_4_fu_1096_p3                   |    select|   0|  0|  32|           1|          32|
    |select_ln79_5_fu_1104_p3                   |    select|   0|  0|  32|           1|          32|
    |select_ln79_6_fu_336_p3                    |    select|   0|  0|  16|           1|           1|
    |select_ln79_fu_571_p3                      |    select|   0|  0|   4|           1|           4|
    |select_ln81_2_fu_322_p3                    |    select|   0|  0|  13|           1|           1|
    |select_ln81_fu_591_p3                      |    select|   0|  0|   4|           1|           4|
    |select_ln84_2_fu_462_p3                    |    select|   0|  0|  10|           1|           1|
    |select_ln84_fu_632_p3                      |    select|   0|  0|   6|           1|           6|
    |select_ln86_2_fu_448_p3                    |    select|   0|  0|   4|           1|           1|
    |select_ln86_fu_668_p3                      |    select|   0|  0|   2|           1|           2|
    |select_ln95_fu_1154_p3                     |    select|   0|  0|  15|           1|          15|
    |sum_4_mid247_fu_985_p3                     |    select|   0|  0|  32|           1|          32|
    |sum_4_mid279_fu_951_p3                     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                              |       xor|   0|  0|   2|           1|           2|
    |exitcond_flatten62_not9_fu_382_p2          |       xor|   0|  0|   2|           1|           2|
    |exitcond_flatten_mid295_not_fu_611_p2      |       xor|   0|  0|   2|           1|           2|
    |not_exitcond_flatten33_mid299_fu_419_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_fu_292_p2                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln87_3_fu_1068_p2                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln87_4_fu_1080_p2                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln87_fu_1056_p2                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0| 626|         378|         422|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3        |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_4_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_4_load_1  |  17|          4|   32|        128|
    |i_fu_138                       |   9|          2|    4|          8|
    |ic_fu_122                      |   9|          2|    6|         12|
    |indvar_flatten100_fu_142       |   9|          2|   16|         32|
    |indvar_flatten151_fu_150       |   9|          2|   20|         40|
    |indvar_flatten31_fu_126        |   9|          2|   10|         20|
    |indvar_flatten60_fu_134        |   9|          2|   13|         26|
    |indvar_flatten_fu_118          |   9|          2|    4|          8|
    |j_fu_130                       |   9|          2|    4|          8|
    |m_fu_114                       |   9|          2|    2|          4|
    |n_fu_110                       |   9|          2|    2|          4|
    |oc_fu_146                      |   9|          2|    6|         12|
    |sum_4_fu_106                   |  13|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 165|         37|  186|        468|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln79_reg_1396                         |   4|   0|    4|          0|
    |add_ln81_reg_1401                         |   4|   0|    4|          0|
    |add_ln84_reg_1406                         |   6|   0|    6|          0|
    |add_ln86_reg_1416                         |   2|   0|    2|          0|
    |add_ln90_23_reg_1445                      |  12|   0|   12|          0|
    |add_ln90_24_reg_1451                      |   9|   0|    9|          0|
    |and_ln77_6_reg_1311                       |   1|   0|    1|          0|
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg          |   1|   0|    1|          0|
    |empty_71_reg_1348                         |   1|   0|    1|          0|
    |empty_72_reg_1353                         |   1|   0|    1|          0|
    |empty_74_reg_1371                         |   1|   0|    1|          0|
    |empty_78_reg_1428                         |   5|   0|    5|          0|
    |empty_reg_1322                            |   1|   0|    1|          0|
    |empty_reg_1322_pp0_iter2_reg              |   1|   0|    1|          0|
    |exitcond_flatten33_mid299_reg_1338        |   1|   0|    1|          0|
    |exitcond_flatten_mid259_reg_1363          |   1|   0|    1|          0|
    |exitcond_flatten_mid295_reg_1333          |   1|   0|    1|          0|
    |first_iter_158_reg_1391                   |   1|   0|    1|          0|
    |first_iter_256_reg_1386                   |   1|   0|    1|          0|
    |first_iter_354_reg_1381                   |   1|   0|    1|          0|
    |first_iter_451_reg_1376                   |   1|   0|    1|          0|
    |i_fu_138                                  |   4|   0|    4|          0|
    |ic_fu_122                                 |   6|   0|    6|          0|
    |icmp_ln77_reg_1282                        |   1|   0|    1|          0|
    |icmp_ln79_reg_1286                        |   1|   0|    1|          0|
    |icmp_ln81_reg_1306                        |   1|   0|    1|          0|
    |icmp_ln84_2_reg_1465                      |   1|   0|    1|          0|
    |icmp_ln86_2_reg_1461                      |   1|   0|    1|          0|
    |icmp_ln87_4_reg_1457                      |   1|   0|    1|          0|
    |icmp_ln87_mid230_reg_1411                 |   1|   0|    1|          0|
    |indvar_flatten100_fu_142                  |  16|   0|   16|          0|
    |indvar_flatten151_fu_150                  |  20|   0|   20|          0|
    |indvar_flatten31_fu_126                   |  10|   0|   10|          0|
    |indvar_flatten60_fu_134                   |  13|   0|   13|          0|
    |indvar_flatten_fu_118                     |   4|   0|    4|          0|
    |j_fu_130                                  |   4|   0|    4|          0|
    |m_fu_114                                  |   2|   0|    2|          0|
    |n_fu_110                                  |   2|   0|    2|          0|
    |n_mid2_reg_1421                           |   2|   0|    2|          0|
    |not_exitcond_flatten33_mid299_reg_1358    |   1|   0|    1|          0|
    |not_exitcond_flatten62_mid21508_reg_1328  |   1|   0|    1|          0|
    |oc_fu_146                                 |   6|   0|    6|          0|
    |sext_ln7910_fu_154                        |  32|   0|   32|          0|
    |sum_4_fu_106                              |  32|   0|   32|          0|
    |trunc_ln89_reg_1439                       |   3|   0|    3|          0|
    |trunc_ln95_reg_1434                       |   3|   0|    3|          0|
    |xor_ln77_reg_1299                         |   1|   0|    1|          0|
    |xor_ln77_reg_1299_pp0_iter2_reg           |   1|   0|    1|          0|
    |add_ln79_reg_1396                         |  64|  32|    4|          0|
    |add_ln81_reg_1401                         |  64|  32|    4|          0|
    |add_ln84_reg_1406                         |  64|  32|    6|          0|
    |add_ln86_reg_1416                         |  64|  32|    2|          0|
    |and_ln77_6_reg_1311                       |  64|  32|    1|          0|
    |empty_78_reg_1428                         |  64|  32|    5|          0|
    |exitcond_flatten33_mid299_reg_1338        |  64|  32|    1|          0|
    |exitcond_flatten_mid259_reg_1363          |  64|  32|    1|          0|
    |first_iter_158_reg_1391                   |  64|  32|    1|          0|
    |first_iter_256_reg_1386                   |  64|  32|    1|          0|
    |first_iter_354_reg_1381                   |  64|  32|    1|          0|
    |first_iter_451_reg_1376                   |  64|  32|    1|          0|
    |icmp_ln79_reg_1286                        |  64|  32|    1|          0|
    |icmp_ln84_2_reg_1465                      |  64|  32|    1|          0|
    |icmp_ln86_2_reg_1461                      |  64|  32|    1|          0|
    |icmp_ln87_4_reg_1457                      |  64|  32|    1|          0|
    |icmp_ln87_mid230_reg_1411                 |  64|  32|    1|          0|
    |n_mid2_reg_1421                           |  64|  32|    2|          0|
    |trunc_ln89_reg_1439                       |  64|  32|    3|          0|
    |trunc_ln95_reg_1434                       |  64|  32|    3|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1521| 640|  282|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  convolution_func|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  convolution_func|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  convolution_func|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  convolution_func|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  convolution_func|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  convolution_func|  return value|
|input_buf_address0      |  out|   12|   ap_memory|         input_buf|         array|
|input_buf_ce0           |  out|    1|   ap_memory|         input_buf|         array|
|input_buf_q0            |   in|   16|   ap_memory|         input_buf|         array|
|local_weights_address0  |  out|   14|   ap_memory|     local_weights|         array|
|local_weights_ce0       |  out|    1|   ap_memory|     local_weights|         array|
|local_weights_q0        |   in|   16|   ap_memory|     local_weights|         array|
|local_bias_address0     |  out|    5|   ap_memory|        local_bias|         array|
|local_bias_ce0          |  out|    1|   ap_memory|        local_bias|         array|
|local_bias_q0           |   in|   16|   ap_memory|        local_bias|         array|
|output_buf_address0     |  out|   11|   ap_memory|        output_buf|         array|
|output_buf_ce0          |  out|    1|   ap_memory|        output_buf|         array|
|output_buf_we0          |  out|    1|   ap_memory|        output_buf|         array|
|output_buf_d0           |  out|   15|   ap_memory|        output_buf|         array|
+------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_4 = alloca i32 1" [cnn_layer.cpp:83]   --->   Operation 11 'alloca' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [cnn_layer.cpp:87]   --->   Operation 12 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [cnn_layer.cpp:86]   --->   Operation 13 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [cnn_layer.cpp:84]   --->   Operation 15 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_layer.cpp:81]   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten60 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_layer.cpp:79]   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten100 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [cnn_layer.cpp:77]   --->   Operation 21 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten151 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln7910 = alloca i32 1"   --->   Operation 23 'alloca' 'sext_ln7910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln0 = store i20 0, i20 %indvar_flatten151"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln77 = store i6 0, i6 %oc" [cnn_layer.cpp:77]   --->   Operation 25 'store' 'store_ln77' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten100"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln79 = store i4 0, i4 %i" [cnn_layer.cpp:79]   --->   Operation 27 'store' 'store_ln79' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten60"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln81 = store i4 0, i4 %j" [cnn_layer.cpp:81]   --->   Operation 29 'store' 'store_ln81' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten31"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln84 = store i6 0, i6 %ic" [cnn_layer.cpp:84]   --->   Operation 31 'store' 'store_ln84' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln86 = store i2 0, i2 %m" [cnn_layer.cpp:86]   --->   Operation 33 'store' 'store_ln86' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln87 = store i2 0, i2 %n" [cnn_layer.cpp:87]   --->   Operation 34 'store' 'store_ln87' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc" [cnn_layer.cpp:77]   --->   Operation 35 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.83>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten60_load = load i13 %indvar_flatten60" [cnn_layer.cpp:81]   --->   Operation 36 'load' 'indvar_flatten60_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten100_load = load i16 %indvar_flatten100" [cnn_layer.cpp:79]   --->   Operation 37 'load' 'indvar_flatten100_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten151_load = load i20 %indvar_flatten151" [cnn_layer.cpp:77]   --->   Operation 38 'load' 'indvar_flatten151_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%icmp_ln77 = icmp_eq  i20 %indvar_flatten151_load, i20 589824" [cnn_layer.cpp:77]   --->   Operation 39 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%add_ln77_2 = add i20 %indvar_flatten151_load, i20 1" [cnn_layer.cpp:77]   --->   Operation 40 'add' 'add_ln77_2' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc66, void %for.end68" [cnn_layer.cpp:77]   --->   Operation 41 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.54ns)   --->   "%icmp_ln79 = icmp_eq  i16 %indvar_flatten100_load, i16 18432" [cnn_layer.cpp:79]   --->   Operation 42 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln77)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%xor_ln77 = xor i1 %icmp_ln79, i1 1" [cnn_layer.cpp:77]   --->   Operation 43 'xor' 'xor_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.53ns)   --->   "%icmp_ln81 = icmp_eq  i13 %indvar_flatten60_load, i13 2304" [cnn_layer.cpp:81]   --->   Operation 44 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln77)> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.80ns)   --->   "%and_ln77_6 = and i1 %icmp_ln81, i1 %xor_ln77" [cnn_layer.cpp:77]   --->   Operation 45 'and' 'and_ln77_6' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.80ns)   --->   "%empty = or i1 %and_ln77_6, i1 %icmp_ln79" [cnn_layer.cpp:77]   --->   Operation 46 'or' 'empty' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.53ns)   --->   "%add_ln81_2 = add i13 %indvar_flatten60_load, i13 1" [cnn_layer.cpp:81]   --->   Operation 47 'add' 'add_ln81_2' <Predicate = (!icmp_ln77)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.58ns)   --->   "%select_ln81_2 = select i1 %empty, i13 1, i13 %add_ln81_2" [cnn_layer.cpp:81]   --->   Operation 48 'select' 'select_ln81_2' <Predicate = (!icmp_ln77)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.54ns)   --->   "%add_ln79_2 = add i16 %indvar_flatten100_load, i16 1" [cnn_layer.cpp:79]   --->   Operation 49 'add' 'add_ln79_2' <Predicate = (!icmp_ln77)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.62ns)   --->   "%select_ln79_6 = select i1 %icmp_ln79, i16 1, i16 %add_ln79_2" [cnn_layer.cpp:79]   --->   Operation 50 'select' 'select_ln79_6' <Predicate = (!icmp_ln77)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln77 = store i20 %add_ln77_2, i20 %indvar_flatten151" [cnn_layer.cpp:77]   --->   Operation 51 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.29>
ST_2 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln79 = store i16 %select_ln79_6, i16 %indvar_flatten100" [cnn_layer.cpp:79]   --->   Operation 52 'store' 'store_ln79' <Predicate = (!icmp_ln77)> <Delay = 1.29>
ST_2 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln81 = store i13 %select_ln81_2, i13 %indvar_flatten60" [cnn_layer.cpp:81]   --->   Operation 53 'store' 'store_ln81' <Predicate = (!icmp_ln77)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 6.75>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [cnn_layer.cpp:86]   --->   Operation 54 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i10 %indvar_flatten31" [cnn_layer.cpp:84]   --->   Operation 55 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.99ns)   --->   "%icmp_ln86 = icmp_eq  i4 %indvar_flatten_load, i4 9" [cnn_layer.cpp:86]   --->   Operation 56 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln77)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten_mid295)   --->   "%and_ln77_4 = and i1 %icmp_ln86, i1 %xor_ln77" [cnn_layer.cpp:77]   --->   Operation 57 'and' 'and_ln77_4' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.41ns)   --->   "%icmp_ln84 = icmp_eq  i10 %indvar_flatten31_load, i10 288" [cnn_layer.cpp:84]   --->   Operation 58 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln77)> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten62_mid21508)   --->   "%exitcond_flatten62_not9 = xor i1 %icmp_ln81, i1 1" [cnn_layer.cpp:81]   --->   Operation 59 'xor' 'exitcond_flatten62_not9' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.80ns) (out node of the LUT)   --->   "%not_exitcond_flatten62_mid21508 = or i1 %icmp_ln79, i1 %exitcond_flatten62_not9" [cnn_layer.cpp:79]   --->   Operation 60 'or' 'not_exitcond_flatten62_mid21508' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.80ns) (out node of the LUT)   --->   "%exitcond_flatten_mid295 = and i1 %and_ln77_4, i1 %not_exitcond_flatten62_mid21508" [cnn_layer.cpp:77]   --->   Operation 61 'and' 'exitcond_flatten_mid295' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten33_mid299)   --->   "%and_ln77_5 = and i1 %xor_ln77, i1 %icmp_ln84" [cnn_layer.cpp:77]   --->   Operation 62 'and' 'and_ln77_5' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.80ns) (out node of the LUT)   --->   "%exitcond_flatten33_mid299 = and i1 %and_ln77_5, i1 %not_exitcond_flatten62_mid21508" [cnn_layer.cpp:77]   --->   Operation 63 'and' 'exitcond_flatten33_mid299' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.80ns)   --->   "%empty_71 = or i1 %exitcond_flatten33_mid299, i1 %and_ln77_6" [cnn_layer.cpp:77]   --->   Operation 64 'or' 'empty_71' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.80ns)   --->   "%empty_72 = or i1 %empty_71, i1 %icmp_ln79" [cnn_layer.cpp:77]   --->   Operation 65 'or' 'empty_72' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.80ns)   --->   "%not_exitcond_flatten33_mid299 = xor i1 %exitcond_flatten33_mid299, i1 1" [cnn_layer.cpp:77]   --->   Operation 66 'xor' 'not_exitcond_flatten33_mid299' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.80ns)   --->   "%exitcond_flatten_mid259 = and i1 %exitcond_flatten_mid295, i1 %not_exitcond_flatten33_mid299" [cnn_layer.cpp:77]   --->   Operation 67 'and' 'exitcond_flatten_mid259' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node empty_74)   --->   "%empty_73 = or i1 %exitcond_flatten_mid259, i1 %exitcond_flatten33_mid299" [cnn_layer.cpp:77]   --->   Operation 68 'or' 'empty_73' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.80ns) (out node of the LUT)   --->   "%empty_74 = or i1 %empty_73, i1 %empty" [cnn_layer.cpp:77]   --->   Operation 69 'or' 'empty_74' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.99ns)   --->   "%add_ln86_2 = add i4 %indvar_flatten_load, i4 1" [cnn_layer.cpp:86]   --->   Operation 70 'add' 'add_ln86_2' <Predicate = (!icmp_ln77)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.83ns)   --->   "%select_ln86_2 = select i1 %empty_74, i4 1, i4 %add_ln86_2" [cnn_layer.cpp:86]   --->   Operation 71 'select' 'select_ln86_2' <Predicate = (!icmp_ln77)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.41ns)   --->   "%add_ln84_2 = add i10 %indvar_flatten31_load, i10 1" [cnn_layer.cpp:84]   --->   Operation 72 'add' 'add_ln84_2' <Predicate = (!icmp_ln77)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.99ns)   --->   "%select_ln84_2 = select i1 %empty_72, i10 1, i10 %add_ln84_2" [cnn_layer.cpp:84]   --->   Operation 73 'select' 'select_ln84_2' <Predicate = (!icmp_ln77)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln84 = store i10 %select_ln84_2, i10 %indvar_flatten31" [cnn_layer.cpp:84]   --->   Operation 74 'store' 'store_ln84' <Predicate = (!icmp_ln77)> <Delay = 1.29>
ST_3 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln86 = store i4 %select_ln86_2, i4 %indvar_flatten" [cnn_layer.cpp:86]   --->   Operation 75 'store' 'store_ln86' <Predicate = (!icmp_ln77)> <Delay = 1.29>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%n_load = load i2 %n"   --->   Operation 76 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%m_load = load i2 %m"   --->   Operation 77 'load' 'm_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%ic_load = load i6 %ic"   --->   Operation 78 'load' 'ic_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%j_load = load i4 %j"   --->   Operation 79 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%i_load = load i4 %i"   --->   Operation 80 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%oc_load = load i6 %oc" [cnn_layer.cpp:77]   --->   Operation 81 'load' 'oc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.28ns)   --->   "%add_ln77 = add i6 %oc_load, i6 1" [cnn_layer.cpp:77]   --->   Operation 82 'add' 'add_ln77' <Predicate = (icmp_ln79)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.83ns)   --->   "%select_ln77 = select i1 %icmp_ln79, i4 0, i4 %i_load" [cnn_layer.cpp:77]   --->   Operation 83 'select' 'select_ln77' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.99ns)   --->   "%first_iter_451 = icmp_eq  i4 %i_load, i4 0"   --->   Operation 84 'icmp' 'first_iter_451' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.99ns)   --->   "%first_iter_354 = icmp_eq  i4 %j_load, i4 0"   --->   Operation 85 'icmp' 'first_iter_354' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.28ns)   --->   "%first_iter_256 = icmp_eq  i6 %ic_load, i6 0"   --->   Operation 86 'icmp' 'first_iter_256' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.63ns)   --->   "%first_iter_158 = icmp_eq  i2 %m_load, i2 0"   --->   Operation 87 'icmp' 'first_iter_158' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.63ns)   --->   "%icmp_ln87 = icmp_eq  i2 %n_load, i2 3" [cnn_layer.cpp:87]   --->   Operation 88 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_mid230)   --->   "%and_ln77 = and i1 %icmp_ln87, i1 %xor_ln77" [cnn_layer.cpp:77]   --->   Operation 89 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.97ns)   --->   "%select_ln77_2 = select i1 %icmp_ln79, i6 %add_ln77, i6 %oc_load" [cnn_layer.cpp:77]   --->   Operation 90 'select' 'select_ln77_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.99ns)   --->   "%add_ln79 = add i4 %select_ln77, i4 1" [cnn_layer.cpp:79]   --->   Operation 91 'add' 'add_ln79' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.83ns)   --->   "%j_mid268 = select i1 %empty, i4 0, i4 %j_load" [cnn_layer.cpp:77]   --->   Operation 92 'select' 'j_mid268' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_mid230)   --->   "%icmp_ln87_mid291 = and i1 %and_ln77, i1 %not_exitcond_flatten62_mid21508" [cnn_layer.cpp:77]   --->   Operation 93 'and' 'icmp_ln87_mid291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.83ns)   --->   "%select_ln79 = select i1 %and_ln77_6, i4 %add_ln79, i4 %select_ln77" [cnn_layer.cpp:79]   --->   Operation 94 'select' 'select_ln79' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.99ns)   --->   "%add_ln81 = add i4 %j_mid268, i4 1" [cnn_layer.cpp:81]   --->   Operation 95 'add' 'add_ln81' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.97ns)   --->   "%ic_mid239 = select i1 %empty_72, i6 0, i6 %ic_load" [cnn_layer.cpp:77]   --->   Operation 96 'select' 'ic_mid239' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.83ns)   --->   "%select_ln81 = select i1 %exitcond_flatten33_mid299, i4 %add_ln81, i4 %j_mid268" [cnn_layer.cpp:81]   --->   Operation 97 'select' 'select_ln81' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.28ns)   --->   "%add_ln84 = add i6 %ic_mid239, i6 1" [cnn_layer.cpp:84]   --->   Operation 98 'add' 'add_ln84' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.81ns)   --->   "%m_mid222 = select i1 %empty_74, i2 0, i2 %m_load" [cnn_layer.cpp:77]   --->   Operation 99 'select' 'm_mid222' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_mid230)   --->   "%exitcond_flatten_mid295_not = xor i1 %exitcond_flatten_mid295, i1 1" [cnn_layer.cpp:77]   --->   Operation 100 'xor' 'exitcond_flatten_mid295_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_mid230)   --->   "%not_exitcond_flatten_mid259 = or i1 %exitcond_flatten33_mid299, i1 %exitcond_flatten_mid295_not" [cnn_layer.cpp:77]   --->   Operation 101 'or' 'not_exitcond_flatten_mid259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_mid230)   --->   "%icmp_ln87_mid255 = and i1 %not_exitcond_flatten33_mid299, i1 %icmp_ln87_mid291" [cnn_layer.cpp:77]   --->   Operation 102 'and' 'icmp_ln87_mid255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.80ns) (out node of the LUT)   --->   "%icmp_ln87_mid230 = and i1 %icmp_ln87_mid255, i1 %not_exitcond_flatten_mid259" [cnn_layer.cpp:77]   --->   Operation 103 'and' 'icmp_ln87_mid230' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%select_ln84 = select i1 %exitcond_flatten_mid259, i6 %add_ln84, i6 %ic_mid239" [cnn_layer.cpp:84]   --->   Operation 104 'select' 'select_ln84' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.63ns)   --->   "%add_ln86 = add i2 %m_mid222, i2 1" [cnn_layer.cpp:86]   --->   Operation 105 'add' 'add_ln86' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%empty_75 = or i1 %empty_71, i1 %exitcond_flatten_mid259" [cnn_layer.cpp:77]   --->   Operation 106 'or' 'empty_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%empty_76 = or i1 %icmp_ln87_mid230, i1 %empty_75" [cnn_layer.cpp:77]   --->   Operation 107 'or' 'empty_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%empty_77 = or i1 %empty_76, i1 %icmp_ln79" [cnn_layer.cpp:77]   --->   Operation 108 'or' 'empty_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.81ns) (out node of the LUT)   --->   "%n_mid2 = select i1 %empty_77, i2 0, i2 %n_load" [cnn_layer.cpp:77]   --->   Operation 109 'select' 'n_mid2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.81ns)   --->   "%select_ln86 = select i1 %icmp_ln87_mid230, i2 %add_ln86, i2 %m_mid222" [cnn_layer.cpp:86]   --->   Operation 110 'select' 'select_ln86' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%empty_78 = trunc i6 %select_ln77_2" [cnn_layer.cpp:77]   --->   Operation 111 'trunc' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i4 %select_ln79" [cnn_layer.cpp:95]   --->   Operation 112 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i3 %trunc_ln95" [cnn_layer.cpp:81]   --->   Operation 113 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i4 %select_ln81" [cnn_layer.cpp:89]   --->   Operation 114 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i6 %select_ln84" [cnn_layer.cpp:90]   --->   Operation 115 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln90, i3 0" [cnn_layer.cpp:90]   --->   Operation 116 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %tmp" [cnn_layer.cpp:90]   --->   Operation 117 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln90 = shl i6 %select_ln84, i6 1" [cnn_layer.cpp:90]   --->   Operation 118 'shl' 'shl_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln90_23 = zext i6 %shl_ln90" [cnn_layer.cpp:90]   --->   Operation 119 'zext' 'zext_ln90_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_27 = add i9 %zext_ln90, i9 %zext_ln90_23" [cnn_layer.cpp:90]   --->   Operation 120 'add' 'add_ln90_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_78, i5 %trunc_ln90" [cnn_layer.cpp:90]   --->   Operation 121 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln90_24 = zext i10 %tmp_s" [cnn_layer.cpp:90]   --->   Operation 122 'zext' 'zext_ln90_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i5.i2, i5 %empty_78, i5 %trunc_ln90, i2 0" [cnn_layer.cpp:90]   --->   Operation 123 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln90 = sub i12 %p_shl, i12 %zext_ln90_24" [cnn_layer.cpp:90]   --->   Operation 124 'sub' 'sub_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln90_25 = zext i2 %select_ln86" [cnn_layer.cpp:90]   --->   Operation 125 'zext' 'zext_ln90_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln90_23 = add i12 %sub_ln90, i12 %zext_ln90_25" [cnn_layer.cpp:90]   --->   Operation 126 'add' 'add_ln90_23' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i2 %select_ln86" [cnn_layer.cpp:90]   --->   Operation 127 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.76ns)   --->   "%add_ln90 = add i4 %zext_ln81, i4 %zext_ln90_1" [cnn_layer.cpp:90]   --->   Operation 128 'add' 'add_ln90' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln90_27 = zext i4 %add_ln90" [cnn_layer.cpp:90]   --->   Operation 129 'zext' 'zext_ln90_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln90_24 = add i9 %add_ln90_27, i9 %zext_ln90_27" [cnn_layer.cpp:90]   --->   Operation 130 'add' 'add_ln90_24' <Predicate = true> <Delay = 2.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/1] (0.63ns)   --->   "%add_ln87 = add i2 %n_mid2, i2 1" [cnn_layer.cpp:87]   --->   Operation 131 'add' 'add_ln87' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.63ns)   --->   "%icmp_ln87_4 = icmp_eq  i2 %add_ln87, i2 3" [cnn_layer.cpp:87]   --->   Operation 132 'icmp' 'icmp_ln87_4' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.63ns)   --->   "%icmp_ln86_2 = icmp_eq  i2 %select_ln86, i2 2" [cnn_layer.cpp:86]   --->   Operation 133 'icmp' 'icmp_ln86_2' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (1.28ns)   --->   "%icmp_ln84_2 = icmp_eq  i6 %select_ln84, i6 31" [cnn_layer.cpp:84]   --->   Operation 134 'icmp' 'icmp_ln84_2' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87_4, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [cnn_layer.cpp:87]   --->   Operation 135 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln86_2, void %new.latch.for.inc43, void %last.iter.for.inc43" [cnn_layer.cpp:87]   --->   Operation 136 'br' 'br_ln87' <Predicate = (icmp_ln87_4)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln84_2, void %new.latch.for.inc46, void %last.iter.for.inc46" [cnn_layer.cpp:87]   --->   Operation 137 'br' 'br_ln87' <Predicate = (icmp_ln87_4 & icmp_ln86_2)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln87 = br void %new.latch.for.inc43" [cnn_layer.cpp:87]   --->   Operation 138 'br' 'br_ln87' <Predicate = (icmp_ln87_4 & icmp_ln86_2)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln87 = br void %new.latch.for.inc.split" [cnn_layer.cpp:87]   --->   Operation 139 'br' 'br_ln87' <Predicate = (icmp_ln87_4)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (1.29ns)   --->   "%store_ln77 = store i6 %select_ln77_2, i6 %oc" [cnn_layer.cpp:77]   --->   Operation 140 'store' 'store_ln77' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 141 [1/1] (1.29ns)   --->   "%store_ln79 = store i4 %select_ln79, i4 %i" [cnn_layer.cpp:79]   --->   Operation 141 'store' 'store_ln79' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 142 [1/1] (1.29ns)   --->   "%store_ln81 = store i4 %select_ln81, i4 %j" [cnn_layer.cpp:81]   --->   Operation 142 'store' 'store_ln81' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 143 [1/1] (1.29ns)   --->   "%store_ln84 = store i6 %select_ln84, i6 %ic" [cnn_layer.cpp:84]   --->   Operation 143 'store' 'store_ln84' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 144 [1/1] (1.29ns)   --->   "%store_ln86 = store i2 %select_ln86, i2 %m" [cnn_layer.cpp:86]   --->   Operation 144 'store' 'store_ln86' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 145 [1/1] (1.29ns)   --->   "%store_ln87 = store i2 %add_ln87, i2 %n" [cnn_layer.cpp:87]   --->   Operation 145 'store' 'store_ln87' <Predicate = true> <Delay = 1.29>

State 5 <SV = 4> <Delay = 6.61>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i3 %trunc_ln89" [cnn_layer.cpp:89]   --->   Operation 146 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln90_26 = zext i12 %add_ln90_23" [cnn_layer.cpp:90]   --->   Operation 147 'zext' 'zext_ln90_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln90_23, i2 0" [cnn_layer.cpp:90]   --->   Operation 148 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln90_4 = sub i14 %p_shl4, i14 %zext_ln90_26" [cnn_layer.cpp:90]   --->   Operation 149 'sub' 'sub_ln90_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln90_24, i3 0" [cnn_layer.cpp:90]   --->   Operation 150 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %add_ln90_24, i1 0" [cnn_layer.cpp:90]   --->   Operation 151 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i10 %tmp_55" [cnn_layer.cpp:83]   --->   Operation 152 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83 = add i12 %tmp_54, i12 %zext_ln83" [cnn_layer.cpp:83]   --->   Operation 153 'add' 'add_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln90_28 = zext i2 %n_mid2" [cnn_layer.cpp:90]   --->   Operation 154 'zext' 'zext_ln90_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln90_25 = add i14 %sub_ln90_4, i14 %zext_ln90_28" [cnn_layer.cpp:90]   --->   Operation 155 'add' 'add_ln90_25' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln90_29 = zext i14 %add_ln90_25" [cnn_layer.cpp:90]   --->   Operation 156 'zext' 'zext_ln90_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%local_weights_addr = getelementptr i16 %local_weights, i32 0, i32 %zext_ln90_29" [cnn_layer.cpp:90]   --->   Operation 157 'getelementptr' 'local_weights_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i2 %n_mid2" [cnn_layer.cpp:90]   --->   Operation 158 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln90_1 = add i4 %zext_ln89, i4 %zext_ln90_2" [cnn_layer.cpp:90]   --->   Operation 159 'add' 'add_ln90_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln90_30 = zext i4 %add_ln90_1" [cnn_layer.cpp:90]   --->   Operation 160 'zext' 'zext_ln90_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln90_26 = add i12 %add_ln83, i12 %zext_ln90_30" [cnn_layer.cpp:90]   --->   Operation 161 'add' 'add_ln90_26' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln90_31 = zext i12 %add_ln90_26" [cnn_layer.cpp:90]   --->   Operation 162 'zext' 'zext_ln90_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%input_buf_addr = getelementptr i16 %input_buf, i32 0, i32 %zext_ln90_31" [cnn_layer.cpp:90]   --->   Operation 163 'getelementptr' 'input_buf_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [2/2] (2.77ns)   --->   "%input_buf_load = load i12 %input_buf_addr" [cnn_layer.cpp:90]   --->   Operation 164 'load' 'input_buf_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_5 : Operation 165 [2/2] (2.77ns)   --->   "%local_weights_load = load i14 %local_weights_addr" [cnn_layer.cpp:90]   --->   Operation 165 'load' 'local_weights_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 3.75>
ST_6 : Operation 166 [1/2] ( I:2.77ns O:2.77ns )   --->   "%input_buf_load = load i12 %input_buf_addr" [cnn_layer.cpp:90]   --->   Operation 166 'load' 'input_buf_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i16 %input_buf_load" [cnn_layer.cpp:90]   --->   Operation 167 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/2] ( I:2.77ns O:2.77ns )   --->   "%local_weights_load = load i14 %local_weights_addr" [cnn_layer.cpp:90]   --->   Operation 168 'load' 'local_weights_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln90_1 = sext i16 %local_weights_load" [cnn_layer.cpp:90]   --->   Operation 169 'sext' 'sext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [3/3] (0.98ns) (grouped into DSP with root node sum_6)   --->   "%mul_ln90 = mul i32 %sext_ln90_1, i32 %sext_ln90" [cnn_layer.cpp:90]   --->   Operation 170 'mul' 'mul_ln90' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.75>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%oc_cast_cast = zext i5 %empty_78" [cnn_layer.cpp:77]   --->   Operation 171 'zext' 'oc_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%local_bias_addr = getelementptr i16 %local_bias, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:77]   --->   Operation 172 'getelementptr' 'local_bias_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [2/2] (1.75ns)   --->   "%local_bias_load = load i5 %local_bias_addr" [cnn_layer.cpp:77]   --->   Operation 173 'load' 'local_bias_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 174 [2/3] (0.98ns) (grouped into DSP with root node sum_6)   --->   "%mul_ln90 = mul i32 %sext_ln90_1, i32 %sext_ln90" [cnn_layer.cpp:90]   --->   Operation 174 'mul' 'mul_ln90' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.80>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%sum_4_load = load i32 %sum_4"   --->   Operation 175 'load' 'sum_4_load' <Predicate = (!and_ln77_6 & !exitcond_flatten33_mid299)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln7910_load = load i32 %sext_ln7910"   --->   Operation 176 'load' 'sext_ln7910_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_s"   --->   Operation 177 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 589824, i64 589824, i64 589824"   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node first_iter_4_mid2)   --->   "%or_ln77 = or i1 %icmp_ln79, i1 %first_iter_451" [cnn_layer.cpp:77]   --->   Operation 179 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_4)   --->   "%or_ln77_4 = or i1 %icmp_ln79, i1 %first_iter_354" [cnn_layer.cpp:77]   --->   Operation 180 'or' 'or_ln77_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln87_3)   --->   "%or_ln77_5 = or i1 %icmp_ln79, i1 %first_iter_256" [cnn_layer.cpp:77]   --->   Operation 181 'or' 'or_ln77_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node first_iter_1_mid228)   --->   "%or_ln77_6 = or i1 %icmp_ln79, i1 %first_iter_158" [cnn_layer.cpp:77]   --->   Operation 182 'or' 'or_ln77_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node sum_4_mid247)   --->   "%sum_4_mid279 = select i1 %and_ln77_6, i32 %sext_ln7910_load, i32 %sum_4_load" [cnn_layer.cpp:77]   --->   Operation 183 'select' 'sum_4_mid279' <Predicate = (!exitcond_flatten33_mid299)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.99ns)   --->   "%first_iter_4_mid1 = icmp_eq  i4 %add_ln79, i4 0" [cnn_layer.cpp:79]   --->   Operation 184 'icmp' 'first_iter_4_mid1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.81ns) (out node of the LUT)   --->   "%first_iter_4_mid2 = select i1 %and_ln77_6, i1 %first_iter_4_mid1, i1 %or_ln77" [cnn_layer.cpp:77]   --->   Operation 185 'select' 'first_iter_4_mid2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_4)   --->   "%first_iter_3_mid281 = or i1 %and_ln77_6, i1 %or_ln77_4" [cnn_layer.cpp:77]   --->   Operation 186 'or' 'first_iter_3_mid281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln87_3)   --->   "%first_iter_2_mid285 = or i1 %and_ln77_6, i1 %or_ln77_5" [cnn_layer.cpp:77]   --->   Operation 187 'or' 'first_iter_2_mid285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node first_iter_1_mid228)   --->   "%first_iter_1_mid289 = or i1 %and_ln77_6, i1 %or_ln77_6" [cnn_layer.cpp:77]   --->   Operation 188 'or' 'first_iter_1_mid289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.70ns) (out node of the LUT)   --->   "%sum_4_mid247 = select i1 %exitcond_flatten33_mid299, i32 %sext_ln7910_load, i32 %sum_4_mid279" [cnn_layer.cpp:77]   --->   Operation 189 'select' 'sum_4_mid247' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.99ns)   --->   "%first_iter_3_mid1 = icmp_eq  i4 %add_ln81, i4 0" [cnn_layer.cpp:81]   --->   Operation 190 'icmp' 'first_iter_3_mid1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_4)   --->   "%first_iter_3_mid2 = select i1 %exitcond_flatten33_mid299, i1 %first_iter_3_mid1, i1 %first_iter_3_mid281" [cnn_layer.cpp:77]   --->   Operation 191 'select' 'first_iter_3_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln87_3)   --->   "%first_iter_2_mid249 = or i1 %exitcond_flatten33_mid299, i1 %first_iter_2_mid285" [cnn_layer.cpp:77]   --->   Operation 192 'or' 'first_iter_2_mid249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node first_iter_1_mid228)   --->   "%first_iter_1_mid253 = or i1 %exitcond_flatten33_mid299, i1 %first_iter_1_mid289" [cnn_layer.cpp:77]   --->   Operation 193 'or' 'first_iter_1_mid253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (1.28ns)   --->   "%first_iter_2_mid1 = icmp_eq  i6 %add_ln84, i6 0" [cnn_layer.cpp:84]   --->   Operation 194 'icmp' 'first_iter_2_mid1' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln87_3)   --->   "%first_iter_2_mid2 = select i1 %exitcond_flatten_mid259, i1 %first_iter_2_mid1, i1 %first_iter_2_mid249" [cnn_layer.cpp:77]   --->   Operation 195 'select' 'first_iter_2_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.80ns) (out node of the LUT)   --->   "%first_iter_1_mid228 = or i1 %exitcond_flatten_mid259, i1 %first_iter_1_mid253" [cnn_layer.cpp:77]   --->   Operation 196 'or' 'first_iter_1_mid228' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.63ns)   --->   "%first_iter_1_mid1 = icmp_eq  i2 %add_ln86, i2 0" [cnn_layer.cpp:86]   --->   Operation 197 'icmp' 'first_iter_1_mid1' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_3)   --->   "%first_iter_1_mid2 = select i1 %icmp_ln87_mid230, i1 %first_iter_1_mid1, i1 %first_iter_1_mid228" [cnn_layer.cpp:77]   --->   Operation 198 'select' 'first_iter_1_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 199 [1/2] ( I:1.75ns O:1.75ns )   --->   "%local_bias_load = load i5 %local_bias_addr" [cnn_layer.cpp:77]   --->   Operation 199 'load' 'local_bias_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%sum = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %local_bias_load, i12 0" [cnn_layer.cpp:77]   --->   Operation 200 'bitconcatenate' 'sum' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.63ns)   --->   "%icmp_ln87_3 = icmp_ne  i2 %n_mid2, i2 0" [cnn_layer.cpp:87]   --->   Operation 201 'icmp' 'icmp_ln87_3' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_3)   --->   "%xor_ln87 = xor i1 %first_iter_1_mid2, i1 1" [cnn_layer.cpp:87]   --->   Operation 202 'xor' 'xor_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_3)   --->   "%or_ln87 = or i1 %icmp_ln87_3, i1 %xor_ln87" [cnn_layer.cpp:87]   --->   Operation 203 'or' 'or_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.81ns) (out node of the LUT)   --->   "%xor_ln87_3 = xor i1 %first_iter_2_mid2, i1 1" [cnn_layer.cpp:87]   --->   Operation 204 'xor' 'xor_ln87_3' <Predicate = true> <Delay = 0.81> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln87_3 = or i1 %or_ln87, i1 %xor_ln87_3" [cnn_layer.cpp:87]   --->   Operation 205 'or' 'or_ln87_3' <Predicate = true> <Delay = 0.81> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_4)   --->   "%xor_ln87_4 = xor i1 %first_iter_3_mid2, i1 1" [cnn_layer.cpp:87]   --->   Operation 206 'xor' 'xor_ln87_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln87_4 = or i1 %or_ln87_3, i1 %xor_ln87_4" [cnn_layer.cpp:87]   --->   Operation 207 'or' 'or_ln87_4' <Predicate = true> <Delay = 0.81> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %or_ln87_4, void %new.body.VITIS_LOOP_81_3, void %for.inc66.for.inc.split_crit_edge" [cnn_layer.cpp:87]   --->   Operation 208 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i28 %sum" [cnn_layer.cpp:79]   --->   Operation 209 'sext' 'sext_ln79' <Predicate = (!or_ln87_4)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.70ns)   --->   "%select_ln79_4 = select i1 %first_iter_4_mid2, i32 %sext_ln79, i32 %sext_ln7910_load" [cnn_layer.cpp:79]   --->   Operation 210 'select' 'select_ln79_4' <Predicate = (!or_ln87_4)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (0.70ns)   --->   "%select_ln79_5 = select i1 %first_iter_4_mid2, i32 %sext_ln79, i32 %sum_4_mid247" [cnn_layer.cpp:79]   --->   Operation 211 'select' 'select_ln79_5' <Predicate = (!or_ln87_4)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %select_ln79_4, i32 %sext_ln7910" [cnn_layer.cpp:79]   --->   Operation 212 'store' 'store_ln79' <Predicate = (!or_ln87_4)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (1.32ns)   --->   "%store_ln83 = store i32 %select_ln79_5, i32 %sum_4" [cnn_layer.cpp:83]   --->   Operation 213 'store' 'store_ln83' <Predicate = (!or_ln87_4)> <Delay = 1.32>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc.split" [cnn_layer.cpp:81]   --->   Operation 214 'br' 'br_ln81' <Predicate = (!or_ln87_4)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (1.32ns)   --->   "%store_ln83 = store i32 %sum_4_mid247, i32 %sum_4" [cnn_layer.cpp:83]   --->   Operation 215 'store' 'store_ln83' <Predicate = (or_ln87_4)> <Delay = 1.32>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc.split" [cnn_layer.cpp:87]   --->   Operation 216 'br' 'br_ln87' <Predicate = (or_ln87_4)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%sum_4_load_1 = load i32 %sum_4" [cnn_layer.cpp:90]   --->   Operation 217 'load' 'sum_4_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node sum_6)   --->   "%mul_ln90 = mul i32 %sext_ln90_1, i32 %sext_ln90" [cnn_layer.cpp:90]   --->   Operation 218 'mul' 'mul_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 219 [2/2] (1.76ns) (root node of the DSP)   --->   "%sum_6 = add i32 %mul_ln90, i32 %sum_4_load_1" [cnn_layer.cpp:90]   --->   Operation 219 'add' 'sum_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 233 [1/1] (1.29ns)   --->   "%ret_ln99 = ret" [cnn_layer.cpp:99]   --->   Operation 233 'ret' 'ret_ln99' <Predicate = (icmp_ln77)> <Delay = 1.29>

State 9 <SV = 8> <Delay = 6.68>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:83]   --->   Operation 220 'specpipeline' 'specpipeline_ln83' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/2] (1.76ns) (root node of the DSP)   --->   "%sum_6 = add i32 %mul_ln90, i32 %sum_4_load_1" [cnn_layer.cpp:90]   --->   Operation 221 'add' 'sum_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%result = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sum_6, i32 12, i32 27" [cnn_layer.cpp:94]   --->   Operation 222 'partselect' 'result' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %sum_6, i32 12, i32 26" [cnn_layer.cpp:94]   --->   Operation 223 'partselect' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (1.54ns)   --->   "%icmp_ln95 = icmp_sgt  i16 %result, i16 0" [cnn_layer.cpp:95]   --->   Operation 224 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.60ns)   --->   "%select_ln95 = select i1 %icmp_ln95, i15 %trunc_ln94_1, i15 0" [cnn_layer.cpp:95]   --->   Operation 225 'select' 'select_ln95' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i3.i3, i5 %empty_78, i3 %trunc_ln95, i3 %trunc_ln89" [cnn_layer.cpp:95]   --->   Operation 226 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i11 %tmp_40" [cnn_layer.cpp:95]   --->   Operation 227 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%output_buf_addr = getelementptr i15 %output_buf, i32 0, i32 %zext_ln95" [cnn_layer.cpp:95]   --->   Operation 228 'getelementptr' 'output_buf_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln95 = store i15 %select_ln95, i11 %output_buf_addr" [cnn_layer.cpp:95]   --->   Operation 229 'store' 'store_ln95' <Predicate = (icmp_ln87_4 & icmp_ln86_2 & icmp_ln84_2)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2048> <RAM>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln87 = br void %new.latch.for.inc46" [cnn_layer.cpp:87]   --->   Operation 230 'br' 'br_ln87' <Predicate = (icmp_ln87_4 & icmp_ln86_2 & icmp_ln84_2)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (1.32ns)   --->   "%store_ln83 = store i32 %sum_6, i32 %sum_4" [cnn_layer.cpp:83]   --->   Operation 231 'store' 'store_ln83' <Predicate = true> <Delay = 1.32>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc" [cnn_layer.cpp:87]   --->   Operation 232 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_4                           (alloca           ) [ 0111111111]
n                               (alloca           ) [ 0111100000]
m                               (alloca           ) [ 0111100000]
indvar_flatten                  (alloca           ) [ 0111000000]
ic                              (alloca           ) [ 0111100000]
indvar_flatten31                (alloca           ) [ 0111000000]
j                               (alloca           ) [ 0111100000]
indvar_flatten60                (alloca           ) [ 0110000000]
i                               (alloca           ) [ 0111100000]
indvar_flatten100               (alloca           ) [ 0110000000]
oc                              (alloca           ) [ 0111100000]
indvar_flatten151               (alloca           ) [ 0110000000]
sext_ln7910                     (alloca           ) [ 0111111110]
store_ln0                       (store            ) [ 0000000000]
store_ln77                      (store            ) [ 0000000000]
store_ln0                       (store            ) [ 0000000000]
store_ln79                      (store            ) [ 0000000000]
store_ln0                       (store            ) [ 0000000000]
store_ln81                      (store            ) [ 0000000000]
store_ln0                       (store            ) [ 0000000000]
store_ln84                      (store            ) [ 0000000000]
store_ln0                       (store            ) [ 0000000000]
store_ln86                      (store            ) [ 0000000000]
store_ln87                      (store            ) [ 0000000000]
br_ln77                         (br               ) [ 0000000000]
indvar_flatten60_load           (load             ) [ 0000000000]
indvar_flatten100_load          (load             ) [ 0000000000]
indvar_flatten151_load          (load             ) [ 0000000000]
icmp_ln77                       (icmp             ) [ 0111111110]
add_ln77_2                      (add              ) [ 0000000000]
br_ln77                         (br               ) [ 0000000000]
icmp_ln79                       (icmp             ) [ 0101111110]
xor_ln77                        (xor              ) [ 0101100000]
icmp_ln81                       (icmp             ) [ 0101000000]
and_ln77_6                      (and              ) [ 0101111110]
empty                           (or               ) [ 0101100000]
add_ln81_2                      (add              ) [ 0000000000]
select_ln81_2                   (select           ) [ 0000000000]
add_ln79_2                      (add              ) [ 0000000000]
select_ln79_6                   (select           ) [ 0000000000]
store_ln77                      (store            ) [ 0000000000]
store_ln79                      (store            ) [ 0000000000]
store_ln81                      (store            ) [ 0000000000]
indvar_flatten_load             (load             ) [ 0000000000]
indvar_flatten31_load           (load             ) [ 0000000000]
icmp_ln86                       (icmp             ) [ 0000000000]
and_ln77_4                      (and              ) [ 0000000000]
icmp_ln84                       (icmp             ) [ 0000000000]
exitcond_flatten62_not9         (xor              ) [ 0000000000]
not_exitcond_flatten62_mid21508 (or               ) [ 0100100000]
exitcond_flatten_mid295         (and              ) [ 0100100000]
and_ln77_5                      (and              ) [ 0000000000]
exitcond_flatten33_mid299       (and              ) [ 0100111110]
empty_71                        (or               ) [ 0100100000]
empty_72                        (or               ) [ 0100100000]
not_exitcond_flatten33_mid299   (xor              ) [ 0100100000]
exitcond_flatten_mid259         (and              ) [ 0100111110]
empty_73                        (or               ) [ 0000000000]
empty_74                        (or               ) [ 0100100000]
add_ln86_2                      (add              ) [ 0000000000]
select_ln86_2                   (select           ) [ 0000000000]
add_ln84_2                      (add              ) [ 0000000000]
select_ln84_2                   (select           ) [ 0000000000]
store_ln84                      (store            ) [ 0000000000]
store_ln86                      (store            ) [ 0000000000]
n_load                          (load             ) [ 0000000000]
m_load                          (load             ) [ 0000000000]
ic_load                         (load             ) [ 0000000000]
j_load                          (load             ) [ 0000000000]
i_load                          (load             ) [ 0000000000]
oc_load                         (load             ) [ 0000000000]
add_ln77                        (add              ) [ 0000000000]
select_ln77                     (select           ) [ 0000000000]
first_iter_451                  (icmp             ) [ 0100011110]
first_iter_354                  (icmp             ) [ 0100011110]
first_iter_256                  (icmp             ) [ 0100011110]
first_iter_158                  (icmp             ) [ 0100011110]
icmp_ln87                       (icmp             ) [ 0000000000]
and_ln77                        (and              ) [ 0000000000]
select_ln77_2                   (select           ) [ 0000000000]
add_ln79                        (add              ) [ 0100011110]
j_mid268                        (select           ) [ 0000000000]
icmp_ln87_mid291                (and              ) [ 0000000000]
select_ln79                     (select           ) [ 0000000000]
add_ln81                        (add              ) [ 0100011110]
ic_mid239                       (select           ) [ 0000000000]
select_ln81                     (select           ) [ 0000000000]
add_ln84                        (add              ) [ 0100011110]
m_mid222                        (select           ) [ 0000000000]
exitcond_flatten_mid295_not     (xor              ) [ 0000000000]
not_exitcond_flatten_mid259     (or               ) [ 0000000000]
icmp_ln87_mid255                (and              ) [ 0000000000]
icmp_ln87_mid230                (and              ) [ 0100011110]
select_ln84                     (select           ) [ 0000000000]
add_ln86                        (add              ) [ 0100011110]
empty_75                        (or               ) [ 0000000000]
empty_76                        (or               ) [ 0000000000]
empty_77                        (or               ) [ 0000000000]
n_mid2                          (select           ) [ 0100011110]
select_ln86                     (select           ) [ 0000000000]
empty_78                        (trunc            ) [ 0100011111]
trunc_ln95                      (trunc            ) [ 0100011111]
zext_ln81                       (zext             ) [ 0000000000]
trunc_ln89                      (trunc            ) [ 0100011111]
trunc_ln90                      (trunc            ) [ 0000000000]
tmp                             (bitconcatenate   ) [ 0000000000]
zext_ln90                       (zext             ) [ 0000000000]
shl_ln90                        (shl              ) [ 0000000000]
zext_ln90_23                    (zext             ) [ 0000000000]
add_ln90_27                     (add              ) [ 0000000000]
tmp_s                           (bitconcatenate   ) [ 0000000000]
zext_ln90_24                    (zext             ) [ 0000000000]
p_shl                           (bitconcatenate   ) [ 0000000000]
sub_ln90                        (sub              ) [ 0000000000]
zext_ln90_25                    (zext             ) [ 0000000000]
add_ln90_23                     (add              ) [ 0100010000]
zext_ln90_1                     (zext             ) [ 0000000000]
add_ln90                        (add              ) [ 0000000000]
zext_ln90_27                    (zext             ) [ 0000000000]
add_ln90_24                     (add              ) [ 0100010000]
add_ln87                        (add              ) [ 0000000000]
icmp_ln87_4                     (icmp             ) [ 0100111111]
icmp_ln86_2                     (icmp             ) [ 0100111111]
icmp_ln84_2                     (icmp             ) [ 0100011111]
br_ln87                         (br               ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
store_ln77                      (store            ) [ 0000000000]
store_ln79                      (store            ) [ 0000000000]
store_ln81                      (store            ) [ 0000000000]
store_ln84                      (store            ) [ 0000000000]
store_ln86                      (store            ) [ 0000000000]
store_ln87                      (store            ) [ 0000000000]
zext_ln89                       (zext             ) [ 0000000000]
zext_ln90_26                    (zext             ) [ 0000000000]
p_shl4                          (bitconcatenate   ) [ 0000000000]
sub_ln90_4                      (sub              ) [ 0000000000]
tmp_54                          (bitconcatenate   ) [ 0000000000]
tmp_55                          (bitconcatenate   ) [ 0000000000]
zext_ln83                       (zext             ) [ 0000000000]
add_ln83                        (add              ) [ 0000000000]
zext_ln90_28                    (zext             ) [ 0000000000]
add_ln90_25                     (add              ) [ 0000000000]
zext_ln90_29                    (zext             ) [ 0000000000]
local_weights_addr              (getelementptr    ) [ 0100001000]
zext_ln90_2                     (zext             ) [ 0000000000]
add_ln90_1                      (add              ) [ 0000000000]
zext_ln90_30                    (zext             ) [ 0000000000]
add_ln90_26                     (add              ) [ 0000000000]
zext_ln90_31                    (zext             ) [ 0000000000]
input_buf_addr                  (getelementptr    ) [ 0100001000]
input_buf_load                  (load             ) [ 0000000000]
sext_ln90                       (sext             ) [ 0100000110]
local_weights_load              (load             ) [ 0000000000]
sext_ln90_1                     (sext             ) [ 0100000110]
oc_cast_cast                    (zext             ) [ 0000000000]
local_bias_addr                 (getelementptr    ) [ 0100000010]
sum_4_load                      (load             ) [ 0000000000]
sext_ln7910_load                (load             ) [ 0000000000]
specloopname_ln0                (specloopname     ) [ 0000000000]
speclooptripcount_ln0           (speclooptripcount) [ 0000000000]
or_ln77                         (or               ) [ 0000000000]
or_ln77_4                       (or               ) [ 0000000000]
or_ln77_5                       (or               ) [ 0000000000]
or_ln77_6                       (or               ) [ 0000000000]
sum_4_mid279                    (select           ) [ 0000000000]
first_iter_4_mid1               (icmp             ) [ 0000000000]
first_iter_4_mid2               (select           ) [ 0000000000]
first_iter_3_mid281             (or               ) [ 0000000000]
first_iter_2_mid285             (or               ) [ 0000000000]
first_iter_1_mid289             (or               ) [ 0000000000]
sum_4_mid247                    (select           ) [ 0000000000]
first_iter_3_mid1               (icmp             ) [ 0000000000]
first_iter_3_mid2               (select           ) [ 0000000000]
first_iter_2_mid249             (or               ) [ 0000000000]
first_iter_1_mid253             (or               ) [ 0000000000]
first_iter_2_mid1               (icmp             ) [ 0000000000]
first_iter_2_mid2               (select           ) [ 0000000000]
first_iter_1_mid228             (or               ) [ 0000000000]
first_iter_1_mid1               (icmp             ) [ 0000000000]
first_iter_1_mid2               (select           ) [ 0000000000]
local_bias_load                 (load             ) [ 0000000000]
sum                             (bitconcatenate   ) [ 0000000000]
icmp_ln87_3                     (icmp             ) [ 0000000000]
xor_ln87                        (xor              ) [ 0000000000]
or_ln87                         (or               ) [ 0000000000]
xor_ln87_3                      (xor              ) [ 0000000000]
or_ln87_3                       (or               ) [ 0000000000]
xor_ln87_4                      (xor              ) [ 0000000000]
or_ln87_4                       (or               ) [ 0100000010]
br_ln87                         (br               ) [ 0000000000]
sext_ln79                       (sext             ) [ 0000000000]
select_ln79_4                   (select           ) [ 0000000000]
select_ln79_5                   (select           ) [ 0000000000]
store_ln79                      (store            ) [ 0000000000]
store_ln83                      (store            ) [ 0000000000]
br_ln81                         (br               ) [ 0000000000]
store_ln83                      (store            ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
sum_4_load_1                    (load             ) [ 0100000001]
mul_ln90                        (mul              ) [ 0100000001]
specpipeline_ln83               (specpipeline     ) [ 0000000000]
sum_6                           (add              ) [ 0000000000]
result                          (partselect       ) [ 0000000000]
trunc_ln94_1                    (partselect       ) [ 0000000000]
icmp_ln95                       (icmp             ) [ 0000000000]
select_ln95                     (select           ) [ 0000000000]
tmp_40                          (bitconcatenate   ) [ 0000000000]
zext_ln95                       (zext             ) [ 0000000000]
output_buf_addr                 (getelementptr    ) [ 0000000000]
store_ln95                      (store            ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
store_ln83                      (store            ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
ret_ln99                        (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_buf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="sum_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_4/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="n_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="m_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="ic_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ic/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten31_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten31/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten60_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten60/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten100_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten100/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="oc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten151_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten151/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln7910_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sext_ln7910/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="local_weights_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="14" slack="0"/>
<pin id="162" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_addr/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="input_buf_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_addr/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_buf_load/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_weights_load/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="local_bias_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_bias_addr/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_bias_load/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="output_buf_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="15" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buf_addr/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln95_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="15" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="20" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln77_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln79_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="13" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln81_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="10" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln84_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln86_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="2" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln87_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="indvar_flatten60_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="13" slack="1"/>
<pin id="267" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten60_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="indvar_flatten100_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="1"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten100_load/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="indvar_flatten151_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="20" slack="1"/>
<pin id="273" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten151_load/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln77_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="20" slack="0"/>
<pin id="276" dir="0" index="1" bw="20" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln77_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="20" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln79_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln77_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln81_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="0" index="1" bw="13" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="and_ln77_6_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_6/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="empty_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln81_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81_2/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln81_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="13" slack="0"/>
<pin id="325" dir="0" index="2" bw="13" slack="0"/>
<pin id="326" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln79_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_2/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln79_6_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="0" index="2" bw="16" slack="0"/>
<pin id="340" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_6/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln77_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="20" slack="0"/>
<pin id="346" dir="0" index="1" bw="20" slack="1"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln79_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="1"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln81_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="13" slack="0"/>
<pin id="356" dir="0" index="1" bw="13" slack="1"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="indvar_flatten_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="2"/>
<pin id="361" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="indvar_flatten31_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="2"/>
<pin id="364" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten31_load/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln86_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="4" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="and_ln77_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="1"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_4/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln84_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="10" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="exitcond_flatten62_not9_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten62_not9/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="not_exitcond_flatten62_mid21508_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten62_mid21508/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exitcond_flatten_mid295_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten_mid295/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="and_ln77_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_5/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="exitcond_flatten33_mid299_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten33_mid299/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="empty_71_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="1"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_71/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="empty_72_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="1"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_72/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="not_exitcond_flatten33_mid299_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten33_mid299/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="exitcond_flatten_mid259_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten_mid259/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="empty_73_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_73/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="empty_74_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="1"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_74/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln86_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_2/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln86_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="0"/>
<pin id="451" dir="0" index="2" bw="4" slack="0"/>
<pin id="452" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_2/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln84_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_2/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln84_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="10" slack="0"/>
<pin id="465" dir="0" index="2" bw="10" slack="0"/>
<pin id="466" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_2/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln84_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="0" index="1" bw="10" slack="2"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln86_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="4" slack="2"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="n_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="3"/>
<pin id="482" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="m_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="3"/>
<pin id="485" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="ic_load_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="3"/>
<pin id="488" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ic_load/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="j_load_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="3"/>
<pin id="491" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="i_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="3"/>
<pin id="494" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="oc_load_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="3"/>
<pin id="497" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_load/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln77_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="select_ln77_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="2"/>
<pin id="506" dir="0" index="1" bw="4" slack="0"/>
<pin id="507" dir="0" index="2" bw="4" slack="0"/>
<pin id="508" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="first_iter_451_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="0" index="1" bw="4" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_451/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="first_iter_354_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_354/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="first_iter_256_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="0" index="1" bw="6" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_256/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="first_iter_158_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="0" index="1" bw="2" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_158/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln87_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="0"/>
<pin id="537" dir="0" index="1" bw="2" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="and_ln77_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="2"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln77_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="2"/>
<pin id="548" dir="0" index="1" bw="6" slack="0"/>
<pin id="549" dir="0" index="2" bw="6" slack="0"/>
<pin id="550" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_2/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln79_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="j_mid268_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="2"/>
<pin id="561" dir="0" index="1" bw="4" slack="0"/>
<pin id="562" dir="0" index="2" bw="4" slack="0"/>
<pin id="563" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid268/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln87_mid291_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="1"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln87_mid291/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln79_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="2"/>
<pin id="573" dir="0" index="1" bw="4" slack="0"/>
<pin id="574" dir="0" index="2" bw="4" slack="0"/>
<pin id="575" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln81_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="ic_mid239_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="0" index="2" bw="6" slack="0"/>
<pin id="588" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ic_mid239/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln81_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="4" slack="0"/>
<pin id="594" dir="0" index="2" bw="4" slack="0"/>
<pin id="595" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln84_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="m_mid222_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="2" slack="0"/>
<pin id="607" dir="0" index="2" bw="2" slack="0"/>
<pin id="608" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid222/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="exitcond_flatten_mid295_not_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten_mid295_not/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="not_exitcond_flatten_mid259_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten_mid259/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln87_mid255_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln87_mid255/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln87_mid230_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln87_mid230/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln84_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="0" index="1" bw="6" slack="0"/>
<pin id="635" dir="0" index="2" bw="6" slack="0"/>
<pin id="636" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln86_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="2" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="empty_75_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="0" index="1" bw="1" slack="1"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_75/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="empty_76_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_76/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="empty_77_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="2"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_77/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="n_mid2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="2" slack="0"/>
<pin id="663" dir="0" index="2" bw="2" slack="0"/>
<pin id="664" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid2/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="select_ln86_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="2" slack="0"/>
<pin id="671" dir="0" index="2" bw="2" slack="0"/>
<pin id="672" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="empty_78_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="0"/>
<pin id="678" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_78/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln95_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="4" slack="0"/>
<pin id="682" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln81_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="0"/>
<pin id="686" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="trunc_ln89_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="0"/>
<pin id="690" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="trunc_ln90_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="0"/>
<pin id="694" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="5" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln90_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="shl_ln90_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="6" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln90/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln90_23_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="0"/>
<pin id="716" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_23/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln90_27_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="6" slack="0"/>
<pin id="721" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_27/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_s_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="0"/>
<pin id="726" dir="0" index="1" bw="5" slack="0"/>
<pin id="727" dir="0" index="2" bw="5" slack="0"/>
<pin id="728" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln90_24_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="0"/>
<pin id="734" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_24/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_shl_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="0"/>
<pin id="738" dir="0" index="1" bw="5" slack="0"/>
<pin id="739" dir="0" index="2" bw="5" slack="0"/>
<pin id="740" dir="0" index="3" bw="1" slack="0"/>
<pin id="741" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sub_ln90_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="12" slack="0"/>
<pin id="748" dir="0" index="1" bw="10" slack="0"/>
<pin id="749" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln90_25_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="0"/>
<pin id="754" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_25/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln90_23_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="12" slack="0"/>
<pin id="758" dir="0" index="1" bw="2" slack="0"/>
<pin id="759" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_23/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln90_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="0"/>
<pin id="764" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln90_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="3" slack="0"/>
<pin id="768" dir="0" index="1" bw="2" slack="0"/>
<pin id="769" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln90_27_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="0"/>
<pin id="774" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_27/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln90_24_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="9" slack="0"/>
<pin id="778" dir="0" index="1" bw="4" slack="0"/>
<pin id="779" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_24/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln87_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="icmp_ln87_4_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="2" slack="0"/>
<pin id="790" dir="0" index="1" bw="2" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_4/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="icmp_ln86_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="0"/>
<pin id="796" dir="0" index="1" bw="2" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_2/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="icmp_ln84_2_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="6" slack="0"/>
<pin id="802" dir="0" index="1" bw="6" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_2/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="store_ln77_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="6" slack="0"/>
<pin id="808" dir="0" index="1" bw="6" slack="3"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="store_ln79_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="0"/>
<pin id="813" dir="0" index="1" bw="4" slack="3"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="store_ln81_store_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="0"/>
<pin id="818" dir="0" index="1" bw="4" slack="3"/>
<pin id="819" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="store_ln84_store_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="6" slack="0"/>
<pin id="823" dir="0" index="1" bw="6" slack="3"/>
<pin id="824" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="store_ln86_store_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="2" slack="0"/>
<pin id="828" dir="0" index="1" bw="2" slack="3"/>
<pin id="829" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="store_ln87_store_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="0"/>
<pin id="833" dir="0" index="1" bw="2" slack="3"/>
<pin id="834" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln89_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="1"/>
<pin id="838" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln90_26_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="12" slack="1"/>
<pin id="841" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_26/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="p_shl4_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="14" slack="0"/>
<pin id="844" dir="0" index="1" bw="12" slack="1"/>
<pin id="845" dir="0" index="2" bw="1" slack="0"/>
<pin id="846" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="sub_ln90_4_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="14" slack="0"/>
<pin id="851" dir="0" index="1" bw="12" slack="0"/>
<pin id="852" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90_4/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_54_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="12" slack="0"/>
<pin id="857" dir="0" index="1" bw="9" slack="1"/>
<pin id="858" dir="0" index="2" bw="1" slack="0"/>
<pin id="859" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_55_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="10" slack="0"/>
<pin id="864" dir="0" index="1" bw="9" slack="1"/>
<pin id="865" dir="0" index="2" bw="1" slack="0"/>
<pin id="866" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln83_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="0"/>
<pin id="871" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="add_ln83_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="12" slack="0"/>
<pin id="875" dir="0" index="1" bw="10" slack="0"/>
<pin id="876" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln90_28_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="1"/>
<pin id="881" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_28/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="add_ln90_25_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="14" slack="0"/>
<pin id="884" dir="0" index="1" bw="2" slack="0"/>
<pin id="885" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_25/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zext_ln90_29_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="14" slack="0"/>
<pin id="890" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_29/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln90_2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="2" slack="1"/>
<pin id="895" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_2/5 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln90_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="0"/>
<pin id="898" dir="0" index="1" bw="2" slack="0"/>
<pin id="899" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_1/5 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln90_30_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="4" slack="0"/>
<pin id="904" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_30/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="add_ln90_26_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="12" slack="0"/>
<pin id="908" dir="0" index="1" bw="4" slack="0"/>
<pin id="909" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_26/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln90_31_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="12" slack="0"/>
<pin id="914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_31/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="sext_ln90_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="0"/>
<pin id="919" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sext_ln90_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="0"/>
<pin id="923" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90_1/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="oc_cast_cast_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="3"/>
<pin id="927" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="oc_cast_cast/7 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sum_4_load_load_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="7"/>
<pin id="931" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_4_load/8 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sext_ln7910_load_load_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="7"/>
<pin id="934" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sext_ln7910_load/8 "/>
</bind>
</comp>

<comp id="935" class="1004" name="or_ln77_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="6"/>
<pin id="937" dir="0" index="1" bw="1" slack="4"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/8 "/>
</bind>
</comp>

<comp id="939" class="1004" name="or_ln77_4_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="6"/>
<pin id="941" dir="0" index="1" bw="1" slack="4"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_4/8 "/>
</bind>
</comp>

<comp id="943" class="1004" name="or_ln77_5_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="6"/>
<pin id="945" dir="0" index="1" bw="1" slack="4"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_5/8 "/>
</bind>
</comp>

<comp id="947" class="1004" name="or_ln77_6_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="6"/>
<pin id="949" dir="0" index="1" bw="1" slack="4"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_6/8 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sum_4_mid279_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="6"/>
<pin id="953" dir="0" index="1" bw="32" slack="0"/>
<pin id="954" dir="0" index="2" bw="32" slack="0"/>
<pin id="955" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_4_mid279/8 "/>
</bind>
</comp>

<comp id="958" class="1004" name="first_iter_4_mid1_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="4" slack="4"/>
<pin id="960" dir="0" index="1" bw="4" slack="0"/>
<pin id="961" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_4_mid1/8 "/>
</bind>
</comp>

<comp id="963" class="1004" name="first_iter_4_mid2_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="6"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_iter_4_mid2/8 "/>
</bind>
</comp>

<comp id="970" class="1004" name="first_iter_3_mid281_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="6"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_3_mid281/8 "/>
</bind>
</comp>

<comp id="975" class="1004" name="first_iter_2_mid285_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="6"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_2_mid285/8 "/>
</bind>
</comp>

<comp id="980" class="1004" name="first_iter_1_mid289_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="6"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_1_mid289/8 "/>
</bind>
</comp>

<comp id="985" class="1004" name="sum_4_mid247_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="5"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="0" index="2" bw="32" slack="0"/>
<pin id="989" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_4_mid247/8 "/>
</bind>
</comp>

<comp id="992" class="1004" name="first_iter_3_mid1_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="4" slack="4"/>
<pin id="994" dir="0" index="1" bw="4" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_3_mid1/8 "/>
</bind>
</comp>

<comp id="997" class="1004" name="first_iter_3_mid2_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="5"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="0" index="2" bw="1" slack="0"/>
<pin id="1001" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_iter_3_mid2/8 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="first_iter_2_mid249_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="5"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_2_mid249/8 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="first_iter_1_mid253_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="5"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_1_mid253/8 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="first_iter_2_mid1_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="6" slack="4"/>
<pin id="1016" dir="0" index="1" bw="6" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_2_mid1/8 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="first_iter_2_mid2_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="5"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="0" index="2" bw="1" slack="0"/>
<pin id="1023" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_iter_2_mid2/8 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="first_iter_1_mid228_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="5"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_1_mid228/8 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="first_iter_1_mid1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="2" slack="4"/>
<pin id="1033" dir="0" index="1" bw="2" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_1_mid1/8 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="first_iter_1_mid2_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="4"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="0" index="2" bw="1" slack="0"/>
<pin id="1040" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_iter_1_mid2/8 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sum_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="28" slack="0"/>
<pin id="1045" dir="0" index="1" bw="16" slack="0"/>
<pin id="1046" dir="0" index="2" bw="1" slack="0"/>
<pin id="1047" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum/8 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="icmp_ln87_3_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="2" slack="4"/>
<pin id="1053" dir="0" index="1" bw="2" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_3/8 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="xor_ln87_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="1" slack="0"/>
<pin id="1059" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln87/8 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="or_ln87_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln87/8 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="xor_ln87_3_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln87_3/8 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="or_ln87_3_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln87_3/8 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="xor_ln87_4_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln87_4/8 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="or_ln87_4_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln87_4/8 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="sext_ln79_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="28" slack="0"/>
<pin id="1094" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/8 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="select_ln79_4_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="32" slack="0"/>
<pin id="1099" dir="0" index="2" bw="32" slack="0"/>
<pin id="1100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_4/8 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="select_ln79_5_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="32" slack="0"/>
<pin id="1107" dir="0" index="2" bw="32" slack="0"/>
<pin id="1108" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_5/8 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="store_ln79_store_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="0"/>
<pin id="1114" dir="0" index="1" bw="32" slack="7"/>
<pin id="1115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/8 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="store_ln83_store_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="0"/>
<pin id="1119" dir="0" index="1" bw="32" slack="7"/>
<pin id="1120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/8 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="store_ln83_store_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="0"/>
<pin id="1124" dir="0" index="1" bw="32" slack="7"/>
<pin id="1125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/8 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="sum_4_load_1_load_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="7"/>
<pin id="1129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_4_load_1/8 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="result_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="0"/>
<pin id="1132" dir="0" index="1" bw="32" slack="0"/>
<pin id="1133" dir="0" index="2" bw="5" slack="0"/>
<pin id="1134" dir="0" index="3" bw="6" slack="0"/>
<pin id="1135" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result/9 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="trunc_ln94_1_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="15" slack="0"/>
<pin id="1141" dir="0" index="1" bw="32" slack="0"/>
<pin id="1142" dir="0" index="2" bw="5" slack="0"/>
<pin id="1143" dir="0" index="3" bw="6" slack="0"/>
<pin id="1144" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_1/9 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="icmp_ln95_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="16" slack="0"/>
<pin id="1150" dir="0" index="1" bw="16" slack="0"/>
<pin id="1151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/9 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="select_ln95_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="15" slack="0"/>
<pin id="1157" dir="0" index="2" bw="15" slack="0"/>
<pin id="1158" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95/9 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="tmp_40_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="11" slack="0"/>
<pin id="1165" dir="0" index="1" bw="5" slack="5"/>
<pin id="1166" dir="0" index="2" bw="3" slack="5"/>
<pin id="1167" dir="0" index="3" bw="3" slack="5"/>
<pin id="1168" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/9 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="zext_ln95_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="11" slack="0"/>
<pin id="1172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/9 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="store_ln83_store_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="0" index="1" bw="32" slack="8"/>
<pin id="1178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/9 "/>
</bind>
</comp>

<comp id="1179" class="1007" name="grp_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="16" slack="0"/>
<pin id="1181" dir="0" index="1" bw="16" slack="0"/>
<pin id="1182" dir="0" index="2" bw="32" slack="0"/>
<pin id="1183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln90/6 sum_6/8 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="sum_4_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="7"/>
<pin id="1192" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="n_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="2" slack="0"/>
<pin id="1201" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="1206" class="1005" name="m_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="2" slack="0"/>
<pin id="1208" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="1213" class="1005" name="indvar_flatten_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="4" slack="0"/>
<pin id="1215" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1220" class="1005" name="ic_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="6" slack="0"/>
<pin id="1222" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ic "/>
</bind>
</comp>

<comp id="1227" class="1005" name="indvar_flatten31_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="10" slack="0"/>
<pin id="1229" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten31 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="j_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="4" slack="0"/>
<pin id="1236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1241" class="1005" name="indvar_flatten60_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="13" slack="0"/>
<pin id="1243" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten60 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="i_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="4" slack="0"/>
<pin id="1250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1255" class="1005" name="indvar_flatten100_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="16" slack="0"/>
<pin id="1257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten100 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="oc_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="6" slack="0"/>
<pin id="1264" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<comp id="1269" class="1005" name="indvar_flatten151_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="20" slack="0"/>
<pin id="1271" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten151 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="sext_ln7910_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="7"/>
<pin id="1278" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln7910 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="icmp_ln77_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="icmp_ln79_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="1"/>
<pin id="1288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="xor_ln77_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="1"/>
<pin id="1301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="icmp_ln81_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="1"/>
<pin id="1308" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="and_ln77_6_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="1"/>
<pin id="1313" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln77_6 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="empty_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="1"/>
<pin id="1324" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1328" class="1005" name="not_exitcond_flatten62_mid21508_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_exitcond_flatten62_mid21508 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="exitcond_flatten_mid295_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="1"/>
<pin id="1335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten_mid295 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="exitcond_flatten33_mid299_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="1"/>
<pin id="1340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten33_mid299 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="empty_71_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_71 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="empty_72_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_72 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="not_exitcond_flatten33_mid299_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_exitcond_flatten33_mid299 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="exitcond_flatten_mid259_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten_mid259 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="empty_74_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="1"/>
<pin id="1373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_74 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="first_iter_451_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="4"/>
<pin id="1378" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="first_iter_451 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="first_iter_354_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="4"/>
<pin id="1383" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="first_iter_354 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="first_iter_256_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="4"/>
<pin id="1388" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="first_iter_256 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="first_iter_158_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="4"/>
<pin id="1393" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="first_iter_158 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="add_ln79_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="4" slack="4"/>
<pin id="1398" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="add_ln81_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="4" slack="4"/>
<pin id="1403" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="add_ln84_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="6" slack="4"/>
<pin id="1408" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="icmp_ln87_mid230_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="4"/>
<pin id="1413" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln87_mid230 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="add_ln86_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="2" slack="4"/>
<pin id="1418" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="n_mid2_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="2" slack="1"/>
<pin id="1423" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n_mid2 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="empty_78_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="5" slack="3"/>
<pin id="1430" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="empty_78 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="trunc_ln95_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="3" slack="5"/>
<pin id="1436" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln95 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="trunc_ln89_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="3" slack="1"/>
<pin id="1441" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln89 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="add_ln90_23_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="12" slack="1"/>
<pin id="1447" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln90_23 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="add_ln90_24_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="9" slack="1"/>
<pin id="1453" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln90_24 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="icmp_ln87_4_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="5"/>
<pin id="1459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87_4 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="icmp_ln86_2_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="1" slack="5"/>
<pin id="1463" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86_2 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="icmp_ln84_2_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="5"/>
<pin id="1467" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84_2 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="local_weights_addr_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="14" slack="1"/>
<pin id="1471" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_weights_addr "/>
</bind>
</comp>

<comp id="1474" class="1005" name="input_buf_addr_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="12" slack="1"/>
<pin id="1476" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_buf_addr "/>
</bind>
</comp>

<comp id="1479" class="1005" name="sext_ln90_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="32" slack="1"/>
<pin id="1481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln90 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="sext_ln90_1_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="1"/>
<pin id="1486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln90_1 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="local_bias_addr_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="5" slack="1"/>
<pin id="1491" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_bias_addr "/>
</bind>
</comp>

<comp id="1497" class="1005" name="sum_4_load_1_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="32" slack="1"/>
<pin id="1499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="72" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="158" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="72" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="72" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="271" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="268" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="265" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="292" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="286" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="265" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="310" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="316" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="268" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="286" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="330" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="280" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="336" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="322" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="38" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="362" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="30" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="371" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="376" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="387" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="403" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="392" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="403" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="359" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="42" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="437" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="42" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="362" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="414" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="44" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="456" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="448" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="46" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="16" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="492" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="492" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="16" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="489" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="16" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="486" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="12" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="483" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="22" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="480" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="48" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="498" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="552"><net_src comp="495" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="504" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="42" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="16" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="489" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="541" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="553" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="577"><net_src comp="504" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="559" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="42" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="12" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="590"><net_src comp="486" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="578" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="559" pin="3"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="584" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="46" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="22" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="483" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="30" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="611" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="566" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="616" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="598" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="638"><net_src comp="584" pin="3"/><net_sink comp="632" pin=2"/></net>

<net id="643"><net_src comp="604" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="50" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="653"><net_src comp="626" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="665"><net_src comp="655" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="22" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="480" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="673"><net_src comp="626" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="639" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="604" pin="3"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="546" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="571" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="591" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="632" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="52" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="54" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="632" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="46" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="704" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="56" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="676" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="692" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="735"><net_src comp="724" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="742"><net_src comp="58" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="676" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="692" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="22" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="750"><net_src comp="736" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="732" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="668" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="746" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="752" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="668" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="684" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="762" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="718" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="772" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="660" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="50" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="48" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="668" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="60" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="632" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="62" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="546" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="571" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="591" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="632" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="668" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="835"><net_src comp="782" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="847"><net_src comp="64" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="22" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="853"><net_src comp="842" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="839" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="860"><net_src comp="66" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="54" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="867"><net_src comp="68" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="70" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="872"><net_src comp="862" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="855" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="869" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="886"><net_src comp="849" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="879" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="891"><net_src comp="882" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="900"><net_src comp="836" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="893" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="905"><net_src comp="896" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="873" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="902" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="906" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="920"><net_src comp="172" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="178" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="925" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="956"><net_src comp="932" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="957"><net_src comp="929" pin="1"/><net_sink comp="951" pin=2"/></net>

<net id="962"><net_src comp="16" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="958" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="969"><net_src comp="935" pin="2"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="939" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="979"><net_src comp="943" pin="2"/><net_sink comp="975" pin=1"/></net>

<net id="984"><net_src comp="947" pin="2"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="932" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="991"><net_src comp="951" pin="3"/><net_sink comp="985" pin=2"/></net>

<net id="996"><net_src comp="16" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="992" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1003"><net_src comp="970" pin="2"/><net_sink comp="997" pin=2"/></net>

<net id="1008"><net_src comp="975" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1013"><net_src comp="980" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1018"><net_src comp="12" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="1014" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1025"><net_src comp="1004" pin="2"/><net_sink comp="1019" pin=2"/></net>

<net id="1030"><net_src comp="1009" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1035"><net_src comp="22" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="1031" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1042"><net_src comp="1026" pin="2"/><net_sink comp="1036" pin=2"/></net>

<net id="1048"><net_src comp="82" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="191" pin="3"/><net_sink comp="1043" pin=1"/></net>

<net id="1050"><net_src comp="84" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1055"><net_src comp="22" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1060"><net_src comp="1036" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="30" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="1051" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1056" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="1019" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="30" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="1062" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1068" pin="2"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="997" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="30" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="1074" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="1043" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1101"><net_src comp="963" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="1092" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="932" pin="1"/><net_sink comp="1096" pin=2"/></net>

<net id="1109"><net_src comp="963" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="1092" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1111"><net_src comp="985" pin="3"/><net_sink comp="1104" pin=2"/></net>

<net id="1116"><net_src comp="1096" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1121"><net_src comp="1104" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1126"><net_src comp="985" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1136"><net_src comp="92" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="94" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1138"><net_src comp="96" pin="0"/><net_sink comp="1130" pin=3"/></net>

<net id="1145"><net_src comp="98" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1146"><net_src comp="94" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1147"><net_src comp="100" pin="0"/><net_sink comp="1139" pin=3"/></net>

<net id="1152"><net_src comp="1130" pin="4"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="14" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1159"><net_src comp="1148" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="1139" pin="4"/><net_sink comp="1154" pin=1"/></net>

<net id="1161"><net_src comp="102" pin="0"/><net_sink comp="1154" pin=2"/></net>

<net id="1162"><net_src comp="1154" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="1169"><net_src comp="104" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1173"><net_src comp="1163" pin="4"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1184"><net_src comp="921" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1185"><net_src comp="917" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1186"><net_src comp="1127" pin="1"/><net_sink comp="1179" pin=2"/></net>

<net id="1187"><net_src comp="1179" pin="3"/><net_sink comp="1130" pin=1"/></net>

<net id="1188"><net_src comp="1179" pin="3"/><net_sink comp="1139" pin=1"/></net>

<net id="1189"><net_src comp="1179" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1193"><net_src comp="106" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1196"><net_src comp="1190" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1197"><net_src comp="1190" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1198"><net_src comp="1190" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1202"><net_src comp="110" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1204"><net_src comp="1199" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1205"><net_src comp="1199" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1209"><net_src comp="114" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1211"><net_src comp="1206" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1212"><net_src comp="1206" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1216"><net_src comp="118" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1219"><net_src comp="1213" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1223"><net_src comp="122" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1226"><net_src comp="1220" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1230"><net_src comp="126" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1232"><net_src comp="1227" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1233"><net_src comp="1227" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1237"><net_src comp="130" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1240"><net_src comp="1234" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1244"><net_src comp="134" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1246"><net_src comp="1241" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1247"><net_src comp="1241" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1251"><net_src comp="138" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1254"><net_src comp="1248" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1258"><net_src comp="142" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1261"><net_src comp="1255" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1265"><net_src comp="146" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1268"><net_src comp="1262" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1272"><net_src comp="150" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="1274"><net_src comp="1269" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1275"><net_src comp="1269" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1279"><net_src comp="154" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1285"><net_src comp="274" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1289"><net_src comp="286" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="1292"><net_src comp="1286" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1293"><net_src comp="1286" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1294"><net_src comp="1286" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1295"><net_src comp="1286" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1296"><net_src comp="1286" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1297"><net_src comp="1286" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1298"><net_src comp="1286" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1302"><net_src comp="292" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1305"><net_src comp="1299" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="1309"><net_src comp="298" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1314"><net_src comp="304" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1317"><net_src comp="1311" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1318"><net_src comp="1311" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1319"><net_src comp="1311" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1320"><net_src comp="1311" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1321"><net_src comp="1311" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1325"><net_src comp="310" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1331"><net_src comp="387" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1336"><net_src comp="392" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1341"><net_src comp="403" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1344"><net_src comp="1338" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1345"><net_src comp="1338" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1346"><net_src comp="1338" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1347"><net_src comp="1338" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1351"><net_src comp="409" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1356"><net_src comp="414" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1361"><net_src comp="419" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1366"><net_src comp="425" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1368"><net_src comp="1363" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1369"><net_src comp="1363" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1370"><net_src comp="1363" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1374"><net_src comp="437" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1379"><net_src comp="511" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1384"><net_src comp="517" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1389"><net_src comp="523" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1394"><net_src comp="529" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1399"><net_src comp="553" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1404"><net_src comp="578" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1409"><net_src comp="598" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1414"><net_src comp="626" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1419"><net_src comp="639" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1424"><net_src comp="660" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1426"><net_src comp="1421" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1427"><net_src comp="1421" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1431"><net_src comp="676" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1437"><net_src comp="680" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="1163" pin=2"/></net>

<net id="1442"><net_src comp="688" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="1163" pin=3"/></net>

<net id="1448"><net_src comp="756" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1454"><net_src comp="776" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1456"><net_src comp="1451" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1460"><net_src comp="788" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1464"><net_src comp="794" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1468"><net_src comp="800" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1472"><net_src comp="158" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1477"><net_src comp="165" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1482"><net_src comp="917" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1487"><net_src comp="921" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1492"><net_src comp="184" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1500"><net_src comp="1127" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1179" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_buf | {9 }
 - Input state : 
	Port: convolution_func : input_buf | {5 6 }
	Port: convolution_func : local_weights | {5 6 }
	Port: convolution_func : local_bias | {7 8 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln77 : 1
		store_ln0 : 1
		store_ln79 : 1
		store_ln0 : 1
		store_ln81 : 1
		store_ln0 : 1
		store_ln84 : 1
		store_ln0 : 1
		store_ln86 : 1
		store_ln87 : 1
	State 2
		icmp_ln77 : 1
		add_ln77_2 : 1
		br_ln77 : 2
		icmp_ln79 : 1
		xor_ln77 : 2
		icmp_ln81 : 1
		and_ln77_6 : 2
		empty : 2
		add_ln81_2 : 1
		select_ln81_2 : 2
		add_ln79_2 : 1
		select_ln79_6 : 2
		store_ln77 : 2
		store_ln79 : 3
		store_ln81 : 3
	State 3
		icmp_ln86 : 1
		and_ln77_4 : 2
		icmp_ln84 : 1
		exitcond_flatten_mid295 : 2
		and_ln77_5 : 2
		exitcond_flatten33_mid299 : 2
		empty_71 : 2
		empty_72 : 2
		not_exitcond_flatten33_mid299 : 2
		exitcond_flatten_mid259 : 2
		empty_73 : 2
		empty_74 : 2
		add_ln86_2 : 1
		select_ln86_2 : 2
		add_ln84_2 : 1
		select_ln84_2 : 2
		store_ln84 : 3
		store_ln86 : 3
	State 4
		add_ln77 : 1
		select_ln77 : 1
		first_iter_451 : 1
		first_iter_354 : 1
		first_iter_256 : 1
		first_iter_158 : 1
		icmp_ln87 : 1
		and_ln77 : 2
		select_ln77_2 : 2
		add_ln79 : 2
		j_mid268 : 1
		icmp_ln87_mid291 : 2
		select_ln79 : 3
		add_ln81 : 2
		ic_mid239 : 1
		select_ln81 : 3
		add_ln84 : 2
		m_mid222 : 1
		icmp_ln87_mid255 : 2
		icmp_ln87_mid230 : 2
		select_ln84 : 3
		add_ln86 : 2
		empty_76 : 2
		empty_77 : 2
		n_mid2 : 2
		select_ln86 : 2
		empty_78 : 3
		trunc_ln95 : 4
		zext_ln81 : 5
		trunc_ln89 : 4
		trunc_ln90 : 4
		tmp : 5
		zext_ln90 : 6
		shl_ln90 : 4
		zext_ln90_23 : 4
		add_ln90_27 : 7
		tmp_s : 5
		zext_ln90_24 : 6
		p_shl : 5
		sub_ln90 : 7
		zext_ln90_25 : 3
		add_ln90_23 : 8
		zext_ln90_1 : 3
		add_ln90 : 4
		zext_ln90_27 : 5
		add_ln90_24 : 6
		add_ln87 : 3
		icmp_ln87_4 : 4
		icmp_ln86_2 : 3
		icmp_ln84_2 : 4
		br_ln87 : 5
		br_ln87 : 4
		br_ln87 : 5
		store_ln77 : 3
		store_ln79 : 4
		store_ln81 : 4
		store_ln84 : 4
		store_ln86 : 3
		store_ln87 : 4
	State 5
		sub_ln90_4 : 1
		zext_ln83 : 1
		add_ln83 : 2
		add_ln90_25 : 2
		zext_ln90_29 : 3
		local_weights_addr : 4
		add_ln90_1 : 1
		zext_ln90_30 : 2
		add_ln90_26 : 3
		zext_ln90_31 : 4
		input_buf_addr : 5
		input_buf_load : 6
		local_weights_load : 5
	State 6
		sext_ln90 : 1
		sext_ln90_1 : 1
		mul_ln90 : 2
	State 7
		local_bias_addr : 1
		local_bias_load : 2
	State 8
		sum_4_mid279 : 1
		first_iter_4_mid2 : 1
		sum_4_mid247 : 2
		sum : 1
		xor_ln87 : 1
		or_ln87 : 1
		xor_ln87_3 : 1
		or_ln87_3 : 1
		xor_ln87_4 : 1
		or_ln87_4 : 1
		br_ln87 : 1
		sext_ln79 : 2
		select_ln79_4 : 3
		select_ln79_5 : 3
		store_ln79 : 4
		store_ln83 : 4
		store_ln83 : 3
		sum_6 : 1
	State 9
		result : 1
		trunc_ln94_1 : 1
		icmp_ln95 : 2
		select_ln95 : 3
		zext_ln95 : 1
		output_buf_addr : 2
		store_ln95 : 4
		store_ln83 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |          select_ln81_2_fu_322          |    0    |    0    |    13   |
|          |          select_ln79_6_fu_336          |    0    |    0    |    16   |
|          |          select_ln86_2_fu_448          |    0    |    0    |    4    |
|          |          select_ln84_2_fu_462          |    0    |    0    |    10   |
|          |           select_ln77_fu_504           |    0    |    0    |    4    |
|          |          select_ln77_2_fu_546          |    0    |    0    |    6    |
|          |             j_mid268_fu_559            |    0    |    0    |    4    |
|          |           select_ln79_fu_571           |    0    |    0    |    4    |
|          |            ic_mid239_fu_584            |    0    |    0    |    6    |
|          |           select_ln81_fu_591           |    0    |    0    |    4    |
|          |             m_mid222_fu_604            |    0    |    0    |    2    |
|  select  |           select_ln84_fu_632           |    0    |    0    |    6    |
|          |              n_mid2_fu_660             |    0    |    0    |    2    |
|          |           select_ln86_fu_668           |    0    |    0    |    2    |
|          |           sum_4_mid279_fu_951          |    0    |    0    |    32   |
|          |        first_iter_4_mid2_fu_963        |    0    |    0    |    2    |
|          |           sum_4_mid247_fu_985          |    0    |    0    |    32   |
|          |        first_iter_3_mid2_fu_997        |    0    |    0    |    2    |
|          |        first_iter_2_mid2_fu_1019       |    0    |    0    |    2    |
|          |        first_iter_1_mid2_fu_1036       |    0    |    0    |    2    |
|          |          select_ln79_4_fu_1096         |    0    |    0    |    32   |
|          |          select_ln79_5_fu_1104         |    0    |    0    |    32   |
|          |           select_ln95_fu_1154          |    0    |    0    |    15   |
|----------|----------------------------------------|---------|---------|---------|
|          |            add_ln77_2_fu_280           |    0    |    0    |    20   |
|          |            add_ln81_2_fu_316           |    0    |    0    |    13   |
|          |            add_ln79_2_fu_330           |    0    |    0    |    16   |
|          |            add_ln86_2_fu_442           |    0    |    0    |    6    |
|          |            add_ln84_2_fu_456           |    0    |    0    |    10   |
|          |             add_ln77_fu_498            |    0    |    0    |    6    |
|          |             add_ln79_fu_553            |    0    |    0    |    6    |
|          |             add_ln81_fu_578            |    0    |    0    |    6    |
|          |             add_ln84_fu_598            |    0    |    0    |    6    |
|    add   |             add_ln86_fu_639            |    0    |    0    |    3    |
|          |           add_ln90_27_fu_718           |    0    |    0    |    8    |
|          |           add_ln90_23_fu_756           |    0    |    0    |    12   |
|          |             add_ln90_fu_766            |    0    |    0    |    4    |
|          |           add_ln90_24_fu_776           |    0    |    0    |    9    |
|          |             add_ln87_fu_782            |    0    |    0    |    3    |
|          |             add_ln83_fu_873            |    0    |    0    |    12   |
|          |           add_ln90_25_fu_882           |    0    |    0    |    14   |
|          |            add_ln90_1_fu_896           |    0    |    0    |    4    |
|          |           add_ln90_26_fu_906           |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|
|          |            icmp_ln77_fu_274            |    0    |    0    |    20   |
|          |            icmp_ln79_fu_286            |    0    |    0    |    16   |
|          |            icmp_ln81_fu_298            |    0    |    0    |    13   |
|          |            icmp_ln86_fu_365            |    0    |    0    |    6    |
|          |            icmp_ln84_fu_376            |    0    |    0    |    10   |
|          |          first_iter_451_fu_511         |    0    |    0    |    6    |
|          |          first_iter_354_fu_517         |    0    |    0    |    6    |
|          |          first_iter_256_fu_523         |    0    |    0    |    6    |
|          |          first_iter_158_fu_529         |    0    |    0    |    3    |
|   icmp   |            icmp_ln87_fu_535            |    0    |    0    |    3    |
|          |           icmp_ln87_4_fu_788           |    0    |    0    |    3    |
|          |           icmp_ln86_2_fu_794           |    0    |    0    |    3    |
|          |           icmp_ln84_2_fu_800           |    0    |    0    |    6    |
|          |        first_iter_4_mid1_fu_958        |    0    |    0    |    6    |
|          |        first_iter_3_mid1_fu_992        |    0    |    0    |    6    |
|          |        first_iter_2_mid1_fu_1014       |    0    |    0    |    6    |
|          |        first_iter_1_mid1_fu_1031       |    0    |    0    |    3    |
|          |           icmp_ln87_3_fu_1051          |    0    |    0    |    3    |
|          |            icmp_ln95_fu_1148           |    0    |    0    |    16   |
|----------|----------------------------------------|---------|---------|---------|
|    sub   |             sub_ln90_fu_746            |    0    |    0    |    12   |
|          |            sub_ln90_4_fu_849           |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|
|          |              empty_fu_310              |    0    |    0    |    1    |
|          | not_exitcond_flatten62_mid21508_fu_387 |    0    |    0    |    1    |
|          |             empty_71_fu_409            |    0    |    0    |    1    |
|          |             empty_72_fu_414            |    0    |    0    |    1    |
|          |             empty_73_fu_431            |    0    |    0    |    1    |
|          |             empty_74_fu_437            |    0    |    0    |    1    |
|          |   not_exitcond_flatten_mid259_fu_616   |    0    |    0    |    1    |
|          |             empty_75_fu_645            |    0    |    0    |    1    |
|          |             empty_76_fu_649            |    0    |    0    |    1    |
|          |             empty_77_fu_655            |    0    |    0    |    1    |
|          |             or_ln77_fu_935             |    0    |    0    |    1    |
|    or    |            or_ln77_4_fu_939            |    0    |    0    |    1    |
|          |            or_ln77_5_fu_943            |    0    |    0    |    1    |
|          |            or_ln77_6_fu_947            |    0    |    0    |    1    |
|          |       first_iter_3_mid281_fu_970       |    0    |    0    |    1    |
|          |       first_iter_2_mid285_fu_975       |    0    |    0    |    1    |
|          |       first_iter_1_mid289_fu_980       |    0    |    0    |    1    |
|          |       first_iter_2_mid249_fu_1004      |    0    |    0    |    1    |
|          |       first_iter_1_mid253_fu_1009      |    0    |    0    |    1    |
|          |       first_iter_1_mid228_fu_1026      |    0    |    0    |    1    |
|          |             or_ln87_fu_1062            |    0    |    0    |    1    |
|          |            or_ln87_3_fu_1074           |    0    |    0    |    1    |
|          |            or_ln87_4_fu_1086           |    0    |    0    |    1    |
|----------|----------------------------------------|---------|---------|---------|
|          |            and_ln77_6_fu_304           |    0    |    0    |    1    |
|          |            and_ln77_4_fu_371           |    0    |    0    |    1    |
|          |     exitcond_flatten_mid295_fu_392     |    0    |    0    |    1    |
|          |            and_ln77_5_fu_398           |    0    |    0    |    1    |
|    and   |    exitcond_flatten33_mid299_fu_403    |    0    |    0    |    1    |
|          |     exitcond_flatten_mid259_fu_425     |    0    |    0    |    1    |
|          |             and_ln77_fu_541            |    0    |    0    |    1    |
|          |         icmp_ln87_mid291_fu_566        |    0    |    0    |    1    |
|          |         icmp_ln87_mid255_fu_621        |    0    |    0    |    1    |
|          |         icmp_ln87_mid230_fu_626        |    0    |    0    |    1    |
|----------|----------------------------------------|---------|---------|---------|
|          |             xor_ln77_fu_292            |    0    |    0    |    1    |
|          |     exitcond_flatten62_not9_fu_382     |    0    |    0    |    1    |
|          |  not_exitcond_flatten33_mid299_fu_419  |    0    |    0    |    1    |
|    xor   |   exitcond_flatten_mid295_not_fu_611   |    0    |    0    |    1    |
|          |            xor_ln87_fu_1056            |    0    |    0    |    1    |
|          |           xor_ln87_3_fu_1068           |    0    |    0    |    1    |
|          |           xor_ln87_4_fu_1080           |    0    |    0    |    1    |
|----------|----------------------------------------|---------|---------|---------|
|  muladd  |               grp_fu_1179              |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |             empty_78_fu_676            |    0    |    0    |    0    |
|   trunc  |            trunc_ln95_fu_680           |    0    |    0    |    0    |
|          |            trunc_ln89_fu_688           |    0    |    0    |    0    |
|          |            trunc_ln90_fu_692           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            zext_ln81_fu_684            |    0    |    0    |    0    |
|          |            zext_ln90_fu_704            |    0    |    0    |    0    |
|          |           zext_ln90_23_fu_714          |    0    |    0    |    0    |
|          |           zext_ln90_24_fu_732          |    0    |    0    |    0    |
|          |           zext_ln90_25_fu_752          |    0    |    0    |    0    |
|          |           zext_ln90_1_fu_762           |    0    |    0    |    0    |
|          |           zext_ln90_27_fu_772          |    0    |    0    |    0    |
|          |            zext_ln89_fu_836            |    0    |    0    |    0    |
|   zext   |           zext_ln90_26_fu_839          |    0    |    0    |    0    |
|          |            zext_ln83_fu_869            |    0    |    0    |    0    |
|          |           zext_ln90_28_fu_879          |    0    |    0    |    0    |
|          |           zext_ln90_29_fu_888          |    0    |    0    |    0    |
|          |           zext_ln90_2_fu_893           |    0    |    0    |    0    |
|          |           zext_ln90_30_fu_902          |    0    |    0    |    0    |
|          |           zext_ln90_31_fu_912          |    0    |    0    |    0    |
|          |           oc_cast_cast_fu_925          |    0    |    0    |    0    |
|          |            zext_ln95_fu_1170           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |               tmp_fu_696               |    0    |    0    |    0    |
|          |              tmp_s_fu_724              |    0    |    0    |    0    |
|          |              p_shl_fu_736              |    0    |    0    |    0    |
|bitconcatenate|              p_shl4_fu_842             |    0    |    0    |    0    |
|          |              tmp_54_fu_855             |    0    |    0    |    0    |
|          |              tmp_55_fu_862             |    0    |    0    |    0    |
|          |               sum_fu_1043              |    0    |    0    |    0    |
|          |             tmp_40_fu_1163             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|    shl   |             shl_ln90_fu_708            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            sext_ln90_fu_917            |    0    |    0    |    0    |
|   sext   |           sext_ln90_1_fu_921           |    0    |    0    |    0    |
|          |            sext_ln79_fu_1092           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|partselect|             result_fu_1130             |    0    |    0    |    0    |
|          |          trunc_ln94_1_fu_1139          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    1    |    0    |   611   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|            add_ln79_reg_1396           |    4   |
|            add_ln81_reg_1401           |    4   |
|            add_ln84_reg_1406           |    6   |
|            add_ln86_reg_1416           |    2   |
|          add_ln90_23_reg_1445          |   12   |
|          add_ln90_24_reg_1451          |    9   |
|           and_ln77_6_reg_1311          |    1   |
|            empty_71_reg_1348           |    1   |
|            empty_72_reg_1353           |    1   |
|            empty_74_reg_1371           |    1   |
|            empty_78_reg_1428           |    5   |
|             empty_reg_1322             |    1   |
|   exitcond_flatten33_mid299_reg_1338   |    1   |
|    exitcond_flatten_mid259_reg_1363    |    1   |
|    exitcond_flatten_mid295_reg_1333    |    1   |
|         first_iter_158_reg_1391        |    1   |
|         first_iter_256_reg_1386        |    1   |
|         first_iter_354_reg_1381        |    1   |
|         first_iter_451_reg_1376        |    1   |
|               i_reg_1248               |    4   |
|               ic_reg_1220              |    6   |
|           icmp_ln77_reg_1282           |    1   |
|           icmp_ln79_reg_1286           |    1   |
|           icmp_ln81_reg_1306           |    1   |
|          icmp_ln84_2_reg_1465          |    1   |
|          icmp_ln86_2_reg_1461          |    1   |
|          icmp_ln87_4_reg_1457          |    1   |
|        icmp_ln87_mid230_reg_1411       |    1   |
|       indvar_flatten100_reg_1255       |   16   |
|       indvar_flatten151_reg_1269       |   20   |
|        indvar_flatten31_reg_1227       |   10   |
|        indvar_flatten60_reg_1241       |   13   |
|         indvar_flatten_reg_1213        |    4   |
|         input_buf_addr_reg_1474        |   12   |
|               j_reg_1234               |    4   |
|        local_bias_addr_reg_1489        |    5   |
|       local_weights_addr_reg_1469      |   14   |
|               m_reg_1206               |    2   |
|             n_mid2_reg_1421            |    2   |
|               n_reg_1199               |    2   |
| not_exitcond_flatten33_mid299_reg_1358 |    1   |
|not_exitcond_flatten62_mid21508_reg_1328|    1   |
|               oc_reg_1262              |    6   |
|          sext_ln7910_reg_1276          |   32   |
|          sext_ln90_1_reg_1484          |   32   |
|           sext_ln90_reg_1479           |   32   |
|          sum_4_load_1_reg_1497         |   32   |
|             sum_4_reg_1190             |   32   |
|           trunc_ln89_reg_1439          |    3   |
|           trunc_ln95_reg_1434          |    3   |
|            xor_ln77_reg_1299           |    1   |
+----------------------------------------+--------+
|                  Total                 |   350  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_172 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_178 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
| grp_access_fu_191 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|    grp_fu_1179    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_1179    |  p1  |   3  |  16  |   48   ||    0    ||    13   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   142  || 6.51707 ||    0    ||    49   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   611  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   49   |
|  Register |    -   |    -   |   350  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   350  |   660  |
+-----------+--------+--------+--------+--------+
