{
  "name": "Jianlei Yang 0001",
  "homepage": "https://shi.buaa.edu.cn/jianlei",
  "status": "success",
  "content": "åäº¬èªç©ºèªå¤©å¤§å­¦ä¸»é¡µå¹³å°ç³»ç» æ¨å»ºç£--æ¨å»ºç£ @ åäº¬èªç©ºèªå¤©å¤§å­¦--é¦é¡µ ç»å½| English é¦é¡µ ç ç©¶é¢å å¼æè¯¾ç¨ ç§ç é¡¹ç® è®ºæ è£èªåå¥å± æçä¿¡æ¯ å­¦çä¿¡æ¯ + åä¸ä¸åå¯¼ ä¸ªäººä¿¡æ¯MORE + æ¨å»ºç£Jianlei Yang ææ ææ åå£«çå¯¼å¸ çµå­é®ç®±ï¼99c3a0d0347e50bc658c64fcd4c5dfef1d52a5c8ee4da0b7b2f91dd62d556ef571444f9fcfa44b977c1eace08fb17460c779aaa7d1756e047ee4f502a33b909344ee82dcac4b7fd08041df34d9d2a17b0eb70aaa168bbddfa9164bce8d6bbeadff1dd7d132bafd3ba9a1838b70354949c001c89ff3361eaeff83029f526201ca æå¨åä½ï¼è®¡ç®æºå­¦é¢ èå¡ï¼Professor åå ¬å°ç¹ï¼åäº¬å¸æµ·æ·åºå­¦é¢è·¯37å· ä¸ªäººç®ä» æ¨å»ºç£ï¼ææï¼åå£«çå¯¼å¸ï¼å½å®¶çº§éå¹´äººæã2014å¹´æ¯ä¸äºæ¸ åå¤§å­¦è®¡ç®æºç§å­¦ä¸ææ¯ç³»è·å·¥å­¦åå£«å­¦ä½ï¼éåè³2016å¹´å¨ç¾å½å¹å ¹å ¡å¤§å­¦æºè½è¿åå®éªå®¤ä»äºåå£«åç ç©¶ã2016å¹´å ¥éåèªâåè¶ç¾äººè®¡åâï¼2024å¹´å ¥éå½å®¶çº§éå¹´äººæè®¡åãå¨è®¡ç®æºå­¦é¢è®¡ç®æ°ææ¯ç ç©¶æãå¤§æ°æ®ç§å­¦ä¸èæºæºè½é«ç²¾å°åæ°ä¸­å¿ä»¥åè´¹å°åäº¬ç ç©¶é¢å·¥ä½è³ä»ã ç ç©¶é¢åå æ¬ï¼æºè½è®¡ç®ç³»ç»ãæºå¨å­¦ä¹ ç³»ç»ãå¤§æ¨¡åè®¡ç®ãé«ææºè½è¯çãå­å è®¡ç®æ¶æç­ãç®åå¨DACãISCAãICCADãKDDãICCVãECCVãCIKMãTCADãTCãTVLSIãTNNLSç­é«æ°´å¹³å½é å­¦æ¯ä¼è®®ææåä¸åè¡¨è®ºæ120ä½ç¯ãä¸»æå½å®¶èªç¶ç§å­¦åºéé¡¹ç®3é¡¹ãå½å®¶éç¹ç åè®¡åå­è¯¾é¢2é¡¹ãåäº¬å¸èªç¶ç§å­¦åºé-å°ç±³èååºéé¡¹ç®1é¡¹ãCCF-è ¾è®¯ççé¸åºéãCCF-ç¾åº¦æ¾æåºéãCCF-èèç»¿è²è®¡ç®åºéç­ï¼åä¸å½å®¶æ ¸é«åºé¡¹ç®ä»¥ååä¸ºææ¯åä½é¡¹ç®ç­ã æ¾è·å¥å±ä¸è£èªï¼å åè·å¾IBMå ¬å¸ä¸IEEE/ACMç»ç»ä¸¾åçTAU 2011ä¾çµç½ç»ä»¿çç«èµç¬¬ä¸ååTAU 2012ç¬æä»¿çç«èµç¬¬äºåã2013å¹´è£è·IEEE ICCDå½é ä¼è®®æä½³è®ºæå¥ã2015å¹´è£è·ACM GLSVLSIå½é ä¼è®®æä½³è®ºææåå¥ã2017å¹´è£è·IEEE ICESSæä½³è®ºæå¥ã2020å¹´è£è·ACM SIGKDDæä½³å­¦çè®ºæå¥ã2020å¹´è£è·åäº¬èªç©ºèªå¤©å¤§å­¦ä¼ç§æå­¦ææå¥ï¼æå2ï¼ã2021å¹´è£è·æè²é¨äº§å­¦åä½ååè²äººé¡¹ç®ä¼ç§æ¡ä¾ã2022å¹´è£è·ACM NANOARCHæ°åºç»ç»è´¡ç®å¥ã2022å¹´è·åä¸ºå ¬å¸æææ§ææ¯é¾é¢âç«è±å¥âã2022å¹´è£è·åäº¬å¸ä¼ç§æ¬ç§æ¯è®¾æå¯¼æå¸ï¼æå¯¼æ¬ç§çæåæµçä¸æ¬¾MIPS CPUå¤çå¨è¯çï¼ã2023å¹´è£è·æè²é¨äº§å­¦åä½ååè²äººä¼ç§ææå¥ã2024å¹´è£è·æè²é¨äº§å­¦åä½ååè²äººé¡¹ç®åå¨å¹´å ¸åæ¡ä¾ã2024å¹´è£è·åäº¬å¸ä¼ç§æ¬ç§å¢éæ¯è®¾æå¯¼æå¸ï¼å¢éè´è´£äººï¼9åæ¬ç§çæåæµçä¸¤æ¬¾å½äº§èªä¸»å¯æ§LoongArch CPUå¤çå¨è¯çï¼ã ç®åæ¯IEEEé«çº§ä¼åãACMä¼åãCCFé«çº§ä¼ååä¸­å½çµå­å­¦ä¼é«çº§ä¼åï¼æ ä»»CCFéæçµè·¯è®¾è®¡ä¸å§æ§è¡å§åãCCFè®¡ç®æºä½ç³»ç»æä¸å§æ§è¡å§åãCCFå®¹éè®¡ç®ä¸å§æ§è¡å§åãä¸­å½è½æºç ç©¶ä¼çµåä¼ æåæºè½åæä¸ä¸å§åä¼å§åãä¸­å½å«çä¿¡æ¯ä¸å¥åº·å»çå¤§æ°æ®å­¦ä¼é£åå®å ¨ä¸å«çè¥å »ä¸ä¸å§åä¼å¸¸å¡å§åãæ ä»»Integration the VLSIï¼Elsevierï¼æåç¼å§ãæ ä»»DACãICCADãKDDãAAAIãASP-DACãGLSVLSIãAICASç­å½é å­¦æ¯ä¼è®®ç¨åºå§åä¼å§åï¼æ ä»»DAC 2022å½é ä¼è®®PIM Track Co-Chairï¼æ ä»»GLSVLSI 2018/2019å½é ä¼è®®CAD Track Chairï¼æ ä»»FPT 2019/2025å½é ä¼è®®Publication Chairï¼æ ä»»NANOARCH 2021/2022å½é ä¼è®®Special Session Chairï¼æ ä»»2022/2023å¹´TNANOæåSpecial IssueçGuest Editorsï¼å¹¶ä½ä¸ºTCADãTCãTCAS-IãTNNLSãJETCç­å½é å­¦æ¯æåçå®¡ç¨¿äººã ç®åæ¿æ ãè®¡ç®æºç»æãï¼å½å®¶çº§ä¸æµæ¬ç§è¯¾ç¨ï¼ããè®¡ç®æºç³»ç»åºç¡ãããè®¡ç®æºç§å­¦æ¹æ³è®ºãããæºè½è®¡ç®ä½ç³»ç»æãä¸ãæ·±åº¦å­¦ä¹ ç³»ç»ãç­è¯¾ç¨çæå­¦å·¥ä½ã æçï¼å¢éææ¶2026çº§åå£«çãç¡å£«çãç ç©¶æ¹åï¼AI InfraãML/LLM Systemãå¤§æ¨¡åè®¡ç®ãå­å è®¡ç®ç­ã å¦ææç³è¯·ï¼è¯·æä¾ä¸ªäººç®åä¸æåè¯´æãèç³»æ¹å¼ï¼jianlei@buaa.edu.cn è¯¾é¢ç»é¿ææåæ¬ç§å®ä¹ çï¼è¿å¹´æ¥ç»å å¤ååå­¦éè¿ç§ç å®ä¹ åè¡¨é«æ°´å¹³å­¦æ¯è®ºæå¹¶èµ´å½å å¤é¡¶å°å¤§å­¦ç»§ç»­è¯»ç ï¼å ¶ä¸­å æ¬ï¼ â 3ååå­¦æ¾ä»¥ç¬¬ä¸ä½è èº«ä»½åè¡¨CCF Aé«æ°´å¹³å­¦æ¯è®ºæï¼ä»ææºãåæ¶¦æ³½ãææå³»ï¼ â 1åæ¬ç§çåè¡¨è®ºæè£è·ACM SIGKDDï¼CCF Aç±»ä¼è®®ï¼æä½³å­¦çè®ºæå¥ï¼æ®µé¸éªï¼ â 1åæ¬ç§çè£è·åèªæ¬ç§çæé«è£èªâæ²å å¥ç« âï¼ç½é§å®ï¼ â 3åæ¬ç§çè£è·åäº¬å¸ä¼ç§æ¬ç§æ¯ä¸è®¾è®¡è®ºæå¥ï¼ç°éµè±ªãçå²ãèé³ï¼ â 1åç¡å£«çè£è·åèªä¼ç§ç¡å£«è®ºæå¥ï¼ç¨ææ´²ï¼ â 1åç¡å£«çè£è·åäº¬å¸ä¼ç§æ¯ä¸çç§°å·ï¼ææ­å³°ï¼ è¯¾é¢ç»å¦æå¤ååå­¦ç§ç å®ä¹ åè¡¨é«æ°´å¹³è®ºæå¹¶èµ´å½å å¤é¡¶å°å­¦æ ¡ç»§ç»­æ»è¯»ç ç©¶çï¼å æ¬æ¸ åãåå¤§ãCMUãåå å·å¤§å­¦ãåæ¡¥å¤§å­¦ãç±ä¸å ¡å¤§å­¦ãæ»éå¢å¤§å­¦ãé¦æ¸¯ä¸­æå¤§å­¦ãåæ´çå·¥å¤§å­¦ç­ã è¯¾é¢ç»æ¯ä¸å­¦çé¤ç»§ç»­è¯»ç æ·±é å¤ï¼å°±ä¸å»åæ¶åäºèç½ä¸è¯çç­è¡ä¸é¢åä¼ä¸ï¼å æ¬ï¼åä¸ºãé¿éãå­èãå¿«æãå°ç±³ãç¾åº¦ãå£ä»ãç§åç­ã è¿å¹´æ¥çä»£è¡¨æ§è®ºæï¼ SlimInfer: Accelerating Long-Context LLM Inference via Dynamic Token Pruning Lingkun Long, Rubing Yang, Yushi Huang, Desheng Hui, Ao Zhou, Jianlei Yang AAAI 2026 (CCF A) TinyFormer: Efficient Sparse Transformer Design and Deployment on Tiny Devices Jianlei Yang, Jiacheng Liao, Fanding Lei, Meichen Liu, Lingkun Long, Junyi Chen, Han Wan, Bei Yu, Weisheng Zhao TCAS-I 2026 (JCR Q1) MIREDO: MIP-Driven Resource-Efficient Dataflow Optimization for Computing-in-Memory Accelerator Xiaolin He, Cenlin Duan, Yingjie Qi, Xiao Ma, Jianlei Yang ASPDAC 2026 (CCF C) CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures Yingjie Qi, Jianlei Yang, Rubing Yang, Cenlin Duan, Xiaolin He, Ziyan He, Weitao Pan, Weisheng Zhao TC 2025 (CCF A) ACE-GNN: Adaptive GNN Co-Inference with System-Aware Scheduling in Dynamic Edge Environments Ao Zhou, Jianlei Yang, Tong Qiao, Yingjie Qi, Xinming Wei, Cenlin Duan, Weisheng Zhao, Chunming Hu TCAD 2025 (CCF A) HPIM: Heterogeneous Processing-In-Memory-based Accelerator for Large Language Models Inference Cenlin Duan, Jianlei Yang, Rubing Yang, Yikun Wang, Yiou Wang, Lingkun Long, Yingjie Qi, Xiaolin He, Ao Zhou, Xueyan Wang, Weisheng Zhao TCAD 2025 (CCF A) Towards Affordable, Adaptive and Automatic GNN Training on CPU-GPU Heterogeneous Platforms Tong Qiao, Ao Zhou, Yingjie Qi, Yiou Wang, Han Wan, Jianlei Yang and Chunming Hu ICCD 2025 (CCF B) Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design Tianwei Pan, Tianao Dai, Jianlei Yang, Hongbin Jing, Yang Su, Zeyu Hao, Xiaotao Jia, Chunming Hu and Weisheng Zhao ISCA 2025 (CCF A) CIMFlow: An Integrated Framework for Systematic Design and Evaluation of Digital CIM Architectures Yingjie Qi, Jianlei Yang, Yiou Wang, Yikun Wang, Dayu Wang, Ling Tang, Cenlin Duan, Xiaolin He and Weisheng Zhao DAC 2025 (CCF A) Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity Cenlin Duan, Jianlei Yang, Yikun Wang, Yiou Wang, Yingjie Qi, Xiaolin He, Bonan Yan, Xueyan Wang, Xiaotao Jia and Weisheng Zhao TCAD 2025 (CCF A) Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity Cenlin Duan, Jianlei Yang, Yiou Wang, Yikun Wang, Yingjie Qi, Xiaolin He, Bonan Yan, Xueyan Wang, Xiaotao Jia and Weisheng Zhao DAC 2024 (CCF A) Graph Neural Networks Automated Design and Deployment on Device-Edge Co-Inference Systems Ao Zhou, Jianlei Yang, Tong Qiao, Yingjie Qi, Zhi Yang, Weisheng Zhao and Chunming Hu DAC 2024 (CCF A) GNNavigator: Towards Adaptive Training of Graph Neural Networks via Automatic Guideline Exploration Tong Qiao, Jianlei Yang, Yingjie Qi, Ao Zhou, Chen Bai, Bei Yu, Weisheng Zhao and Chunming Hu DAC 2024 (CCF A) WinoGen: A Highly Configurable Winograd Convolution IP Generator for Efficient CNN Acceleration on FPGA Mingjun Li, Pengjia Li, Shuo Yin, Shixin Chen, Beichen Li, Chong Tong, Jianlei Yang, Tinghuan Chen and Bei Yu DAC 2024 (CCF A) An Energy-Efficient Bayesian Neural Network Implementation Using Stochastic Computing Method Xiaotao Jia, Huiyi Gu, Yuhao Liu, Jianlei Yang, Xueyan Wang, Weitao Pan, Youguang Zhang, Sorin Cotofana, Weisheng Zhao TNNLS 2024 (JCR Q1) Architectural Implications of GNN Aggregation Programming Abstractions Yingjie Qi, Jianlei Yang, Ao Zhou, Tong Qiao, Chunming Hu IEEE Computer Architecture Letters (CAL) 2024 HGNAS: Hardware-Aware Graph Neural Architecture Search for Edge Devices Ao Zhou, Jianlei Yang, Yingjie Qi, Tong Qiao, Yumeng Shi, Cenlin Duan, Weisheng Zhao, Chunming Hu TC 2024 (CCF A) DDC-PIM: Efficient Algorithm/Architecture Co-design for Doubling Data Capacity of SRAM-based Processing-In-Memory Cenlin Duan, Jianlei Yang, Xiaolin He, Yingjie Qi, Yikun Wang, Yiou Wang, Ziyan He, Bonan Yan, Xueyan Wang, Xiaotao Jia, Weitao Pan, Weisheng Zhao TCAD 2024 (CCF A) Lossy and Lossless (L^2) Post-training Model Size Compression Yumeng Shi, Shihao Bai, Xiuying Wei, Ruihao Gong, Jianlei Yang ICCV 2023 (CCF A) Graph Algorithm Optimization for Spintronics-Based In-Memory Computing Architecture Xueyan WANG, Xuhang CHEN, Xiaotao JIA, Jianlei YANG, Gang QU, Weisheng ZHAO çµå­ä¸ä¿¡æ¯å­¦æ¥ 2023 Hardware-Aware Graph Neural Network Automated Design for Edge Computing Platforms Ao Zhou, Jianlei Yang, Yingjie Qi, Yumeng Shi, Tong Qiao, Weisheng Zhao, Chunming Hu DAC 2023 (CCF A) IMGA: Efficient In-Memory Graph Convolution Network Aggregation with Data Flow Optimizations Yuntao Wei, Xueyan Wang, Shangtong Zhang, Jianlei Yang, Xiaotao Jia, Zhaohao Wang, Gang Qu, Weisheng Zhao TCAD 2023 (CCF A) An Energy Efficient Bayesian Neural Network Implementation using Stochastic Computing Method Xiaotao Jia, Huiyi Gu, Yuhao Liu, Jianlei Yang, Xueyan Wang, Weitao P",
  "content_length": 13440,
  "method": "requests",
  "crawl_time": "2025-12-01 13:30:13"
}