$date
	Sat Oct 22 23:58:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1011948
b1000 !
1"
#1011950
b1000 &
b1000 %
1$
#1011951
0"
#1011954
b100 &
b100 %
#1011958
b10 &
b10 %
#1011962
b1 &
b1 %
1#
#1011966
b0 &
0#
b0 %
0$
#2046421
b10001 !
1"
#2046422
b10001 &
b10001 %
1$
#2046423
0"
#2046426
b110100 &
b110100 %
#2046430
b11010 &
b11010 %
#2046434
b1101 &
b1101 %
#2046438
b101000 &
b101000 %
#2046442
b10100 &
b10100 %
#2046446
b1010 &
b1010 %
#2046450
b101 &
b101 %
#2046454
b10000 &
b10000 %
#2046458
b1000 &
b1000 %
#2046462
b100 &
b100 %
#2046466
b10 &
b10 %
#2046470
b1 &
1#
b1 %
#2046474
b0 &
b0 %
0#
0$
#2972414
b11100 &
b11100 %
1$
b11100 !
1"
#2972415
0"
#2972418
b1110 &
b1110 %
#2972422
b111 &
b111 %
#2972426
b10110 &
b10110 %
#2972430
b1011 &
b1011 %
#2972434
b100010 &
b100010 %
#2972438
b10001 &
b10001 %
#2972442
b110100 &
b110100 %
#2972446
b11010 &
b11010 %
#2972450
b1101 &
b1101 %
#2972454
b101000 &
b101000 %
#2972458
b10100 &
b10100 %
#2972462
b1010 &
b1010 %
#2972466
b101 &
b101 %
#2972470
b10000 &
b10000 %
#2972474
b1000 &
b1000 %
#2972478
b100 &
b100 %
#2972482
b10 &
b10 %
#2972486
b1 &
1#
b1 %
#2972490
b0 &
b0 %
0#
0$
#4500012
