

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_CopyW2_inft'
================================================================
* Date:           Tue Oct 28 18:16:18 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   77|   77|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW2_inft  |       75|       75|        13|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 16 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln566_3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln566_3"   --->   Operation 17 'read' 'trunc_ln566_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln566_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln566"   --->   Operation 18 'read' 'sext_ln566_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln566_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln566_1"   --->   Operation 19 'read' 'zext_ln566_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln576_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln576_7"   --->   Operation 20 'read' 'zext_ln576_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln566_cast = sext i62 %sext_ln566_read"   --->   Operation 21 'sext' 'sext_ln566_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln566_1_cast = zext i11 %zext_ln566_1_read"   --->   Operation 22 'zext' 'zext_ln566_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_22, i32 0, i32 0, void @empty_3, i32 0, i32 2048, void @empty_8, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i2"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i2_1 = load i7 %i2" [src/srcnn.cpp:570]   --->   Operation 34 'load' 'i2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.77ns)   --->   "%icmp_ln570 = icmp_eq  i7 %i2_1, i7 64" [src/srcnn.cpp:570]   --->   Operation 36 'icmp' 'icmp_ln570' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln570 = add i7 %i2_1, i7 1" [src/srcnn.cpp:570]   --->   Operation 37 'add' 'add_ln570' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln570 = br i1 %icmp_ln570, void %for.inc194.split_ifconv, void %for.inc203.exitStub" [src/srcnn.cpp:570]   --->   Operation 38 'br' 'br_ln570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln570 = zext i7 %i2_1" [src/srcnn.cpp:570]   --->   Operation 39 'zext' 'zext_ln570' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln576_5 = add i12 %zext_ln566_1_cast, i12 %zext_ln570" [src/srcnn.cpp:576]   --->   Operation 40 'add' 'add_ln576_5' <Predicate = (!icmp_ln570)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln576_1 = zext i12 %add_ln576_5" [src/srcnn.cpp:576]   --->   Operation 41 'zext' 'zext_ln576_1' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.08ns)   --->   "%add_ln576 = add i63 %zext_ln576_1, i63 %sext_ln566_cast" [src/srcnn.cpp:576]   --->   Operation 42 'add' 'add_ln576' <Predicate = (!icmp_ln570)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln576 = sext i63 %add_ln576" [src/srcnn.cpp:576]   --->   Operation 43 'sext' 'sext_ln576' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln576" [src/srcnn.cpp:576]   --->   Operation 44 'getelementptr' 'gmem_w2_addr' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.73ns)   --->   "%switch_ln576 = switch i3 %trunc_ln566_3_read, void %arrayidx19312.case.7, i3 0, void %arrayidx19312.case.0, i3 1, void %arrayidx19312.case.1, i3 2, void %arrayidx19312.case.2, i3 3, void %arrayidx19312.case.3, i3 4, void %arrayidx19312.case.4, i3 5, void %arrayidx19312.case.5, i3 6, void %arrayidx19312.case.6" [src/srcnn.cpp:576]   --->   Operation 45 'switch' 'switch_ln576' <Predicate = (!icmp_ln570)> <Delay = 0.73>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln570 = store i7 %add_ln570, i7 %i2" [src/srcnn.cpp:570]   --->   Operation 46 'store' 'store_ln570' <Predicate = (!icmp_ln570)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln570 = br void %for.inc194" [src/srcnn.cpp:570]   --->   Operation 47 'br' 'br_ln570' <Predicate = (!icmp_ln570)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 48 [8/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 48 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 49 [7/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 49 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 50 [6/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 50 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 51 [5/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 51 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [4/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 52 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 53 [3/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 53 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 54 [2/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 54 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [1/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:576]   --->   Operation 55 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 56 [1/1] (7.30ns)   --->   "%gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w2_addr" [src/srcnn.cpp:576]   --->   Operation 56 'read' 'gmem_w2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.30>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln576 = bitcast i32 %gmem_w2_addr_read" [src/srcnn.cpp:576]   --->   Operation 57 'bitcast' 'bitcast_ln576' <Predicate = true> <Delay = 0.00>
ST_11 : [1/1] (0.62ns)   --->   Input mux for Operation 58 '%pf = fpext i32 %bitcast_ln576'
ST_11 : Operation 58 [2/2] (1.68ns)   --->   "%pf = fpext i32 %bitcast_ln576" [src/srcnn.cpp:576]   --->   Operation 58 'fpext' 'pf' <Predicate = true> <Delay = 1.68> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.52>
ST_12 : Operation 59 [1/2] (2.30ns)   --->   "%pf = fpext i32 %bitcast_ln576" [src/srcnn.cpp:576]   --->   Operation 59 'fpext' 'pf' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf" [src/srcnn.cpp:576]   --->   Operation 60 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln576 = trunc i64 %bitcast_ln724" [src/srcnn.cpp:576]   --->   Operation 61 'trunc' 'trunc_ln576' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [src/srcnn.cpp:576]   --->   Operation 62 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [src/srcnn.cpp:576]   --->   Operation 63 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln576 = zext i11 %tmp_s" [src/srcnn.cpp:576]   --->   Operation 64 'zext' 'zext_ln576' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln576_1 = trunc i64 %bitcast_ln724" [src/srcnn.cpp:576]   --->   Operation 65 'trunc' 'trunc_ln576_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln576_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln576_1" [src/srcnn.cpp:576]   --->   Operation 66 'bitconcatenate' 'zext_ln576_2_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln576_6 = zext i53 %zext_ln576_2_cast" [src/srcnn.cpp:576]   --->   Operation 67 'zext' 'zext_ln576_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (1.10ns)   --->   "%sub_ln576 = sub i54 0, i54 %zext_ln576_6" [src/srcnn.cpp:576]   --->   Operation 68 'sub' 'sub_ln576' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (1.08ns)   --->   "%icmp_ln576 = icmp_eq  i63 %trunc_ln576, i63 0" [src/srcnn.cpp:576]   --->   Operation 69 'icmp' 'icmp_ln576' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.80ns)   --->   "%sub_ln576_1 = sub i12 1075, i12 %zext_ln576" [src/srcnn.cpp:576]   --->   Operation 70 'sub' 'sub_ln576_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln576_2 = trunc i12 %sub_ln576_1" [src/srcnn.cpp:576]   --->   Operation 71 'trunc' 'trunc_ln576_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.80ns)   --->   "%icmp_ln576_1 = icmp_sgt  i12 %sub_ln576_1, i12 14" [src/srcnn.cpp:576]   --->   Operation 72 'icmp' 'icmp_ln576_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.80ns)   --->   "%add_ln576_1 = add i12 %sub_ln576_1, i12 4082" [src/srcnn.cpp:576]   --->   Operation 73 'add' 'add_ln576_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.80ns)   --->   "%sub_ln576_2 = sub i12 14, i12 %sub_ln576_1" [src/srcnn.cpp:576]   --->   Operation 74 'sub' 'sub_ln576_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.37ns)   --->   "%select_ln576_1 = select i1 %icmp_ln576_1, i12 %add_ln576_1, i12 %sub_ln576_2" [src/srcnn.cpp:576]   --->   Operation 75 'select' 'select_ln576_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.80ns)   --->   "%icmp_ln576_4 = icmp_sgt  i12 %add_ln576_1, i12 54" [src/srcnn.cpp:576]   --->   Operation 76 'icmp' 'icmp_ln576_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln576_1, i32 4, i32 11" [src/srcnn.cpp:576]   --->   Operation 77 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.76ns)   --->   "%icmp_ln576_5 = icmp_eq  i8 %tmp_19, i8 0" [src/srcnn.cpp:576]   --->   Operation 78 'icmp' 'icmp_ln576_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sub_ln576_1, i32 4, i32 11" [src/srcnn.cpp:576]   --->   Operation 79 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.76ns)   --->   "%icmp_ln576_6 = icmp_sgt  i8 %tmp_20, i8 0" [src/srcnn.cpp:576]   --->   Operation 80 'icmp' 'icmp_ln576_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln576_7 = trunc i12 %sub_ln576_1" [src/srcnn.cpp:576]   --->   Operation 81 'trunc' 'trunc_ln576_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.80ns)   --->   "%add_ln576_3 = add i12 %sub_ln576_1, i12 4080" [src/srcnn.cpp:576]   --->   Operation 82 'add' 'add_ln576_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.80ns)   --->   "%icmp_ln576_7 = icmp_sgt  i12 %add_ln576_3, i12 53" [src/srcnn.cpp:576]   --->   Operation 83 'icmp' 'icmp_ln576_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln576_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 513, i1 %icmp_ln576_1" [src/srcnn.cpp:576]   --->   Operation 84 'bitconcatenate' 'or_ln576_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln576_4 = sext i11 %or_ln576_4" [src/srcnn.cpp:576]   --->   Operation 85 'sext' 'sext_ln576_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln576_6 = add i12 %sext_ln576_4, i12 %zext_ln576" [src/srcnn.cpp:576]   --->   Operation 86 'add' 'add_ln576_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln576_6, i32 1, i32 11" [src/srcnn.cpp:576]   --->   Operation 87 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.79ns)   --->   "%icmp_ln576_10 = icmp_sgt  i11 %tmp_23, i11 0" [src/srcnn.cpp:576]   --->   Operation 88 'icmp' 'icmp_ln576_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 219 'ret' 'ret_ln0' <Predicate = (icmp_ln570)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.92>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln576_2 = zext i7 %i2_1" [src/srcnn.cpp:576]   --->   Operation 89 'zext' 'zext_ln576_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.76ns)   --->   "%add_ln576_9 = add i8 %zext_ln576_7_read, i8 %zext_ln576_2" [src/srcnn.cpp:576]   --->   Operation 90 'add' 'add_ln576_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln576_5 = zext i8 %add_ln576_9" [src/srcnn.cpp:576]   --->   Operation 91 'zext' 'zext_ln576_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 92 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 93 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 94 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 95 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 96 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 97 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 98 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 99 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln571 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [src/srcnn.cpp:571]   --->   Operation 100 'specpipeline' 'specpipeline_ln571' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln570 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:570]   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln570' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln570 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/srcnn.cpp:570]   --->   Operation 102 'specloopname' 'specloopname_ln570' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.40ns)   --->   "%select_ln576 = select i1 %tmp, i54 %sub_ln576, i54 %zext_ln576_6" [src/srcnn.cpp:576]   --->   Operation 103 'select' 'select_ln576' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln576_1 = sext i12 %select_ln576_1" [src/srcnn.cpp:576]   --->   Operation 104 'sext' 'sext_ln576_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.80ns)   --->   "%icmp_ln576_2 = icmp_eq  i12 %sub_ln576_1, i12 14" [src/srcnn.cpp:576]   --->   Operation 105 'icmp' 'icmp_ln576_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln576_3 = trunc i54 %select_ln576" [src/srcnn.cpp:576]   --->   Operation 106 'trunc' 'trunc_ln576_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.80ns)   --->   "%icmp_ln576_3 = icmp_ult  i12 %select_ln576_1, i12 54" [src/srcnn.cpp:576]   --->   Operation 107 'icmp' 'icmp_ln576_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_2)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_w2_addr_read, i32 31" [src/srcnn.cpp:576]   --->   Operation 108 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_2)   --->   "%select_ln576_3 = select i1 %tmp_18, i16 65535, i16 0" [src/srcnn.cpp:576]   --->   Operation 109 'select' 'select_ln576_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln576_2 = sext i12 %select_ln576_1" [src/srcnn.cpp:576]   --->   Operation 110 'sext' 'sext_ln576_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln576_9 = zext i32 %sext_ln576_2" [src/srcnn.cpp:576]   --->   Operation 111 'zext' 'zext_ln576_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (1.50ns)   --->   "%ashr_ln576 = ashr i54 %select_ln576, i54 %zext_ln576_9" [src/srcnn.cpp:576]   --->   Operation 112 'ashr' 'ashr_ln576' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_2)   --->   "%trunc_ln576_4 = trunc i54 %ashr_ln576" [src/srcnn.cpp:576]   --->   Operation 113 'trunc' 'trunc_ln576_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln576_2 = select i1 %icmp_ln576_3, i16 %trunc_ln576_4, i16 %select_ln576_3" [src/srcnn.cpp:576]   --->   Operation 114 'select' 'select_ln576_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln576)   --->   "%trunc_ln576_5 = trunc i16 %select_ln576_2" [src/srcnn.cpp:576]   --->   Operation 115 'trunc' 'trunc_ln576_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.79ns)   --->   "%add_ln576_2 = add i11 %trunc_ln576_2, i11 2033" [src/srcnn.cpp:576]   --->   Operation 116 'add' 'add_ln576_2' <Predicate = (!icmp_ln576_4)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln576_4 = zext i11 %add_ln576_2" [src/srcnn.cpp:576]   --->   Operation 117 'zext' 'zext_ln576_4' <Predicate = (!icmp_ln576_4)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%bit_select59_i3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln576, i32 %zext_ln576_4" [src/srcnn.cpp:576]   --->   Operation 118 'bitselect' 'bit_select59_i3' <Predicate = (!icmp_ln576_4)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln576_1cast = trunc i31 %sext_ln576_1" [src/srcnn.cpp:576]   --->   Operation 119 'trunc' 'sext_ln576_1cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.90ns)   --->   "%shl_ln576 = shl i16 %trunc_ln576_3, i16 %sext_ln576_1cast" [src/srcnn.cpp:576]   --->   Operation 120 'shl' 'shl_ln576' <Predicate = true> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln576)   --->   "%select_ln576_8 = select i1 %icmp_ln576_4, i1 %tmp, i1 %bit_select59_i3" [src/srcnn.cpp:576]   --->   Operation 121 'select' 'select_ln576_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.78ns)   --->   "%sub_ln576_3 = sub i6 5, i6 %trunc_ln576_7" [src/srcnn.cpp:576]   --->   Operation 122 'sub' 'sub_ln576_3' <Predicate = (!icmp_ln576_7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln576_2)   --->   "%select_ln576_19 = select i1 %icmp_ln576_7, i6 0, i6 %sub_ln576_3" [src/srcnn.cpp:576]   --->   Operation 123 'select' 'select_ln576_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln576_2)   --->   "%zext_ln576_10 = zext i6 %select_ln576_19" [src/srcnn.cpp:576]   --->   Operation 124 'zext' 'zext_ln576_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.73ns) (out node of the LUT)   --->   "%lshr_ln576_2 = lshr i54 18014398509481983, i54 %zext_ln576_10" [src/srcnn.cpp:576]   --->   Operation 125 'lshr' 'lshr_ln576_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln576_8)   --->   "%and_ln576_21 = and i54 %select_ln576, i54 %lshr_ln576_2" [src/srcnn.cpp:576]   --->   Operation 126 'and' 'and_ln576_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (1.09ns) (out node of the LUT)   --->   "%icmp_ln576_8 = icmp_ne  i54 %and_ln576_21, i54 0" [src/srcnn.cpp:576]   --->   Operation 127 'icmp' 'icmp_ln576_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln576)   --->   "%and_ln576_1 = and i1 %icmp_ln576_6, i1 %icmp_ln576_8" [src/srcnn.cpp:576]   --->   Operation 128 'and' 'and_ln576_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_13)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln576_2, i32 15" [src/srcnn.cpp:576]   --->   Operation 129 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln576)   --->   "%or_ln576 = or i1 %trunc_ln576_5, i1 %and_ln576_1" [src/srcnn.cpp:576]   --->   Operation 130 'or' 'or_ln576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576 = and i1 %or_ln576, i1 %select_ln576_8" [src/srcnn.cpp:576]   --->   Operation 131 'and' 'and_ln576' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln576_4)   --->   "%zext_ln576_3 = zext i1 %and_ln576" [src/srcnn.cpp:576]   --->   Operation 132 'zext' 'zext_ln576_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln576_4 = add i16 %select_ln576_2, i16 %zext_ln576_3" [src/srcnn.cpp:576]   --->   Operation 133 'add' 'add_ln576_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_13)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln576_4, i32 15" [src/srcnn.cpp:576]   --->   Operation 134 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_13)   --->   "%xor_ln576_8 = xor i1 %tmp_22, i1 1" [src/srcnn.cpp:576]   --->   Operation 135 'xor' 'xor_ln576_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_10)   --->   "%select_ln576_9 = select i1 %icmp_ln576_2, i16 %trunc_ln576_3, i16 0" [src/srcnn.cpp:576]   --->   Operation 136 'select' 'select_ln576_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_10)   --->   "%xor_ln576_1 = xor i1 %icmp_ln576_2, i1 1" [src/srcnn.cpp:576]   --->   Operation 137 'xor' 'xor_ln576_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576_10 = and i1 %icmp_ln576_1, i1 %xor_ln576_1" [src/srcnn.cpp:576]   --->   Operation 138 'and' 'and_ln576_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln576_10 = select i1 %and_ln576_10, i16 %add_ln576_4, i16 %select_ln576_9" [src/srcnn.cpp:576]   --->   Operation 139 'select' 'select_ln576_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.80ns)   --->   "%icmp_ln576_9 = icmp_slt  i12 %sub_ln576_1, i12 14" [src/srcnn.cpp:576]   --->   Operation 140 'icmp' 'icmp_ln576_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_11)   --->   "%and_ln576_11 = and i1 %icmp_ln576_9, i1 %icmp_ln576_5" [src/srcnn.cpp:576]   --->   Operation 141 'and' 'and_ln576_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln576_11 = select i1 %and_ln576_11, i16 %shl_ln576, i16 %select_ln576_10" [src/srcnn.cpp:576]   --->   Operation 142 'select' 'select_ln576_11' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_13)   --->   "%and_ln576_12 = and i1 %tmp_21, i1 %xor_ln576_8" [src/srcnn.cpp:576]   --->   Operation 143 'and' 'and_ln576_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576_13 = and i1 %and_ln576_12, i1 %and_ln576_10" [src/srcnn.cpp:576]   --->   Operation 144 'and' 'and_ln576_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.80ns)   --->   "%add_ln576_7 = add i12 %sub_ln576_1, i12 2" [src/srcnn.cpp:576]   --->   Operation 145 'add' 'add_ln576_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln576_5 = sext i12 %add_ln576_7" [src/srcnn.cpp:576]   --->   Operation 146 'sext' 'sext_ln576_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.80ns)   --->   "%add_ln576_8 = add i12 %sub_ln576_1, i12 3" [src/srcnn.cpp:576]   --->   Operation 147 'add' 'add_ln576_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln576_11, i32 15" [src/srcnn.cpp:576]   --->   Operation 148 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.80ns)   --->   "%icmp_ln576_11 = icmp_slt  i12 %add_ln576_7, i12 54" [src/srcnn.cpp:576]   --->   Operation 149 'icmp' 'icmp_ln576_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln576_7, i32 11" [src/srcnn.cpp:576]   --->   Operation 150 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.28ns)   --->   "%xor_ln576_9 = xor i1 %tmp_25, i1 1" [src/srcnn.cpp:576]   --->   Operation 151 'xor' 'xor_ln576_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.80ns)   --->   "%icmp_ln576_12 = icmp_ult  i12 %add_ln576_7, i12 54" [src/srcnn.cpp:576]   --->   Operation 152 'icmp' 'icmp_ln576_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%tobool_i3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln576, i32 %sext_ln576_5" [src/srcnn.cpp:576]   --->   Operation 153 'bitselect' 'tobool_i3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.28ns)   --->   "%and_ln576_14 = and i1 %icmp_ln576_12, i1 %tobool_i3" [src/srcnn.cpp:576]   --->   Operation 154 'and' 'and_ln576_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.80ns)   --->   "%icmp_ln576_13 = icmp_slt  i12 %add_ln576_8, i12 54" [src/srcnn.cpp:576]   --->   Operation 155 'icmp' 'icmp_ln576_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.80ns)   --->   "%icmp_ln576_14 = icmp_ult  i12 %add_ln576_8, i12 54" [src/srcnn.cpp:576]   --->   Operation 156 'icmp' 'icmp_ln576_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.78ns)   --->   "%add_ln576_10 = add i6 %trunc_ln576_7, i6 3" [src/srcnn.cpp:576]   --->   Operation 157 'add' 'add_ln576_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln576_8 = zext i6 %add_ln576_10" [src/srcnn.cpp:576]   --->   Operation 158 'zext' 'zext_ln576_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (1.50ns)   --->   "%lshr_ln576 = lshr i54 %select_ln576, i54 %zext_ln576_8" [src/srcnn.cpp:576]   --->   Operation 159 'lshr' 'lshr_ln576' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.73ns)   --->   "%lshr_ln576_1 = lshr i54 18014398509481983, i54 %zext_ln576_8" [src/srcnn.cpp:576]   --->   Operation 160 'lshr' 'lshr_ln576_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (1.09ns)   --->   "%icmp_ln576_15 = icmp_eq  i54 %lshr_ln576, i54 %lshr_ln576_1" [src/srcnn.cpp:576]   --->   Operation 161 'icmp' 'icmp_ln576_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_12)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln576_8, i32 11" [src/srcnn.cpp:576]   --->   Operation 162 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_12)   --->   "%xor_ln576_10 = xor i1 %tmp_26, i1 1" [src/srcnn.cpp:576]   --->   Operation 163 'xor' 'xor_ln576_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln576_12 = select i1 %icmp_ln576_14, i1 %icmp_ln576_15, i1 %xor_ln576_10" [src/srcnn.cpp:576]   --->   Operation 164 'select' 'select_ln576_12' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.28ns)   --->   "%and_ln576_2 = and i1 %icmp_ln576_13, i1 %xor_ln576_9" [src/srcnn.cpp:576]   --->   Operation 165 'and' 'and_ln576_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_13)   --->   "%and_ln576_3 = and i1 %select_ln576_12, i1 %and_ln576_14" [src/srcnn.cpp:576]   --->   Operation 166 'and' 'and_ln576_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.28ns)   --->   "%xor_ln576 = xor i1 %and_ln576_14, i1 1" [src/srcnn.cpp:576]   --->   Operation 167 'xor' 'xor_ln576' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (1.09ns)   --->   "%icmp_ln576_16 = icmp_eq  i54 %lshr_ln576, i54 0" [src/srcnn.cpp:576]   --->   Operation 168 'icmp' 'icmp_ln576_16' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_14)   --->   "%and_ln576_4 = and i1 %icmp_ln576_16, i1 %xor_ln576" [src/srcnn.cpp:576]   --->   Operation 169 'and' 'and_ln576_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.80ns)   --->   "%icmp_ln576_17 = icmp_eq  i12 %add_ln576_8, i12 54" [src/srcnn.cpp:576]   --->   Operation 170 'icmp' 'icmp_ln576_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_13)   --->   "%select_ln576_6 = select i1 %icmp_ln576_17, i1 %and_ln576_14, i1 %xor_ln576_9" [src/srcnn.cpp:576]   --->   Operation 171 'select' 'select_ln576_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_14)   --->   "%select_ln576_7 = select i1 %icmp_ln576_17, i1 %xor_ln576, i1 %xor_ln576_9" [src/srcnn.cpp:576]   --->   Operation 172 'select' 'select_ln576_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln576_13 = select i1 %and_ln576_2, i1 %and_ln576_3, i1 %select_ln576_6" [src/srcnn.cpp:576]   --->   Operation 173 'select' 'select_ln576_13' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln576_14 = select i1 %and_ln576_2, i1 %and_ln576_4, i1 %select_ln576_7" [src/srcnn.cpp:576]   --->   Operation 174 'select' 'select_ln576_14' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_7)   --->   "%select_ln576_4 = select i1 %and_ln576_13, i1 %select_ln576_13, i1 %select_ln576_14" [src/srcnn.cpp:576]   --->   Operation 175 'select' 'select_ln576_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln576_5)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln576_7, i32 11" [src/srcnn.cpp:576]   --->   Operation 176 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln576_5)   --->   "%or_ln576_1 = or i1 %tmp_27, i1 %xor_ln576" [src/srcnn.cpp:576]   --->   Operation 177 'or' 'or_ln576_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln576_5)   --->   "%and_ln576_5 = and i1 %select_ln576_12, i1 %or_ln576_1" [src/srcnn.cpp:576]   --->   Operation 178 'and' 'and_ln576_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln576_5)   --->   "%select_ln576_15 = select i1 %and_ln576_13, i1 %and_ln576_5, i1 %select_ln576_13" [src/srcnn.cpp:576]   --->   Operation 179 'select' 'select_ln576_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_9)   --->   "%and_ln576_6 = and i1 %and_ln576_13, i1 %select_ln576_13" [src/srcnn.cpp:576]   --->   Operation 180 'and' 'and_ln576_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_9)   --->   "%xor_ln576_2 = xor i1 %and_ln576_6, i1 1" [src/srcnn.cpp:576]   --->   Operation 181 'xor' 'xor_ln576_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.28ns)   --->   "%xor_ln576_3 = xor i1 %icmp_ln576_11, i1 1" [src/srcnn.cpp:576]   --->   Operation 182 'xor' 'xor_ln576_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln576_5 = or i1 %select_ln576_15, i1 %xor_ln576_3" [src/srcnn.cpp:576]   --->   Operation 183 'or' 'or_ln576_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_16)   --->   "%and_ln576_15 = and i1 %tmp_24, i1 %xor_ln576_3" [src/srcnn.cpp:576]   --->   Operation 184 'and' 'and_ln576_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576_16 = and i1 %and_ln576_15, i1 %tmp" [src/srcnn.cpp:576]   --->   Operation 185 'and' 'and_ln576_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_9)   --->   "%and_ln576_17 = and i1 %icmp_ln576_11, i1 %tmp" [src/srcnn.cpp:576]   --->   Operation 186 'and' 'and_ln576_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_9)   --->   "%select_ln576_16 = select i1 %and_ln576_17, i1 %xor_ln576_2, i1 %and_ln576_16" [src/srcnn.cpp:576]   --->   Operation 187 'select' 'select_ln576_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_7)   --->   "%xor_ln576_4 = xor i1 %select_ln576_4, i1 1" [src/srcnn.cpp:576]   --->   Operation 188 'xor' 'xor_ln576_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_7)   --->   "%and_ln576_18 = and i1 %icmp_ln576_11, i1 %xor_ln576_4" [src/srcnn.cpp:576]   --->   Operation 189 'and' 'and_ln576_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_7)   --->   "%or_ln576_2 = or i1 %tmp_24, i1 %and_ln576_18" [src/srcnn.cpp:576]   --->   Operation 190 'or' 'or_ln576_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_7)   --->   "%xor_ln576_5 = xor i1 %tmp, i1 1" [src/srcnn.cpp:576]   --->   Operation 191 'xor' 'xor_ln576_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576_7 = and i1 %or_ln576_2, i1 %xor_ln576_5" [src/srcnn.cpp:576]   --->   Operation 192 'and' 'and_ln576_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln576_6)   --->   "%and_ln576_8 = and i1 %tmp_24, i1 %or_ln576_5" [src/srcnn.cpp:576]   --->   Operation 193 'and' 'and_ln576_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln576_6 = xor i1 %and_ln576_8, i1 1" [src/srcnn.cpp:576]   --->   Operation 194 'xor' 'xor_ln576_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576_9 = and i1 %select_ln576_16, i1 %xor_ln576_6" [src/srcnn.cpp:576]   --->   Operation 195 'and' 'and_ln576_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_20)   --->   "%or_ln576_3 = or i1 %and_ln576_9, i1 %and_ln576_7" [src/srcnn.cpp:576]   --->   Operation 196 'or' 'or_ln576_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_18)   --->   "%select_ln576_5 = select i1 %and_ln576_7, i16 32767, i16 32768" [src/srcnn.cpp:576]   --->   Operation 197 'select' 'select_ln576_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln576_18)   --->   "%select_ln576_17 = select i1 %icmp_ln576, i16 0, i16 %select_ln576_11" [src/srcnn.cpp:576]   --->   Operation 198 'select' 'select_ln576_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_20)   --->   "%xor_ln576_7 = xor i1 %icmp_ln576, i1 1" [src/srcnn.cpp:576]   --->   Operation 199 'xor' 'xor_ln576_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln576_20)   --->   "%and_ln576_19 = and i1 %or_ln576_3, i1 %xor_ln576_7" [src/srcnn.cpp:576]   --->   Operation 200 'and' 'and_ln576_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln576_20 = and i1 %and_ln576_19, i1 %icmp_ln576_10" [src/srcnn.cpp:576]   --->   Operation 201 'and' 'and_ln576_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln576_18 = select i1 %and_ln576_20, i16 %select_ln576_5, i16 %select_ln576_17" [src/srcnn.cpp:576]   --->   Operation 202 'select' 'select_ln576_18' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35" [src/srcnn.cpp:576]   --->   Operation 203 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 6)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 204 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 6)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34" [src/srcnn.cpp:576]   --->   Operation 205 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 5)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 206 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 5)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33" [src/srcnn.cpp:576]   --->   Operation 207 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 4)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 208 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 4)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32" [src/srcnn.cpp:576]   --->   Operation 209 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 3)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 210 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 3)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31" [src/srcnn.cpp:576]   --->   Operation 211 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 212 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 2)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30" [src/srcnn.cpp:576]   --->   Operation 213 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 214 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 1)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29" [src/srcnn.cpp:576]   --->   Operation 215 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 216 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 0)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (1.23ns)   --->   "%store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36" [src/srcnn.cpp:576]   --->   Operation 217 'store' 'store_ln576' <Predicate = (trunc_ln566_3_read == 7)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln576 = br void %arrayidx19312.exit" [src/srcnn.cpp:576]   --->   Operation 218 'br' 'br_ln576' <Predicate = (trunc_ln566_3_read == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.886ns
The critical path consists of the following:
	'alloca' operation ('i2') [14]  (0.000 ns)
	'load' operation ('i2', src/srcnn.cpp:570) on local variable 'i2' [33]  (0.000 ns)
	'add' operation ('add_ln576_5', src/srcnn.cpp:576) [54]  (0.798 ns)
	'add' operation ('add_ln576', src/srcnn.cpp:576) [56]  (1.088 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:576) on port 'gmem_w2' (src/srcnn.cpp:576) [59]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:576) on port 'gmem_w2' (src/srcnn.cpp:576) [59]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:576) on port 'gmem_w2' (src/srcnn.cpp:576) [59]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:576) on port 'gmem_w2' (src/srcnn.cpp:576) [59]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:576) on port 'gmem_w2' (src/srcnn.cpp:576) [59]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:576) on port 'gmem_w2' (src/srcnn.cpp:576) [59]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:576) on port 'gmem_w2' (src/srcnn.cpp:576) [59]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:576) on port 'gmem_w2' (src/srcnn.cpp:576) [59]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w2_addr_read', src/srcnn.cpp:576) on port 'gmem_w2' (src/srcnn.cpp:576) [60]  (7.300 ns)

 <State 11>: 2.306ns
The critical path consists of the following:
	multiplexor before operation 'fpext' with delay (0.623 ns)
'fpext' operation ('pf', src/srcnn.cpp:576) [62]  (1.683 ns)

 <State 12>: 5.520ns
The critical path consists of the following:
	'fpext' operation ('pf', src/srcnn.cpp:576) [62]  (2.306 ns)
	'sub' operation ('sub_ln576_1', src/srcnn.cpp:576) [74]  (0.809 ns)
	'icmp' operation ('icmp_ln576_1', src/srcnn.cpp:576) [76]  (0.809 ns)
	'add' operation ('add_ln576_6', src/srcnn.cpp:576) [131]  (0.798 ns)
	'icmp' operation ('icmp_ln576_10', src/srcnn.cpp:576) [133]  (0.798 ns)

 <State 13>: 6.925ns
The critical path consists of the following:
	'sub' operation ('sub_ln576_3', src/srcnn.cpp:576) [106]  (0.781 ns)
	'select' operation ('select_ln576_19', src/srcnn.cpp:576) [107]  (0.000 ns)
	'lshr' operation ('lshr_ln576_2', src/srcnn.cpp:576) [109]  (0.736 ns)
	'and' operation ('and_ln576_21', src/srcnn.cpp:576) [110]  (0.000 ns)
	'icmp' operation ('icmp_ln576_8', src/srcnn.cpp:576) [111]  (1.099 ns)
	'and' operation ('and_ln576_1', src/srcnn.cpp:576) [112]  (0.000 ns)
	'or' operation ('or_ln576', src/srcnn.cpp:576) [114]  (0.000 ns)
	'and' operation ('and_ln576', src/srcnn.cpp:576) [115]  (0.287 ns)
	'add' operation ('add_ln576_4', src/srcnn.cpp:576) [117]  (0.853 ns)
	'select' operation ('select_ln576_10', src/srcnn.cpp:576) [123]  (0.357 ns)
	'select' operation ('select_ln576_11', src/srcnn.cpp:576) [126]  (0.357 ns)
	'and' operation ('and_ln576_15', src/srcnn.cpp:576) [173]  (0.000 ns)
	'and' operation ('and_ln576_16', src/srcnn.cpp:576) [174]  (0.287 ns)
	'select' operation ('select_ln576_16', src/srcnn.cpp:576) [176]  (0.000 ns)
	'and' operation ('and_ln576_9', src/srcnn.cpp:576) [184]  (0.287 ns)
	'or' operation ('or_ln576_3', src/srcnn.cpp:576) [185]  (0.000 ns)
	'and' operation ('and_ln576_19', src/srcnn.cpp:576) [189]  (0.000 ns)
	'and' operation ('and_ln576_20', src/srcnn.cpp:576) [190]  (0.287 ns)
	'select' operation ('select_ln576_18', src/srcnn.cpp:576) [191]  (0.357 ns)
	'store' operation ('store_ln576', src/srcnn.cpp:576) of variable 'select_ln576_18', src/srcnn.cpp:576 on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2' [197]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
