#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd2f6a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd2f830 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xd28010 .functor NOT 1, L_0xd60400, C4<0>, C4<0>, C4<0>;
L_0xd60160 .functor XOR 1, L_0xd60000, L_0xd600c0, C4<0>, C4<0>;
L_0xd602f0 .functor XOR 1, L_0xd60160, L_0xd60220, C4<0>, C4<0>;
v0xd5d370_0 .net *"_ivl_10", 0 0, L_0xd60220;  1 drivers
v0xd5d470_0 .net *"_ivl_12", 0 0, L_0xd602f0;  1 drivers
v0xd5d550_0 .net *"_ivl_2", 0 0, L_0xd5ff60;  1 drivers
v0xd5d610_0 .net *"_ivl_4", 0 0, L_0xd60000;  1 drivers
v0xd5d6f0_0 .net *"_ivl_6", 0 0, L_0xd600c0;  1 drivers
v0xd5d820_0 .net *"_ivl_8", 0 0, L_0xd60160;  1 drivers
v0xd5d900_0 .var "clk", 0 0;
v0xd5d9a0_0 .net "f_dut", 0 0, L_0xd5fd70;  1 drivers
v0xd5da40_0 .net "f_ref", 0 0, L_0xd5eb20;  1 drivers
v0xd5dae0_0 .var/2u "stats1", 159 0;
v0xd5db80_0 .var/2u "strobe", 0 0;
v0xd5dc20_0 .net "tb_match", 0 0, L_0xd60400;  1 drivers
v0xd5dce0_0 .net "tb_mismatch", 0 0, L_0xd28010;  1 drivers
v0xd5dda0_0 .net "wavedrom_enable", 0 0, v0xd5b850_0;  1 drivers
v0xd5de40_0 .net "wavedrom_title", 511 0, v0xd5b910_0;  1 drivers
v0xd5df10_0 .net "x1", 0 0, v0xd5b9d0_0;  1 drivers
v0xd5dfb0_0 .net "x2", 0 0, v0xd5ba70_0;  1 drivers
v0xd5e160_0 .net "x3", 0 0, v0xd5bb60_0;  1 drivers
L_0xd5ff60 .concat [ 1 0 0 0], L_0xd5eb20;
L_0xd60000 .concat [ 1 0 0 0], L_0xd5eb20;
L_0xd600c0 .concat [ 1 0 0 0], L_0xd5fd70;
L_0xd60220 .concat [ 1 0 0 0], L_0xd5eb20;
L_0xd60400 .cmp/eeq 1, L_0xd5ff60, L_0xd602f0;
S_0xd2f9c0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xd2f830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xd1be70 .functor NOT 1, v0xd5bb60_0, C4<0>, C4<0>, C4<0>;
L_0xd300e0 .functor AND 1, L_0xd1be70, v0xd5ba70_0, C4<1>, C4<1>;
L_0xd28080 .functor NOT 1, v0xd5b9d0_0, C4<0>, C4<0>, C4<0>;
L_0xd5e400 .functor AND 1, L_0xd300e0, L_0xd28080, C4<1>, C4<1>;
L_0xd5e4d0 .functor NOT 1, v0xd5bb60_0, C4<0>, C4<0>, C4<0>;
L_0xd5e540 .functor AND 1, L_0xd5e4d0, v0xd5ba70_0, C4<1>, C4<1>;
L_0xd5e5f0 .functor AND 1, L_0xd5e540, v0xd5b9d0_0, C4<1>, C4<1>;
L_0xd5e6b0 .functor OR 1, L_0xd5e400, L_0xd5e5f0, C4<0>, C4<0>;
L_0xd5e810 .functor NOT 1, v0xd5ba70_0, C4<0>, C4<0>, C4<0>;
L_0xd5e880 .functor AND 1, v0xd5bb60_0, L_0xd5e810, C4<1>, C4<1>;
L_0xd5e9a0 .functor AND 1, L_0xd5e880, v0xd5b9d0_0, C4<1>, C4<1>;
L_0xd5ea10 .functor OR 1, L_0xd5e6b0, L_0xd5e9a0, C4<0>, C4<0>;
L_0xd5eb90 .functor AND 1, v0xd5bb60_0, v0xd5ba70_0, C4<1>, C4<1>;
L_0xd5ec00 .functor AND 1, L_0xd5eb90, v0xd5b9d0_0, C4<1>, C4<1>;
L_0xd5eb20 .functor OR 1, L_0xd5ea10, L_0xd5ec00, C4<0>, C4<0>;
v0xd28280_0 .net *"_ivl_0", 0 0, L_0xd1be70;  1 drivers
v0xd28320_0 .net *"_ivl_10", 0 0, L_0xd5e540;  1 drivers
v0xd1bee0_0 .net *"_ivl_12", 0 0, L_0xd5e5f0;  1 drivers
v0xd5a1b0_0 .net *"_ivl_14", 0 0, L_0xd5e6b0;  1 drivers
v0xd5a290_0 .net *"_ivl_16", 0 0, L_0xd5e810;  1 drivers
v0xd5a3c0_0 .net *"_ivl_18", 0 0, L_0xd5e880;  1 drivers
v0xd5a4a0_0 .net *"_ivl_2", 0 0, L_0xd300e0;  1 drivers
v0xd5a580_0 .net *"_ivl_20", 0 0, L_0xd5e9a0;  1 drivers
v0xd5a660_0 .net *"_ivl_22", 0 0, L_0xd5ea10;  1 drivers
v0xd5a7d0_0 .net *"_ivl_24", 0 0, L_0xd5eb90;  1 drivers
v0xd5a8b0_0 .net *"_ivl_26", 0 0, L_0xd5ec00;  1 drivers
v0xd5a990_0 .net *"_ivl_4", 0 0, L_0xd28080;  1 drivers
v0xd5aa70_0 .net *"_ivl_6", 0 0, L_0xd5e400;  1 drivers
v0xd5ab50_0 .net *"_ivl_8", 0 0, L_0xd5e4d0;  1 drivers
v0xd5ac30_0 .net "f", 0 0, L_0xd5eb20;  alias, 1 drivers
v0xd5acf0_0 .net "x1", 0 0, v0xd5b9d0_0;  alias, 1 drivers
v0xd5adb0_0 .net "x2", 0 0, v0xd5ba70_0;  alias, 1 drivers
v0xd5ae70_0 .net "x3", 0 0, v0xd5bb60_0;  alias, 1 drivers
S_0xd5afb0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xd2f830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xd5b790_0 .net "clk", 0 0, v0xd5d900_0;  1 drivers
v0xd5b850_0 .var "wavedrom_enable", 0 0;
v0xd5b910_0 .var "wavedrom_title", 511 0;
v0xd5b9d0_0 .var "x1", 0 0;
v0xd5ba70_0 .var "x2", 0 0;
v0xd5bb60_0 .var "x3", 0 0;
E_0xd2a540/0 .event negedge, v0xd5b790_0;
E_0xd2a540/1 .event posedge, v0xd5b790_0;
E_0xd2a540 .event/or E_0xd2a540/0, E_0xd2a540/1;
E_0xd2a2d0 .event negedge, v0xd5b790_0;
E_0xd159f0 .event posedge, v0xd5b790_0;
S_0xd5b290 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xd5afb0;
 .timescale -12 -12;
v0xd5b490_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd5b590 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xd5afb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd5bc60 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xd2f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xd5ee30 .functor NOT 1, v0xd5bb60_0, C4<0>, C4<0>, C4<0>;
L_0xd5efb0 .functor NOT 1, v0xd5ba70_0, C4<0>, C4<0>, C4<0>;
L_0xd5f150 .functor AND 1, L_0xd5ee30, L_0xd5efb0, C4<1>, C4<1>;
L_0xd5f260 .functor NOT 1, v0xd5b9d0_0, C4<0>, C4<0>, C4<0>;
L_0xd5f410 .functor AND 1, L_0xd5f150, L_0xd5f260, C4<1>, C4<1>;
L_0xd5f520 .functor NOT 1, v0xd5bb60_0, C4<0>, C4<0>, C4<0>;
L_0xd5f5d0 .functor AND 1, L_0xd5f520, v0xd5ba70_0, C4<1>, C4<1>;
L_0xd5f690 .functor AND 1, L_0xd5f5d0, v0xd5b9d0_0, C4<1>, C4<1>;
L_0xd5f7a0 .functor OR 1, L_0xd5f410, L_0xd5f690, C4<0>, C4<0>;
L_0xd5f8b0 .functor NOT 1, v0xd5ba70_0, C4<0>, C4<0>, C4<0>;
L_0xd5f980 .functor AND 1, v0xd5bb60_0, L_0xd5f8b0, C4<1>, C4<1>;
L_0xd5f9f0 .functor AND 1, L_0xd5f980, v0xd5b9d0_0, C4<1>, C4<1>;
L_0xd5fb20 .functor OR 1, L_0xd5f7a0, L_0xd5f9f0, C4<0>, C4<0>;
L_0xd5fc30 .functor AND 1, v0xd5bb60_0, v0xd5ba70_0, C4<1>, C4<1>;
L_0xd5fab0 .functor AND 1, L_0xd5fc30, v0xd5b9d0_0, C4<1>, C4<1>;
L_0xd5fd70 .functor OR 1, L_0xd5fb20, L_0xd5fab0, C4<0>, C4<0>;
v0xd5be70_0 .net *"_ivl_0", 0 0, L_0xd5ee30;  1 drivers
v0xd5bf50_0 .net *"_ivl_10", 0 0, L_0xd5f520;  1 drivers
v0xd5c030_0 .net *"_ivl_12", 0 0, L_0xd5f5d0;  1 drivers
v0xd5c120_0 .net *"_ivl_14", 0 0, L_0xd5f690;  1 drivers
v0xd5c200_0 .net *"_ivl_16", 0 0, L_0xd5f7a0;  1 drivers
v0xd5c330_0 .net *"_ivl_18", 0 0, L_0xd5f8b0;  1 drivers
v0xd5c410_0 .net *"_ivl_2", 0 0, L_0xd5efb0;  1 drivers
v0xd5c4f0_0 .net *"_ivl_20", 0 0, L_0xd5f980;  1 drivers
v0xd5c5d0_0 .net *"_ivl_22", 0 0, L_0xd5f9f0;  1 drivers
v0xd5c740_0 .net *"_ivl_24", 0 0, L_0xd5fb20;  1 drivers
v0xd5c820_0 .net *"_ivl_26", 0 0, L_0xd5fc30;  1 drivers
v0xd5c900_0 .net *"_ivl_28", 0 0, L_0xd5fab0;  1 drivers
v0xd5c9e0_0 .net *"_ivl_4", 0 0, L_0xd5f150;  1 drivers
v0xd5cac0_0 .net *"_ivl_6", 0 0, L_0xd5f260;  1 drivers
v0xd5cba0_0 .net *"_ivl_8", 0 0, L_0xd5f410;  1 drivers
v0xd5cc80_0 .net "f", 0 0, L_0xd5fd70;  alias, 1 drivers
v0xd5cd40_0 .net "x1", 0 0, v0xd5b9d0_0;  alias, 1 drivers
v0xd5cef0_0 .net "x2", 0 0, v0xd5ba70_0;  alias, 1 drivers
v0xd5cfe0_0 .net "x3", 0 0, v0xd5bb60_0;  alias, 1 drivers
S_0xd5d150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xd2f830;
 .timescale -12 -12;
E_0xd2a790 .event anyedge, v0xd5db80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd5db80_0;
    %nor/r;
    %assign/vec4 v0xd5db80_0, 0;
    %wait E_0xd2a790;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd5afb0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xd5b9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5ba70_0, 0;
    %assign/vec4 v0xd5bb60_0, 0;
    %wait E_0xd2a2d0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd159f0;
    %load/vec4 v0xd5bb60_0;
    %load/vec4 v0xd5ba70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd5b9d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xd5b9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5ba70_0, 0;
    %assign/vec4 v0xd5bb60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xd2a2d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd5b590;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd2a540;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xd5b9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5ba70_0, 0;
    %assign/vec4 v0xd5bb60_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xd2f830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5d900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5db80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xd2f830;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xd5d900_0;
    %inv;
    %store/vec4 v0xd5d900_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xd2f830;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd5b790_0, v0xd5dce0_0, v0xd5e160_0, v0xd5dfb0_0, v0xd5df10_0, v0xd5da40_0, v0xd5d9a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xd2f830;
T_7 ;
    %load/vec4 v0xd5dae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xd5dae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd5dae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xd5dae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd5dae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd5dae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd5dae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xd2f830;
T_8 ;
    %wait E_0xd2a540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5dae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5dae0_0, 4, 32;
    %load/vec4 v0xd5dc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xd5dae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5dae0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5dae0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5dae0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xd5da40_0;
    %load/vec4 v0xd5da40_0;
    %load/vec4 v0xd5d9a0_0;
    %xor;
    %load/vec4 v0xd5da40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xd5dae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5dae0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xd5dae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5dae0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/truthtable1/iter4/response0/top_module.sv";
