// Seed: 3756898370
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  wire id_2,
    input  wand id_3,
    output wand id_4
);
endmodule
module module_1 #(
    parameter id_18 = 32'd20,
    parameter id_4  = 32'd92
) (
    input supply1 id_0,
    input tri void id_1,
    input tri1 id_2,
    input uwire id_3,
    input wire _id_4,
    output wire id_5,
    input tri0 id_6
    , id_16 = 1,
    input tri0 id_7,
    input supply1 id_8[$realtime : !  -1],
    input wand id_9#(.id_17(1)),
    output wor id_10,
    input wire id_11,
    input wor id_12,
    input tri id_13,
    input wire id_14
);
  wire [-1 : 1] _id_18[-1 'd0 : -1];
  assign id_18 = id_16;
  logic [7:0] id_19, id_20, id_21, id_22, id_23;
  logic [7:0][id_4] id_24;
  assign id_18 = id_20[(id_18-1)?1+id_4 : ~-1];
  module_0 modCall_1 (
      id_5,
      id_11,
      id_2,
      id_6,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
