;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN 800, 600
	ADD #-30, 9
	SUB 0, <90
	CMP 0, <90
	CMP 0, <90
	CMP 0, <90
	SUB @121, 103
	SUB #72, @260
	SUB #72, @260
	MOV -1, <-323
	DJN -1, @-20
	CMP #20, 200
	SLT -0, -0
	SLT @-121, 106
	SPL 0, <792
	JMN 280, 60
	SUB #72, @260
	ADD 0, <90
	SUB @0, <8
	SUB @0, <8
	SUB -207, <-126
	ADD #-30, 9
	SUB @127, 106
	SUB @12, @10
	ADD 10, 30
	SUB @127, 106
	ADD 10, 30
	DJN -1, @-20
	ADD 210, 30
	SUB 0, <90
	JMN 280, 60
	SUB @0, <8
	SUB #72, @260
	SPL 0, <792
	MOV -7, <-20
	MOV -1, <-20
	SUB <0, @2
	ADD 10, 30
	ADD 10, 30
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP #20, 200
	CMP #20, 200
	MOV -7, <-20
	MOV -1, <-20
