"tzic"	,	L_1
imx_readl	,	F_3
IRQ_NOREQUEST	,	V_33
irq_suspend	,	V_28
hwirq	,	V_1
tzic_base	,	V_6
TZIC_ENCLEAR0	,	F_14
TZIC_DSMINT	,	V_50
tzic_init_gc	,	F_11
u32	,	T_3
TZIC_NUM_IRQS	,	V_47
enable	,	V_32
TZIC_PRIOMASK	,	V_45
unlikely	,	F_2
pt_regs	,	V_34
index	,	V_2
handle_domain_irq	,	F_19
"TrustZone Interrupt Controller (TZIC) initialized\n"	,	L_2
wake_enabled	,	V_19
FIQ_START	,	V_49
irq_gc_mask_disable_reg	,	V_23
tzic_extra_irq	,	V_18
wake_active	,	V_12
TZIC_WAKEUP0	,	F_8
domain	,	V_39
irq_gc_set_wake	,	V_27
TZIC_ENSET0	,	F_10
tzic_handle_irq	,	F_16
init_FIQ	,	F_28
idx	,	V_11
irqofs	,	V_37
irq_set_wake	,	V_26
irq_data	,	V_7
irq_domain_simple_ops	,	V_48
irq_mask	,	V_22
private	,	V_17
np	,	V_41
__exception_irq_entry	,	T_2
tzic_init_dt	,	F_20
irq_alloc_generic_chip	,	F_12
chip_types	,	V_20
TZIC_INTCNTL	,	V_44
irq_chip_type	,	V_14
tzic_irq_resume	,	F_9
handle_level_irq	,	V_16
device_node	,	V_40
irq_domain_add_legacy	,	F_25
tzic_enable_wake	,	F_30
TZIC_HIPND	,	F_17
irq_data_get_irq_chip_data	,	F_7
irq_start	,	V_13
irq_base	,	V_43
IRQ_MSK	,	F_13
irq_chip_generic	,	V_9
gc	,	V_10
value	,	V_4
tzic_irq_suspend	,	F_6
irq_alloc_descs	,	F_23
mask	,	V_3
irq_resume	,	V_29
chip	,	V_21
stat	,	V_35
set_handle_irq	,	F_26
irq_gc_unmask_enable_reg	,	V_25
d	,	V_8
pr_info	,	F_29
tzic_set_irq_fiq	,	F_1
irq_setup_generic_chip	,	F_15
EAGAIN	,	V_51
irq_unmask	,	V_24
i	,	V_36
WARN_ON	,	F_22
regs	,	V_30
fls	,	F_18
TZIC_INTSEC0	,	F_4
EINVAL	,	V_5
imx_writel	,	F_5
p	,	V_42
ct	,	V_15
numa_node_id	,	F_24
disable	,	V_31
handled	,	V_38
__init	,	T_1
of_iomap	,	F_21
TZIC_SYNCCTRL	,	V_46
CONFIG_FIQ	,	F_27
