Perfektne! PoÄme krok za krokom. ZaÄneme teda **bodom 1: Å¡truktÃºra projektu a adresÃ¡rov**.

---

## ğŸ”§ **1. NÃ¡vrh adresÃ¡rovej Å¡truktÃºry pre FPGA projekt**

Tu je odporÃºÄanÃ¡ Å¡truktÃºra (v Å¡tÃ½le Unix `tree`). ZohÄ¾adÅˆuje Quartus, HDL kÃ³d, IP jadrÃ¡, simulÃ¡ciu, dokumentÃ¡ciu aj build skripty:

```plaintext
projekt/
â”œâ”€â”€ .gitignore
â”œâ”€â”€ README.md
â”œâ”€â”€ fpga/                  # Quartus projekt
â”‚   â”œâ”€â”€ project.qpf
â”‚   â”œâ”€â”€ project.qsf
â”‚   â”œâ”€â”€ board/             # Å¡pecifickÃ© nastavenia (napr. pinout)
â”‚   â”‚   â””â”€â”€ de10-lite.qsf
â”‚   â””â”€â”€ constraints/       # SDC a fyzickÃ© constrainty
â”‚       â””â”€â”€ top.sdc
â”‚
â”œâ”€â”€ rtl/                   # HDL zdrojovÃ½ kÃ³d (top-level a zÃ¡kladnÃ© moduly)
â”‚   â”œâ”€â”€ top.sv
â”‚   â”œâ”€â”€ reset_gen.sv
â”‚   â””â”€â”€ clocking.sv
â”‚
â”œâ”€â”€ lib/                   # opakovane pouÅ¾iteÄ¾nÃ© moduly
â”‚   â”œâ”€â”€ axi/
â”‚   â”‚   â””â”€â”€ axi_master.sv
â”‚   â”œâ”€â”€ sdram/
â”‚   â”‚   â””â”€â”€ controller.sv
â”‚   â””â”€â”€ video/
â”‚       â””â”€â”€ hdmi_tx.sv
â”‚
â”œâ”€â”€ cores/                 # generovanÃ© IP jadrÃ¡
â”‚   â”œâ”€â”€ sdram_controller/
â”‚   â”‚   â”œâ”€â”€ sdram_controller.qip
â”‚   â”‚   â”œâ”€â”€ synthesis/
â”‚   â”‚   â””â”€â”€ simulation/
â”‚   â””â”€â”€ pll/
â”‚       â””â”€â”€ ...
â”‚
â”œâ”€â”€ sim/                   # simulÃ¡cie a testbenche
â”‚   â”œâ”€â”€ questa/            # konfiguraÄnÃ© sÃºbory, vmap atÄ.
â”‚   â””â”€â”€ tb_top.sv
â”‚
â”œâ”€â”€ doc/                   # dokumentÃ¡cia v markdown
â”‚   â”œâ”€â”€ architektura.md
â”‚   â”œâ”€â”€ signal_map.md
â”‚   â””â”€â”€ sdram_config.md
â”‚
â”œâ”€â”€ scripts/               # build skripty a spÃºÅ¡Å¥anie
â”‚   â”œâ”€â”€ build.tcl
â”‚   â”œâ”€â”€ build.sh
â”‚   â””â”€â”€ simulate.sh
â”‚
â””â”€â”€ out/                   # vÃ½stupnÃ© sÃºbory (sof, logy, reporty)
    â”œâ”€â”€ top.sof
    â”œâ”€â”€ build.log
    â””â”€â”€ timing_summary.rpt
```

---

## ğŸ”¹ PoznÃ¡mky:

* **`fpga/`** â€“ obsahuje iba nutnÃ© veci pre Quartus: `.qsf`, `.qpf`, SDC, pinout. Nepatria sem vÃ½stupy (`db/`, `.sof`, atÄ.).
* **`rtl/`** â€“ hlavnÃ© moduly a top-level dizajn.
* **`lib/`** â€“ opakovane pouÅ¾iteÄ¾nÃ© HDL moduly, logicky rozdelenÃ©.
* **`cores/`** â€“ generovanÃ© IP jadrÃ¡ (napr. cez IP Catalog).
* **`sim/`** â€“ testbenche, simulaÄnÃ© kniÅ¾nice a nastavenia.
* **`scripts/`** â€“ build/simulaÄnÃ© skripty, tcl, bash.
* **`out/`** â€“ vÅ¡etko, Äo vznikne poÄas buildu a nemÃ¡ byÅ¥ v Gite.
* **`doc/`** â€“ struÄnÃ¡, ale jasnÃ¡ dokumentÃ¡cia.

---

## âœ… ÄalÅ¡Ã­ krok

Ak sÃºhlasÃ­Å¡ s touto Å¡truktÃºrou, mÃ´Å¾eme prejsÅ¥ na **bod 2: build a simulaÄnÃ© skripty**.

ChceÅ¡:

1. **Quartus TCL skript (`build.tcl`)** â€“ na automatickÃº kompilÃ¡ciu?
2. **Makefile**, ktorÃ½ spustÃ­ Quartus build, simulÃ¡ciu atÄ.?
3. **Bash skripty (`build.sh`, `simulate.sh`)**?

Alebo vÅ¡etky tri?
