// Seed: 2872993317
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    input tri id_7
);
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wand id_6,
    output uwire id_7,
    output supply0 id_8,
    input tri0 id_9,
    input wor id_10,
    output wor id_11,
    input supply0 id_12,
    input wand id_13,
    input wand id_14
    , id_20,
    input tri0 id_15
    , id_21,
    output tri0 id_16
    , id_22,
    input supply0 id_17,
    output tri id_18
);
  assign id_22[1] = id_1;
  module_0(
      id_9, id_16, id_1, id_2, id_9, id_2, id_4, id_12
  );
endmodule
