
---------- Begin Simulation Statistics ----------
final_tick                                 2082535000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 171126                       # Simulator instruction rate (inst/s)
host_mem_usage                                 851916                       # Number of bytes of host memory used
host_op_rate                                   172311                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.84                       # Real time elapsed on the host
host_tick_rate                              356365686                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1006951                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002083                       # Number of seconds simulated
sim_ticks                                  2082535000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.600331                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  134821                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               135362                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               830                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            135833                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              78                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               76                       # Number of indirect misses.
system.cpu.branchPred.lookups                  140953                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2202                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1000001                       # Number of instructions committed
system.cpu.committedOps                       1006951                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.165066                       # CPI: cycles per instruction
system.cpu.discardedOps                          7662                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             506255                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            160563                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           219799                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                 96                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2165999                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.240092                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          4165070                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   5      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  624544     62.02%     62.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                    633      0.06%     62.09% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       2      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    1      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     20      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     19      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     20      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    23      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                 161698     16.06%     78.15% # Class of committed instruction
system.cpu.op_class_0::MemWrite                219986     21.85%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1006951                       # Class of committed instruction
system.cpu.tickCycles                         1999071                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        64824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        163697                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        97678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          254                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       196635                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            254                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                589                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        64507                       # Transaction distribution
system.membus.trans_dist::CleanEvict              317                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2723                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           589                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         95561                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       167009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 167009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4340416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4340416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             98873                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   98873    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               98873                       # Request fanout histogram
system.membus.reqLayer0.occupancy           462455000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17577000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       161818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          267                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2741                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           521                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          133                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        95562                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        95561                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       294282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                295591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        50432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6411712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6462144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           65080                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4128576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           164037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001555                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039397                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 163782     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    255      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             164037                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          195893500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52091500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            781500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   49                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   34                       # number of demand (read+write) hits
system.l2.demand_hits::total                       83                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  49                       # number of overall hits
system.l2.overall_hits::.cpu.data                  34                       # number of overall hits
system.l2.overall_hits::total                      83                       # number of overall hits
system.l2.demand_misses::.cpu.inst                472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2840                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3312                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               472                       # number of overall misses
system.l2.overall_misses::.cpu.data              2840                       # number of overall misses
system.l2.overall_misses::total                  3312                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36316000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    238607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        274923000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36316000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    238607000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       274923000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              521                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2874                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3395                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             521                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2874                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3395                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.905950                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.988170                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.975552                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.905950                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.988170                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.975552                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76940.677966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84016.549296                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83008.152174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76940.677966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84016.549296                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83008.152174                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               64509                       # number of writebacks
system.l2.writebacks::total                     64509                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3312                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3312                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    210207000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    241803000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    210207000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    241803000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.988170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975552                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.988170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975552                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66940.677966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74016.549296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73008.152174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66940.677966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74016.549296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73008.152174                       # average overall mshr miss latency
system.l2.replacements                          65080                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        97309                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            97309                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        97309                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        97309                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          267                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              267                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          267                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          267                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2723                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    229277000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     229277000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84200.146897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84200.146897                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    202047000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    202047000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993433                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993433                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74200.146897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74200.146897                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36316000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36316000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.905950                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905950                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76940.677966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76940.677966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31596000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31596000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905950                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905950                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66940.677966                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66940.677966                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9330000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9330000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.879699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.879699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79743.589744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79743.589744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8160000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8160000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.879699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.879699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69743.589744                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69743.589744                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        95561                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           95561                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        95562                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         95562                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        95561                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        95561                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1815643500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1815643500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18999.837800                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18999.837800                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 21008.026869                       # Cycle average of tags in use
system.l2.tags.total_refs                      101073                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97849                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.032949                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   19676.584894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       212.110560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1119.331416                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.600482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.034159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.641114                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         5624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26518                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1670921                       # Number of tag accesses
system.l2.tags.data_accesses                  1670921                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          30208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         181760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             211968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4128448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4128448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        64507                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64507                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          14505398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          87278245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101783643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     14505398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14505398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1982414701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1982414701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1982414701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         14505398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         87278245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2084198345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     64507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000148477500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2194                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2194                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               45046                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              63697                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3312                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      64507                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    64507                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     43051500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               105151500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12998.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31748.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2793                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60273                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3312                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                64507                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    918.082981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.977774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.153108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          124      2.62%      2.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          105      2.22%      4.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           76      1.61%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          295      6.24%     12.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           70      1.48%     14.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           46      0.97%     15.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      0.89%     16.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           53      1.12%     17.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3913     82.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4724                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       1.509572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.708564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2193     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2194                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      29.389243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     28.568149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.880479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19            20      0.91%      0.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            11      0.50%      1.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           630     28.71%     30.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            28      1.28%     31.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           287     13.08%     44.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            88      4.01%     48.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            10      0.46%     48.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33           996     45.40%     94.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.14%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             3      0.14%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            19      0.87%     95.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             5      0.23%     95.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             8      0.36%     96.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             5      0.23%     96.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             5      0.23%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             5      0.23%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.09%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.09%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             4      0.18%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57            18      0.82%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.09%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61            16      0.73%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             2      0.09%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             2      0.09%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             6      0.27%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             6      0.27%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             6      0.27%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             5      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2194                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 211968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4126720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  211968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4128448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       101.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1981.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    101.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1982.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   15.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2082511500                       # Total gap between requests
system.mem_ctrls.avgGap                      30706.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        30208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       181760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4126720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 14505398.468693204224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 87278245.023493006825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1981584943.350291967392                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        64507                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12259250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     92892250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  30015660500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25972.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32708.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    465308.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16950360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9005535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12923400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          168026580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     164108880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        558578910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        329311200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1258904865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.505982                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    844277000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     69420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1168838000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16793280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8922045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10724280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          168559020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     164108880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        536070750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        348265440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1253443695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.883615                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    892857250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     69420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1120257750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       433648                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           433648                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       433648                       # number of overall hits
system.cpu.icache.overall_hits::total          433648                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          521                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            521                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          521                       # number of overall misses
system.cpu.icache.overall_misses::total           521                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38136500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38136500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38136500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38136500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       434169                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       434169                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       434169                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       434169                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001200                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001200                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001200                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001200                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73198.656430                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73198.656430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73198.656430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73198.656430                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          267                       # number of writebacks
system.cpu.icache.writebacks::total               267                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          521                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37615500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37615500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37615500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37615500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001200                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001200                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001200                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001200                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72198.656430                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72198.656430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72198.656430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72198.656430                       # average overall mshr miss latency
system.cpu.icache.replacements                    267                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       433648                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          433648                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          521                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           521                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38136500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38136500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       434169                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       434169                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001200                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001200                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73198.656430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73198.656430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37615500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37615500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001200                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001200                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72198.656430                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72198.656430                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           251.509360                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              434169                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               521                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            833.337812                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   251.509360                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982458                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982458                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            868859                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           868859                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       281476                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           281476                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       281481                       # number of overall hits
system.cpu.dcache.overall_hits::total          281481                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        99077                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99077                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        99080                       # number of overall misses
system.cpu.dcache.overall_misses::total         99080                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3294241500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3294241500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3294241500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3294241500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       380553                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       380553                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       380561                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       380561                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.260350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.260350                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.260352                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.260352                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33249.306095                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33249.306095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33248.299354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33248.299354                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        97309                       # number of writebacks
system.cpu.dcache.writebacks::total             97309                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          644                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          644                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        98433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        98433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        98436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        98436                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3157704500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3157704500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3157966500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3157966500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.258658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.258658                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.258660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.258660                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32079.734439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32079.734439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32081.418384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32081.418384                       # average overall mshr miss latency
system.cpu.dcache.replacements                  97411                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       161954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          161954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10057000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10057000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       162090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       162090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73948.529412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73948.529412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9352000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9352000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72496.124031                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72496.124031                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       119522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         119522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    273852000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    273852000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027486                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027486                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81069.271758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81069.271758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          637                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          637                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    233581000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    233581000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85217.438891                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85217.438891                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        95563                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        95563                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   3010332500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   3010332500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        95563                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        95563                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31501.025502                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31501.025502                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        95563                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        95563                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   2914771500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   2914771500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30501.046430                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30501.046430                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.270029                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              379955                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             98435                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.859958                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   979.270029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.956318                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956318                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          626                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            859637                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           859637                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2082535000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2082535000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
