#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Oct 16 17:07:53 2021
# Process ID: 13616
# Current directory: D:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.runs/part2_accelerator_0_0_synth_1
# Command line: vivado.exe -log part2_accelerator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source part2_accelerator_0_0.tcl
# Log file: D:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.runs/part2_accelerator_0_0_synth_1/part2_accelerator_0_0.vds
# Journal file: D:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.runs/part2_accelerator_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source part2_accelerator_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Repos/reconfig/lab3/provided_code/accelerator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top part2_accelerator_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6860
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'part2_accelerator_0_0' [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ip/part2_accelerator_0_0/synth/part2_accelerator_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'accelerator_v1_0' declared at 'd:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/hdl/accelerator_v1_0.vhd:5' bound to instance 'U0' of component 'accelerator_v1_0' [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ip/part2_accelerator_0_0/synth/part2_accelerator_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'accelerator_v1_0' [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/hdl/accelerator_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'accelerator_v1_0_S00_AXI' declared at 'd:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/hdl/accelerator_v1_0_S00_AXI.vhd:13' bound to instance 'accelerator_v1_0_S00_AXI_inst' of component 'accelerator_v1_0_S00_AXI' [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/hdl/accelerator_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'accelerator_v1_0_S00_AXI' [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/hdl/accelerator_v1_0_S00_AXI.vhd:93]
INFO: [Synth 8-638] synthesizing module 'wrapper' [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/src/wrapper.vhd:25]
INFO: [Synth 8-638] synthesizing module 'user_app' [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/src/user_app.vhd:21]
INFO: [Synth 8-638] synthesizing module 'memory_map' [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/src/memory_map.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'memory_map' (1#1) [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/src/memory_map.vhd:34]
INFO: [Synth 8-638] synthesizing module 'fib_fsmd_2p' [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/src/fib.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'fib_fsmd_2p' (2#1) [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/src/fib.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'user_app' (3#1) [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/src/user_app.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'wrapper' (4#1) [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/src/wrapper.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'accelerator_v1_0_S00_AXI' (5#1) [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/hdl/accelerator_v1_0_S00_AXI.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'accelerator_v1_0' (6#1) [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ipshared/6bf2/hdl/accelerator_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'part2_accelerator_0_0' (7#1) [d:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.gen/sources_1/bd/part2/ip/part2_accelerator_0_0/synth/part2_accelerator_0_0.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1135.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fib_fsmd_2p'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                  wait_1 |                              001 |                              001
                    init |                              010 |                              010
               loop_cond |                              011 |                              011
               loop_body |                              100 |                              100
           output_result |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fib_fsmd_2p'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |     1|
|3     |LUT2   |   157|
|4     |LUT3   |    11|
|5     |LUT4   |    42|
|6     |LUT5   |     5|
|7     |LUT6   |     4|
|8     |FDCE   |   229|
|9     |FDRE   |    55|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.520 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1135.520 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.520 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1147.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 94eb34e7
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1159.113 ; gain = 23.594
INFO: [Common 17-1381] The checkpoint 'D:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.runs/part2_accelerator_0_0_synth_1/part2_accelerator_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP part2_accelerator_0_0, cache-ID = 88a08fd84a5bcb34
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Repos/reconfig/lab2/part2/lab2_part2/lab2_part2.runs/part2_accelerator_0_0_synth_1/part2_accelerator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file part2_accelerator_0_0_utilization_synth.rpt -pb part2_accelerator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 16 17:08:24 2021...
