MIG: 12:01:18 : xml_input_file: board.prj
MIG: 12:01:18 : Absolute path of xml_input_file: c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:01:18 : xml_input_file: board.prj
MIG: 12:01:18 : Absolute path of xml_input_file: c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:01:18 : xml_input_file: board.prj
MIG: 12:01:18 : Absolute path of xml_input_file: c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:01:18 : In updateAllModelParams
MIG: 12:01:18 : ################# RUNNING MIG BATCH ###################
MIG: 12:01:18 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0
MIG: 12:01:18 : synp_flow:  -- synthesis_mode: Other
MIG: 12:01:18 : outputDirectory: c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:01:18 : vivado_mode: xpg_bd
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:18 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 1
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 : isPortInterface: 0
MIG: 12:01:19 :  locked false  
MIG: 12:01:19 : HDL Language: Verilog
MIG: 12:01:19 : compInfo: true
MIG: 12:01:19 : Vivado Options xc7s50 csga324 -1
MIG: 12:01:19 : 1: xc7s50 2: csga324 3: -1
MIG: 12:01:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:01:19 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:01:19 : I am in catch area
MIG: 12:01:19 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:01:32 : XML_INPUT_FILE: c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:01:32 : Component_Name: system_mig_7series_0_0
MIG: 12:01:32 : Moving system_mig_7series_0_0 ...
MIG: 12:01:32 : Moving system_mig_7series_0_0.veo ...
MIG: 12:01:32 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:01:32 : XGUI hdlLanguage: Verilog
MIG: 12:01:32 : xgui vivado_mode: xpg_bd
MIG: 12:01:32 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:01:32 : Reading C:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v ...
MIG: 12:01:34 : 1
MIG: 12:01:34 : Inside fn mem: DDR3
MIG: 12:01:34 : detect_uiclk: 81247969
MIG: 12:01:34 : cntrl:  memtype: DDR3
MIG: 12:01:34 : 649
MIG: 12:01:34 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 649 
MIG: 12:01:34 : 
MIG: 12:01:34 : 1
MIG: 12:01:34 : 81247969
MIG: 12:01:34 : 
MIG: 12:01:34 :  polarity_value: 1
MIG: 12:01:34 : 
MIG: 12:01:34 : EXTERNAL
MIG: 12:01:34 : cntrl:  memtype: DDR3
MIG: 12:01:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 12:01:34 : TRUE
MIG: 12:01:34 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 12:01:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "FALSE"
MIG: 12:01:34 : 
MIG: 12:01:34 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> FALSE
MIG: 12:01:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 12:01:34 : 
MIG: 12:01:34 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 12:01:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 12:01:34 : 
MIG: 12:01:34 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 12:01:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 12:01:34 : 
MIG: 12:01:34 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 12:01:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 3.250
MIG: 12:01:34 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT0_DIVIDE
MIG: 12:01:34 : 199692308
MIG: 12:01:34 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 199692308
MIG: 12:01:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 1
MIG: 12:01:34 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT1_DIVIDE
MIG: 12:01:34 : 649000000
MIG: 12:01:34 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 649000000
MIG: 12:01:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 12:01:34 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT2_DIVIDE
MIG: 12:01:34 : 649000000
MIG: 12:01:34 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 649000000
MIG: 12:01:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 12:01:34 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT3_DIVIDE
MIG: 12:01:34 : 649000000
MIG: 12:01:34 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 649000000
MIG: 12:01:34 : Prasad ----: isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 12:01:34 : possibleMaxVcoVal:: 649 ---- paramName: MMCM_CLKOUT4_DIVIDE
MIG: 12:01:34 : 649000000
MIG: 12:01:34 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 649000000
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:01:34 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:01:34 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:01:34 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 12:01:34 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:01:34 : 2
MIG: 12:01:34 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 12:01:34 : 16
MIG: 12:01:34 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 12:01:34 : 2
MIG: 12:01:34 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 12:01:34 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: ECC ==> OFF
MIG: 12:01:34 : 16
MIG: 12:01:34 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 12:01:34 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:01:34 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:01:34 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:01:34 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:01:34 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:01:34 : 28
MIG: 12:01:34 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:01:34 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:01:34 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:01:34 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 12:01:34 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 12:01:34 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:01:34 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:01:34 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:01:34 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:01:34 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:01:34 :  Invalid Param: DDR3_CL ==> 5
MIG: 12:01:34 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:01:34 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 12:01:34 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:01:34 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:01:34 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:01:34 : 
MIG: 12:01:34 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:01:34 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:01:34 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 12:01:34 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 12:01:34 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 13
MIG: 12:01:34 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:01:34 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:01:34 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:01:34 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 12:01:34 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 12:01:34 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_VCO ==> 649
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "FALSE"
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 3.250
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 1
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 12:01:34 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 12:01:34 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 12:01:34 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 12:01:34 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:01:34 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 12:01:34 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 12:01:34 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:01:34 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 12:01:34 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 12:01:34 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 12:01:34 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:01:34 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:01:34 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:01:34 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:01:34 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:01:34 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:01:34 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:01:34 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:01:34 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:01:34 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:01:34 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:01:34 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 12:01:34 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:01:34 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:01:34 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:01:34 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:01:34 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FD_FFF_BFF
MIG: 12:01:34 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:01:34 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:01:34 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 12:01:35 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 12:01:35 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 12:01:35 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 12:01:35 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:01:35 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_018
MIG: 12:01:35 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 12:01:35 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_019
MIG: 12:01:35 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:01:35 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 12:01:35 :  Invalid Param: DDR3_WE_MAP ==> 12'h00B
MIG: 12:01:35 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 12:01:35 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_033_032_035_031_038_037_036
MIG: 12:01:35 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_027_022_028_025_026_020_024
MIG: 12:01:35 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 12:01:35 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:01:35 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:01:35 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:01:35 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:01:35 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:01:35 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:01:35 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:01:35 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:01:35 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:01:35 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:01:35 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:01:35 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:01:35 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:01:35 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:01:35 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:01:35 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:01:35 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:01:35 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:01:35 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:01:35 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:01:35 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:01:35 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 12:01:35 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 12:01:35 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:01:35 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 12:01:35 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:01:35 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:01:35 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:01:35 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:01:35 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:01:35 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:01:35 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:01:35 :  Invalid Param: DDR3_tCK ==> 3077
MIG: 12:01:35 : 4
MIG: 12:01:35 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:01:35 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:01:35 : TRUE
MIG: 12:01:35 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 12:01:35 : 
MIG: 12:01:35 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 12:01:35 : 268435456
MIG: 12:01:35 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 12:01:35 : 28
MIG: 12:01:35 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 12:01:35 : 128
MIG: 12:01:35 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 12:01:35 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:01:35 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:01:35 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:01:35 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:01:35 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:01:35 : 
MIG: 12:01:35 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:01:35 : 
MIG: 12:01:35 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:01:35 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:01:35 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:01:35 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:01:35 : 
MIG: 12:01:35 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:01:35 : 
MIG: 12:01:35 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 12:01:35 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:01:35 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:01:35 : SINGLE
MIG: 12:01:35 : NOBUF
MIG: 12:01:35 : 
MIG: 12:01:35 : Same Interface
MIG: 12:25:46 : Running synthesis.xit
MIG: 12:25:46 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:25:46 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 12:25:47 : Running vhdl_synth_rpr.xit
MIG: 12:25:47 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:25:47 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 12:25:47 : Running simulation.xit
MIG: 12:25:47 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:25:47 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 12:25:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:25:48 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:25:48 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 12:25:48 : Running implementation.xit
MIG: 12:25:48 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:25:48 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 12:48:35 : Running synthesis.xit
MIG: 12:48:35 : ################# RUNNING MIG BATCH ###################
MIG: 12:48:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0
MIG: 12:48:35 : synp_flow:  -- synthesis_mode: Other
MIG: 12:48:35 : outputDirectory: c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:48:35 : vivado_mode: xpg_bd
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 1
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:35 : isPortInterface: 0
MIG: 12:48:36 : isPortInterface: 0
MIG: 12:48:36 : isPortInterface: 0
MIG: 12:48:36 : isPortInterface: 0
MIG: 12:48:36 : isPortInterface: 0
MIG: 12:48:36 : isPortInterface: 0
MIG: 12:48:36 :  locked false  
MIG: 12:48:36 : HDL Language: Verilog
MIG: 12:48:36 : compInfo: false
MIG: 12:48:36 : Vivado Options xc7s50 csga324 -1
MIG: 12:48:36 : 1: xc7s50 2: csga324 3: -1
MIG: 12:48:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:48:36 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:48:36 : I am in catch area
MIG: 12:48:36 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:48:46 : XML_INPUT_FILE: c:/sam_work/git/digilent/Arty-S7-50-base-rt/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 12:48:46 : Component_Name: system_mig_7series_0_0
MIG: 12:48:46 : Moving system_mig_7series_0_0 ...
MIG: 12:48:46 : Moving system_mig_7series_0_0.veo ...
MIG: 12:48:46 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:48:46 : Running vhdl_synth_rpr.xit
MIG: 12:48:46 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:48:46 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 12:48:47 : Running simulation.xit
MIG: 12:48:47 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:48:47 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 12:48:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:48:47 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:48:47 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 12:48:48 : Running implementation.xit
MIG: 12:48:48 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:48:48 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 18:08:19 : Running synthesis.xit
MIG: 18:08:20 : ################# RUNNING MIG BATCH ###################
MIG: 18:08:20 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0
MIG: 18:08:20 : synp_flow:  -- synthesis_mode: Other
MIG: 18:08:20 : outputDirectory: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:08:20 : vivado_mode: xpg_bd
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 1
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 : isPortInterface: 0
MIG: 18:08:20 :  locked false  
MIG: 18:08:20 : HDL Language: Verilog
MIG: 18:08:20 : compInfo: false
MIG: 18:08:20 : Vivado Options xc7s50 csga324 -1
MIG: 18:08:21 : 1: xc7s50 2: csga324 3: -1
MIG: 18:08:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:08:21 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:08:21 : I am in catch area
MIG: 18:08:21 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:08:34 : XML_INPUT_FILE: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 18:08:34 : Component_Name: system_mig_7series_0_0
MIG: 18:08:34 : Moving system_mig_7series_0_0 ...
MIG: 18:08:34 : Moving system_mig_7series_0_0.veo ...
MIG: 18:08:34 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:08:35 : Running vhdl_synth_rpr.xit
MIG: 18:08:35 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:08:35 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 18:08:35 : Running simulation.xit
MIG: 18:08:35 : ################# RUNNING MIG BATCH ###################
MIG: 18:08:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0
MIG: 18:08:35 : synp_flow:  -- synthesis_mode: Other
MIG: 18:08:35 : outputDirectory: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:08:35 : vivado_mode: xpg_bd
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:35 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 1
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 : isPortInterface: 0
MIG: 18:08:36 :  locked false  
MIG: 18:08:36 : HDL Language: Verilog
MIG: 18:08:36 : compInfo: false
MIG: 18:08:36 : Vivado Options xc7s50 csga324 -1
MIG: 18:08:36 : 1: xc7s50 2: csga324 3: -1
MIG: 18:08:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:08:36 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:08:36 : I am in catch area
MIG: 18:08:36 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:08:46 : XML_INPUT_FILE: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 18:08:46 : Component_Name: system_mig_7series_0_0
MIG: 18:08:47 : Moving system_mig_7series_0_0 ...
MIG: 18:08:47 : Moving system_mig_7series_0_0.veo ...
MIG: 18:08:47 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:08:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:08:47 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:08:47 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 18:08:47 : Running implementation.xit
MIG: 18:08:48 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:08:48 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 18:59:05 : Running synthesis.xit
MIG: 18:59:05 : ################# RUNNING MIG BATCH ###################
MIG: 18:59:05 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0
MIG: 18:59:05 : synp_flow:  -- synthesis_mode: Other
MIG: 18:59:05 : outputDirectory: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:59:05 : vivado_mode: xpg_bd
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 1
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 : isPortInterface: 0
MIG: 18:59:05 :  locked false  
MIG: 18:59:05 : HDL Language: Verilog
MIG: 18:59:05 : compInfo: false
MIG: 18:59:05 : Vivado Options xc7s50 csga324 -1
MIG: 18:59:05 : 1: xc7s50 2: csga324 3: -1
MIG: 18:59:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:59:05 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:59:05 : I am in catch area
MIG: 18:59:05 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:59:13 : XML_INPUT_FILE: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 18:59:13 : Component_Name: system_mig_7series_0_0
MIG: 18:59:13 : Moving system_mig_7series_0_0 ...
MIG: 18:59:13 : Moving system_mig_7series_0_0.veo ...
MIG: 18:59:13 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:59:14 : Running vhdl_synth_rpr.xit
MIG: 18:59:14 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:59:14 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 18:59:14 : Running simulation.xit
MIG: 18:59:14 : ################# RUNNING MIG BATCH ###################
MIG: 18:59:14 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0
MIG: 18:59:14 : synp_flow:  -- synthesis_mode: Other
MIG: 18:59:14 : outputDirectory: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:59:14 : vivado_mode: xpg_bd
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 1
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 : isPortInterface: 0
MIG: 18:59:14 :  locked false  
MIG: 18:59:14 : HDL Language: Verilog
MIG: 18:59:14 : compInfo: false
MIG: 18:59:14 : Vivado Options xc7s50 csga324 -1
MIG: 18:59:14 : 1: xc7s50 2: csga324 3: -1
MIG: 18:59:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:59:14 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:59:14 : I am in catch area
MIG: 18:59:14 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:59:20 : XML_INPUT_FILE: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 18:59:20 : Component_Name: system_mig_7series_0_0
MIG: 18:59:20 : Moving system_mig_7series_0_0 ...
MIG: 18:59:20 : Moving system_mig_7series_0_0.veo ...
MIG: 18:59:20 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:59:21 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:59:21 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:59:21 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 18:59:21 : Running implementation.xit
MIG: 18:59:21 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:59:21 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:15:30 : xml_input_file: board.prj
MIG: 20:15:30 : Absolute path of xml_input_file: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 20:15:31 : xml_input_file: board.prj
MIG: 20:15:31 : Absolute path of xml_input_file: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 20:30:04 : Running synthesis.xit
MIG: 20:30:05 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:30:05 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:30:05 : Running vhdl_synth_rpr.xit
MIG: 20:30:05 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:30:05 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:30:05 : Running simulation.xit
MIG: 20:30:05 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:30:05 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:30:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:30:05 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:30:05 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:30:05 : Running implementation.xit
MIG: 20:30:06 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:30:06 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:43:43 : Running synthesis.xit
MIG: 20:43:43 : ################# RUNNING MIG BATCH ###################
MIG: 20:43:43 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0
MIG: 20:43:43 : synp_flow:  -- synthesis_mode: Other
MIG: 20:43:43 : outputDirectory: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:43:43 : vivado_mode: xpg_bd
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:43 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 1
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 : isPortInterface: 0
MIG: 20:43:44 :  locked false  
MIG: 20:43:44 : HDL Language: Verilog
MIG: 20:43:44 : compInfo: false
MIG: 20:43:44 : Vivado Options xc7s50 csga324 -1
MIG: 20:43:44 : 1: xc7s50 2: csga324 3: -1
MIG: 20:43:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:43:44 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:43:44 : I am in catch area
MIG: 20:43:44 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:43:50 : XML_INPUT_FILE: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 20:43:50 : Component_Name: system_mig_7series_0_0
MIG: 20:43:50 : Moving system_mig_7series_0_0 ...
MIG: 20:43:50 : Moving system_mig_7series_0_0.veo ...
MIG: 20:43:50 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:43:50 : Running vhdl_synth_rpr.xit
MIG: 20:43:50 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:43:50 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:43:50 : Running simulation.xit
MIG: 20:43:51 : ################# RUNNING MIG BATCH ###################
MIG: 20:43:51 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0
MIG: 20:43:51 : synp_flow:  -- synthesis_mode: Other
MIG: 20:43:51 : outputDirectory: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:43:51 : vivado_mode: xpg_bd
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 1
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 : isPortInterface: 0
MIG: 20:43:51 :  locked false  
MIG: 20:43:51 : HDL Language: Verilog
MIG: 20:43:51 : compInfo: false
MIG: 20:43:51 : Vivado Options xc7s50 csga324 -1
MIG: 20:43:51 : 1: xc7s50 2: csga324 3: -1
MIG: 20:43:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:43:51 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 20:43:51 : I am in catch area
MIG: 20:43:51 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:43:57 : XML_INPUT_FILE: c:/sam_work/git/digilent/Arty-S7-50-base-linux/src/bd/system/ip/system_mig_7series_0_0/board.prj
MIG: 20:43:57 : Component_Name: system_mig_7series_0_0
MIG: 20:43:57 : Moving system_mig_7series_0_0 ...
MIG: 20:43:57 : Moving system_mig_7series_0_0.veo ...
MIG: 20:43:57 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:43:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:43:57 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:43:57 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
MIG: 20:43:58 : Running implementation.xit
MIG: 20:43:58 : IGN:     <ModuleName>system_mig_7series_0_2</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:43:58 : IGN:         <InputClkFreq>99.997</InputClkFreq> <==>         <InputClkFreq>99.997</InputClkFreq> 
