

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2'
================================================================
* Date:           Thu Dec 18 21:18:27 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.686 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     1034|     1034|  10.340 us|  10.340 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1_VITIS_LOOP_30_2  |     1032|     1032|        10|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.68>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 13 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 14 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.47ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten27"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 17 [1/1] (0.47ns)   --->   "%store_ln29 = store i6 0, i6 %y" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 17 'store' 'store_ln29' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 18 [1/1] (0.47ns)   --->   "%store_ln30 = store i6 0, i6 %x" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 18 'store' 'store_ln30' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i11 %indvar_flatten27" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 20 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.16ns)   --->   "%icmp_ln29 = icmp_eq  i11 %indvar_flatten27_load, i11 1024" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 21 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.16ns)   --->   "%add_ln29_2 = add i11 %indvar_flatten27_load, i11 1" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 22 'add' 'add_ln29_2' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc12.i, void %for.inc.i380.preheader.exitStub" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 23 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_load = load i6 %x" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 24 'load' 'x_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 25 'load' 'y_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%add_ln29 = add i6 %y_load, i6 1" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 26 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns)   --->   "%icmp_ln30 = icmp_eq  i6 %x_load, i6 32" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 27 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.31ns)   --->   "%select_ln29 = select i1 %icmp_ln30, i6 0, i6 %x_load" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 28 'select' 'select_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.31ns)   --->   "%select_ln29_1 = select i1 %icmp_ln30, i6 %add_ln29, i6 %y_load" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 29 'select' 'select_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i6 %select_ln29_1" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 30 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.92ns)   --->   "%mul_ln29 = mul i13 %zext_ln29, i13 86" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 31 'mul' 'mul_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [10/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 32 'urem' 'urem_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln32_4 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln29_1, i32 1, i32 4" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 33 'partselect' 'trunc_ln32_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i6 %select_ln29" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 34 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln29, i32 1, i32 4" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 35 'partselect' 'lshr_ln' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_40_cast = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln29, i32 8, i32 11" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 36 'partselect' 'tmp_40_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln32_2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln29, i32 2, i32 4" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 37 'partselect' 'lshr_ln32_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %select_ln29, i32 1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 38 'bitselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%add_ln30 = add i6 %select_ln29, i6 1" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 39 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.47ns)   --->   "%store_ln29 = store i11 %add_ln29_2, i11 %indvar_flatten27" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 40 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.47>
ST_1 : Operation 41 [1/1] (0.47ns)   --->   "%store_ln29 = store i6 %select_ln29_1, i6 %y" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 41 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.47>
ST_1 : Operation 42 [1/1] (0.47ns)   --->   "%store_ln30 = store i6 %add_ln30, i6 %x" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 42 'store' 'store_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.47>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc.i" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 43 'br' 'br_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 44 [9/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 44 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.73>
ST_3 : Operation 45 [8/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 45 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %trunc_ln32_4" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 46 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.73ns)   --->   "%mul_ln32 = mul i9 %zext_ln32, i9 22" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 47 'mul' 'mul_ln32' <Predicate = true> <Delay = 1.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [8/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_4, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 48 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_42_cast = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln32, i32 6, i32 8" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 49 'partselect' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.32>
ST_4 : Operation 50 [7/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 50 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [7/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_4, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 51 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.32>
ST_5 : Operation 52 [6/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 52 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [6/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_4, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 53 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.32>
ST_6 : Operation 54 [5/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 54 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [5/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_4, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 55 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.32>
ST_7 : Operation 56 [4/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 56 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [4/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_4, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 57 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.32>
ST_8 : Operation 58 [3/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 58 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [3/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_4, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 59 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.32>
ST_9 : Operation 60 [2/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 60 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [2/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_4, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 61 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_42_cast, i3 %lshr_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 62 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i6 %tmp_16" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 63 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_123 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_41, i64 0, i64 %zext_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 64 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_124 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_40, i64 0, i64 %zext_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 65 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_124' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_125 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_39, i64 0, i64 %zext_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 66 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_126 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_38, i64 0, i64 %zext_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 67 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_126' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_127 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_37, i64 0, i64 %zext_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 68 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_127' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_128 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_36, i64 0, i64 %zext_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 69 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_128' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 70 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_129 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_123" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 70 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_129' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 71 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_130 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_124" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 71 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_130' <Predicate = (tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 72 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_131 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_125" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 72 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_131' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 73 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_132 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_126" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 73 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_132' <Predicate = (tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 74 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_133 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_127" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 74 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_133' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 75 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_134 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_128" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 75 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_134' <Predicate = (tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 120 [1/1] (0.47ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.47>

State 10 <SV = 9> <Delay = 3.40>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_29_1_VITIS_LOOP_30_2_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 78 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i2 %urem_ln29" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 79 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_4, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 80 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i2 %urem_ln32" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 81 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramid_hls.cpp:31->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 82 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_40_cast, i4 %lshr_ln" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i8 %tmp_s" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 84 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_117 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i64 0, i64 %zext_ln32_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 85 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_118 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i64 0, i64 %zext_ln32_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 86 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_119 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i64 0, i64 %zext_ln32_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 87 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_119' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_120 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i64 0, i64 %zext_ln32_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 88 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_120' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_121 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i64 0, i64 %zext_ln32_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 89 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_121' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_122 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30, i64 0, i64 %zext_ln32_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 90 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_122' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_129 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_123" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 91 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_129' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 92 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_130 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_124" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 92 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_130' <Predicate = (tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 93 [1/1] (0.35ns)   --->   "%select_ln32 = select i1 %tmp, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_130, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_129" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 93 'select' 'select_ln32' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 94 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_131 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_125" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 94 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_131' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 95 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_132 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_126" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 95 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_132' <Predicate = (tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 96 [1/1] (0.35ns)   --->   "%select_ln32_1 = select i1 %tmp, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_132, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_131" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 96 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_133 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_127" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 97 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_133' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 98 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_134 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_128" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 98 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_134' <Predicate = (tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 99 [1/1] (0.35ns)   --->   "%select_ln32_2 = select i1 %tmp, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_134, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_133" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 99 'select' 'select_ln32_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.47ns)   --->   "%tmp_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %select_ln32, i2 1, i16 %select_ln32_1, i2 2, i16 %select_ln32_2, i16 0, i2 %trunc_ln32" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 100 'sparsemux' 'tmp_15' <Predicate = true> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.64ns)   --->   "%switch_ln32 = switch i2 %trunc_ln29, void %arrayidx112.i428.case.2, i2 0, void %arrayidx112.i428.case.0, i2 1, void %arrayidx112.i428.case.1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 101 'switch' 'switch_ln32' <Predicate = true> <Delay = 0.64>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %trunc_ln30, void %arrayidx112.i428.case.095, void %arrayidx112.i428.case.196" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 102 'br' 'br_ln32' <Predicate = (trunc_ln29 == 1)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %tmp_15, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_119" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 103 'store' 'store_ln32' <Predicate = (trunc_ln29 == 1 & !trunc_ln30)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i428.exit94" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 104 'br' 'br_ln32' <Predicate = (trunc_ln29 == 1 & !trunc_ln30)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %tmp_15, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_120" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 105 'store' 'store_ln32' <Predicate = (trunc_ln29 == 1 & trunc_ln30)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i428.exit94" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 106 'br' 'br_ln32' <Predicate = (trunc_ln29 == 1 & trunc_ln30)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i428.exit" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 107 'br' 'br_ln32' <Predicate = (trunc_ln29 == 1)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %trunc_ln30, void %arrayidx112.i428.case.091, void %arrayidx112.i428.case.192" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 108 'br' 'br_ln32' <Predicate = (trunc_ln29 == 0)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %tmp_15, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_117" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 109 'store' 'store_ln32' <Predicate = (trunc_ln29 == 0 & !trunc_ln30)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i428.exit90" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 110 'br' 'br_ln32' <Predicate = (trunc_ln29 == 0 & !trunc_ln30)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %tmp_15, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_118" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 111 'store' 'store_ln32' <Predicate = (trunc_ln29 == 0 & trunc_ln30)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i428.exit90" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 112 'br' 'br_ln32' <Predicate = (trunc_ln29 == 0 & trunc_ln30)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i428.exit" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 113 'br' 'br_ln32' <Predicate = (trunc_ln29 == 0)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %trunc_ln30, void %arrayidx112.i428.case.099, void %arrayidx112.i428.case.1100" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 114 'br' 'br_ln32' <Predicate = (trunc_ln29 != 0 & trunc_ln29 != 1)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %tmp_15, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_121" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 115 'store' 'store_ln32' <Predicate = (trunc_ln29 != 0 & trunc_ln29 != 1 & !trunc_ln30)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i428.exit98" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 116 'br' 'br_ln32' <Predicate = (trunc_ln29 != 0 & trunc_ln29 != 1 & !trunc_ln30)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %tmp_15, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_122" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 117 'store' 'store_ln32' <Predicate = (trunc_ln29 != 0 & trunc_ln29 != 1 & trunc_ln30)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i428.exit98" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 118 'br' 'br_ln32' <Predicate = (trunc_ln29 != 0 & trunc_ln29 != 1 & trunc_ln30)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i428.exit" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38]   --->   Operation 119 'br' 'br_ln32' <Predicate = (trunc_ln29 != 0 & trunc_ln29 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.686ns
The critical path consists of the following:
	'store' operation ('store_ln29', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) of constant 0 6 bit on local variable 'y', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38 [17]  (0.478 ns)
	'load' operation 6 bit ('y_load', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) on local variable 'y', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38 [27]  (0.000 ns)
	'add' operation 6 bit ('add_ln29', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) [28]  (0.975 ns)
	'select' operation 6 bit ('select_ln29_1', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) [33]  (0.313 ns)
	'mul' operation 13 bit ('mul_ln29', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) [35]  (1.920 ns)

 <State 2>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln29', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) [36]  (1.327 ns)

 <State 3>: 1.730ns
The critical path consists of the following:
	'mul' operation 9 bit ('mul_ln32', ../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38) [40]  (1.730 ns)

 <State 4>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln29', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) [36]  (1.327 ns)

 <State 5>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln29', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) [36]  (1.327 ns)

 <State 6>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln29', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) [36]  (1.327 ns)

 <State 7>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln29', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) [36]  (1.327 ns)

 <State 8>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln29', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) [36]  (1.327 ns)

 <State 9>: 1.327ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln29', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) [36]  (1.327 ns)

 <State 10>: 3.404ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln29', ../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:38) [36]  (1.327 ns)
	'store' operation ('store_ln32', ../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38) of variable 'tmp_15', ../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:38 16 bit on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33' [80]  (1.428 ns)
	blocking operation 0.649 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
