

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_143_7'
================================================================
* Date:           Sat Jun 14 08:40:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.911 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_7  |       10|       10|         2|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     88|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln143_fu_126_p2        |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln143_fu_120_p2       |      icmp|   0|  0|  13|           4|           4|
    |temp_last_fu_137_p2        |      icmp|   0|  0|  13|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  43|          14|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3       |   9|          2|    4|          8|
    |i_fu_64                    |   9|          2|    4|          8|
    |output_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   11|         22|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_64                  |  4|   0|    4|          0|
    |temp_last_reg_163        |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_143_7|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_143_7|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_143_7|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_143_7|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_143_7|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_143_7|  return value|
|output_stream_TREADY         |   in|    1|        axis|                 output_stream_V_data_V|       pointer|
|output_stream_TDATA          |  out|   32|        axis|                 output_stream_V_data_V|       pointer|
|layer3_activations_address0  |  out|    4|   ap_memory|                     layer3_activations|         array|
|layer3_activations_ce0       |  out|    1|   ap_memory|                     layer3_activations|         array|
|layer3_activations_q0        |   in|   32|   ap_memory|                     layer3_activations|         array|
|output_stream_TVALID         |  out|    1|        axis|                 output_stream_V_dest_V|       pointer|
|output_stream_TDEST          |  out|    8|        axis|                 output_stream_V_dest_V|       pointer|
|output_stream_TKEEP          |  out|    4|        axis|                 output_stream_V_keep_V|       pointer|
|output_stream_TSTRB          |  out|    4|        axis|                 output_stream_V_strb_V|       pointer|
|output_stream_TUSER          |  out|    2|        axis|                 output_stream_V_user_V|       pointer|
|output_stream_TLAST          |  out|    1|        axis|                 output_stream_V_last_V|       pointer|
|output_stream_TID            |  out|    5|        axis|                   output_stream_V_id_V|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:143]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V, void @empty_4"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream_V_dest_V, i5 %output_stream_V_id_V, i1 %output_stream_V_last_V, i2 %output_stream_V_user_V, i4 %output_stream_V_strb_V, i4 %output_stream_V_keep_V, i32 %output_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln143 = store i4 0, i4 %i" [bnn.cpp:143]   --->   Operation 8 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.inc90" [bnn.cpp:143]   --->   Operation 9 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [bnn.cpp:143]   --->   Operation 10 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln143 = icmp_eq  i4 %i_3, i4 10" [bnn.cpp:143]   --->   Operation 11 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln143 = add i4 %i_3, i4 1" [bnn.cpp:143]   --->   Operation 12 'add' 'add_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %for.inc90.split, void %for.end92.exitStub" [bnn.cpp:143]   --->   Operation 13 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i4 %i_3" [bnn.cpp:143]   --->   Operation 14 'zext' 'zext_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer3_activations_addr = getelementptr i32 %layer3_activations, i64 0, i64 %zext_ln143" [bnn.cpp:147]   --->   Operation 15 'getelementptr' 'layer3_activations_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%temp_data = load i4 %layer3_activations_addr" [bnn.cpp:147]   --->   Operation 16 'load' 'temp_data' <Predicate = (!icmp_ln143)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%temp_last = icmp_eq  i4 %i_3, i4 9" [bnn.cpp:150]   --->   Operation 17 'icmp' 'temp_last' <Predicate = (!icmp_ln143)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln143 = store i4 %add_ln143, i4 %i" [bnn.cpp:143]   --->   Operation 18 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln143)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln145 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:145]   --->   Operation 19 'specpipeline' 'specpipeline_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln143 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [bnn.cpp:143]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [bnn.cpp:143]   --->   Operation 21 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] ( I:2.32ns O:2.32ns )   --->   "%temp_data = load i4 %layer3_activations_addr" [bnn.cpp:147]   --->   Operation 22 'load' 'temp_data' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 23 [1/1] (1.29ns)   --->   "%write_ln151 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i8P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V, i32 %temp_data, i4 15, i4 15, i2 0, i1 %temp_last, i5 0, i8 0" [bnn.cpp:151]   --->   Operation 23 'write' 'write_ln151' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.inc90" [bnn.cpp:143]   --->   Operation 24 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer3_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 010]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
store_ln143             (store              ) [ 000]
br_ln143                (br                 ) [ 000]
i_3                     (load               ) [ 000]
icmp_ln143              (icmp               ) [ 010]
add_ln143               (add                ) [ 000]
br_ln143                (br                 ) [ 000]
zext_ln143              (zext               ) [ 000]
layer3_activations_addr (getelementptr      ) [ 011]
temp_last               (icmp               ) [ 011]
store_ln143             (store              ) [ 000]
specpipeline_ln145      (specpipeline       ) [ 000]
speclooptripcount_ln143 (speclooptripcount  ) [ 000]
specloopname_ln143      (specloopname       ) [ 000]
temp_data               (load               ) [ 000]
write_ln151             (write              ) [ 000]
br_ln143                (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer3_activations">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_activations"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln151_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="0" index="3" bw="4" slack="0"/>
<pin id="73" dir="0" index="4" bw="2" slack="0"/>
<pin id="74" dir="0" index="5" bw="1" slack="0"/>
<pin id="75" dir="0" index="6" bw="5" slack="0"/>
<pin id="76" dir="0" index="7" bw="8" slack="0"/>
<pin id="77" dir="0" index="8" bw="32" slack="0"/>
<pin id="78" dir="0" index="9" bw="1" slack="0"/>
<pin id="79" dir="0" index="10" bw="1" slack="0"/>
<pin id="80" dir="0" index="11" bw="1" slack="0"/>
<pin id="81" dir="0" index="12" bw="1" slack="1"/>
<pin id="82" dir="0" index="13" bw="1" slack="0"/>
<pin id="83" dir="0" index="14" bw="1" slack="0"/>
<pin id="84" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln151/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="layer3_activations_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_activations_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_data/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln143_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_3_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln143_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln143_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln143_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="temp_last_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="temp_last/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln143_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="158" class="1005" name="layer3_activations_addr_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer3_activations_addr "/>
</bind>
</comp>

<comp id="163" class="1005" name="temp_last_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="temp_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="68" pin=5"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="68" pin=6"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="68" pin=7"/></net>

<net id="93"><net_src comp="56" pin="0"/><net_sink comp="68" pin=9"/></net>

<net id="94"><net_src comp="56" pin="0"/><net_sink comp="68" pin=10"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="68" pin=11"/></net>

<net id="96"><net_src comp="60" pin="0"/><net_sink comp="68" pin=13"/></net>

<net id="97"><net_src comp="62" pin="0"/><net_sink comp="68" pin=14"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="105" pin="3"/><net_sink comp="68" pin=8"/></net>

<net id="111"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="117" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="141"><net_src comp="117" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="126" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="64" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="161"><net_src comp="98" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="166"><net_src comp="137" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="68" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {2 }
	Port: output_stream_V_keep_V | {2 }
	Port: output_stream_V_strb_V | {2 }
	Port: output_stream_V_user_V | {2 }
	Port: output_stream_V_last_V | {2 }
	Port: output_stream_V_id_V | {2 }
	Port: output_stream_V_dest_V | {2 }
 - Input state : 
	Port: feedforward_Pipeline_VITIS_LOOP_143_7 : layer3_activations | {1 2 }
	Port: feedforward_Pipeline_VITIS_LOOP_143_7 : output_stream_V_data_V | {}
	Port: feedforward_Pipeline_VITIS_LOOP_143_7 : output_stream_V_keep_V | {}
	Port: feedforward_Pipeline_VITIS_LOOP_143_7 : output_stream_V_strb_V | {}
	Port: feedforward_Pipeline_VITIS_LOOP_143_7 : output_stream_V_user_V | {}
	Port: feedforward_Pipeline_VITIS_LOOP_143_7 : output_stream_V_last_V | {}
	Port: feedforward_Pipeline_VITIS_LOOP_143_7 : output_stream_V_id_V | {}
	Port: feedforward_Pipeline_VITIS_LOOP_143_7 : output_stream_V_dest_V | {}
  - Chain level:
	State 1
		store_ln143 : 1
		i_3 : 1
		icmp_ln143 : 2
		add_ln143 : 2
		br_ln143 : 3
		zext_ln143 : 2
		layer3_activations_addr : 3
		temp_data : 4
		temp_last : 2
		store_ln143 : 3
	State 2
		write_ln151 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln143_fu_120    |    0    |    13   |
|          |     temp_last_fu_137    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln143_fu_126    |    0    |    13   |
|----------|-------------------------|---------|---------|
|   write  | write_ln151_write_fu_68 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln143_fu_132    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    39   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|           i_reg_148           |    4   |
|layer3_activations_addr_reg_158|    4   |
|       temp_last_reg_163       |    1   |
+-------------------------------+--------+
|             Total             |    9   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    8   ||  1.588  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   39   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |    9   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    9   |   48   |
+-----------+--------+--------+--------+
