#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x9853d30 .scope module, "PseudoPll_tb" "PseudoPll_tb" 2 6;
 .timescale -3 -4;
v0x987ecd0_0 .net "clk_in", 0 0, v0x9853e00_0;  1 drivers
v0x987ed30_0 .net "clk_out", 0 0, v0x9853fb0_0;  1 drivers
v0x987eda0_0 .var "dummy", 0 0;
v0x987ee00_0 .var "dumpfile_path", 512 0;
v0x987ee60_0 .var "freq_param", 7 0;
S_0x9856750 .scope module, "clk_inst" "clock_gen" 2 10, 3 2 0, S_0x9853d30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "clk"
P_0x9856820 .param/l "PERIOD" 0 3 4, +C4<00000000000011110100001001000000>;
v0x9853e00_0 .var "clk", 0 0;
S_0x98568b0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 3 9, 3 9 0, S_0x9856750;
 .timescale -12 -12;
S_0x987e820 .scope module, "inst" "PseudoPll" 2 11, 4 7 0, S_0x9853d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 8 "freq_param"
    .port_info 2 /OUTPUT 1 "clk_out"
P_0x9850be0 .param/l "F_CLK_MAX" 0 4 14, +C4<00000000000000011000011010100000>;
P_0x9850c00 .param/l "F_CLK_MIN" 0 4 13, +C4<00000000000000000001011101110000>;
P_0x9850c20 .param/l "MIN_CLK_STEP" 0 4 15, +C4<000000000000000000000000101101111>;
v0x9853f50_0 .net "clk_in", 0 0, v0x9853e00_0;  alias, 1 drivers
v0x9853fb0_0 .var "clk_out", 0 0;
v0x9853ef0_0 .var "counter", 15 0;
v0x987eae0_0 .var "desired_clk", 31 0;
v0x987eb60_0 .var "edges_per_on_cycle", 31 0;
v0x987ec10_0 .net "freq_param", 7 0, v0x987ee60_0;  1 drivers
E_0x987ea70 .event posedge, v0x9853e00_0;
    .scope S_0x9856750;
T_0 ;
    %fork t_1, S_0x98568b0;
    %jmp t_0;
    .scope S_0x98568b0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9853e00_0, 0;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9853e00_0, 0;
    %delay 500000, 0;
    %end;
    .scope S_0x9856750;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x987e820;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x9853ef0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9853fb0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x987e820;
T_2 ;
    %wait E_0x987ea70;
    %load/vec4 v0x987ec10_0;
    %pad/u 33;
    %muli 367, 0, 33;
    %addi 6000, 0, 33;
    %pad/u 32;
    %assign/vec4 v0x987eae0_0, 0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/vec4 v0x987eae0_0;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1125899906, 4046; load=1.00000e-06
    %pushi/real 3534221, 4024; load=1.00000e-06
    %add/wr;
    %mul/wr;
    %div/wr;
    %cvt/vr 32;
    %assign/vec4 v0x987eb60_0, 0;
    %load/vec4 v0x9853ef0_0;
    %pad/u 32;
    %load/vec4 v0x987eb60_0;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0x9853ef0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x9853ef0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9853ef0_0, 0;
    %load/vec4 v0x9853fb0_0;
    %inv;
    %assign/vec4 v0x9853fb0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x9853d30;
T_3 ;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x987ee60_0, 0, 8;
    %delay 4230196224, 6;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x9853d30;
T_4 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0x987ee00_0, 0, 513;
    %end;
    .thread T_4;
    .scope S_0x9853d30;
T_5 ;
    %vpi_func 2 23 "$value$plusargs" 32, "VCD_PATH=%s", v0x987ee00_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x987eda0_0, 0, 1;
    %vpi_call 2 24 "$dumpfile", v0x987ee00_0 {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x9853d30 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/PseudoPLL_tb.v";
    "src/clock.v";
    "src/PseudoPLL.v";
