Protel Design System Design Rule Check
PCB File : C:\Users\Lyque\My Tresors\Diplomaterv\Github\Projects\Altium\Measurement_board\Measurement_board\Measurement_board.PcbDoc
Date     : 2017. 01. 22.
Time     : 22:41:46

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Your board contains 2 shelved polygons - copper connectivity will not be reported correctly. Unshelve polygons and re-run DRC check before  producing manufacturing outputs.
   Polygon named: Top Layer-SDGND In net SDGND On Top Layer
   Polygon named: Top Layer-GND In net GND On Top Layer

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (6.889mil < 10mil) Between Area Fill (2194.724mil,98.426mil) (2982.126mil,307.088mil) on Keep-Out Layer And Pad U2-GND(2460.472mil,350.394mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-AGND(1371.89mil,1904.528mil) on Top Layer And Pad U1-RESET(1313.819mil,1934.056mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-AGND(1371.89mil,1904.528mil) on Top Layer And Pad U1-INT(1313.819mil,1914.371mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-AGND(1371.89mil,1904.528mil) on Top Layer And Pad U1-SCLK(1313.819mil,1894.686mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-AGND(1371.89mil,1904.528mil) on Top Layer And Pad U1-SDA(1313.819mil,1875.001mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-AGND(1371.89mil,1904.528mil) on Top Layer And Pad U1-PWRCON(1381.732mil,1846.457mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-AGND(1371.89mil,1904.528mil) on Top Layer And Pad U1-CH1(1429.96mil,1914.371mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-AGND(1371.89mil,1904.528mil) on Top Layer And Pad U1-CH0(1429.96mil,1934.056mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-AGND(1371.89mil,1904.528mil) on Top Layer And Pad U1-MUX_OUT(1401.417mil,1962.599mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-AGND(1371.89mil,1904.528mil) on Top Layer And Pad U1-ADCIN(1381.732mil,1962.599mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-AGND(1371.89mil,1904.528mil) on Top Layer And Pad U1-AVDD(1362.047mil,1962.599mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad U1-AGND(1371.89mil,1904.528mil) on Top Layer And Pad U1-DVDD(1342.362mil,1962.599mil) on Top Layer 
Rule Violations :12

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-AVDD(2608.11mil,824.804mil) on Top Layer And Pad U2-GND(2657.323mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-AVDD(2558.898mil,824.804mil) on Top Layer And Pad U2-AVDD(2608.11mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P2_2(2509.685mil,824.804mil) on Top Layer And Pad U2-AVDD(2558.898mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P2_1(2460.472mil,824.804mil) on Top Layer And Pad U2-P2_2(2509.685mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P2_0(2411.26mil,824.804mil) on Top Layer And Pad U2-P2_1(2460.472mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P1_7(2362.047mil,824.804mil) on Top Layer And Pad U2-P2_0(2411.26mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P1_6(2312.834mil,824.804mil) on Top Layer And Pad U2-P1_7(2362.047mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-VDD_USB(2263.622mil,824.804mil) on Top Layer And Pad U2-P1_6(2312.834mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-GND(2214.409mil,824.804mil) on Top Layer And Pad U2-VDD_USB(2263.622mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-USB+(2165.197mil,824.804mil) on Top Layer And Pad U2-GND(2214.409mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-USB-(2115.984mil,824.804mil) on Top Layer And Pad U2-USB+(2165.197mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P1_5(2066.771mil,824.804mil) on Top Layer And Pad U2-USB-(2115.984mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.277mil < 10mil) Between Pad U2-P1_4(1980.157mil,759.843mil) on Top Layer And Pad U2-P1_5(2066.771mil,824.804mil) on Top Layer [Top Solder] Mask Sliver [8.277mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P1_3(1980.157mil,710.63mil) on Top Layer And Pad U2-P1_4(1980.157mil,759.843mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P1_2(1980.157mil,661.418mil) on Top Layer And Pad U2-P1_3(1980.157mil,710.63mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P1_1(1980.157mil,612.205mil) on Top Layer And Pad U2-P1_2(1980.157mil,661.418mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P1_0(1980.157mil,562.993mil) on Top Layer And Pad U2-P1_1(1980.157mil,612.205mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P0_7(1980.157mil,513.78mil) on Top Layer And Pad U2-P1_0(1980.157mil,562.993mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-DVDD(1980.157mil,464.567mil) on Top Layer And Pad U2-P0_7(1980.157mil,513.78mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-GND(1980.157mil,415.355mil) on Top Layer And Pad U2-DVDD(1980.157mil,464.567mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.277mil < 10mil) Between Pad U2-P0_6(2066.771mil,350.394mil) on Top Layer And Pad U2-GND(1980.157mil,415.355mil) on Top Layer [Top Solder] Mask Sliver [8.277mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P0_5(2115.984mil,350.394mil) on Top Layer And Pad U2-P0_6(2066.771mil,350.394mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P0_4(2165.197mil,350.394mil) on Top Layer And Pad U2-P0_5(2115.984mil,350.394mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P0_3(2214.409mil,350.394mil) on Top Layer And Pad U2-P0_4(2165.197mil,350.394mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P0_2(2263.622mil,350.394mil) on Top Layer And Pad U2-P0_3(2214.409mil,350.394mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P0_1(2312.834mil,350.394mil) on Top Layer And Pad U2-P0_2(2263.622mil,350.394mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-P0_0(2362.047mil,350.394mil) on Top Layer And Pad U2-P0_1(2312.834mil,350.394mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-RESET(2411.26mil,350.394mil) on Top Layer And Pad U2-P0_0(2362.047mil,350.394mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U2-GND(2460.472mil,350.394mil) on Top Layer And Pad U2-RESET(2411.26mil,350.394mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.519mil < 10mil) Between Pad U1-DVDD(1342.362mil,1962.599mil) on Top Layer And Pad U1-RESET(1313.819mil,1934.056mil) on Top Layer [Top Solder] Mask Sliver [2.519mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-INT(1313.819mil,1914.371mil) on Top Layer And Pad U1-RESET(1313.819mil,1934.056mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.6mil < 10mil) Between Via (1352.205mil,1924.213mil) from Top Layer to Bottom Layer And Pad U1-RESET(1313.819mil,1934.056mil) on Top Layer [Top Solder] Mask Sliver [5.6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-SCLK(1313.819mil,1894.686mil) on Top Layer And Pad U1-INT(1313.819mil,1914.371mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1352.205mil,1924.213mil) from Top Layer to Bottom Layer And Pad U1-INT(1313.819mil,1914.371mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-SDA(1313.819mil,1875.001mil) on Top Layer And Pad U1-SCLK(1313.819mil,1894.686mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1352.205mil,1884.843mil) from Top Layer to Bottom Layer And Pad U1-SCLK(1313.819mil,1894.686mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1352.205mil,1884.843mil) from Top Layer to Bottom Layer And Pad U1-SDA(1313.819mil,1875.001mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-DGND(1362.047mil,1846.457mil) on Top Layer And Pad U1-A0(1342.362mil,1846.457mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1352.205mil,1884.843mil) from Top Layer to Bottom Layer And Pad U1-A0(1342.362mil,1846.457mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-PWRCON(1381.732mil,1846.457mil) on Top Layer And Pad U1-DGND(1362.047mil,1846.457mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1352.205mil,1884.843mil) from Top Layer to Bottom Layer And Pad U1-DGND(1362.047mil,1846.457mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-AGND(1401.417mil,1846.457mil) on Top Layer And Pad U1-PWRCON(1381.732mil,1846.457mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1391.575mil,1884.843mil) from Top Layer to Bottom Layer And Pad U1-PWRCON(1381.732mil,1846.457mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1391.575mil,1884.843mil) from Top Layer to Bottom Layer And Pad U1-AGND(1401.417mil,1846.457mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-CH2(1429.96mil,1894.686mil) on Top Layer And Pad U1-CH3(1429.96mil,1875.001mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1391.575mil,1884.843mil) from Top Layer to Bottom Layer And Pad U1-CH3(1429.96mil,1875.001mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-CH1(1429.96mil,1914.371mil) on Top Layer And Pad U1-CH2(1429.96mil,1894.686mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1391.575mil,1884.843mil) from Top Layer to Bottom Layer And Pad U1-CH2(1429.96mil,1894.686mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-CH0(1429.96mil,1934.056mil) on Top Layer And Pad U1-CH1(1429.96mil,1914.371mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1391.575mil,1924.213mil) from Top Layer to Bottom Layer And Pad U1-CH1(1429.96mil,1914.371mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1391.575mil,1924.213mil) from Top Layer to Bottom Layer And Pad U1-CH0(1429.96mil,1934.056mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-ADCIN(1381.732mil,1962.599mil) on Top Layer And Pad U1-MUX_OUT(1401.417mil,1962.599mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1391.575mil,1924.213mil) from Top Layer to Bottom Layer And Pad U1-MUX_OUT(1401.417mil,1962.599mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-AVDD(1362.047mil,1962.599mil) on Top Layer And Pad U1-ADCIN(1381.732mil,1962.599mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1391.575mil,1924.213mil) from Top Layer to Bottom Layer And Pad U1-ADCIN(1381.732mil,1962.599mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-DVDD(1342.362mil,1962.599mil) on Top Layer And Pad U1-AVDD(1362.047mil,1962.599mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1352.205mil,1924.213mil) from Top Layer to Bottom Layer And Pad U1-AVDD(1362.047mil,1962.599mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Via (1352.205mil,1924.213mil) from Top Layer to Bottom Layer And Pad U1-DVDD(1342.362mil,1962.599mil) on Top Layer [Top Solder] Mask Sliver [3.86mil]
Rule Violations :58

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-GND(2657.323mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-AVDD(2608.11mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-AVDD(2558.898mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-P2_2(2509.685mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-P2_1(2460.472mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-P2_0(2411.26mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-P1_7(2362.047mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-P1_6(2312.834mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-VDD_USB(2263.622mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-GND(2214.409mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-USB+(2165.197mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-USB-(2115.984mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,824.804mil)(2692.756mil,824.804mil) on Top Overlay And Pad U2-P1_5(2066.771mil,824.804mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(1980.157mil,824.804mil) on Top Overlay And Pad U2-P1_4(1980.157mil,759.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(1980.157mil,824.804mil) on Top Overlay And Pad U2-P1_3(1980.157mil,710.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(1980.157mil,824.804mil) on Top Overlay And Pad U2-P1_2(1980.157mil,661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(1980.157mil,824.804mil) on Top Overlay And Pad U2-P1_1(1980.157mil,612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C10" (1833.024mil,550.442mil) on Top Overlay And Pad U2-P1_1(1980.157mil,612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(1980.157mil,824.804mil) on Top Overlay And Pad U2-P1_0(1980.157mil,562.993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C10" (1833.024mil,550.442mil) on Top Overlay And Pad U2-P1_0(1980.157mil,562.993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(1980.157mil,824.804mil) on Top Overlay And Pad U2-P0_7(1980.157mil,513.78mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(1980.157mil,824.804mil) on Top Overlay And Pad U2-DVDD(1980.157mil,464.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(1980.157mil,824.804mil) on Top Overlay And Pad U2-GND(1980.157mil,415.355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(2692.756mil,350.394mil) on Top Overlay And Pad U2-P0_6(2066.771mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R15" (2082.323mil,275.796mil) on Top Overlay And Pad U2-P0_6(2066.771mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(2692.756mil,350.394mil) on Top Overlay And Pad U2-P0_5(2115.984mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R15" (2082.323mil,275.796mil) on Top Overlay And Pad U2-P0_5(2115.984mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(2692.756mil,350.394mil) on Top Overlay And Pad U2-P0_4(2165.197mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R15" (2082.323mil,275.796mil) on Top Overlay And Pad U2-P0_4(2165.197mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R14" (2157.913mil,275.796mil) on Top Overlay And Pad U2-P0_4(2165.197mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(2692.756mil,350.394mil) on Top Overlay And Pad U2-P0_3(2214.409mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R15" (2082.323mil,275.796mil) on Top Overlay And Pad U2-P0_3(2214.409mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R14" (2157.913mil,275.796mil) on Top Overlay And Pad U2-P0_3(2214.409mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(2692.756mil,350.394mil) on Top Overlay And Pad U2-P0_2(2263.622mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.177mil < 10mil) Between Text "R15" (2082.323mil,275.796mil) on Top Overlay And Pad U2-P0_2(2263.622mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R14" (2157.913mil,275.796mil) on Top Overlay And Pad U2-P0_2(2263.622mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(2692.756mil,350.394mil) on Top Overlay And Pad U2-P0_1(2312.834mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R14" (2157.913mil,275.796mil) on Top Overlay And Pad U2-P0_1(2312.834mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C14" (2348.456mil,291.363mil) on Top Overlay And Pad U2-P0_0(2362.047mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(2692.756mil,350.394mil) on Top Overlay And Pad U2-P0_0(2362.047mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C14" (2348.456mil,291.363mil) on Top Overlay And Pad U2-RESET(2411.26mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(2692.756mil,350.394mil) on Top Overlay And Pad U2-RESET(2411.26mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C14" (2348.456mil,291.363mil) on Top Overlay And Pad U2-GND(2460.472mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1980.157mil,350.394mil)(2692.756mil,350.394mil) on Top Overlay And Pad U2-GND(2460.472mil,350.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.931mil < 10mil) Between Text "R38" (422.212mil,3500.434mil) on Top Overlay And Pad U3-Vout(801.417mil,3723.544mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R39" (496.748mil,3500.449mil) on Top Overlay And Pad U3-Vout(801.417mil,3723.544mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q10" (551.417mil,3213.213mil) on Top Overlay And Pad U3-Vadj(701.417mil,3321.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (885.315mil,1937.008mil)(885.315mil,2005.906mil) on Top Overlay And Pad R7-2(855.788mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (836.103mil,2005.906mil)(885.315mil,2005.906mil) on Top Overlay And Pad R7-2(855.788mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (836.103mil,1937.008mil)(885.315mil,1937.008mil) on Top Overlay And Pad R7-2(855.788mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R4" (752.961mil,1891.269mil) on Top Overlay And Pad R7-2(855.788mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R5" (752.961mil,1966.269mil) on Top Overlay And Pad R7-2(855.788mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (747.519mil,1937.008mil)(747.519mil,2005.906mil) on Top Overlay And Pad R7-1(777.047mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (747.519mil,2005.906mil)(796.732mil,2005.906mil) on Top Overlay And Pad R7-1(777.047mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (747.519mil,1937.008mil)(796.732mil,1937.008mil) on Top Overlay And Pad R7-1(777.047mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R4" (752.961mil,1891.269mil) on Top Overlay And Pad R7-1(777.047mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R5" (752.961mil,1966.269mil) on Top Overlay And Pad R7-1(777.047mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1036.103mil,2005.906mil)(1085.315mil,2005.906mil) on Top Overlay And Pad R6-2(1055.788mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1036.103mil,1937.008mil)(1085.315mil,1937.008mil) on Top Overlay And Pad R6-2(1055.788mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1085.315mil,1937.008mil)(1085.315mil,2005.906mil) on Top Overlay And Pad R6-2(1055.788mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R2" (952.961mil,1891.269mil) on Top Overlay And Pad R6-2(1055.788mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (952.961mil,1966.269mil) on Top Overlay And Pad R6-2(1055.788mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (947.519mil,1937.008mil)(947.519mil,2005.906mil) on Top Overlay And Pad R6-1(977.047mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (947.519mil,2005.906mil)(996.732mil,2005.906mil) on Top Overlay And Pad R6-1(977.047mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (947.519mil,1937.008mil)(996.732mil,1937.008mil) on Top Overlay And Pad R6-1(977.047mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R2" (952.961mil,1891.269mil) on Top Overlay And Pad R6-1(977.047mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (952.961mil,1966.269mil) on Top Overlay And Pad R6-1(977.047mil,1971.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (885.315mil,1862.008mil)(885.315mil,1930.906mil) on Top Overlay And Pad R5-2(855.788mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (836.103mil,1862.008mil)(885.315mil,1862.008mil) on Top Overlay And Pad R5-2(855.788mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (836.103mil,1930.906mil)(885.315mil,1930.906mil) on Top Overlay And Pad R5-2(855.788mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R4" (752.961mil,1891.269mil) on Top Overlay And Pad R5-2(855.788mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (747.519mil,1862.008mil)(747.519mil,1930.906mil) on Top Overlay And Pad R5-1(777.047mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (747.519mil,1862.008mil)(796.732mil,1862.008mil) on Top Overlay And Pad R5-1(777.047mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (747.519mil,1930.906mil)(796.732mil,1930.906mil) on Top Overlay And Pad R5-1(777.047mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R4" (752.961mil,1891.269mil) on Top Overlay And Pad R5-1(777.047mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (885.315mil,1787.008mil)(885.315mil,1855.906mil) on Top Overlay And Pad R4-2(855.788mil,1821.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (836.103mil,1787.008mil)(885.315mil,1787.008mil) on Top Overlay And Pad R4-2(855.788mil,1821.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (836.103mil,1855.906mil)(885.315mil,1855.906mil) on Top Overlay And Pad R4-2(855.788mil,1821.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (747.519mil,1787.008mil)(747.519mil,1855.906mil) on Top Overlay And Pad R4-1(777.047mil,1821.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (747.519mil,1787.008mil)(796.732mil,1787.008mil) on Top Overlay And Pad R4-1(777.047mil,1821.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (747.519mil,1855.906mil)(796.732mil,1855.906mil) on Top Overlay And Pad R4-1(777.047mil,1821.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1036.103mil,1862.008mil)(1085.315mil,1862.008mil) on Top Overlay And Pad R3-2(1055.788mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1085.315mil,1862.008mil)(1085.315mil,1930.906mil) on Top Overlay And Pad R3-2(1055.788mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1036.103mil,1930.906mil)(1085.315mil,1930.906mil) on Top Overlay And Pad R3-2(1055.788mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R2" (952.961mil,1891.269mil) on Top Overlay And Pad R3-2(1055.788mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (947.519mil,1862.008mil)(947.519mil,1930.906mil) on Top Overlay And Pad R3-1(977.047mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (947.519mil,1862.008mil)(996.732mil,1862.008mil) on Top Overlay And Pad R3-1(977.047mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (947.519mil,1930.906mil)(996.732mil,1930.906mil) on Top Overlay And Pad R3-1(977.047mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R2" (952.961mil,1891.269mil) on Top Overlay And Pad R3-1(977.047mil,1896.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1036.103mil,1787.008mil)(1085.315mil,1787.008mil) on Top Overlay And Pad R2-2(1055.788mil,1821.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1085.315mil,1787.008mil)(1085.315mil,1855.906mil) on Top Overlay And Pad R2-2(1055.788mil,1821.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1036.103mil,1855.906mil)(1085.315mil,1855.906mil) on Top Overlay And Pad R2-2(1055.788mil,1821.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (947.519mil,1787.008mil)(947.519mil,1855.906mil) on Top Overlay And Pad R2-1(977.047mil,1821.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (947.519mil,1787.008mil)(996.732mil,1787.008mil) on Top Overlay And Pad R2-1(977.047mil,1821.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (947.519mil,1855.906mil)(996.732mil,1855.906mil) on Top Overlay And Pad R2-1(977.047mil,1821.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1219.489mil,2119.37mil)(1219.489mil,2188.268mil) on Top Overlay And Pad C3-2(1249.016mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1219.489mil,2119.37mil)(1268.701mil,2119.37mil) on Top Overlay And Pad C3-2(1249.016mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1219.489mil,2188.268mil)(1268.701mil,2188.268mil) on Top Overlay And Pad C3-2(1249.016mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C4" (1224.929mil,2148.631mil) on Top Overlay And Pad C3-2(1249.016mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1357.284mil,2119.37mil)(1357.284mil,2188.268mil) on Top Overlay And Pad C3-1(1327.756mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1308.071mil,2119.37mil)(1357.284mil,2119.37mil) on Top Overlay And Pad C3-1(1327.756mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1308.071mil,2188.268mil)(1357.284mil,2188.268mil) on Top Overlay And Pad C3-1(1327.756mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C4" (1224.929mil,2148.631mil) on Top Overlay And Pad C3-1(1327.756mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1219.489mil,2044.37mil)(1219.489mil,2113.268mil) on Top Overlay And Pad C4-2(1249.016mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1219.489mil,2044.37mil)(1268.701mil,2044.37mil) on Top Overlay And Pad C4-2(1249.016mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1219.489mil,2113.268mil)(1268.701mil,2113.268mil) on Top Overlay And Pad C4-2(1249.016mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.163mil < 10mil) Between Text "U1" (1278.276mil,2019.41mil) on Top Overlay And Pad C4-2(1249.016mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.163mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1357.284mil,2044.37mil)(1357.284mil,2113.268mil) on Top Overlay And Pad C4-1(1327.756mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1308.071mil,2044.37mil)(1357.284mil,2044.37mil) on Top Overlay And Pad C4-1(1327.756mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1308.071mil,2113.268mil)(1357.284mil,2113.268mil) on Top Overlay And Pad C4-1(1327.756mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "U1" (1278.276mil,2019.41mil) on Top Overlay And Pad C4-1(1327.756mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1369.489mil,2044.37mil)(1369.489mil,2113.268mil) on Top Overlay And Pad C1-2(1399.016mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1369.489mil,2044.37mil)(1418.701mil,2044.37mil) on Top Overlay And Pad C1-2(1399.016mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1369.489mil,2113.268mil)(1418.701mil,2113.268mil) on Top Overlay And Pad C1-2(1399.016mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1507.284mil,2044.37mil)(1507.284mil,2113.268mil) on Top Overlay And Pad C1-1(1477.756mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1458.071mil,2044.37mil)(1507.284mil,2044.37mil) on Top Overlay And Pad C1-1(1477.756mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1458.071mil,2113.268mil)(1507.284mil,2113.268mil) on Top Overlay And Pad C1-1(1477.756mil,2078.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1369.489mil,2119.37mil)(1369.489mil,2188.268mil) on Top Overlay And Pad C2-2(1399.016mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1369.489mil,2119.37mil)(1418.701mil,2119.37mil) on Top Overlay And Pad C2-2(1399.016mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1369.489mil,2188.268mil)(1418.701mil,2188.268mil) on Top Overlay And Pad C2-2(1399.016mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C1" (1374.929mil,2148.631mil) on Top Overlay And Pad C2-2(1399.016mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.657mil < 10mil) Between Track (1510mil,2180mil)(1530mil,2200mil) on Top Overlay And Pad C2-1(1477.756mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.657mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1507.284mil,2119.37mil)(1507.284mil,2188.268mil) on Top Overlay And Pad C2-1(1477.756mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.559mil < 10mil) Between Track (1510mil,2120mil)(1510mil,2180mil) on Top Overlay And Pad C2-1(1477.756mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1458.071mil,2119.37mil)(1507.284mil,2119.37mil) on Top Overlay And Pad C2-1(1477.756mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1458.071mil,2188.268mil)(1507.284mil,2188.268mil) on Top Overlay And Pad C2-1(1477.756mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C1" (1374.929mil,2148.631mil) on Top Overlay And Pad C2-1(1477.756mil,2153.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1281.103mil,2215.551mil)(1281.103mil,2284.449mil) on Top Overlay And Pad R1-2(1310.63mil,2250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1281.103mil,2215.551mil)(1330.315mil,2215.551mil) on Top Overlay And Pad R1-2(1310.63mil,2250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1281.103mil,2284.449mil)(1330.315mil,2284.449mil) on Top Overlay And Pad R1-2(1310.63mil,2250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C3" (1224.929mil,2223.631mil) on Top Overlay And Pad R1-2(1310.63mil,2250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1418.898mil,2215.551mil)(1418.898mil,2284.449mil) on Top Overlay And Pad R1-1(1389.37mil,2250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1369.685mil,2215.551mil)(1418.898mil,2215.551mil) on Top Overlay And Pad R1-1(1389.37mil,2250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1369.685mil,2284.449mil)(1418.898mil,2284.449mil) on Top Overlay And Pad R1-1(1389.37mil,2250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C2" (1374.929mil,2223.631mil) on Top Overlay And Pad R1-1(1389.37mil,2250mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2077.598mil,191.143mil)(2077.598mil,240.355mil) on Top Overlay And Pad R15-2(2112.047mil,210.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2146.496mil,191.143mil)(2146.496mil,240.355mil) on Top Overlay And Pad R15-2(2112.047mil,210.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2077.598mil,240.355mil)(2146.496mil,240.355mil) on Top Overlay And Pad R15-2(2112.047mil,210.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2077.598mil,102.559mil)(2077.598mil,151.772mil) on Top Overlay And Pad R15-1(2112.047mil,132.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2146.496mil,102.559mil)(2146.496mil,151.772mil) on Top Overlay And Pad R15-1(2112.047mil,132.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2077.598mil,102.559mil)(2146.496mil,102.559mil) on Top Overlay And Pad R15-1(2112.047mil,132.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2152.598mil,191.143mil)(2152.598mil,240.355mil) on Top Overlay And Pad R14-2(2187.047mil,210.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2221.496mil,191.143mil)(2221.496mil,240.355mil) on Top Overlay And Pad R14-2(2187.047mil,210.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2152.598mil,240.355mil)(2221.496mil,240.355mil) on Top Overlay And Pad R14-2(2187.047mil,210.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2152.598mil,102.559mil)(2152.598mil,151.772mil) on Top Overlay And Pad R14-1(2187.047mil,132.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2221.496mil,102.559mil)(2221.496mil,151.772mil) on Top Overlay And Pad R14-1(2187.047mil,132.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2152.598mil,102.559mil)(2221.496mil,102.559mil) on Top Overlay And Pad R14-1(2187.047mil,132.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2394.606mil,88.78mil)(2394.606mil,157.678mil) on Top Overlay And Pad R13-2(2365.079mil,123.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2345.394mil,88.78mil)(2394.606mil,88.78mil) on Top Overlay And Pad R13-2(2365.079mil,123.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2345.394mil,157.678mil)(2394.606mil,157.678mil) on Top Overlay And Pad R13-2(2365.079mil,123.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2256.811mil,88.78mil)(2256.811mil,157.678mil) on Top Overlay And Pad R13-1(2286.338mil,123.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2256.811mil,88.78mil)(2306.023mil,88.78mil) on Top Overlay And Pad R13-1(2286.338mil,123.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2256.811mil,157.678mil)(2306.023mil,157.678mil) on Top Overlay And Pad R13-1(2286.338mil,123.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2480.945mil,187.008mil)(2480.945mil,255.906mil) on Top Overlay And Pad C14-2(2451.418mil,221.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2431.733mil,187.008mil)(2480.945mil,187.008mil) on Top Overlay And Pad C14-2(2451.418mil,221.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2431.733mil,255.906mil)(2480.945mil,255.906mil) on Top Overlay And Pad C14-2(2451.418mil,221.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2343.149mil,187.008mil)(2343.149mil,255.906mil) on Top Overlay And Pad C14-1(2372.677mil,221.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2343.149mil,187.008mil)(2392.362mil,187.008mil) on Top Overlay And Pad C14-1(2372.677mil,221.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2343.149mil,255.906mil)(2392.362mil,255.906mil) on Top Overlay And Pad C14-1(2372.677mil,221.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R13" (2261.417mil,192.213mil) on Top Overlay And Pad C14-1(2372.677mil,221.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2637.008mil,1444.015mil)(2637.008mil,1503.07mil) on Top Overlay And Pad Q1-3(2615.354mil,1426.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2518.898mil,1444.015mil)(2637.008mil,1444.015mil) on Top Overlay And Pad Q1-3(2615.354mil,1426.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2518.898mil,1503.07mil)(2637.008mil,1503.07mil) on Top Overlay And Pad Q1-2(2577.953mil,1520.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2518.898mil,1444.015mil)(2518.898mil,1503.07mil) on Top Overlay And Pad Q1-1(2540.551mil,1426.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2518.898mil,1444.015mil)(2637.008mil,1444.015mil) on Top Overlay And Pad Q1-1(2540.551mil,1426.299mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2341.103mil,1415.551mil)(2341.103mil,1484.449mil) on Top Overlay And Pad R12-2(2370.63mil,1450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2341.103mil,1415.551mil)(2390.315mil,1415.551mil) on Top Overlay And Pad R12-2(2370.63mil,1450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2341.103mil,1484.449mil)(2390.315mil,1484.449mil) on Top Overlay And Pad R12-2(2370.63mil,1450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2478.898mil,1415.551mil)(2478.898mil,1484.449mil) on Top Overlay And Pad R12-1(2449.37mil,1450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2429.685mil,1415.551mil)(2478.898mil,1415.551mil) on Top Overlay And Pad R12-1(2449.37mil,1450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2429.685mil,1484.449mil)(2478.898mil,1484.449mil) on Top Overlay And Pad R12-1(2449.37mil,1450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2646.85mil,1589.094mil)(2646.85mil,1657.992mil) on Top Overlay And Pad D1-2(2617.323mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2597.638mil,1589.094mil)(2646.85mil,1589.094mil) on Top Overlay And Pad D1-2(2617.323mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2597.638mil,1657.992mil)(2646.85mil,1657.992mil) on Top Overlay And Pad D1-2(2617.323mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q1" (2523.417mil,1574.213mil) on Top Overlay And Pad D1-2(2617.323mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2509.055mil,1589.094mil)(2509.055mil,1657.992mil) on Top Overlay And Pad D1-1(2538.583mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2509.055mil,1589.094mil)(2558.268mil,1589.094mil) on Top Overlay And Pad D1-1(2538.583mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2509.055mil,1657.992mil)(2558.268mil,1657.992mil) on Top Overlay And Pad D1-1(2538.583mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q1" (2523.417mil,1574.213mil) on Top Overlay And Pad D1-1(2538.583mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.238mil < 10mil) Between Track (2458.701mil,1057.087mil)(2522.677mil,1057.087mil) on Top Overlay And Pad C8-2(2547.677mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2518.15mil,987.008mil)(2518.15mil,1055.906mil) on Top Overlay And Pad C8-2(2547.677mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2518.15mil,987.008mil)(2567.362mil,987.008mil) on Top Overlay And Pad C8-2(2547.677mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2518.15mil,1055.906mil)(2567.362mil,1055.906mil) on Top Overlay And Pad C8-2(2547.677mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C9" (2523.165mil,1016.04mil) on Top Overlay And Pad C8-2(2547.677mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2606.732mil,987.008mil)(2655.945mil,987.008mil) on Top Overlay And Pad C8-1(2626.417mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.519mil < 10mil) Between Track (2655.551mil,1057.087mil)(2655.551mil,1135.827mil) on Top Overlay And Pad C8-1(2626.417mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.519mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2606.732mil,1055.906mil)(2655.945mil,1055.906mil) on Top Overlay And Pad C8-1(2626.417mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2655.945mil,987.008mil)(2655.945mil,1055.906mil) on Top Overlay And Pad C8-1(2626.417mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.023mil < 10mil) Between Track (2606.338mil,1057.087mil)(2655.551mil,1057.087mil) on Top Overlay And Pad C8-1(2626.417mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.023mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C9" (2523.165mil,1016.04mil) on Top Overlay And Pad C8-1(2626.417mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2518.15mil,912.008mil)(2518.15mil,980.906mil) on Top Overlay And Pad C9-2(2547.677mil,946.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2518.15mil,912.008mil)(2567.362mil,912.008mil) on Top Overlay And Pad C9-2(2547.677mil,946.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2518.15mil,980.906mil)(2567.362mil,980.906mil) on Top Overlay And Pad C9-2(2547.677mil,946.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2606.732mil,912.008mil)(2655.945mil,912.008mil) on Top Overlay And Pad C9-1(2626.417mil,946.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2606.732mil,980.906mil)(2655.945mil,980.906mil) on Top Overlay And Pad C9-1(2626.417mil,946.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2655.945mil,912.008mil)(2655.945mil,980.906mil) on Top Overlay And Pad C9-1(2626.417mil,946.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1827.598mil,466.143mil)(1827.598mil,515.355mil) on Top Overlay And Pad C10-2(1862.047mil,485.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1896.496mil,466.143mil)(1896.496mil,515.355mil) on Top Overlay And Pad C10-2(1862.047mil,485.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1827.598mil,515.355mil)(1896.496mil,515.355mil) on Top Overlay And Pad C10-2(1862.047mil,485.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1827.598mil,377.559mil)(1827.598mil,426.772mil) on Top Overlay And Pad C10-1(1862.047mil,407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1896.496mil,377.559mil)(1896.496mil,426.772mil) on Top Overlay And Pad C10-1(1862.047mil,407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1827.598mil,377.559mil)(1896.496mil,377.559mil) on Top Overlay And Pad C10-1(1862.047mil,407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Track (1751.417mil,460.827mil)(1751.417mil,524.803mil) on Top Overlay And Pad C11-2(1787.047mil,485.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1752.598mil,466.143mil)(1752.598mil,515.355mil) on Top Overlay And Pad C11-2(1787.047mil,485.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1821.496mil,466.143mil)(1821.496mil,515.355mil) on Top Overlay And Pad C11-2(1787.047mil,485.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.917mil < 10mil) Between Track (1672.677mil,510.04mil)(1751.417mil,510.04mil) on Top Overlay And Pad C11-2(1787.047mil,485.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1752.598mil,515.355mil)(1821.496mil,515.355mil) on Top Overlay And Pad C11-2(1787.047mil,485.828mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1752.598mil,377.559mil)(1752.598mil,426.772mil) on Top Overlay And Pad C11-1(1787.047mil,407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1821.496mil,377.559mil)(1821.496mil,426.772mil) on Top Overlay And Pad C11-1(1787.047mil,407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1752.598mil,377.559mil)(1821.496mil,377.559mil) on Top Overlay And Pad C11-1(1787.047mil,407.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2330.945mil,912.008mil)(2330.945mil,980.906mil) on Top Overlay And Pad C12-2(2301.418mil,946.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2281.733mil,912.008mil)(2330.945mil,912.008mil) on Top Overlay And Pad C12-2(2301.418mil,946.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2281.733mil,980.906mil)(2330.945mil,980.906mil) on Top Overlay And Pad C12-2(2301.418mil,946.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2193.149mil,912.008mil)(2193.149mil,980.906mil) on Top Overlay And Pad C12-1(2222.677mil,946.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2193.149mil,912.008mil)(2242.362mil,912.008mil) on Top Overlay And Pad C12-1(2222.677mil,946.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2193.149mil,980.906mil)(2242.362mil,980.906mil) on Top Overlay And Pad C12-1(2222.677mil,946.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.917mil < 10mil) Between Track (2325.63mil,1057.087mil)(2325.63mil,1135.827mil) on Top Overlay And Pad C13-2(2301.418mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2330.945mil,987.008mil)(2330.945mil,1055.906mil) on Top Overlay And Pad C13-2(2301.418mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2281.733mil,987.008mil)(2330.945mil,987.008mil) on Top Overlay And Pad C13-2(2301.418mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Track (2276.417mil,1057.087mil)(2340.393mil,1057.087mil) on Top Overlay And Pad C13-2(2301.418mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2281.733mil,1055.906mil)(2330.945mil,1055.906mil) on Top Overlay And Pad C13-2(2301.418mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C12" (2197.842mil,1015.709mil) on Top Overlay And Pad C13-2(2301.418mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2193.149mil,987.008mil)(2193.149mil,1055.906mil) on Top Overlay And Pad C13-1(2222.677mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2193.149mil,987.008mil)(2242.362mil,987.008mil) on Top Overlay And Pad C13-1(2222.677mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2193.149mil,1055.906mil)(2242.362mil,1055.906mil) on Top Overlay And Pad C13-1(2222.677mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C12" (2197.842mil,1015.709mil) on Top Overlay And Pad C13-1(2222.677mil,1021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2655.551mil,1057.087mil)(2655.551mil,1135.827mil) on Top Overlay And Pad C5-2(2626.023mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Track (2606.732mil,1055.906mil)(2655.945mil,1055.906mil) on Top Overlay And Pad C5-2(2626.023mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2606.338mil,1135.827mil)(2655.551mil,1135.827mil) on Top Overlay And Pad C5-2(2626.023mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2606.338mil,1057.087mil)(2655.551mil,1057.087mil) on Top Overlay And Pad C5-2(2626.023mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C8" (2523.228mil,1090.599mil) on Top Overlay And Pad C5-2(2626.023mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C9" (2523.165mil,1016.04mil) on Top Overlay And Pad C5-2(2626.023mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2473.464mil,1057.087mil)(2473.464mil,1135.827mil) on Top Overlay And Pad C5-1(2502.992mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2458.701mil,1135.827mil)(2522.677mil,1135.827mil) on Top Overlay And Pad C5-1(2502.992mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2458.701mil,1057.087mil)(2522.677mil,1057.087mil) on Top Overlay And Pad C5-1(2502.992mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Track (2518.15mil,987.008mil)(2518.15mil,1055.906mil) on Top Overlay And Pad C5-1(2502.992mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Track (2518.15mil,1055.906mil)(2567.362mil,1055.906mil) on Top Overlay And Pad C5-1(2502.992mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C8" (2523.228mil,1090.599mil) on Top Overlay And Pad C5-1(2502.992mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C9" (2523.165mil,1016.04mil) on Top Overlay And Pad C5-1(2502.992mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1672.677mil,327.953mil)(1672.677mil,377.166mil) on Top Overlay And Pad C6-2(1712.047mil,357.481mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1751.417mil,327.953mil)(1751.417mil,377.166mil) on Top Overlay And Pad C6-2(1712.047mil,357.481mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.03mil < 10mil) Between Track (1752.598mil,377.559mil)(1752.598mil,426.772mil) on Top Overlay And Pad C6-2(1712.047mil,357.481mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1672.677mil,327.953mil)(1751.417mil,327.953mil) on Top Overlay And Pad C6-2(1712.047mil,357.481mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.03mil < 10mil) Between Track (1752.598mil,377.559mil)(1821.496mil,377.559mil) on Top Overlay And Pad C6-2(1712.047mil,357.481mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1672.677mil,460.827mil)(1672.677mil,524.803mil) on Top Overlay And Pad C6-1(1712.047mil,480.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1751.417mil,460.827mil)(1751.417mil,524.803mil) on Top Overlay And Pad C6-1(1712.047mil,480.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Track (1752.598mil,466.143mil)(1752.598mil,515.355mil) on Top Overlay And Pad C6-1(1712.047mil,480.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1672.677mil,510.04mil)(1751.417mil,510.04mil) on Top Overlay And Pad C6-1(1712.047mil,480.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2143.543mil,1057.087mil)(2192.756mil,1057.087mil) on Top Overlay And Pad C7-2(2173.071mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2143.543mil,1057.087mil)(2143.543mil,1135.827mil) on Top Overlay And Pad C7-2(2173.071mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2143.543mil,1135.827mil)(2192.756mil,1135.827mil) on Top Overlay And Pad C7-2(2173.071mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.03mil < 10mil) Between Track (2193.149mil,987.008mil)(2193.149mil,1055.906mil) on Top Overlay And Pad C7-2(2173.071mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.03mil < 10mil) Between Track (2193.149mil,1055.906mil)(2242.362mil,1055.906mil) on Top Overlay And Pad C7-2(2173.071mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C13" (2197.779mil,1091.127mil) on Top Overlay And Pad C7-2(2173.071mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mil < 10mil) Between Text "C12" (2197.842mil,1015.709mil) on Top Overlay And Pad C7-2(2173.071mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2325.63mil,1057.087mil)(2325.63mil,1135.827mil) on Top Overlay And Pad C7-1(2296.102mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2276.417mil,1057.087mil)(2340.393mil,1057.087mil) on Top Overlay And Pad C7-1(2296.102mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2276.417mil,1135.827mil)(2340.393mil,1135.827mil) on Top Overlay And Pad C7-1(2296.102mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Track (2281.733mil,1055.906mil)(2330.945mil,1055.906mil) on Top Overlay And Pad C7-1(2296.102mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C13" (2197.779mil,1091.127mil) on Top Overlay And Pad C7-1(2296.102mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C12" (2197.842mil,1015.709mil) on Top Overlay And Pad C7-1(2296.102mil,1096.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1990.551mil,1356.103mil)(1990.551mil,1405.315mil) on Top Overlay And Pad R10-2(2025mil,1385.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2059.449mil,1356.103mil)(2059.449mil,1405.315mil) on Top Overlay And Pad R10-2(2025mil,1385.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1990.551mil,1356.103mil)(2059.449mil,1356.103mil) on Top Overlay And Pad R10-2(2025mil,1385.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1990.551mil,1444.685mil)(1990.551mil,1493.898mil) on Top Overlay And Pad R10-1(2025mil,1464.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2059.449mil,1444.685mil)(2059.449mil,1493.898mil) on Top Overlay And Pad R10-1(2025mil,1464.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1990.551mil,1493.898mil)(2059.449mil,1493.898mil) on Top Overlay And Pad R10-1(2025mil,1464.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1915.551mil,1444.685mil)(1915.551mil,1493.897mil) on Top Overlay And Pad R11-2(1950mil,1464.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1984.449mil,1444.685mil)(1984.449mil,1493.897mil) on Top Overlay And Pad R11-2(1950mil,1464.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1915.551mil,1493.897mil)(1984.449mil,1493.897mil) on Top Overlay And Pad R11-2(1950mil,1464.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1915.551mil,1356.102mil)(1915.551mil,1405.315mil) on Top Overlay And Pad R11-1(1950mil,1385.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1984.449mil,1356.102mil)(1984.449mil,1405.315mil) on Top Overlay And Pad R11-1(1950mil,1385.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1915.551mil,1356.102mil)(1984.449mil,1356.102mil) on Top Overlay And Pad R11-1(1950mil,1385.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CON4" (1705.417mil,1360.213mil) on Top Overlay And Pad R11-1(1950mil,1385.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2319.685mil,1589.094mil)(2319.685mil,1657.992mil) on Top Overlay And Pad R8-2(2349.212mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2319.685mil,1589.094mil)(2368.897mil,1589.094mil) on Top Overlay And Pad R8-2(2349.212mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2319.685mil,1657.992mil)(2368.897mil,1657.992mil) on Top Overlay And Pad R8-2(2349.212mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2457.481mil,1589.094mil)(2457.481mil,1657.992mil) on Top Overlay And Pad R8-1(2427.953mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2408.268mil,1589.094mil)(2457.481mil,1589.094mil) on Top Overlay And Pad R8-1(2427.953mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2408.268mil,1657.992mil)(2457.481mil,1657.992mil) on Top Overlay And Pad R8-1(2427.953mil,1623.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2065.551mil,1356.103mil)(2065.551mil,1405.315mil) on Top Overlay And Pad R9-2(2100mil,1385.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2134.449mil,1356.103mil)(2134.449mil,1405.315mil) on Top Overlay And Pad R9-2(2100mil,1385.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2065.551mil,1356.103mil)(2134.449mil,1356.103mil) on Top Overlay And Pad R9-2(2100mil,1385.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2065.551mil,1444.685mil)(2065.551mil,1493.898mil) on Top Overlay And Pad R9-1(2100mil,1464.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2134.449mil,1444.685mil)(2134.449mil,1493.898mil) on Top Overlay And Pad R9-1(2100mil,1464.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2065.551mil,1493.898mil)(2134.449mil,1493.898mil) on Top Overlay And Pad R9-1(2100mil,1464.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1743.149mil,1512.008mil)(1792.362mil,1512.008mil) on Top Overlay And Pad L1-1(1772.677mil,1546.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1743.149mil,1580.906mil)(1792.362mil,1580.906mil) on Top Overlay And Pad L1-1(1772.677mil,1546.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1743.149mil,1512.008mil)(1743.149mil,1580.906mil) on Top Overlay And Pad L1-1(1772.677mil,1546.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1831.733mil,1512.008mil)(1880.945mil,1512.008mil) on Top Overlay And Pad L1-2(1851.418mil,1546.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1831.733mil,1580.906mil)(1880.945mil,1580.906mil) on Top Overlay And Pad L1-2(1851.418mil,1546.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1880.945mil,1512.008mil)(1880.945mil,1580.906mil) on Top Overlay And Pad L1-2(1851.418mil,1546.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2250.827mil,1979.134mil)(2605.157mil,1979.134mil) on Top Overlay And Pad SW2-1(2526.417mil,1929.922mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2250.827mil,1979.134mil)(2605.157mil,1979.134mil) on Top Overlay And Pad SW2-2(2427.992mil,1929.922mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2250.827mil,1979.134mil)(2605.157mil,1979.134mil) on Top Overlay And Pad SW2-3(2329.567mil,1929.922mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2250.827mil,2097.245mil)(2605.157mil,2097.245mil) on Top Overlay And Pad SW2-4(2526.417mil,2146.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2250.827mil,2097.245mil)(2605.157mil,2097.245mil) on Top Overlay And Pad SW2-5(2427.992mil,2146.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2250.827mil,2097.245mil)(2605.157mil,2097.245mil) on Top Overlay And Pad SW2-6(2329.567mil,2146.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2162.047mil,2358.662mil)(2162.047mil,2417.717mil) on Top Overlay And Pad Q2-3(2140.394mil,2340.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2043.937mil,2358.662mil)(2162.047mil,2358.662mil) on Top Overlay And Pad Q2-3(2140.394mil,2340.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.655mil < 10mil) Between Text "D3" (2039.417mil,2247.213mil) on Top Overlay And Pad Q2-3(2140.394mil,2340.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.655mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2043.937mil,2417.717mil)(2162.047mil,2417.717mil) on Top Overlay And Pad Q2-2(2102.992mil,2435.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2043.937mil,2358.662mil)(2162.047mil,2358.662mil) on Top Overlay And Pad Q2-1(2065.59mil,2340.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2043.937mil,2358.662mil)(2043.937mil,2417.717mil) on Top Overlay And Pad Q2-1(2065.59mil,2340.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.655mil < 10mil) Between Text "D3" (2039.417mil,2247.213mil) on Top Overlay And Pad Q2-1(2065.59mil,2340.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.655mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2162.047mil,1958.662mil)(2162.047mil,2017.717mil) on Top Overlay And Pad Q3-3(2140.394mil,1940.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2043.937mil,1958.662mil)(2162.047mil,1958.662mil) on Top Overlay And Pad Q3-3(2140.394mil,1940.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2043.937mil,2017.717mil)(2162.047mil,2017.717mil) on Top Overlay And Pad Q3-2(2102.992mil,2035.434mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2043.937mil,1958.662mil)(2162.047mil,1958.662mil) on Top Overlay And Pad Q3-1(2065.59mil,1940.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2043.937mil,1958.662mil)(2043.937mil,2017.717mil) on Top Overlay And Pad Q3-1(2065.59mil,1940.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1859.095mil,2303.74mil)(1859.095mil,2372.639mil) on Top Overlay And Pad R18-2(1888.622mil,2338.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1859.095mil,2303.74mil)(1908.307mil,2303.74mil) on Top Overlay And Pad R18-2(1888.622mil,2338.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1859.095mil,2372.639mil)(1908.307mil,2372.639mil) on Top Overlay And Pad R18-2(1888.622mil,2338.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1996.89mil,2303.74mil)(1996.89mil,2372.639mil) on Top Overlay And Pad R18-1(1967.362mil,2338.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1947.677mil,2303.74mil)(1996.89mil,2303.74mil) on Top Overlay And Pad R18-1(1967.362mil,2338.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1947.677mil,2372.639mil)(1996.89mil,2372.639mil) on Top Overlay And Pad R18-1(1967.362mil,2338.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1859.095mil,1903.741mil)(1859.095mil,1972.639mil) on Top Overlay And Pad R19-2(1888.622mil,1938.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1859.095mil,1903.741mil)(1908.307mil,1903.741mil) on Top Overlay And Pad R19-2(1888.622mil,1938.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1859.095mil,1972.639mil)(1908.307mil,1972.639mil) on Top Overlay And Pad R19-2(1888.622mil,1938.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1996.89mil,1903.741mil)(1996.89mil,1972.639mil) on Top Overlay And Pad R19-1(1967.362mil,1938.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1947.677mil,1903.741mil)(1996.89mil,1903.741mil) on Top Overlay And Pad R19-1(1967.362mil,1938.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1947.677mil,1972.639mil)(1996.89mil,1972.639mil) on Top Overlay And Pad R19-1(1967.362mil,1938.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2171.889mil,2528.74mil)(2171.889mil,2597.639mil) on Top Overlay And Pad D2-2(2142.362mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2122.677mil,2528.74mil)(2171.889mil,2528.74mil) on Top Overlay And Pad D2-2(2142.362mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2122.677mil,2597.639mil)(2171.889mil,2597.639mil) on Top Overlay And Pad D2-2(2142.362mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q2" (2049.417mil,2489.213mil) on Top Overlay And Pad D2-2(2142.362mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2034.094mil,2528.74mil)(2034.094mil,2597.639mil) on Top Overlay And Pad D2-1(2063.622mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2034.094mil,2528.74mil)(2083.307mil,2528.74mil) on Top Overlay And Pad D2-1(2063.622mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2034.094mil,2597.639mil)(2083.307mil,2597.639mil) on Top Overlay And Pad D2-1(2063.622mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q2" (2049.417mil,2489.213mil) on Top Overlay And Pad D2-1(2063.622mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2171.889mil,2128.74mil)(2171.889mil,2197.639mil) on Top Overlay And Pad D3-2(2142.362mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2122.677mil,2128.74mil)(2171.889mil,2128.74mil) on Top Overlay And Pad D3-2(2142.362mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2122.677mil,2197.639mil)(2171.889mil,2197.639mil) on Top Overlay And Pad D3-2(2142.362mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q3" (2049.417mil,2089.213mil) on Top Overlay And Pad D3-2(2142.362mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2034.094mil,2128.74mil)(2034.094mil,2197.639mil) on Top Overlay And Pad D3-1(2063.622mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2034.094mil,2128.74mil)(2083.307mil,2128.74mil) on Top Overlay And Pad D3-1(2063.622mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2034.094mil,2197.639mil)(2083.307mil,2197.639mil) on Top Overlay And Pad D3-1(2063.622mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q3" (2049.417mil,2089.213mil) on Top Overlay And Pad D3-1(2063.622mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1859.095mil,2528.74mil)(1859.095mil,2597.639mil) on Top Overlay And Pad R16-2(1888.622mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1859.095mil,2528.74mil)(1908.307mil,2528.74mil) on Top Overlay And Pad R16-2(1888.622mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1859.095mil,2597.639mil)(1908.307mil,2597.639mil) on Top Overlay And Pad R16-2(1888.622mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1996.89mil,2528.74mil)(1996.89mil,2597.639mil) on Top Overlay And Pad R16-1(1967.362mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1947.677mil,2528.74mil)(1996.89mil,2528.74mil) on Top Overlay And Pad R16-1(1967.362mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1947.677mil,2597.639mil)(1996.89mil,2597.639mil) on Top Overlay And Pad R16-1(1967.362mil,2563.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1859.095mil,2128.74mil)(1859.095mil,2197.639mil) on Top Overlay And Pad R17-2(1888.622mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1859.095mil,2128.74mil)(1908.307mil,2128.74mil) on Top Overlay And Pad R17-2(1888.622mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1859.095mil,2197.639mil)(1908.307mil,2197.639mil) on Top Overlay And Pad R17-2(1888.622mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.379mil < 10mil) Between Text "CON1" (1714.543mil,2064.811mil) on Top Overlay And Pad R17-2(1888.622mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1996.89mil,2128.74mil)(1996.89mil,2197.639mil) on Top Overlay And Pad R17-1(1967.362mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1947.677mil,2128.74mil)(1996.89mil,2128.74mil) on Top Overlay And Pad R17-1(1967.362mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1947.677mil,2197.639mil)(1996.89mil,2197.639mil) on Top Overlay And Pad R17-1(1967.362mil,2163.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2250.827mil,2379.134mil)(2605.157mil,2379.134mil) on Top Overlay And Pad SW1-1(2526.417mil,2329.922mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "SW2" (2255.417mil,2229.213mil) on Top Overlay And Pad SW1-2(2427.992mil,2329.922mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2250.827mil,2379.134mil)(2605.157mil,2379.134mil) on Top Overlay And Pad SW1-2(2427.992mil,2329.922mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "SW2" (2255.417mil,2229.213mil) on Top Overlay And Pad SW1-3(2329.567mil,2329.922mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2250.827mil,2379.134mil)(2605.157mil,2379.134mil) on Top Overlay And Pad SW1-3(2329.567mil,2329.922mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2250.827mil,2497.245mil)(2605.157mil,2497.245mil) on Top Overlay And Pad SW1-4(2526.417mil,2546.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2250.827mil,2497.245mil)(2605.157mil,2497.245mil) on Top Overlay And Pad SW1-5(2427.992mil,2546.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2250.827mil,2497.245mil)(2605.157mil,2497.245mil) on Top Overlay And Pad SW1-6(2329.567mil,2546.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2509.449mil,3506.103mil)(2509.449mil,3555.315mil) on Top Overlay And Pad R37-2(2475mil,3535.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2440.551mil,3506.103mil)(2509.449mil,3506.103mil) on Top Overlay And Pad R37-2(2475mil,3535.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2440.551mil,3506.103mil)(2440.551mil,3555.315mil) on Top Overlay And Pad R37-2(2475mil,3535.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R35" (2287.787mil,3541.142mil) on Top Overlay And Pad R37-2(2475mil,3535.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.296mil < 10mil) Between Text "CON14" (2506.417mil,3456.213mil) on Top Overlay And Pad R37-2(2475mil,3535.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.296mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2509.449mil,3594.685mil)(2509.449mil,3643.898mil) on Top Overlay And Pad R37-1(2475mil,3614.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2440.551mil,3643.898mil)(2509.449mil,3643.898mil) on Top Overlay And Pad R37-1(2475mil,3614.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2440.551mil,3594.685mil)(2440.551mil,3643.898mil) on Top Overlay And Pad R37-1(2475mil,3614.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R35" (2287.787mil,3541.142mil) on Top Overlay And Pad R37-1(2475mil,3614.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2540.551mil,3506.103mil)(2540.551mil,3555.315mil) on Top Overlay And Pad R36-2(2575mil,3535.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2609.449mil,3506.103mil)(2609.449mil,3555.315mil) on Top Overlay And Pad R36-2(2575mil,3535.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2540.551mil,3506.103mil)(2609.449mil,3506.103mil) on Top Overlay And Pad R36-2(2575mil,3535.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CON14" (2506.417mil,3456.213mil) on Top Overlay And Pad R36-2(2575mil,3535.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2540.551mil,3594.685mil)(2540.551mil,3643.898mil) on Top Overlay And Pad R36-1(2575mil,3614.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2609.449mil,3594.685mil)(2609.449mil,3643.898mil) on Top Overlay And Pad R36-1(2575mil,3614.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2540.551mil,3643.898mil)(2609.449mil,3643.898mil) on Top Overlay And Pad R36-1(2575mil,3614.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2146.89mil,2930.512mil)(2205.945mil,2930.512mil) on Top Overlay And Pad Q4-3(2223.661mil,2908.859mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2205.945mil,2812.402mil)(2205.945mil,2930.512mil) on Top Overlay And Pad Q4-3(2223.661mil,2908.859mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2146.89mil,2812.402mil)(2146.89mil,2930.512mil) on Top Overlay And Pad Q4-2(2129.173mil,2871.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2146.89mil,2812.402mil)(2205.945mil,2812.402mil) on Top Overlay And Pad Q4-1(2223.661mil,2834.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2205.945mil,2812.402mil)(2205.945mil,2930.512mil) on Top Overlay And Pad Q4-1(2223.661mil,2834.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2146.89mil,3080.512mil)(2205.945mil,3080.512mil) on Top Overlay And Pad Q5-3(2223.661mil,3058.859mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2205.945mil,2962.402mil)(2205.945mil,3080.512mil) on Top Overlay And Pad Q5-3(2223.661mil,3058.859mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2146.89mil,2962.402mil)(2146.89mil,3080.512mil) on Top Overlay And Pad Q5-2(2129.173mil,3021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q4" (2115.417mil,2965.213mil) on Top Overlay And Pad Q5-2(2129.173mil,3021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2146.89mil,2962.402mil)(2205.945mil,2962.402mil) on Top Overlay And Pad Q5-1(2223.661mil,2984.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2205.945mil,2962.402mil)(2205.945mil,3080.512mil) on Top Overlay And Pad Q5-1(2223.661mil,2984.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q4" (2115.417mil,2965.213mil) on Top Overlay And Pad Q5-1(2223.661mil,2984.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2146.89mil,3230.512mil)(2205.945mil,3230.512mil) on Top Overlay And Pad Q6-3(2223.661mil,3208.859mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2205.945mil,3112.402mil)(2205.945mil,3230.512mil) on Top Overlay And Pad Q6-3(2223.661mil,3208.859mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2146.89mil,3112.402mil)(2146.89mil,3230.512mil) on Top Overlay And Pad Q6-2(2129.173mil,3171.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q5" (2115.417mil,3115.213mil) on Top Overlay And Pad Q6-2(2129.173mil,3171.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2146.89mil,3112.402mil)(2205.945mil,3112.402mil) on Top Overlay And Pad Q6-1(2223.661mil,3134.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2205.945mil,3112.402mil)(2205.945mil,3230.512mil) on Top Overlay And Pad Q6-1(2223.661mil,3134.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q5" (2115.417mil,3115.213mil) on Top Overlay And Pad Q6-1(2223.661mil,3134.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2146.89mil,3380.512mil)(2205.945mil,3380.512mil) on Top Overlay And Pad Q7-3(2223.661mil,3358.859mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2205.945mil,3262.402mil)(2205.945mil,3380.512mil) on Top Overlay And Pad Q7-3(2223.661mil,3358.859mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2146.89mil,3262.402mil)(2146.89mil,3380.512mil) on Top Overlay And Pad Q7-2(2129.173mil,3321.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q6" (2115.417mil,3265.213mil) on Top Overlay And Pad Q7-2(2129.173mil,3321.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2146.89mil,3262.402mil)(2205.945mil,3262.402mil) on Top Overlay And Pad Q7-1(2223.661mil,3284.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2205.945mil,3262.402mil)(2205.945mil,3380.512mil) on Top Overlay And Pad Q7-1(2223.661mil,3284.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q6" (2115.417mil,3265.213mil) on Top Overlay And Pad Q7-1(2223.661mil,3284.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2205.945mil,3412.402mil)(2205.945mil,3530.512mil) on Top Overlay And Pad Q8-3(2223.661mil,3508.859mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2146.89mil,3530.512mil)(2205.945mil,3530.512mil) on Top Overlay And Pad Q8-3(2223.661mil,3508.859mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2146.89mil,3412.402mil)(2146.89mil,3530.512mil) on Top Overlay And Pad Q8-2(2129.173mil,3471.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q7" (2115.417mil,3415.213mil) on Top Overlay And Pad Q8-2(2129.173mil,3471.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Track (2146.89mil,3412.402mil)(2205.945mil,3412.402mil) on Top Overlay And Pad Q8-1(2223.661mil,3434.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2205.945mil,3412.402mil)(2205.945mil,3530.512mil) on Top Overlay And Pad Q8-1(2223.661mil,3434.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q7" (2115.417mil,3415.213mil) on Top Overlay And Pad Q8-1(2223.661mil,3434.056mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2371.103mil,2837.008mil)(2420.315mil,2837.008mil) on Top Overlay And Pad R31-2(2390.788mil,2871.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2371.103mil,2905.906mil)(2420.315mil,2905.906mil) on Top Overlay And Pad R31-2(2390.788mil,2871.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2420.315mil,2837.008mil)(2420.315mil,2905.906mil) on Top Overlay And Pad R31-2(2390.788mil,2871.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2282.519mil,2837.008mil)(2331.732mil,2837.008mil) on Top Overlay And Pad R31-1(2312.047mil,2871.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2282.519mil,2905.906mil)(2331.732mil,2905.906mil) on Top Overlay And Pad R31-1(2312.047mil,2871.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2282.519mil,2837.008mil)(2282.519mil,2905.906mil) on Top Overlay And Pad R31-1(2312.047mil,2871.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2371.103mil,2987.008mil)(2420.315mil,2987.008mil) on Top Overlay And Pad R32-2(2390.788mil,3021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2420.315mil,2987.008mil)(2420.315mil,3055.906mil) on Top Overlay And Pad R32-2(2390.788mil,3021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2371.103mil,3055.906mil)(2420.315mil,3055.906mil) on Top Overlay And Pad R32-2(2390.788mil,3021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R31" (2287.882mil,2940.78mil) on Top Overlay And Pad R32-2(2390.788mil,3021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2282.519mil,2987.008mil)(2331.732mil,2987.008mil) on Top Overlay And Pad R32-1(2312.047mil,3021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2282.519mil,2987.008mil)(2282.519mil,3055.906mil) on Top Overlay And Pad R32-1(2312.047mil,3021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2282.519mil,3055.906mil)(2331.732mil,3055.906mil) on Top Overlay And Pad R32-1(2312.047mil,3021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R31" (2287.882mil,2940.78mil) on Top Overlay And Pad R32-1(2312.047mil,3021.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2371.103mil,3205.906mil)(2420.315mil,3205.906mil) on Top Overlay And Pad R33-2(2390.788mil,3171.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (2420.315mil,3137.008mil)(2420.315mil,3205.906mil) on Top Overlay And Pad R33-2(2390.788mil,3171.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2371.103mil,3137.008mil)(2420.315mil,3137.008mil) on Top Overlay And Pad R33-2(2390.788mil,3171.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R32" (2287.417mil,3091.213mil) on Top Overlay And Pad R33-2(2390.788mil,3171.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2282.519mil,3205.906mil)(2331.732mil,3205.906mil) on Top Overlay And Pad R33-1(2312.047mil,3171.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2282.519mil,3137.008mil)(2331.732mil,3137.008mil) on Top Overlay And Pad R33-1(2312.047mil,3171.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (2282.519mil,3137.008mil)(2282.519mil,3205.906mil) on Top Overlay And Pad R33-1(2312.047mil,3171.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R32" (2287.417mil,3091.213mil) on Top Overlay And Pad R33-1(2312.047mil,3171.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :430

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room BLE112 (Bounding Region = (1448.583mil, 1795.787mil, 3718.583mil, 4075.787mil) (InComponentClass('BLE112'))
Rule Violations :0

Processing Rule : Room GPIO (Bounding Region = (2698.583mil, 4025.787mil, 3718.583mil, 4925.787mil) (InComponentClass('GPIO'))
Rule Violations :0

Processing Rule : Room ADS7924 (Bounding Region = (1738.583mil, 3985.787mil, 2818.583mil, 4525.787mil) (InComponentClass('ADS7924'))
Rule Violations :0

Processing Rule : Room Measurement_board (Bounding Region = (998.583mil, 4105.787mil, 1518.583mil, 5395.787mil) (InComponentClass('Measurement_board'))
Rule Violations :0

Processing Rule : Room Output (Bounding Region = (2688.583mil, 4875.787mil, 3718.583mil, 6135.787mil) (InComponentClass('Output'))
Rule Violations :0

Processing Rule : Room Power (Bounding Region = (998.583mil, 4715.787mil, 2678.583mil, 6495.787mil) (InComponentClass('Power'))
Rule Violations :0

Processing Rule : Room SDCard (Bounding Region = (998.583mil, 2225.787mil, 2518.583mil, 3725.787mil) (InComponentClass('SDCard'))
Rule Violations :0

Processing Rule : Room Sensors (Bounding Region = (1528.583mil, 4275.787mil, 2218.583mil, 4695.787mil) (InComponentClass('Sensors'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:02