/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [16:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [33:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_1z | celloutsig_0_7z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_1_6z = ~celloutsig_1_0z[0];
  assign celloutsig_1_13z = ~celloutsig_1_5z;
  assign celloutsig_0_7z = ~((celloutsig_0_0z | in_data[87]) & (celloutsig_0_6z[1] | celloutsig_0_1z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[0] | in_data[131]) & (in_data[104] | in_data[143]));
  assign celloutsig_0_0z = in_data[11] | ~(in_data[3]);
  reg [13:0] _09_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _09_ <= 14'h0000;
    else _09_ <= { celloutsig_0_3z[12:4], celloutsig_0_0z, celloutsig_0_6z };
  assign out_data[13:0] = _09_;
  reg [8:0] _10_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 9'h000;
    else _10_ <= { celloutsig_1_2z[11:4], celloutsig_1_1z };
  assign { _01_[8:1], _00_ } = _10_;
  assign celloutsig_1_9z = { celloutsig_1_2z[5:2], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_5z, _01_[8:1], _00_, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } & in_data[156:123];
  assign celloutsig_1_18z = celloutsig_1_2z[12:1] & in_data[161:150];
  assign celloutsig_0_2z = { in_data[75:73], celloutsig_0_1z } / { 1'h1, celloutsig_0_1z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_5z = { in_data[129:128], _01_[8:1], _00_ } !== { in_data[121:112], celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[178:174], celloutsig_1_6z } !== { celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_4z = ~^ in_data[105:103];
  assign celloutsig_0_3z = { in_data[26:19], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } >>> { in_data[71:65], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[181:177] >>> in_data[109:105];
  assign celloutsig_1_2z = { in_data[165:150], celloutsig_1_1z } >>> { in_data[99:98], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_9z[32:25] >>> { celloutsig_1_2z[6:0], celloutsig_1_13z };
  assign celloutsig_0_6z = celloutsig_0_3z[3:0] - { celloutsig_0_3z[1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign _01_[0] = _00_;
  assign { out_data[139:128], out_data[103:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z };
endmodule
