{
  "name": "core::<core_simd::vector::Simd<f64, 2> as core_simd::to_bytes::ToBytes>::to_be_bytes",
  "span": "$library/core/src/../../portable-simd/crates/core_simd/src/to_bytes.rs:78:13: 78:52",
  "mir": "fn core::<core_simd::vector::Simd<f64, 2> as core_simd::to_bytes::ToBytes>::to_be_bytes(_1: core_simd::vector::Simd<f64, 2>) -> core_simd::vector::Simd<u8, 16> {\n    let mut _0: core_simd::vector::Simd<u8, 16>;\n    let mut _2: core_simd::vector::Simd<f64, 2>;\n    let mut _3: core_simd::vector::Simd<u64, 2>;\n    let mut _4: core_simd::vector::Simd<u64, 2>;\n    let mut _5: core_simd::vector::Simd<f64, 2>;\n    let mut _6: core_simd::vector::Simd<f64, 2>;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = _1;\n        _4 = <core_simd::vector::Simd<f64, 2> as core_simd::simd::num::float::SimdFloat>::to_bits(move _5) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        _3 = <core_simd::vector::Simd<u64, 2> as core_simd::simd::num::uint::SimdUint>::swap_bytes(move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        _2 = <core_simd::vector::Simd<f64, 2> as core_simd::simd::num::float::SimdFloat>::from_bits(move _3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_3);\n        _1 = move _2;\n        StorageDead(_2);\n        StorageLive(_6);\n        _6 = _1;\n        _0 = <core_simd::vector::Simd<f64, 2> as core_simd::to_bytes::ToBytes>::to_ne_bytes(move _6) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_6);\n        return;\n    }\n}\n"
}