<profile>

<section name = "Vitis HLS Report for 'read_req_table'" level="0">
<item name = "Date">Tue Aug 15 18:30:20 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 2.336 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 14, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 4, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op19_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_248_nbreadreq_fu_40_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_26_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="rx_readReqTable_upd_req_blk_n">9, 2, 1, 2</column>
<column name="tx_readReqTable_upd_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="tmp_i_reg_54">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_req_table, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_req_table, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_req_table, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_req_table, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_req_table, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_req_table, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_req_table, return value</column>
<column name="tx_readReqTable_upd_dout">in, 40, ap_fifo, tx_readReqTable_upd, pointer</column>
<column name="tx_readReqTable_upd_num_data_valid">in, 2, ap_fifo, tx_readReqTable_upd, pointer</column>
<column name="tx_readReqTable_upd_fifo_cap">in, 2, ap_fifo, tx_readReqTable_upd, pointer</column>
<column name="tx_readReqTable_upd_empty_n">in, 1, ap_fifo, tx_readReqTable_upd, pointer</column>
<column name="tx_readReqTable_upd_read">out, 1, ap_fifo, tx_readReqTable_upd, pointer</column>
<column name="rx_readReqTable_upd_req_dout">in, 41, ap_fifo, rx_readReqTable_upd_req, pointer</column>
<column name="rx_readReqTable_upd_req_num_data_valid">in, 2, ap_fifo, rx_readReqTable_upd_req, pointer</column>
<column name="rx_readReqTable_upd_req_fifo_cap">in, 2, ap_fifo, rx_readReqTable_upd_req, pointer</column>
<column name="rx_readReqTable_upd_req_empty_n">in, 1, ap_fifo, rx_readReqTable_upd_req, pointer</column>
<column name="rx_readReqTable_upd_req_read">out, 1, ap_fifo, rx_readReqTable_upd_req, pointer</column>
</table>
</item>
</section>
</profile>
