Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 13 14:27:27 2025
| Host         : The_Prospector running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (21)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: btnC (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            demux_inst/rib_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.948ns  (logic 1.740ns (19.443%)  route 7.208ns (80.557%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           4.109     5.573    demux_inst/sw_IBUF[11]
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.697 r  demux_inst/lib_reg[3]_i_2/O
                         net (fo=4, routed)           0.817     6.514    demux_inst/lib_reg[3]_i_2_n_0
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.152     6.666 r  demux_inst/rib_reg[3]_i_1/O
                         net (fo=1, routed)           2.282     8.948    demux_inst/rib_reg[3]_i_1_n_0
    SLICE_X34Y53         LDCE                                         r  demux_inst/rib_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            demux_inst/rib_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.481ns  (logic 1.728ns (20.376%)  route 6.753ns (79.624%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           3.657     5.109    demux_inst/sw_IBUF[9]
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.233 r  demux_inst/lib_reg[1]_i_2/O
                         net (fo=4, routed)           0.858     6.091    demux_inst/lib_reg[1]_i_2_n_0
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.152     6.243 r  demux_inst/rib_reg[1]_i_1/O
                         net (fo=1, routed)           2.239     8.481    demux_inst/rib_reg[1]_i_1_n_0
    SLICE_X34Y47         LDCE                                         r  demux_inst/rib_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            demux_inst/rib_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.372ns  (logic 1.734ns (20.710%)  route 6.639ns (79.290%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           3.924     5.382    demux_inst/sw_IBUF[10]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.506 r  demux_inst/lib_reg[2]_i_2/O
                         net (fo=4, routed)           0.686     6.192    demux_inst/lib_reg[2]_i_2_n_0
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.152     6.344 r  demux_inst/rib_reg[2]_i_1/O
                         net (fo=1, routed)           2.029     8.372    demux_inst/rib_reg[2]_i_1_n_0
    SLICE_X34Y40         LDCE                                         r  demux_inst/rib_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            demux_inst/rib_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 1.702ns (21.088%)  route 6.371ns (78.912%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           3.637     5.092    demux_inst/sw_IBUF[8]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.216 r  demux_inst/lib_reg[0]_i_2/O
                         net (fo=4, routed)           0.649     5.865    demux_inst/lib_reg[0]_i_2_n_0
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.124     5.989 r  demux_inst/rib_reg[0]_i_1/O
                         net (fo=1, routed)           2.084     8.073    demux_inst/rib_reg[0]_i_1_n_0
    SLICE_X34Y47         LDCE                                         r  demux_inst/rib_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            demux_inst/school_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 1.740ns (21.724%)  route 6.269ns (78.276%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           4.109     5.573    demux_inst/sw_IBUF[11]
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.697 r  demux_inst/lib_reg[3]_i_2/O
                         net (fo=4, routed)           0.819     6.516    demux_inst/lib_reg[3]_i_2_n_0
    SLICE_X1Y19          LUT4 (Prop_lut4_I2_O)        0.152     6.668 r  demux_inst/school_reg[3]_i_1/O
                         net (fo=1, routed)           1.340     8.009    demux_inst/school_reg[3]_i_1_n_0
    SLICE_X34Y25         LDCE                                         r  demux_inst/school_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 demux_inst/rib_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 4.146ns (52.990%)  route 3.678ns (47.010%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         LDCE                         0.000     0.000 r  demux_inst/rib_reg[3]/G
    SLICE_X34Y53         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  demux_inst/rib_reg[3]/Q
                         net (fo=1, routed)           3.678     4.303    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.825 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.825    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            demux_inst/school_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 1.728ns (22.168%)  route 6.068ns (77.832%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           3.657     5.109    demux_inst/sw_IBUF[9]
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.124     5.233 r  demux_inst/lib_reg[1]_i_2/O
                         net (fo=4, routed)           0.948     6.181    demux_inst/lib_reg[1]_i_2_n_0
    SLICE_X0Y19          LUT4 (Prop_lut4_I2_O)        0.152     6.333 r  demux_inst/school_reg[1]_i_1/O
                         net (fo=1, routed)           1.463     7.796    demux_inst/school_reg[1]_i_1_n_0
    SLICE_X34Y28         LDCE                                         r  demux_inst/school_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            demux_inst/school_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.776ns  (logic 1.732ns (22.273%)  route 6.044ns (77.727%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           3.924     5.382    demux_inst/sw_IBUF[10]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.506 r  demux_inst/lib_reg[2]_i_2/O
                         net (fo=4, routed)           0.728     6.234    demux_inst/lib_reg[2]_i_2_n_0
    SLICE_X0Y19          LUT4 (Prop_lut4_I2_O)        0.150     6.384 r  demux_inst/school_reg[2]_i_1/O
                         net (fo=1, routed)           1.392     7.776    demux_inst/school_reg[2]_i_1_n_0
    SLICE_X34Y28         LDCE                                         r  demux_inst/school_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 demux_inst/rib_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 4.143ns (54.461%)  route 3.464ns (45.539%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         LDCE                         0.000     0.000 r  demux_inst/rib_reg[0]/G
    SLICE_X34Y47         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  demux_inst/rib_reg[0]/Q
                         net (fo=1, routed)           3.464     4.089    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.607 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.607    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 demux_inst/rib_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 4.132ns (54.593%)  route 3.437ns (45.407%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         LDCE                         0.000     0.000 r  demux_inst/rib_reg[1]/G
    SLICE_X34Y47         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  demux_inst/rib_reg[1]/Q
                         net (fo=1, routed)           3.437     4.062    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.569 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.569    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            demux_inst/fire_dep_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.264ns (32.092%)  route 0.559ns (67.908%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.359     0.578    demux_inst/btnR_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.045     0.623 r  demux_inst/fire_dep_reg[2]_i_1/O
                         net (fo=1, routed)           0.201     0.823    demux_inst/fire_dep_reg[2]_i_1_n_0
    SLICE_X0Y9           LDCE                                         r  demux_inst/fire_dep_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            demux_inst/fire_dep_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.885ns  (logic 0.270ns (30.451%)  route 0.616ns (69.549%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=16, routed)          0.489     0.710    demux_inst/btnD_IBUF
    SLICE_X0Y17          LUT4 (Prop_lut4_I0_O)        0.049     0.759 r  demux_inst/fire_dep_reg[0]_i_1/O
                         net (fo=1, routed)           0.126     0.885    demux_inst/fire_dep_reg[0]_i_1_n_0
    SLICE_X0Y17          LDCE                                         r  demux_inst/fire_dep_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            demux_inst/school_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.262ns (27.466%)  route 0.693ns (72.534%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.420     0.639    demux_inst/btnR_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.043     0.682 r  demux_inst/school_reg[0]_i_1/O
                         net (fo=1, routed)           0.273     0.955    demux_inst/school_reg[0]_i_1_n_0
    SLICE_X0Y8           LDCE                                         r  demux_inst/school_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            demux_inst/fire_dep_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.264ns (27.310%)  route 0.703ns (72.690%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.462     0.681    demux_inst/btnR_IBUF
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.045     0.726 r  demux_inst/fire_dep_reg[1]_i_1/O
                         net (fo=1, routed)           0.241     0.968    demux_inst/fire_dep_reg[1]_i_1_n_0
    SLICE_X0Y11          LDCE                                         r  demux_inst/fire_dep_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            demux_inst/lib_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.266ns (27.219%)  route 0.710ns (72.781%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=16, routed)          0.415     0.636    demux_inst/btnD_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I2_O)        0.045     0.681 r  demux_inst/lib_reg[0]_i_1/O
                         net (fo=1, routed)           0.295     0.976    demux_inst/lib_reg[0]_i_1_n_0
    SLICE_X0Y7           LDCE                                         r  demux_inst/lib_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            demux_inst/lib_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.993ns  (logic 0.255ns (25.626%)  route 0.739ns (74.374%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=17, routed)          0.617     0.826    demux_inst/btnC_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I1_O)        0.045     0.871 r  demux_inst/lib_reg[2]_i_1/O
                         net (fo=1, routed)           0.122     0.993    demux_inst/lib_reg[2]_i_1_n_0
    SLICE_X0Y19          LDCE                                         r  demux_inst/lib_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            demux_inst/lib_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 0.264ns (26.375%)  route 0.738ns (73.625%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.622     0.841    demux_inst/btnR_IBUF
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.045     0.886 r  demux_inst/lib_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     1.002    demux_inst/lib_reg[3]_i_1_n_0
    SLICE_X1Y19          LDCE                                         r  demux_inst/lib_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            demux_inst/fire_dep_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.264ns (25.108%)  route 0.788ns (74.892%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.538     0.757    demux_inst/btnR_IBUF
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.045     0.802 r  demux_inst/fire_dep_reg[3]_i_1/O
                         net (fo=1, routed)           0.251     1.053    demux_inst/fire_dep_reg[3]_i_1_n_0
    SLICE_X0Y11          LDCE                                         r  demux_inst/fire_dep_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            demux_inst/lib_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.211ns  (logic 0.264ns (21.826%)  route 0.947ns (78.174%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.549     0.768    demux_inst/btnR_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.045     0.813 r  demux_inst/lib_reg[1]_i_1/O
                         net (fo=1, routed)           0.398     1.211    demux_inst/lib_reg[1]_i_1_n_0
    SLICE_X0Y31          LDCE                                         r  demux_inst/lib_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            demux_inst/school_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.509ns  (logic 0.262ns (17.377%)  route 1.247ns (82.623%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.622     0.841    demux_inst/btnR_IBUF
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.043     0.884 r  demux_inst/school_reg[3]_i_1/O
                         net (fo=1, routed)           0.625     1.509    demux_inst/school_reg[3]_i_1_n_0
    SLICE_X34Y25         LDCE                                         r  demux_inst/school_reg[3]/D
  -------------------------------------------------------------------    -------------------





