Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jan 20 16:55:05 2022
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   150 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             524 |          150 |
| No           | No                    | Yes                    |              32 |           12 |
| No           | Yes                   | No                     |             102 |           44 |
| Yes          | No                    | No                     |             129 |           40 |
| Yes          | No                    | Yes                    |              32 |            7 |
| Yes          | Yes                   | No                     |             247 |           74 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                    Clock Signal                                   |                                          Enable Signal                                          |                                      Set/Reset Signal                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxoutclk_i2                        |                                                                                                 | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/gtrxreset_s                     |                1 |              1 |         1.00 |
|  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxoutclk_i2                        |                                                                                                 | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/gtrxreset_s                     |                1 |              1 |         1.00 |
|  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxoutclk_i2                        |                                                                                                 | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/gtrxreset_rx_i                  |                1 |              2 |         2.00 |
|  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxoutclk_i2                        |                                                                                                 | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/gtrxreset_rx_i                  |                1 |              2 |         2.00 |
|  TX_RXex/drpclk_in_i                                                              |                                                                                                 | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/reset_time_out_reg_n_0          |                1 |              3 |         3.00 |
|  TX_RXex/drpclk_in_i                                                              |                                                                                                 | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0          |                3 |              3 |         1.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_data_valid/E[0]                 |                                                                                            |                2 |              4 |         2.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_data_valid/E[0]                 |                                                                                            |                3 |              4 |         1.33 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_pll0lock/E[0]                   |                                                                                            |                2 |              4 |         2.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_pll0lock/E[0]                   |                                                                                            |                2 |              4 |         2.00 |
|  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt1_txusrclk2_out | PRBS_DATA/__main___aux_next_value_ce0                                                           |                                                                                            |                1 |              4 |         4.00 |
|  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt1_txusrclk2_out | PRBS_DATA/__main___index_t_next_value_ce2                                                       |                                                                                            |                2 |              4 |         2.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/init_wait_count                      |                                                                                            |                2 |              8 |         4.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/init_wait_count                      |                                                                                            |                2 |              8 |         4.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__1_n_0        | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]  |                3 |              8 |         2.67 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/init_wait_count                      |                                                                                            |                2 |              8 |         4.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/mmcm_lock_count[7]_i_2__2_n_0        | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]  |                2 |              8 |         4.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0        | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]  |                2 |              8 |         4.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0           | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]  |                2 |              8 |         4.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/init_wait_count                      |                                                                                            |                2 |              8 |         4.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/common_reset_i/init_wait_count                                     |                                                                                            |                2 |              8 |         4.00 |
|  TX_RXex/TX_RX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0   |                                                                                                 |                                                                                            |                2 |              9 |         4.50 |
|  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/gt1_rxusrclk_out  | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0      | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_1__2_n_0 |                4 |             13 |         3.25 |
|  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/gt1_rxusrclk_out  | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0      | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__1_n_0 |                4 |             13 |         3.25 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_time_cnt[0]_i_2__0_n_0          | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_time_cnt[0]_i_1__2_n_0     |                4 |             16 |         4.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/original_rd_data0 |                                                                                            |                3 |             16 |         5.33 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/sel                                  | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_time_cnt[0]_i_1__1_n_0     |                4 |             16 |         4.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt1_TX_RX_i/gtrxreset_seq_i/next_rd_data      | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/AR[0]                           |                3 |             16 |         5.33 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/original_rd_data0 |                                                                                            |                2 |             16 |         8.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/TX_RX_i/gt0_TX_RX_i/gtrxreset_seq_i/next_rd_data      | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/AR[0]                           |                4 |             16 |         4.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_time_cnt[0]_i_2__2_n_0          | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/wait_time_cnt[0]_i_1__0_n_0     |                4 |             16 |         4.00 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__1_n_0          | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0        |                4 |             16 |         4.00 |
|  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt1_txusrclk_out  | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0      | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_1__0_n_0 |                5 |             17 |         3.40 |
|  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt1_txusrclk_out  | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0         | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/clear                           |                5 |             17 |         3.40 |
|  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt1_txusrclk2_out | FIFO34/storage_reg_0_33_2                                                                       | FMSC/FSM_sequential_control_state_reg[1]_0                                                 |               11 |             17 |         1.55 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/time_out_counter                     | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/reset_time_out                  |                5 |             18 |         3.60 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/time_out_counter                     | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_txresetfsm_i/reset_time_out_reg_n_0          |                5 |             18 |         3.60 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/time_out_counter                     | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0          |                5 |             19 |         3.80 |
|  TX_RXex/drpclk_in_i                                                              | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/time_out_counter                     | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/reset_time_out_reg_n_0          |                5 |             19 |         3.80 |
|  TX_RXex/drpclk_in_i                                                              |                                                                                                 | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_txresetfsm_i/AR[0]                           |                6 |             24 |         4.00 |
|  TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxoutclk_i2                        |                                                                                                 |                                                                                            |                4 |             24 |         6.00 |
|  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt1_txusrclk2_out |                                                                                                 | FIFO34/bbstub_gt1_rxresetdone_out                                                          |               13 |             28 |         2.15 |
|  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt1_txusrclk_out  |                                                                                                 |                                                                                            |                6 |             30 |         5.00 |
|  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/rxoutclk_mmcm1_i/gt1_rxusrclk_out  |                                                                                                 |                                                                                            |                5 |             30 |         6.00 |
|  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt1_txusrclk2_out | PRBS_DATA/__main___prbs_en                                                                      |                                                                                            |               13 |             33 |         2.54 |
|  TX_RXex/drpclk_in_i                                                              |                                                                                                 | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt0_rxresetfsm_i/gtrxreset_i                     |               15 |             35 |         2.33 |
|  TX_RXex/drpclk_in_i                                                              |                                                                                                 | TX_RXex/TX_RX_support_i/inst/TX_RX_init_i/gt1_rxresetfsm_i/SR[0]                           |               14 |             35 |         2.50 |
|  TX_RXex/drpclk_in_i                                                              |                                                                                                 |                                                                                            |               62 |            203 |         3.27 |
|  TX_RXex/TX_RX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt1_txusrclk2_out |                                                                                                 |                                                                                            |               71 |            235 |         3.31 |
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+


