<stg><name>read_input</name>


<trans_list>

<trans id="2146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="2" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="34" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([3840 x i8]* %blue_stripe_4, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([3840 x i8]* %blue_stripe_3, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([3840 x i8]* %blue_stripe_2, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([3840 x i8]* %blue_stripe_1, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([3840 x i8]* %blue_stripe_0, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i8* %input_line_ready_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str39, [1 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i256* %in_V_data_V, i32* %in_V_keep_V, i32* %in_V_strb_V, i1* %in_V_last_V, [5 x i8]* @p_str6, i32 0, i32 0, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8">
<![CDATA[
:7  %row_index_load = load i8* @row_index, align 1

]]></Node>
<StgValue><ssdm name="row_index_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="8">
<![CDATA[
:8  %trunc_ln59 = trunc i8 %row_index_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %state_0 = phi i2 [ 0, %0 ], [ %state_2_31, %load_row_outer_end ]

]]></Node>
<StgValue><ssdm name="state_0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %col_index_0 = phi i32 [ 0, %0 ], [ %col_index_2_31, %load_row_outer_end ]

]]></Node>
<StgValue><ssdm name="col_index_0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2  %i_0 = phi i7 [ 0, %0 ], [ %i, %load_row_outer_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln46 = icmp eq i7 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln46, label %194, label %load_row_outer_begin

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
load_row_outer_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
load_row_outer_begin:5  switch i2 %state_0, label %._crit_edge.0 [
    i2 0, label %2
    i2 1, label %4
    i2 -2, label %6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71 = add nsw i32 %col_index_0, 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
load_row_outer_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load_row_outer_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="321" op_0_bw="321" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="1">
<![CDATA[
load_row_outer_begin:3  %empty_12 = call { i256, i32, i32, i1 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i32P.i1P(i256* %in_V_data_V, i32* %in_V_keep_V, i32* %in_V_strb_V, i1* %in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="256" op_0_bw="321">
<![CDATA[
load_row_outer_begin:4  %tmp_data_V = extractvalue { i256, i32, i32, i1 } %empty_12, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="256">
<![CDATA[
:0  %trunc_ln681_2 = trunc i256 %tmp_data_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69 = trunc i32 %col_index_0 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69 = add i13 2560, %trunc_ln69

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69 = sext i13 %add_ln69 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_2 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_2 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_2 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_2 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_2 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch479 [
    i3 0, label %branch475
    i3 1, label %branch476
    i3 2, label %branch477
    i3 3, label %branch478
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
<literal name="trunc_ln59" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch478:0  store i8 %trunc_ln681_2, i8* %red_stripe_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
<literal name="trunc_ln59" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
branch478:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
<literal name="trunc_ln59" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch477:0  store i8 %trunc_ln681_2, i8* %red_stripe_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
<literal name="trunc_ln59" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
branch477:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
<literal name="trunc_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch476:0  store i8 %trunc_ln681_2, i8* %red_stripe_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
<literal name="trunc_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
branch476:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
<literal name="trunc_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch475:0  store i8 %trunc_ln681_2, i8* %red_stripe_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
<literal name="trunc_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
branch475:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch479:0  store i8 %trunc_ln681_2, i8* %red_stripe_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="-2"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch479:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="256">
<![CDATA[
:0  %trunc_ln681_1 = trunc i256 %tmp_data_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64 = trunc i32 %col_index_0 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64 = add i13 1280, %trunc_ln64

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64 = sext i13 %add_ln64 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_1 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_1 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_1 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_1 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_1 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch319 [
    i3 0, label %branch315
    i3 1, label %branch316
    i3 2, label %branch317
    i3 3, label %branch318
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
<literal name="trunc_ln59" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch318:0  store i8 %trunc_ln681_1, i8* %red_stripe_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
<literal name="trunc_ln59" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch318:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
<literal name="trunc_ln59" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch317:0  store i8 %trunc_ln681_1, i8* %red_stripe_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
<literal name="trunc_ln59" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch317:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
<literal name="trunc_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch316:0  store i8 %trunc_ln681_1, i8* %red_stripe_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
<literal name="trunc_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
branch316:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
<literal name="trunc_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch315:0  store i8 %trunc_ln681_1, i8* %red_stripe_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
<literal name="trunc_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch315:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch319:0  store i8 %trunc_ln681_1, i8* %red_stripe_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="1"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch319:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="256">
<![CDATA[
:0  %trunc_ln681 = trunc i256 %tmp_data_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59 = sext i32 %col_index_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch159 [
    i3 0, label %branch155
    i3 1, label %branch156
    i3 2, label %branch157
    i3 3, label %branch158
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
<literal name="trunc_ln59" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch158:0  store i8 %trunc_ln681, i8* %red_stripe_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
<literal name="trunc_ln59" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
<literal name="trunc_ln59" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch157:0  store i8 %trunc_ln681, i8* %red_stripe_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
<literal name="trunc_ln59" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
<literal name="trunc_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch156:0  store i8 %trunc_ln681, i8* %red_stripe_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
<literal name="trunc_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
<literal name="trunc_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch155:0  store i8 %trunc_ln681, i8* %red_stripe_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
<literal name="trunc_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch159:0  store i8 %trunc_ln681, i8* %red_stripe_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_0" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch159:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.0:0  %state_2_0 = phi i2 [ 0, %7 ], [ -2, %5 ], [ 1, %3 ], [ %state_0, %load_row_outer_begin ]

]]></Node>
<StgValue><ssdm name="state_2_0"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.0:1  %col_index_2_0 = phi i32 [ %add_ln71, %7 ], [ %col_index_0, %5 ], [ %col_index_0, %3 ], [ %col_index_0, %load_row_outer_begin ]

]]></Node>
<StgValue><ssdm name="col_index_2_0"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.0:2  switch i2 %state_2_0, label %._crit_edge.1 [
    i2 0, label %8
    i2 1, label %10
    i2 -2, label %12
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_1 = add nsw i32 %col_index_2_0, 1

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_1 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_4_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_1 = trunc i32 %col_index_2_0 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_1 = add i13 2560, %trunc_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_1 = sext i13 %add_ln69_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_5 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_1

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_5"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_5 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_1

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_5 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_1

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_5"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_5 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_1

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_5"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_5 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_1

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_5"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch474 [
    i3 0, label %branch470
    i3 1, label %branch471
    i3 2, label %branch472
    i3 3, label %branch473
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch473:0  store i8 %p_Result_4_1, i8* %red_stripe_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch473:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch472:0  store i8 %p_Result_4_1, i8* %red_stripe_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch472:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch471:0  store i8 %p_Result_4_1, i8* %red_stripe_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch471:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch470:0  store i8 %p_Result_4_1, i8* %red_stripe_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch470:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch474:0  store i8 %p_Result_4_1, i8* %red_stripe_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_0" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch474:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_1 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_1 = trunc i32 %col_index_2_0 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_1 = add i13 1280, %trunc_ln64_1

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_1 = sext i13 %add_ln64_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_1"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_4 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_4"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_4 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_4 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_4"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_4 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_4"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_4 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_4"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch314 [
    i3 0, label %branch310
    i3 1, label %branch311
    i3 2, label %branch312
    i3 3, label %branch313
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch313:0  store i8 %p_Result_3_1, i8* %red_stripe_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch313:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch312:0  store i8 %p_Result_3_1, i8* %red_stripe_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch312:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch311:0  store i8 %p_Result_3_1, i8* %red_stripe_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch311:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch310:0  store i8 %p_Result_3_1, i8* %red_stripe_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch310:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch314:0  store i8 %p_Result_3_1, i8* %red_stripe_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch314:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_1 = sext i32 %col_index_2_0 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_3 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_1

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_3"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_3 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_1

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_3"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_3 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_1

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_3"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_3 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_1

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_3"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_3 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_1

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_3"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch154 [
    i3 0, label %branch150
    i3 1, label %branch151
    i3 2, label %branch152
    i3 3, label %branch153
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch153:0  store i8 %p_Result_1, i8* %red_stripe_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch152:0  store i8 %p_Result_1, i8* %red_stripe_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch151:0  store i8 %p_Result_1, i8* %red_stripe_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch150:0  store i8 %p_Result_1, i8* %red_stripe_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
branch154:0  store i8 %p_Result_1, i8* %red_stripe_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch154:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.1:0  %state_2_1 = phi i2 [ 0, %13 ], [ -2, %11 ], [ 1, %9 ], [ %state_2_0, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="state_2_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.1:1  %col_index_2_1 = phi i32 [ %add_ln71_1, %13 ], [ %col_index_2_0, %11 ], [ %col_index_2_0, %9 ], [ %col_index_2_0, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="col_index_2_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.1:2  switch i2 %state_2_1, label %._crit_edge.2 [
    i2 0, label %14
    i2 1, label %16
    i2 -2, label %18
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_2 = add nsw i32 %col_index_2_1, 1

]]></Node>
<StgValue><ssdm name="add_ln71_2"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_2 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_4_2"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_2 = trunc i32 %col_index_2_1 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_2"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_2 = add i13 2560, %trunc_ln69_2

]]></Node>
<StgValue><ssdm name="add_ln69_2"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_2 = sext i13 %add_ln69_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_2"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_8 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_2

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_8"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_8 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_2

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_8"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_8 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_2

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_8"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_8 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_2

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_8"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_8 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_2

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_8"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch469 [
    i3 0, label %branch465
    i3 1, label %branch466
    i3 2, label %branch467
    i3 3, label %branch468
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch468:0  store i8 %p_Result_4_2, i8* %red_stripe_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch468:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch467:0  store i8 %p_Result_4_2, i8* %red_stripe_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch467:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch466:0  store i8 %p_Result_4_2, i8* %red_stripe_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch466:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch465:0  store i8 %p_Result_4_2, i8* %red_stripe_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch465:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch469:0  store i8 %p_Result_4_2, i8* %red_stripe_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch469:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_2 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_3_2"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_2 = trunc i32 %col_index_2_1 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_2"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_2 = add i13 1280, %trunc_ln64_2

]]></Node>
<StgValue><ssdm name="add_ln64_2"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_2 = sext i13 %add_ln64_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_2"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_7 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_2

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_7"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_7 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_2

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_7"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_7 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_2

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_7"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_7 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_2

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_7"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_7 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_2

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_7"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch309 [
    i3 0, label %branch305
    i3 1, label %branch306
    i3 2, label %branch307
    i3 3, label %branch308
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch308:0  store i8 %p_Result_3_2, i8* %red_stripe_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch308:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch307:0  store i8 %p_Result_3_2, i8* %red_stripe_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch307:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch306:0  store i8 %p_Result_3_2, i8* %red_stripe_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch306:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch305:0  store i8 %p_Result_3_2, i8* %red_stripe_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch305:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch309:0  store i8 %p_Result_3_2, i8* %red_stripe_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch309:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_2 = sext i32 %col_index_2_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_2"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_6 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_2

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_6"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_6 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_2

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_6"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_6 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_2

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_6"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_6 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_2

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_6"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_6 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_2

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_6"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch149 [
    i3 0, label %branch145
    i3 1, label %branch146
    i3 2, label %branch147
    i3 3, label %branch148
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch148:0  store i8 %p_Result_2, i8* %red_stripe_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch147:0  store i8 %p_Result_2, i8* %red_stripe_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch146:0  store i8 %p_Result_2, i8* %red_stripe_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch146:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch145:0  store i8 %p_Result_2, i8* %red_stripe_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch145:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch149:0  store i8 %p_Result_2, i8* %red_stripe_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch149:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.2:0  %state_2_2 = phi i2 [ 0, %19 ], [ -2, %17 ], [ 1, %15 ], [ %state_2_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="state_2_2"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.2:1  %col_index_2_2 = phi i32 [ %add_ln71_2, %19 ], [ %col_index_2_1, %17 ], [ %col_index_2_1, %15 ], [ %col_index_2_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="col_index_2_2"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.2:2  switch i2 %state_2_2, label %._crit_edge.3 [
    i2 0, label %20
    i2 1, label %22
    i2 -2, label %24
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_3 = add nsw i32 %col_index_2_2, 1

]]></Node>
<StgValue><ssdm name="add_ln71_3"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_3 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4_3"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_3 = trunc i32 %col_index_2_2 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_3"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_3 = add i13 2560, %trunc_ln69_3

]]></Node>
<StgValue><ssdm name="add_ln69_3"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_3 = sext i13 %add_ln69_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_3"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_11 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_3

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_11"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_11 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_3

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_11"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_11 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_3

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_11"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_11 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_3

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_11"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_11 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_3

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_11"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch464 [
    i3 0, label %branch460
    i3 1, label %branch461
    i3 2, label %branch462
    i3 3, label %branch463
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch463:0  store i8 %p_Result_4_3, i8* %red_stripe_3_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch463:1  br label %25

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch462:0  store i8 %p_Result_4_3, i8* %red_stripe_2_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch462:1  br label %25

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch461:0  store i8 %p_Result_4_3, i8* %red_stripe_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch461:1  br label %25

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch460:0  store i8 %p_Result_4_3, i8* %red_stripe_0_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch460:1  br label %25

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch464:0  store i8 %p_Result_4_3, i8* %red_stripe_4_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch464:1  br label %25

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_3 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3_3"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_3 = trunc i32 %col_index_2_2 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_3"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_3 = add i13 1280, %trunc_ln64_3

]]></Node>
<StgValue><ssdm name="add_ln64_3"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_3 = sext i13 %add_ln64_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_3"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_10 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_3

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_10"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_10 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_3

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_10"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_10 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_3

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_10"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_10 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_3

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_10"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_10 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_3

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_10"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch304 [
    i3 0, label %branch300
    i3 1, label %branch301
    i3 2, label %branch302
    i3 3, label %branch303
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch303:0  store i8 %p_Result_3_3, i8* %red_stripe_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch303:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch302:0  store i8 %p_Result_3_3, i8* %red_stripe_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch302:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch301:0  store i8 %p_Result_3_3, i8* %red_stripe_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
branch301:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch300:0  store i8 %p_Result_3_3, i8* %red_stripe_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch300:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch304:0  store i8 %p_Result_3_3, i8* %red_stripe_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch304:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_3 = sext i32 %col_index_2_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_3"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_9 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_3

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_9"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_9 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_3

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_9"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_9 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_3

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_9"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_9 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_3

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_9"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_9 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_3

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_9"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch144 [
    i3 0, label %branch140
    i3 1, label %branch141
    i3 2, label %branch142
    i3 3, label %branch143
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch143:0  store i8 %p_Result_s, i8* %red_stripe_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch142:0  store i8 %p_Result_s, i8* %red_stripe_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch141:0  store i8 %p_Result_s, i8* %red_stripe_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch140:0  store i8 %p_Result_s, i8* %red_stripe_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch144:0  store i8 %p_Result_s, i8* %red_stripe_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
branch144:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.3:0  %state_2_3 = phi i2 [ 0, %25 ], [ -2, %23 ], [ 1, %21 ], [ %state_2_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="state_2_3"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.3:1  %col_index_2_3 = phi i32 [ %add_ln71_3, %25 ], [ %col_index_2_2, %23 ], [ %col_index_2_2, %21 ], [ %col_index_2_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="col_index_2_3"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.3:2  switch i2 %state_2_3, label %._crit_edge.4 [
    i2 0, label %26
    i2 1, label %28
    i2 -2, label %30
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_4 = add nsw i32 %col_index_2_3, 1

]]></Node>
<StgValue><ssdm name="add_ln71_4"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_4 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_4_4"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_4 = trunc i32 %col_index_2_3 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_4"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_4 = add i13 2560, %trunc_ln69_4

]]></Node>
<StgValue><ssdm name="add_ln69_4"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_4 = sext i13 %add_ln69_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_4"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_14 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_4

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_14"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_14 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_4

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_14"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_14 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_4

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_14"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_14 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_4

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_14"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_14 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_4

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_14"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch459 [
    i3 0, label %branch455
    i3 1, label %branch456
    i3 2, label %branch457
    i3 3, label %branch458
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch458:0  store i8 %p_Result_4_4, i8* %red_stripe_3_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch458:1  br label %31

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch457:0  store i8 %p_Result_4_4, i8* %red_stripe_2_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch457:1  br label %31

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch456:0  store i8 %p_Result_4_4, i8* %red_stripe_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch456:1  br label %31

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch455:0  store i8 %p_Result_4_4, i8* %red_stripe_0_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch455:1  br label %31

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch459:0  store i8 %p_Result_4_4, i8* %red_stripe_4_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch459:1  br label %31

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_4 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_3_4"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_4 = trunc i32 %col_index_2_3 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_4"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_4 = add i13 1280, %trunc_ln64_4

]]></Node>
<StgValue><ssdm name="add_ln64_4"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_4 = sext i13 %add_ln64_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_4"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_13 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_4

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_13"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_13 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_4

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_13"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_13 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_4

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_13"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_13 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_4

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_13"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_13 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_4

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_13"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch299 [
    i3 0, label %branch295
    i3 1, label %branch296
    i3 2, label %branch297
    i3 3, label %branch298
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch298:0  store i8 %p_Result_3_4, i8* %red_stripe_3_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch298:1  br label %29

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch297:0  store i8 %p_Result_3_4, i8* %red_stripe_2_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch297:1  br label %29

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch296:0  store i8 %p_Result_3_4, i8* %red_stripe_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
branch296:1  br label %29

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch295:0  store i8 %p_Result_3_4, i8* %red_stripe_0_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch295:1  br label %29

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch299:0  store i8 %p_Result_3_4, i8* %red_stripe_4_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch299:1  br label %29

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_32 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_4 = sext i32 %col_index_2_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_4"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_12 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_4

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_12"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_12 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_4

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_12"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_12 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_4

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_12"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_12 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_4

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_12"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_12 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_4

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_12"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch139 [
    i3 0, label %branch135
    i3 1, label %branch136
    i3 2, label %branch137
    i3 3, label %branch138
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch138:0  store i8 %p_Result_32, i8* %red_stripe_3_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch137:0  store i8 %p_Result_32, i8* %red_stripe_2_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch136:0  store i8 %p_Result_32, i8* %red_stripe_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch135:0  store i8 %p_Result_32, i8* %red_stripe_0_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch139:0  store i8 %p_Result_32, i8* %red_stripe_4_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.4:0  %state_2_4 = phi i2 [ 0, %31 ], [ -2, %29 ], [ 1, %27 ], [ %state_2_3, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="state_2_4"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.4:1  %col_index_2_4 = phi i32 [ %add_ln71_4, %31 ], [ %col_index_2_3, %29 ], [ %col_index_2_3, %27 ], [ %col_index_2_3, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="col_index_2_4"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.4:2  switch i2 %state_2_4, label %._crit_edge.5 [
    i2 0, label %32
    i2 1, label %34
    i2 -2, label %36
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_5 = add nsw i32 %col_index_2_4, 1

]]></Node>
<StgValue><ssdm name="add_ln71_5"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_5 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_4_5"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_5 = trunc i32 %col_index_2_4 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_5"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_5 = add i13 2560, %trunc_ln69_5

]]></Node>
<StgValue><ssdm name="add_ln69_5"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_5 = sext i13 %add_ln69_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_5"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_17 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_5

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_17"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_17 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_5

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_17"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_17 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_5

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_17"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_17 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_5

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_17"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_17 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_5

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_17"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch454 [
    i3 0, label %branch450
    i3 1, label %branch451
    i3 2, label %branch452
    i3 3, label %branch453
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch453:0  store i8 %p_Result_4_5, i8* %red_stripe_3_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch453:1  br label %37

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch452:0  store i8 %p_Result_4_5, i8* %red_stripe_2_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch452:1  br label %37

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch451:0  store i8 %p_Result_4_5, i8* %red_stripe_1_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch451:1  br label %37

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch450:0  store i8 %p_Result_4_5, i8* %red_stripe_0_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch450:1  br label %37

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch454:0  store i8 %p_Result_4_5, i8* %red_stripe_4_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch454:1  br label %37

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_5 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_3_5"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_5 = trunc i32 %col_index_2_4 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_5"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_5 = add i13 1280, %trunc_ln64_5

]]></Node>
<StgValue><ssdm name="add_ln64_5"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_5 = sext i13 %add_ln64_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_5"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_16 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_5

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_16"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_16 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_5

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_16"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_16 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_5

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_16"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_16 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_5

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_16"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_16 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_5

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_16"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch294 [
    i3 0, label %branch290
    i3 1, label %branch291
    i3 2, label %branch292
    i3 3, label %branch293
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch293:0  store i8 %p_Result_3_5, i8* %red_stripe_3_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
branch293:1  br label %35

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch292:0  store i8 %p_Result_3_5, i8* %red_stripe_2_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
branch292:1  br label %35

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch291:0  store i8 %p_Result_3_5, i8* %red_stripe_1_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
branch291:1  br label %35

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch290:0  store i8 %p_Result_3_5, i8* %red_stripe_0_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
branch290:1  br label %35

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch294:0  store i8 %p_Result_3_5, i8* %red_stripe_4_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
branch294:1  br label %35

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_5 = sext i32 %col_index_2_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_5"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_15 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_5

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_15"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_15 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_5

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_15"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_15 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_5

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_15"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_15 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_5

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_15"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_15 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_5

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_15"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch134 [
    i3 0, label %branch130
    i3 1, label %branch131
    i3 2, label %branch132
    i3 3, label %branch133
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch133:0  store i8 %p_Result_5, i8* %red_stripe_3_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %33

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch132:0  store i8 %p_Result_5, i8* %red_stripe_2_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %33

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch131:0  store i8 %p_Result_5, i8* %red_stripe_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %33

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch130:0  store i8 %p_Result_5, i8* %red_stripe_0_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %33

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch134:0  store i8 %p_Result_5, i8* %red_stripe_4_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %33

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.5:0  %state_2_5 = phi i2 [ 0, %37 ], [ -2, %35 ], [ 1, %33 ], [ %state_2_4, %._crit_edge.4 ]

]]></Node>
<StgValue><ssdm name="state_2_5"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.5:1  %col_index_2_5 = phi i32 [ %add_ln71_5, %37 ], [ %col_index_2_4, %35 ], [ %col_index_2_4, %33 ], [ %col_index_2_4, %._crit_edge.4 ]

]]></Node>
<StgValue><ssdm name="col_index_2_5"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.5:2  switch i2 %state_2_5, label %._crit_edge.6 [
    i2 0, label %38
    i2 1, label %40
    i2 -2, label %42
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_6 = add nsw i32 %col_index_2_5, 1

]]></Node>
<StgValue><ssdm name="add_ln71_6"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_6 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_4_6"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_6 = trunc i32 %col_index_2_5 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_6"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_6 = add i13 2560, %trunc_ln69_6

]]></Node>
<StgValue><ssdm name="add_ln69_6"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_6 = sext i13 %add_ln69_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_6"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_20 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_6

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_20"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_20 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_6

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_20"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_20 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_6

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_20"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_20 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_6

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_20"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_20 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_6

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_20"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch449 [
    i3 0, label %branch445
    i3 1, label %branch446
    i3 2, label %branch447
    i3 3, label %branch448
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch448:0  store i8 %p_Result_4_6, i8* %red_stripe_3_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch448:1  br label %43

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch447:0  store i8 %p_Result_4_6, i8* %red_stripe_2_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch447:1  br label %43

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch446:0  store i8 %p_Result_4_6, i8* %red_stripe_1_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch446:1  br label %43

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch445:0  store i8 %p_Result_4_6, i8* %red_stripe_0_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch445:1  br label %43

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch449:0  store i8 %p_Result_4_6, i8* %red_stripe_4_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch449:1  br label %43

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_6 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_3_6"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_6 = trunc i32 %col_index_2_5 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_6"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_6 = add i13 1280, %trunc_ln64_6

]]></Node>
<StgValue><ssdm name="add_ln64_6"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_6 = sext i13 %add_ln64_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_6"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_19 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_6

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_19"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_19 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_6

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_19"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_19 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_6

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_19"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_19 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_6

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_19"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_19 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_6

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_19"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch289 [
    i3 0, label %branch285
    i3 1, label %branch286
    i3 2, label %branch287
    i3 3, label %branch288
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch288:0  store i8 %p_Result_3_6, i8* %red_stripe_3_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
branch288:1  br label %41

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch287:0  store i8 %p_Result_3_6, i8* %red_stripe_2_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
branch287:1  br label %41

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch286:0  store i8 %p_Result_3_6, i8* %red_stripe_1_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
branch286:1  br label %41

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch285:0  store i8 %p_Result_3_6, i8* %red_stripe_0_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
branch285:1  br label %41

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch289:0  store i8 %p_Result_3_6, i8* %red_stripe_4_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
branch289:1  br label %41

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_6 = sext i32 %col_index_2_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_6"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_18 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_6

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_18"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_18 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_6

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_18"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_18 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_6

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_18"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_18 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_6

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_18"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_18 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_6

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_18"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch129 [
    i3 0, label %branch125
    i3 1, label %branch126
    i3 2, label %branch127
    i3 3, label %branch128
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch128:0  store i8 %p_Result_6, i8* %red_stripe_3_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch127:0  store i8 %p_Result_6, i8* %red_stripe_2_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch126:0  store i8 %p_Result_6, i8* %red_stripe_1_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch125:0  store i8 %p_Result_6, i8* %red_stripe_0_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch129:0  store i8 %p_Result_6, i8* %red_stripe_4_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.6:0  %state_2_6 = phi i2 [ 0, %43 ], [ -2, %41 ], [ 1, %39 ], [ %state_2_5, %._crit_edge.5 ]

]]></Node>
<StgValue><ssdm name="state_2_6"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.6:1  %col_index_2_6 = phi i32 [ %add_ln71_6, %43 ], [ %col_index_2_5, %41 ], [ %col_index_2_5, %39 ], [ %col_index_2_5, %._crit_edge.5 ]

]]></Node>
<StgValue><ssdm name="col_index_2_6"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.6:2  switch i2 %state_2_6, label %._crit_edge.7 [
    i2 0, label %44
    i2 1, label %46
    i2 -2, label %48
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_7 = add nsw i32 %col_index_2_6, 1

]]></Node>
<StgValue><ssdm name="add_ln71_7"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="518" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_7 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_4_7"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_7 = trunc i32 %col_index_2_6 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_7"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_7 = add i13 2560, %trunc_ln69_7

]]></Node>
<StgValue><ssdm name="add_ln69_7"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_7 = sext i13 %add_ln69_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_7"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_23 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_7

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_23"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_23 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_7

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_23"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_23 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_7

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_23"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_23 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_7

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_23"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_23 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_7

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_23"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch444 [
    i3 0, label %branch440
    i3 1, label %branch441
    i3 2, label %branch442
    i3 3, label %branch443
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch443:0  store i8 %p_Result_4_7, i8* %red_stripe_3_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch443:1  br label %49

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch442:0  store i8 %p_Result_4_7, i8* %red_stripe_2_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
branch442:1  br label %49

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch441:0  store i8 %p_Result_4_7, i8* %red_stripe_1_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
branch441:1  br label %49

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch440:0  store i8 %p_Result_4_7, i8* %red_stripe_0_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
branch440:1  br label %49

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch444:0  store i8 %p_Result_4_7, i8* %red_stripe_4_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
branch444:1  br label %49

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_7 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_3_7"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_7 = trunc i32 %col_index_2_6 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_7"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_7 = add i13 1280, %trunc_ln64_7

]]></Node>
<StgValue><ssdm name="add_ln64_7"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_7 = sext i13 %add_ln64_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_7"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_22 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_7

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_22"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_22 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_7

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_22"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_22 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_7

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_22"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_22 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_7

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_22"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_22 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_7

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_22"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch284 [
    i3 0, label %branch280
    i3 1, label %branch281
    i3 2, label %branch282
    i3 3, label %branch283
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch283:0  store i8 %p_Result_3_7, i8* %red_stripe_3_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
branch283:1  br label %47

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch282:0  store i8 %p_Result_3_7, i8* %red_stripe_2_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
branch282:1  br label %47

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch281:0  store i8 %p_Result_3_7, i8* %red_stripe_1_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
branch281:1  br label %47

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch280:0  store i8 %p_Result_3_7, i8* %red_stripe_0_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
branch280:1  br label %47

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch284:0  store i8 %p_Result_3_7, i8* %red_stripe_4_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
branch284:1  br label %47

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_7 = sext i32 %col_index_2_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_7"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_21 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_7

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_21"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_21 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_7

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_21"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_21 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_7

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_21"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_21 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_7

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_21"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_21 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_7

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_21"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch124 [
    i3 0, label %branch120
    i3 1, label %branch121
    i3 2, label %branch122
    i3 3, label %branch123
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch123:0  store i8 %p_Result_7, i8* %red_stripe_3_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %45

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch122:0  store i8 %p_Result_7, i8* %red_stripe_2_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %45

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch121:0  store i8 %p_Result_7, i8* %red_stripe_1_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %45

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch120:0  store i8 %p_Result_7, i8* %red_stripe_0_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %45

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch124:0  store i8 %p_Result_7, i8* %red_stripe_4_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %45

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.7:0  %state_2_7 = phi i2 [ 0, %49 ], [ -2, %47 ], [ 1, %45 ], [ %state_2_6, %._crit_edge.6 ]

]]></Node>
<StgValue><ssdm name="state_2_7"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.7:1  %col_index_2_7 = phi i32 [ %add_ln71_7, %49 ], [ %col_index_2_6, %47 ], [ %col_index_2_6, %45 ], [ %col_index_2_6, %._crit_edge.6 ]

]]></Node>
<StgValue><ssdm name="col_index_2_7"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.7:2  switch i2 %state_2_7, label %._crit_edge.8 [
    i2 0, label %50
    i2 1, label %52
    i2 -2, label %54
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="579" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_8 = add nsw i32 %col_index_2_7, 1

]]></Node>
<StgValue><ssdm name="add_ln71_8"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.8

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.8

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="582" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.8

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="583" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_8 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_4_8"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_8 = trunc i32 %col_index_2_7 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_8"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_8 = add i13 2560, %trunc_ln69_8

]]></Node>
<StgValue><ssdm name="add_ln69_8"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_8 = sext i13 %add_ln69_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_8"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_26 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_8

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_26"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_26 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_8

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_26"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_26 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_8

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_26"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_26 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_8

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_26"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_26 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_8

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_26"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch439 [
    i3 0, label %branch435
    i3 1, label %branch436
    i3 2, label %branch437
    i3 3, label %branch438
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch438:0  store i8 %p_Result_4_8, i8* %red_stripe_3_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
branch438:1  br label %55

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch437:0  store i8 %p_Result_4_8, i8* %red_stripe_2_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
branch437:1  br label %55

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch436:0  store i8 %p_Result_4_8, i8* %red_stripe_1_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
branch436:1  br label %55

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch435:0  store i8 %p_Result_4_8, i8* %red_stripe_0_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
branch435:1  br label %55

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch439:0  store i8 %p_Result_4_8, i8* %red_stripe_4_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
branch439:1  br label %55

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_8 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_3_8"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_8 = trunc i32 %col_index_2_7 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_8"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_8 = add i13 1280, %trunc_ln64_8

]]></Node>
<StgValue><ssdm name="add_ln64_8"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_8 = sext i13 %add_ln64_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_8"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_25 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_8

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_25"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_25 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_8

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_25"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_25 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_8

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_25"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_25 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_8

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_25"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_25 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_8

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_25"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch279 [
    i3 0, label %branch275
    i3 1, label %branch276
    i3 2, label %branch277
    i3 3, label %branch278
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch278:0  store i8 %p_Result_3_8, i8* %red_stripe_3_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
branch278:1  br label %53

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch277:0  store i8 %p_Result_3_8, i8* %red_stripe_2_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
branch277:1  br label %53

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch276:0  store i8 %p_Result_3_8, i8* %red_stripe_1_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
branch276:1  br label %53

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch275:0  store i8 %p_Result_3_8, i8* %red_stripe_0_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
branch275:1  br label %53

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch279:0  store i8 %p_Result_3_8, i8* %red_stripe_4_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
branch279:1  br label %53

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_8 = sext i32 %col_index_2_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_8"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_24 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_8

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_24"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_24 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_8

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_24"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_24 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_8

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_24"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_24 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_8

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_24"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_24 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_8

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_24"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch119 [
    i3 0, label %branch115
    i3 1, label %branch116
    i3 2, label %branch117
    i3 3, label %branch118
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch118:0  store i8 %p_Result_8, i8* %red_stripe_3_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %51

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch117:0  store i8 %p_Result_8, i8* %red_stripe_2_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %51

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch116:0  store i8 %p_Result_8, i8* %red_stripe_1_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="636" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %51

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch115:0  store i8 %p_Result_8, i8* %red_stripe_0_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="638" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %51

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="639" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch119:0  store i8 %p_Result_8, i8* %red_stripe_4_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %51

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.8:0  %state_2_8 = phi i2 [ 0, %55 ], [ -2, %53 ], [ 1, %51 ], [ %state_2_7, %._crit_edge.7 ]

]]></Node>
<StgValue><ssdm name="state_2_8"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.8:1  %col_index_2_8 = phi i32 [ %add_ln71_8, %55 ], [ %col_index_2_7, %53 ], [ %col_index_2_7, %51 ], [ %col_index_2_7, %._crit_edge.7 ]

]]></Node>
<StgValue><ssdm name="col_index_2_8"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.8:2  switch i2 %state_2_8, label %._crit_edge.9 [
    i2 0, label %56
    i2 1, label %58
    i2 -2, label %60
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_9 = add nsw i32 %col_index_2_8, 1

]]></Node>
<StgValue><ssdm name="add_ln71_9"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.9

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.9

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.9

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="648" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_9 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_4_9"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_9 = trunc i32 %col_index_2_8 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_9"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_9 = add i13 2560, %trunc_ln69_9

]]></Node>
<StgValue><ssdm name="add_ln69_9"/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_9 = sext i13 %add_ln69_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_9"/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_29 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_9

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_29"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_29 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_9

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_29"/></StgValue>
</operation>

<operation id="654" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_29 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_9

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_29"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_29 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_9

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_29"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_29 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_9

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_29"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch434 [
    i3 0, label %branch430
    i3 1, label %branch431
    i3 2, label %branch432
    i3 3, label %branch433
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch433:0  store i8 %p_Result_4_9, i8* %red_stripe_3_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
branch433:1  br label %61

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="660" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch432:0  store i8 %p_Result_4_9, i8* %red_stripe_2_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="661" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch432:1  br label %61

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch431:0  store i8 %p_Result_4_9, i8* %red_stripe_1_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
branch431:1  br label %61

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch430:0  store i8 %p_Result_4_9, i8* %red_stripe_0_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
branch430:1  br label %61

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch434:0  store i8 %p_Result_4_9, i8* %red_stripe_4_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
branch434:1  br label %61

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="668" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_9 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_3_9"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_9 = trunc i32 %col_index_2_8 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_9"/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_9 = add i13 1280, %trunc_ln64_9

]]></Node>
<StgValue><ssdm name="add_ln64_9"/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_9 = sext i13 %add_ln64_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_9"/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_28 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_9

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_28"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_28 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_9

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_28"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_28 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_9

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_28"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_28 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_9

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_28"/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_28 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_9

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_28"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch274 [
    i3 0, label %branch270
    i3 1, label %branch271
    i3 2, label %branch272
    i3 3, label %branch273
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="678" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch273:0  store i8 %p_Result_3_9, i8* %red_stripe_3_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
branch273:1  br label %59

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch272:0  store i8 %p_Result_3_9, i8* %red_stripe_2_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
branch272:1  br label %59

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch271:0  store i8 %p_Result_3_9, i8* %red_stripe_1_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
branch271:1  br label %59

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch270:0  store i8 %p_Result_3_9, i8* %red_stripe_0_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
branch270:1  br label %59

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch274:0  store i8 %p_Result_3_9, i8* %red_stripe_4_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
branch274:1  br label %59

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="688" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_9 = sext i32 %col_index_2_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_9"/></StgValue>
</operation>

<operation id="690" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_27 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_9

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_27"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_27 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_9

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_27"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_27 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_9

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_27"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_27 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_9

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_27"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_27 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_9

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_27"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch114 [
    i3 0, label %branch110
    i3 1, label %branch111
    i3 2, label %branch112
    i3 3, label %branch113
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch113:0  store i8 %p_Result_9, i8* %red_stripe_3_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %57

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch112:0  store i8 %p_Result_9, i8* %red_stripe_2_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %57

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch111:0  store i8 %p_Result_9, i8* %red_stripe_1_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %57

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch110:0  store i8 %p_Result_9, i8* %red_stripe_0_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %57

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch114:0  store i8 %p_Result_9, i8* %red_stripe_4_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %57

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.9:0  %state_2_9 = phi i2 [ 0, %61 ], [ -2, %59 ], [ 1, %57 ], [ %state_2_8, %._crit_edge.8 ]

]]></Node>
<StgValue><ssdm name="state_2_9"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.9:1  %col_index_2_9 = phi i32 [ %add_ln71_9, %61 ], [ %col_index_2_8, %59 ], [ %col_index_2_8, %57 ], [ %col_index_2_8, %._crit_edge.8 ]

]]></Node>
<StgValue><ssdm name="col_index_2_9"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.9:2  switch i2 %state_2_9, label %._crit_edge.10 [
    i2 0, label %62
    i2 1, label %64
    i2 -2, label %66
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_10 = add nsw i32 %col_index_2_9, 1

]]></Node>
<StgValue><ssdm name="add_ln71_10"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.10

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.10

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.10

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="713" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_s = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_4_s"/></StgValue>
</operation>

<operation id="714" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_10 = trunc i32 %col_index_2_9 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_10"/></StgValue>
</operation>

<operation id="715" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_10 = add i13 2560, %trunc_ln69_10

]]></Node>
<StgValue><ssdm name="add_ln69_10"/></StgValue>
</operation>

<operation id="716" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_10 = sext i13 %add_ln69_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_10"/></StgValue>
</operation>

<operation id="717" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_32 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_10

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_32"/></StgValue>
</operation>

<operation id="718" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_32 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_10

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_32"/></StgValue>
</operation>

<operation id="719" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_32 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_10

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_32"/></StgValue>
</operation>

<operation id="720" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_32 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_10

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_32"/></StgValue>
</operation>

<operation id="721" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_32 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_10

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_32"/></StgValue>
</operation>

<operation id="722" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch429 [
    i3 0, label %branch425
    i3 1, label %branch426
    i3 2, label %branch427
    i3 3, label %branch428
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="723" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch428:0  store i8 %p_Result_4_s, i8* %red_stripe_3_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="724" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
branch428:1  br label %67

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="725" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch427:0  store i8 %p_Result_4_s, i8* %red_stripe_2_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="726" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
branch427:1  br label %67

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="727" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch426:0  store i8 %p_Result_4_s, i8* %red_stripe_1_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="728" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
branch426:1  br label %67

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="729" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch425:0  store i8 %p_Result_4_s, i8* %red_stripe_0_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="730" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
branch425:1  br label %67

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="731" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch429:0  store i8 %p_Result_4_s, i8* %red_stripe_4_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
branch429:1  br label %67

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_s = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_3_s"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_10 = trunc i32 %col_index_2_9 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_10"/></StgValue>
</operation>

<operation id="735" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_10 = add i13 1280, %trunc_ln64_10

]]></Node>
<StgValue><ssdm name="add_ln64_10"/></StgValue>
</operation>

<operation id="736" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_10 = sext i13 %add_ln64_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_10"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_31 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_10

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_31"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_31 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_10

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_31"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_31 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_10

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_31"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_31 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_10

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_31"/></StgValue>
</operation>

<operation id="741" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_31 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_10

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_31"/></StgValue>
</operation>

<operation id="742" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch269 [
    i3 0, label %branch265
    i3 1, label %branch266
    i3 2, label %branch267
    i3 3, label %branch268
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="743" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch268:0  store i8 %p_Result_3_s, i8* %red_stripe_3_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="744" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
branch268:1  br label %65

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="745" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch267:0  store i8 %p_Result_3_s, i8* %red_stripe_2_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="746" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
branch267:1  br label %65

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="747" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch266:0  store i8 %p_Result_3_s, i8* %red_stripe_1_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="748" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
branch266:1  br label %65

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="749" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch265:0  store i8 %p_Result_3_s, i8* %red_stripe_0_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
branch265:1  br label %65

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="751" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch269:0  store i8 %p_Result_3_s, i8* %red_stripe_4_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="752" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0">
<![CDATA[
branch269:1  br label %65

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="753" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_10 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="754" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_10 = sext i32 %col_index_2_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_10"/></StgValue>
</operation>

<operation id="755" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_30 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_10

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_30"/></StgValue>
</operation>

<operation id="756" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_30 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_10

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_30"/></StgValue>
</operation>

<operation id="757" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_30 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_10

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_30"/></StgValue>
</operation>

<operation id="758" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_30 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_10

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_30"/></StgValue>
</operation>

<operation id="759" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_30 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_10

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_30"/></StgValue>
</operation>

<operation id="760" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch109 [
    i3 0, label %branch105
    i3 1, label %branch106
    i3 2, label %branch107
    i3 3, label %branch108
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="761" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch108:0  store i8 %p_Result_10, i8* %red_stripe_3_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="762" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %63

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="763" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch107:0  store i8 %p_Result_10, i8* %red_stripe_2_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="764" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %63

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="765" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch106:0  store i8 %p_Result_10, i8* %red_stripe_1_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="766" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %63

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="767" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch105:0  store i8 %p_Result_10, i8* %red_stripe_0_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="768" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %63

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="769" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
branch109:0  store i8 %p_Result_10, i8* %red_stripe_4_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="770" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %63

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="771" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.10:0  %state_2_10 = phi i2 [ 0, %67 ], [ -2, %65 ], [ 1, %63 ], [ %state_2_9, %._crit_edge.9 ]

]]></Node>
<StgValue><ssdm name="state_2_10"/></StgValue>
</operation>

<operation id="772" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.10:1  %col_index_2_10 = phi i32 [ %add_ln71_10, %67 ], [ %col_index_2_9, %65 ], [ %col_index_2_9, %63 ], [ %col_index_2_9, %._crit_edge.9 ]

]]></Node>
<StgValue><ssdm name="col_index_2_10"/></StgValue>
</operation>

<operation id="773" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.10:2  switch i2 %state_2_10, label %._crit_edge.11 [
    i2 0, label %68
    i2 1, label %70
    i2 -2, label %72
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="774" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_11 = add nsw i32 %col_index_2_10, 1

]]></Node>
<StgValue><ssdm name="add_ln71_11"/></StgValue>
</operation>

<operation id="775" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.11

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="776" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.11

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="777" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.11

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="778" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_10 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_4_10"/></StgValue>
</operation>

<operation id="779" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_11 = trunc i32 %col_index_2_10 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_11"/></StgValue>
</operation>

<operation id="780" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_11 = add i13 2560, %trunc_ln69_11

]]></Node>
<StgValue><ssdm name="add_ln69_11"/></StgValue>
</operation>

<operation id="781" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_11 = sext i13 %add_ln69_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_11"/></StgValue>
</operation>

<operation id="782" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_35 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_11

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_35"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_35 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_11

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_35"/></StgValue>
</operation>

<operation id="784" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_35 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_11

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_35"/></StgValue>
</operation>

<operation id="785" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_35 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_11

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_35"/></StgValue>
</operation>

<operation id="786" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_35 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_11

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_35"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch424 [
    i3 0, label %branch420
    i3 1, label %branch421
    i3 2, label %branch422
    i3 3, label %branch423
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="788" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch423:0  store i8 %p_Result_4_10, i8* %red_stripe_3_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="789" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
branch423:1  br label %73

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="790" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch422:0  store i8 %p_Result_4_10, i8* %red_stripe_2_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="791" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
branch422:1  br label %73

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="792" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch421:0  store i8 %p_Result_4_10, i8* %red_stripe_1_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
branch421:1  br label %73

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch420:0  store i8 %p_Result_4_10, i8* %red_stripe_0_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
branch420:1  br label %73

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="796" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch424:0  store i8 %p_Result_4_10, i8* %red_stripe_4_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
branch424:1  br label %73

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="798" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_10 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_3_10"/></StgValue>
</operation>

<operation id="799" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_11 = trunc i32 %col_index_2_10 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_11"/></StgValue>
</operation>

<operation id="800" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_11 = add i13 1280, %trunc_ln64_11

]]></Node>
<StgValue><ssdm name="add_ln64_11"/></StgValue>
</operation>

<operation id="801" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_11 = sext i13 %add_ln64_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_11"/></StgValue>
</operation>

<operation id="802" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_34 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_11

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_34"/></StgValue>
</operation>

<operation id="803" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_34 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_11

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_34"/></StgValue>
</operation>

<operation id="804" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_34 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_11

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_34"/></StgValue>
</operation>

<operation id="805" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_34 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_11

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_34"/></StgValue>
</operation>

<operation id="806" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_34 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_11

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_34"/></StgValue>
</operation>

<operation id="807" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch264 [
    i3 0, label %branch260
    i3 1, label %branch261
    i3 2, label %branch262
    i3 3, label %branch263
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch263:0  store i8 %p_Result_3_10, i8* %red_stripe_3_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="809" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0">
<![CDATA[
branch263:1  br label %71

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="810" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch262:0  store i8 %p_Result_3_10, i8* %red_stripe_2_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="811" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0">
<![CDATA[
branch262:1  br label %71

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="812" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch261:0  store i8 %p_Result_3_10, i8* %red_stripe_1_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="813" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0">
<![CDATA[
branch261:1  br label %71

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="814" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch260:0  store i8 %p_Result_3_10, i8* %red_stripe_0_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
branch260:1  br label %71

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="816" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch264:0  store i8 %p_Result_3_10, i8* %red_stripe_4_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="817" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0">
<![CDATA[
branch264:1  br label %71

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="818" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_11 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="819" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_11 = sext i32 %col_index_2_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_11"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_33 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_11

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_33"/></StgValue>
</operation>

<operation id="821" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_33 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_11

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_33"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_33 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_11

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_33"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_33 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_11

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_33"/></StgValue>
</operation>

<operation id="824" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_33 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_11

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_33"/></StgValue>
</operation>

<operation id="825" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch104 [
    i3 0, label %branch100
    i3 1, label %branch101
    i3 2, label %branch102
    i3 3, label %branch103
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="826" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch103:0  store i8 %p_Result_11, i8* %red_stripe_3_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %69

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="828" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch102:0  store i8 %p_Result_11, i8* %red_stripe_2_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="829" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %69

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="830" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch101:0  store i8 %p_Result_11, i8* %red_stripe_1_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="831" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %69

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="832" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch100:0  store i8 %p_Result_11, i8* %red_stripe_0_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="833" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %69

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="834" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
branch104:0  store i8 %p_Result_11, i8* %red_stripe_4_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="835" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %69

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="836" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.11:0  %state_2_11 = phi i2 [ 0, %73 ], [ -2, %71 ], [ 1, %69 ], [ %state_2_10, %._crit_edge.10 ]

]]></Node>
<StgValue><ssdm name="state_2_11"/></StgValue>
</operation>

<operation id="837" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.11:1  %col_index_2_11 = phi i32 [ %add_ln71_11, %73 ], [ %col_index_2_10, %71 ], [ %col_index_2_10, %69 ], [ %col_index_2_10, %._crit_edge.10 ]

]]></Node>
<StgValue><ssdm name="col_index_2_11"/></StgValue>
</operation>

<operation id="838" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.11:2  switch i2 %state_2_11, label %._crit_edge.12 [
    i2 0, label %74
    i2 1, label %76
    i2 -2, label %78
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="839" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_12 = add nsw i32 %col_index_2_11, 1

]]></Node>
<StgValue><ssdm name="add_ln71_12"/></StgValue>
</operation>

<operation id="840" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.12

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="841" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.12

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="842" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.12

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="843" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_11 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_4_11"/></StgValue>
</operation>

<operation id="844" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_12 = trunc i32 %col_index_2_11 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_12"/></StgValue>
</operation>

<operation id="845" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_12 = add i13 2560, %trunc_ln69_12

]]></Node>
<StgValue><ssdm name="add_ln69_12"/></StgValue>
</operation>

<operation id="846" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_12 = sext i13 %add_ln69_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_12"/></StgValue>
</operation>

<operation id="847" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_38 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_12

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_38"/></StgValue>
</operation>

<operation id="848" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_38 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_12

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_38"/></StgValue>
</operation>

<operation id="849" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_38 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_12

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_38"/></StgValue>
</operation>

<operation id="850" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_38 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_12

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_38"/></StgValue>
</operation>

<operation id="851" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_38 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_12

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_38"/></StgValue>
</operation>

<operation id="852" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch419 [
    i3 0, label %branch415
    i3 1, label %branch416
    i3 2, label %branch417
    i3 3, label %branch418
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="853" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch418:0  store i8 %p_Result_4_11, i8* %red_stripe_3_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="854" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0">
<![CDATA[
branch418:1  br label %79

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="855" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch417:0  store i8 %p_Result_4_11, i8* %red_stripe_2_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="856" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
branch417:1  br label %79

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="857" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch416:0  store i8 %p_Result_4_11, i8* %red_stripe_1_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="858" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0">
<![CDATA[
branch416:1  br label %79

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="859" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch415:0  store i8 %p_Result_4_11, i8* %red_stripe_0_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="860" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0">
<![CDATA[
branch415:1  br label %79

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="861" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch419:0  store i8 %p_Result_4_11, i8* %red_stripe_4_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="862" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0">
<![CDATA[
branch419:1  br label %79

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="863" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_11 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_3_11"/></StgValue>
</operation>

<operation id="864" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_12 = trunc i32 %col_index_2_11 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_12"/></StgValue>
</operation>

<operation id="865" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_12 = add i13 1280, %trunc_ln64_12

]]></Node>
<StgValue><ssdm name="add_ln64_12"/></StgValue>
</operation>

<operation id="866" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_12 = sext i13 %add_ln64_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_12"/></StgValue>
</operation>

<operation id="867" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_37 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_12

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_37"/></StgValue>
</operation>

<operation id="868" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_37 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_12

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_37"/></StgValue>
</operation>

<operation id="869" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_37 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_12

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_37"/></StgValue>
</operation>

<operation id="870" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_37 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_12

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_37"/></StgValue>
</operation>

<operation id="871" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_37 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_12

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_37"/></StgValue>
</operation>

<operation id="872" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch259 [
    i3 0, label %branch255
    i3 1, label %branch256
    i3 2, label %branch257
    i3 3, label %branch258
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="873" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch258:0  store i8 %p_Result_3_11, i8* %red_stripe_3_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="874" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0">
<![CDATA[
branch258:1  br label %77

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="875" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch257:0  store i8 %p_Result_3_11, i8* %red_stripe_2_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="876" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
branch257:1  br label %77

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="877" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch256:0  store i8 %p_Result_3_11, i8* %red_stripe_1_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="878" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0">
<![CDATA[
branch256:1  br label %77

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="879" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch255:0  store i8 %p_Result_3_11, i8* %red_stripe_0_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="880" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0">
<![CDATA[
branch255:1  br label %77

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="881" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch259:0  store i8 %p_Result_3_11, i8* %red_stripe_4_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="882" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0">
<![CDATA[
branch259:1  br label %77

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="883" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_12 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="884" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_12 = sext i32 %col_index_2_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_12"/></StgValue>
</operation>

<operation id="885" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_36 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_12

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_36"/></StgValue>
</operation>

<operation id="886" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_36 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_12

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_36"/></StgValue>
</operation>

<operation id="887" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_36 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_12

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_36"/></StgValue>
</operation>

<operation id="888" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_36 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_12

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_36"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_36 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_12

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_36"/></StgValue>
</operation>

<operation id="890" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch99 [
    i3 0, label %branch95
    i3 1, label %branch96
    i3 2, label %branch97
    i3 3, label %branch98
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch98:0  store i8 %p_Result_12, i8* %red_stripe_3_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %75

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="893" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch97:0  store i8 %p_Result_12, i8* %red_stripe_2_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="894" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %75

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="895" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch96:0  store i8 %p_Result_12, i8* %red_stripe_1_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="896" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %75

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="897" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch95:0  store i8 %p_Result_12, i8* %red_stripe_0_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="898" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %75

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="899" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
branch99:0  store i8 %p_Result_12, i8* %red_stripe_4_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="900" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %75

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="901" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.12:0  %state_2_12 = phi i2 [ 0, %79 ], [ -2, %77 ], [ 1, %75 ], [ %state_2_11, %._crit_edge.11 ]

]]></Node>
<StgValue><ssdm name="state_2_12"/></StgValue>
</operation>

<operation id="902" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.12:1  %col_index_2_12 = phi i32 [ %add_ln71_12, %79 ], [ %col_index_2_11, %77 ], [ %col_index_2_11, %75 ], [ %col_index_2_11, %._crit_edge.11 ]

]]></Node>
<StgValue><ssdm name="col_index_2_12"/></StgValue>
</operation>

<operation id="903" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.12:2  switch i2 %state_2_12, label %._crit_edge.13 [
    i2 0, label %80
    i2 1, label %82
    i2 -2, label %84
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="904" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_13 = add nsw i32 %col_index_2_12, 1

]]></Node>
<StgValue><ssdm name="add_ln71_13"/></StgValue>
</operation>

<operation id="905" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.13

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="906" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.13

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="907" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.13

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="908" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_12 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_4_12"/></StgValue>
</operation>

<operation id="909" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_13 = trunc i32 %col_index_2_12 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_13"/></StgValue>
</operation>

<operation id="910" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_13 = add i13 2560, %trunc_ln69_13

]]></Node>
<StgValue><ssdm name="add_ln69_13"/></StgValue>
</operation>

<operation id="911" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_13 = sext i13 %add_ln69_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_13"/></StgValue>
</operation>

<operation id="912" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_41 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_13

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_41"/></StgValue>
</operation>

<operation id="913" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_41 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_13

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_41"/></StgValue>
</operation>

<operation id="914" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_41 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_13

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_41"/></StgValue>
</operation>

<operation id="915" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_41 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_13

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_41"/></StgValue>
</operation>

<operation id="916" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_41 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_13

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_41"/></StgValue>
</operation>

<operation id="917" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch414 [
    i3 0, label %branch410
    i3 1, label %branch411
    i3 2, label %branch412
    i3 3, label %branch413
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="918" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch413:0  store i8 %p_Result_4_12, i8* %red_stripe_3_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="919" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0">
<![CDATA[
branch413:1  br label %85

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="920" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch412:0  store i8 %p_Result_4_12, i8* %red_stripe_2_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="921" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0">
<![CDATA[
branch412:1  br label %85

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="922" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch411:0  store i8 %p_Result_4_12, i8* %red_stripe_1_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="923" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0">
<![CDATA[
branch411:1  br label %85

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="924" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch410:0  store i8 %p_Result_4_12, i8* %red_stripe_0_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="925" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
branch410:1  br label %85

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="926" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch414:0  store i8 %p_Result_4_12, i8* %red_stripe_4_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="927" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0">
<![CDATA[
branch414:1  br label %85

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="928" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_12 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_3_12"/></StgValue>
</operation>

<operation id="929" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_13 = trunc i32 %col_index_2_12 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_13"/></StgValue>
</operation>

<operation id="930" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_13 = add i13 1280, %trunc_ln64_13

]]></Node>
<StgValue><ssdm name="add_ln64_13"/></StgValue>
</operation>

<operation id="931" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_13 = sext i13 %add_ln64_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_13"/></StgValue>
</operation>

<operation id="932" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_40 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_13

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_40"/></StgValue>
</operation>

<operation id="933" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_40 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_13

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_40"/></StgValue>
</operation>

<operation id="934" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_40 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_13

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_40"/></StgValue>
</operation>

<operation id="935" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_40 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_13

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_40"/></StgValue>
</operation>

<operation id="936" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_40 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_13

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_40"/></StgValue>
</operation>

<operation id="937" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch254 [
    i3 0, label %branch250
    i3 1, label %branch251
    i3 2, label %branch252
    i3 3, label %branch253
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="938" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch253:0  store i8 %p_Result_3_12, i8* %red_stripe_3_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="939" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0">
<![CDATA[
branch253:1  br label %83

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="940" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch252:0  store i8 %p_Result_3_12, i8* %red_stripe_2_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="941" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0">
<![CDATA[
branch252:1  br label %83

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="942" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch251:0  store i8 %p_Result_3_12, i8* %red_stripe_1_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="943" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
branch251:1  br label %83

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="944" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch250:0  store i8 %p_Result_3_12, i8* %red_stripe_0_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="945" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0">
<![CDATA[
branch250:1  br label %83

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="946" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch254:0  store i8 %p_Result_3_12, i8* %red_stripe_4_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="947" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0">
<![CDATA[
branch254:1  br label %83

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="948" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_13 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="949" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_13 = sext i32 %col_index_2_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_13"/></StgValue>
</operation>

<operation id="950" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_39 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_13

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_39"/></StgValue>
</operation>

<operation id="951" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_39 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_13

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_39"/></StgValue>
</operation>

<operation id="952" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_39 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_13

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_39"/></StgValue>
</operation>

<operation id="953" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_39 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_13

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_39"/></StgValue>
</operation>

<operation id="954" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_39 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_13

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_39"/></StgValue>
</operation>

<operation id="955" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch94 [
    i3 0, label %branch90
    i3 1, label %branch91
    i3 2, label %branch92
    i3 3, label %branch93
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="956" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch93:0  store i8 %p_Result_13, i8* %red_stripe_3_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="957" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %81

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="958" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch92:0  store i8 %p_Result_13, i8* %red_stripe_2_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="959" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %81

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="960" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch91:0  store i8 %p_Result_13, i8* %red_stripe_1_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="961" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %81

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="962" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch90:0  store i8 %p_Result_13, i8* %red_stripe_0_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="963" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %81

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="964" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
branch94:0  store i8 %p_Result_13, i8* %red_stripe_4_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="965" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %81

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="966" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.13:0  %state_2_13 = phi i2 [ 0, %85 ], [ -2, %83 ], [ 1, %81 ], [ %state_2_12, %._crit_edge.12 ]

]]></Node>
<StgValue><ssdm name="state_2_13"/></StgValue>
</operation>

<operation id="967" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.13:1  %col_index_2_13 = phi i32 [ %add_ln71_13, %85 ], [ %col_index_2_12, %83 ], [ %col_index_2_12, %81 ], [ %col_index_2_12, %._crit_edge.12 ]

]]></Node>
<StgValue><ssdm name="col_index_2_13"/></StgValue>
</operation>

<operation id="968" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.13:2  switch i2 %state_2_13, label %._crit_edge.14 [
    i2 0, label %86
    i2 1, label %88
    i2 -2, label %90
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="969" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_14 = add nsw i32 %col_index_2_13, 1

]]></Node>
<StgValue><ssdm name="add_ln71_14"/></StgValue>
</operation>

<operation id="970" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.14

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="971" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.14

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="972" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.14

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="973" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_13 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_4_13"/></StgValue>
</operation>

<operation id="974" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_14 = trunc i32 %col_index_2_13 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_14"/></StgValue>
</operation>

<operation id="975" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_14 = add i13 2560, %trunc_ln69_14

]]></Node>
<StgValue><ssdm name="add_ln69_14"/></StgValue>
</operation>

<operation id="976" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_14 = sext i13 %add_ln69_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_14"/></StgValue>
</operation>

<operation id="977" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_44 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_14

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_44"/></StgValue>
</operation>

<operation id="978" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_44 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_14

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_44"/></StgValue>
</operation>

<operation id="979" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_44 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_14

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_44"/></StgValue>
</operation>

<operation id="980" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_44 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_14

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_44"/></StgValue>
</operation>

<operation id="981" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_44 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_14

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_44"/></StgValue>
</operation>

<operation id="982" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch409 [
    i3 0, label %branch405
    i3 1, label %branch406
    i3 2, label %branch407
    i3 3, label %branch408
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="983" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch408:0  store i8 %p_Result_4_13, i8* %red_stripe_3_addr_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="984" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
branch408:1  br label %91

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="985" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch407:0  store i8 %p_Result_4_13, i8* %red_stripe_2_addr_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="986" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0">
<![CDATA[
branch407:1  br label %91

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="987" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch406:0  store i8 %p_Result_4_13, i8* %red_stripe_1_addr_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="988" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0">
<![CDATA[
branch406:1  br label %91

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="989" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch405:0  store i8 %p_Result_4_13, i8* %red_stripe_0_addr_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="990" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0">
<![CDATA[
branch405:1  br label %91

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="991" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch409:0  store i8 %p_Result_4_13, i8* %red_stripe_4_addr_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="992" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0">
<![CDATA[
branch409:1  br label %91

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="993" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_13 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_3_13"/></StgValue>
</operation>

<operation id="994" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_14 = trunc i32 %col_index_2_13 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_14"/></StgValue>
</operation>

<operation id="995" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_14 = add i13 1280, %trunc_ln64_14

]]></Node>
<StgValue><ssdm name="add_ln64_14"/></StgValue>
</operation>

<operation id="996" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_14 = sext i13 %add_ln64_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_14"/></StgValue>
</operation>

<operation id="997" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_43 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_14

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_43"/></StgValue>
</operation>

<operation id="998" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_43 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_14

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_43"/></StgValue>
</operation>

<operation id="999" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_43 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_14

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_43"/></StgValue>
</operation>

<operation id="1000" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_43 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_14

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_43"/></StgValue>
</operation>

<operation id="1001" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_43 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_14

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_43"/></StgValue>
</operation>

<operation id="1002" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch249 [
    i3 0, label %branch245
    i3 1, label %branch246
    i3 2, label %branch247
    i3 3, label %branch248
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1003" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch248:0  store i8 %p_Result_3_13, i8* %red_stripe_3_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1004" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0">
<![CDATA[
branch248:1  br label %89

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1005" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch247:0  store i8 %p_Result_3_13, i8* %red_stripe_2_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1006" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0">
<![CDATA[
branch247:1  br label %89

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1007" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch246:0  store i8 %p_Result_3_13, i8* %red_stripe_1_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1008" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0">
<![CDATA[
branch246:1  br label %89

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1009" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch245:0  store i8 %p_Result_3_13, i8* %red_stripe_0_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1010" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0">
<![CDATA[
branch245:1  br label %89

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1011" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch249:0  store i8 %p_Result_3_13, i8* %red_stripe_4_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1012" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0">
<![CDATA[
branch249:1  br label %89

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1013" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_14 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="1014" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_14 = sext i32 %col_index_2_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_14"/></StgValue>
</operation>

<operation id="1015" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_42 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_14

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_42"/></StgValue>
</operation>

<operation id="1016" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_42 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_14

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_42"/></StgValue>
</operation>

<operation id="1017" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_42 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_14

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_42"/></StgValue>
</operation>

<operation id="1018" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_42 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_14

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_42"/></StgValue>
</operation>

<operation id="1019" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_42 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_14

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_42"/></StgValue>
</operation>

<operation id="1020" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch89 [
    i3 0, label %branch85
    i3 1, label %branch86
    i3 2, label %branch87
    i3 3, label %branch88
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1021" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch88:0  store i8 %p_Result_14, i8* %red_stripe_3_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1022" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %87

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1023" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch87:0  store i8 %p_Result_14, i8* %red_stripe_2_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1024" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %87

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1025" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch86:0  store i8 %p_Result_14, i8* %red_stripe_1_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1026" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %87

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1027" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch85:0  store i8 %p_Result_14, i8* %red_stripe_0_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1028" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %87

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1029" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
branch89:0  store i8 %p_Result_14, i8* %red_stripe_4_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1030" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %87

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1031" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.14:0  %state_2_14 = phi i2 [ 0, %91 ], [ -2, %89 ], [ 1, %87 ], [ %state_2_13, %._crit_edge.13 ]

]]></Node>
<StgValue><ssdm name="state_2_14"/></StgValue>
</operation>

<operation id="1032" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.14:1  %col_index_2_14 = phi i32 [ %add_ln71_14, %91 ], [ %col_index_2_13, %89 ], [ %col_index_2_13, %87 ], [ %col_index_2_13, %._crit_edge.13 ]

]]></Node>
<StgValue><ssdm name="col_index_2_14"/></StgValue>
</operation>

<operation id="1033" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.14:2  switch i2 %state_2_14, label %._crit_edge.15 [
    i2 0, label %92
    i2 1, label %94
    i2 -2, label %96
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1034" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_15 = add nsw i32 %col_index_2_14, 1

]]></Node>
<StgValue><ssdm name="add_ln71_15"/></StgValue>
</operation>

<operation id="1035" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.15

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1036" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.15

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1037" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.15

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1038" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_14 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_4_14"/></StgValue>
</operation>

<operation id="1039" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_15 = trunc i32 %col_index_2_14 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_15"/></StgValue>
</operation>

<operation id="1040" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_15 = add i13 2560, %trunc_ln69_15

]]></Node>
<StgValue><ssdm name="add_ln69_15"/></StgValue>
</operation>

<operation id="1041" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_15 = sext i13 %add_ln69_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_15"/></StgValue>
</operation>

<operation id="1042" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_47 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_15

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_47"/></StgValue>
</operation>

<operation id="1043" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_47 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_15

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_47"/></StgValue>
</operation>

<operation id="1044" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_47 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_15

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_47"/></StgValue>
</operation>

<operation id="1045" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_47 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_15

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_47"/></StgValue>
</operation>

<operation id="1046" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_47 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_15

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_47"/></StgValue>
</operation>

<operation id="1047" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch404 [
    i3 0, label %branch400
    i3 1, label %branch401
    i3 2, label %branch402
    i3 3, label %branch403
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1048" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch403:0  store i8 %p_Result_4_14, i8* %red_stripe_3_addr_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1049" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0">
<![CDATA[
branch403:1  br label %97

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1050" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch402:0  store i8 %p_Result_4_14, i8* %red_stripe_2_addr_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1051" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0">
<![CDATA[
branch402:1  br label %97

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1052" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch401:0  store i8 %p_Result_4_14, i8* %red_stripe_1_addr_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1053" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0">
<![CDATA[
branch401:1  br label %97

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1054" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch400:0  store i8 %p_Result_4_14, i8* %red_stripe_0_addr_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1055" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0">
<![CDATA[
branch400:1  br label %97

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1056" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch404:0  store i8 %p_Result_4_14, i8* %red_stripe_4_addr_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1057" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0">
<![CDATA[
branch404:1  br label %97

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1058" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_14 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_3_14"/></StgValue>
</operation>

<operation id="1059" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_15 = trunc i32 %col_index_2_14 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_15"/></StgValue>
</operation>

<operation id="1060" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_15 = add i13 1280, %trunc_ln64_15

]]></Node>
<StgValue><ssdm name="add_ln64_15"/></StgValue>
</operation>

<operation id="1061" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_15 = sext i13 %add_ln64_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_15"/></StgValue>
</operation>

<operation id="1062" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_46 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_15

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_46"/></StgValue>
</operation>

<operation id="1063" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_46 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_15

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_46"/></StgValue>
</operation>

<operation id="1064" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_46 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_15

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_46"/></StgValue>
</operation>

<operation id="1065" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_46 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_15

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_46"/></StgValue>
</operation>

<operation id="1066" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_46 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_15

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_46"/></StgValue>
</operation>

<operation id="1067" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch244 [
    i3 0, label %branch240
    i3 1, label %branch241
    i3 2, label %branch242
    i3 3, label %branch243
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1068" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch243:0  store i8 %p_Result_3_14, i8* %red_stripe_3_addr_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1069" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0">
<![CDATA[
branch243:1  br label %95

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1070" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch242:0  store i8 %p_Result_3_14, i8* %red_stripe_2_addr_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1071" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0">
<![CDATA[
branch242:1  br label %95

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1072" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch241:0  store i8 %p_Result_3_14, i8* %red_stripe_1_addr_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1073" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0">
<![CDATA[
branch241:1  br label %95

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1074" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch240:0  store i8 %p_Result_3_14, i8* %red_stripe_0_addr_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1075" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0">
<![CDATA[
branch240:1  br label %95

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1076" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch244:0  store i8 %p_Result_3_14, i8* %red_stripe_4_addr_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1077" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="0">
<![CDATA[
branch244:1  br label %95

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1078" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_15 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="1079" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_15 = sext i32 %col_index_2_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_15"/></StgValue>
</operation>

<operation id="1080" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_45 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_15

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_45"/></StgValue>
</operation>

<operation id="1081" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_45 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_15

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_45"/></StgValue>
</operation>

<operation id="1082" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_45 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_15

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_45"/></StgValue>
</operation>

<operation id="1083" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_45 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_15

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_45"/></StgValue>
</operation>

<operation id="1084" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_45 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_15

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_45"/></StgValue>
</operation>

<operation id="1085" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch84 [
    i3 0, label %branch80
    i3 1, label %branch81
    i3 2, label %branch82
    i3 3, label %branch83
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1086" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch83:0  store i8 %p_Result_15, i8* %red_stripe_3_addr_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1087" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %93

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1088" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch82:0  store i8 %p_Result_15, i8* %red_stripe_2_addr_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1089" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %93

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1090" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch81:0  store i8 %p_Result_15, i8* %red_stripe_1_addr_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1091" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %93

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1092" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch80:0  store i8 %p_Result_15, i8* %red_stripe_0_addr_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1093" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %93

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1094" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
branch84:0  store i8 %p_Result_15, i8* %red_stripe_4_addr_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1095" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %93

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1096" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.15:0  %state_2_15 = phi i2 [ 0, %97 ], [ -2, %95 ], [ 1, %93 ], [ %state_2_14, %._crit_edge.14 ]

]]></Node>
<StgValue><ssdm name="state_2_15"/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.15:1  %col_index_2_15 = phi i32 [ %add_ln71_15, %97 ], [ %col_index_2_14, %95 ], [ %col_index_2_14, %93 ], [ %col_index_2_14, %._crit_edge.14 ]

]]></Node>
<StgValue><ssdm name="col_index_2_15"/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.15:2  switch i2 %state_2_15, label %._crit_edge.16 [
    i2 0, label %98
    i2 1, label %100
    i2 -2, label %102
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_16 = add nsw i32 %col_index_2_15, 1

]]></Node>
<StgValue><ssdm name="add_ln71_16"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.16

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.16

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.16

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1103" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_15 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 128, i32 135)

]]></Node>
<StgValue><ssdm name="p_Result_4_15"/></StgValue>
</operation>

<operation id="1104" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_16 = trunc i32 %col_index_2_15 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_16"/></StgValue>
</operation>

<operation id="1105" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_16 = add i13 2560, %trunc_ln69_16

]]></Node>
<StgValue><ssdm name="add_ln69_16"/></StgValue>
</operation>

<operation id="1106" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_16 = sext i13 %add_ln69_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_16"/></StgValue>
</operation>

<operation id="1107" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_50 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_16

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_50"/></StgValue>
</operation>

<operation id="1108" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_50 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_16

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_50"/></StgValue>
</operation>

<operation id="1109" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_50 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_16

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_50"/></StgValue>
</operation>

<operation id="1110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_50 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_16

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_50"/></StgValue>
</operation>

<operation id="1111" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_50 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_16

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_50"/></StgValue>
</operation>

<operation id="1112" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch399 [
    i3 0, label %branch395
    i3 1, label %branch396
    i3 2, label %branch397
    i3 3, label %branch398
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1113" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch398:0  store i8 %p_Result_4_15, i8* %red_stripe_3_addr_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0">
<![CDATA[
branch398:1  br label %103

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1115" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch397:0  store i8 %p_Result_4_15, i8* %red_stripe_2_addr_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0">
<![CDATA[
branch397:1  br label %103

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1117" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch396:0  store i8 %p_Result_4_15, i8* %red_stripe_1_addr_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0">
<![CDATA[
branch396:1  br label %103

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1119" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch395:0  store i8 %p_Result_4_15, i8* %red_stripe_0_addr_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="0">
<![CDATA[
branch395:1  br label %103

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1121" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch399:0  store i8 %p_Result_4_15, i8* %red_stripe_4_addr_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="0">
<![CDATA[
branch399:1  br label %103

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_15 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 128, i32 135)

]]></Node>
<StgValue><ssdm name="p_Result_3_15"/></StgValue>
</operation>

<operation id="1124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_16 = trunc i32 %col_index_2_15 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_16"/></StgValue>
</operation>

<operation id="1125" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_16 = add i13 1280, %trunc_ln64_16

]]></Node>
<StgValue><ssdm name="add_ln64_16"/></StgValue>
</operation>

<operation id="1126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_16 = sext i13 %add_ln64_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_16"/></StgValue>
</operation>

<operation id="1127" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_49 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_16

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_49"/></StgValue>
</operation>

<operation id="1128" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_49 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_16

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_49"/></StgValue>
</operation>

<operation id="1129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_49 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_16

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_49"/></StgValue>
</operation>

<operation id="1130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_49 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_16

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_49"/></StgValue>
</operation>

<operation id="1131" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_49 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_16

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_49"/></StgValue>
</operation>

<operation id="1132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch239 [
    i3 0, label %branch235
    i3 1, label %branch236
    i3 2, label %branch237
    i3 3, label %branch238
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1133" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch238:0  store i8 %p_Result_3_15, i8* %red_stripe_3_addr_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0">
<![CDATA[
branch238:1  br label %101

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1135" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch237:0  store i8 %p_Result_3_15, i8* %red_stripe_2_addr_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0">
<![CDATA[
branch237:1  br label %101

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1137" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch236:0  store i8 %p_Result_3_15, i8* %red_stripe_1_addr_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0">
<![CDATA[
branch236:1  br label %101

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1139" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch235:0  store i8 %p_Result_3_15, i8* %red_stripe_0_addr_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="0">
<![CDATA[
branch235:1  br label %101

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1141" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch239:0  store i8 %p_Result_3_15, i8* %red_stripe_4_addr_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="0">
<![CDATA[
branch239:1  br label %101

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1143" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_16 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 128, i32 135)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="1144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_16 = sext i32 %col_index_2_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_16"/></StgValue>
</operation>

<operation id="1145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_48 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_16

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_48"/></StgValue>
</operation>

<operation id="1146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_48 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_16

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_48"/></StgValue>
</operation>

<operation id="1147" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_48 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_16

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_48"/></StgValue>
</operation>

<operation id="1148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_48 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_16

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_48"/></StgValue>
</operation>

<operation id="1149" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_48 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_16

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_48"/></StgValue>
</operation>

<operation id="1150" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch79 [
    i3 0, label %branch75
    i3 1, label %branch76
    i3 2, label %branch77
    i3 3, label %branch78
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1151" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch78:0  store i8 %p_Result_16, i8* %red_stripe_3_addr_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %99

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1153" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch77:0  store i8 %p_Result_16, i8* %red_stripe_2_addr_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %99

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1155" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch76:0  store i8 %p_Result_16, i8* %red_stripe_1_addr_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %99

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1157" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch75:0  store i8 %p_Result_16, i8* %red_stripe_0_addr_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %99

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1159" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
branch79:0  store i8 %p_Result_16, i8* %red_stripe_4_addr_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %99

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.16:0  %state_2_16 = phi i2 [ 0, %103 ], [ -2, %101 ], [ 1, %99 ], [ %state_2_15, %._crit_edge.15 ]

]]></Node>
<StgValue><ssdm name="state_2_16"/></StgValue>
</operation>

<operation id="1162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.16:1  %col_index_2_16 = phi i32 [ %add_ln71_16, %103 ], [ %col_index_2_15, %101 ], [ %col_index_2_15, %99 ], [ %col_index_2_15, %._crit_edge.15 ]

]]></Node>
<StgValue><ssdm name="col_index_2_16"/></StgValue>
</operation>

<operation id="1163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.16:2  switch i2 %state_2_16, label %._crit_edge.17 [
    i2 0, label %104
    i2 1, label %106
    i2 -2, label %108
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1164" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_17 = add nsw i32 %col_index_2_16, 1

]]></Node>
<StgValue><ssdm name="add_ln71_17"/></StgValue>
</operation>

<operation id="1165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.17

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.17

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.17

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_16 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 136, i32 143)

]]></Node>
<StgValue><ssdm name="p_Result_4_16"/></StgValue>
</operation>

<operation id="1169" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_17 = trunc i32 %col_index_2_16 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_17"/></StgValue>
</operation>

<operation id="1170" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_17 = add i13 2560, %trunc_ln69_17

]]></Node>
<StgValue><ssdm name="add_ln69_17"/></StgValue>
</operation>

<operation id="1171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_17 = sext i13 %add_ln69_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_17"/></StgValue>
</operation>

<operation id="1172" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_53 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_17

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_53"/></StgValue>
</operation>

<operation id="1173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_53 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_17

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_53"/></StgValue>
</operation>

<operation id="1174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_53 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_17

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_53"/></StgValue>
</operation>

<operation id="1175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_53 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_17

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_53"/></StgValue>
</operation>

<operation id="1176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_53 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_17

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_53"/></StgValue>
</operation>

<operation id="1177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch394 [
    i3 0, label %branch390
    i3 1, label %branch391
    i3 2, label %branch392
    i3 3, label %branch393
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1178" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch393:0  store i8 %p_Result_4_16, i8* %red_stripe_3_addr_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="0">
<![CDATA[
branch393:1  br label %109

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1180" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch392:0  store i8 %p_Result_4_16, i8* %red_stripe_2_addr_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0">
<![CDATA[
branch392:1  br label %109

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1182" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch391:0  store i8 %p_Result_4_16, i8* %red_stripe_1_addr_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0">
<![CDATA[
branch391:1  br label %109

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1184" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch390:0  store i8 %p_Result_4_16, i8* %red_stripe_0_addr_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1185" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="0">
<![CDATA[
branch390:1  br label %109

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1186" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch394:0  store i8 %p_Result_4_16, i8* %red_stripe_4_addr_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1187" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="0">
<![CDATA[
branch394:1  br label %109

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1188" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_16 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 136, i32 143)

]]></Node>
<StgValue><ssdm name="p_Result_3_16"/></StgValue>
</operation>

<operation id="1189" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_17 = trunc i32 %col_index_2_16 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_17"/></StgValue>
</operation>

<operation id="1190" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_17 = add i13 1280, %trunc_ln64_17

]]></Node>
<StgValue><ssdm name="add_ln64_17"/></StgValue>
</operation>

<operation id="1191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_17 = sext i13 %add_ln64_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_17"/></StgValue>
</operation>

<operation id="1192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_52 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_17

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_52"/></StgValue>
</operation>

<operation id="1193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_52 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_17

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_52"/></StgValue>
</operation>

<operation id="1194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_52 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_17

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_52"/></StgValue>
</operation>

<operation id="1195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_52 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_17

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_52"/></StgValue>
</operation>

<operation id="1196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_52 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_17

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_52"/></StgValue>
</operation>

<operation id="1197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch234 [
    i3 0, label %branch230
    i3 1, label %branch231
    i3 2, label %branch232
    i3 3, label %branch233
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1198" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch233:0  store i8 %p_Result_3_16, i8* %red_stripe_3_addr_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0">
<![CDATA[
branch233:1  br label %107

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1200" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch232:0  store i8 %p_Result_3_16, i8* %red_stripe_2_addr_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %107

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1202" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch231:0  store i8 %p_Result_3_16, i8* %red_stripe_1_addr_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="0">
<![CDATA[
branch231:1  br label %107

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1204" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch230:0  store i8 %p_Result_3_16, i8* %red_stripe_0_addr_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="0">
<![CDATA[
branch230:1  br label %107

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1206" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch234:0  store i8 %p_Result_3_16, i8* %red_stripe_4_addr_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="0">
<![CDATA[
branch234:1  br label %107

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_17 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 136, i32 143)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="1209" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_17 = sext i32 %col_index_2_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_17"/></StgValue>
</operation>

<operation id="1210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_51 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_17

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_51"/></StgValue>
</operation>

<operation id="1211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_51 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_17

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_51"/></StgValue>
</operation>

<operation id="1212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_51 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_17

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_51"/></StgValue>
</operation>

<operation id="1213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_51 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_17

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_51"/></StgValue>
</operation>

<operation id="1214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_51 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_17

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_51"/></StgValue>
</operation>

<operation id="1215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch74 [
    i3 0, label %branch70
    i3 1, label %branch71
    i3 2, label %branch72
    i3 3, label %branch73
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1216" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch73:0  store i8 %p_Result_17, i8* %red_stripe_3_addr_51, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %105

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1218" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch72:0  store i8 %p_Result_17, i8* %red_stripe_2_addr_51, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %105

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1220" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch71:0  store i8 %p_Result_17, i8* %red_stripe_1_addr_51, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %105

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1222" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch70:0  store i8 %p_Result_17, i8* %red_stripe_0_addr_51, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %105

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1224" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
branch74:0  store i8 %p_Result_17, i8* %red_stripe_4_addr_51, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %105

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.17:0  %state_2_17 = phi i2 [ 0, %109 ], [ -2, %107 ], [ 1, %105 ], [ %state_2_16, %._crit_edge.16 ]

]]></Node>
<StgValue><ssdm name="state_2_17"/></StgValue>
</operation>

<operation id="1227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.17:1  %col_index_2_17 = phi i32 [ %add_ln71_17, %109 ], [ %col_index_2_16, %107 ], [ %col_index_2_16, %105 ], [ %col_index_2_16, %._crit_edge.16 ]

]]></Node>
<StgValue><ssdm name="col_index_2_17"/></StgValue>
</operation>

<operation id="1228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.17:2  switch i2 %state_2_17, label %._crit_edge.18 [
    i2 0, label %110
    i2 1, label %112
    i2 -2, label %114
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1229" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_18 = add nsw i32 %col_index_2_17, 1

]]></Node>
<StgValue><ssdm name="add_ln71_18"/></StgValue>
</operation>

<operation id="1230" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.18

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.18

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1232" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.18

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_17 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 144, i32 151)

]]></Node>
<StgValue><ssdm name="p_Result_4_17"/></StgValue>
</operation>

<operation id="1234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_18 = trunc i32 %col_index_2_17 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_18"/></StgValue>
</operation>

<operation id="1235" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_18 = add i13 2560, %trunc_ln69_18

]]></Node>
<StgValue><ssdm name="add_ln69_18"/></StgValue>
</operation>

<operation id="1236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_18 = sext i13 %add_ln69_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_18"/></StgValue>
</operation>

<operation id="1237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_56 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_18

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_56"/></StgValue>
</operation>

<operation id="1238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_56 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_18

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_56"/></StgValue>
</operation>

<operation id="1239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_56 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_18

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_56"/></StgValue>
</operation>

<operation id="1240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_56 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_18

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_56"/></StgValue>
</operation>

<operation id="1241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_56 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_18

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_56"/></StgValue>
</operation>

<operation id="1242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch389 [
    i3 0, label %branch385
    i3 1, label %branch386
    i3 2, label %branch387
    i3 3, label %branch388
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1243" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch388:0  store i8 %p_Result_4_17, i8* %red_stripe_3_addr_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0">
<![CDATA[
branch388:1  br label %115

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1245" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch387:0  store i8 %p_Result_4_17, i8* %red_stripe_2_addr_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0">
<![CDATA[
branch387:1  br label %115

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1247" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch386:0  store i8 %p_Result_4_17, i8* %red_stripe_1_addr_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0">
<![CDATA[
branch386:1  br label %115

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1249" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch385:0  store i8 %p_Result_4_17, i8* %red_stripe_0_addr_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0">
<![CDATA[
branch385:1  br label %115

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1251" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch389:0  store i8 %p_Result_4_17, i8* %red_stripe_4_addr_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0">
<![CDATA[
branch389:1  br label %115

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_17 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 144, i32 151)

]]></Node>
<StgValue><ssdm name="p_Result_3_17"/></StgValue>
</operation>

<operation id="1254" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_18 = trunc i32 %col_index_2_17 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_18"/></StgValue>
</operation>

<operation id="1255" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_18 = add i13 1280, %trunc_ln64_18

]]></Node>
<StgValue><ssdm name="add_ln64_18"/></StgValue>
</operation>

<operation id="1256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_18 = sext i13 %add_ln64_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_18"/></StgValue>
</operation>

<operation id="1257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_55 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_18

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_55"/></StgValue>
</operation>

<operation id="1258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_55 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_18

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_55"/></StgValue>
</operation>

<operation id="1259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_55 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_18

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_55"/></StgValue>
</operation>

<operation id="1260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_55 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_18

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_55"/></StgValue>
</operation>

<operation id="1261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_55 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_18

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_55"/></StgValue>
</operation>

<operation id="1262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch229 [
    i3 0, label %branch225
    i3 1, label %branch226
    i3 2, label %branch227
    i3 3, label %branch228
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1263" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch228:0  store i8 %p_Result_3_17, i8* %red_stripe_3_addr_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="0">
<![CDATA[
branch228:1  br label %113

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1265" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch227:0  store i8 %p_Result_3_17, i8* %red_stripe_2_addr_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0">
<![CDATA[
branch227:1  br label %113

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1267" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch226:0  store i8 %p_Result_3_17, i8* %red_stripe_1_addr_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %113

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1269" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch225:0  store i8 %p_Result_3_17, i8* %red_stripe_0_addr_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="0">
<![CDATA[
branch225:1  br label %113

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1271" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch229:0  store i8 %p_Result_3_17, i8* %red_stripe_4_addr_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0">
<![CDATA[
branch229:1  br label %113

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_18 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 144, i32 151)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="1274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_18 = sext i32 %col_index_2_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_18"/></StgValue>
</operation>

<operation id="1275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_54 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_18

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_54"/></StgValue>
</operation>

<operation id="1276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_54 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_18

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_54"/></StgValue>
</operation>

<operation id="1277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_54 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_18

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_54"/></StgValue>
</operation>

<operation id="1278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_54 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_18

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_54"/></StgValue>
</operation>

<operation id="1279" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_54 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_18

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_54"/></StgValue>
</operation>

<operation id="1280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch69 [
    i3 0, label %branch65
    i3 1, label %branch66
    i3 2, label %branch67
    i3 3, label %branch68
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1281" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch68:0  store i8 %p_Result_18, i8* %red_stripe_3_addr_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1282" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %111

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1283" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch67:0  store i8 %p_Result_18, i8* %red_stripe_2_addr_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1284" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %111

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1285" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch66:0  store i8 %p_Result_18, i8* %red_stripe_1_addr_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %111

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1287" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch65:0  store i8 %p_Result_18, i8* %red_stripe_0_addr_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %111

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1289" st_id="21" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch69:0  store i8 %p_Result_18, i8* %red_stripe_4_addr_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %111

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.18:0  %state_2_18 = phi i2 [ 0, %115 ], [ -2, %113 ], [ 1, %111 ], [ %state_2_17, %._crit_edge.17 ]

]]></Node>
<StgValue><ssdm name="state_2_18"/></StgValue>
</operation>

<operation id="1292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.18:1  %col_index_2_18 = phi i32 [ %add_ln71_18, %115 ], [ %col_index_2_17, %113 ], [ %col_index_2_17, %111 ], [ %col_index_2_17, %._crit_edge.17 ]

]]></Node>
<StgValue><ssdm name="col_index_2_18"/></StgValue>
</operation>

<operation id="1293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.18:2  switch i2 %state_2_18, label %._crit_edge.19 [
    i2 0, label %116
    i2 1, label %118
    i2 -2, label %120
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1294" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_19 = add nsw i32 %col_index_2_18, 1

]]></Node>
<StgValue><ssdm name="add_ln71_19"/></StgValue>
</operation>

<operation id="1295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.19

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.19

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1297" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.19

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_18 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 152, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_4_18"/></StgValue>
</operation>

<operation id="1299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_19 = trunc i32 %col_index_2_18 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_19"/></StgValue>
</operation>

<operation id="1300" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_19 = add i13 2560, %trunc_ln69_19

]]></Node>
<StgValue><ssdm name="add_ln69_19"/></StgValue>
</operation>

<operation id="1301" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_19 = sext i13 %add_ln69_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_19"/></StgValue>
</operation>

<operation id="1302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_59 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_19

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_59"/></StgValue>
</operation>

<operation id="1303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_59 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_19

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_59"/></StgValue>
</operation>

<operation id="1304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_59 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_19

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_59"/></StgValue>
</operation>

<operation id="1305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_59 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_19

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_59"/></StgValue>
</operation>

<operation id="1306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_59 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_19

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_59"/></StgValue>
</operation>

<operation id="1307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch384 [
    i3 0, label %branch380
    i3 1, label %branch381
    i3 2, label %branch382
    i3 3, label %branch383
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1308" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch383:0  store i8 %p_Result_4_18, i8* %red_stripe_3_addr_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="0">
<![CDATA[
branch383:1  br label %121

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1310" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch382:0  store i8 %p_Result_4_18, i8* %red_stripe_2_addr_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1311" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="0">
<![CDATA[
branch382:1  br label %121

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1312" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch381:0  store i8 %p_Result_4_18, i8* %red_stripe_1_addr_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1313" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="0">
<![CDATA[
branch381:1  br label %121

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1314" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch380:0  store i8 %p_Result_4_18, i8* %red_stripe_0_addr_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="0">
<![CDATA[
branch380:1  br label %121

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1316" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch384:0  store i8 %p_Result_4_18, i8* %red_stripe_4_addr_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="0">
<![CDATA[
branch384:1  br label %121

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_18 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 152, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_3_18"/></StgValue>
</operation>

<operation id="1319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_19 = trunc i32 %col_index_2_18 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_19"/></StgValue>
</operation>

<operation id="1320" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_19 = add i13 1280, %trunc_ln64_19

]]></Node>
<StgValue><ssdm name="add_ln64_19"/></StgValue>
</operation>

<operation id="1321" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_19 = sext i13 %add_ln64_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_19"/></StgValue>
</operation>

<operation id="1322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_58 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_19

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_58"/></StgValue>
</operation>

<operation id="1323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_58 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_19

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_58"/></StgValue>
</operation>

<operation id="1324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_58 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_19

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_58"/></StgValue>
</operation>

<operation id="1325" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_58 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_19

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_58"/></StgValue>
</operation>

<operation id="1326" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_58 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_19

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_58"/></StgValue>
</operation>

<operation id="1327" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch224 [
    i3 0, label %branch220
    i3 1, label %branch221
    i3 2, label %branch222
    i3 3, label %branch223
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1328" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch223:0  store i8 %p_Result_3_18, i8* %red_stripe_3_addr_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1329" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0">
<![CDATA[
branch223:1  br label %119

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1330" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch222:0  store i8 %p_Result_3_18, i8* %red_stripe_2_addr_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1331" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %119

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1332" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch221:0  store i8 %p_Result_3_18, i8* %red_stripe_1_addr_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="0" op_0_bw="0">
<![CDATA[
branch221:1  br label %119

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1334" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch220:0  store i8 %p_Result_3_18, i8* %red_stripe_0_addr_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1335" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="0">
<![CDATA[
branch220:1  br label %119

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1336" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch224:0  store i8 %p_Result_3_18, i8* %red_stripe_4_addr_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="0">
<![CDATA[
branch224:1  br label %119

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_19 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 152, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="1339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_19 = sext i32 %col_index_2_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_19"/></StgValue>
</operation>

<operation id="1340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_57 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_19

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_57"/></StgValue>
</operation>

<operation id="1341" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_57 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_19

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_57"/></StgValue>
</operation>

<operation id="1342" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_57 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_19

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_57"/></StgValue>
</operation>

<operation id="1343" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_57 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_19

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_57"/></StgValue>
</operation>

<operation id="1344" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_57 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_19

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_57"/></StgValue>
</operation>

<operation id="1345" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch64 [
    i3 0, label %branch60
    i3 1, label %branch61
    i3 2, label %branch62
    i3 3, label %branch63
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1346" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch63:0  store i8 %p_Result_19, i8* %red_stripe_3_addr_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1347" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %117

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1348" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch62:0  store i8 %p_Result_19, i8* %red_stripe_2_addr_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %117

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1350" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch61:0  store i8 %p_Result_19, i8* %red_stripe_1_addr_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %117

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1352" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch60:0  store i8 %p_Result_19, i8* %red_stripe_0_addr_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %117

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1354" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
branch64:0  store i8 %p_Result_19, i8* %red_stripe_4_addr_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1355" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %117

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.19:0  %state_2_19 = phi i2 [ 0, %121 ], [ -2, %119 ], [ 1, %117 ], [ %state_2_18, %._crit_edge.18 ]

]]></Node>
<StgValue><ssdm name="state_2_19"/></StgValue>
</operation>

<operation id="1357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.19:1  %col_index_2_19 = phi i32 [ %add_ln71_19, %121 ], [ %col_index_2_18, %119 ], [ %col_index_2_18, %117 ], [ %col_index_2_18, %._crit_edge.18 ]

]]></Node>
<StgValue><ssdm name="col_index_2_19"/></StgValue>
</operation>

<operation id="1358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.19:2  switch i2 %state_2_19, label %._crit_edge.20 [
    i2 0, label %122
    i2 1, label %124
    i2 -2, label %126
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1359" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_20 = add nsw i32 %col_index_2_19, 1

]]></Node>
<StgValue><ssdm name="add_ln71_20"/></StgValue>
</operation>

<operation id="1360" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.20

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1361" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.20

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1362" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.20

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1363" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_19 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 160, i32 167)

]]></Node>
<StgValue><ssdm name="p_Result_4_19"/></StgValue>
</operation>

<operation id="1364" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_20 = trunc i32 %col_index_2_19 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_20"/></StgValue>
</operation>

<operation id="1365" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_20 = add i13 2560, %trunc_ln69_20

]]></Node>
<StgValue><ssdm name="add_ln69_20"/></StgValue>
</operation>

<operation id="1366" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_20 = sext i13 %add_ln69_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_20"/></StgValue>
</operation>

<operation id="1367" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_62 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_20

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_62"/></StgValue>
</operation>

<operation id="1368" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_62 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_20

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_62"/></StgValue>
</operation>

<operation id="1369" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_62 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_20

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_62"/></StgValue>
</operation>

<operation id="1370" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_62 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_20

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_62"/></StgValue>
</operation>

<operation id="1371" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_62 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_20

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_62"/></StgValue>
</operation>

<operation id="1372" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch379 [
    i3 0, label %branch375
    i3 1, label %branch376
    i3 2, label %branch377
    i3 3, label %branch378
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1373" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch378:0  store i8 %p_Result_4_19, i8* %red_stripe_3_addr_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1374" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="0">
<![CDATA[
branch378:1  br label %127

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1375" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch377:0  store i8 %p_Result_4_19, i8* %red_stripe_2_addr_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1376" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0">
<![CDATA[
branch377:1  br label %127

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1377" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch376:0  store i8 %p_Result_4_19, i8* %red_stripe_1_addr_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1378" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="0">
<![CDATA[
branch376:1  br label %127

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1379" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch375:0  store i8 %p_Result_4_19, i8* %red_stripe_0_addr_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1380" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0">
<![CDATA[
branch375:1  br label %127

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1381" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch379:0  store i8 %p_Result_4_19, i8* %red_stripe_4_addr_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1382" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0">
<![CDATA[
branch379:1  br label %127

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1383" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_19 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 160, i32 167)

]]></Node>
<StgValue><ssdm name="p_Result_3_19"/></StgValue>
</operation>

<operation id="1384" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_20 = trunc i32 %col_index_2_19 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_20"/></StgValue>
</operation>

<operation id="1385" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_20 = add i13 1280, %trunc_ln64_20

]]></Node>
<StgValue><ssdm name="add_ln64_20"/></StgValue>
</operation>

<operation id="1386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_20 = sext i13 %add_ln64_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_20"/></StgValue>
</operation>

<operation id="1387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_61 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_20

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_61"/></StgValue>
</operation>

<operation id="1388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_61 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_20

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_61"/></StgValue>
</operation>

<operation id="1389" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_61 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_20

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_61"/></StgValue>
</operation>

<operation id="1390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_61 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_20

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_61"/></StgValue>
</operation>

<operation id="1391" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_61 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_20

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_61"/></StgValue>
</operation>

<operation id="1392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch219 [
    i3 0, label %branch215
    i3 1, label %branch216
    i3 2, label %branch217
    i3 3, label %branch218
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1393" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch218:0  store i8 %p_Result_3_19, i8* %red_stripe_3_addr_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1394" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="0">
<![CDATA[
branch218:1  br label %125

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1395" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch217:0  store i8 %p_Result_3_19, i8* %red_stripe_2_addr_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1396" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="0">
<![CDATA[
branch217:1  br label %125

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1397" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch216:0  store i8 %p_Result_3_19, i8* %red_stripe_1_addr_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1398" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="0">
<![CDATA[
branch216:1  br label %125

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1399" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch215:0  store i8 %p_Result_3_19, i8* %red_stripe_0_addr_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1400" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="0">
<![CDATA[
branch215:1  br label %125

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1401" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch219:0  store i8 %p_Result_3_19, i8* %red_stripe_4_addr_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="0" op_0_bw="0">
<![CDATA[
branch219:1  br label %125

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1403" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_20 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 160, i32 167)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="1404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_20 = sext i32 %col_index_2_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_20"/></StgValue>
</operation>

<operation id="1405" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_60 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_20

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_60"/></StgValue>
</operation>

<operation id="1406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_60 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_20

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_60"/></StgValue>
</operation>

<operation id="1407" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_60 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_20

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_60"/></StgValue>
</operation>

<operation id="1408" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_60 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_20

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_60"/></StgValue>
</operation>

<operation id="1409" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_60 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_20

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_60"/></StgValue>
</operation>

<operation id="1410" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch59 [
    i3 0, label %branch55
    i3 1, label %branch56
    i3 2, label %branch57
    i3 3, label %branch58
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1411" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch58:0  store i8 %p_Result_20, i8* %red_stripe_3_addr_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1412" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %123

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1413" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch57:0  store i8 %p_Result_20, i8* %red_stripe_2_addr_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1414" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %123

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1415" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch56:0  store i8 %p_Result_20, i8* %red_stripe_1_addr_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1416" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %123

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1417" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch55:0  store i8 %p_Result_20, i8* %red_stripe_0_addr_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %123

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1419" st_id="23" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
branch59:0  store i8 %p_Result_20, i8* %red_stripe_4_addr_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1420" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %123

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1421" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.20:0  %state_2_20 = phi i2 [ 0, %127 ], [ -2, %125 ], [ 1, %123 ], [ %state_2_19, %._crit_edge.19 ]

]]></Node>
<StgValue><ssdm name="state_2_20"/></StgValue>
</operation>

<operation id="1422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.20:1  %col_index_2_20 = phi i32 [ %add_ln71_20, %127 ], [ %col_index_2_19, %125 ], [ %col_index_2_19, %123 ], [ %col_index_2_19, %._crit_edge.19 ]

]]></Node>
<StgValue><ssdm name="col_index_2_20"/></StgValue>
</operation>

<operation id="1423" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.20:2  switch i2 %state_2_20, label %._crit_edge.21 [
    i2 0, label %128
    i2 1, label %130
    i2 -2, label %132
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1424" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_21 = add nsw i32 %col_index_2_20, 1

]]></Node>
<StgValue><ssdm name="add_ln71_21"/></StgValue>
</operation>

<operation id="1425" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.21

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1426" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.21

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1427" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.21

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1428" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_20 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 168, i32 175)

]]></Node>
<StgValue><ssdm name="p_Result_4_20"/></StgValue>
</operation>

<operation id="1429" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_21 = trunc i32 %col_index_2_20 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_21"/></StgValue>
</operation>

<operation id="1430" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_21 = add i13 2560, %trunc_ln69_21

]]></Node>
<StgValue><ssdm name="add_ln69_21"/></StgValue>
</operation>

<operation id="1431" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_21 = sext i13 %add_ln69_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_21"/></StgValue>
</operation>

<operation id="1432" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_65 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_21

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_65"/></StgValue>
</operation>

<operation id="1433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_65 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_21

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_65"/></StgValue>
</operation>

<operation id="1434" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_65 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_21

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_65"/></StgValue>
</operation>

<operation id="1435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_65 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_21

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_65"/></StgValue>
</operation>

<operation id="1436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_65 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_21

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_65"/></StgValue>
</operation>

<operation id="1437" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch374 [
    i3 0, label %branch370
    i3 1, label %branch371
    i3 2, label %branch372
    i3 3, label %branch373
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1438" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch373:0  store i8 %p_Result_4_20, i8* %red_stripe_3_addr_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="0">
<![CDATA[
branch373:1  br label %133

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1440" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch372:0  store i8 %p_Result_4_20, i8* %red_stripe_2_addr_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="0">
<![CDATA[
branch372:1  br label %133

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1442" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch371:0  store i8 %p_Result_4_20, i8* %red_stripe_1_addr_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1443" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="0">
<![CDATA[
branch371:1  br label %133

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1444" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch370:0  store i8 %p_Result_4_20, i8* %red_stripe_0_addr_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1445" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0">
<![CDATA[
branch370:1  br label %133

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1446" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch374:0  store i8 %p_Result_4_20, i8* %red_stripe_4_addr_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1447" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="0">
<![CDATA[
branch374:1  br label %133

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1448" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_20 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 168, i32 175)

]]></Node>
<StgValue><ssdm name="p_Result_3_20"/></StgValue>
</operation>

<operation id="1449" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_21 = trunc i32 %col_index_2_20 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_21"/></StgValue>
</operation>

<operation id="1450" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_21 = add i13 1280, %trunc_ln64_21

]]></Node>
<StgValue><ssdm name="add_ln64_21"/></StgValue>
</operation>

<operation id="1451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_21 = sext i13 %add_ln64_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_21"/></StgValue>
</operation>

<operation id="1452" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_64 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_21

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_64"/></StgValue>
</operation>

<operation id="1453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_64 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_21

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_64"/></StgValue>
</operation>

<operation id="1454" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_64 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_21

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_64"/></StgValue>
</operation>

<operation id="1455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_64 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_21

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_64"/></StgValue>
</operation>

<operation id="1456" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_64 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_21

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_64"/></StgValue>
</operation>

<operation id="1457" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch214 [
    i3 0, label %branch210
    i3 1, label %branch211
    i3 2, label %branch212
    i3 3, label %branch213
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1458" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch213:0  store i8 %p_Result_3_20, i8* %red_stripe_3_addr_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="0">
<![CDATA[
branch213:1  br label %131

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1460" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch212:0  store i8 %p_Result_3_20, i8* %red_stripe_2_addr_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1461" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="0">
<![CDATA[
branch212:1  br label %131

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1462" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch211:0  store i8 %p_Result_3_20, i8* %red_stripe_1_addr_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1463" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="0">
<![CDATA[
branch211:1  br label %131

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1464" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch210:0  store i8 %p_Result_3_20, i8* %red_stripe_0_addr_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1465" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="0">
<![CDATA[
branch210:1  br label %131

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1466" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch214:0  store i8 %p_Result_3_20, i8* %red_stripe_4_addr_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="0" op_0_bw="0">
<![CDATA[
branch214:1  br label %131

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1468" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_21 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 168, i32 175)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="1469" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_21 = sext i32 %col_index_2_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_21"/></StgValue>
</operation>

<operation id="1470" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_63 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_21

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_63"/></StgValue>
</operation>

<operation id="1471" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_63 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_21

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_63"/></StgValue>
</operation>

<operation id="1472" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_63 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_21

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_63"/></StgValue>
</operation>

<operation id="1473" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_63 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_21

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_63"/></StgValue>
</operation>

<operation id="1474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_63 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_21

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_63"/></StgValue>
</operation>

<operation id="1475" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch54 [
    i3 0, label %branch50
    i3 1, label %branch51
    i3 2, label %branch52
    i3 3, label %branch53
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1476" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch53:0  store i8 %p_Result_21, i8* %red_stripe_3_addr_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1477" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %129

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1478" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch52:0  store i8 %p_Result_21, i8* %red_stripe_2_addr_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1479" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %129

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1480" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch51:0  store i8 %p_Result_21, i8* %red_stripe_1_addr_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1481" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %129

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1482" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch50:0  store i8 %p_Result_21, i8* %red_stripe_0_addr_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1483" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %129

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1484" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
branch54:0  store i8 %p_Result_21, i8* %red_stripe_4_addr_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1485" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %129

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1486" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.21:0  %state_2_21 = phi i2 [ 0, %133 ], [ -2, %131 ], [ 1, %129 ], [ %state_2_20, %._crit_edge.20 ]

]]></Node>
<StgValue><ssdm name="state_2_21"/></StgValue>
</operation>

<operation id="1487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.21:1  %col_index_2_21 = phi i32 [ %add_ln71_21, %133 ], [ %col_index_2_20, %131 ], [ %col_index_2_20, %129 ], [ %col_index_2_20, %._crit_edge.20 ]

]]></Node>
<StgValue><ssdm name="col_index_2_21"/></StgValue>
</operation>

<operation id="1488" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.21:2  switch i2 %state_2_21, label %._crit_edge.22 [
    i2 0, label %134
    i2 1, label %136
    i2 -2, label %138
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1489" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_22 = add nsw i32 %col_index_2_21, 1

]]></Node>
<StgValue><ssdm name="add_ln71_22"/></StgValue>
</operation>

<operation id="1490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.22

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1491" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.22

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1492" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.22

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1493" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_21 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 176, i32 183)

]]></Node>
<StgValue><ssdm name="p_Result_4_21"/></StgValue>
</operation>

<operation id="1494" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_22 = trunc i32 %col_index_2_21 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_22"/></StgValue>
</operation>

<operation id="1495" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_22 = add i13 2560, %trunc_ln69_22

]]></Node>
<StgValue><ssdm name="add_ln69_22"/></StgValue>
</operation>

<operation id="1496" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_22 = sext i13 %add_ln69_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_22"/></StgValue>
</operation>

<operation id="1497" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_68 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_22

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_68"/></StgValue>
</operation>

<operation id="1498" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_68 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_22

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_68"/></StgValue>
</operation>

<operation id="1499" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_68 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_22

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_68"/></StgValue>
</operation>

<operation id="1500" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_68 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_22

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_68"/></StgValue>
</operation>

<operation id="1501" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_68 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_22

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_68"/></StgValue>
</operation>

<operation id="1502" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch369 [
    i3 0, label %branch365
    i3 1, label %branch366
    i3 2, label %branch367
    i3 3, label %branch368
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1503" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch368:0  store i8 %p_Result_4_21, i8* %red_stripe_3_addr_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1504" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="0">
<![CDATA[
branch368:1  br label %139

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1505" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch367:0  store i8 %p_Result_4_21, i8* %red_stripe_2_addr_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1506" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="0">
<![CDATA[
branch367:1  br label %139

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1507" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch366:0  store i8 %p_Result_4_21, i8* %red_stripe_1_addr_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1508" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="0">
<![CDATA[
branch366:1  br label %139

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1509" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch365:0  store i8 %p_Result_4_21, i8* %red_stripe_0_addr_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1510" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="0">
<![CDATA[
branch365:1  br label %139

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1511" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch369:0  store i8 %p_Result_4_21, i8* %red_stripe_4_addr_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1512" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="0">
<![CDATA[
branch369:1  br label %139

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1513" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_21 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 176, i32 183)

]]></Node>
<StgValue><ssdm name="p_Result_3_21"/></StgValue>
</operation>

<operation id="1514" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_22 = trunc i32 %col_index_2_21 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_22"/></StgValue>
</operation>

<operation id="1515" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_22 = add i13 1280, %trunc_ln64_22

]]></Node>
<StgValue><ssdm name="add_ln64_22"/></StgValue>
</operation>

<operation id="1516" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_22 = sext i13 %add_ln64_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_22"/></StgValue>
</operation>

<operation id="1517" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_67 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_22

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_67"/></StgValue>
</operation>

<operation id="1518" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_67 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_22

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_67"/></StgValue>
</operation>

<operation id="1519" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_67 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_22

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_67"/></StgValue>
</operation>

<operation id="1520" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_67 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_22

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_67"/></StgValue>
</operation>

<operation id="1521" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_67 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_22

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_67"/></StgValue>
</operation>

<operation id="1522" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch209 [
    i3 0, label %branch205
    i3 1, label %branch206
    i3 2, label %branch207
    i3 3, label %branch208
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1523" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch208:0  store i8 %p_Result_3_21, i8* %red_stripe_3_addr_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1524" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="0" op_0_bw="0">
<![CDATA[
branch208:1  br label %137

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1525" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch207:0  store i8 %p_Result_3_21, i8* %red_stripe_2_addr_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1526" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="0">
<![CDATA[
branch207:1  br label %137

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1527" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch206:0  store i8 %p_Result_3_21, i8* %red_stripe_1_addr_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1528" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="0">
<![CDATA[
branch206:1  br label %137

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1529" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch205:0  store i8 %p_Result_3_21, i8* %red_stripe_0_addr_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="0">
<![CDATA[
branch205:1  br label %137

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1531" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch209:0  store i8 %p_Result_3_21, i8* %red_stripe_4_addr_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1532" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="0">
<![CDATA[
branch209:1  br label %137

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1533" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_22 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 176, i32 183)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="1534" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_22 = sext i32 %col_index_2_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_22"/></StgValue>
</operation>

<operation id="1535" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_66 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_22

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_66"/></StgValue>
</operation>

<operation id="1536" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_66 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_22

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_66"/></StgValue>
</operation>

<operation id="1537" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_66 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_22

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_66"/></StgValue>
</operation>

<operation id="1538" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_66 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_22

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_66"/></StgValue>
</operation>

<operation id="1539" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_66 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_22

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_66"/></StgValue>
</operation>

<operation id="1540" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch49 [
    i3 0, label %branch45
    i3 1, label %branch46
    i3 2, label %branch47
    i3 3, label %branch48
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1541" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch48:0  store i8 %p_Result_22, i8* %red_stripe_3_addr_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1542" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %135

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1543" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch47:0  store i8 %p_Result_22, i8* %red_stripe_2_addr_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1544" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %135

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1545" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch46:0  store i8 %p_Result_22, i8* %red_stripe_1_addr_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1546" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %135

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1547" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch45:0  store i8 %p_Result_22, i8* %red_stripe_0_addr_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1548" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %135

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1549" st_id="25" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
branch49:0  store i8 %p_Result_22, i8* %red_stripe_4_addr_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1550" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %135

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1551" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.22:0  %state_2_22 = phi i2 [ 0, %139 ], [ -2, %137 ], [ 1, %135 ], [ %state_2_21, %._crit_edge.21 ]

]]></Node>
<StgValue><ssdm name="state_2_22"/></StgValue>
</operation>

<operation id="1552" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.22:1  %col_index_2_22 = phi i32 [ %add_ln71_22, %139 ], [ %col_index_2_21, %137 ], [ %col_index_2_21, %135 ], [ %col_index_2_21, %._crit_edge.21 ]

]]></Node>
<StgValue><ssdm name="col_index_2_22"/></StgValue>
</operation>

<operation id="1553" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.22:2  switch i2 %state_2_22, label %._crit_edge.23 [
    i2 0, label %140
    i2 1, label %142
    i2 -2, label %144
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1554" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_23 = add nsw i32 %col_index_2_22, 1

]]></Node>
<StgValue><ssdm name="add_ln71_23"/></StgValue>
</operation>

<operation id="1555" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.23

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1556" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.23

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1557" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.23

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1558" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_22 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 184, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_4_22"/></StgValue>
</operation>

<operation id="1559" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_23 = trunc i32 %col_index_2_22 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_23"/></StgValue>
</operation>

<operation id="1560" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_23 = add i13 2560, %trunc_ln69_23

]]></Node>
<StgValue><ssdm name="add_ln69_23"/></StgValue>
</operation>

<operation id="1561" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_23 = sext i13 %add_ln69_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_23"/></StgValue>
</operation>

<operation id="1562" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_71 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_23

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_71"/></StgValue>
</operation>

<operation id="1563" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_71 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_23

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_71"/></StgValue>
</operation>

<operation id="1564" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_71 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_23

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_71"/></StgValue>
</operation>

<operation id="1565" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_71 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_23

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_71"/></StgValue>
</operation>

<operation id="1566" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_71 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_23

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_71"/></StgValue>
</operation>

<operation id="1567" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch364 [
    i3 0, label %branch360
    i3 1, label %branch361
    i3 2, label %branch362
    i3 3, label %branch363
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1568" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch363:0  store i8 %p_Result_4_22, i8* %red_stripe_3_addr_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1569" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="0">
<![CDATA[
branch363:1  br label %145

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1570" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch362:0  store i8 %p_Result_4_22, i8* %red_stripe_2_addr_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1571" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="0">
<![CDATA[
branch362:1  br label %145

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1572" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch361:0  store i8 %p_Result_4_22, i8* %red_stripe_1_addr_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1573" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="0">
<![CDATA[
branch361:1  br label %145

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1574" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch360:0  store i8 %p_Result_4_22, i8* %red_stripe_0_addr_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1575" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="0">
<![CDATA[
branch360:1  br label %145

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1576" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch364:0  store i8 %p_Result_4_22, i8* %red_stripe_4_addr_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1577" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="0">
<![CDATA[
branch364:1  br label %145

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1578" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_22 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 184, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_3_22"/></StgValue>
</operation>

<operation id="1579" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_23 = trunc i32 %col_index_2_22 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_23"/></StgValue>
</operation>

<operation id="1580" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_23 = add i13 1280, %trunc_ln64_23

]]></Node>
<StgValue><ssdm name="add_ln64_23"/></StgValue>
</operation>

<operation id="1581" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_23 = sext i13 %add_ln64_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_23"/></StgValue>
</operation>

<operation id="1582" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_70 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_23

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_70"/></StgValue>
</operation>

<operation id="1583" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_70 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_23

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_70"/></StgValue>
</operation>

<operation id="1584" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_70 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_23

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_70"/></StgValue>
</operation>

<operation id="1585" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_70 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_23

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_70"/></StgValue>
</operation>

<operation id="1586" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_70 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_23

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_70"/></StgValue>
</operation>

<operation id="1587" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch204 [
    i3 0, label %branch200
    i3 1, label %branch201
    i3 2, label %branch202
    i3 3, label %branch203
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1588" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch203:0  store i8 %p_Result_3_22, i8* %red_stripe_3_addr_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1589" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="0" op_0_bw="0">
<![CDATA[
branch203:1  br label %143

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1590" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch202:0  store i8 %p_Result_3_22, i8* %red_stripe_2_addr_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1591" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="0">
<![CDATA[
branch202:1  br label %143

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1592" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch201:0  store i8 %p_Result_3_22, i8* %red_stripe_1_addr_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1593" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="0" op_0_bw="0">
<![CDATA[
branch201:1  br label %143

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1594" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch200:0  store i8 %p_Result_3_22, i8* %red_stripe_0_addr_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1595" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="0" op_0_bw="0">
<![CDATA[
branch200:1  br label %143

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1596" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch204:0  store i8 %p_Result_3_22, i8* %red_stripe_4_addr_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1597" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="0" op_0_bw="0">
<![CDATA[
branch204:1  br label %143

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1598" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_23 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 184, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="1599" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_23 = sext i32 %col_index_2_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_23"/></StgValue>
</operation>

<operation id="1600" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_69 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_23

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_69"/></StgValue>
</operation>

<operation id="1601" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_69 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_23

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_69"/></StgValue>
</operation>

<operation id="1602" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_69 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_23

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_69"/></StgValue>
</operation>

<operation id="1603" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_69 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_23

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_69"/></StgValue>
</operation>

<operation id="1604" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_69 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_23

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_69"/></StgValue>
</operation>

<operation id="1605" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch44 [
    i3 0, label %branch40
    i3 1, label %branch41
    i3 2, label %branch42
    i3 3, label %branch43
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1606" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch43:0  store i8 %p_Result_23, i8* %red_stripe_3_addr_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1607" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %141

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1608" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch42:0  store i8 %p_Result_23, i8* %red_stripe_2_addr_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1609" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %141

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1610" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch41:0  store i8 %p_Result_23, i8* %red_stripe_1_addr_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1611" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %141

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1612" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch40:0  store i8 %p_Result_23, i8* %red_stripe_0_addr_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1613" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %141

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1614" st_id="26" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
branch44:0  store i8 %p_Result_23, i8* %red_stripe_4_addr_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1615" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %141

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1616" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.23:0  %state_2_23 = phi i2 [ 0, %145 ], [ -2, %143 ], [ 1, %141 ], [ %state_2_22, %._crit_edge.22 ]

]]></Node>
<StgValue><ssdm name="state_2_23"/></StgValue>
</operation>

<operation id="1617" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.23:1  %col_index_2_23 = phi i32 [ %add_ln71_23, %145 ], [ %col_index_2_22, %143 ], [ %col_index_2_22, %141 ], [ %col_index_2_22, %._crit_edge.22 ]

]]></Node>
<StgValue><ssdm name="col_index_2_23"/></StgValue>
</operation>

<operation id="1618" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.23:2  switch i2 %state_2_23, label %._crit_edge.24 [
    i2 0, label %146
    i2 1, label %148
    i2 -2, label %150
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1619" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_24 = add nsw i32 %col_index_2_23, 1

]]></Node>
<StgValue><ssdm name="add_ln71_24"/></StgValue>
</operation>

<operation id="1620" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.24

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1621" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.24

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1622" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.24

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1623" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_23 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 192, i32 199)

]]></Node>
<StgValue><ssdm name="p_Result_4_23"/></StgValue>
</operation>

<operation id="1624" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_24 = trunc i32 %col_index_2_23 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_24"/></StgValue>
</operation>

<operation id="1625" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_24 = add i13 2560, %trunc_ln69_24

]]></Node>
<StgValue><ssdm name="add_ln69_24"/></StgValue>
</operation>

<operation id="1626" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_24 = sext i13 %add_ln69_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_24"/></StgValue>
</operation>

<operation id="1627" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_74 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_24

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_74"/></StgValue>
</operation>

<operation id="1628" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_74 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_24

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_74"/></StgValue>
</operation>

<operation id="1629" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_74 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_24

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_74"/></StgValue>
</operation>

<operation id="1630" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_74 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_24

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_74"/></StgValue>
</operation>

<operation id="1631" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_74 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_24

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_74"/></StgValue>
</operation>

<operation id="1632" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch359 [
    i3 0, label %branch355
    i3 1, label %branch356
    i3 2, label %branch357
    i3 3, label %branch358
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1633" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch358:0  store i8 %p_Result_4_23, i8* %red_stripe_3_addr_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1634" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="0">
<![CDATA[
branch358:1  br label %151

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1635" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch357:0  store i8 %p_Result_4_23, i8* %red_stripe_2_addr_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1636" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="0">
<![CDATA[
branch357:1  br label %151

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1637" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch356:0  store i8 %p_Result_4_23, i8* %red_stripe_1_addr_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1638" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="0">
<![CDATA[
branch356:1  br label %151

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1639" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch355:0  store i8 %p_Result_4_23, i8* %red_stripe_0_addr_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1640" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0">
<![CDATA[
branch355:1  br label %151

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1641" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch359:0  store i8 %p_Result_4_23, i8* %red_stripe_4_addr_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1642" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="0" op_0_bw="0">
<![CDATA[
branch359:1  br label %151

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1643" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_23 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 192, i32 199)

]]></Node>
<StgValue><ssdm name="p_Result_3_23"/></StgValue>
</operation>

<operation id="1644" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_24 = trunc i32 %col_index_2_23 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_24"/></StgValue>
</operation>

<operation id="1645" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_24 = add i13 1280, %trunc_ln64_24

]]></Node>
<StgValue><ssdm name="add_ln64_24"/></StgValue>
</operation>

<operation id="1646" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_24 = sext i13 %add_ln64_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_24"/></StgValue>
</operation>

<operation id="1647" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_73 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_24

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_73"/></StgValue>
</operation>

<operation id="1648" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_73 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_24

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_73"/></StgValue>
</operation>

<operation id="1649" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_73 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_24

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_73"/></StgValue>
</operation>

<operation id="1650" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_73 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_24

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_73"/></StgValue>
</operation>

<operation id="1651" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_73 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_24

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_73"/></StgValue>
</operation>

<operation id="1652" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch199 [
    i3 0, label %branch195
    i3 1, label %branch196
    i3 2, label %branch197
    i3 3, label %branch198
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1653" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch198:0  store i8 %p_Result_3_23, i8* %red_stripe_3_addr_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1654" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="0">
<![CDATA[
branch198:1  br label %149

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1655" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch197:0  store i8 %p_Result_3_23, i8* %red_stripe_2_addr_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1656" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="0" op_0_bw="0">
<![CDATA[
branch197:1  br label %149

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1657" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch196:0  store i8 %p_Result_3_23, i8* %red_stripe_1_addr_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1658" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="0" op_0_bw="0">
<![CDATA[
branch196:1  br label %149

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1659" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch195:0  store i8 %p_Result_3_23, i8* %red_stripe_0_addr_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1660" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="0" op_0_bw="0">
<![CDATA[
branch195:1  br label %149

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1661" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch199:0  store i8 %p_Result_3_23, i8* %red_stripe_4_addr_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1662" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="0" op_0_bw="0">
<![CDATA[
branch199:1  br label %149

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1663" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_24 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 192, i32 199)

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="1664" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_24 = sext i32 %col_index_2_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_24"/></StgValue>
</operation>

<operation id="1665" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_72 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_24

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_72"/></StgValue>
</operation>

<operation id="1666" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_72 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_24

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_72"/></StgValue>
</operation>

<operation id="1667" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_72 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_24

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_72"/></StgValue>
</operation>

<operation id="1668" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_72 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_24

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_72"/></StgValue>
</operation>

<operation id="1669" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_72 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_24

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_72"/></StgValue>
</operation>

<operation id="1670" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch39 [
    i3 0, label %branch35
    i3 1, label %branch36
    i3 2, label %branch37
    i3 3, label %branch38
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1671" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch38:0  store i8 %p_Result_24, i8* %red_stripe_3_addr_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1672" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %147

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1673" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch37:0  store i8 %p_Result_24, i8* %red_stripe_2_addr_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1674" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %147

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1675" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch36:0  store i8 %p_Result_24, i8* %red_stripe_1_addr_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1676" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %147

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1677" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch35:0  store i8 %p_Result_24, i8* %red_stripe_0_addr_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1678" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %147

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1679" st_id="27" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
branch39:0  store i8 %p_Result_24, i8* %red_stripe_4_addr_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1680" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %147

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1681" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.24:0  %state_2_24 = phi i2 [ 0, %151 ], [ -2, %149 ], [ 1, %147 ], [ %state_2_23, %._crit_edge.23 ]

]]></Node>
<StgValue><ssdm name="state_2_24"/></StgValue>
</operation>

<operation id="1682" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.24:1  %col_index_2_24 = phi i32 [ %add_ln71_24, %151 ], [ %col_index_2_23, %149 ], [ %col_index_2_23, %147 ], [ %col_index_2_23, %._crit_edge.23 ]

]]></Node>
<StgValue><ssdm name="col_index_2_24"/></StgValue>
</operation>

<operation id="1683" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.24:2  switch i2 %state_2_24, label %._crit_edge.25 [
    i2 0, label %152
    i2 1, label %154
    i2 -2, label %156
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1684" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_25 = add nsw i32 %col_index_2_24, 1

]]></Node>
<StgValue><ssdm name="add_ln71_25"/></StgValue>
</operation>

<operation id="1685" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.25

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1686" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.25

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1687" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.25

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1688" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_24 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 200, i32 207)

]]></Node>
<StgValue><ssdm name="p_Result_4_24"/></StgValue>
</operation>

<operation id="1689" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_25 = trunc i32 %col_index_2_24 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_25"/></StgValue>
</operation>

<operation id="1690" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_25 = add i13 2560, %trunc_ln69_25

]]></Node>
<StgValue><ssdm name="add_ln69_25"/></StgValue>
</operation>

<operation id="1691" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_25 = sext i13 %add_ln69_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_25"/></StgValue>
</operation>

<operation id="1692" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_77 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_25

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_77"/></StgValue>
</operation>

<operation id="1693" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_77 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_25

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_77"/></StgValue>
</operation>

<operation id="1694" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_77 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_25

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_77"/></StgValue>
</operation>

<operation id="1695" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_77 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_25

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_77"/></StgValue>
</operation>

<operation id="1696" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_77 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_25

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_77"/></StgValue>
</operation>

<operation id="1697" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch354 [
    i3 0, label %branch350
    i3 1, label %branch351
    i3 2, label %branch352
    i3 3, label %branch353
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1698" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch353:0  store i8 %p_Result_4_24, i8* %red_stripe_3_addr_77, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1699" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="0" op_0_bw="0">
<![CDATA[
branch353:1  br label %157

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1700" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch352:0  store i8 %p_Result_4_24, i8* %red_stripe_2_addr_77, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1701" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="0">
<![CDATA[
branch352:1  br label %157

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1702" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch351:0  store i8 %p_Result_4_24, i8* %red_stripe_1_addr_77, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1703" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="0" op_0_bw="0">
<![CDATA[
branch351:1  br label %157

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1704" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch350:0  store i8 %p_Result_4_24, i8* %red_stripe_0_addr_77, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1705" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="0" op_0_bw="0">
<![CDATA[
branch350:1  br label %157

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1706" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch354:0  store i8 %p_Result_4_24, i8* %red_stripe_4_addr_77, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1707" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="0" op_0_bw="0">
<![CDATA[
branch354:1  br label %157

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1708" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_24 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 200, i32 207)

]]></Node>
<StgValue><ssdm name="p_Result_3_24"/></StgValue>
</operation>

<operation id="1709" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_25 = trunc i32 %col_index_2_24 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_25"/></StgValue>
</operation>

<operation id="1710" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_25 = add i13 1280, %trunc_ln64_25

]]></Node>
<StgValue><ssdm name="add_ln64_25"/></StgValue>
</operation>

<operation id="1711" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_25 = sext i13 %add_ln64_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_25"/></StgValue>
</operation>

<operation id="1712" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_76 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_25

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_76"/></StgValue>
</operation>

<operation id="1713" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_76 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_25

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_76"/></StgValue>
</operation>

<operation id="1714" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_76 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_25

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_76"/></StgValue>
</operation>

<operation id="1715" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_76 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_25

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_76"/></StgValue>
</operation>

<operation id="1716" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_76 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_25

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_76"/></StgValue>
</operation>

<operation id="1717" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch194 [
    i3 0, label %branch190
    i3 1, label %branch191
    i3 2, label %branch192
    i3 3, label %branch193
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1718" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch193:0  store i8 %p_Result_3_24, i8* %red_stripe_3_addr_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1719" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="0">
<![CDATA[
branch193:1  br label %155

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1720" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch192:0  store i8 %p_Result_3_24, i8* %red_stripe_2_addr_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1721" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="0" op_0_bw="0">
<![CDATA[
branch192:1  br label %155

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1722" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch191:0  store i8 %p_Result_3_24, i8* %red_stripe_1_addr_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1723" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="0">
<![CDATA[
branch191:1  br label %155

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1724" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch190:0  store i8 %p_Result_3_24, i8* %red_stripe_0_addr_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1725" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="0" op_0_bw="0">
<![CDATA[
branch190:1  br label %155

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1726" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch194:0  store i8 %p_Result_3_24, i8* %red_stripe_4_addr_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1727" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="0">
<![CDATA[
branch194:1  br label %155

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1728" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_25 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 200, i32 207)

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="1729" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_25 = sext i32 %col_index_2_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_25"/></StgValue>
</operation>

<operation id="1730" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_75 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_25

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_75"/></StgValue>
</operation>

<operation id="1731" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_75 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_25

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_75"/></StgValue>
</operation>

<operation id="1732" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_75 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_25

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_75"/></StgValue>
</operation>

<operation id="1733" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_75 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_25

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_75"/></StgValue>
</operation>

<operation id="1734" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_75 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_25

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_75"/></StgValue>
</operation>

<operation id="1735" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch34 [
    i3 0, label %branch30
    i3 1, label %branch31
    i3 2, label %branch32
    i3 3, label %branch33
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1736" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch33:0  store i8 %p_Result_25, i8* %red_stripe_3_addr_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1737" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %153

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1738" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch32:0  store i8 %p_Result_25, i8* %red_stripe_2_addr_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1739" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %153

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1740" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch31:0  store i8 %p_Result_25, i8* %red_stripe_1_addr_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1741" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %153

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1742" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch30:0  store i8 %p_Result_25, i8* %red_stripe_0_addr_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1743" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %153

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1744" st_id="28" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
branch34:0  store i8 %p_Result_25, i8* %red_stripe_4_addr_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1745" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %153

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1746" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.25:0  %state_2_25 = phi i2 [ 0, %157 ], [ -2, %155 ], [ 1, %153 ], [ %state_2_24, %._crit_edge.24 ]

]]></Node>
<StgValue><ssdm name="state_2_25"/></StgValue>
</operation>

<operation id="1747" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.25:1  %col_index_2_25 = phi i32 [ %add_ln71_25, %157 ], [ %col_index_2_24, %155 ], [ %col_index_2_24, %153 ], [ %col_index_2_24, %._crit_edge.24 ]

]]></Node>
<StgValue><ssdm name="col_index_2_25"/></StgValue>
</operation>

<operation id="1748" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.25:2  switch i2 %state_2_25, label %._crit_edge.26 [
    i2 0, label %158
    i2 1, label %160
    i2 -2, label %162
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1749" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_26 = add nsw i32 %col_index_2_25, 1

]]></Node>
<StgValue><ssdm name="add_ln71_26"/></StgValue>
</operation>

<operation id="1750" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.26

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1751" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.26

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1752" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.26

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1753" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_25 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 208, i32 215)

]]></Node>
<StgValue><ssdm name="p_Result_4_25"/></StgValue>
</operation>

<operation id="1754" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_26 = trunc i32 %col_index_2_25 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_26"/></StgValue>
</operation>

<operation id="1755" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_26 = add i13 2560, %trunc_ln69_26

]]></Node>
<StgValue><ssdm name="add_ln69_26"/></StgValue>
</operation>

<operation id="1756" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_26 = sext i13 %add_ln69_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_26"/></StgValue>
</operation>

<operation id="1757" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_80 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_26

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_80"/></StgValue>
</operation>

<operation id="1758" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_80 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_26

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_80"/></StgValue>
</operation>

<operation id="1759" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_80 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_26

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_80"/></StgValue>
</operation>

<operation id="1760" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_80 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_26

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_80"/></StgValue>
</operation>

<operation id="1761" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_80 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_26

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_80"/></StgValue>
</operation>

<operation id="1762" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch349 [
    i3 0, label %branch345
    i3 1, label %branch346
    i3 2, label %branch347
    i3 3, label %branch348
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1763" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch348:0  store i8 %p_Result_4_25, i8* %red_stripe_3_addr_80, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1764" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="0" op_0_bw="0">
<![CDATA[
branch348:1  br label %163

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1765" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch347:0  store i8 %p_Result_4_25, i8* %red_stripe_2_addr_80, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1766" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="0" op_0_bw="0">
<![CDATA[
branch347:1  br label %163

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1767" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch346:0  store i8 %p_Result_4_25, i8* %red_stripe_1_addr_80, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1768" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="0" op_0_bw="0">
<![CDATA[
branch346:1  br label %163

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1769" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch345:0  store i8 %p_Result_4_25, i8* %red_stripe_0_addr_80, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1770" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="0" op_0_bw="0">
<![CDATA[
branch345:1  br label %163

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1771" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch349:0  store i8 %p_Result_4_25, i8* %red_stripe_4_addr_80, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1772" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="0" op_0_bw="0">
<![CDATA[
branch349:1  br label %163

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1773" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_25 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 208, i32 215)

]]></Node>
<StgValue><ssdm name="p_Result_3_25"/></StgValue>
</operation>

<operation id="1774" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_26 = trunc i32 %col_index_2_25 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_26"/></StgValue>
</operation>

<operation id="1775" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_26 = add i13 1280, %trunc_ln64_26

]]></Node>
<StgValue><ssdm name="add_ln64_26"/></StgValue>
</operation>

<operation id="1776" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_26 = sext i13 %add_ln64_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_26"/></StgValue>
</operation>

<operation id="1777" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_79 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_26

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_79"/></StgValue>
</operation>

<operation id="1778" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_79 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_26

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_79"/></StgValue>
</operation>

<operation id="1779" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_79 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_26

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_79"/></StgValue>
</operation>

<operation id="1780" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_79 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_26

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_79"/></StgValue>
</operation>

<operation id="1781" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_79 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_26

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_79"/></StgValue>
</operation>

<operation id="1782" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch189 [
    i3 0, label %branch185
    i3 1, label %branch186
    i3 2, label %branch187
    i3 3, label %branch188
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1783" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch188:0  store i8 %p_Result_3_25, i8* %red_stripe_3_addr_79, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1784" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="0" op_0_bw="0">
<![CDATA[
branch188:1  br label %161

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1785" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch187:0  store i8 %p_Result_3_25, i8* %red_stripe_2_addr_79, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1786" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="0" op_0_bw="0">
<![CDATA[
branch187:1  br label %161

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1787" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch186:0  store i8 %p_Result_3_25, i8* %red_stripe_1_addr_79, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1788" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %161

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1789" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch185:0  store i8 %p_Result_3_25, i8* %red_stripe_0_addr_79, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1790" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %161

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1791" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch189:0  store i8 %p_Result_3_25, i8* %red_stripe_4_addr_79, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1792" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="0" op_0_bw="0">
<![CDATA[
branch189:1  br label %161

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1793" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_26 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 208, i32 215)

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="1794" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_26 = sext i32 %col_index_2_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_26"/></StgValue>
</operation>

<operation id="1795" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_78 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_26

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_78"/></StgValue>
</operation>

<operation id="1796" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_78 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_26

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_78"/></StgValue>
</operation>

<operation id="1797" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_78 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_26

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_78"/></StgValue>
</operation>

<operation id="1798" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_78 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_26

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_78"/></StgValue>
</operation>

<operation id="1799" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_78 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_26

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_78"/></StgValue>
</operation>

<operation id="1800" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch29 [
    i3 0, label %branch25
    i3 1, label %branch26
    i3 2, label %branch27
    i3 3, label %branch28
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1801" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch28:0  store i8 %p_Result_26, i8* %red_stripe_3_addr_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1802" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %159

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1803" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch27:0  store i8 %p_Result_26, i8* %red_stripe_2_addr_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1804" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %159

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1805" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch26:0  store i8 %p_Result_26, i8* %red_stripe_1_addr_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1806" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %159

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1807" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch25:0  store i8 %p_Result_26, i8* %red_stripe_0_addr_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1808" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %159

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1809" st_id="29" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
branch29:0  store i8 %p_Result_26, i8* %red_stripe_4_addr_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1810" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %159

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1811" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.26:0  %state_2_26 = phi i2 [ 0, %163 ], [ -2, %161 ], [ 1, %159 ], [ %state_2_25, %._crit_edge.25 ]

]]></Node>
<StgValue><ssdm name="state_2_26"/></StgValue>
</operation>

<operation id="1812" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.26:1  %col_index_2_26 = phi i32 [ %add_ln71_26, %163 ], [ %col_index_2_25, %161 ], [ %col_index_2_25, %159 ], [ %col_index_2_25, %._crit_edge.25 ]

]]></Node>
<StgValue><ssdm name="col_index_2_26"/></StgValue>
</operation>

<operation id="1813" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.26:2  switch i2 %state_2_26, label %._crit_edge.27 [
    i2 0, label %164
    i2 1, label %166
    i2 -2, label %168
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1814" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_27 = add nsw i32 %col_index_2_26, 1

]]></Node>
<StgValue><ssdm name="add_ln71_27"/></StgValue>
</operation>

<operation id="1815" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.27

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1816" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.27

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1817" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.27

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1818" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_26 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 216, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_4_26"/></StgValue>
</operation>

<operation id="1819" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_27 = trunc i32 %col_index_2_26 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_27"/></StgValue>
</operation>

<operation id="1820" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_27 = add i13 2560, %trunc_ln69_27

]]></Node>
<StgValue><ssdm name="add_ln69_27"/></StgValue>
</operation>

<operation id="1821" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_27 = sext i13 %add_ln69_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_27"/></StgValue>
</operation>

<operation id="1822" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_83 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_27

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_83"/></StgValue>
</operation>

<operation id="1823" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_83 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_27

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_83"/></StgValue>
</operation>

<operation id="1824" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_83 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_27

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_83"/></StgValue>
</operation>

<operation id="1825" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_83 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_27

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_83"/></StgValue>
</operation>

<operation id="1826" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_83 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_27

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_83"/></StgValue>
</operation>

<operation id="1827" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch344 [
    i3 0, label %branch340
    i3 1, label %branch341
    i3 2, label %branch342
    i3 3, label %branch343
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1828" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch343:0  store i8 %p_Result_4_26, i8* %red_stripe_3_addr_83, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1829" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="0">
<![CDATA[
branch343:1  br label %169

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1830" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch342:0  store i8 %p_Result_4_26, i8* %red_stripe_2_addr_83, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1831" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="0" op_0_bw="0">
<![CDATA[
branch342:1  br label %169

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1832" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch341:0  store i8 %p_Result_4_26, i8* %red_stripe_1_addr_83, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1833" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="0" op_0_bw="0">
<![CDATA[
branch341:1  br label %169

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1834" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch340:0  store i8 %p_Result_4_26, i8* %red_stripe_0_addr_83, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1835" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="0" op_0_bw="0">
<![CDATA[
branch340:1  br label %169

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1836" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch344:0  store i8 %p_Result_4_26, i8* %red_stripe_4_addr_83, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1837" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="0" op_0_bw="0">
<![CDATA[
branch344:1  br label %169

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1838" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_26 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 216, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_3_26"/></StgValue>
</operation>

<operation id="1839" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_27 = trunc i32 %col_index_2_26 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_27"/></StgValue>
</operation>

<operation id="1840" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_27 = add i13 1280, %trunc_ln64_27

]]></Node>
<StgValue><ssdm name="add_ln64_27"/></StgValue>
</operation>

<operation id="1841" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_27 = sext i13 %add_ln64_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_27"/></StgValue>
</operation>

<operation id="1842" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_82 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_27

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_82"/></StgValue>
</operation>

<operation id="1843" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_82 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_27

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_82"/></StgValue>
</operation>

<operation id="1844" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_82 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_27

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_82"/></StgValue>
</operation>

<operation id="1845" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_82 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_27

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_82"/></StgValue>
</operation>

<operation id="1846" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_82 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_27

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_82"/></StgValue>
</operation>

<operation id="1847" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch184 [
    i3 0, label %branch180
    i3 1, label %branch181
    i3 2, label %branch182
    i3 3, label %branch183
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1848" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch183:0  store i8 %p_Result_3_26, i8* %red_stripe_3_addr_82, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1849" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %167

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1850" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch182:0  store i8 %p_Result_3_26, i8* %red_stripe_2_addr_82, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1851" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %167

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1852" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch181:0  store i8 %p_Result_3_26, i8* %red_stripe_1_addr_82, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1853" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %167

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1854" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch180:0  store i8 %p_Result_3_26, i8* %red_stripe_0_addr_82, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1855" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="0" op_0_bw="0">
<![CDATA[
branch180:1  br label %167

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1856" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch184:0  store i8 %p_Result_3_26, i8* %red_stripe_4_addr_82, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1857" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %167

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1858" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_27 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 216, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="1859" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_27 = sext i32 %col_index_2_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_27"/></StgValue>
</operation>

<operation id="1860" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_81 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_27

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_81"/></StgValue>
</operation>

<operation id="1861" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_81 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_27

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_81"/></StgValue>
</operation>

<operation id="1862" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_81 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_27

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_81"/></StgValue>
</operation>

<operation id="1863" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_81 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_27

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_81"/></StgValue>
</operation>

<operation id="1864" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_81 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_27

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_81"/></StgValue>
</operation>

<operation id="1865" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch24 [
    i3 0, label %branch20
    i3 1, label %branch21
    i3 2, label %branch22
    i3 3, label %branch23
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1866" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch23:0  store i8 %p_Result_27, i8* %red_stripe_3_addr_81, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1867" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %165

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1868" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch22:0  store i8 %p_Result_27, i8* %red_stripe_2_addr_81, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1869" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %165

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1870" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch21:0  store i8 %p_Result_27, i8* %red_stripe_1_addr_81, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1871" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %165

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1872" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch20:0  store i8 %p_Result_27, i8* %red_stripe_0_addr_81, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1873" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %165

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1874" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
branch24:0  store i8 %p_Result_27, i8* %red_stripe_4_addr_81, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1875" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %165

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1876" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.27:0  %state_2_27 = phi i2 [ 0, %169 ], [ -2, %167 ], [ 1, %165 ], [ %state_2_26, %._crit_edge.26 ]

]]></Node>
<StgValue><ssdm name="state_2_27"/></StgValue>
</operation>

<operation id="1877" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.27:1  %col_index_2_27 = phi i32 [ %add_ln71_27, %169 ], [ %col_index_2_26, %167 ], [ %col_index_2_26, %165 ], [ %col_index_2_26, %._crit_edge.26 ]

]]></Node>
<StgValue><ssdm name="col_index_2_27"/></StgValue>
</operation>

<operation id="1878" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.27:2  switch i2 %state_2_27, label %._crit_edge.28 [
    i2 0, label %170
    i2 1, label %172
    i2 -2, label %174
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1879" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_28 = add nsw i32 %col_index_2_27, 1

]]></Node>
<StgValue><ssdm name="add_ln71_28"/></StgValue>
</operation>

<operation id="1880" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.28

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1881" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.28

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1882" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.28

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1883" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_27 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 224, i32 231)

]]></Node>
<StgValue><ssdm name="p_Result_4_27"/></StgValue>
</operation>

<operation id="1884" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_28 = trunc i32 %col_index_2_27 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_28"/></StgValue>
</operation>

<operation id="1885" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_28 = add i13 2560, %trunc_ln69_28

]]></Node>
<StgValue><ssdm name="add_ln69_28"/></StgValue>
</operation>

<operation id="1886" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_28 = sext i13 %add_ln69_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_28"/></StgValue>
</operation>

<operation id="1887" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_86 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_28

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_86"/></StgValue>
</operation>

<operation id="1888" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_86 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_28

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_86"/></StgValue>
</operation>

<operation id="1889" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_86 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_28

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_86"/></StgValue>
</operation>

<operation id="1890" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_86 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_28

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_86"/></StgValue>
</operation>

<operation id="1891" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_86 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_28

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_86"/></StgValue>
</operation>

<operation id="1892" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch339 [
    i3 0, label %branch335
    i3 1, label %branch336
    i3 2, label %branch337
    i3 3, label %branch338
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1893" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch338:0  store i8 %p_Result_4_27, i8* %red_stripe_3_addr_86, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1894" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="0" op_0_bw="0">
<![CDATA[
branch338:1  br label %175

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1895" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch337:0  store i8 %p_Result_4_27, i8* %red_stripe_2_addr_86, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1896" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="0" op_0_bw="0">
<![CDATA[
branch337:1  br label %175

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1897" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch336:0  store i8 %p_Result_4_27, i8* %red_stripe_1_addr_86, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1898" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="0" op_0_bw="0">
<![CDATA[
branch336:1  br label %175

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1899" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch335:0  store i8 %p_Result_4_27, i8* %red_stripe_0_addr_86, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1900" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="0" op_0_bw="0">
<![CDATA[
branch335:1  br label %175

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1901" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch339:0  store i8 %p_Result_4_27, i8* %red_stripe_4_addr_86, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1902" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="0" op_0_bw="0">
<![CDATA[
branch339:1  br label %175

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1903" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_27 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 224, i32 231)

]]></Node>
<StgValue><ssdm name="p_Result_3_27"/></StgValue>
</operation>

<operation id="1904" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_28 = trunc i32 %col_index_2_27 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_28"/></StgValue>
</operation>

<operation id="1905" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_28 = add i13 1280, %trunc_ln64_28

]]></Node>
<StgValue><ssdm name="add_ln64_28"/></StgValue>
</operation>

<operation id="1906" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_28 = sext i13 %add_ln64_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_28"/></StgValue>
</operation>

<operation id="1907" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_85 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_28

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_85"/></StgValue>
</operation>

<operation id="1908" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_85 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_28

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_85"/></StgValue>
</operation>

<operation id="1909" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_85 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_28

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_85"/></StgValue>
</operation>

<operation id="1910" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_85 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_28

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_85"/></StgValue>
</operation>

<operation id="1911" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_85 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_28

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_85"/></StgValue>
</operation>

<operation id="1912" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch179 [
    i3 0, label %branch175
    i3 1, label %branch176
    i3 2, label %branch177
    i3 3, label %branch178
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1913" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch178:0  store i8 %p_Result_3_27, i8* %red_stripe_3_addr_85, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1914" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="0" op_0_bw="0">
<![CDATA[
branch178:1  br label %173

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1915" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch177:0  store i8 %p_Result_3_27, i8* %red_stripe_2_addr_85, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1916" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %173

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1917" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch176:0  store i8 %p_Result_3_27, i8* %red_stripe_1_addr_85, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1918" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %173

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1919" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch175:0  store i8 %p_Result_3_27, i8* %red_stripe_0_addr_85, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1920" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %173

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1921" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch179:0  store i8 %p_Result_3_27, i8* %red_stripe_4_addr_85, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1922" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %173

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1923" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_28 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 224, i32 231)

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="1924" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_28 = sext i32 %col_index_2_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_28"/></StgValue>
</operation>

<operation id="1925" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_84 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_28

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_84"/></StgValue>
</operation>

<operation id="1926" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_84 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_28

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_84"/></StgValue>
</operation>

<operation id="1927" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_84 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_28

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_84"/></StgValue>
</operation>

<operation id="1928" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_84 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_28

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_84"/></StgValue>
</operation>

<operation id="1929" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_84 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_28

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_84"/></StgValue>
</operation>

<operation id="1930" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch19 [
    i3 0, label %branch15
    i3 1, label %branch16
    i3 2, label %branch17
    i3 3, label %branch18
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1931" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch18:0  store i8 %p_Result_28, i8* %red_stripe_3_addr_84, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1932" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %171

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1933" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch17:0  store i8 %p_Result_28, i8* %red_stripe_2_addr_84, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1934" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %171

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1935" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch16:0  store i8 %p_Result_28, i8* %red_stripe_1_addr_84, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1936" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %171

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1937" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch15:0  store i8 %p_Result_28, i8* %red_stripe_0_addr_84, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1938" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %171

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1939" st_id="31" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
branch19:0  store i8 %p_Result_28, i8* %red_stripe_4_addr_84, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1940" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %171

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1941" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.28:0  %state_2_28 = phi i2 [ 0, %175 ], [ -2, %173 ], [ 1, %171 ], [ %state_2_27, %._crit_edge.27 ]

]]></Node>
<StgValue><ssdm name="state_2_28"/></StgValue>
</operation>

<operation id="1942" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.28:1  %col_index_2_28 = phi i32 [ %add_ln71_28, %175 ], [ %col_index_2_27, %173 ], [ %col_index_2_27, %171 ], [ %col_index_2_27, %._crit_edge.27 ]

]]></Node>
<StgValue><ssdm name="col_index_2_28"/></StgValue>
</operation>

<operation id="1943" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.28:2  switch i2 %state_2_28, label %._crit_edge.29 [
    i2 0, label %176
    i2 1, label %178
    i2 -2, label %180
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1944" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_29 = add nsw i32 %col_index_2_28, 1

]]></Node>
<StgValue><ssdm name="add_ln71_29"/></StgValue>
</operation>

<operation id="1945" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.29

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="1946" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.29

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="1947" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.29

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1948" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_28 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 232, i32 239)

]]></Node>
<StgValue><ssdm name="p_Result_4_28"/></StgValue>
</operation>

<operation id="1949" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_29 = trunc i32 %col_index_2_28 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_29"/></StgValue>
</operation>

<operation id="1950" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_29 = add i13 2560, %trunc_ln69_29

]]></Node>
<StgValue><ssdm name="add_ln69_29"/></StgValue>
</operation>

<operation id="1951" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_29 = sext i13 %add_ln69_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_29"/></StgValue>
</operation>

<operation id="1952" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_89 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_29

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_89"/></StgValue>
</operation>

<operation id="1953" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_89 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_29

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_89"/></StgValue>
</operation>

<operation id="1954" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_89 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_29

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_89"/></StgValue>
</operation>

<operation id="1955" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_89 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_29

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_89"/></StgValue>
</operation>

<operation id="1956" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_89 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_29

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_89"/></StgValue>
</operation>

<operation id="1957" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch334 [
    i3 0, label %branch330
    i3 1, label %branch331
    i3 2, label %branch332
    i3 3, label %branch333
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="1958" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch333:0  store i8 %p_Result_4_28, i8* %red_stripe_3_addr_89, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1959" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="0" op_0_bw="0">
<![CDATA[
branch333:1  br label %181

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1960" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch332:0  store i8 %p_Result_4_28, i8* %red_stripe_2_addr_89, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1961" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="0" op_0_bw="0">
<![CDATA[
branch332:1  br label %181

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1962" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch331:0  store i8 %p_Result_4_28, i8* %red_stripe_1_addr_89, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1963" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="0" op_0_bw="0">
<![CDATA[
branch331:1  br label %181

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1964" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch330:0  store i8 %p_Result_4_28, i8* %red_stripe_0_addr_89, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1965" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="0" op_0_bw="0">
<![CDATA[
branch330:1  br label %181

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1966" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch334:0  store i8 %p_Result_4_28, i8* %red_stripe_4_addr_89, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="1967" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="0" op_0_bw="0">
<![CDATA[
branch334:1  br label %181

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="1968" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_28 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 232, i32 239)

]]></Node>
<StgValue><ssdm name="p_Result_3_28"/></StgValue>
</operation>

<operation id="1969" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_29 = trunc i32 %col_index_2_28 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_29"/></StgValue>
</operation>

<operation id="1970" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_29 = add i13 1280, %trunc_ln64_29

]]></Node>
<StgValue><ssdm name="add_ln64_29"/></StgValue>
</operation>

<operation id="1971" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_29 = sext i13 %add_ln64_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_29"/></StgValue>
</operation>

<operation id="1972" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_88 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_29

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_88"/></StgValue>
</operation>

<operation id="1973" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_88 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_29

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_88"/></StgValue>
</operation>

<operation id="1974" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_88 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_29

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_88"/></StgValue>
</operation>

<operation id="1975" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_88 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_29

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_88"/></StgValue>
</operation>

<operation id="1976" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_88 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_29

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_88"/></StgValue>
</operation>

<operation id="1977" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch174 [
    i3 0, label %branch170
    i3 1, label %branch171
    i3 2, label %branch172
    i3 3, label %branch173
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="1978" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch173:0  store i8 %p_Result_3_28, i8* %red_stripe_3_addr_88, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1979" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="0" op_0_bw="0">
<![CDATA[
branch173:1  br label %179

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1980" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch172:0  store i8 %p_Result_3_28, i8* %red_stripe_2_addr_88, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1981" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="0" op_0_bw="0">
<![CDATA[
branch172:1  br label %179

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1982" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch171:0  store i8 %p_Result_3_28, i8* %red_stripe_1_addr_88, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1983" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="0" op_0_bw="0">
<![CDATA[
branch171:1  br label %179

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1984" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch170:0  store i8 %p_Result_3_28, i8* %red_stripe_0_addr_88, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1985" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="0" op_0_bw="0">
<![CDATA[
branch170:1  br label %179

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1986" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch174:0  store i8 %p_Result_3_28, i8* %red_stripe_4_addr_88, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1987" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %179

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="1988" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_29 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 232, i32 239)

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="1989" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_29 = sext i32 %col_index_2_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_29"/></StgValue>
</operation>

<operation id="1990" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_87 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_29

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_87"/></StgValue>
</operation>

<operation id="1991" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_87 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_29

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_87"/></StgValue>
</operation>

<operation id="1992" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_87 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_29

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_87"/></StgValue>
</operation>

<operation id="1993" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_87 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_29

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_87"/></StgValue>
</operation>

<operation id="1994" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_87 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_29

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_87"/></StgValue>
</operation>

<operation id="1995" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch14 [
    i3 0, label %branch10
    i3 1, label %branch11
    i3 2, label %branch12
    i3 3, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="1996" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch13:0  store i8 %p_Result_29, i8* %red_stripe_3_addr_87, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1997" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %177

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1998" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch12:0  store i8 %p_Result_29, i8* %red_stripe_2_addr_87, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1999" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %177

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2000" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch11:0  store i8 %p_Result_29, i8* %red_stripe_1_addr_87, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2001" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %177

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2002" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch10:0  store i8 %p_Result_29, i8* %red_stripe_0_addr_87, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2003" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %177

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2004" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
branch14:0  store i8 %p_Result_29, i8* %red_stripe_4_addr_87, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2005" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %177

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2006" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.29:0  %state_2_29 = phi i2 [ 0, %181 ], [ -2, %179 ], [ 1, %177 ], [ %state_2_28, %._crit_edge.28 ]

]]></Node>
<StgValue><ssdm name="state_2_29"/></StgValue>
</operation>

<operation id="2007" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.29:1  %col_index_2_29 = phi i32 [ %add_ln71_29, %181 ], [ %col_index_2_28, %179 ], [ %col_index_2_28, %177 ], [ %col_index_2_28, %._crit_edge.28 ]

]]></Node>
<StgValue><ssdm name="col_index_2_29"/></StgValue>
</operation>

<operation id="2008" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.29:2  switch i2 %state_2_29, label %._crit_edge.30 [
    i2 0, label %182
    i2 1, label %184
    i2 -2, label %186
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="2009" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_30 = add nsw i32 %col_index_2_29, 1

]]></Node>
<StgValue><ssdm name="add_ln71_30"/></StgValue>
</operation>

<operation id="2010" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.30

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="2011" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.30

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2012" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.30

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2013" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_29 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 240, i32 247)

]]></Node>
<StgValue><ssdm name="p_Result_4_29"/></StgValue>
</operation>

<operation id="2014" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_30 = trunc i32 %col_index_2_29 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_30"/></StgValue>
</operation>

<operation id="2015" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_30 = add i13 2560, %trunc_ln69_30

]]></Node>
<StgValue><ssdm name="add_ln69_30"/></StgValue>
</operation>

<operation id="2016" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_30 = sext i13 %add_ln69_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_30"/></StgValue>
</operation>

<operation id="2017" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_92 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_30

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_92"/></StgValue>
</operation>

<operation id="2018" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_92 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_30

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_92"/></StgValue>
</operation>

<operation id="2019" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_92 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_30

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_92"/></StgValue>
</operation>

<operation id="2020" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_92 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_30

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_92"/></StgValue>
</operation>

<operation id="2021" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_92 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_30

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_92"/></StgValue>
</operation>

<operation id="2022" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch329 [
    i3 0, label %branch325
    i3 1, label %branch326
    i3 2, label %branch327
    i3 3, label %branch328
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="2023" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch328:0  store i8 %p_Result_4_29, i8* %red_stripe_3_addr_92, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="2024" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="0" op_0_bw="0">
<![CDATA[
branch328:1  br label %187

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="2025" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch327:0  store i8 %p_Result_4_29, i8* %red_stripe_2_addr_92, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="2026" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="0" op_0_bw="0">
<![CDATA[
branch327:1  br label %187

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="2027" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch326:0  store i8 %p_Result_4_29, i8* %red_stripe_1_addr_92, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="2028" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="0" op_0_bw="0">
<![CDATA[
branch326:1  br label %187

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="2029" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch325:0  store i8 %p_Result_4_29, i8* %red_stripe_0_addr_92, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="2030" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="0" op_0_bw="0">
<![CDATA[
branch325:1  br label %187

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="2031" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch329:0  store i8 %p_Result_4_29, i8* %red_stripe_4_addr_92, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="2032" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="0" op_0_bw="0">
<![CDATA[
branch329:1  br label %187

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="2033" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_29 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 240, i32 247)

]]></Node>
<StgValue><ssdm name="p_Result_3_29"/></StgValue>
</operation>

<operation id="2034" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_30 = trunc i32 %col_index_2_29 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_30"/></StgValue>
</operation>

<operation id="2035" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_30 = add i13 1280, %trunc_ln64_30

]]></Node>
<StgValue><ssdm name="add_ln64_30"/></StgValue>
</operation>

<operation id="2036" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_30 = sext i13 %add_ln64_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_30"/></StgValue>
</operation>

<operation id="2037" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_91 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_30

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_91"/></StgValue>
</operation>

<operation id="2038" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_91 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_30

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_91"/></StgValue>
</operation>

<operation id="2039" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_91 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_30

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_91"/></StgValue>
</operation>

<operation id="2040" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_91 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_30

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_91"/></StgValue>
</operation>

<operation id="2041" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_91 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_30

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_91"/></StgValue>
</operation>

<operation id="2042" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch169 [
    i3 0, label %branch165
    i3 1, label %branch166
    i3 2, label %branch167
    i3 3, label %branch168
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="2043" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch168:0  store i8 %p_Result_3_29, i8* %red_stripe_3_addr_91, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2044" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="0">
<![CDATA[
branch168:1  br label %185

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="2045" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch167:0  store i8 %p_Result_3_29, i8* %red_stripe_2_addr_91, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2046" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %185

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="2047" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch166:0  store i8 %p_Result_3_29, i8* %red_stripe_1_addr_91, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2048" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %185

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="2049" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch165:0  store i8 %p_Result_3_29, i8* %red_stripe_0_addr_91, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2050" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %185

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="2051" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch169:0  store i8 %p_Result_3_29, i8* %red_stripe_4_addr_91, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2052" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="0">
<![CDATA[
branch169:1  br label %185

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="2053" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_30 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 240, i32 247)

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="2054" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_30 = sext i32 %col_index_2_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_30"/></StgValue>
</operation>

<operation id="2055" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_90 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_30

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_90"/></StgValue>
</operation>

<operation id="2056" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_90 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_30

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_90"/></StgValue>
</operation>

<operation id="2057" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_90 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_30

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_90"/></StgValue>
</operation>

<operation id="2058" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_90 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_30

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_90"/></StgValue>
</operation>

<operation id="2059" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_90 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_30

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_90"/></StgValue>
</operation>

<operation id="2060" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch9 [
    i3 0, label %branch5
    i3 1, label %branch6
    i3 2, label %branch7
    i3 3, label %branch8
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="2061" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch8:0  store i8 %p_Result_30, i8* %red_stripe_3_addr_90, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2062" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="3"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %183

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2063" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch7:0  store i8 %p_Result_30, i8* %red_stripe_2_addr_90, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2064" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="2"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %183

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2065" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch6:0  store i8 %p_Result_30, i8* %red_stripe_1_addr_90, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2066" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="1"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %183

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2067" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch5:0  store i8 %p_Result_30, i8* %red_stripe_0_addr_90, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2068" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="0"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %183

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2069" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
branch9:0  store i8 %p_Result_30, i8* %red_stripe_4_addr_90, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2070" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %183

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2071" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.30:0  %state_2_30 = phi i2 [ 0, %187 ], [ -2, %185 ], [ 1, %183 ], [ %state_2_29, %._crit_edge.29 ]

]]></Node>
<StgValue><ssdm name="state_2_30"/></StgValue>
</operation>

<operation id="2072" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge.30:1  %col_index_2_30 = phi i32 [ %add_ln71_30, %187 ], [ %col_index_2_29, %185 ], [ %col_index_2_29, %183 ], [ %col_index_2_29, %._crit_edge.29 ]

]]></Node>
<StgValue><ssdm name="col_index_2_30"/></StgValue>
</operation>

<operation id="2073" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.30:2  switch i2 %state_2_30, label %load_row_outer_end [
    i2 0, label %188
    i2 1, label %190
    i2 -2, label %192
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="2074" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4_30 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 248, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_4_30"/></StgValue>
</operation>

<operation id="2075" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch324 [
    i3 0, label %branch320
    i3 1, label %branch321
    i3 2, label %branch322
    i3 3, label %branch323
  ]

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="2076" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln71_31 = add nsw i32 %col_index_2_30, 1

]]></Node>
<StgValue><ssdm name="add_ln71_31"/></StgValue>
</operation>

<operation id="2077" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %load_row_outer_end

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="2078" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3_30 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 248, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_3_30"/></StgValue>
</operation>

<operation id="2079" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:9  switch i3 %trunc_ln59, label %branch164 [
    i3 0, label %branch160
    i3 1, label %branch161
    i3 2, label %branch162
    i3 3, label %branch163
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="2080" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %load_row_outer_end

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="2081" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_31 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 248, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="2082" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:7  switch i3 %trunc_ln59, label %branch4 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
  ]

]]></Node>
<StgValue><ssdm name="switch_ln59"/></StgValue>
</operation>

<operation id="2083" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %load_row_outer_end

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="2084" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
load_row_outer_end:0  %state_2_31 = phi i2 [ 0, %193 ], [ -2, %191 ], [ 1, %189 ], [ %state_2_30, %._crit_edge.30 ]

]]></Node>
<StgValue><ssdm name="state_2_31"/></StgValue>
</operation>

<operation id="2085" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
load_row_outer_end:1  %col_index_2_31 = phi i32 [ %add_ln71_31, %193 ], [ %col_index_2_30, %191 ], [ %col_index_2_30, %189 ], [ %col_index_2_30, %._crit_edge.30 ]

]]></Node>
<StgValue><ssdm name="col_index_2_31"/></StgValue>
</operation>

<operation id="2086" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
load_row_outer_end:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="2087" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="0" op_0_bw="0">
<![CDATA[
load_row_outer_end:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2088" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln69_31 = trunc i32 %col_index_2_30 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln69_31"/></StgValue>
</operation>

<operation id="2089" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln69_31 = add i13 2560, %trunc_ln69_31

]]></Node>
<StgValue><ssdm name="add_ln69_31"/></StgValue>
</operation>

<operation id="2090" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln69_31 = sext i13 %add_ln69_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln69_31"/></StgValue>
</operation>

<operation id="2091" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_95 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln69_31

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_95"/></StgValue>
</operation>

<operation id="2092" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_95 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln69_31

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_95"/></StgValue>
</operation>

<operation id="2093" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_95 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln69_31

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_95"/></StgValue>
</operation>

<operation id="2094" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_95 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln69_31

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_95"/></StgValue>
</operation>

<operation id="2095" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_95 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln69_31

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_95"/></StgValue>
</operation>

<operation id="2096" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="3"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch323:0  store i8 %p_Result_4_30, i8* %red_stripe_3_addr_95, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="2097" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="3"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="0" op_0_bw="0">
<![CDATA[
branch323:1  br label %193

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="2098" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="2"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch322:0  store i8 %p_Result_4_30, i8* %red_stripe_2_addr_95, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="2099" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="2"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="0" op_0_bw="0">
<![CDATA[
branch322:1  br label %193

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="2100" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="1"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch321:0  store i8 %p_Result_4_30, i8* %red_stripe_1_addr_95, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="2101" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="1"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="0" op_0_bw="0">
<![CDATA[
branch321:1  br label %193

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="2102" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="0"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch320:0  store i8 %p_Result_4_30, i8* %red_stripe_0_addr_95, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="2103" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="0"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="0" op_0_bw="0">
<![CDATA[
branch320:1  br label %193

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="2104" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch324:0  store i8 %p_Result_4_30, i8* %red_stripe_4_addr_95, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="2105" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="0" op_0_bw="0">
<![CDATA[
branch324:1  br label %193

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="2106" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln64_31 = trunc i32 %col_index_2_30 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln64_31"/></StgValue>
</operation>

<operation id="2107" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln64_31 = add i13 1280, %trunc_ln64_31

]]></Node>
<StgValue><ssdm name="add_ln64_31"/></StgValue>
</operation>

<operation id="2108" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="64" op_0_bw="13">
<![CDATA[
:3  %sext_ln64_31 = sext i13 %add_ln64_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_31"/></StgValue>
</operation>

<operation id="2109" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_0_addr_94 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln64_31

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_94"/></StgValue>
</operation>

<operation id="2110" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_1_addr_94 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln64_31

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_94"/></StgValue>
</operation>

<operation id="2111" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_2_addr_94 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln64_31

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_94"/></StgValue>
</operation>

<operation id="2112" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %red_stripe_3_addr_94 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln64_31

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_94"/></StgValue>
</operation>

<operation id="2113" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %red_stripe_4_addr_94 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln64_31

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_94"/></StgValue>
</operation>

<operation id="2114" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="3"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch163:0  store i8 %p_Result_3_30, i8* %red_stripe_3_addr_94, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2115" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="3"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %191

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="2116" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="2"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch162:0  store i8 %p_Result_3_30, i8* %red_stripe_2_addr_94, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2117" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="2"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %191

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="2118" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="1"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch161:0  store i8 %p_Result_3_30, i8* %red_stripe_1_addr_94, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2119" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="1"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %191

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="2120" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="0"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch160:0  store i8 %p_Result_3_30, i8* %red_stripe_0_addr_94, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2121" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="0"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %191

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="2122" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch164:0  store i8 %p_Result_3_30, i8* %red_stripe_4_addr_94, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="2123" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %191

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="2124" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln59_31 = sext i32 %col_index_2_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_31"/></StgValue>
</operation>

<operation id="2125" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %red_stripe_0_addr_93 = getelementptr [3840 x i8]* %blue_stripe_0, i64 0, i64 %sext_ln59_31

]]></Node>
<StgValue><ssdm name="red_stripe_0_addr_93"/></StgValue>
</operation>

<operation id="2126" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %red_stripe_1_addr_93 = getelementptr [3840 x i8]* %blue_stripe_1, i64 0, i64 %sext_ln59_31

]]></Node>
<StgValue><ssdm name="red_stripe_1_addr_93"/></StgValue>
</operation>

<operation id="2127" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %red_stripe_2_addr_93 = getelementptr [3840 x i8]* %blue_stripe_2, i64 0, i64 %sext_ln59_31

]]></Node>
<StgValue><ssdm name="red_stripe_2_addr_93"/></StgValue>
</operation>

<operation id="2128" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %red_stripe_3_addr_93 = getelementptr [3840 x i8]* %blue_stripe_3, i64 0, i64 %sext_ln59_31

]]></Node>
<StgValue><ssdm name="red_stripe_3_addr_93"/></StgValue>
</operation>

<operation id="2129" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %red_stripe_4_addr_93 = getelementptr [3840 x i8]* %blue_stripe_4, i64 0, i64 %sext_ln59_31

]]></Node>
<StgValue><ssdm name="red_stripe_4_addr_93"/></StgValue>
</operation>

<operation id="2130" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="3"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch3:0  store i8 %p_Result_31, i8* %red_stripe_3_addr_93, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2131" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="3"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %189

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2132" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="2"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch2:0  store i8 %p_Result_31, i8* %red_stripe_2_addr_93, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2133" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="2"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %189

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2134" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="1"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch1:0  store i8 %p_Result_31, i8* %red_stripe_1_addr_93, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2135" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="1"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %189

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2136" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="0"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch0:0  store i8 %p_Result_31, i8* %red_stripe_0_addr_93, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2137" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="0"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %189

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="2138" st_id="34" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
branch4:0  store i8 %p_Result_31, i8* %red_stripe_4_addr_93, align 1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="2139" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln59" val="!0"/>
<literal name="trunc_ln59" val="!1"/>
<literal name="trunc_ln59" val="!2"/>
<literal name="trunc_ln59" val="!3"/>
<literal name="state_2_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %189

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2140" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln80 = add i8 %row_index_load, 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="2141" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln81 = icmp eq i8 %add_ln80, 5

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="2142" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  %select_ln81 = select i1 %icmp_ln81, i8 0, i8 %add_ln80

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="2143" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  store i8 %select_ln81, i8* @row_index, align 1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="2144" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %input_line_ready_V, i8 1)

]]></Node>
<StgValue><ssdm name="write_ln85"/></StgValue>
</operation>

<operation id="2145" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="0">
<![CDATA[
:5  ret void

]]></Node>
<StgValue><ssdm name="ret_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
