// Seed: 2451512693
module module_0;
  wor id_1;
  uwire id_3, id_4, id_5, id_6;
  for (id_7 = 1; id_6; id_3 = id_7 + 1) genvar id_8;
  assign id_6 = (id_8);
  wire id_9;
  wire id_10;
  assign id_3 = -1;
  integer id_11 (
      .id_0(id_1 | 1),
      .id_1(id_6)
  );
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  tri0  id_2,
    input  logic id_3,
    output wand  id_4,
    output tri   id_5
);
  always_comb begin : LABEL_0
    id_0 <= id_3.id_1;
  end
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
