<div id="pf10a" class="pf w0 h0" data-page-no="10a"><div class="pc pc10a w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg10a.png"/><div class="t m0 x10e h8 y6c3 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">The reset value of this register depends on the reset source:</div><div class="t m0 xd4 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>POR (including LVD) — 0x82</div><div class="t m0 xd4 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>LVD (without POR) — 0x02</div><div class="t m0 xd4 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>VLLS mode wakeup due to RESET pin assertion — 0x41</div><div class="t m0 xd4 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>VLLS mode wakeup due to other wakeup sources — 0x01</div><div class="t m0 xd4 hf yfc ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Other reset — a bit is set if its corresponding reset source</div><div class="t m0 xd7 hf y11f ff3 fs5 fc0 sc0 ls0 ws0">caused the reset</div><div class="t m0 x9 h7 y17a5 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_F000h base + 0h offset = 4007_F000h</div><div class="t m0 x81 h1d y17a6 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y17a7 ff2 fs4 fc0 sc0 ls0 ws2b8">Read POR<span class="_ _b6"> </span>PIN<span class="_ _3f"> </span>WDOG<span class="_ _45"> </span>0<span class="_ _44"> </span>LOL<span class="_ _5e"> </span>LOC<span class="_ _5e"> </span>LVD<span class="_ _149"> </span>WAKEUP</div><div class="t m0 x8b h7 y17a8 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y169c ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v0">10000010<span class="_ _19a"></span></span></div><div class="t m0 x21 h9 y17a9 ff1 fs2 fc0 sc0 ls0 ws0">RCM_SRS0 field descriptions</div><div class="t m0 x12c h10 y172b ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y8c6 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x3a h7 y17aa ff2 fs4 fc0 sc0 ls0">POR</div><div class="t m0 x83 h7 y8c6 ff2 fs4 fc0 sc0 ls0 ws0">Power-On Reset</div><div class="t m0 x83 h7 y17ab ff2 fs4 fc0 sc0 ls0 ws0">Indicates a reset has been caused by the power-on detection logic. Because the internal supply voltage</div><div class="t m0 x83 h7 y17ac ff2 fs4 fc0 sc0 ls0 ws0">was ramping up at the time, the low-voltage reset (LVD) status bit is also set to indicate that the reset</div><div class="t m0 x83 h7 y17ad ff2 fs4 fc0 sc0 ls0 ws0">occurred while the internal supply was below the LVD threshold.</div><div class="t m0 x83 h7 y17ae ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Reset not caused by POR</div><div class="t m0 x83 h7 y1265 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Reset caused by POR</div><div class="t m0 x97 h7 y17af ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x1 h7 y17b0 ff2 fs4 fc0 sc0 ls0">PIN</div><div class="t m0 x83 h7 y17af ff2 fs4 fc0 sc0 ls0 ws0">External Reset Pin</div><div class="t m0 x83 h7 y110d ff2 fs4 fc0 sc0 ls0 ws0">Indicates a reset has been caused by an active-low level on the external RESET pin.</div><div class="t m0 x83 h7 y110f ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Reset not caused by external reset pin</div><div class="t m0 x83 h7 y126a ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Reset caused by external reset pin</div><div class="t m0 x97 h7 y17b1 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x117 h7 y17b2 ff2 fs4 fc0 sc0 ls0">WDOG</div><div class="t m0 x83 h7 y17b1 ff2 fs4 fc0 sc0 ls0">Watchdog</div><div class="t m0 x83 h7 y1112 ff2 fs4 fc0 sc0 ls0 ws0">Indicates a reset has been caused by the watchdog timer Computer Operating Properly (COP) timing out.</div><div class="t m0 x83 h7 ycfe ff2 fs4 fc0 sc0 ls0 ws0">This reset source can be blocked by disabling the COP watchdog: write 00 to the SIM&apos;s COPC[COPT]</div><div class="t m0 x83 h7 y11be ff2 fs4 fc0 sc0 ls0">field.</div><div class="t m0 x83 h7 y11c0 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Reset not caused by watchdog timeout</div><div class="t m0 x83 h7 y17b3 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Reset caused by watchdog timeout</div><div class="t m0 x97 h7 y17b4 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x91 h7 y17b5 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y17b4 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y17b5 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y17b6 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x12c h7 y17b7 ff2 fs4 fc0 sc0 ls0">LOL</div><div class="t m0 x83 h7 y17b6 ff2 fs4 fc0 sc0 ls0 ws0">Loss-of-Lock Reset</div><div class="t m0 x83 h7 y17b8 ff2 fs4 fc0 sc0 ls0 ws0">Indicates a reset has been caused by a loss of lock in the MCG PLL. See the MCG description for</div><div class="t m0 x83 h7 y17b9 ff2 fs4 fc0 sc0 ls0 ws0">information on the loss-of-clock event.</div><div class="t m0 x83 h7 y17ba ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Reset not caused by a loss of lock in the PLL</div><div class="t m0 x83 h7 y17bb ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Reset caused by a loss of lock in the PLL</div><div class="t m0 x1b h7 y17bc ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Reset memory map and register descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">266<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf10a" data-dest-detail='[266,"XYZ",null,456.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:128.249000px;bottom:539.850000px;width:19.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10a" data-dest-detail='[266,"XYZ",null,363.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:186.499000px;bottom:539.850000px;width:15.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10a" data-dest-detail='[266,"XYZ",null,293.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:235.501000px;bottom:539.850000px;width:28.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10a" data-dest-detail='[266,"XYZ",null,200.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:303.498000px;bottom:539.850000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10a" data-dest-detail='[266,"XYZ",null,174.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:353.495000px;bottom:539.850000px;width:17.010000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10b" data-dest-detail='[267,"XYZ",null,685.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:408.748000px;bottom:539.850000px;width:18.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10b" data-dest-detail='[267,"XYZ",null,592.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:465.247000px;bottom:539.850000px;width:17.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf10b" data-dest-detail='[267,"XYZ",null,511.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:510.497000px;bottom:539.850000px;width:39.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
