
byggern43_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000d8  00800200  00001866  000018fa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001866  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000021  008002d8  008002d8  000019d2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000019d2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001a30  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002f0  00000000  00000000  00001a70  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002b5e  00000000  00000000  00001d60  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001a0e  00000000  00000000  000048be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000029cf  00000000  00000000  000062cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000678  00000000  00000000  00008c9c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00014e76  00000000  00000000  00009314  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001146  00000000  00000000  0001e18a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000230  00000000  00000000  0001f2d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00004e54  00000000  00000000  0001f500  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	b3 c3       	rjmp	.+1894   	; 0x76c <__vector_1>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	dc c5       	rjmp	.+3000   	; 0xc0e <__vector_21>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	e2 c0       	rjmp	.+452    	; 0x23a <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a4 c1       	rjmp	.+840    	; 0x3ca <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	76 c4       	rjmp	.+2284   	; 0x98a <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	e3 04       	cpc	r14, r3
      e6:	35 05       	cpc	r19, r5
      e8:	35 05       	cpc	r19, r5
      ea:	35 05       	cpc	r19, r5
      ec:	35 05       	cpc	r19, r5
      ee:	35 05       	cpc	r19, r5
      f0:	35 05       	cpc	r19, r5
      f2:	35 05       	cpc	r19, r5
      f4:	e3 04       	cpc	r14, r3
      f6:	35 05       	cpc	r19, r5
      f8:	35 05       	cpc	r19, r5
      fa:	35 05       	cpc	r19, r5
      fc:	35 05       	cpc	r19, r5
      fe:	35 05       	cpc	r19, r5
     100:	35 05       	cpc	r19, r5
     102:	35 05       	cpc	r19, r5
     104:	e5 04       	cpc	r14, r5
     106:	35 05       	cpc	r19, r5
     108:	35 05       	cpc	r19, r5
     10a:	35 05       	cpc	r19, r5
     10c:	35 05       	cpc	r19, r5
     10e:	35 05       	cpc	r19, r5
     110:	35 05       	cpc	r19, r5
     112:	35 05       	cpc	r19, r5
     114:	35 05       	cpc	r19, r5
     116:	35 05       	cpc	r19, r5
     118:	35 05       	cpc	r19, r5
     11a:	35 05       	cpc	r19, r5
     11c:	35 05       	cpc	r19, r5
     11e:	35 05       	cpc	r19, r5
     120:	35 05       	cpc	r19, r5
     122:	35 05       	cpc	r19, r5
     124:	e5 04       	cpc	r14, r5
     126:	35 05       	cpc	r19, r5
     128:	35 05       	cpc	r19, r5
     12a:	35 05       	cpc	r19, r5
     12c:	35 05       	cpc	r19, r5
     12e:	35 05       	cpc	r19, r5
     130:	35 05       	cpc	r19, r5
     132:	35 05       	cpc	r19, r5
     134:	35 05       	cpc	r19, r5
     136:	35 05       	cpc	r19, r5
     138:	35 05       	cpc	r19, r5
     13a:	35 05       	cpc	r19, r5
     13c:	35 05       	cpc	r19, r5
     13e:	35 05       	cpc	r19, r5
     140:	35 05       	cpc	r19, r5
     142:	35 05       	cpc	r19, r5
     144:	31 05       	cpc	r19, r1
     146:	35 05       	cpc	r19, r5
     148:	35 05       	cpc	r19, r5
     14a:	35 05       	cpc	r19, r5
     14c:	35 05       	cpc	r19, r5
     14e:	35 05       	cpc	r19, r5
     150:	35 05       	cpc	r19, r5
     152:	35 05       	cpc	r19, r5
     154:	0e 05       	cpc	r16, r14
     156:	35 05       	cpc	r19, r5
     158:	35 05       	cpc	r19, r5
     15a:	35 05       	cpc	r19, r5
     15c:	35 05       	cpc	r19, r5
     15e:	35 05       	cpc	r19, r5
     160:	35 05       	cpc	r19, r5
     162:	35 05       	cpc	r19, r5
     164:	35 05       	cpc	r19, r5
     166:	35 05       	cpc	r19, r5
     168:	35 05       	cpc	r19, r5
     16a:	35 05       	cpc	r19, r5
     16c:	35 05       	cpc	r19, r5
     16e:	35 05       	cpc	r19, r5
     170:	35 05       	cpc	r19, r5
     172:	35 05       	cpc	r19, r5
     174:	02 05       	cpc	r16, r2
     176:	35 05       	cpc	r19, r5
     178:	35 05       	cpc	r19, r5
     17a:	35 05       	cpc	r19, r5
     17c:	35 05       	cpc	r19, r5
     17e:	35 05       	cpc	r19, r5
     180:	35 05       	cpc	r19, r5
     182:	35 05       	cpc	r19, r5
     184:	20 05       	cpc	r18, r0

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 e6       	ldi	r30, 0x66	; 102
     19e:	f8 e1       	ldi	r31, 0x18	; 24
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 3d       	cpi	r26, 0xD8	; 216
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a8 ed       	ldi	r26, 0xD8	; 216
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 3f       	cpi	r26, 0xF9	; 249
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	c4 d4       	rcall	.+2440   	; 0xb4a <main>
     1c2:	0c 94 31 0c 	jmp	0x1862	; 0x1862 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_Init>:
	}
}

uint8_t Get_Game_On(void){
	return game_on;
}
     1c8:	ec e7       	ldi	r30, 0x7C	; 124
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 66       	ori	r24, 0x60	; 96
     1d0:	80 83       	st	Z, r24
     1d2:	ea e7       	ldi	r30, 0x7A	; 122
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	88 68       	ori	r24, 0x88	; 136
     1da:	80 83       	st	Z, r24
     1dc:	eb e7       	ldi	r30, 0x7B	; 123
     1de:	f0 e0       	ldi	r31, 0x00	; 0
     1e0:	80 81       	ld	r24, Z
     1e2:	83 60       	ori	r24, 0x03	; 3
     1e4:	80 83       	st	Z, r24
     1e6:	ee e7       	ldi	r30, 0x7E	; 126
     1e8:	f0 e0       	ldi	r31, 0x00	; 0
     1ea:	80 81       	ld	r24, Z
     1ec:	81 60       	ori	r24, 0x01	; 1
     1ee:	80 83       	st	Z, r24
     1f0:	08 95       	ret

000001f2 <Game_Over>:
     1f2:	cf 93       	push	r28
     1f4:	df 93       	push	r29
     1f6:	cd b7       	in	r28, 0x3d	; 61
     1f8:	de b7       	in	r29, 0x3e	; 62
     1fa:	2a 97       	sbiw	r28, 0x0a	; 10
     1fc:	0f b6       	in	r0, 0x3f	; 63
     1fe:	f8 94       	cli
     200:	de bf       	out	0x3e, r29	; 62
     202:	0f be       	out	0x3f, r0	; 63
     204:	cd bf       	out	0x3d, r28	; 61
     206:	86 34       	cpi	r24, 0x46	; 70
     208:	38 f4       	brcc	.+14     	; 0x218 <Game_Over+0x26>
     20a:	80 e1       	ldi	r24, 0x10	; 16
     20c:	89 83       	std	Y+1, r24	; 0x01
     20e:	10 92 d8 02 	sts	0x02D8, r1	; 0x8002d8 <__data_end>
     212:	ce 01       	movw	r24, r28
     214:	01 96       	adiw	r24, 0x01	; 1
     216:	51 d0       	rcall	.+162    	; 0x2ba <Can_Send_Msg>
     218:	2a 96       	adiw	r28, 0x0a	; 10
     21a:	0f b6       	in	r0, 0x3f	; 63
     21c:	f8 94       	cli
     21e:	de bf       	out	0x3e, r29	; 62
     220:	0f be       	out	0x3f, r0	; 63
     222:	cd bf       	out	0x3d, r28	; 61
     224:	df 91       	pop	r29
     226:	cf 91       	pop	r28
     228:	08 95       	ret

0000022a <Game_Set>:
     22a:	81 30       	cpi	r24, 0x01	; 1
     22c:	19 f4       	brne	.+6      	; 0x234 <Game_Set+0xa>
     22e:	80 93 d8 02 	sts	0x02D8, r24	; 0x8002d8 <__data_end>
     232:	08 95       	ret
     234:	10 92 d8 02 	sts	0x02D8, r1	; 0x8002d8 <__data_end>
     238:	08 95       	ret

0000023a <__vector_29>:

ISR(ADC_vect){
     23a:	1f 92       	push	r1
     23c:	0f 92       	push	r0
     23e:	0f b6       	in	r0, 0x3f	; 63
     240:	0f 92       	push	r0
     242:	11 24       	eor	r1, r1
     244:	0b b6       	in	r0, 0x3b	; 59
     246:	0f 92       	push	r0
     248:	2f 93       	push	r18
     24a:	3f 93       	push	r19
     24c:	4f 93       	push	r20
     24e:	5f 93       	push	r21
     250:	6f 93       	push	r22
     252:	7f 93       	push	r23
     254:	8f 93       	push	r24
     256:	9f 93       	push	r25
     258:	af 93       	push	r26
     25a:	bf 93       	push	r27
     25c:	ef 93       	push	r30
     25e:	ff 93       	push	r31
	uint8_t absorbed_light_intensity = ADCH;
     260:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7c0079>
	//When val is under 70 the LED-Photodiode is line is broken 
	if (game_on == 1)
     264:	90 91 d8 02 	lds	r25, 0x02D8	; 0x8002d8 <__data_end>
     268:	91 30       	cpi	r25, 0x01	; 1
     26a:	09 f4       	brne	.+2      	; 0x26e <__vector_29+0x34>
	{
		Game_Over(absorbed_light_intensity);	
     26c:	c2 df       	rcall	.-124    	; 0x1f2 <Game_Over>
	}

     26e:	ff 91       	pop	r31
     270:	ef 91       	pop	r30
     272:	bf 91       	pop	r27
     274:	af 91       	pop	r26
     276:	9f 91       	pop	r25
     278:	8f 91       	pop	r24
     27a:	7f 91       	pop	r23
     27c:	6f 91       	pop	r22
     27e:	5f 91       	pop	r21
     280:	4f 91       	pop	r20
     282:	3f 91       	pop	r19
     284:	2f 91       	pop	r18
     286:	0f 90       	pop	r0
     288:	0b be       	out	0x3b, r0	; 59
     28a:	0f 90       	pop	r0
     28c:	0f be       	out	0x3f, r0	; 63
     28e:	0f 90       	pop	r0
     290:	1f 90       	pop	r1
     292:	18 95       	reti

00000294 <Can_Init>:
int16_t pos = 0;
uint8_t shoot_solenoid_status = 0;
can_data_t data;

void Can_Init(void){
	Spi_Init();
     294:	d6 d2       	rcall	.+1452   	; 0x842 <Spi_Init>
	Mcp_Reset();
     296:	42 d2       	rcall	.+1156   	; 0x71c <Mcp_Reset>
     298:	40 e8       	ldi	r20, 0x80	; 128
	Mcp_Modify_Bit(MCP_CANCTRL,0xff,MODE_CONFIG);
     29a:	6f ef       	ldi	r22, 0xFF	; 255
     29c:	8f e0       	ldi	r24, 0x0F	; 15
     29e:	43 d2       	rcall	.+1158   	; 0x726 <Mcp_Modify_Bit>
     2a0:	4f ef       	ldi	r20, 0xFF	; 255
	
	Mcp_Modify_Bit(MCP_RXB0CTRL,0x60,0xff);
     2a2:	60 e6       	ldi	r22, 0x60	; 96
     2a4:	80 e6       	ldi	r24, 0x60	; 96
     2a6:	3f d2       	rcall	.+1150   	; 0x726 <Mcp_Modify_Bit>
     2a8:	41 e0       	ldi	r20, 0x01	; 1
	
	Mcp_Modify_Bit(MCP_CANINTE,0x01,0x01);
     2aa:	61 e0       	ldi	r22, 0x01	; 1
     2ac:	8b e2       	ldi	r24, 0x2B	; 43
     2ae:	3b d2       	rcall	.+1142   	; 0x726 <Mcp_Modify_Bit>
     2b0:	40 e0       	ldi	r20, 0x00	; 0
	Mcp_Modify_Bit(MCP_CANCTRL, MODE_MASK,MODE_NORMAL);
     2b2:	60 ee       	ldi	r22, 0xE0	; 224
     2b4:	8f e0       	ldi	r24, 0x0F	; 15
     2b6:	37 c2       	rjmp	.+1134   	; 0x726 <Mcp_Modify_Bit>
     2b8:	08 95       	ret

000002ba <Can_Send_Msg>:
     2ba:	0f 93       	push	r16
     2bc:	1f 93       	push	r17
	

}

void Can_Send_Msg(can_data_t* data){
     2be:	cf 93       	push	r28
     2c0:	8c 01       	movw	r16, r24
	//fetch out MSB amd LSB from the id
	Mcp_Write(MCP_TXB0SIDH,data->id / 0b1000);
     2c2:	fc 01       	movw	r30, r24
     2c4:	60 81       	ld	r22, Z
     2c6:	66 95       	lsr	r22
     2c8:	66 95       	lsr	r22
     2ca:	66 95       	lsr	r22
     2cc:	81 e3       	ldi	r24, 0x31	; 49
     2ce:	17 d2       	rcall	.+1070   	; 0x6fe <Mcp_Write>
	Mcp_Write(MCP_TXB0SIDL,(data->id % 0b1000) << 5);
     2d0:	f8 01       	movw	r30, r16
     2d2:	60 81       	ld	r22, Z
     2d4:	f0 e2       	ldi	r31, 0x20	; 32
     2d6:	6f 9f       	mul	r22, r31
     2d8:	b0 01       	movw	r22, r0
     2da:	11 24       	eor	r1, r1
     2dc:	82 e3       	ldi	r24, 0x32	; 50
     2de:	0f d2       	rcall	.+1054   	; 0x6fe <Mcp_Write>
	
	Mcp_Write(MCP_TXB0DLC,data->length);
     2e0:	f8 01       	movw	r30, r16
     2e2:	61 81       	ldd	r22, Z+1	; 0x01
     2e4:	85 e3       	ldi	r24, 0x35	; 53
     2e6:	0b d2       	rcall	.+1046   	; 0x6fe <Mcp_Write>
	printf("Data with ID is sent %u   \n\r",data->id);
     2e8:	f8 01       	movw	r30, r16
     2ea:	80 81       	ld	r24, Z
     2ec:	1f 92       	push	r1
     2ee:	8f 93       	push	r24
     2f0:	85 e1       	ldi	r24, 0x15	; 21
     2f2:	92 e0       	ldi	r25, 0x02	; 2
     2f4:	9f 93       	push	r25
     2f6:	8f 93       	push	r24
     2f8:	b2 d6       	rcall	.+3428   	; 0x105e <printf>
	for (uint8_t i = 0; i < data->length; i++)
     2fa:	0f 90       	pop	r0
     2fc:	0f 90       	pop	r0
     2fe:	0f 90       	pop	r0
     300:	0f 90       	pop	r0
     302:	f8 01       	movw	r30, r16
     304:	81 81       	ldd	r24, Z+1	; 0x01
     306:	88 23       	and	r24, r24
     308:	69 f0       	breq	.+26     	; 0x324 <Can_Send_Msg+0x6a>
     30a:	c0 e0       	ldi	r28, 0x00	; 0
	{
		Mcp_Write(MCP_TXB0D0+i,data->data[i]);
     30c:	f8 01       	movw	r30, r16
     30e:	ec 0f       	add	r30, r28
     310:	f1 1d       	adc	r31, r1
     312:	62 81       	ldd	r22, Z+2	; 0x02
     314:	86 e3       	ldi	r24, 0x36	; 54
     316:	8c 0f       	add	r24, r28
     318:	f2 d1       	rcall	.+996    	; 0x6fe <Mcp_Write>
	Mcp_Write(MCP_TXB0SIDH,data->id / 0b1000);
	Mcp_Write(MCP_TXB0SIDL,(data->id % 0b1000) << 5);
	
	Mcp_Write(MCP_TXB0DLC,data->length);
	printf("Data with ID is sent %u   \n\r",data->id);
	for (uint8_t i = 0; i < data->length; i++)
     31a:	cf 5f       	subi	r28, 0xFF	; 255
     31c:	f8 01       	movw	r30, r16
     31e:	81 81       	ldd	r24, Z+1	; 0x01
     320:	c8 17       	cp	r28, r24
	{
		Mcp_Write(MCP_TXB0D0+i,data->data[i]);
	}
	
	Mcp_Request_to_Send(0); //1
     322:	a0 f3       	brcs	.-24     	; 0x30c <Can_Send_Msg+0x52>
     324:	80 e0       	ldi	r24, 0x00	; 0
     326:	13 d2       	rcall	.+1062   	; 0x74e <Mcp_Request_to_Send>
}
     328:	cf 91       	pop	r28
     32a:	1f 91       	pop	r17
     32c:	0f 91       	pop	r16
     32e:	08 95       	ret

00000330 <Can_Recieve_Msg>:

void Can_Recieve_Msg(can_data_t* data){
     330:	0f 93       	push	r16
     332:	1f 93       	push	r17
     334:	cf 93       	push	r28
     336:	8c 01       	movw	r16, r24
	//checks if msg arrived
	if (Mcp_Read(MCP_CANINTF) & 0x01){
     338:	8c e2       	ldi	r24, 0x2C	; 44
     33a:	d4 d1       	rcall	.+936    	; 0x6e4 <Mcp_Read>
     33c:	80 ff       	sbrs	r24, 0
     33e:	31 c0       	rjmp	.+98     	; 0x3a2 <Can_Recieve_Msg+0x72>
		
		
		uint8_t idhigh = Mcp_Read(MCP_RXB0SIDH);
     340:	81 e6       	ldi	r24, 0x61	; 97
     342:	d0 d1       	rcall	.+928    	; 0x6e4 <Mcp_Read>
     344:	c8 2f       	mov	r28, r24
		uint8_t idlow = Mcp_Read(MCP_RXB0SIDL);
     346:	82 e6       	ldi	r24, 0x62	; 98
     348:	cd d1       	rcall	.+922    	; 0x6e4 <Mcp_Read>
     34a:	cc 0f       	add	r28, r28
		//organized idhigh as MSB, idlow as LSB
		data->id = (idhigh << 3)|(idlow >> 5);
     34c:	cc 0f       	add	r28, r28
     34e:	cc 0f       	add	r28, r28
     350:	82 95       	swap	r24
     352:	86 95       	lsr	r24
     354:	87 70       	andi	r24, 0x07	; 7
     356:	8c 2b       	or	r24, r28
     358:	f8 01       	movw	r30, r16
     35a:	80 83       	st	Z, r24
     35c:	1f 92       	push	r1
		printf("Data with ID is recieved %u \n\r",data->id);
     35e:	8f 93       	push	r24
     360:	82 e3       	ldi	r24, 0x32	; 50
     362:	92 e0       	ldi	r25, 0x02	; 2
     364:	9f 93       	push	r25
     366:	8f 93       	push	r24
     368:	7a d6       	rcall	.+3316   	; 0x105e <printf>
		data->length = Mcp_Read(MCP_RXB0DLC) & 0x0f;
     36a:	85 e6       	ldi	r24, 0x65	; 101
     36c:	bb d1       	rcall	.+886    	; 0x6e4 <Mcp_Read>
     36e:	8f 70       	andi	r24, 0x0F	; 15
     370:	f8 01       	movw	r30, r16
     372:	81 83       	std	Z+1, r24	; 0x01
     374:	0f 90       	pop	r0
		
		for (uint8_t i = 0; i < data->length; i++)
     376:	0f 90       	pop	r0
     378:	0f 90       	pop	r0
     37a:	0f 90       	pop	r0
     37c:	88 23       	and	r24, r24
     37e:	69 f0       	breq	.+26     	; 0x39a <Can_Recieve_Msg+0x6a>
     380:	c0 e0       	ldi	r28, 0x00	; 0
		{
			data->data[i] = Mcp_Read(MCP_RXB0D0+i);
     382:	86 e6       	ldi	r24, 0x66	; 102
     384:	8c 0f       	add	r24, r28
     386:	ae d1       	rcall	.+860    	; 0x6e4 <Mcp_Read>
     388:	f8 01       	movw	r30, r16
     38a:	ec 0f       	add	r30, r28
     38c:	f1 1d       	adc	r31, r1
     38e:	82 83       	std	Z+2, r24	; 0x02
     390:	cf 5f       	subi	r28, 0xFF	; 255
		//organized idhigh as MSB, idlow as LSB
		data->id = (idhigh << 3)|(idlow >> 5);
		printf("Data with ID is recieved %u \n\r",data->id);
		data->length = Mcp_Read(MCP_RXB0DLC) & 0x0f;
		
		for (uint8_t i = 0; i < data->length; i++)
     392:	f8 01       	movw	r30, r16
     394:	81 81       	ldd	r24, Z+1	; 0x01
     396:	c8 17       	cp	r28, r24
     398:	a0 f3       	brcs	.-24     	; 0x382 <Can_Recieve_Msg+0x52>
		{
			data->data[i] = Mcp_Read(MCP_RXB0D0+i);
		}
		Mcp_Modify_Bit(MCP_CANINTF, 0b01, 0);
     39a:	40 e0       	ldi	r20, 0x00	; 0
     39c:	61 e0       	ldi	r22, 0x01	; 1
     39e:	8c e2       	ldi	r24, 0x2C	; 44
     3a0:	c2 d1       	rcall	.+900    	; 0x726 <Mcp_Modify_Bit>
     3a2:	cf 91       	pop	r28
	}
}
     3a4:	1f 91       	pop	r17
     3a6:	0f 91       	pop	r16
     3a8:	08 95       	ret

000003aa <Can_Handle_Data>:
     3aa:	0a d1       	rcall	.+532    	; 0x5c0 <Encoder_Read_Data>

void Can_Handle_Data(void){

	pos = Encoder_Read_Data();
     3ac:	90 93 dc 02 	sts	0x02DC, r25	; 0x8002dc <pos+0x1>
     3b0:	80 93 db 02 	sts	0x02DB, r24	; 0x8002db <pos>
	Set_Power_and_Direction(Calculate_PID_Power(slider_pos, pos));
     3b4:	bc 01       	movw	r22, r24
     3b6:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <slider_pos>
     3ba:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <slider_pos+0x1>
     3be:	64 d0       	rcall	.+200    	; 0x488 <Calculate_PID_Power>
     3c0:	e5 c0       	rjmp	.+458    	; 0x58c <Set_Power_and_Direction>
     3c2:	08 95       	ret

000003c4 <Get_Shoot_Solenoid_Status>:
}

uint8_t Get_Shoot_Solenoid_Status(void)
{
	return shoot_solenoid_status;
}
     3c4:	80 91 da 02 	lds	r24, 0x02DA	; 0x8002da <shoot_solenoid_status>
     3c8:	08 95       	ret

000003ca <__vector_32>:

uint8_t counter = 0;
ISR(TIMER3_COMPA_vect){
     3ca:	1f 92       	push	r1
     3cc:	0f 92       	push	r0
     3ce:	0f b6       	in	r0, 0x3f	; 63
     3d0:	0f 92       	push	r0
     3d2:	11 24       	eor	r1, r1
     3d4:	0b b6       	in	r0, 0x3b	; 59
     3d6:	0f 92       	push	r0
     3d8:	2f 93       	push	r18
     3da:	3f 93       	push	r19
     3dc:	4f 93       	push	r20
     3de:	5f 93       	push	r21
     3e0:	6f 93       	push	r22
     3e2:	7f 93       	push	r23
     3e4:	8f 93       	push	r24
     3e6:	9f 93       	push	r25
     3e8:	af 93       	push	r26
     3ea:	bf 93       	push	r27
     3ec:	ef 93       	push	r30
     3ee:	ff 93       	push	r31
	Can_Handle_Data();
     3f0:	dc df       	rcall	.-72     	; 0x3aa <Can_Handle_Data>
	
	if (Get_Shot_Recently()){
     3f2:	44 d0       	rcall	.+136    	; 0x47c <Get_Shot_Recently>
     3f4:	88 23       	and	r24, r24
     3f6:	69 f0       	breq	.+26     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     3f8:	80 91 d9 02 	lds	r24, 0x02D9	; 0x8002d9 <counter>
		if (counter > 15) {
     3fc:	80 31       	cpi	r24, 0x10	; 16
     3fe:	20 f0       	brcs	.+8      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
			Set_Shot_Recently(0);
     400:	80 e0       	ldi	r24, 0x00	; 0
     402:	3f d0       	rcall	.+126    	; 0x482 <Set_Shot_Recently>
     404:	10 92 d9 02 	sts	0x02D9, r1	; 0x8002d9 <counter>
			counter = 0;
     408:	80 91 d9 02 	lds	r24, 0x02D9	; 0x8002d9 <counter>
		}
		counter ++;
     40c:	8f 5f       	subi	r24, 0xFF	; 255
     40e:	80 93 d9 02 	sts	0x02D9, r24	; 0x8002d9 <counter>
     412:	ff 91       	pop	r31
	}
}
     414:	ef 91       	pop	r30
     416:	bf 91       	pop	r27
     418:	af 91       	pop	r26
     41a:	9f 91       	pop	r25
     41c:	8f 91       	pop	r24
     41e:	7f 91       	pop	r23
     420:	6f 91       	pop	r22
     422:	5f 91       	pop	r21
     424:	4f 91       	pop	r20
     426:	3f 91       	pop	r19
     428:	2f 91       	pop	r18
     42a:	0f 90       	pop	r0
     42c:	0b be       	out	0x3b, r0	; 59
     42e:	0f 90       	pop	r0
     430:	0f be       	out	0x3f, r0	; 63
     432:	0f 90       	pop	r0
     434:	1f 90       	pop	r1
     436:	18 95       	reti

00000438 <Set_Slide_Pos>:
     438:	90 e0       	ldi	r25, 0x00	; 0
void Set_Slide_Pos(uint8_t pos){
	slider_pos = pos;
     43a:	90 93 07 02 	sts	0x0207, r25	; 0x800207 <slider_pos+0x1>
     43e:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <slider_pos>
     442:	08 95       	ret

00000444 <set_shoot_solenoid_status>:
}
void set_shoot_solenoid_status(uint8_t state){
	shoot_solenoid_status = state;
     444:	80 93 da 02 	sts	0x02DA, r24	; 0x8002da <shoot_solenoid_status>
     448:	08 95       	ret

0000044a <Init_Solenoid>:
#include "include/solenoid.h"

uint8_t shot_recently = 0;

void Init_Solenoid(void){
	DDRE |=(1<<DDE4);
     44a:	6c 9a       	sbi	0x0d, 4	; 13
	PORTE |=(1<<PINE4);
     44c:	74 9a       	sbi	0x0e, 4	; 14
     44e:	08 95       	ret

00000450 <Trigger_Solenoid>:
}

void Trigger_Solenoid(void){
	PORTE &= ~(1 << PINE4);
     450:	74 98       	cbi	0x0e, 4	; 14
     452:	08 95       	ret

00000454 <Disable_Solenoid>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     454:	2f ef       	ldi	r18, 0xFF	; 255
     456:	81 ee       	ldi	r24, 0xE1	; 225
     458:	94 e0       	ldi	r25, 0x04	; 4
     45a:	21 50       	subi	r18, 0x01	; 1
     45c:	80 40       	sbci	r24, 0x00	; 0
     45e:	90 40       	sbci	r25, 0x00	; 0
     460:	e1 f7       	brne	.-8      	; 0x45a <Disable_Solenoid+0x6>
     462:	00 c0       	rjmp	.+0      	; 0x464 <Disable_Solenoid+0x10>
     464:	00 00       	nop

}

void Disable_Solenoid(void){
	_delay_ms(100);
	PORTE |= (1 << PINE4);
     466:	74 9a       	sbi	0x0e, 4	; 14
     468:	8f e3       	ldi	r24, 0x3F	; 63
     46a:	9c e9       	ldi	r25, 0x9C	; 156
     46c:	01 97       	sbiw	r24, 0x01	; 1
     46e:	f1 f7       	brne	.-4      	; 0x46c <Disable_Solenoid+0x18>
     470:	00 c0       	rjmp	.+0      	; 0x472 <Disable_Solenoid+0x1e>
     472:	00 00       	nop
	_delay_ms(10);
	shot_recently = 1;
     474:	81 e0       	ldi	r24, 0x01	; 1
     476:	80 93 dd 02 	sts	0x02DD, r24	; 0x8002dd <shot_recently>
     47a:	08 95       	ret

0000047c <Get_Shot_Recently>:
}

uint8_t Get_Shot_Recently(void){
	return shot_recently;
}
     47c:	80 91 dd 02 	lds	r24, 0x02DD	; 0x8002dd <shot_recently>
     480:	08 95       	ret

00000482 <Set_Shot_Recently>:

void Set_Shot_Recently(uint8_t state){
	shot_recently = state;
     482:	80 93 dd 02 	sts	0x02DD, r24	; 0x8002dd <shot_recently>
     486:	08 95       	ret

00000488 <Calculate_PID_Power>:

uint8_t dummy_difficulty;



int16_t Calculate_PID_Power(int16_t slider_pos, int16_t pos){
     488:	cf 92       	push	r12
     48a:	df 92       	push	r13
     48c:	ef 92       	push	r14
     48e:	ff 92       	push	r15
     490:	cf 93       	push	r28
     492:	df 93       	push	r29
     494:	6c 01       	movw	r12, r24
     496:	7b 01       	movw	r14, r22
	

	//scales the regulator according to the resolution provided by the encoder
	int16_t difference = abs(Read_Max_Left_Pos() - Read_Max_Right_Pos());
     498:	1b d1       	rcall	.+566    	; 0x6d0 <Read_Max_Left_Pos>
     49a:	ec 01       	movw	r28, r24
     49c:	1e d1       	rcall	.+572    	; 0x6da <Read_Max_Right_Pos>
	int16_t scaled_slider_ref = (difference/255)*slider_pos;
	int16_t error = 0;
	
	//calculates error and checks if the regulator is inside the error margin
	if (abs(scaled_slider_ref - pos)<50){
     49e:	9e 01       	movw	r18, r28
     4a0:	28 1b       	sub	r18, r24
     4a2:	39 0b       	sbc	r19, r25
     4a4:	c9 01       	movw	r24, r18
     4a6:	99 23       	and	r25, r25
     4a8:	24 f4       	brge	.+8      	; 0x4b2 <Calculate_PID_Power+0x2a>
     4aa:	88 27       	eor	r24, r24
     4ac:	99 27       	eor	r25, r25
     4ae:	82 1b       	sub	r24, r18
     4b0:	93 0b       	sbc	r25, r19
     4b2:	6f ef       	ldi	r22, 0xFF	; 255
     4b4:	70 e0       	ldi	r23, 0x00	; 0
     4b6:	4b d5       	rcall	.+2710   	; 0xf4e <__divmodhi4>
     4b8:	6c 9d       	mul	r22, r12
     4ba:	e0 01       	movw	r28, r0
     4bc:	6d 9d       	mul	r22, r13
     4be:	d0 0d       	add	r29, r0
     4c0:	7c 9d       	mul	r23, r12
     4c2:	d0 0d       	add	r29, r0
     4c4:	11 24       	eor	r1, r1
     4c6:	ce 19       	sub	r28, r14
     4c8:	df 09       	sbc	r29, r15
     4ca:	ce 01       	movw	r24, r28
     4cc:	c1 96       	adiw	r24, 0x31	; 49
     4ce:	83 36       	cpi	r24, 0x63	; 99
     4d0:	91 05       	cpc	r25, r1
     4d2:	58 f4       	brcc	.+22     	; 0x4ea <Calculate_PID_Power+0x62>
		error = 0;
		integral = 0;
     4d4:	10 92 de 02 	sts	0x02DE, r1	; 0x8002de <integral>
     4d8:	10 92 df 02 	sts	0x02DF, r1	; 0x8002df <integral+0x1>
     4dc:	10 92 e0 02 	sts	0x02E0, r1	; 0x8002e0 <integral+0x2>
     4e0:	10 92 e1 02 	sts	0x02E1, r1	; 0x8002e1 <integral+0x3>
	int16_t scaled_slider_ref = (difference/255)*slider_pos;
	int16_t error = 0;
	
	//calculates error and checks if the regulator is inside the error margin
	if (abs(scaled_slider_ref - pos)<50){
		error = 0;
     4e4:	c0 e0       	ldi	r28, 0x00	; 0
     4e6:	d0 e0       	ldi	r29, 0x00	; 0
     4e8:	22 c0       	rjmp	.+68     	; 0x52e <Calculate_PID_Power+0xa6>
		integral = 0;
		}else{
		error = scaled_slider_ref - pos;
		integral = integral + error*dt;
     4ea:	be 01       	movw	r22, r28
     4ec:	0d 2e       	mov	r0, r29
     4ee:	00 0c       	add	r0, r0
     4f0:	88 0b       	sbc	r24, r24
     4f2:	99 0b       	sbc	r25, r25
     4f4:	3d d4       	rcall	.+2170   	; 0xd70 <__floatsisf>
     4f6:	20 91 10 02 	lds	r18, 0x0210	; 0x800210 <dt>
     4fa:	30 91 11 02 	lds	r19, 0x0211	; 0x800211 <dt+0x1>
     4fe:	40 91 12 02 	lds	r20, 0x0212	; 0x800212 <dt+0x2>
     502:	50 91 13 02 	lds	r21, 0x0213	; 0x800213 <dt+0x3>
     506:	c0 d4       	rcall	.+2432   	; 0xe88 <__mulsf3>
     508:	9b 01       	movw	r18, r22
     50a:	ac 01       	movw	r20, r24
     50c:	60 91 de 02 	lds	r22, 0x02DE	; 0x8002de <integral>
     510:	70 91 df 02 	lds	r23, 0x02DF	; 0x8002df <integral+0x1>
     514:	80 91 e0 02 	lds	r24, 0x02E0	; 0x8002e0 <integral+0x2>
     518:	90 91 e1 02 	lds	r25, 0x02E1	; 0x8002e1 <integral+0x3>
     51c:	92 d3       	rcall	.+1828   	; 0xc42 <__addsf3>
     51e:	60 93 de 02 	sts	0x02DE, r22	; 0x8002de <integral>
     522:	70 93 df 02 	sts	0x02DF, r23	; 0x8002df <integral+0x1>
     526:	80 93 e0 02 	sts	0x02E0, r24	; 0x8002e0 <integral+0x2>
     52a:	90 93 e1 02 	sts	0x02E1, r25	; 0x8002e1 <integral+0x3>
	}
	
	
	
	int16_t power_signed = Kp*error + Ki*integral;
	return power_signed;
     52e:	20 91 de 02 	lds	r18, 0x02DE	; 0x8002de <integral>
     532:	30 91 df 02 	lds	r19, 0x02DF	; 0x8002df <integral+0x1>
     536:	40 91 e0 02 	lds	r20, 0x02E0	; 0x8002e0 <integral+0x2>
     53a:	50 91 e1 02 	lds	r21, 0x02E1	; 0x8002e1 <integral+0x3>
     53e:	60 91 08 02 	lds	r22, 0x0208	; 0x800208 <Ki>
     542:	70 91 09 02 	lds	r23, 0x0209	; 0x800209 <Ki+0x1>
     546:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <Ki+0x2>
     54a:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <Ki+0x3>
     54e:	9c d4       	rcall	.+2360   	; 0xe88 <__mulsf3>
     550:	6b 01       	movw	r12, r22
     552:	7c 01       	movw	r14, r24
     554:	be 01       	movw	r22, r28
     556:	dd 0f       	add	r29, r29
     558:	88 0b       	sbc	r24, r24
     55a:	99 0b       	sbc	r25, r25
     55c:	09 d4       	rcall	.+2066   	; 0xd70 <__floatsisf>
     55e:	20 91 0c 02 	lds	r18, 0x020C	; 0x80020c <Kp>
     562:	30 91 0d 02 	lds	r19, 0x020D	; 0x80020d <Kp+0x1>
     566:	40 91 0e 02 	lds	r20, 0x020E	; 0x80020e <Kp+0x2>
     56a:	50 91 0f 02 	lds	r21, 0x020F	; 0x80020f <Kp+0x3>
     56e:	8c d4       	rcall	.+2328   	; 0xe88 <__mulsf3>
     570:	9b 01       	movw	r18, r22
     572:	ac 01       	movw	r20, r24
     574:	c7 01       	movw	r24, r14
     576:	b6 01       	movw	r22, r12
     578:	64 d3       	rcall	.+1736   	; 0xc42 <__addsf3>
     57a:	c7 d3       	rcall	.+1934   	; 0xd0a <__fixsfsi>
}
     57c:	cb 01       	movw	r24, r22
     57e:	df 91       	pop	r29
     580:	cf 91       	pop	r28
     582:	ff 90       	pop	r15
     584:	ef 90       	pop	r14
     586:	df 90       	pop	r13
     588:	cf 90       	pop	r12
     58a:	08 95       	ret

0000058c <Set_Power_and_Direction>:

void Set_Power_and_Direction(int16_t power_signed){
	
	uint16_t power= 0;
	//decides power and direction, sets saturation for power
	if (power_signed > 0){
     58c:	18 16       	cp	r1, r24
     58e:	19 06       	cpc	r1, r25
     590:	4c f4       	brge	.+18     	; 0x5a4 <Set_Power_and_Direction+0x18>
		if(power_signed < 150){
     592:	86 39       	cpi	r24, 0x96	; 150
     594:	91 05       	cpc	r25, r1
     596:	14 f4       	brge	.+4      	; 0x59c <Set_Power_and_Direction+0x10>
			power = power_signed;
     598:	68 2f       	mov	r22, r24
     59a:	01 c0       	rjmp	.+2      	; 0x59e <Set_Power_and_Direction+0x12>
			}else{
			power = 150;
     59c:	66 e9       	ldi	r22, 0x96	; 150
		}
		Motor_Direction(LEFT,power);
     59e:	80 e0       	ldi	r24, 0x00	; 0
     5a0:	36 c1       	rjmp	.+620    	; 0x80e <Motor_Direction>
     5a2:	08 95       	ret
		}else{
		if(power_signed > -150){
     5a4:	8b 36       	cpi	r24, 0x6B	; 107
     5a6:	2f ef       	ldi	r18, 0xFF	; 255
     5a8:	92 07       	cpc	r25, r18
     5aa:	2c f0       	brlt	.+10     	; 0x5b6 <Set_Power_and_Direction+0x2a>
			power = -power_signed;
     5ac:	66 27       	eor	r22, r22
     5ae:	77 27       	eor	r23, r23
     5b0:	68 1b       	sub	r22, r24
     5b2:	79 0b       	sbc	r23, r25
     5b4:	02 c0       	rjmp	.+4      	; 0x5ba <Set_Power_and_Direction+0x2e>
			}else{
			power = 150;
     5b6:	66 e9       	ldi	r22, 0x96	; 150
     5b8:	70 e0       	ldi	r23, 0x00	; 0
		}
		Motor_Direction(RIGHT,power);
     5ba:	81 e0       	ldi	r24, 0x01	; 1
     5bc:	28 c1       	rjmp	.+592    	; 0x80e <Motor_Direction>
     5be:	08 95       	ret

000005c0 <Encoder_Read_Data>:

int16_t Encoder_Read_Data(void){
	int16_t result = 0;
	uint8_t low = 0;
	uint8_t high = 0;
	PORTH &= ~((1 << PINH5) | (1 << PINH3));
     5c0:	e2 e0       	ldi	r30, 0x02	; 2
     5c2:	f1 e0       	ldi	r31, 0x01	; 1
     5c4:	80 81       	ld	r24, Z
     5c6:	87 7d       	andi	r24, 0xD7	; 215
     5c8:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ca:	8f ee       	ldi	r24, 0xEF	; 239
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	01 97       	sbiw	r24, 0x01	; 1
     5d0:	f1 f7       	brne	.-4      	; 0x5ce <Encoder_Read_Data+0xe>
     5d2:	00 c0       	rjmp	.+0      	; 0x5d4 <Encoder_Read_Data+0x14>
     5d4:	00 00       	nop
	_delay_us(60);
	high |= (PINK);
     5d6:	a6 e0       	ldi	r26, 0x06	; 6
     5d8:	b1 e0       	ldi	r27, 0x01	; 1
     5da:	2c 91       	ld	r18, X
	PORTH |= (1 << PINH3);
     5dc:	80 81       	ld	r24, Z
     5de:	88 60       	ori	r24, 0x08	; 8
     5e0:	80 83       	st	Z, r24
     5e2:	8f ee       	ldi	r24, 0xEF	; 239
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	01 97       	sbiw	r24, 0x01	; 1
     5e8:	f1 f7       	brne	.-4      	; 0x5e6 <Encoder_Read_Data+0x26>
     5ea:	00 c0       	rjmp	.+0      	; 0x5ec <Encoder_Read_Data+0x2c>
     5ec:	00 00       	nop
	_delay_us(60);
	low |= PINK;
     5ee:	8c 91       	ld	r24, X
	PORTH |=  (1 << PINH5);
     5f0:	90 81       	ld	r25, Z
     5f2:	90 62       	ori	r25, 0x20	; 32
     5f4:	90 83       	st	Z, r25
	result = (int16_t)((high << 8) | low);
	return result;
     5f6:	90 e0       	ldi	r25, 0x00	; 0
}
     5f8:	92 2b       	or	r25, r18
     5fa:	08 95       	ret

000005fc <Encoder_Calibrate>:

void Encoder_Calibrate(void){
     5fc:	cf 93       	push	r28
     5fe:	df 93       	push	r29
	//calibrates encoder in order to make the PI-regulator
	TCCR3B &= ~((1 << CS02)|(1 << CS30));
     600:	c1 e9       	ldi	r28, 0x91	; 145
     602:	d0 e0       	ldi	r29, 0x00	; 0
     604:	88 81       	ld	r24, Y
     606:	8a 7f       	andi	r24, 0xFA	; 250
     608:	88 83       	st	Y, r24
	Motor_Direction(RIGHT, 100);
     60a:	64 e6       	ldi	r22, 0x64	; 100
     60c:	81 e0       	ldi	r24, 0x01	; 1
     60e:	ff d0       	rcall	.+510    	; 0x80e <Motor_Direction>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     610:	2f ef       	ldi	r18, 0xFF	; 255
     612:	83 ed       	ldi	r24, 0xD3	; 211
     614:	90 e3       	ldi	r25, 0x30	; 48
     616:	21 50       	subi	r18, 0x01	; 1
     618:	80 40       	sbci	r24, 0x00	; 0
     61a:	90 40       	sbci	r25, 0x00	; 0
     61c:	e1 f7       	brne	.-8      	; 0x616 <Encoder_Calibrate+0x1a>
     61e:	00 c0       	rjmp	.+0      	; 0x620 <Encoder_Calibrate+0x24>
     620:	00 00       	nop
	_delay_ms(1000);
	Motor_Direction(LEFT, 90);
     622:	6a e5       	ldi	r22, 0x5A	; 90
     624:	80 e0       	ldi	r24, 0x00	; 0
     626:	f3 d0       	rcall	.+486    	; 0x80e <Motor_Direction>
     628:	2f ef       	ldi	r18, 0xFF	; 255
     62a:	83 ed       	ldi	r24, 0xD3	; 211
     62c:	90 e3       	ldi	r25, 0x30	; 48
     62e:	21 50       	subi	r18, 0x01	; 1
     630:	80 40       	sbci	r24, 0x00	; 0
     632:	90 40       	sbci	r25, 0x00	; 0
     634:	e1 f7       	brne	.-8      	; 0x62e <Encoder_Calibrate+0x32>
     636:	00 c0       	rjmp	.+0      	; 0x638 <Encoder_Calibrate+0x3c>
     638:	00 00       	nop
	_delay_ms(1000);
	Motor_Direction(STOP,0);
     63a:	60 e0       	ldi	r22, 0x00	; 0
     63c:	82 e0       	ldi	r24, 0x02	; 2
     63e:	e7 d0       	rcall	.+462    	; 0x80e <Motor_Direction>
     640:	2f ef       	ldi	r18, 0xFF	; 255
     642:	81 ee       	ldi	r24, 0xE1	; 225
     644:	94 e0       	ldi	r25, 0x04	; 4
     646:	21 50       	subi	r18, 0x01	; 1
     648:	80 40       	sbci	r24, 0x00	; 0
     64a:	90 40       	sbci	r25, 0x00	; 0
     64c:	e1 f7       	brne	.-8      	; 0x646 <Encoder_Calibrate+0x4a>
     64e:	00 c0       	rjmp	.+0      	; 0x650 <Encoder_Calibrate+0x54>
	_delay_ms(100);
	max_left_pos = Encoder_Read_Data();
     650:	00 00       	nop
     652:	b6 df       	rcall	.-148    	; 0x5c0 <Encoder_Read_Data>
     654:	90 93 e5 02 	sts	0x02E5, r25	; 0x8002e5 <max_left_pos+0x1>
     658:	80 93 e4 02 	sts	0x02E4, r24	; 0x8002e4 <max_left_pos>
	Motor_Direction(RIGHT, 100);
     65c:	64 e6       	ldi	r22, 0x64	; 100
     65e:	81 e0       	ldi	r24, 0x01	; 1
     660:	d6 d0       	rcall	.+428    	; 0x80e <Motor_Direction>
     662:	2f ef       	ldi	r18, 0xFF	; 255
     664:	83 ed       	ldi	r24, 0xD3	; 211
     666:	90 e3       	ldi	r25, 0x30	; 48
     668:	21 50       	subi	r18, 0x01	; 1
     66a:	80 40       	sbci	r24, 0x00	; 0
     66c:	90 40       	sbci	r25, 0x00	; 0
     66e:	e1 f7       	brne	.-8      	; 0x668 <Encoder_Calibrate+0x6c>
     670:	00 c0       	rjmp	.+0      	; 0x672 <Encoder_Calibrate+0x76>
	_delay_ms(1000);
	Motor_Direction(STOP,0);
     672:	00 00       	nop
     674:	60 e0       	ldi	r22, 0x00	; 0
     676:	82 e0       	ldi	r24, 0x02	; 2
     678:	ca d0       	rcall	.+404    	; 0x80e <Motor_Direction>
     67a:	2f ef       	ldi	r18, 0xFF	; 255
     67c:	81 ee       	ldi	r24, 0xE1	; 225
     67e:	94 e0       	ldi	r25, 0x04	; 4
     680:	21 50       	subi	r18, 0x01	; 1
     682:	80 40       	sbci	r24, 0x00	; 0
     684:	90 40       	sbci	r25, 0x00	; 0
     686:	e1 f7       	brne	.-8      	; 0x680 <Encoder_Calibrate+0x84>
     688:	00 c0       	rjmp	.+0      	; 0x68a <Encoder_Calibrate+0x8e>
	_delay_ms(100);
	max_right_pos = Encoder_Read_Data();
     68a:	00 00       	nop
     68c:	99 df       	rcall	.-206    	; 0x5c0 <Encoder_Read_Data>
     68e:	90 93 e3 02 	sts	0x02E3, r25	; 0x8002e3 <max_right_pos+0x1>
     692:	80 93 e2 02 	sts	0x02E2, r24	; 0x8002e2 <max_right_pos>
	TCCR3B |= (1 << CS02)|(1 << CS30);
     696:	88 81       	ld	r24, Y
     698:	85 60       	ori	r24, 0x05	; 5
     69a:	88 83       	st	Y, r24
	printf("\n\n\rcalibration done, max left value: %i, max right value: %i\n\r",max_left_pos,max_right_pos);
     69c:	80 91 e3 02 	lds	r24, 0x02E3	; 0x8002e3 <max_right_pos+0x1>
     6a0:	8f 93       	push	r24
     6a2:	80 91 e2 02 	lds	r24, 0x02E2	; 0x8002e2 <max_right_pos>
     6a6:	8f 93       	push	r24
     6a8:	80 91 e5 02 	lds	r24, 0x02E5	; 0x8002e5 <max_left_pos+0x1>
     6ac:	8f 93       	push	r24
     6ae:	80 91 e4 02 	lds	r24, 0x02E4	; 0x8002e4 <max_left_pos>
     6b2:	8f 93       	push	r24
     6b4:	81 e5       	ldi	r24, 0x51	; 81
     6b6:	92 e0       	ldi	r25, 0x02	; 2
     6b8:	9f 93       	push	r25
     6ba:	8f 93       	push	r24
     6bc:	d0 d4       	rcall	.+2464   	; 0x105e <printf>
}
     6be:	0f 90       	pop	r0
     6c0:	0f 90       	pop	r0
     6c2:	0f 90       	pop	r0
     6c4:	0f 90       	pop	r0
     6c6:	0f 90       	pop	r0
     6c8:	0f 90       	pop	r0
     6ca:	df 91       	pop	r29
     6cc:	cf 91       	pop	r28
     6ce:	08 95       	ret

000006d0 <Read_Max_Left_Pos>:

int16_t Read_Max_Left_Pos(void){
	return max_left_pos;
}
     6d0:	80 91 e4 02 	lds	r24, 0x02E4	; 0x8002e4 <max_left_pos>
     6d4:	90 91 e5 02 	lds	r25, 0x02E5	; 0x8002e5 <max_left_pos+0x1>
     6d8:	08 95       	ret

000006da <Read_Max_Right_Pos>:
int16_t Read_Max_Right_Pos(void){
	return max_right_pos;
     6da:	80 91 e2 02 	lds	r24, 0x02E2	; 0x8002e2 <max_right_pos>
     6de:	90 91 e3 02 	lds	r25, 0x02E3	; 0x8002e3 <max_right_pos+0x1>
     6e2:	08 95       	ret

000006e4 <Mcp_Read>:
#include "include/MCP2515.h"
#include "include/spi.h"
#include <avr/interrupt.h>
#include <avr/io.h>

uint8_t Mcp_Read(uint8_t addr){
     6e4:	cf 93       	push	r28
     6e6:	c8 2f       	mov	r28, r24
	uint8_t result;
	
	Slave_Enable();
     6e8:	c0 d0       	rcall	.+384    	; 0x86a <Slave_Enable>
	
	Spi_Write(MCP_READ);
     6ea:	83 e0       	ldi	r24, 0x03	; 3
     6ec:	b2 d0       	rcall	.+356    	; 0x852 <Spi_Write>
	Spi_Write(addr);
     6ee:	8c 2f       	mov	r24, r28
     6f0:	b0 d0       	rcall	.+352    	; 0x852 <Spi_Write>
	result = Spi_Read();
     6f2:	b4 d0       	rcall	.+360    	; 0x85c <Spi_Read>
     6f4:	c8 2f       	mov	r28, r24
     6f6:	bb d0       	rcall	.+374    	; 0x86e <Slave_Deselect>
	
	Slave_Deselect();
     6f8:	8c 2f       	mov	r24, r28
     6fa:	cf 91       	pop	r28
	return result;
}
     6fc:	08 95       	ret

000006fe <Mcp_Write>:
     6fe:	cf 93       	push	r28
     700:	df 93       	push	r29

void Mcp_Write(uint8_t addr, uint8_t data){
     702:	d8 2f       	mov	r29, r24
     704:	c6 2f       	mov	r28, r22
	Slave_Enable();
     706:	b1 d0       	rcall	.+354    	; 0x86a <Slave_Enable>
	Spi_Write(MCP_WRITE);
     708:	82 e0       	ldi	r24, 0x02	; 2
     70a:	a3 d0       	rcall	.+326    	; 0x852 <Spi_Write>
	Spi_Write(addr);
     70c:	8d 2f       	mov	r24, r29
     70e:	a1 d0       	rcall	.+322    	; 0x852 <Spi_Write>
	Spi_Write(data);
     710:	8c 2f       	mov	r24, r28
     712:	9f d0       	rcall	.+318    	; 0x852 <Spi_Write>
     714:	ac d0       	rcall	.+344    	; 0x86e <Slave_Deselect>
	Slave_Deselect();
     716:	df 91       	pop	r29
     718:	cf 91       	pop	r28
}
     71a:	08 95       	ret

0000071c <Mcp_Reset>:
     71c:	a6 d0       	rcall	.+332    	; 0x86a <Slave_Enable>
     71e:	80 ec       	ldi	r24, 0xC0	; 192

void Mcp_Reset(void){
	Slave_Enable();
	Spi_Write(MCP_RESET);
	Slave_Deselect();
     720:	98 d0       	rcall	.+304    	; 0x852 <Spi_Write>
     722:	a5 c0       	rjmp	.+330    	; 0x86e <Slave_Deselect>
     724:	08 95       	ret

00000726 <Mcp_Modify_Bit>:
}

void Mcp_Modify_Bit(uint8_t addr, uint8_t mask, uint8_t data){
     726:	1f 93       	push	r17
     728:	cf 93       	push	r28
     72a:	df 93       	push	r29
     72c:	18 2f       	mov	r17, r24
     72e:	d6 2f       	mov	r29, r22
     730:	c4 2f       	mov	r28, r20
	//Function to modify ONE specific bit in an adress
	Slave_Enable();
     732:	9b d0       	rcall	.+310    	; 0x86a <Slave_Enable>
	Spi_Write(MCP_BITMOD);
     734:	85 e0       	ldi	r24, 0x05	; 5
     736:	8d d0       	rcall	.+282    	; 0x852 <Spi_Write>
	Spi_Write(addr);
     738:	81 2f       	mov	r24, r17
     73a:	8b d0       	rcall	.+278    	; 0x852 <Spi_Write>
	Spi_Write(mask);
     73c:	8d 2f       	mov	r24, r29
	Spi_Write(data);
     73e:	89 d0       	rcall	.+274    	; 0x852 <Spi_Write>
     740:	8c 2f       	mov	r24, r28
     742:	87 d0       	rcall	.+270    	; 0x852 <Spi_Write>
	Slave_Deselect();
     744:	94 d0       	rcall	.+296    	; 0x86e <Slave_Deselect>
     746:	df 91       	pop	r29
}
     748:	cf 91       	pop	r28
     74a:	1f 91       	pop	r17
     74c:	08 95       	ret

0000074e <Mcp_Request_to_Send>:
     74e:	cf 93       	push	r28

void Mcp_Request_to_Send(uint8_t buffer){
     750:	c8 2f       	mov	r28, r24
	Slave_Enable();
     752:	8b d0       	rcall	.+278    	; 0x86a <Slave_Enable>
	Spi_Write(0x80 | (1<< buffer));
     754:	81 e0       	ldi	r24, 0x01	; 1
     756:	90 e0       	ldi	r25, 0x00	; 0
     758:	02 c0       	rjmp	.+4      	; 0x75e <Mcp_Request_to_Send+0x10>
     75a:	88 0f       	add	r24, r24
     75c:	99 1f       	adc	r25, r25
     75e:	ca 95       	dec	r28
     760:	e2 f7       	brpl	.-8      	; 0x75a <Mcp_Request_to_Send+0xc>
     762:	80 68       	ori	r24, 0x80	; 128
	Slave_Deselect();
     764:	76 d0       	rcall	.+236    	; 0x852 <Spi_Write>
     766:	83 d0       	rcall	.+262    	; 0x86e <Slave_Deselect>
}
     768:	cf 91       	pop	r28
     76a:	08 95       	ret

0000076c <__vector_1>:



ISR(INT0_vect){
     76c:	1f 92       	push	r1
     76e:	0f 92       	push	r0
     770:	0f b6       	in	r0, 0x3f	; 63
     772:	0f 92       	push	r0
     774:	11 24       	eor	r1, r1
}
     776:	0f 90       	pop	r0
     778:	0f be       	out	0x3f, r0	; 63
     77a:	0f 90       	pop	r0
     77c:	1f 90       	pop	r1
     77e:	18 95       	reti

00000780 <Motor_Reset>:
}



void Motor_Reset(void){
	PORTH &= ~(1 << PINH6);
     780:	e2 e0       	ldi	r30, 0x02	; 2
     782:	f1 e0       	ldi	r31, 0x01	; 1
     784:	80 81       	ld	r24, Z
     786:	8f 7b       	andi	r24, 0xBF	; 191
     788:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     78a:	8f e1       	ldi	r24, 0x1F	; 31
     78c:	93 e0       	ldi	r25, 0x03	; 3
     78e:	01 97       	sbiw	r24, 0x01	; 1
     790:	f1 f7       	brne	.-4      	; 0x78e <Motor_Reset+0xe>
     792:	00 c0       	rjmp	.+0      	; 0x794 <Motor_Reset+0x14>
     794:	00 00       	nop
	_delay_us(200);
	PORTH |= (1 << PINH6);
     796:	80 81       	ld	r24, Z
     798:	80 64       	ori	r24, 0x40	; 64
     79a:	80 83       	st	Z, r24
     79c:	08 95       	ret

0000079e <Motor_Init>:
#include <util/delay.h>
#include <stdio.h>
#include <avr/io.h>

void Motor_Init(void){
	DDRH |= (1 << DDH1)| (1 << DDH4)| (1 << DDH5) |(1 << DDH6) | (1 << DDH3) ;
     79e:	e1 e0       	ldi	r30, 0x01	; 1
     7a0:	f1 e0       	ldi	r31, 0x01	; 1
     7a2:	80 81       	ld	r24, Z
     7a4:	8a 67       	ori	r24, 0x7A	; 122
     7a6:	80 83       	st	Z, r24
	PORTH |= (1 << PINH4);
     7a8:	e2 e0       	ldi	r30, 0x02	; 2
     7aa:	f1 e0       	ldi	r31, 0x01	; 1
     7ac:	80 81       	ld	r24, Z
     7ae:	80 61       	ori	r24, 0x10	; 16
     7b0:	80 83       	st	Z, r24
	DDRD |= ((1 << DDD0) | (1 << DDD1));
     7b2:	8a b1       	in	r24, 0x0a	; 10
     7b4:	83 60       	ori	r24, 0x03	; 3
     7b6:	8a b9       	out	0x0a, r24	; 10
	Motor_Reset();
     7b8:	e3 df       	rcall	.-58     	; 0x780 <Motor_Reset>
	DDRK = 0x00;
     7ba:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <__TEXT_REGION_LENGTH__+0x7c0107>
	TWI_Master_Initialise();
     7be:	b7 c0       	rjmp	.+366    	; 0x92e <TWI_Master_Initialise>
     7c0:	08 95       	ret

000007c2 <DAC_Send>:
		DAC_Send(0);
	}
}


void DAC_Send(uint8_t data) {
     7c2:	cf 93       	push	r28
     7c4:	df 93       	push	r29
     7c6:	00 d0       	rcall	.+0      	; 0x7c8 <DAC_Send+0x6>
     7c8:	cd b7       	in	r28, 0x3d	; 61
     7ca:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01011110;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     7cc:	9e e5       	ldi	r25, 0x5E	; 94
     7ce:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     7d0:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     7d2:	8b 83       	std	Y+3, r24	; 0x03
	
	uint8_t a = TWI_Start_Transceiver_With_Data(message, 3);
     7d4:	63 e0       	ldi	r22, 0x03	; 3
     7d6:	ce 01       	movw	r24, r28
     7d8:	01 96       	adiw	r24, 0x01	; 1
     7da:	b3 d0       	rcall	.+358    	; 0x942 <TWI_Start_Transceiver_With_Data>
     7dc:	e7 ec       	ldi	r30, 0xC7	; 199
     7de:	f0 e0       	ldi	r31, 0x00	; 0
     7e0:	31 97       	sbiw	r30, 0x01	; 1
     7e2:	f1 f7       	brne	.-4      	; 0x7e0 <DAC_Send+0x1e>
     7e4:	00 c0       	rjmp	.+0      	; 0x7e6 <DAC_Send+0x24>
     7e6:	00 00       	nop
	_delay_us(50);
	if (a != 0xf8)
     7e8:	88 3f       	cpi	r24, 0xF8	; 248
     7ea:	59 f0       	breq	.+22     	; 0x802 <DAC_Send+0x40>
	{
		printf("err = 0x%x\n\r",a);
     7ec:	1f 92       	push	r1
     7ee:	8f 93       	push	r24
     7f0:	80 e9       	ldi	r24, 0x90	; 144
     7f2:	92 e0       	ldi	r25, 0x02	; 2
     7f4:	9f 93       	push	r25
     7f6:	8f 93       	push	r24
     7f8:	32 d4       	rcall	.+2148   	; 0x105e <printf>
     7fa:	0f 90       	pop	r0
     7fc:	0f 90       	pop	r0
     7fe:	0f 90       	pop	r0
     800:	0f 90       	pop	r0
	}
     802:	0f 90       	pop	r0
     804:	0f 90       	pop	r0
     806:	0f 90       	pop	r0
     808:	df 91       	pop	r29
     80a:	cf 91       	pop	r28
     80c:	08 95       	ret

0000080e <Motor_Direction>:
	_delay_us(200);
	PORTH |= (1 << PINH6);
}

void Motor_Direction(uint8_t dir,uint8_t speed)
{
     80e:	65 36       	cpi	r22, 0x65	; 101
     810:	08 f0       	brcs	.+2      	; 0x814 <Motor_Direction+0x6>
     812:	64 e6       	ldi	r22, 0x64	; 100
	if (speed > 100)
	{
		speed = 100;
	}
	if(dir == LEFT){
     814:	81 11       	cpse	r24, r1
     816:	08 c0       	rjmp	.+16     	; 0x828 <Motor_Direction+0x1a>
		PORTH &= ~(1 << PINH1);
     818:	e2 e0       	ldi	r30, 0x02	; 2
     81a:	f1 e0       	ldi	r31, 0x01	; 1
     81c:	80 81       	ld	r24, Z
     81e:	8d 7f       	andi	r24, 0xFD	; 253
     820:	80 83       	st	Z, r24
		DAC_Send(speed);
     822:	86 2f       	mov	r24, r22
     824:	ce cf       	rjmp	.-100    	; 0x7c2 <DAC_Send>
     826:	08 95       	ret
	}
	else if(dir == RIGHT){
     828:	81 30       	cpi	r24, 0x01	; 1
     82a:	41 f4       	brne	.+16     	; 0x83c <Motor_Direction+0x2e>
		PORTH |= (1 << PINH1);
     82c:	e2 e0       	ldi	r30, 0x02	; 2
     82e:	f1 e0       	ldi	r31, 0x01	; 1
     830:	80 81       	ld	r24, Z
     832:	82 60       	ori	r24, 0x02	; 2
     834:	80 83       	st	Z, r24
		DAC_Send(speed);
     836:	86 2f       	mov	r24, r22
     838:	c4 cf       	rjmp	.-120    	; 0x7c2 <DAC_Send>
     83a:	08 95       	ret
	}else{
		DAC_Send(0);
     83c:	80 e0       	ldi	r24, 0x00	; 0
     83e:	c1 cf       	rjmp	.-126    	; 0x7c2 <DAC_Send>
     840:	08 95       	ret

00000842 <Spi_Init>:
#include <avr/io.h>
#include <stdio.h>
#include "include/spi.h"

void Spi_Init(void){
	DDRB |= (1 << PINB0)|(1 << PINB7)|(1 << PINB2)|(1 << PINB1); // setting ss, mosi and sck as output
     842:	84 b1       	in	r24, 0x04	; 4
     844:	87 68       	ori	r24, 0x87	; 135
     846:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1 << PINB3);	// setting miso as input
     848:	23 98       	cbi	0x04, 3	; 4
	SPCR |= (1<<SPE)|(1<<MSTR)|(1 << SPR0); // enable SPI and selectiong master mode
     84a:	8c b5       	in	r24, 0x2c	; 44
     84c:	81 65       	ori	r24, 0x51	; 81
     84e:	8c bd       	out	0x2c, r24	; 44
     850:	08 95       	ret

00000852 <Spi_Write>:
}
	
void Spi_Write(uint8_t data){
	SPDR = data;
     852:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     854:	0d b4       	in	r0, 0x2d	; 45
     856:	07 fe       	sbrs	r0, 7
     858:	fd cf       	rjmp	.-6      	; 0x854 <Spi_Write+0x2>
}
     85a:	08 95       	ret

0000085c <Spi_Read>:

uint8_t Spi_Read(void){
	SPDR = 0xaa;
     85c:	8a ea       	ldi	r24, 0xAA	; 170
     85e:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     860:	0d b4       	in	r0, 0x2d	; 45
     862:	07 fe       	sbrs	r0, 7
     864:	fd cf       	rjmp	.-6      	; 0x860 <Spi_Read+0x4>
	return SPDR;
     866:	8e b5       	in	r24, 0x2e	; 46
}
     868:	08 95       	ret

0000086a <Slave_Enable>:

void Slave_Enable(void){
	PORTB &= ~(1 << PINB7);
     86a:	2f 98       	cbi	0x05, 7	; 5
     86c:	08 95       	ret

0000086e <Slave_Deselect>:
}

void Slave_Deselect(void){
	PORTB |= (1 << PINB7);
     86e:	2f 9a       	sbi	0x05, 7	; 5
     870:	08 95       	ret

00000872 <Timer_Init>:
#include "include/timer.h"
#include <stdio.h>

void Timer_Init(void){	
	//Timer 0:
	TCCR0A |= (1 << WGM01);
     872:	84 b5       	in	r24, 0x24	; 36
     874:	82 60       	ori	r24, 0x02	; 2
     876:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (1 << CS02) | (1 << CS00);
     878:	85 b5       	in	r24, 0x25	; 37
     87a:	85 60       	ori	r24, 0x05	; 5
     87c:	85 bd       	out	0x25, r24	; 37
	OCR0A = 127;
     87e:	8f e7       	ldi	r24, 0x7F	; 127
     880:	87 bd       	out	0x27, r24	; 39
	TIMSK0 |= (1 << OCIE0A);
     882:	ee e6       	ldi	r30, 0x6E	; 110
     884:	f0 e0       	ldi	r31, 0x00	; 0
     886:	80 81       	ld	r24, Z
     888:	82 60       	ori	r24, 0x02	; 2
     88a:	80 83       	st	Z, r24
	
	
	//Timer 1: clear OC1A (channel A) on compare match, use fast PWM, OCR used as TOP, prescaler to 8
	TCCR1A |= (1 << COM1A1) | (1 << WGM11) /*| (1 << WGM10)*/;
     88c:	e0 e8       	ldi	r30, 0x80	; 128
     88e:	f0 e0       	ldi	r31, 0x00	; 0
     890:	80 81       	ld	r24, Z
     892:	82 68       	ori	r24, 0x82	; 130
     894:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS10) | (1 << CS11);
     896:	e1 e8       	ldi	r30, 0x81	; 129
     898:	f0 e0       	ldi	r31, 0x00	; 0
     89a:	80 81       	ld	r24, Z
     89c:	8b 61       	ori	r24, 0x1B	; 27
     89e:	80 83       	st	Z, r24
	ICR1 = 5000;
     8a0:	88 e8       	ldi	r24, 0x88	; 136
     8a2:	93 e1       	ldi	r25, 0x13	; 19
     8a4:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7c0087>
     8a8:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7c0086>
	OCR1A = 300;
     8ac:	8c e2       	ldi	r24, 0x2C	; 44
     8ae:	91 e0       	ldi	r25, 0x01	; 1
     8b0:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
     8b4:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
	
	//timer 3:
	TCCR3A |= (1 << WGM31);
     8b8:	e0 e9       	ldi	r30, 0x90	; 144
     8ba:	f0 e0       	ldi	r31, 0x00	; 0
     8bc:	80 81       	ld	r24, Z
     8be:	82 60       	ori	r24, 0x02	; 2
     8c0:	80 83       	st	Z, r24
	TCCR3B |= (1 << CS32)|(1 << CS30);
     8c2:	e1 e9       	ldi	r30, 0x91	; 145
     8c4:	f0 e0       	ldi	r31, 0x00	; 0
     8c6:	80 81       	ld	r24, Z
     8c8:	85 60       	ori	r24, 0x05	; 5
     8ca:	80 83       	st	Z, r24
	OCR3A = 2500;
     8cc:	84 ec       	ldi	r24, 0xC4	; 196
     8ce:	99 e0       	ldi	r25, 0x09	; 9
     8d0:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x7c0099>
     8d4:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x7c0098>
	TIMSK3 |= (1 << OCIE3A);
     8d8:	e1 e7       	ldi	r30, 0x71	; 113
     8da:	f0 e0       	ldi	r31, 0x00	; 0
     8dc:	80 81       	ld	r24, Z
     8de:	82 60       	ori	r24, 0x02	; 2
     8e0:	80 83       	st	Z, r24
     8e2:	08 95       	ret

000008e4 <Timer_1_Set_Top>:
}

void Timer_1_Set_Top(uint16_t top_val){
	//Formula in ordr to make the dutycycle of the PWM. Done by computing the prescaler. Had to invert the input (100-top_val) in order to get the orientation right
	uint16_t x = (((255-top_val)*10*25)/(214))+(225);
     8e4:	46 e0       	ldi	r20, 0x06	; 6
     8e6:	9c 01       	movw	r18, r24
     8e8:	42 9f       	mul	r20, r18
     8ea:	c0 01       	movw	r24, r0
     8ec:	43 9f       	mul	r20, r19
     8ee:	90 0d       	add	r25, r0
     8f0:	92 1b       	sub	r25, r18
     8f2:	11 24       	eor	r1, r1
     8f4:	9c 01       	movw	r18, r24
     8f6:	2a 5f       	subi	r18, 0xFA	; 250
     8f8:	36 40       	sbci	r19, 0x06	; 6
     8fa:	36 95       	lsr	r19
     8fc:	27 95       	ror	r18
     8fe:	a9 ec       	ldi	r26, 0xC9	; 201
     900:	b4 e0       	ldi	r27, 0x04	; 4
     902:	40 d3       	rcall	.+1664   	; 0xf84 <__umulhisi3>
     904:	96 95       	lsr	r25
     906:	87 95       	ror	r24
     908:	8f 51       	subi	r24, 0x1F	; 31
     90a:	9f 4f       	sbci	r25, 0xFF	; 255

	if (x <= 225)
     90c:	82 3e       	cpi	r24, 0xE2	; 226
     90e:	91 05       	cpc	r25, r1
     910:	38 f0       	brcs	.+14     	; 0x920 <Timer_1_Set_Top+0x3c>
	{
		x = 225;
	}else if (x >= 520)
     912:	88 30       	cpi	r24, 0x08	; 8
     914:	32 e0       	ldi	r19, 0x02	; 2
     916:	93 07       	cpc	r25, r19
     918:	28 f0       	brcs	.+10     	; 0x924 <Timer_1_Set_Top+0x40>
	{
		x = 520;
     91a:	88 e0       	ldi	r24, 0x08	; 8
     91c:	92 e0       	ldi	r25, 0x02	; 2
     91e:	02 c0       	rjmp	.+4      	; 0x924 <Timer_1_Set_Top+0x40>
	//Formula in ordr to make the dutycycle of the PWM. Done by computing the prescaler. Had to invert the input (100-top_val) in order to get the orientation right
	uint16_t x = (((255-top_val)*10*25)/(214))+(225);

	if (x <= 225)
	{
		x = 225;
     920:	81 ee       	ldi	r24, 0xE1	; 225
     922:	90 e0       	ldi	r25, 0x00	; 0
	}else if (x >= 520)
	{
		x = 520;
	}
	
	OCR1A = x;
     924:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
     928:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
     92c:	08 95       	ret

0000092e <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     92e:	8c e0       	ldi	r24, 0x0C	; 12
     930:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7c00b8>
     934:	8f ef       	ldi	r24, 0xFF	; 255
     936:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
     93a:	84 e0       	ldi	r24, 0x04	; 4
     93c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     940:	08 95       	ret

00000942 <TWI_Start_Transceiver_With_Data>:
     942:	dc 01       	movw	r26, r24
     944:	ec eb       	ldi	r30, 0xBC	; 188
     946:	f0 e0       	ldi	r31, 0x00	; 0
     948:	90 81       	ld	r25, Z
     94a:	90 fd       	sbrc	r25, 0
     94c:	fd cf       	rjmp	.-6      	; 0x948 <TWI_Start_Transceiver_With_Data+0x6>
     94e:	60 93 e8 02 	sts	0x02E8, r22	; 0x8002e8 <TWI_msgSize>
     952:	8c 91       	ld	r24, X
     954:	80 93 e9 02 	sts	0x02E9, r24	; 0x8002e9 <TWI_buf>
     958:	80 fd       	sbrc	r24, 0
     95a:	0c c0       	rjmp	.+24     	; 0x974 <TWI_Start_Transceiver_With_Data+0x32>
     95c:	62 30       	cpi	r22, 0x02	; 2
     95e:	50 f0       	brcs	.+20     	; 0x974 <TWI_Start_Transceiver_With_Data+0x32>
     960:	fd 01       	movw	r30, r26
     962:	31 96       	adiw	r30, 0x01	; 1
     964:	aa ee       	ldi	r26, 0xEA	; 234
     966:	b2 e0       	ldi	r27, 0x02	; 2
     968:	81 e0       	ldi	r24, 0x01	; 1
     96a:	91 91       	ld	r25, Z+
     96c:	9d 93       	st	X+, r25
     96e:	8f 5f       	subi	r24, 0xFF	; 255
     970:	68 13       	cpse	r22, r24
     972:	fb cf       	rjmp	.-10     	; 0x96a <TWI_Start_Transceiver_With_Data+0x28>
     974:	10 92 e7 02 	sts	0x02E7, r1	; 0x8002e7 <TWI_statusReg>
     978:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <TWI_state>
     97c:	98 ef       	ldi	r25, 0xF8	; 248
     97e:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <TWI_state>
     982:	95 ea       	ldi	r25, 0xA5	; 165
     984:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     988:	08 95       	ret

0000098a <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     98a:	1f 92       	push	r1
     98c:	0f 92       	push	r0
     98e:	0f b6       	in	r0, 0x3f	; 63
     990:	0f 92       	push	r0
     992:	11 24       	eor	r1, r1
     994:	0b b6       	in	r0, 0x3b	; 59
     996:	0f 92       	push	r0
     998:	2f 93       	push	r18
     99a:	3f 93       	push	r19
     99c:	8f 93       	push	r24
     99e:	9f 93       	push	r25
     9a0:	af 93       	push	r26
     9a2:	bf 93       	push	r27
     9a4:	ef 93       	push	r30
     9a6:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     9a8:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
     9ac:	8e 2f       	mov	r24, r30
     9ae:	90 e0       	ldi	r25, 0x00	; 0
     9b0:	fc 01       	movw	r30, r24
     9b2:	38 97       	sbiw	r30, 0x08	; 8
     9b4:	e1 35       	cpi	r30, 0x51	; 81
     9b6:	f1 05       	cpc	r31, r1
     9b8:	08 f0       	brcs	.+2      	; 0x9bc <__vector_39+0x32>
     9ba:	57 c0       	rjmp	.+174    	; 0xa6a <__vector_39+0xe0>
     9bc:	88 27       	eor	r24, r24
     9be:	ee 58       	subi	r30, 0x8E	; 142
     9c0:	ff 4f       	sbci	r31, 0xFF	; 255
     9c2:	8f 4f       	sbci	r24, 0xFF	; 255
     9c4:	d7 c2       	rjmp	.+1454   	; 0xf74 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     9c6:	10 92 e6 02 	sts	0x02E6, r1	; 0x8002e6 <TWI_bufPtr.1673>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     9ca:	e0 91 e6 02 	lds	r30, 0x02E6	; 0x8002e6 <TWI_bufPtr.1673>
     9ce:	80 91 e8 02 	lds	r24, 0x02E8	; 0x8002e8 <TWI_msgSize>
     9d2:	e8 17       	cp	r30, r24
     9d4:	70 f4       	brcc	.+28     	; 0x9f2 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     9d6:	81 e0       	ldi	r24, 0x01	; 1
     9d8:	8e 0f       	add	r24, r30
     9da:	80 93 e6 02 	sts	0x02E6, r24	; 0x8002e6 <TWI_bufPtr.1673>
     9de:	f0 e0       	ldi	r31, 0x00	; 0
     9e0:	e7 51       	subi	r30, 0x17	; 23
     9e2:	fd 4f       	sbci	r31, 0xFD	; 253
     9e4:	80 81       	ld	r24, Z
     9e6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9ea:	85 e8       	ldi	r24, 0x85	; 133
     9ec:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     9f0:	43 c0       	rjmp	.+134    	; 0xa78 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     9f2:	80 91 e7 02 	lds	r24, 0x02E7	; 0x8002e7 <TWI_statusReg>
     9f6:	81 60       	ori	r24, 0x01	; 1
     9f8:	80 93 e7 02 	sts	0x02E7, r24	; 0x8002e7 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9fc:	84 e9       	ldi	r24, 0x94	; 148
     9fe:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     a02:	3a c0       	rjmp	.+116    	; 0xa78 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a04:	e0 91 e6 02 	lds	r30, 0x02E6	; 0x8002e6 <TWI_bufPtr.1673>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	8e 0f       	add	r24, r30
     a0c:	80 93 e6 02 	sts	0x02E6, r24	; 0x8002e6 <TWI_bufPtr.1673>
     a10:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
     a14:	f0 e0       	ldi	r31, 0x00	; 0
     a16:	e7 51       	subi	r30, 0x17	; 23
     a18:	fd 4f       	sbci	r31, 0xFD	; 253
     a1a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a1c:	20 91 e6 02 	lds	r18, 0x02E6	; 0x8002e6 <TWI_bufPtr.1673>
     a20:	30 e0       	ldi	r19, 0x00	; 0
     a22:	80 91 e8 02 	lds	r24, 0x02E8	; 0x8002e8 <TWI_msgSize>
     a26:	90 e0       	ldi	r25, 0x00	; 0
     a28:	01 97       	sbiw	r24, 0x01	; 1
     a2a:	28 17       	cp	r18, r24
     a2c:	39 07       	cpc	r19, r25
     a2e:	24 f4       	brge	.+8      	; 0xa38 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a30:	85 ec       	ldi	r24, 0xC5	; 197
     a32:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     a36:	20 c0       	rjmp	.+64     	; 0xa78 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a38:	85 e8       	ldi	r24, 0x85	; 133
     a3a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     a3e:	1c c0       	rjmp	.+56     	; 0xa78 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a40:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
     a44:	e0 91 e6 02 	lds	r30, 0x02E6	; 0x8002e6 <TWI_bufPtr.1673>
     a48:	f0 e0       	ldi	r31, 0x00	; 0
     a4a:	e7 51       	subi	r30, 0x17	; 23
     a4c:	fd 4f       	sbci	r31, 0xFD	; 253
     a4e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a50:	80 91 e7 02 	lds	r24, 0x02E7	; 0x8002e7 <TWI_statusReg>
     a54:	81 60       	ori	r24, 0x01	; 1
     a56:	80 93 e7 02 	sts	0x02E7, r24	; 0x8002e7 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a5a:	84 e9       	ldi	r24, 0x94	; 148
     a5c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     a60:	0b c0       	rjmp	.+22     	; 0xa78 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a62:	85 ea       	ldi	r24, 0xA5	; 165
     a64:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     a68:	07 c0       	rjmp	.+14     	; 0xa78 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     a6a:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
     a6e:	80 93 14 02 	sts	0x0214, r24	; 0x800214 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     a72:	84 e0       	ldi	r24, 0x04	; 4
     a74:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     a78:	ff 91       	pop	r31
     a7a:	ef 91       	pop	r30
     a7c:	bf 91       	pop	r27
     a7e:	af 91       	pop	r26
     a80:	9f 91       	pop	r25
     a82:	8f 91       	pop	r24
     a84:	3f 91       	pop	r19
     a86:	2f 91       	pop	r18
     a88:	0f 90       	pop	r0
     a8a:	0b be       	out	0x3b, r0	; 59
     a8c:	0f 90       	pop	r0
     a8e:	0f be       	out	0x3f, r0	; 63
     a90:	0f 90       	pop	r0
     a92:	1f 90       	pop	r1
     a94:	18 95       	reti

00000a96 <USART_Transmit>:
// USART driver

// USART transmit
int USART_Transmit(char data, FILE *f){
	/*Wait for empty transmit buffer*/
	while(!(UCSR0A & (1<<UDRE0)));
     a96:	e0 ec       	ldi	r30, 0xC0	; 192
     a98:	f0 e0       	ldi	r31, 0x00	; 0
     a9a:	90 81       	ld	r25, Z
     a9c:	95 ff       	sbrs	r25, 5
     a9e:	fd cf       	rjmp	.-6      	; 0xa9a <USART_Transmit+0x4>
	/* Put data into buffer, sends the data*/
	UDR0 = data;
     aa0:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
	
	return 0;
}
     aa4:	80 e0       	ldi	r24, 0x00	; 0
     aa6:	90 e0       	ldi	r25, 0x00	; 0
     aa8:	08 95       	ret

00000aaa <USART_Receive>:

int USART_Receive(FILE* f){
	/* Wait for data to be received*/
	while(!(UCSR0A & (1<<RXC0)));
     aaa:	e0 ec       	ldi	r30, 0xC0	; 192
     aac:	f0 e0       	ldi	r31, 0x00	; 0
     aae:	80 81       	ld	r24, Z
     ab0:	88 23       	and	r24, r24
     ab2:	ec f7       	brge	.-6      	; 0xaae <USART_Receive+0x4>
	/* Get and return received data from buffer*/
	return UDR0;
     ab4:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
}
     ab8:	90 e0       	ldi	r25, 0x00	; 0
     aba:	08 95       	ret

00000abc <USART_Init>:
// USART init
int USART_Init(unsigned int ubrr){
	UBRR0H = (unsigned char)(ubrr >> 8);
     abc:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7c00c5>
	UBRR0L = (unsigned char) ubrr;
     ac0:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7c00c4>
	/*Enable receiver and transmitter and receive interrupt*/
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)|(1<< RXCIE0);
     ac4:	88 e9       	ldi	r24, 0x98	; 152
     ac6:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7c00c1>
	/*Set frame format: 8data, 2 stop bit*/
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     aca:	8e e0       	ldi	r24, 0x0E	; 14
     acc:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7c00c2>
	
	usart = fdevopen(&USART_Transmit, &USART_Receive);
     ad0:	65 e5       	ldi	r22, 0x55	; 85
     ad2:	75 e0       	ldi	r23, 0x05	; 5
     ad4:	8b e4       	ldi	r24, 0x4B	; 75
     ad6:	95 e0       	ldi	r25, 0x05	; 5
     ad8:	78 d2       	rcall	.+1264   	; 0xfca <fdevopen>
     ada:	90 93 ee 02 	sts	0x02EE, r25	; 0x8002ee <usart+0x1>
     ade:	80 93 ed 02 	sts	0x02ED, r24	; 0x8002ed <usart>
	
	return 0;
}
     ae2:	80 e0       	ldi	r24, 0x00	; 0
     ae4:	90 e0       	ldi	r25, 0x00	; 0
     ae6:	08 95       	ret

00000ae8 <Node_Two_Init>:
#include <asf.h> //test if can be commented out
#include <util/delay.h>
#include <avr/io.h>
#include <avr/interrupt.h>

void Node_Two_Init(void){
     ae8:	cf 93       	push	r28
     aea:	df 93       	push	r29
     aec:	cd b7       	in	r28, 0x3d	; 61
     aee:	de b7       	in	r29, 0x3e	; 62
     af0:	64 97       	sbiw	r28, 0x14	; 20
     af2:	0f b6       	in	r0, 0x3f	; 63
     af4:	f8 94       	cli
     af6:	de bf       	out	0x3e, r29	; 62
     af8:	0f be       	out	0x3f, r0	; 63
     afa:	cd bf       	out	0x3d, r28	; 61
	uint8_t data_aquired = 0;
	can_data_t msg_recv;
	can_data_t msg_tran;
	msg_tran.id = 11;
     afc:	8b e0       	ldi	r24, 0x0B	; 11
     afe:	8b 87       	std	Y+11, r24	; 0x0b
	msg_tran.data[0] = 11;
     b00:	8d 87       	std	Y+13, r24	; 0x0d
	msg_tran.length = 1;
     b02:	81 e0       	ldi	r24, 0x01	; 1
     b04:	8c 87       	std	Y+12, r24	; 0x0c
	
	//handshake
	while (!data_aquired)
	{
		Can_Recieve_Msg(&msg_recv);
     b06:	ce 01       	movw	r24, r28
     b08:	01 96       	adiw	r24, 0x01	; 1
     b0a:	12 dc       	rcall	.-2012   	; 0x330 <Can_Recieve_Msg>
		if (msg_recv.id == 9)
     b0c:	89 81       	ldd	r24, Y+1	; 0x01
     b0e:	89 30       	cpi	r24, 0x09	; 9
     b10:	d1 f7       	brne	.-12     	; 0xb06 <Node_Two_Init+0x1e>
		{
			data_aquired = 1;
			Can_Send_Msg(&msg_tran);
     b12:	ce 01       	movw	r24, r28
     b14:	0b 96       	adiw	r24, 0x0b	; 11
		}
	}
	
	Encoder_Calibrate();
     b16:	d1 db       	rcall	.-2142   	; 0x2ba <Can_Send_Msg>
     b18:	71 dd       	rcall	.-1310   	; 0x5fc <Encoder_Calibrate>
	msg_tran.id = 10;
     b1a:	8a e0       	ldi	r24, 0x0A	; 10
     b1c:	8b 87       	std	Y+11, r24	; 0x0b
	msg_tran.data[0] = 10;
     b1e:	8d 87       	std	Y+13, r24	; 0x0d
	msg_tran.length = 1;
     b20:	81 e0       	ldi	r24, 0x01	; 1
	Can_Send_Msg(&msg_tran);
     b22:	8c 87       	std	Y+12, r24	; 0x0c
     b24:	ce 01       	movw	r24, r28
     b26:	0b 96       	adiw	r24, 0x0b	; 11
     b28:	c8 db       	rcall	.-2160   	; 0x2ba <Can_Send_Msg>
	printf("sendt");
     b2a:	8d e9       	ldi	r24, 0x9D	; 157
     b2c:	92 e0       	ldi	r25, 0x02	; 2
     b2e:	9f 93       	push	r25
     b30:	8f 93       	push	r24
     b32:	95 d2       	rcall	.+1322   	; 0x105e <printf>
}
     b34:	0f 90       	pop	r0
     b36:	0f 90       	pop	r0
     b38:	64 96       	adiw	r28, 0x14	; 20
     b3a:	0f b6       	in	r0, 0x3f	; 63
     b3c:	f8 94       	cli
     b3e:	de bf       	out	0x3e, r29	; 62
     b40:	0f be       	out	0x3f, r0	; 63
     b42:	cd bf       	out	0x3d, r28	; 61
     b44:	df 91       	pop	r29
     b46:	cf 91       	pop	r28
     b48:	08 95       	ret

00000b4a <main>:

int main (void)
{
     b4a:	cf 93       	push	r28
     b4c:	df 93       	push	r29
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
     b52:	6e 97       	sbiw	r28, 0x1e	; 30
     b54:	0f b6       	in	r0, 0x3f	; 63
     b56:	f8 94       	cli
     b58:	de bf       	out	0x3e, r29	; 62
     b5a:	0f be       	out	0x3f, r0	; 63
     b5c:	cd bf       	out	0x3d, r28	; 61
	USART_Init(MYUBRR);
     b5e:	87 e6       	ldi	r24, 0x67	; 103
     b60:	90 e0       	ldi	r25, 0x00	; 0
     b62:	ac df       	rcall	.-168    	; 0xabc <USART_Init>
	
	Can_Init();
     b64:	97 db       	rcall	.-2258   	; 0x294 <Can_Init>
     b66:	83 ea       	ldi	r24, 0xA3	; 163

	printf("\n\n\n\n\n begin!!! \n\r");
     b68:	92 e0       	ldi	r25, 0x02	; 2
     b6a:	9f 93       	push	r25
     b6c:	8f 93       	push	r24
     b6e:	77 d2       	rcall	.+1262   	; 0x105e <printf>
	DDRB |= (1 << PINB5);
     b70:	25 9a       	sbi	0x04, 5	; 4
	Timer_Init();
     b72:	7f de       	rcall	.-770    	; 0x872 <Timer_Init>
	
	
	Timer_1_Set_Top(300);
     b74:	8c e2       	ldi	r24, 0x2C	; 44
     b76:	91 e0       	ldi	r25, 0x01	; 1
	Motor_Init();
     b78:	b5 de       	rcall	.-662    	; 0x8e4 <Timer_1_Set_Top>
     b7a:	11 de       	rcall	.-990    	; 0x79e <Motor_Init>
	Init_Solenoid();
     b7c:	66 dc       	rcall	.-1844   	; 0x44a <Init_Solenoid>
     b7e:	78 94       	sei
	sei();
     b80:	b3 df       	rcall	.-154    	; 0xae8 <Node_Two_Init>
	Node_Two_Init();
     b82:	22 db       	rcall	.-2492   	; 0x1c8 <ADC_Init>
     b84:	0f 90       	pop	r0
	
	ADC_Init();
     b86:	0f 90       	pop	r0
     b88:	0f 2e       	mov	r0, r31
     b8a:	f5 eb       	ldi	r31, 0xB5	; 181
     b8c:	ef 2e       	mov	r14, r31
				
				
				calibrate_recv.id = 18;
				Can_Send_Msg(&calibrate_recv);
				calibrate_done.id = 17;
				printf("calibrateing\n\r");
     b8e:	f2 e0       	ldi	r31, 0x02	; 2
     b90:	ff 2e       	mov	r15, r31
     b92:	f0 2d       	mov	r31, r0
     b94:	04 ec       	ldi	r16, 0xC4	; 196
     b96:	12 e0       	ldi	r17, 0x02	; 2
     b98:	0f 2e       	mov	r0, r31
				Encoder_Calibrate();
				Can_Send_Msg(&calibrate_done);
				printf("recalibrate done \n\r");
     b9a:	f1 e1       	ldi	r31, 0x11	; 17
     b9c:	cf 2e       	mov	r12, r31
			case(8):
				
				
				calibrate_recv.id = 18;
				Can_Send_Msg(&calibrate_recv);
				calibrate_done.id = 17;
     b9e:	f0 2d       	mov	r31, r0
     ba0:	0f 2e       	mov	r0, r31
     ba2:	f2 e1       	ldi	r31, 0x12	; 18
				Game_Set(1);
				break;
			case(8):
				
				
				calibrate_recv.id = 18;
     ba4:	df 2e       	mov	r13, r31
     ba6:	f0 2d       	mov	r31, r0
     ba8:	19 82       	std	Y+1, r1	; 0x01
     baa:	ce 01       	movw	r24, r28
	can_data_t calibrate_recv;
	can_data_t calibrate_done;
	while (1)
	{

		data.id = 0;
     bac:	01 96       	adiw	r24, 0x01	; 1
		Can_Recieve_Msg(&data);
     bae:	c0 db       	rcall	.-2176   	; 0x330 <Can_Recieve_Msg>
     bb0:	89 81       	ldd	r24, Y+1	; 0x01
     bb2:	82 30       	cpi	r24, 0x02	; 2
		switch(data.id){
     bb4:	69 f0       	breq	.+26     	; 0xbd0 <main+0x86>
     bb6:	88 30       	cpi	r24, 0x08	; 8
     bb8:	71 f0       	breq	.+28     	; 0xbd6 <main+0x8c>
     bba:	81 30       	cpi	r24, 0x01	; 1
     bbc:	f9 f4       	brne	.+62     	; 0xbfc <main+0xb2>
			case(1):
				//Sets PWM for left slider in order to control svervo
				Timer_1_Set_Top(data.data[0]);
     bbe:	8b 81       	ldd	r24, Y+3	; 0x03
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	90 de       	rcall	.-736    	; 0x8e4 <Timer_1_Set_Top>
				//Calculates slater reference for PID
				Set_Slide_Pos(255 - data.data[1]);
     bc4:	8c 81       	ldd	r24, Y+4	; 0x04
     bc6:	80 95       	com	r24
     bc8:	37 dc       	rcall	.-1938   	; 0x438 <Set_Slide_Pos>
				//checks if a shot is fired from the solenoid.
				set_shoot_solenoid_status (data.data[3]);
     bca:	8e 81       	ldd	r24, Y+6	; 0x06
     bcc:	3b dc       	rcall	.-1930   	; 0x444 <set_shoot_solenoid_status>
				
				break;
     bce:	16 c0       	rjmp	.+44     	; 0xbfc <main+0xb2>
			case 2:
				Game_Set(1);
     bd0:	81 e0       	ldi	r24, 0x01	; 1
     bd2:	2b db       	rcall	.-2474   	; 0x22a <Game_Set>
				break;
     bd4:	13 c0       	rjmp	.+38     	; 0xbfc <main+0xb2>
			case(8):
				
				
				calibrate_recv.id = 18;
				Can_Send_Msg(&calibrate_recv);
     bd6:	db 86       	std	Y+11, r13	; 0x0b
     bd8:	ce 01       	movw	r24, r28
     bda:	0b 96       	adiw	r24, 0x0b	; 11
     bdc:	6e db       	rcall	.-2340   	; 0x2ba <Can_Send_Msg>
				calibrate_done.id = 17;
				printf("calibrateing\n\r");
     bde:	cd 8a       	std	Y+21, r12	; 0x15
     be0:	ff 92       	push	r15
     be2:	ef 92       	push	r14
				Encoder_Calibrate();
     be4:	3c d2       	rcall	.+1144   	; 0x105e <printf>
				Can_Send_Msg(&calibrate_done);
     be6:	0a dd       	rcall	.-1516   	; 0x5fc <Encoder_Calibrate>
     be8:	ce 01       	movw	r24, r28
     bea:	45 96       	adiw	r24, 0x15	; 21
				printf("recalibrate done \n\r");
     bec:	66 db       	rcall	.-2356   	; 0x2ba <Can_Send_Msg>
     bee:	1f 93       	push	r17
     bf0:	0f 93       	push	r16
     bf2:	35 d2       	rcall	.+1130   	; 0x105e <printf>
			
				break;
     bf4:	0f 90       	pop	r0
     bf6:	0f 90       	pop	r0
     bf8:	0f 90       	pop	r0
     bfa:	0f 90       	pop	r0
			default:
				break;
		}
		if(Get_Shoot_Solenoid_Status()==1 && Get_Shot_Recently() == 0){
     bfc:	e3 db       	rcall	.-2106   	; 0x3c4 <Get_Shoot_Solenoid_Status>
     bfe:	81 30       	cpi	r24, 0x01	; 1
     c00:	99 f6       	brne	.-90     	; 0xba8 <main+0x5e>
     c02:	3c dc       	rcall	.-1928   	; 0x47c <Get_Shot_Recently>
     c04:	81 11       	cpse	r24, r1
     c06:	d0 cf       	rjmp	.-96     	; 0xba8 <main+0x5e>
     c08:	23 dc       	rcall	.-1978   	; 0x450 <Trigger_Solenoid>
     c0a:	24 dc       	rcall	.-1976   	; 0x454 <Disable_Solenoid>
			Trigger_Solenoid();
     c0c:	c5 cf       	rjmp	.-118    	; 0xb98 <main+0x4e>

00000c0e <__vector_21>:
     c0e:	1f 92       	push	r1
			Disable_Solenoid();
     c10:	0f 92       	push	r0
     c12:	0f b6       	in	r0, 0x3f	; 63
     c14:	0f 92       	push	r0
		}
	}
	
}

ISR(TIMER0_COMPA_vect){
     c16:	11 24       	eor	r1, r1
     c18:	0b b6       	in	r0, 0x3b	; 59
     c1a:	0f 92       	push	r0
     c1c:	8f 93       	push	r24
     c1e:	ef 93       	push	r30
     c20:	ff 93       	push	r31
	ADCSRA |= (1<<ADSC);
     c22:	ea e7       	ldi	r30, 0x7A	; 122
     c24:	f0 e0       	ldi	r31, 0x00	; 0
     c26:	80 81       	ld	r24, Z
     c28:	80 64       	ori	r24, 0x40	; 64
     c2a:	80 83       	st	Z, r24
}
     c2c:	ff 91       	pop	r31
     c2e:	ef 91       	pop	r30
     c30:	8f 91       	pop	r24
     c32:	0f 90       	pop	r0
     c34:	0b be       	out	0x3b, r0	; 59
     c36:	0f 90       	pop	r0
     c38:	0f be       	out	0x3f, r0	; 63
     c3a:	0f 90       	pop	r0
     c3c:	1f 90       	pop	r1
     c3e:	18 95       	reti

00000c40 <__subsf3>:
     c40:	50 58       	subi	r21, 0x80	; 128

00000c42 <__addsf3>:
     c42:	bb 27       	eor	r27, r27
     c44:	aa 27       	eor	r26, r26
     c46:	0e d0       	rcall	.+28     	; 0xc64 <__addsf3x>
     c48:	e5 c0       	rjmp	.+458    	; 0xe14 <__fp_round>
     c4a:	d6 d0       	rcall	.+428    	; 0xdf8 <__fp_pscA>
     c4c:	30 f0       	brcs	.+12     	; 0xc5a <__addsf3+0x18>
     c4e:	db d0       	rcall	.+438    	; 0xe06 <__fp_pscB>
     c50:	20 f0       	brcs	.+8      	; 0xc5a <__addsf3+0x18>
     c52:	31 f4       	brne	.+12     	; 0xc60 <__addsf3+0x1e>
     c54:	9f 3f       	cpi	r25, 0xFF	; 255
     c56:	11 f4       	brne	.+4      	; 0xc5c <__addsf3+0x1a>
     c58:	1e f4       	brtc	.+6      	; 0xc60 <__addsf3+0x1e>
     c5a:	cb c0       	rjmp	.+406    	; 0xdf2 <__fp_nan>
     c5c:	0e f4       	brtc	.+2      	; 0xc60 <__addsf3+0x1e>
     c5e:	e0 95       	com	r30
     c60:	e7 fb       	bst	r30, 7
     c62:	c1 c0       	rjmp	.+386    	; 0xde6 <__fp_inf>

00000c64 <__addsf3x>:
     c64:	e9 2f       	mov	r30, r25
     c66:	e7 d0       	rcall	.+462    	; 0xe36 <__fp_split3>
     c68:	80 f3       	brcs	.-32     	; 0xc4a <__addsf3+0x8>
     c6a:	ba 17       	cp	r27, r26
     c6c:	62 07       	cpc	r22, r18
     c6e:	73 07       	cpc	r23, r19
     c70:	84 07       	cpc	r24, r20
     c72:	95 07       	cpc	r25, r21
     c74:	18 f0       	brcs	.+6      	; 0xc7c <__addsf3x+0x18>
     c76:	71 f4       	brne	.+28     	; 0xc94 <__addsf3x+0x30>
     c78:	9e f5       	brtc	.+102    	; 0xce0 <__addsf3x+0x7c>
     c7a:	ff c0       	rjmp	.+510    	; 0xe7a <__fp_zero>
     c7c:	0e f4       	brtc	.+2      	; 0xc80 <__addsf3x+0x1c>
     c7e:	e0 95       	com	r30
     c80:	0b 2e       	mov	r0, r27
     c82:	ba 2f       	mov	r27, r26
     c84:	a0 2d       	mov	r26, r0
     c86:	0b 01       	movw	r0, r22
     c88:	b9 01       	movw	r22, r18
     c8a:	90 01       	movw	r18, r0
     c8c:	0c 01       	movw	r0, r24
     c8e:	ca 01       	movw	r24, r20
     c90:	a0 01       	movw	r20, r0
     c92:	11 24       	eor	r1, r1
     c94:	ff 27       	eor	r31, r31
     c96:	59 1b       	sub	r21, r25
     c98:	99 f0       	breq	.+38     	; 0xcc0 <__addsf3x+0x5c>
     c9a:	59 3f       	cpi	r21, 0xF9	; 249
     c9c:	50 f4       	brcc	.+20     	; 0xcb2 <__addsf3x+0x4e>
     c9e:	50 3e       	cpi	r21, 0xE0	; 224
     ca0:	68 f1       	brcs	.+90     	; 0xcfc <__addsf3x+0x98>
     ca2:	1a 16       	cp	r1, r26
     ca4:	f0 40       	sbci	r31, 0x00	; 0
     ca6:	a2 2f       	mov	r26, r18
     ca8:	23 2f       	mov	r18, r19
     caa:	34 2f       	mov	r19, r20
     cac:	44 27       	eor	r20, r20
     cae:	58 5f       	subi	r21, 0xF8	; 248
     cb0:	f3 cf       	rjmp	.-26     	; 0xc98 <__addsf3x+0x34>
     cb2:	46 95       	lsr	r20
     cb4:	37 95       	ror	r19
     cb6:	27 95       	ror	r18
     cb8:	a7 95       	ror	r26
     cba:	f0 40       	sbci	r31, 0x00	; 0
     cbc:	53 95       	inc	r21
     cbe:	c9 f7       	brne	.-14     	; 0xcb2 <__addsf3x+0x4e>
     cc0:	7e f4       	brtc	.+30     	; 0xce0 <__addsf3x+0x7c>
     cc2:	1f 16       	cp	r1, r31
     cc4:	ba 0b       	sbc	r27, r26
     cc6:	62 0b       	sbc	r22, r18
     cc8:	73 0b       	sbc	r23, r19
     cca:	84 0b       	sbc	r24, r20
     ccc:	ba f0       	brmi	.+46     	; 0xcfc <__addsf3x+0x98>
     cce:	91 50       	subi	r25, 0x01	; 1
     cd0:	a1 f0       	breq	.+40     	; 0xcfa <__addsf3x+0x96>
     cd2:	ff 0f       	add	r31, r31
     cd4:	bb 1f       	adc	r27, r27
     cd6:	66 1f       	adc	r22, r22
     cd8:	77 1f       	adc	r23, r23
     cda:	88 1f       	adc	r24, r24
     cdc:	c2 f7       	brpl	.-16     	; 0xcce <__addsf3x+0x6a>
     cde:	0e c0       	rjmp	.+28     	; 0xcfc <__addsf3x+0x98>
     ce0:	ba 0f       	add	r27, r26
     ce2:	62 1f       	adc	r22, r18
     ce4:	73 1f       	adc	r23, r19
     ce6:	84 1f       	adc	r24, r20
     ce8:	48 f4       	brcc	.+18     	; 0xcfc <__addsf3x+0x98>
     cea:	87 95       	ror	r24
     cec:	77 95       	ror	r23
     cee:	67 95       	ror	r22
     cf0:	b7 95       	ror	r27
     cf2:	f7 95       	ror	r31
     cf4:	9e 3f       	cpi	r25, 0xFE	; 254
     cf6:	08 f0       	brcs	.+2      	; 0xcfa <__addsf3x+0x96>
     cf8:	b3 cf       	rjmp	.-154    	; 0xc60 <__addsf3+0x1e>
     cfa:	93 95       	inc	r25
     cfc:	88 0f       	add	r24, r24
     cfe:	08 f0       	brcs	.+2      	; 0xd02 <__addsf3x+0x9e>
     d00:	99 27       	eor	r25, r25
     d02:	ee 0f       	add	r30, r30
     d04:	97 95       	ror	r25
     d06:	87 95       	ror	r24
     d08:	08 95       	ret

00000d0a <__fixsfsi>:
     d0a:	04 d0       	rcall	.+8      	; 0xd14 <__fixunssfsi>
     d0c:	68 94       	set
     d0e:	b1 11       	cpse	r27, r1
     d10:	b5 c0       	rjmp	.+362    	; 0xe7c <__fp_szero>
     d12:	08 95       	ret

00000d14 <__fixunssfsi>:
     d14:	98 d0       	rcall	.+304    	; 0xe46 <__fp_splitA>
     d16:	88 f0       	brcs	.+34     	; 0xd3a <__fixunssfsi+0x26>
     d18:	9f 57       	subi	r25, 0x7F	; 127
     d1a:	90 f0       	brcs	.+36     	; 0xd40 <__fixunssfsi+0x2c>
     d1c:	b9 2f       	mov	r27, r25
     d1e:	99 27       	eor	r25, r25
     d20:	b7 51       	subi	r27, 0x17	; 23
     d22:	a0 f0       	brcs	.+40     	; 0xd4c <__fixunssfsi+0x38>
     d24:	d1 f0       	breq	.+52     	; 0xd5a <__fixunssfsi+0x46>
     d26:	66 0f       	add	r22, r22
     d28:	77 1f       	adc	r23, r23
     d2a:	88 1f       	adc	r24, r24
     d2c:	99 1f       	adc	r25, r25
     d2e:	1a f0       	brmi	.+6      	; 0xd36 <__fixunssfsi+0x22>
     d30:	ba 95       	dec	r27
     d32:	c9 f7       	brne	.-14     	; 0xd26 <__fixunssfsi+0x12>
     d34:	12 c0       	rjmp	.+36     	; 0xd5a <__fixunssfsi+0x46>
     d36:	b1 30       	cpi	r27, 0x01	; 1
     d38:	81 f0       	breq	.+32     	; 0xd5a <__fixunssfsi+0x46>
     d3a:	9f d0       	rcall	.+318    	; 0xe7a <__fp_zero>
     d3c:	b1 e0       	ldi	r27, 0x01	; 1
     d3e:	08 95       	ret
     d40:	9c c0       	rjmp	.+312    	; 0xe7a <__fp_zero>
     d42:	67 2f       	mov	r22, r23
     d44:	78 2f       	mov	r23, r24
     d46:	88 27       	eor	r24, r24
     d48:	b8 5f       	subi	r27, 0xF8	; 248
     d4a:	39 f0       	breq	.+14     	; 0xd5a <__fixunssfsi+0x46>
     d4c:	b9 3f       	cpi	r27, 0xF9	; 249
     d4e:	cc f3       	brlt	.-14     	; 0xd42 <__fixunssfsi+0x2e>
     d50:	86 95       	lsr	r24
     d52:	77 95       	ror	r23
     d54:	67 95       	ror	r22
     d56:	b3 95       	inc	r27
     d58:	d9 f7       	brne	.-10     	; 0xd50 <__fixunssfsi+0x3c>
     d5a:	3e f4       	brtc	.+14     	; 0xd6a <__fixunssfsi+0x56>
     d5c:	90 95       	com	r25
     d5e:	80 95       	com	r24
     d60:	70 95       	com	r23
     d62:	61 95       	neg	r22
     d64:	7f 4f       	sbci	r23, 0xFF	; 255
     d66:	8f 4f       	sbci	r24, 0xFF	; 255
     d68:	9f 4f       	sbci	r25, 0xFF	; 255
     d6a:	08 95       	ret

00000d6c <__floatunsisf>:
     d6c:	e8 94       	clt
     d6e:	09 c0       	rjmp	.+18     	; 0xd82 <__floatsisf+0x12>

00000d70 <__floatsisf>:
     d70:	97 fb       	bst	r25, 7
     d72:	3e f4       	brtc	.+14     	; 0xd82 <__floatsisf+0x12>
     d74:	90 95       	com	r25
     d76:	80 95       	com	r24
     d78:	70 95       	com	r23
     d7a:	61 95       	neg	r22
     d7c:	7f 4f       	sbci	r23, 0xFF	; 255
     d7e:	8f 4f       	sbci	r24, 0xFF	; 255
     d80:	9f 4f       	sbci	r25, 0xFF	; 255
     d82:	99 23       	and	r25, r25
     d84:	a9 f0       	breq	.+42     	; 0xdb0 <__floatsisf+0x40>
     d86:	f9 2f       	mov	r31, r25
     d88:	96 e9       	ldi	r25, 0x96	; 150
     d8a:	bb 27       	eor	r27, r27
     d8c:	93 95       	inc	r25
     d8e:	f6 95       	lsr	r31
     d90:	87 95       	ror	r24
     d92:	77 95       	ror	r23
     d94:	67 95       	ror	r22
     d96:	b7 95       	ror	r27
     d98:	f1 11       	cpse	r31, r1
     d9a:	f8 cf       	rjmp	.-16     	; 0xd8c <__floatsisf+0x1c>
     d9c:	fa f4       	brpl	.+62     	; 0xddc <__floatsisf+0x6c>
     d9e:	bb 0f       	add	r27, r27
     da0:	11 f4       	brne	.+4      	; 0xda6 <__floatsisf+0x36>
     da2:	60 ff       	sbrs	r22, 0
     da4:	1b c0       	rjmp	.+54     	; 0xddc <__floatsisf+0x6c>
     da6:	6f 5f       	subi	r22, 0xFF	; 255
     da8:	7f 4f       	sbci	r23, 0xFF	; 255
     daa:	8f 4f       	sbci	r24, 0xFF	; 255
     dac:	9f 4f       	sbci	r25, 0xFF	; 255
     dae:	16 c0       	rjmp	.+44     	; 0xddc <__floatsisf+0x6c>
     db0:	88 23       	and	r24, r24
     db2:	11 f0       	breq	.+4      	; 0xdb8 <__floatsisf+0x48>
     db4:	96 e9       	ldi	r25, 0x96	; 150
     db6:	11 c0       	rjmp	.+34     	; 0xdda <__floatsisf+0x6a>
     db8:	77 23       	and	r23, r23
     dba:	21 f0       	breq	.+8      	; 0xdc4 <__floatsisf+0x54>
     dbc:	9e e8       	ldi	r25, 0x8E	; 142
     dbe:	87 2f       	mov	r24, r23
     dc0:	76 2f       	mov	r23, r22
     dc2:	05 c0       	rjmp	.+10     	; 0xdce <__floatsisf+0x5e>
     dc4:	66 23       	and	r22, r22
     dc6:	71 f0       	breq	.+28     	; 0xde4 <__floatsisf+0x74>
     dc8:	96 e8       	ldi	r25, 0x86	; 134
     dca:	86 2f       	mov	r24, r22
     dcc:	70 e0       	ldi	r23, 0x00	; 0
     dce:	60 e0       	ldi	r22, 0x00	; 0
     dd0:	2a f0       	brmi	.+10     	; 0xddc <__floatsisf+0x6c>
     dd2:	9a 95       	dec	r25
     dd4:	66 0f       	add	r22, r22
     dd6:	77 1f       	adc	r23, r23
     dd8:	88 1f       	adc	r24, r24
     dda:	da f7       	brpl	.-10     	; 0xdd2 <__floatsisf+0x62>
     ddc:	88 0f       	add	r24, r24
     dde:	96 95       	lsr	r25
     de0:	87 95       	ror	r24
     de2:	97 f9       	bld	r25, 7
     de4:	08 95       	ret

00000de6 <__fp_inf>:
     de6:	97 f9       	bld	r25, 7
     de8:	9f 67       	ori	r25, 0x7F	; 127
     dea:	80 e8       	ldi	r24, 0x80	; 128
     dec:	70 e0       	ldi	r23, 0x00	; 0
     dee:	60 e0       	ldi	r22, 0x00	; 0
     df0:	08 95       	ret

00000df2 <__fp_nan>:
     df2:	9f ef       	ldi	r25, 0xFF	; 255
     df4:	80 ec       	ldi	r24, 0xC0	; 192
     df6:	08 95       	ret

00000df8 <__fp_pscA>:
     df8:	00 24       	eor	r0, r0
     dfa:	0a 94       	dec	r0
     dfc:	16 16       	cp	r1, r22
     dfe:	17 06       	cpc	r1, r23
     e00:	18 06       	cpc	r1, r24
     e02:	09 06       	cpc	r0, r25
     e04:	08 95       	ret

00000e06 <__fp_pscB>:
     e06:	00 24       	eor	r0, r0
     e08:	0a 94       	dec	r0
     e0a:	12 16       	cp	r1, r18
     e0c:	13 06       	cpc	r1, r19
     e0e:	14 06       	cpc	r1, r20
     e10:	05 06       	cpc	r0, r21
     e12:	08 95       	ret

00000e14 <__fp_round>:
     e14:	09 2e       	mov	r0, r25
     e16:	03 94       	inc	r0
     e18:	00 0c       	add	r0, r0
     e1a:	11 f4       	brne	.+4      	; 0xe20 <__fp_round+0xc>
     e1c:	88 23       	and	r24, r24
     e1e:	52 f0       	brmi	.+20     	; 0xe34 <__fp_round+0x20>
     e20:	bb 0f       	add	r27, r27
     e22:	40 f4       	brcc	.+16     	; 0xe34 <__fp_round+0x20>
     e24:	bf 2b       	or	r27, r31
     e26:	11 f4       	brne	.+4      	; 0xe2c <__fp_round+0x18>
     e28:	60 ff       	sbrs	r22, 0
     e2a:	04 c0       	rjmp	.+8      	; 0xe34 <__fp_round+0x20>
     e2c:	6f 5f       	subi	r22, 0xFF	; 255
     e2e:	7f 4f       	sbci	r23, 0xFF	; 255
     e30:	8f 4f       	sbci	r24, 0xFF	; 255
     e32:	9f 4f       	sbci	r25, 0xFF	; 255
     e34:	08 95       	ret

00000e36 <__fp_split3>:
     e36:	57 fd       	sbrc	r21, 7
     e38:	90 58       	subi	r25, 0x80	; 128
     e3a:	44 0f       	add	r20, r20
     e3c:	55 1f       	adc	r21, r21
     e3e:	59 f0       	breq	.+22     	; 0xe56 <__fp_splitA+0x10>
     e40:	5f 3f       	cpi	r21, 0xFF	; 255
     e42:	71 f0       	breq	.+28     	; 0xe60 <__fp_splitA+0x1a>
     e44:	47 95       	ror	r20

00000e46 <__fp_splitA>:
     e46:	88 0f       	add	r24, r24
     e48:	97 fb       	bst	r25, 7
     e4a:	99 1f       	adc	r25, r25
     e4c:	61 f0       	breq	.+24     	; 0xe66 <__fp_splitA+0x20>
     e4e:	9f 3f       	cpi	r25, 0xFF	; 255
     e50:	79 f0       	breq	.+30     	; 0xe70 <__fp_splitA+0x2a>
     e52:	87 95       	ror	r24
     e54:	08 95       	ret
     e56:	12 16       	cp	r1, r18
     e58:	13 06       	cpc	r1, r19
     e5a:	14 06       	cpc	r1, r20
     e5c:	55 1f       	adc	r21, r21
     e5e:	f2 cf       	rjmp	.-28     	; 0xe44 <__fp_split3+0xe>
     e60:	46 95       	lsr	r20
     e62:	f1 df       	rcall	.-30     	; 0xe46 <__fp_splitA>
     e64:	08 c0       	rjmp	.+16     	; 0xe76 <__fp_splitA+0x30>
     e66:	16 16       	cp	r1, r22
     e68:	17 06       	cpc	r1, r23
     e6a:	18 06       	cpc	r1, r24
     e6c:	99 1f       	adc	r25, r25
     e6e:	f1 cf       	rjmp	.-30     	; 0xe52 <__fp_splitA+0xc>
     e70:	86 95       	lsr	r24
     e72:	71 05       	cpc	r23, r1
     e74:	61 05       	cpc	r22, r1
     e76:	08 94       	sec
     e78:	08 95       	ret

00000e7a <__fp_zero>:
     e7a:	e8 94       	clt

00000e7c <__fp_szero>:
     e7c:	bb 27       	eor	r27, r27
     e7e:	66 27       	eor	r22, r22
     e80:	77 27       	eor	r23, r23
     e82:	cb 01       	movw	r24, r22
     e84:	97 f9       	bld	r25, 7
     e86:	08 95       	ret

00000e88 <__mulsf3>:
     e88:	0b d0       	rcall	.+22     	; 0xea0 <__mulsf3x>
     e8a:	c4 cf       	rjmp	.-120    	; 0xe14 <__fp_round>
     e8c:	b5 df       	rcall	.-150    	; 0xdf8 <__fp_pscA>
     e8e:	28 f0       	brcs	.+10     	; 0xe9a <__mulsf3+0x12>
     e90:	ba df       	rcall	.-140    	; 0xe06 <__fp_pscB>
     e92:	18 f0       	brcs	.+6      	; 0xe9a <__mulsf3+0x12>
     e94:	95 23       	and	r25, r21
     e96:	09 f0       	breq	.+2      	; 0xe9a <__mulsf3+0x12>
     e98:	a6 cf       	rjmp	.-180    	; 0xde6 <__fp_inf>
     e9a:	ab cf       	rjmp	.-170    	; 0xdf2 <__fp_nan>
     e9c:	11 24       	eor	r1, r1
     e9e:	ee cf       	rjmp	.-36     	; 0xe7c <__fp_szero>

00000ea0 <__mulsf3x>:
     ea0:	ca df       	rcall	.-108    	; 0xe36 <__fp_split3>
     ea2:	a0 f3       	brcs	.-24     	; 0xe8c <__mulsf3+0x4>

00000ea4 <__mulsf3_pse>:
     ea4:	95 9f       	mul	r25, r21
     ea6:	d1 f3       	breq	.-12     	; 0xe9c <__mulsf3+0x14>
     ea8:	95 0f       	add	r25, r21
     eaa:	50 e0       	ldi	r21, 0x00	; 0
     eac:	55 1f       	adc	r21, r21
     eae:	62 9f       	mul	r22, r18
     eb0:	f0 01       	movw	r30, r0
     eb2:	72 9f       	mul	r23, r18
     eb4:	bb 27       	eor	r27, r27
     eb6:	f0 0d       	add	r31, r0
     eb8:	b1 1d       	adc	r27, r1
     eba:	63 9f       	mul	r22, r19
     ebc:	aa 27       	eor	r26, r26
     ebe:	f0 0d       	add	r31, r0
     ec0:	b1 1d       	adc	r27, r1
     ec2:	aa 1f       	adc	r26, r26
     ec4:	64 9f       	mul	r22, r20
     ec6:	66 27       	eor	r22, r22
     ec8:	b0 0d       	add	r27, r0
     eca:	a1 1d       	adc	r26, r1
     ecc:	66 1f       	adc	r22, r22
     ece:	82 9f       	mul	r24, r18
     ed0:	22 27       	eor	r18, r18
     ed2:	b0 0d       	add	r27, r0
     ed4:	a1 1d       	adc	r26, r1
     ed6:	62 1f       	adc	r22, r18
     ed8:	73 9f       	mul	r23, r19
     eda:	b0 0d       	add	r27, r0
     edc:	a1 1d       	adc	r26, r1
     ede:	62 1f       	adc	r22, r18
     ee0:	83 9f       	mul	r24, r19
     ee2:	a0 0d       	add	r26, r0
     ee4:	61 1d       	adc	r22, r1
     ee6:	22 1f       	adc	r18, r18
     ee8:	74 9f       	mul	r23, r20
     eea:	33 27       	eor	r19, r19
     eec:	a0 0d       	add	r26, r0
     eee:	61 1d       	adc	r22, r1
     ef0:	23 1f       	adc	r18, r19
     ef2:	84 9f       	mul	r24, r20
     ef4:	60 0d       	add	r22, r0
     ef6:	21 1d       	adc	r18, r1
     ef8:	82 2f       	mov	r24, r18
     efa:	76 2f       	mov	r23, r22
     efc:	6a 2f       	mov	r22, r26
     efe:	11 24       	eor	r1, r1
     f00:	9f 57       	subi	r25, 0x7F	; 127
     f02:	50 40       	sbci	r21, 0x00	; 0
     f04:	8a f0       	brmi	.+34     	; 0xf28 <__mulsf3_pse+0x84>
     f06:	e1 f0       	breq	.+56     	; 0xf40 <__mulsf3_pse+0x9c>
     f08:	88 23       	and	r24, r24
     f0a:	4a f0       	brmi	.+18     	; 0xf1e <__mulsf3_pse+0x7a>
     f0c:	ee 0f       	add	r30, r30
     f0e:	ff 1f       	adc	r31, r31
     f10:	bb 1f       	adc	r27, r27
     f12:	66 1f       	adc	r22, r22
     f14:	77 1f       	adc	r23, r23
     f16:	88 1f       	adc	r24, r24
     f18:	91 50       	subi	r25, 0x01	; 1
     f1a:	50 40       	sbci	r21, 0x00	; 0
     f1c:	a9 f7       	brne	.-22     	; 0xf08 <__mulsf3_pse+0x64>
     f1e:	9e 3f       	cpi	r25, 0xFE	; 254
     f20:	51 05       	cpc	r21, r1
     f22:	70 f0       	brcs	.+28     	; 0xf40 <__mulsf3_pse+0x9c>
     f24:	60 cf       	rjmp	.-320    	; 0xde6 <__fp_inf>
     f26:	aa cf       	rjmp	.-172    	; 0xe7c <__fp_szero>
     f28:	5f 3f       	cpi	r21, 0xFF	; 255
     f2a:	ec f3       	brlt	.-6      	; 0xf26 <__mulsf3_pse+0x82>
     f2c:	98 3e       	cpi	r25, 0xE8	; 232
     f2e:	dc f3       	brlt	.-10     	; 0xf26 <__mulsf3_pse+0x82>
     f30:	86 95       	lsr	r24
     f32:	77 95       	ror	r23
     f34:	67 95       	ror	r22
     f36:	b7 95       	ror	r27
     f38:	f7 95       	ror	r31
     f3a:	e7 95       	ror	r30
     f3c:	9f 5f       	subi	r25, 0xFF	; 255
     f3e:	c1 f7       	brne	.-16     	; 0xf30 <__mulsf3_pse+0x8c>
     f40:	fe 2b       	or	r31, r30
     f42:	88 0f       	add	r24, r24
     f44:	91 1d       	adc	r25, r1
     f46:	96 95       	lsr	r25
     f48:	87 95       	ror	r24
     f4a:	97 f9       	bld	r25, 7
     f4c:	08 95       	ret

00000f4e <__divmodhi4>:
     f4e:	97 fb       	bst	r25, 7
     f50:	07 2e       	mov	r0, r23
     f52:	16 f4       	brtc	.+4      	; 0xf58 <__divmodhi4+0xa>
     f54:	00 94       	com	r0
     f56:	06 d0       	rcall	.+12     	; 0xf64 <__divmodhi4_neg1>
     f58:	77 fd       	sbrc	r23, 7
     f5a:	08 d0       	rcall	.+16     	; 0xf6c <__divmodhi4_neg2>
     f5c:	22 d0       	rcall	.+68     	; 0xfa2 <__udivmodhi4>
     f5e:	07 fc       	sbrc	r0, 7
     f60:	05 d0       	rcall	.+10     	; 0xf6c <__divmodhi4_neg2>
     f62:	3e f4       	brtc	.+14     	; 0xf72 <__divmodhi4_exit>

00000f64 <__divmodhi4_neg1>:
     f64:	90 95       	com	r25
     f66:	81 95       	neg	r24
     f68:	9f 4f       	sbci	r25, 0xFF	; 255
     f6a:	08 95       	ret

00000f6c <__divmodhi4_neg2>:
     f6c:	70 95       	com	r23
     f6e:	61 95       	neg	r22
     f70:	7f 4f       	sbci	r23, 0xFF	; 255

00000f72 <__divmodhi4_exit>:
     f72:	08 95       	ret

00000f74 <__tablejump2__>:
     f74:	ee 0f       	add	r30, r30
     f76:	ff 1f       	adc	r31, r31
     f78:	88 1f       	adc	r24, r24
     f7a:	8b bf       	out	0x3b, r24	; 59
     f7c:	07 90       	elpm	r0, Z+
     f7e:	f6 91       	elpm	r31, Z
     f80:	e0 2d       	mov	r30, r0
     f82:	19 94       	eijmp

00000f84 <__umulhisi3>:
     f84:	a2 9f       	mul	r26, r18
     f86:	b0 01       	movw	r22, r0
     f88:	b3 9f       	mul	r27, r19
     f8a:	c0 01       	movw	r24, r0
     f8c:	a3 9f       	mul	r26, r19
     f8e:	70 0d       	add	r23, r0
     f90:	81 1d       	adc	r24, r1
     f92:	11 24       	eor	r1, r1
     f94:	91 1d       	adc	r25, r1
     f96:	b2 9f       	mul	r27, r18
     f98:	70 0d       	add	r23, r0
     f9a:	81 1d       	adc	r24, r1
     f9c:	11 24       	eor	r1, r1
     f9e:	91 1d       	adc	r25, r1
     fa0:	08 95       	ret

00000fa2 <__udivmodhi4>:
     fa2:	aa 1b       	sub	r26, r26
     fa4:	bb 1b       	sub	r27, r27
     fa6:	51 e1       	ldi	r21, 0x11	; 17
     fa8:	07 c0       	rjmp	.+14     	; 0xfb8 <__udivmodhi4_ep>

00000faa <__udivmodhi4_loop>:
     faa:	aa 1f       	adc	r26, r26
     fac:	bb 1f       	adc	r27, r27
     fae:	a6 17       	cp	r26, r22
     fb0:	b7 07       	cpc	r27, r23
     fb2:	10 f0       	brcs	.+4      	; 0xfb8 <__udivmodhi4_ep>
     fb4:	a6 1b       	sub	r26, r22
     fb6:	b7 0b       	sbc	r27, r23

00000fb8 <__udivmodhi4_ep>:
     fb8:	88 1f       	adc	r24, r24
     fba:	99 1f       	adc	r25, r25
     fbc:	5a 95       	dec	r21
     fbe:	a9 f7       	brne	.-22     	; 0xfaa <__udivmodhi4_loop>
     fc0:	80 95       	com	r24
     fc2:	90 95       	com	r25
     fc4:	bc 01       	movw	r22, r24
     fc6:	cd 01       	movw	r24, r26
     fc8:	08 95       	ret

00000fca <fdevopen>:
     fca:	0f 93       	push	r16
     fcc:	1f 93       	push	r17
     fce:	cf 93       	push	r28
     fd0:	df 93       	push	r29
     fd2:	00 97       	sbiw	r24, 0x00	; 0
     fd4:	31 f4       	brne	.+12     	; 0xfe2 <fdevopen+0x18>
     fd6:	61 15       	cp	r22, r1
     fd8:	71 05       	cpc	r23, r1
     fda:	19 f4       	brne	.+6      	; 0xfe2 <fdevopen+0x18>
     fdc:	80 e0       	ldi	r24, 0x00	; 0
     fde:	90 e0       	ldi	r25, 0x00	; 0
     fe0:	39 c0       	rjmp	.+114    	; 0x1054 <__EEPROM_REGION_LENGTH__+0x54>
     fe2:	8b 01       	movw	r16, r22
     fe4:	ec 01       	movw	r28, r24
     fe6:	6e e0       	ldi	r22, 0x0E	; 14
     fe8:	70 e0       	ldi	r23, 0x00	; 0
     fea:	81 e0       	ldi	r24, 0x01	; 1
     fec:	90 e0       	ldi	r25, 0x00	; 0
     fee:	47 d2       	rcall	.+1166   	; 0x147e <calloc>
     ff0:	fc 01       	movw	r30, r24
     ff2:	89 2b       	or	r24, r25
     ff4:	99 f3       	breq	.-26     	; 0xfdc <fdevopen+0x12>
     ff6:	80 e8       	ldi	r24, 0x80	; 128
     ff8:	83 83       	std	Z+3, r24	; 0x03
     ffa:	01 15       	cp	r16, r1
     ffc:	11 05       	cpc	r17, r1
     ffe:	71 f0       	breq	.+28     	; 0x101c <__EEPROM_REGION_LENGTH__+0x1c>
    1000:	13 87       	std	Z+11, r17	; 0x0b
    1002:	02 87       	std	Z+10, r16	; 0x0a
    1004:	81 e8       	ldi	r24, 0x81	; 129
    1006:	83 83       	std	Z+3, r24	; 0x03
    1008:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <__iob>
    100c:	90 91 f0 02 	lds	r25, 0x02F0	; 0x8002f0 <__iob+0x1>
    1010:	89 2b       	or	r24, r25
    1012:	21 f4       	brne	.+8      	; 0x101c <__EEPROM_REGION_LENGTH__+0x1c>
    1014:	f0 93 f0 02 	sts	0x02F0, r31	; 0x8002f0 <__iob+0x1>
    1018:	e0 93 ef 02 	sts	0x02EF, r30	; 0x8002ef <__iob>
    101c:	20 97       	sbiw	r28, 0x00	; 0
    101e:	c9 f0       	breq	.+50     	; 0x1052 <__EEPROM_REGION_LENGTH__+0x52>
    1020:	d1 87       	std	Z+9, r29	; 0x09
    1022:	c0 87       	std	Z+8, r28	; 0x08
    1024:	83 81       	ldd	r24, Z+3	; 0x03
    1026:	82 60       	ori	r24, 0x02	; 2
    1028:	83 83       	std	Z+3, r24	; 0x03
    102a:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <__iob+0x2>
    102e:	90 91 f2 02 	lds	r25, 0x02F2	; 0x8002f2 <__iob+0x3>
    1032:	89 2b       	or	r24, r25
    1034:	71 f4       	brne	.+28     	; 0x1052 <__EEPROM_REGION_LENGTH__+0x52>
    1036:	f0 93 f2 02 	sts	0x02F2, r31	; 0x8002f2 <__iob+0x3>
    103a:	e0 93 f1 02 	sts	0x02F1, r30	; 0x8002f1 <__iob+0x2>
    103e:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <__iob+0x4>
    1042:	90 91 f4 02 	lds	r25, 0x02F4	; 0x8002f4 <__iob+0x5>
    1046:	89 2b       	or	r24, r25
    1048:	21 f4       	brne	.+8      	; 0x1052 <__EEPROM_REGION_LENGTH__+0x52>
    104a:	f0 93 f4 02 	sts	0x02F4, r31	; 0x8002f4 <__iob+0x5>
    104e:	e0 93 f3 02 	sts	0x02F3, r30	; 0x8002f3 <__iob+0x4>
    1052:	cf 01       	movw	r24, r30
    1054:	df 91       	pop	r29
    1056:	cf 91       	pop	r28
    1058:	1f 91       	pop	r17
    105a:	0f 91       	pop	r16
    105c:	08 95       	ret

0000105e <printf>:
    105e:	cf 93       	push	r28
    1060:	df 93       	push	r29
    1062:	cd b7       	in	r28, 0x3d	; 61
    1064:	de b7       	in	r29, 0x3e	; 62
    1066:	ae 01       	movw	r20, r28
    1068:	4a 5f       	subi	r20, 0xFA	; 250
    106a:	5f 4f       	sbci	r21, 0xFF	; 255
    106c:	fa 01       	movw	r30, r20
    106e:	61 91       	ld	r22, Z+
    1070:	71 91       	ld	r23, Z+
    1072:	af 01       	movw	r20, r30
    1074:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <__iob+0x2>
    1078:	90 91 f2 02 	lds	r25, 0x02F2	; 0x8002f2 <__iob+0x3>
    107c:	03 d0       	rcall	.+6      	; 0x1084 <vfprintf>
    107e:	df 91       	pop	r29
    1080:	cf 91       	pop	r28
    1082:	08 95       	ret

00001084 <vfprintf>:
    1084:	2f 92       	push	r2
    1086:	3f 92       	push	r3
    1088:	4f 92       	push	r4
    108a:	5f 92       	push	r5
    108c:	6f 92       	push	r6
    108e:	7f 92       	push	r7
    1090:	8f 92       	push	r8
    1092:	9f 92       	push	r9
    1094:	af 92       	push	r10
    1096:	bf 92       	push	r11
    1098:	cf 92       	push	r12
    109a:	df 92       	push	r13
    109c:	ef 92       	push	r14
    109e:	ff 92       	push	r15
    10a0:	0f 93       	push	r16
    10a2:	1f 93       	push	r17
    10a4:	cf 93       	push	r28
    10a6:	df 93       	push	r29
    10a8:	cd b7       	in	r28, 0x3d	; 61
    10aa:	de b7       	in	r29, 0x3e	; 62
    10ac:	2b 97       	sbiw	r28, 0x0b	; 11
    10ae:	0f b6       	in	r0, 0x3f	; 63
    10b0:	f8 94       	cli
    10b2:	de bf       	out	0x3e, r29	; 62
    10b4:	0f be       	out	0x3f, r0	; 63
    10b6:	cd bf       	out	0x3d, r28	; 61
    10b8:	6c 01       	movw	r12, r24
    10ba:	7b 01       	movw	r14, r22
    10bc:	8a 01       	movw	r16, r20
    10be:	fc 01       	movw	r30, r24
    10c0:	17 82       	std	Z+7, r1	; 0x07
    10c2:	16 82       	std	Z+6, r1	; 0x06
    10c4:	83 81       	ldd	r24, Z+3	; 0x03
    10c6:	81 ff       	sbrs	r24, 1
    10c8:	bf c1       	rjmp	.+894    	; 0x1448 <vfprintf+0x3c4>
    10ca:	ce 01       	movw	r24, r28
    10cc:	01 96       	adiw	r24, 0x01	; 1
    10ce:	3c 01       	movw	r6, r24
    10d0:	f6 01       	movw	r30, r12
    10d2:	93 81       	ldd	r25, Z+3	; 0x03
    10d4:	f7 01       	movw	r30, r14
    10d6:	93 fd       	sbrc	r25, 3
    10d8:	85 91       	lpm	r24, Z+
    10da:	93 ff       	sbrs	r25, 3
    10dc:	81 91       	ld	r24, Z+
    10de:	7f 01       	movw	r14, r30
    10e0:	88 23       	and	r24, r24
    10e2:	09 f4       	brne	.+2      	; 0x10e6 <vfprintf+0x62>
    10e4:	ad c1       	rjmp	.+858    	; 0x1440 <vfprintf+0x3bc>
    10e6:	85 32       	cpi	r24, 0x25	; 37
    10e8:	39 f4       	brne	.+14     	; 0x10f8 <vfprintf+0x74>
    10ea:	93 fd       	sbrc	r25, 3
    10ec:	85 91       	lpm	r24, Z+
    10ee:	93 ff       	sbrs	r25, 3
    10f0:	81 91       	ld	r24, Z+
    10f2:	7f 01       	movw	r14, r30
    10f4:	85 32       	cpi	r24, 0x25	; 37
    10f6:	21 f4       	brne	.+8      	; 0x1100 <vfprintf+0x7c>
    10f8:	b6 01       	movw	r22, r12
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	18 d3       	rcall	.+1584   	; 0x172e <fputc>
    10fe:	e8 cf       	rjmp	.-48     	; 0x10d0 <vfprintf+0x4c>
    1100:	91 2c       	mov	r9, r1
    1102:	21 2c       	mov	r2, r1
    1104:	31 2c       	mov	r3, r1
    1106:	ff e1       	ldi	r31, 0x1F	; 31
    1108:	f3 15       	cp	r31, r3
    110a:	d8 f0       	brcs	.+54     	; 0x1142 <vfprintf+0xbe>
    110c:	8b 32       	cpi	r24, 0x2B	; 43
    110e:	79 f0       	breq	.+30     	; 0x112e <vfprintf+0xaa>
    1110:	38 f4       	brcc	.+14     	; 0x1120 <vfprintf+0x9c>
    1112:	80 32       	cpi	r24, 0x20	; 32
    1114:	79 f0       	breq	.+30     	; 0x1134 <vfprintf+0xb0>
    1116:	83 32       	cpi	r24, 0x23	; 35
    1118:	a1 f4       	brne	.+40     	; 0x1142 <vfprintf+0xbe>
    111a:	23 2d       	mov	r18, r3
    111c:	20 61       	ori	r18, 0x10	; 16
    111e:	1d c0       	rjmp	.+58     	; 0x115a <vfprintf+0xd6>
    1120:	8d 32       	cpi	r24, 0x2D	; 45
    1122:	61 f0       	breq	.+24     	; 0x113c <vfprintf+0xb8>
    1124:	80 33       	cpi	r24, 0x30	; 48
    1126:	69 f4       	brne	.+26     	; 0x1142 <vfprintf+0xbe>
    1128:	23 2d       	mov	r18, r3
    112a:	21 60       	ori	r18, 0x01	; 1
    112c:	16 c0       	rjmp	.+44     	; 0x115a <vfprintf+0xd6>
    112e:	83 2d       	mov	r24, r3
    1130:	82 60       	ori	r24, 0x02	; 2
    1132:	38 2e       	mov	r3, r24
    1134:	e3 2d       	mov	r30, r3
    1136:	e4 60       	ori	r30, 0x04	; 4
    1138:	3e 2e       	mov	r3, r30
    113a:	2a c0       	rjmp	.+84     	; 0x1190 <vfprintf+0x10c>
    113c:	f3 2d       	mov	r31, r3
    113e:	f8 60       	ori	r31, 0x08	; 8
    1140:	1d c0       	rjmp	.+58     	; 0x117c <vfprintf+0xf8>
    1142:	37 fc       	sbrc	r3, 7
    1144:	2d c0       	rjmp	.+90     	; 0x11a0 <vfprintf+0x11c>
    1146:	20 ed       	ldi	r18, 0xD0	; 208
    1148:	28 0f       	add	r18, r24
    114a:	2a 30       	cpi	r18, 0x0A	; 10
    114c:	40 f0       	brcs	.+16     	; 0x115e <vfprintf+0xda>
    114e:	8e 32       	cpi	r24, 0x2E	; 46
    1150:	b9 f4       	brne	.+46     	; 0x1180 <vfprintf+0xfc>
    1152:	36 fc       	sbrc	r3, 6
    1154:	75 c1       	rjmp	.+746    	; 0x1440 <vfprintf+0x3bc>
    1156:	23 2d       	mov	r18, r3
    1158:	20 64       	ori	r18, 0x40	; 64
    115a:	32 2e       	mov	r3, r18
    115c:	19 c0       	rjmp	.+50     	; 0x1190 <vfprintf+0x10c>
    115e:	36 fe       	sbrs	r3, 6
    1160:	06 c0       	rjmp	.+12     	; 0x116e <vfprintf+0xea>
    1162:	8a e0       	ldi	r24, 0x0A	; 10
    1164:	98 9e       	mul	r9, r24
    1166:	20 0d       	add	r18, r0
    1168:	11 24       	eor	r1, r1
    116a:	92 2e       	mov	r9, r18
    116c:	11 c0       	rjmp	.+34     	; 0x1190 <vfprintf+0x10c>
    116e:	ea e0       	ldi	r30, 0x0A	; 10
    1170:	2e 9e       	mul	r2, r30
    1172:	20 0d       	add	r18, r0
    1174:	11 24       	eor	r1, r1
    1176:	22 2e       	mov	r2, r18
    1178:	f3 2d       	mov	r31, r3
    117a:	f0 62       	ori	r31, 0x20	; 32
    117c:	3f 2e       	mov	r3, r31
    117e:	08 c0       	rjmp	.+16     	; 0x1190 <vfprintf+0x10c>
    1180:	8c 36       	cpi	r24, 0x6C	; 108
    1182:	21 f4       	brne	.+8      	; 0x118c <vfprintf+0x108>
    1184:	83 2d       	mov	r24, r3
    1186:	80 68       	ori	r24, 0x80	; 128
    1188:	38 2e       	mov	r3, r24
    118a:	02 c0       	rjmp	.+4      	; 0x1190 <vfprintf+0x10c>
    118c:	88 36       	cpi	r24, 0x68	; 104
    118e:	41 f4       	brne	.+16     	; 0x11a0 <vfprintf+0x11c>
    1190:	f7 01       	movw	r30, r14
    1192:	93 fd       	sbrc	r25, 3
    1194:	85 91       	lpm	r24, Z+
    1196:	93 ff       	sbrs	r25, 3
    1198:	81 91       	ld	r24, Z+
    119a:	7f 01       	movw	r14, r30
    119c:	81 11       	cpse	r24, r1
    119e:	b3 cf       	rjmp	.-154    	; 0x1106 <vfprintf+0x82>
    11a0:	98 2f       	mov	r25, r24
    11a2:	9f 7d       	andi	r25, 0xDF	; 223
    11a4:	95 54       	subi	r25, 0x45	; 69
    11a6:	93 30       	cpi	r25, 0x03	; 3
    11a8:	28 f4       	brcc	.+10     	; 0x11b4 <vfprintf+0x130>
    11aa:	0c 5f       	subi	r16, 0xFC	; 252
    11ac:	1f 4f       	sbci	r17, 0xFF	; 255
    11ae:	9f e3       	ldi	r25, 0x3F	; 63
    11b0:	99 83       	std	Y+1, r25	; 0x01
    11b2:	0d c0       	rjmp	.+26     	; 0x11ce <vfprintf+0x14a>
    11b4:	83 36       	cpi	r24, 0x63	; 99
    11b6:	31 f0       	breq	.+12     	; 0x11c4 <vfprintf+0x140>
    11b8:	83 37       	cpi	r24, 0x73	; 115
    11ba:	71 f0       	breq	.+28     	; 0x11d8 <vfprintf+0x154>
    11bc:	83 35       	cpi	r24, 0x53	; 83
    11be:	09 f0       	breq	.+2      	; 0x11c2 <vfprintf+0x13e>
    11c0:	55 c0       	rjmp	.+170    	; 0x126c <vfprintf+0x1e8>
    11c2:	20 c0       	rjmp	.+64     	; 0x1204 <vfprintf+0x180>
    11c4:	f8 01       	movw	r30, r16
    11c6:	80 81       	ld	r24, Z
    11c8:	89 83       	std	Y+1, r24	; 0x01
    11ca:	0e 5f       	subi	r16, 0xFE	; 254
    11cc:	1f 4f       	sbci	r17, 0xFF	; 255
    11ce:	88 24       	eor	r8, r8
    11d0:	83 94       	inc	r8
    11d2:	91 2c       	mov	r9, r1
    11d4:	53 01       	movw	r10, r6
    11d6:	12 c0       	rjmp	.+36     	; 0x11fc <vfprintf+0x178>
    11d8:	28 01       	movw	r4, r16
    11da:	f2 e0       	ldi	r31, 0x02	; 2
    11dc:	4f 0e       	add	r4, r31
    11de:	51 1c       	adc	r5, r1
    11e0:	f8 01       	movw	r30, r16
    11e2:	a0 80       	ld	r10, Z
    11e4:	b1 80       	ldd	r11, Z+1	; 0x01
    11e6:	36 fe       	sbrs	r3, 6
    11e8:	03 c0       	rjmp	.+6      	; 0x11f0 <vfprintf+0x16c>
    11ea:	69 2d       	mov	r22, r9
    11ec:	70 e0       	ldi	r23, 0x00	; 0
    11ee:	02 c0       	rjmp	.+4      	; 0x11f4 <vfprintf+0x170>
    11f0:	6f ef       	ldi	r22, 0xFF	; 255
    11f2:	7f ef       	ldi	r23, 0xFF	; 255
    11f4:	c5 01       	movw	r24, r10
    11f6:	90 d2       	rcall	.+1312   	; 0x1718 <strnlen>
    11f8:	4c 01       	movw	r8, r24
    11fa:	82 01       	movw	r16, r4
    11fc:	f3 2d       	mov	r31, r3
    11fe:	ff 77       	andi	r31, 0x7F	; 127
    1200:	3f 2e       	mov	r3, r31
    1202:	15 c0       	rjmp	.+42     	; 0x122e <vfprintf+0x1aa>
    1204:	28 01       	movw	r4, r16
    1206:	22 e0       	ldi	r18, 0x02	; 2
    1208:	42 0e       	add	r4, r18
    120a:	51 1c       	adc	r5, r1
    120c:	f8 01       	movw	r30, r16
    120e:	a0 80       	ld	r10, Z
    1210:	b1 80       	ldd	r11, Z+1	; 0x01
    1212:	36 fe       	sbrs	r3, 6
    1214:	03 c0       	rjmp	.+6      	; 0x121c <vfprintf+0x198>
    1216:	69 2d       	mov	r22, r9
    1218:	70 e0       	ldi	r23, 0x00	; 0
    121a:	02 c0       	rjmp	.+4      	; 0x1220 <vfprintf+0x19c>
    121c:	6f ef       	ldi	r22, 0xFF	; 255
    121e:	7f ef       	ldi	r23, 0xFF	; 255
    1220:	c5 01       	movw	r24, r10
    1222:	68 d2       	rcall	.+1232   	; 0x16f4 <strnlen_P>
    1224:	4c 01       	movw	r8, r24
    1226:	f3 2d       	mov	r31, r3
    1228:	f0 68       	ori	r31, 0x80	; 128
    122a:	3f 2e       	mov	r3, r31
    122c:	82 01       	movw	r16, r4
    122e:	33 fc       	sbrc	r3, 3
    1230:	19 c0       	rjmp	.+50     	; 0x1264 <vfprintf+0x1e0>
    1232:	82 2d       	mov	r24, r2
    1234:	90 e0       	ldi	r25, 0x00	; 0
    1236:	88 16       	cp	r8, r24
    1238:	99 06       	cpc	r9, r25
    123a:	a0 f4       	brcc	.+40     	; 0x1264 <vfprintf+0x1e0>
    123c:	b6 01       	movw	r22, r12
    123e:	80 e2       	ldi	r24, 0x20	; 32
    1240:	90 e0       	ldi	r25, 0x00	; 0
    1242:	75 d2       	rcall	.+1258   	; 0x172e <fputc>
    1244:	2a 94       	dec	r2
    1246:	f5 cf       	rjmp	.-22     	; 0x1232 <vfprintf+0x1ae>
    1248:	f5 01       	movw	r30, r10
    124a:	37 fc       	sbrc	r3, 7
    124c:	85 91       	lpm	r24, Z+
    124e:	37 fe       	sbrs	r3, 7
    1250:	81 91       	ld	r24, Z+
    1252:	5f 01       	movw	r10, r30
    1254:	b6 01       	movw	r22, r12
    1256:	90 e0       	ldi	r25, 0x00	; 0
    1258:	6a d2       	rcall	.+1236   	; 0x172e <fputc>
    125a:	21 10       	cpse	r2, r1
    125c:	2a 94       	dec	r2
    125e:	21 e0       	ldi	r18, 0x01	; 1
    1260:	82 1a       	sub	r8, r18
    1262:	91 08       	sbc	r9, r1
    1264:	81 14       	cp	r8, r1
    1266:	91 04       	cpc	r9, r1
    1268:	79 f7       	brne	.-34     	; 0x1248 <vfprintf+0x1c4>
    126a:	e1 c0       	rjmp	.+450    	; 0x142e <vfprintf+0x3aa>
    126c:	84 36       	cpi	r24, 0x64	; 100
    126e:	11 f0       	breq	.+4      	; 0x1274 <vfprintf+0x1f0>
    1270:	89 36       	cpi	r24, 0x69	; 105
    1272:	39 f5       	brne	.+78     	; 0x12c2 <vfprintf+0x23e>
    1274:	f8 01       	movw	r30, r16
    1276:	37 fe       	sbrs	r3, 7
    1278:	07 c0       	rjmp	.+14     	; 0x1288 <vfprintf+0x204>
    127a:	60 81       	ld	r22, Z
    127c:	71 81       	ldd	r23, Z+1	; 0x01
    127e:	82 81       	ldd	r24, Z+2	; 0x02
    1280:	93 81       	ldd	r25, Z+3	; 0x03
    1282:	0c 5f       	subi	r16, 0xFC	; 252
    1284:	1f 4f       	sbci	r17, 0xFF	; 255
    1286:	08 c0       	rjmp	.+16     	; 0x1298 <vfprintf+0x214>
    1288:	60 81       	ld	r22, Z
    128a:	71 81       	ldd	r23, Z+1	; 0x01
    128c:	07 2e       	mov	r0, r23
    128e:	00 0c       	add	r0, r0
    1290:	88 0b       	sbc	r24, r24
    1292:	99 0b       	sbc	r25, r25
    1294:	0e 5f       	subi	r16, 0xFE	; 254
    1296:	1f 4f       	sbci	r17, 0xFF	; 255
    1298:	f3 2d       	mov	r31, r3
    129a:	ff 76       	andi	r31, 0x6F	; 111
    129c:	3f 2e       	mov	r3, r31
    129e:	97 ff       	sbrs	r25, 7
    12a0:	09 c0       	rjmp	.+18     	; 0x12b4 <vfprintf+0x230>
    12a2:	90 95       	com	r25
    12a4:	80 95       	com	r24
    12a6:	70 95       	com	r23
    12a8:	61 95       	neg	r22
    12aa:	7f 4f       	sbci	r23, 0xFF	; 255
    12ac:	8f 4f       	sbci	r24, 0xFF	; 255
    12ae:	9f 4f       	sbci	r25, 0xFF	; 255
    12b0:	f0 68       	ori	r31, 0x80	; 128
    12b2:	3f 2e       	mov	r3, r31
    12b4:	2a e0       	ldi	r18, 0x0A	; 10
    12b6:	30 e0       	ldi	r19, 0x00	; 0
    12b8:	a3 01       	movw	r20, r6
    12ba:	75 d2       	rcall	.+1258   	; 0x17a6 <__ultoa_invert>
    12bc:	88 2e       	mov	r8, r24
    12be:	86 18       	sub	r8, r6
    12c0:	44 c0       	rjmp	.+136    	; 0x134a <vfprintf+0x2c6>
    12c2:	85 37       	cpi	r24, 0x75	; 117
    12c4:	31 f4       	brne	.+12     	; 0x12d2 <vfprintf+0x24e>
    12c6:	23 2d       	mov	r18, r3
    12c8:	2f 7e       	andi	r18, 0xEF	; 239
    12ca:	b2 2e       	mov	r11, r18
    12cc:	2a e0       	ldi	r18, 0x0A	; 10
    12ce:	30 e0       	ldi	r19, 0x00	; 0
    12d0:	25 c0       	rjmp	.+74     	; 0x131c <vfprintf+0x298>
    12d2:	93 2d       	mov	r25, r3
    12d4:	99 7f       	andi	r25, 0xF9	; 249
    12d6:	b9 2e       	mov	r11, r25
    12d8:	8f 36       	cpi	r24, 0x6F	; 111
    12da:	c1 f0       	breq	.+48     	; 0x130c <vfprintf+0x288>
    12dc:	18 f4       	brcc	.+6      	; 0x12e4 <vfprintf+0x260>
    12de:	88 35       	cpi	r24, 0x58	; 88
    12e0:	79 f0       	breq	.+30     	; 0x1300 <vfprintf+0x27c>
    12e2:	ae c0       	rjmp	.+348    	; 0x1440 <vfprintf+0x3bc>
    12e4:	80 37       	cpi	r24, 0x70	; 112
    12e6:	19 f0       	breq	.+6      	; 0x12ee <vfprintf+0x26a>
    12e8:	88 37       	cpi	r24, 0x78	; 120
    12ea:	21 f0       	breq	.+8      	; 0x12f4 <vfprintf+0x270>
    12ec:	a9 c0       	rjmp	.+338    	; 0x1440 <vfprintf+0x3bc>
    12ee:	e9 2f       	mov	r30, r25
    12f0:	e0 61       	ori	r30, 0x10	; 16
    12f2:	be 2e       	mov	r11, r30
    12f4:	b4 fe       	sbrs	r11, 4
    12f6:	0d c0       	rjmp	.+26     	; 0x1312 <vfprintf+0x28e>
    12f8:	fb 2d       	mov	r31, r11
    12fa:	f4 60       	ori	r31, 0x04	; 4
    12fc:	bf 2e       	mov	r11, r31
    12fe:	09 c0       	rjmp	.+18     	; 0x1312 <vfprintf+0x28e>
    1300:	34 fe       	sbrs	r3, 4
    1302:	0a c0       	rjmp	.+20     	; 0x1318 <vfprintf+0x294>
    1304:	29 2f       	mov	r18, r25
    1306:	26 60       	ori	r18, 0x06	; 6
    1308:	b2 2e       	mov	r11, r18
    130a:	06 c0       	rjmp	.+12     	; 0x1318 <vfprintf+0x294>
    130c:	28 e0       	ldi	r18, 0x08	; 8
    130e:	30 e0       	ldi	r19, 0x00	; 0
    1310:	05 c0       	rjmp	.+10     	; 0x131c <vfprintf+0x298>
    1312:	20 e1       	ldi	r18, 0x10	; 16
    1314:	30 e0       	ldi	r19, 0x00	; 0
    1316:	02 c0       	rjmp	.+4      	; 0x131c <vfprintf+0x298>
    1318:	20 e1       	ldi	r18, 0x10	; 16
    131a:	32 e0       	ldi	r19, 0x02	; 2
    131c:	f8 01       	movw	r30, r16
    131e:	b7 fe       	sbrs	r11, 7
    1320:	07 c0       	rjmp	.+14     	; 0x1330 <vfprintf+0x2ac>
    1322:	60 81       	ld	r22, Z
    1324:	71 81       	ldd	r23, Z+1	; 0x01
    1326:	82 81       	ldd	r24, Z+2	; 0x02
    1328:	93 81       	ldd	r25, Z+3	; 0x03
    132a:	0c 5f       	subi	r16, 0xFC	; 252
    132c:	1f 4f       	sbci	r17, 0xFF	; 255
    132e:	06 c0       	rjmp	.+12     	; 0x133c <vfprintf+0x2b8>
    1330:	60 81       	ld	r22, Z
    1332:	71 81       	ldd	r23, Z+1	; 0x01
    1334:	80 e0       	ldi	r24, 0x00	; 0
    1336:	90 e0       	ldi	r25, 0x00	; 0
    1338:	0e 5f       	subi	r16, 0xFE	; 254
    133a:	1f 4f       	sbci	r17, 0xFF	; 255
    133c:	a3 01       	movw	r20, r6
    133e:	33 d2       	rcall	.+1126   	; 0x17a6 <__ultoa_invert>
    1340:	88 2e       	mov	r8, r24
    1342:	86 18       	sub	r8, r6
    1344:	fb 2d       	mov	r31, r11
    1346:	ff 77       	andi	r31, 0x7F	; 127
    1348:	3f 2e       	mov	r3, r31
    134a:	36 fe       	sbrs	r3, 6
    134c:	0d c0       	rjmp	.+26     	; 0x1368 <vfprintf+0x2e4>
    134e:	23 2d       	mov	r18, r3
    1350:	2e 7f       	andi	r18, 0xFE	; 254
    1352:	a2 2e       	mov	r10, r18
    1354:	89 14       	cp	r8, r9
    1356:	58 f4       	brcc	.+22     	; 0x136e <vfprintf+0x2ea>
    1358:	34 fe       	sbrs	r3, 4
    135a:	0b c0       	rjmp	.+22     	; 0x1372 <vfprintf+0x2ee>
    135c:	32 fc       	sbrc	r3, 2
    135e:	09 c0       	rjmp	.+18     	; 0x1372 <vfprintf+0x2ee>
    1360:	83 2d       	mov	r24, r3
    1362:	8e 7e       	andi	r24, 0xEE	; 238
    1364:	a8 2e       	mov	r10, r24
    1366:	05 c0       	rjmp	.+10     	; 0x1372 <vfprintf+0x2ee>
    1368:	b8 2c       	mov	r11, r8
    136a:	a3 2c       	mov	r10, r3
    136c:	03 c0       	rjmp	.+6      	; 0x1374 <vfprintf+0x2f0>
    136e:	b8 2c       	mov	r11, r8
    1370:	01 c0       	rjmp	.+2      	; 0x1374 <vfprintf+0x2f0>
    1372:	b9 2c       	mov	r11, r9
    1374:	a4 fe       	sbrs	r10, 4
    1376:	0f c0       	rjmp	.+30     	; 0x1396 <vfprintf+0x312>
    1378:	fe 01       	movw	r30, r28
    137a:	e8 0d       	add	r30, r8
    137c:	f1 1d       	adc	r31, r1
    137e:	80 81       	ld	r24, Z
    1380:	80 33       	cpi	r24, 0x30	; 48
    1382:	21 f4       	brne	.+8      	; 0x138c <vfprintf+0x308>
    1384:	9a 2d       	mov	r25, r10
    1386:	99 7e       	andi	r25, 0xE9	; 233
    1388:	a9 2e       	mov	r10, r25
    138a:	09 c0       	rjmp	.+18     	; 0x139e <vfprintf+0x31a>
    138c:	a2 fe       	sbrs	r10, 2
    138e:	06 c0       	rjmp	.+12     	; 0x139c <vfprintf+0x318>
    1390:	b3 94       	inc	r11
    1392:	b3 94       	inc	r11
    1394:	04 c0       	rjmp	.+8      	; 0x139e <vfprintf+0x31a>
    1396:	8a 2d       	mov	r24, r10
    1398:	86 78       	andi	r24, 0x86	; 134
    139a:	09 f0       	breq	.+2      	; 0x139e <vfprintf+0x31a>
    139c:	b3 94       	inc	r11
    139e:	a3 fc       	sbrc	r10, 3
    13a0:	10 c0       	rjmp	.+32     	; 0x13c2 <vfprintf+0x33e>
    13a2:	a0 fe       	sbrs	r10, 0
    13a4:	06 c0       	rjmp	.+12     	; 0x13b2 <vfprintf+0x32e>
    13a6:	b2 14       	cp	r11, r2
    13a8:	80 f4       	brcc	.+32     	; 0x13ca <vfprintf+0x346>
    13aa:	28 0c       	add	r2, r8
    13ac:	92 2c       	mov	r9, r2
    13ae:	9b 18       	sub	r9, r11
    13b0:	0d c0       	rjmp	.+26     	; 0x13cc <vfprintf+0x348>
    13b2:	b2 14       	cp	r11, r2
    13b4:	58 f4       	brcc	.+22     	; 0x13cc <vfprintf+0x348>
    13b6:	b6 01       	movw	r22, r12
    13b8:	80 e2       	ldi	r24, 0x20	; 32
    13ba:	90 e0       	ldi	r25, 0x00	; 0
    13bc:	b8 d1       	rcall	.+880    	; 0x172e <fputc>
    13be:	b3 94       	inc	r11
    13c0:	f8 cf       	rjmp	.-16     	; 0x13b2 <vfprintf+0x32e>
    13c2:	b2 14       	cp	r11, r2
    13c4:	18 f4       	brcc	.+6      	; 0x13cc <vfprintf+0x348>
    13c6:	2b 18       	sub	r2, r11
    13c8:	02 c0       	rjmp	.+4      	; 0x13ce <vfprintf+0x34a>
    13ca:	98 2c       	mov	r9, r8
    13cc:	21 2c       	mov	r2, r1
    13ce:	a4 fe       	sbrs	r10, 4
    13d0:	0f c0       	rjmp	.+30     	; 0x13f0 <vfprintf+0x36c>
    13d2:	b6 01       	movw	r22, r12
    13d4:	80 e3       	ldi	r24, 0x30	; 48
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	aa d1       	rcall	.+852    	; 0x172e <fputc>
    13da:	a2 fe       	sbrs	r10, 2
    13dc:	16 c0       	rjmp	.+44     	; 0x140a <vfprintf+0x386>
    13de:	a1 fc       	sbrc	r10, 1
    13e0:	03 c0       	rjmp	.+6      	; 0x13e8 <vfprintf+0x364>
    13e2:	88 e7       	ldi	r24, 0x78	; 120
    13e4:	90 e0       	ldi	r25, 0x00	; 0
    13e6:	02 c0       	rjmp	.+4      	; 0x13ec <vfprintf+0x368>
    13e8:	88 e5       	ldi	r24, 0x58	; 88
    13ea:	90 e0       	ldi	r25, 0x00	; 0
    13ec:	b6 01       	movw	r22, r12
    13ee:	0c c0       	rjmp	.+24     	; 0x1408 <vfprintf+0x384>
    13f0:	8a 2d       	mov	r24, r10
    13f2:	86 78       	andi	r24, 0x86	; 134
    13f4:	51 f0       	breq	.+20     	; 0x140a <vfprintf+0x386>
    13f6:	a1 fe       	sbrs	r10, 1
    13f8:	02 c0       	rjmp	.+4      	; 0x13fe <vfprintf+0x37a>
    13fa:	8b e2       	ldi	r24, 0x2B	; 43
    13fc:	01 c0       	rjmp	.+2      	; 0x1400 <vfprintf+0x37c>
    13fe:	80 e2       	ldi	r24, 0x20	; 32
    1400:	a7 fc       	sbrc	r10, 7
    1402:	8d e2       	ldi	r24, 0x2D	; 45
    1404:	b6 01       	movw	r22, r12
    1406:	90 e0       	ldi	r25, 0x00	; 0
    1408:	92 d1       	rcall	.+804    	; 0x172e <fputc>
    140a:	89 14       	cp	r8, r9
    140c:	30 f4       	brcc	.+12     	; 0x141a <vfprintf+0x396>
    140e:	b6 01       	movw	r22, r12
    1410:	80 e3       	ldi	r24, 0x30	; 48
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	8c d1       	rcall	.+792    	; 0x172e <fputc>
    1416:	9a 94       	dec	r9
    1418:	f8 cf       	rjmp	.-16     	; 0x140a <vfprintf+0x386>
    141a:	8a 94       	dec	r8
    141c:	f3 01       	movw	r30, r6
    141e:	e8 0d       	add	r30, r8
    1420:	f1 1d       	adc	r31, r1
    1422:	80 81       	ld	r24, Z
    1424:	b6 01       	movw	r22, r12
    1426:	90 e0       	ldi	r25, 0x00	; 0
    1428:	82 d1       	rcall	.+772    	; 0x172e <fputc>
    142a:	81 10       	cpse	r8, r1
    142c:	f6 cf       	rjmp	.-20     	; 0x141a <vfprintf+0x396>
    142e:	22 20       	and	r2, r2
    1430:	09 f4       	brne	.+2      	; 0x1434 <vfprintf+0x3b0>
    1432:	4e ce       	rjmp	.-868    	; 0x10d0 <vfprintf+0x4c>
    1434:	b6 01       	movw	r22, r12
    1436:	80 e2       	ldi	r24, 0x20	; 32
    1438:	90 e0       	ldi	r25, 0x00	; 0
    143a:	79 d1       	rcall	.+754    	; 0x172e <fputc>
    143c:	2a 94       	dec	r2
    143e:	f7 cf       	rjmp	.-18     	; 0x142e <vfprintf+0x3aa>
    1440:	f6 01       	movw	r30, r12
    1442:	86 81       	ldd	r24, Z+6	; 0x06
    1444:	97 81       	ldd	r25, Z+7	; 0x07
    1446:	02 c0       	rjmp	.+4      	; 0x144c <vfprintf+0x3c8>
    1448:	8f ef       	ldi	r24, 0xFF	; 255
    144a:	9f ef       	ldi	r25, 0xFF	; 255
    144c:	2b 96       	adiw	r28, 0x0b	; 11
    144e:	0f b6       	in	r0, 0x3f	; 63
    1450:	f8 94       	cli
    1452:	de bf       	out	0x3e, r29	; 62
    1454:	0f be       	out	0x3f, r0	; 63
    1456:	cd bf       	out	0x3d, r28	; 61
    1458:	df 91       	pop	r29
    145a:	cf 91       	pop	r28
    145c:	1f 91       	pop	r17
    145e:	0f 91       	pop	r16
    1460:	ff 90       	pop	r15
    1462:	ef 90       	pop	r14
    1464:	df 90       	pop	r13
    1466:	cf 90       	pop	r12
    1468:	bf 90       	pop	r11
    146a:	af 90       	pop	r10
    146c:	9f 90       	pop	r9
    146e:	8f 90       	pop	r8
    1470:	7f 90       	pop	r7
    1472:	6f 90       	pop	r6
    1474:	5f 90       	pop	r5
    1476:	4f 90       	pop	r4
    1478:	3f 90       	pop	r3
    147a:	2f 90       	pop	r2
    147c:	08 95       	ret

0000147e <calloc>:
    147e:	0f 93       	push	r16
    1480:	1f 93       	push	r17
    1482:	cf 93       	push	r28
    1484:	df 93       	push	r29
    1486:	86 9f       	mul	r24, r22
    1488:	80 01       	movw	r16, r0
    148a:	87 9f       	mul	r24, r23
    148c:	10 0d       	add	r17, r0
    148e:	96 9f       	mul	r25, r22
    1490:	10 0d       	add	r17, r0
    1492:	11 24       	eor	r1, r1
    1494:	c8 01       	movw	r24, r16
    1496:	0d d0       	rcall	.+26     	; 0x14b2 <malloc>
    1498:	ec 01       	movw	r28, r24
    149a:	00 97       	sbiw	r24, 0x00	; 0
    149c:	21 f0       	breq	.+8      	; 0x14a6 <calloc+0x28>
    149e:	a8 01       	movw	r20, r16
    14a0:	60 e0       	ldi	r22, 0x00	; 0
    14a2:	70 e0       	ldi	r23, 0x00	; 0
    14a4:	32 d1       	rcall	.+612    	; 0x170a <memset>
    14a6:	ce 01       	movw	r24, r28
    14a8:	df 91       	pop	r29
    14aa:	cf 91       	pop	r28
    14ac:	1f 91       	pop	r17
    14ae:	0f 91       	pop	r16
    14b0:	08 95       	ret

000014b2 <malloc>:
    14b2:	0f 93       	push	r16
    14b4:	1f 93       	push	r17
    14b6:	cf 93       	push	r28
    14b8:	df 93       	push	r29
    14ba:	82 30       	cpi	r24, 0x02	; 2
    14bc:	91 05       	cpc	r25, r1
    14be:	10 f4       	brcc	.+4      	; 0x14c4 <malloc+0x12>
    14c0:	82 e0       	ldi	r24, 0x02	; 2
    14c2:	90 e0       	ldi	r25, 0x00	; 0
    14c4:	e0 91 f7 02 	lds	r30, 0x02F7	; 0x8002f7 <__flp>
    14c8:	f0 91 f8 02 	lds	r31, 0x02F8	; 0x8002f8 <__flp+0x1>
    14cc:	20 e0       	ldi	r18, 0x00	; 0
    14ce:	30 e0       	ldi	r19, 0x00	; 0
    14d0:	a0 e0       	ldi	r26, 0x00	; 0
    14d2:	b0 e0       	ldi	r27, 0x00	; 0
    14d4:	30 97       	sbiw	r30, 0x00	; 0
    14d6:	19 f1       	breq	.+70     	; 0x151e <malloc+0x6c>
    14d8:	40 81       	ld	r20, Z
    14da:	51 81       	ldd	r21, Z+1	; 0x01
    14dc:	02 81       	ldd	r16, Z+2	; 0x02
    14de:	13 81       	ldd	r17, Z+3	; 0x03
    14e0:	48 17       	cp	r20, r24
    14e2:	59 07       	cpc	r21, r25
    14e4:	c8 f0       	brcs	.+50     	; 0x1518 <malloc+0x66>
    14e6:	84 17       	cp	r24, r20
    14e8:	95 07       	cpc	r25, r21
    14ea:	69 f4       	brne	.+26     	; 0x1506 <malloc+0x54>
    14ec:	10 97       	sbiw	r26, 0x00	; 0
    14ee:	31 f0       	breq	.+12     	; 0x14fc <malloc+0x4a>
    14f0:	12 96       	adiw	r26, 0x02	; 2
    14f2:	0c 93       	st	X, r16
    14f4:	12 97       	sbiw	r26, 0x02	; 2
    14f6:	13 96       	adiw	r26, 0x03	; 3
    14f8:	1c 93       	st	X, r17
    14fa:	27 c0       	rjmp	.+78     	; 0x154a <malloc+0x98>
    14fc:	00 93 f7 02 	sts	0x02F7, r16	; 0x8002f7 <__flp>
    1500:	10 93 f8 02 	sts	0x02F8, r17	; 0x8002f8 <__flp+0x1>
    1504:	22 c0       	rjmp	.+68     	; 0x154a <malloc+0x98>
    1506:	21 15       	cp	r18, r1
    1508:	31 05       	cpc	r19, r1
    150a:	19 f0       	breq	.+6      	; 0x1512 <malloc+0x60>
    150c:	42 17       	cp	r20, r18
    150e:	53 07       	cpc	r21, r19
    1510:	18 f4       	brcc	.+6      	; 0x1518 <malloc+0x66>
    1512:	9a 01       	movw	r18, r20
    1514:	bd 01       	movw	r22, r26
    1516:	ef 01       	movw	r28, r30
    1518:	df 01       	movw	r26, r30
    151a:	f8 01       	movw	r30, r16
    151c:	db cf       	rjmp	.-74     	; 0x14d4 <malloc+0x22>
    151e:	21 15       	cp	r18, r1
    1520:	31 05       	cpc	r19, r1
    1522:	f9 f0       	breq	.+62     	; 0x1562 <malloc+0xb0>
    1524:	28 1b       	sub	r18, r24
    1526:	39 0b       	sbc	r19, r25
    1528:	24 30       	cpi	r18, 0x04	; 4
    152a:	31 05       	cpc	r19, r1
    152c:	80 f4       	brcc	.+32     	; 0x154e <malloc+0x9c>
    152e:	8a 81       	ldd	r24, Y+2	; 0x02
    1530:	9b 81       	ldd	r25, Y+3	; 0x03
    1532:	61 15       	cp	r22, r1
    1534:	71 05       	cpc	r23, r1
    1536:	21 f0       	breq	.+8      	; 0x1540 <malloc+0x8e>
    1538:	fb 01       	movw	r30, r22
    153a:	93 83       	std	Z+3, r25	; 0x03
    153c:	82 83       	std	Z+2, r24	; 0x02
    153e:	04 c0       	rjmp	.+8      	; 0x1548 <malloc+0x96>
    1540:	90 93 f8 02 	sts	0x02F8, r25	; 0x8002f8 <__flp+0x1>
    1544:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <__flp>
    1548:	fe 01       	movw	r30, r28
    154a:	32 96       	adiw	r30, 0x02	; 2
    154c:	44 c0       	rjmp	.+136    	; 0x15d6 <malloc+0x124>
    154e:	fe 01       	movw	r30, r28
    1550:	e2 0f       	add	r30, r18
    1552:	f3 1f       	adc	r31, r19
    1554:	81 93       	st	Z+, r24
    1556:	91 93       	st	Z+, r25
    1558:	22 50       	subi	r18, 0x02	; 2
    155a:	31 09       	sbc	r19, r1
    155c:	39 83       	std	Y+1, r19	; 0x01
    155e:	28 83       	st	Y, r18
    1560:	3a c0       	rjmp	.+116    	; 0x15d6 <malloc+0x124>
    1562:	20 91 f5 02 	lds	r18, 0x02F5	; 0x8002f5 <__brkval>
    1566:	30 91 f6 02 	lds	r19, 0x02F6	; 0x8002f6 <__brkval+0x1>
    156a:	23 2b       	or	r18, r19
    156c:	41 f4       	brne	.+16     	; 0x157e <malloc+0xcc>
    156e:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1572:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1576:	30 93 f6 02 	sts	0x02F6, r19	; 0x8002f6 <__brkval+0x1>
    157a:	20 93 f5 02 	sts	0x02F5, r18	; 0x8002f5 <__brkval>
    157e:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
    1582:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    1586:	21 15       	cp	r18, r1
    1588:	31 05       	cpc	r19, r1
    158a:	41 f4       	brne	.+16     	; 0x159c <malloc+0xea>
    158c:	2d b7       	in	r18, 0x3d	; 61
    158e:	3e b7       	in	r19, 0x3e	; 62
    1590:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1594:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1598:	24 1b       	sub	r18, r20
    159a:	35 0b       	sbc	r19, r21
    159c:	e0 91 f5 02 	lds	r30, 0x02F5	; 0x8002f5 <__brkval>
    15a0:	f0 91 f6 02 	lds	r31, 0x02F6	; 0x8002f6 <__brkval+0x1>
    15a4:	e2 17       	cp	r30, r18
    15a6:	f3 07       	cpc	r31, r19
    15a8:	a0 f4       	brcc	.+40     	; 0x15d2 <malloc+0x120>
    15aa:	2e 1b       	sub	r18, r30
    15ac:	3f 0b       	sbc	r19, r31
    15ae:	28 17       	cp	r18, r24
    15b0:	39 07       	cpc	r19, r25
    15b2:	78 f0       	brcs	.+30     	; 0x15d2 <malloc+0x120>
    15b4:	ac 01       	movw	r20, r24
    15b6:	4e 5f       	subi	r20, 0xFE	; 254
    15b8:	5f 4f       	sbci	r21, 0xFF	; 255
    15ba:	24 17       	cp	r18, r20
    15bc:	35 07       	cpc	r19, r21
    15be:	48 f0       	brcs	.+18     	; 0x15d2 <malloc+0x120>
    15c0:	4e 0f       	add	r20, r30
    15c2:	5f 1f       	adc	r21, r31
    15c4:	50 93 f6 02 	sts	0x02F6, r21	; 0x8002f6 <__brkval+0x1>
    15c8:	40 93 f5 02 	sts	0x02F5, r20	; 0x8002f5 <__brkval>
    15cc:	81 93       	st	Z+, r24
    15ce:	91 93       	st	Z+, r25
    15d0:	02 c0       	rjmp	.+4      	; 0x15d6 <malloc+0x124>
    15d2:	e0 e0       	ldi	r30, 0x00	; 0
    15d4:	f0 e0       	ldi	r31, 0x00	; 0
    15d6:	cf 01       	movw	r24, r30
    15d8:	df 91       	pop	r29
    15da:	cf 91       	pop	r28
    15dc:	1f 91       	pop	r17
    15de:	0f 91       	pop	r16
    15e0:	08 95       	ret

000015e2 <free>:
    15e2:	cf 93       	push	r28
    15e4:	df 93       	push	r29
    15e6:	00 97       	sbiw	r24, 0x00	; 0
    15e8:	09 f4       	brne	.+2      	; 0x15ec <free+0xa>
    15ea:	81 c0       	rjmp	.+258    	; 0x16ee <free+0x10c>
    15ec:	fc 01       	movw	r30, r24
    15ee:	32 97       	sbiw	r30, 0x02	; 2
    15f0:	13 82       	std	Z+3, r1	; 0x03
    15f2:	12 82       	std	Z+2, r1	; 0x02
    15f4:	a0 91 f7 02 	lds	r26, 0x02F7	; 0x8002f7 <__flp>
    15f8:	b0 91 f8 02 	lds	r27, 0x02F8	; 0x8002f8 <__flp+0x1>
    15fc:	10 97       	sbiw	r26, 0x00	; 0
    15fe:	81 f4       	brne	.+32     	; 0x1620 <free+0x3e>
    1600:	20 81       	ld	r18, Z
    1602:	31 81       	ldd	r19, Z+1	; 0x01
    1604:	82 0f       	add	r24, r18
    1606:	93 1f       	adc	r25, r19
    1608:	20 91 f5 02 	lds	r18, 0x02F5	; 0x8002f5 <__brkval>
    160c:	30 91 f6 02 	lds	r19, 0x02F6	; 0x8002f6 <__brkval+0x1>
    1610:	28 17       	cp	r18, r24
    1612:	39 07       	cpc	r19, r25
    1614:	51 f5       	brne	.+84     	; 0x166a <free+0x88>
    1616:	f0 93 f6 02 	sts	0x02F6, r31	; 0x8002f6 <__brkval+0x1>
    161a:	e0 93 f5 02 	sts	0x02F5, r30	; 0x8002f5 <__brkval>
    161e:	67 c0       	rjmp	.+206    	; 0x16ee <free+0x10c>
    1620:	ed 01       	movw	r28, r26
    1622:	20 e0       	ldi	r18, 0x00	; 0
    1624:	30 e0       	ldi	r19, 0x00	; 0
    1626:	ce 17       	cp	r28, r30
    1628:	df 07       	cpc	r29, r31
    162a:	40 f4       	brcc	.+16     	; 0x163c <free+0x5a>
    162c:	4a 81       	ldd	r20, Y+2	; 0x02
    162e:	5b 81       	ldd	r21, Y+3	; 0x03
    1630:	9e 01       	movw	r18, r28
    1632:	41 15       	cp	r20, r1
    1634:	51 05       	cpc	r21, r1
    1636:	f1 f0       	breq	.+60     	; 0x1674 <free+0x92>
    1638:	ea 01       	movw	r28, r20
    163a:	f5 cf       	rjmp	.-22     	; 0x1626 <free+0x44>
    163c:	d3 83       	std	Z+3, r29	; 0x03
    163e:	c2 83       	std	Z+2, r28	; 0x02
    1640:	40 81       	ld	r20, Z
    1642:	51 81       	ldd	r21, Z+1	; 0x01
    1644:	84 0f       	add	r24, r20
    1646:	95 1f       	adc	r25, r21
    1648:	c8 17       	cp	r28, r24
    164a:	d9 07       	cpc	r29, r25
    164c:	59 f4       	brne	.+22     	; 0x1664 <free+0x82>
    164e:	88 81       	ld	r24, Y
    1650:	99 81       	ldd	r25, Y+1	; 0x01
    1652:	84 0f       	add	r24, r20
    1654:	95 1f       	adc	r25, r21
    1656:	02 96       	adiw	r24, 0x02	; 2
    1658:	91 83       	std	Z+1, r25	; 0x01
    165a:	80 83       	st	Z, r24
    165c:	8a 81       	ldd	r24, Y+2	; 0x02
    165e:	9b 81       	ldd	r25, Y+3	; 0x03
    1660:	93 83       	std	Z+3, r25	; 0x03
    1662:	82 83       	std	Z+2, r24	; 0x02
    1664:	21 15       	cp	r18, r1
    1666:	31 05       	cpc	r19, r1
    1668:	29 f4       	brne	.+10     	; 0x1674 <free+0x92>
    166a:	f0 93 f8 02 	sts	0x02F8, r31	; 0x8002f8 <__flp+0x1>
    166e:	e0 93 f7 02 	sts	0x02F7, r30	; 0x8002f7 <__flp>
    1672:	3d c0       	rjmp	.+122    	; 0x16ee <free+0x10c>
    1674:	e9 01       	movw	r28, r18
    1676:	fb 83       	std	Y+3, r31	; 0x03
    1678:	ea 83       	std	Y+2, r30	; 0x02
    167a:	49 91       	ld	r20, Y+
    167c:	59 91       	ld	r21, Y+
    167e:	c4 0f       	add	r28, r20
    1680:	d5 1f       	adc	r29, r21
    1682:	ec 17       	cp	r30, r28
    1684:	fd 07       	cpc	r31, r29
    1686:	61 f4       	brne	.+24     	; 0x16a0 <free+0xbe>
    1688:	80 81       	ld	r24, Z
    168a:	91 81       	ldd	r25, Z+1	; 0x01
    168c:	84 0f       	add	r24, r20
    168e:	95 1f       	adc	r25, r21
    1690:	02 96       	adiw	r24, 0x02	; 2
    1692:	e9 01       	movw	r28, r18
    1694:	99 83       	std	Y+1, r25	; 0x01
    1696:	88 83       	st	Y, r24
    1698:	82 81       	ldd	r24, Z+2	; 0x02
    169a:	93 81       	ldd	r25, Z+3	; 0x03
    169c:	9b 83       	std	Y+3, r25	; 0x03
    169e:	8a 83       	std	Y+2, r24	; 0x02
    16a0:	e0 e0       	ldi	r30, 0x00	; 0
    16a2:	f0 e0       	ldi	r31, 0x00	; 0
    16a4:	12 96       	adiw	r26, 0x02	; 2
    16a6:	8d 91       	ld	r24, X+
    16a8:	9c 91       	ld	r25, X
    16aa:	13 97       	sbiw	r26, 0x03	; 3
    16ac:	00 97       	sbiw	r24, 0x00	; 0
    16ae:	19 f0       	breq	.+6      	; 0x16b6 <free+0xd4>
    16b0:	fd 01       	movw	r30, r26
    16b2:	dc 01       	movw	r26, r24
    16b4:	f7 cf       	rjmp	.-18     	; 0x16a4 <free+0xc2>
    16b6:	8d 91       	ld	r24, X+
    16b8:	9c 91       	ld	r25, X
    16ba:	11 97       	sbiw	r26, 0x01	; 1
    16bc:	9d 01       	movw	r18, r26
    16be:	2e 5f       	subi	r18, 0xFE	; 254
    16c0:	3f 4f       	sbci	r19, 0xFF	; 255
    16c2:	82 0f       	add	r24, r18
    16c4:	93 1f       	adc	r25, r19
    16c6:	20 91 f5 02 	lds	r18, 0x02F5	; 0x8002f5 <__brkval>
    16ca:	30 91 f6 02 	lds	r19, 0x02F6	; 0x8002f6 <__brkval+0x1>
    16ce:	28 17       	cp	r18, r24
    16d0:	39 07       	cpc	r19, r25
    16d2:	69 f4       	brne	.+26     	; 0x16ee <free+0x10c>
    16d4:	30 97       	sbiw	r30, 0x00	; 0
    16d6:	29 f4       	brne	.+10     	; 0x16e2 <free+0x100>
    16d8:	10 92 f8 02 	sts	0x02F8, r1	; 0x8002f8 <__flp+0x1>
    16dc:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <__flp>
    16e0:	02 c0       	rjmp	.+4      	; 0x16e6 <free+0x104>
    16e2:	13 82       	std	Z+3, r1	; 0x03
    16e4:	12 82       	std	Z+2, r1	; 0x02
    16e6:	b0 93 f6 02 	sts	0x02F6, r27	; 0x8002f6 <__brkval+0x1>
    16ea:	a0 93 f5 02 	sts	0x02F5, r26	; 0x8002f5 <__brkval>
    16ee:	df 91       	pop	r29
    16f0:	cf 91       	pop	r28
    16f2:	08 95       	ret

000016f4 <strnlen_P>:
    16f4:	fc 01       	movw	r30, r24
    16f6:	05 90       	lpm	r0, Z+
    16f8:	61 50       	subi	r22, 0x01	; 1
    16fa:	70 40       	sbci	r23, 0x00	; 0
    16fc:	01 10       	cpse	r0, r1
    16fe:	d8 f7       	brcc	.-10     	; 0x16f6 <strnlen_P+0x2>
    1700:	80 95       	com	r24
    1702:	90 95       	com	r25
    1704:	8e 0f       	add	r24, r30
    1706:	9f 1f       	adc	r25, r31
    1708:	08 95       	ret

0000170a <memset>:
    170a:	dc 01       	movw	r26, r24
    170c:	01 c0       	rjmp	.+2      	; 0x1710 <memset+0x6>
    170e:	6d 93       	st	X+, r22
    1710:	41 50       	subi	r20, 0x01	; 1
    1712:	50 40       	sbci	r21, 0x00	; 0
    1714:	e0 f7       	brcc	.-8      	; 0x170e <memset+0x4>
    1716:	08 95       	ret

00001718 <strnlen>:
    1718:	fc 01       	movw	r30, r24
    171a:	61 50       	subi	r22, 0x01	; 1
    171c:	70 40       	sbci	r23, 0x00	; 0
    171e:	01 90       	ld	r0, Z+
    1720:	01 10       	cpse	r0, r1
    1722:	d8 f7       	brcc	.-10     	; 0x171a <strnlen+0x2>
    1724:	80 95       	com	r24
    1726:	90 95       	com	r25
    1728:	8e 0f       	add	r24, r30
    172a:	9f 1f       	adc	r25, r31
    172c:	08 95       	ret

0000172e <fputc>:
    172e:	0f 93       	push	r16
    1730:	1f 93       	push	r17
    1732:	cf 93       	push	r28
    1734:	df 93       	push	r29
    1736:	fb 01       	movw	r30, r22
    1738:	23 81       	ldd	r18, Z+3	; 0x03
    173a:	21 fd       	sbrc	r18, 1
    173c:	03 c0       	rjmp	.+6      	; 0x1744 <fputc+0x16>
    173e:	8f ef       	ldi	r24, 0xFF	; 255
    1740:	9f ef       	ldi	r25, 0xFF	; 255
    1742:	2c c0       	rjmp	.+88     	; 0x179c <fputc+0x6e>
    1744:	22 ff       	sbrs	r18, 2
    1746:	16 c0       	rjmp	.+44     	; 0x1774 <fputc+0x46>
    1748:	46 81       	ldd	r20, Z+6	; 0x06
    174a:	57 81       	ldd	r21, Z+7	; 0x07
    174c:	24 81       	ldd	r18, Z+4	; 0x04
    174e:	35 81       	ldd	r19, Z+5	; 0x05
    1750:	42 17       	cp	r20, r18
    1752:	53 07       	cpc	r21, r19
    1754:	44 f4       	brge	.+16     	; 0x1766 <fputc+0x38>
    1756:	a0 81       	ld	r26, Z
    1758:	b1 81       	ldd	r27, Z+1	; 0x01
    175a:	9d 01       	movw	r18, r26
    175c:	2f 5f       	subi	r18, 0xFF	; 255
    175e:	3f 4f       	sbci	r19, 0xFF	; 255
    1760:	31 83       	std	Z+1, r19	; 0x01
    1762:	20 83       	st	Z, r18
    1764:	8c 93       	st	X, r24
    1766:	26 81       	ldd	r18, Z+6	; 0x06
    1768:	37 81       	ldd	r19, Z+7	; 0x07
    176a:	2f 5f       	subi	r18, 0xFF	; 255
    176c:	3f 4f       	sbci	r19, 0xFF	; 255
    176e:	37 83       	std	Z+7, r19	; 0x07
    1770:	26 83       	std	Z+6, r18	; 0x06
    1772:	14 c0       	rjmp	.+40     	; 0x179c <fputc+0x6e>
    1774:	8b 01       	movw	r16, r22
    1776:	ec 01       	movw	r28, r24
    1778:	fb 01       	movw	r30, r22
    177a:	00 84       	ldd	r0, Z+8	; 0x08
    177c:	f1 85       	ldd	r31, Z+9	; 0x09
    177e:	e0 2d       	mov	r30, r0
    1780:	19 95       	eicall
    1782:	89 2b       	or	r24, r25
    1784:	e1 f6       	brne	.-72     	; 0x173e <fputc+0x10>
    1786:	d8 01       	movw	r26, r16
    1788:	16 96       	adiw	r26, 0x06	; 6
    178a:	8d 91       	ld	r24, X+
    178c:	9c 91       	ld	r25, X
    178e:	17 97       	sbiw	r26, 0x07	; 7
    1790:	01 96       	adiw	r24, 0x01	; 1
    1792:	17 96       	adiw	r26, 0x07	; 7
    1794:	9c 93       	st	X, r25
    1796:	8e 93       	st	-X, r24
    1798:	16 97       	sbiw	r26, 0x06	; 6
    179a:	ce 01       	movw	r24, r28
    179c:	df 91       	pop	r29
    179e:	cf 91       	pop	r28
    17a0:	1f 91       	pop	r17
    17a2:	0f 91       	pop	r16
    17a4:	08 95       	ret

000017a6 <__ultoa_invert>:
    17a6:	fa 01       	movw	r30, r20
    17a8:	aa 27       	eor	r26, r26
    17aa:	28 30       	cpi	r18, 0x08	; 8
    17ac:	51 f1       	breq	.+84     	; 0x1802 <__ultoa_invert+0x5c>
    17ae:	20 31       	cpi	r18, 0x10	; 16
    17b0:	81 f1       	breq	.+96     	; 0x1812 <__ultoa_invert+0x6c>
    17b2:	e8 94       	clt
    17b4:	6f 93       	push	r22
    17b6:	6e 7f       	andi	r22, 0xFE	; 254
    17b8:	6e 5f       	subi	r22, 0xFE	; 254
    17ba:	7f 4f       	sbci	r23, 0xFF	; 255
    17bc:	8f 4f       	sbci	r24, 0xFF	; 255
    17be:	9f 4f       	sbci	r25, 0xFF	; 255
    17c0:	af 4f       	sbci	r26, 0xFF	; 255
    17c2:	b1 e0       	ldi	r27, 0x01	; 1
    17c4:	3e d0       	rcall	.+124    	; 0x1842 <__ultoa_invert+0x9c>
    17c6:	b4 e0       	ldi	r27, 0x04	; 4
    17c8:	3c d0       	rcall	.+120    	; 0x1842 <__ultoa_invert+0x9c>
    17ca:	67 0f       	add	r22, r23
    17cc:	78 1f       	adc	r23, r24
    17ce:	89 1f       	adc	r24, r25
    17d0:	9a 1f       	adc	r25, r26
    17d2:	a1 1d       	adc	r26, r1
    17d4:	68 0f       	add	r22, r24
    17d6:	79 1f       	adc	r23, r25
    17d8:	8a 1f       	adc	r24, r26
    17da:	91 1d       	adc	r25, r1
    17dc:	a1 1d       	adc	r26, r1
    17de:	6a 0f       	add	r22, r26
    17e0:	71 1d       	adc	r23, r1
    17e2:	81 1d       	adc	r24, r1
    17e4:	91 1d       	adc	r25, r1
    17e6:	a1 1d       	adc	r26, r1
    17e8:	20 d0       	rcall	.+64     	; 0x182a <__ultoa_invert+0x84>
    17ea:	09 f4       	brne	.+2      	; 0x17ee <__ultoa_invert+0x48>
    17ec:	68 94       	set
    17ee:	3f 91       	pop	r19
    17f0:	2a e0       	ldi	r18, 0x0A	; 10
    17f2:	26 9f       	mul	r18, r22
    17f4:	11 24       	eor	r1, r1
    17f6:	30 19       	sub	r19, r0
    17f8:	30 5d       	subi	r19, 0xD0	; 208
    17fa:	31 93       	st	Z+, r19
    17fc:	de f6       	brtc	.-74     	; 0x17b4 <__ultoa_invert+0xe>
    17fe:	cf 01       	movw	r24, r30
    1800:	08 95       	ret
    1802:	46 2f       	mov	r20, r22
    1804:	47 70       	andi	r20, 0x07	; 7
    1806:	40 5d       	subi	r20, 0xD0	; 208
    1808:	41 93       	st	Z+, r20
    180a:	b3 e0       	ldi	r27, 0x03	; 3
    180c:	0f d0       	rcall	.+30     	; 0x182c <__ultoa_invert+0x86>
    180e:	c9 f7       	brne	.-14     	; 0x1802 <__ultoa_invert+0x5c>
    1810:	f6 cf       	rjmp	.-20     	; 0x17fe <__ultoa_invert+0x58>
    1812:	46 2f       	mov	r20, r22
    1814:	4f 70       	andi	r20, 0x0F	; 15
    1816:	40 5d       	subi	r20, 0xD0	; 208
    1818:	4a 33       	cpi	r20, 0x3A	; 58
    181a:	18 f0       	brcs	.+6      	; 0x1822 <__ultoa_invert+0x7c>
    181c:	49 5d       	subi	r20, 0xD9	; 217
    181e:	31 fd       	sbrc	r19, 1
    1820:	40 52       	subi	r20, 0x20	; 32
    1822:	41 93       	st	Z+, r20
    1824:	02 d0       	rcall	.+4      	; 0x182a <__ultoa_invert+0x84>
    1826:	a9 f7       	brne	.-22     	; 0x1812 <__ultoa_invert+0x6c>
    1828:	ea cf       	rjmp	.-44     	; 0x17fe <__ultoa_invert+0x58>
    182a:	b4 e0       	ldi	r27, 0x04	; 4
    182c:	a6 95       	lsr	r26
    182e:	97 95       	ror	r25
    1830:	87 95       	ror	r24
    1832:	77 95       	ror	r23
    1834:	67 95       	ror	r22
    1836:	ba 95       	dec	r27
    1838:	c9 f7       	brne	.-14     	; 0x182c <__ultoa_invert+0x86>
    183a:	00 97       	sbiw	r24, 0x00	; 0
    183c:	61 05       	cpc	r22, r1
    183e:	71 05       	cpc	r23, r1
    1840:	08 95       	ret
    1842:	9b 01       	movw	r18, r22
    1844:	ac 01       	movw	r20, r24
    1846:	0a 2e       	mov	r0, r26
    1848:	06 94       	lsr	r0
    184a:	57 95       	ror	r21
    184c:	47 95       	ror	r20
    184e:	37 95       	ror	r19
    1850:	27 95       	ror	r18
    1852:	ba 95       	dec	r27
    1854:	c9 f7       	brne	.-14     	; 0x1848 <__ultoa_invert+0xa2>
    1856:	62 0f       	add	r22, r18
    1858:	73 1f       	adc	r23, r19
    185a:	84 1f       	adc	r24, r20
    185c:	95 1f       	adc	r25, r21
    185e:	a0 1d       	adc	r26, r0
    1860:	08 95       	ret

00001862 <_exit>:
    1862:	f8 94       	cli

00001864 <__stop_program>:
    1864:	ff cf       	rjmp	.-2      	; 0x1864 <__stop_program>
