<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: public/src/import/public/memory/odyssey/xml/error_info/ody_draminit_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2022                             -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<hwpErrors>

  <hwpError>
    <rc>RC_ODY_DRAMINIT_TRAINING_FAILURE</rc>
    <description>Ody draminit training poll timed out.</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>mail</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_ODY_GET_MAIL_FAILURE</rc>
    <description>Ody draminit get_mail poll timed out.</description>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_ODY_DRAMINIT_SMBUS_SYNC_MSG_NOT_FOUND</rc>
    <description>A Synopsys SMBus message was not followed by the sync message. This should be marked as recovered</description>
    <ffdc>PORT_TARGET</ffdc>
    <ffdc>SYNOPSYS_MESSAGE</ffdc>
    <callout>
      <target>PORT_TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
        <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_ODY_DRAMINIT_START_DATA_PTR_NULL</rc>
    <description>
      Checks that the pointer to the starting location
      of a PHY firmware binary file is not null
    </description>
    <ffdc>TARGET</ffdc>
    <callout>
      <target>TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
        <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_ODY_DRAMINIT_MEM_ADDR_RANGE_OUT_OF_BOUNDS</rc>
    <description>
      Check to see if the imem/dmem start address and size
      will fit in the address boundaries
    </description>
    <ffdc>TARGET</ffdc>
    <ffdc>MEM_TYPE</ffdc>
    <ffdc>START_ADDR</ffdc>
    <ffdc>END_ADDR</ffdc>
    <ffdc>IMAGE_ST_ADDR</ffdc>
    <ffdc>IMAGE_SIZE</ffdc>
    <callout>
      <target>TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
        <procedure>CODE</procedure>
        <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_ODY_DRAMINIT_OFFSET_UNSUPPORTED</rc>
    <description>
     OFFSET in memory PHY FW image block must be even
    </description>
    <ffdc>TARGET</ffdc>
    <ffdc>MEM_TYPE</ffdc>
    <ffdc>START_ADDR</ffdc>
    <ffdc>END_ADDR</ffdc>
    <ffdc>IMAGE_ST_ADDR</ffdc>
    <ffdc>IMAGE_SIZE</ffdc>
    <callout>
      <target>TARGET</target>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
        <procedure>CODE</procedure>
        <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_ODY_DRAMINIT_DFI_INIT_TIMEOUT</rc>
    <description>Ody DFI initialization timed out.</description>
    <ffdc>PORT_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <target>PORT_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>PORT_TARGET</target>
    </deconfigure>
  </hwpError>

</hwpErrors>
