$date
	Fri Apr 28 14:43:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alutest $end
$var wire 1 ! ZR $end
$var wire 16 " Z [15:0] $end
$var wire 1 # V $end
$var wire 1 $ S $end
$var wire 1 % P $end
$var wire 1 & CY $end
$var reg 16 ' X [15:0] $end
$var reg 16 ( Y [15:0] $end
$scope module DUT $end
$var wire 1 # Overflow $end
$var wire 16 ) X [15:0] $end
$var wire 16 * Y [15:0] $end
$var wire 3 + c [3:1] $end
$var wire 1 ! Zero $end
$var wire 16 , Z [15:0] $end
$var wire 1 $ Sign $end
$var wire 1 % Parity $end
$var wire 1 & Carry $end
$scope module A0 $end
$var wire 4 - A [3:0] $end
$var wire 4 . B [3:0] $end
$var wire 1 / c1 $end
$var wire 1 0 c2 $end
$var wire 1 1 c3 $end
$var wire 1 2 cin $end
$var wire 1 3 cout $end
$var wire 1 4 g0 $end
$var wire 1 5 g1 $end
$var wire 1 6 g2 $end
$var wire 1 7 g3 $end
$var wire 1 8 p0 $end
$var wire 1 9 p1 $end
$var wire 1 : p2 $end
$var wire 1 ; p3 $end
$var wire 4 < S [3:0] $end
$upscope $end
$scope module A1 $end
$var wire 4 = A [3:0] $end
$var wire 4 > B [3:0] $end
$var wire 1 ? c1 $end
$var wire 1 @ c2 $end
$var wire 1 A c3 $end
$var wire 1 B cin $end
$var wire 1 C cout $end
$var wire 1 D g0 $end
$var wire 1 E g1 $end
$var wire 1 F g2 $end
$var wire 1 G g3 $end
$var wire 1 H p0 $end
$var wire 1 I p1 $end
$var wire 1 J p2 $end
$var wire 1 K p3 $end
$var wire 4 L S [3:0] $end
$upscope $end
$scope module A2 $end
$var wire 4 M A [3:0] $end
$var wire 4 N B [3:0] $end
$var wire 1 O c1 $end
$var wire 1 P c2 $end
$var wire 1 Q c3 $end
$var wire 1 R cin $end
$var wire 1 S cout $end
$var wire 1 T g0 $end
$var wire 1 U g1 $end
$var wire 1 V g2 $end
$var wire 1 W g3 $end
$var wire 1 X p0 $end
$var wire 1 Y p1 $end
$var wire 1 Z p2 $end
$var wire 1 [ p3 $end
$var wire 4 \ S [3:0] $end
$upscope $end
$scope module A3 $end
$var wire 4 ] A [3:0] $end
$var wire 4 ^ B [3:0] $end
$var wire 1 _ c1 $end
$var wire 1 ` c2 $end
$var wire 1 a c3 $end
$var wire 1 b cin $end
$var wire 1 & cout $end
$var wire 1 c g0 $end
$var wire 1 d g1 $end
$var wire 1 e g2 $end
$var wire 1 f g3 $end
$var wire 1 g p0 $end
$var wire 1 h p1 $end
$var wire 1 i p2 $end
$var wire 1 j p3 $end
$var wire 4 k S [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx k
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
bx ^
bx ]
bx \
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
bx N
bx M
bx L
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
bx >
bx =
bx <
x;
x:
x9
x8
x7
x6
x5
x4
x3
02
x1
x0
x/
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
x&
x%
x$
x#
bx "
x!
$end
#5
1%
0b
0O
0P
0Q
0S
b1111 \
1#
0R
0?
0@
0A
0C
b1111 L
0$
0B
00
01
b0 +
03
b0 k
0`
0a
1&
0_
0!
b111111111111 "
b111111111111 ,
b1111 <
0/
18
19
1:
1;
04
05
06
07
1H
1I
1J
1K
0D
0E
0F
0G
1X
1Y
1Z
1[
0T
0U
0V
0W
0g
0h
0i
0j
0c
0d
0e
1f
b0 .
b0 >
b0 N
b1000 ^
b1111 -
b1111 =
b1111 M
b1000 ]
b1000000000000000 (
b1000000000000000 *
b1000111111111111 '
b1000111111111111 )
#10
1!
1_
1`
1a
1b
1O
1P
1Q
1S
b0 \
1R
1?
1@
1A
1C
b0 L
1B
11
b111 +
13
1&
10
0$
0#
b0 <
1%
b0 "
b0 ,
b0 k
09
15
1j
0f
08
1g
1h
1i
b10 .
b0 ^
b1110 -
b1111 ]
b10 (
b10 *
b1111111111111110 '
b1111111111111110 )
#15
1$
0_
0`
0a
0&
b1111 k
0b
0O
0P
0Q
0S
b1111 \
0R
0?
0@
0A
0C
b1111 L
0B
01
b0 +
03
00
1%
0!
b1111111111111111 "
b1111111111111111 ,
b1111 <
18
19
05
b101 .
b101 >
b101 N
b101 ^
b1010 -
b1010 =
b1010 M
b1010 ]
b101010101010101 (
b101010101010101 *
b1010101010101010 '
b1010101010101010 )
#20
0#
1B
1R
1b
13
11
1C
1A
b111 +
1S
1Q
1&
1a
10
1@
1P
1$
1`
b1110 <
1/
b1111 L
1?
b1111 \
1O
0%
b1111111111111110 "
b1111111111111110 ,
b1111 k
1_
09
0;
15
17
0I
0K
1E
1G
0Y
0[
1U
1W
0h
0j
1d
1f
08
0:
14
16
0H
0J
1D
1F
0X
0Z
1T
1V
0g
0i
1c
1e
b1111 .
b1111 >
b1111 N
b1111 ^
b1111 -
b1111 =
b1111 M
b1111 ]
b1111111111111111 (
b1111111111111111 *
b1111111111111111 '
b1111111111111111 )
#25
