#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Thu Feb 18 13:48:51 2016
# Process ID: 5212
# Current directory: C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.runs/synth_1
# Command line: vivado.exe -log PIPELINE.vds -mode batch -messageDb vivado.pb -notrace -source PIPELINE.tcl
# Log file: C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.runs/synth_1/PIPELINE.vds
# Journal file: C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PIPELINE.tcl -notrace
Command: synth_design -top PIPELINE -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 260.434 ; gain = 89.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PIPELINE' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/PIPELINE.vhd:9]
INFO: [Synth 8-3491] module 'VM' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:4' bound to instance 'VM1' of component 'VM' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/PIPELINE.vhd:48]
INFO: [Synth 8-638] synthesizing module 'VM' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:14]
INFO: [Synth 8-3491] module 'reg_16' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:6' bound to instance 'IR' of component 'reg_16' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:96]
INFO: [Synth 8-638] synthesizing module 'reg_16' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:12]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff0' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:23]
INFO: [Synth 8-638] synthesizing module 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:10]
INFO: [Synth 8-3491] module 'pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/pos_et_d_ff.vhd:5' bound to instance 'pos_et_d_ff1' of component 'pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:21]
INFO: [Synth 8-638] synthesizing module 'pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/pos_et_d_ff.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'pos_et_d_ff' (1#1) [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/pos_et_d_ff.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'reg_pos_et_d_ff' (2#1) [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:10]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff1' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:24]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff2' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:25]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff3' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:26]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff4' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:27]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff5' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:28]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff6' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:29]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff7' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:30]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff8' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:31]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff9' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:32]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff10' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:33]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff11' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:34]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff12' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:35]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff13' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:36]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff14' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:37]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff15' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:38]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff16' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:39]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff17' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:40]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff18' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:41]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff19' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:42]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff20' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:43]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff21' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:44]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff22' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:45]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff23' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:46]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff24' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:47]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff25' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:48]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff26' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:49]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff27' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:50]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff28' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:51]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff29' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:52]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff30' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:53]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'reg_pos_et_d_ff31' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'reg_16' (3#1) [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:12]
INFO: [Synth 8-3491] module 'reg_16' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:6' bound to instance 'MAR' of component 'reg_16' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:103]
INFO: [Synth 8-3491] module 'rw_counter_16' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:4' bound to instance 'PR' of component 'rw_counter_16' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:111]
INFO: [Synth 8-638] synthesizing module 'rw_counter_16' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:10]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha1' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'ha' (4#1) [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:9]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha2' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:29]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha3' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:30]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha4' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:31]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha5' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:32]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha6' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:33]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha7' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:34]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha8' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:35]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha9' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:36]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha10' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:37]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha11' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:38]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha12' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:39]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha13' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:40]
INFO: [Synth 8-3491] module 'ha' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/ha.vhd:4' bound to instance 'ha14' of component 'ha' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:41]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff0' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:43]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff1' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:44]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff2' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:45]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff3' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:46]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff4' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:47]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff5' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:48]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff6' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:49]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff7' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:50]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff8' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:51]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff9' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:52]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff10' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:53]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff11' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:54]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff12' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:55]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff13' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:56]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff14' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:57]
INFO: [Synth 8-3491] module 'reg_pos_et_d_ff' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_pos_et_d_ff.vhd:5' bound to instance 'ff15' of component 'reg_pos_et_d_ff' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'rw_counter_16' (5#1) [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:10]
ERROR: [Synth 8-549] port width mismatch for port 'd': port width = 16, actual width = 32 [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:111]
ERROR: [Synth 8-549] port width mismatch for port 'f': port width = 16, actual width = 32 [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:25]
INFO: [Synth 8-3491] module 'rw_counter_16' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/rw_counter_16.vhd:4' bound to instance 'TR' of component 'rw_counter_16' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:119]
ERROR: [Synth 8-549] port width mismatch for port 'd': port width = 16, actual width = 32 [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:119]
ERROR: [Synth 8-549] port width mismatch for port 'f': port width = 16, actual width = 32 [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:25]
INFO: [Synth 8-3491] module 'sp_reg' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/sp_reg.vhd:5' bound to instance 'SP' of component 'sp_reg' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:127]
INFO: [Synth 8-3491] module 'reg_16' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/reg_16.vhd:6' bound to instance 'SDR' of component 'reg_16' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:136]
INFO: [Synth 8-3491] module 'op_decoder' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/op_decoder.vhd:4' bound to instance 'op_decoder1' of component 'op_decoder' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:145]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/controller.vhd:4' bound to instance 'controller1' of component 'controller' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:149]
ERROR: [Synth 8-3493] module 'controller' declared at 'C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/controller.vhd:4' does not have matching formal port for component port 'text_in' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:149]
ERROR: [Synth 8-285] failed synthesizing module 'VM' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/VM.vhd:14]
ERROR: [Synth 8-285] failed synthesizing module 'PIPELINE' [C:/FPGAPrj/VIVADO/PIPELINE/PIPELINE.srcs/sources_1/imports/PIPELINE/PIPELINE.vhd:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 297.625 ; gain = 126.270
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 0 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Feb 18 13:49:03 2016...
