{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "59ca55cd-83c2-40c8-8384-a607a2643252",
   "metadata": {},
   "outputs": [],
   "source": [
    "%load_ext autoreload\n",
    "%autoreload 2\n",
    "\n",
    "import os\n",
    "import shutil\n",
    "\n",
    "import sinara_firmware_compiler as sinara"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "785a478b-1e40-4df8-8eeb-8607cad15a67",
   "metadata": {},
   "source": [
    "# Actual system description files that we want to use:"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7d7fe350-d6c5-4c80-aa39-81c206da3b92",
   "metadata": {},
   "source": [
    "### `crate_df` contains every crate of Sinara hardware that we have physically assembled.\n",
    "\n",
    "If you want the same crate twice but with different configuration values, then you have to make 2 crates with different names."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "35bd7093-f3d4-404e-b2cc-90ff41185017",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>target</th>\n",
       "      <th>peripherals</th>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>crate_id</th>\n",
       "      <th></th>\n",
       "      <th></th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>empty</th>\n",
       "      <td>kasli_soc</td>\n",
       "      <td>[]</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>mqva_dio</th>\n",
       "      <td>kasli_soc</td>\n",
       "      <td>[&lt;sinara_firmware_compiler.sinara_hardware.dio...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>mqva_ao</th>\n",
       "      <td>kasli_soc</td>\n",
       "      <td>[&lt;sinara_firmware_compiler.sinara_hardware.fas...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>mqva_dds</th>\n",
       "      <td>kasli_soc</td>\n",
       "      <td>[&lt;sinara_firmware_compiler.sinara_hardware.uru...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>mqva_dds2</th>\n",
       "      <td>kasli_soc</td>\n",
       "      <td>[&lt;sinara_firmware_compiler.sinara_hardware.uru...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "              target                                        peripherals\n",
       "crate_id                                                               \n",
       "empty      kasli_soc                                                 []\n",
       "mqva_dio   kasli_soc  [<sinara_firmware_compiler.sinara_hardware.dio...\n",
       "mqva_ao    kasli_soc  [<sinara_firmware_compiler.sinara_hardware.fas...\n",
       "mqva_dds   kasli_soc  [<sinara_firmware_compiler.sinara_hardware.uru...\n",
       "mqva_dds2  kasli_soc  [<sinara_firmware_compiler.sinara_hardware.uru..."
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import pandas as pd\n",
    "\n",
    "crate_df = sinara.make_crate_df([\n",
    "    # The columns are:\n",
    "    # unique crate name, either \"kasli\" or \"kasli_soc\", list of peripherals\n",
    "    [\"empty\", \"kasli_soc\", []],\n",
    "    [\"mqva_dio\", \"kasli_soc\", [sinara.dio_sma(ports=[port]) for port in range(0,12,1)]],\n",
    "    [\"mqva_ao\", \"kasli_soc\", [sinara.fastino(ports=[port]) for port in range(0,4,2)]],\n",
    "    [\"mqva_dds\", \"kasli_soc\", [sinara.urukul(ports=[port,port+1], dds=\"ad9910\") for port in range(0,12,2)]],\n",
    "    [\"mqva_dds2\", \"kasli_soc\", [sinara.urukul(ports=[port,port+1], dds=\"ad9910\") for port in range(0,10,2)]\\\n",
    "                              +[sinara.urukul(ports=[10,11], dds=\"ad9912\")]],\n",
    "])\n",
    "crate_df"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8b9cb3c4-7398-419e-92e1-0bf32ebbc180",
   "metadata": {},
   "source": [
    "### `system_df` contains every combination of Sinara crates that we want to run together as a system.\n",
    "\n",
    "If you want the same system twice but with different configuration values, then you have to make 2 systems with different names."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "ae43f59e-7b3f-42f4-af62-00ac968d65d2",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<style type=\"text/css\">\n",
       "#T_fec82 td {\n",
       "  white-space: nowrap;\n",
       "  overflow: hidden;\n",
       "  text-overflow: ellipsis;\n",
       "  max-width: 120px;\n",
       "}\n",
       "#T_fec82 th {\n",
       "  max-width: 120px;\n",
       "}\n",
       "#T_fec82 .index_name {\n",
       "  max-width: None;\n",
       "}\n",
       "#T_fec82  .row_heading {\n",
       "  max-width: None;\n",
       "}\n",
       "</style>\n",
       "<table id=\"T_fec82\">\n",
       "  <thead>\n",
       "    <tr>\n",
       "      <th class=\"blank\" >&nbsp;</th>\n",
       "      <th class=\"blank\" >&nbsp;</th>\n",
       "      <th class=\"blank\" >&nbsp;</th>\n",
       "      <th class=\"blank level0\" >&nbsp;</th>\n",
       "      <th id=\"T_fec82_level0_col0\" class=\"col_heading level0 col0\" >crate_id</th>\n",
       "      <th id=\"T_fec82_level0_col1\" class=\"col_heading level0 col1\" >sed_lanes</th>\n",
       "      <th id=\"T_fec82_level0_col2\" class=\"col_heading level0 col2\" >enable_wrpll</th>\n",
       "      <th id=\"T_fec82_level0_col3\" class=\"col_heading level0 col3\" >core_addr</th>\n",
       "      <th id=\"T_fec82_level0_col4\" class=\"col_heading level0 col4\" >artiq_zynq_branch</th>\n",
       "      <th id=\"T_fec82_level0_col5\" class=\"col_heading level0 col5\" >variant</th>\n",
       "      <th id=\"T_fec82_level0_col6\" class=\"col_heading level0 col6\" >system_folder_name</th>\n",
       "      <th id=\"T_fec82_level0_col7\" class=\"col_heading level0 col7\" >system_folder_path</th>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th class=\"index_name level0\" >artiq_zynq_commit</th>\n",
       "      <th class=\"index_name level1\" >system_id</th>\n",
       "      <th class=\"index_name level2\" >drtio_role</th>\n",
       "      <th class=\"index_name level3\" >drtio_address</th>\n",
       "      <th class=\"blank col0\" >&nbsp;</th>\n",
       "      <th class=\"blank col1\" >&nbsp;</th>\n",
       "      <th class=\"blank col2\" >&nbsp;</th>\n",
       "      <th class=\"blank col3\" >&nbsp;</th>\n",
       "      <th class=\"blank col4\" >&nbsp;</th>\n",
       "      <th class=\"blank col5\" >&nbsp;</th>\n",
       "      <th class=\"blank col6\" >&nbsp;</th>\n",
       "      <th class=\"blank col7\" >&nbsp;</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th id=\"T_fec82_level0_row0\" class=\"row_heading level0 row0\" rowspan=\"11\">63157588bb8ed214bc9f24ade2d09b4ddefada03</th>\n",
       "      <th id=\"T_fec82_level1_row0\" class=\"row_heading level1 row0\" rowspan=\"3\">mqva_lab</th>\n",
       "      <th id=\"T_fec82_level2_row0\" class=\"row_heading level2 row0\" >master</th>\n",
       "      <th id=\"T_fec82_level3_row0\" class=\"row_heading level3 row0\" >0</th>\n",
       "      <td id=\"T_fec82_row0_col0\" class=\"data row0 col0\" >mqva_dio</td>\n",
       "      <td id=\"T_fec82_row0_col1\" class=\"data row0 col1\" >32</td>\n",
       "      <td id=\"T_fec82_row0_col2\" class=\"data row0 col2\" >True</td>\n",
       "      <td id=\"T_fec82_row0_col3\" class=\"data row0 col3\" >10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row0_col4\" class=\"data row0 col4\" >master</td>\n",
       "      <td id=\"T_fec82_row0_col5\" class=\"data row0 col5\" >crate_mqva_dio_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_master_wrpll_True_sed_32_periph_dio_sma_12_addr_10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row0_col6\" class=\"data row0 col6\" >system_mqva_lab_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "      <td id=\"T_fec82_row0_col7\" class=\"data row0 col7\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/system_mqva_lab_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_fec82_level2_row1\" class=\"row_heading level2 row1\" rowspan=\"2\">satellite</th>\n",
       "      <th id=\"T_fec82_level3_row1\" class=\"row_heading level3 row1\" >1</th>\n",
       "      <td id=\"T_fec82_row1_col0\" class=\"data row1 col0\" >mqva_ao</td>\n",
       "      <td id=\"T_fec82_row1_col1\" class=\"data row1 col1\" >32</td>\n",
       "      <td id=\"T_fec82_row1_col2\" class=\"data row1 col2\" >True</td>\n",
       "      <td id=\"T_fec82_row1_col3\" class=\"data row1 col3\" >10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row1_col4\" class=\"data row1 col4\" >master</td>\n",
       "      <td id=\"T_fec82_row1_col5\" class=\"data row1 col5\" >crate_mqva_ao_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_fastino_2_addr_10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row1_col6\" class=\"data row1 col6\" >system_mqva_lab_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "      <td id=\"T_fec82_row1_col7\" class=\"data row1 col7\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/system_mqva_lab_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_fec82_level3_row2\" class=\"row_heading level3 row2\" >2</th>\n",
       "      <td id=\"T_fec82_row2_col0\" class=\"data row2 col0\" >mqva_dds</td>\n",
       "      <td id=\"T_fec82_row2_col1\" class=\"data row2 col1\" >32</td>\n",
       "      <td id=\"T_fec82_row2_col2\" class=\"data row2 col2\" >True</td>\n",
       "      <td id=\"T_fec82_row2_col3\" class=\"data row2 col3\" >10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row2_col4\" class=\"data row2 col4\" >master</td>\n",
       "      <td id=\"T_fec82_row2_col5\" class=\"data row2 col5\" >crate_mqva_dds_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row2_col6\" class=\"data row2 col6\" >system_mqva_lab_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "      <td id=\"T_fec82_row2_col7\" class=\"data row2 col7\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/system_mqva_lab_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_fec82_level1_row3\" class=\"row_heading level1 row3\" rowspan=\"4\">mqva_lab_new</th>\n",
       "      <th id=\"T_fec82_level2_row3\" class=\"row_heading level2 row3\" >master</th>\n",
       "      <th id=\"T_fec82_level3_row3\" class=\"row_heading level3 row3\" >0</th>\n",
       "      <td id=\"T_fec82_row3_col0\" class=\"data row3 col0\" >mqva_dio</td>\n",
       "      <td id=\"T_fec82_row3_col1\" class=\"data row3 col1\" >32</td>\n",
       "      <td id=\"T_fec82_row3_col2\" class=\"data row3 col2\" >True</td>\n",
       "      <td id=\"T_fec82_row3_col3\" class=\"data row3 col3\" >10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row3_col4\" class=\"data row3 col4\" >master</td>\n",
       "      <td id=\"T_fec82_row3_col5\" class=\"data row3 col5\" >crate_mqva_dio_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_master_wrpll_True_sed_32_periph_dio_sma_12_addr_10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row3_col6\" class=\"data row3 col6\" >system_mqva_lab_new_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "      <td id=\"T_fec82_row3_col7\" class=\"data row3 col7\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/system_mqva_lab_new_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_fec82_level2_row4\" class=\"row_heading level2 row4\" rowspan=\"3\">satellite</th>\n",
       "      <th id=\"T_fec82_level3_row4\" class=\"row_heading level3 row4\" >1</th>\n",
       "      <td id=\"T_fec82_row4_col0\" class=\"data row4 col0\" >mqva_ao</td>\n",
       "      <td id=\"T_fec82_row4_col1\" class=\"data row4 col1\" >32</td>\n",
       "      <td id=\"T_fec82_row4_col2\" class=\"data row4 col2\" >True</td>\n",
       "      <td id=\"T_fec82_row4_col3\" class=\"data row4 col3\" >10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row4_col4\" class=\"data row4 col4\" >master</td>\n",
       "      <td id=\"T_fec82_row4_col5\" class=\"data row4 col5\" >crate_mqva_ao_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_fastino_2_addr_10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row4_col6\" class=\"data row4 col6\" >system_mqva_lab_new_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "      <td id=\"T_fec82_row4_col7\" class=\"data row4 col7\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/system_mqva_lab_new_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_fec82_level3_row5\" class=\"row_heading level3 row5\" >2</th>\n",
       "      <td id=\"T_fec82_row5_col0\" class=\"data row5 col0\" >mqva_dds</td>\n",
       "      <td id=\"T_fec82_row5_col1\" class=\"data row5 col1\" >32</td>\n",
       "      <td id=\"T_fec82_row5_col2\" class=\"data row5 col2\" >True</td>\n",
       "      <td id=\"T_fec82_row5_col3\" class=\"data row5 col3\" >10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row5_col4\" class=\"data row5 col4\" >master</td>\n",
       "      <td id=\"T_fec82_row5_col5\" class=\"data row5 col5\" >crate_mqva_dds_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row5_col6\" class=\"data row5 col6\" >system_mqva_lab_new_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "      <td id=\"T_fec82_row5_col7\" class=\"data row5 col7\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/system_mqva_lab_new_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_fec82_level3_row6\" class=\"row_heading level3 row6\" >3</th>\n",
       "      <td id=\"T_fec82_row6_col0\" class=\"data row6 col0\" >mqva_dds2</td>\n",
       "      <td id=\"T_fec82_row6_col1\" class=\"data row6 col1\" >32</td>\n",
       "      <td id=\"T_fec82_row6_col2\" class=\"data row6 col2\" >True</td>\n",
       "      <td id=\"T_fec82_row6_col3\" class=\"data row6 col3\" >10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row6_col4\" class=\"data row6 col4\" >master</td>\n",
       "      <td id=\"T_fec82_row6_col5\" class=\"data row6 col5\" >crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row6_col6\" class=\"data row6 col6\" >system_mqva_lab_new_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "      <td id=\"T_fec82_row6_col7\" class=\"data row6 col7\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/system_mqva_lab_new_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_fec82_level1_row7\" class=\"row_heading level1 row7\" rowspan=\"3\">office_test_setup</th>\n",
       "      <th id=\"T_fec82_level2_row7\" class=\"row_heading level2 row7\" >master</th>\n",
       "      <th id=\"T_fec82_level3_row7\" class=\"row_heading level3 row7\" >0</th>\n",
       "      <td id=\"T_fec82_row7_col0\" class=\"data row7 col0\" >mqva_dio</td>\n",
       "      <td id=\"T_fec82_row7_col1\" class=\"data row7 col1\" >32</td>\n",
       "      <td id=\"T_fec82_row7_col2\" class=\"data row7 col2\" >True</td>\n",
       "      <td id=\"T_fec82_row7_col3\" class=\"data row7 col3\" >10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row7_col4\" class=\"data row7 col4\" >master</td>\n",
       "      <td id=\"T_fec82_row7_col5\" class=\"data row7 col5\" >crate_mqva_dio_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_master_wrpll_True_sed_32_periph_dio_sma_12_addr_10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row7_col6\" class=\"data row7 col6\" >system_office_test_setup_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "      <td id=\"T_fec82_row7_col7\" class=\"data row7 col7\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/system_office_test_setup_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_fec82_level2_row8\" class=\"row_heading level2 row8\" rowspan=\"2\">satellite</th>\n",
       "      <th id=\"T_fec82_level3_row8\" class=\"row_heading level3 row8\" >1</th>\n",
       "      <td id=\"T_fec82_row8_col0\" class=\"data row8 col0\" >mqva_ao</td>\n",
       "      <td id=\"T_fec82_row8_col1\" class=\"data row8 col1\" >32</td>\n",
       "      <td id=\"T_fec82_row8_col2\" class=\"data row8 col2\" >True</td>\n",
       "      <td id=\"T_fec82_row8_col3\" class=\"data row8 col3\" >10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row8_col4\" class=\"data row8 col4\" >master</td>\n",
       "      <td id=\"T_fec82_row8_col5\" class=\"data row8 col5\" >crate_mqva_ao_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_fastino_2_addr_10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row8_col6\" class=\"data row8 col6\" >system_office_test_setup_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "      <td id=\"T_fec82_row8_col7\" class=\"data row8 col7\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/system_office_test_setup_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_fec82_level3_row9\" class=\"row_heading level3 row9\" >2</th>\n",
       "      <td id=\"T_fec82_row9_col0\" class=\"data row9 col0\" >mqva_dds2</td>\n",
       "      <td id=\"T_fec82_row9_col1\" class=\"data row9 col1\" >32</td>\n",
       "      <td id=\"T_fec82_row9_col2\" class=\"data row9 col2\" >True</td>\n",
       "      <td id=\"T_fec82_row9_col3\" class=\"data row9 col3\" >10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row9_col4\" class=\"data row9 col4\" >master</td>\n",
       "      <td id=\"T_fec82_row9_col5\" class=\"data row9 col5\" >crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row9_col6\" class=\"data row9 col6\" >system_office_test_setup_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "      <td id=\"T_fec82_row9_col7\" class=\"data row9 col7\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/system_office_test_setup_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_fec82_level1_row10\" class=\"row_heading level1 row10\" >test_system</th>\n",
       "      <th id=\"T_fec82_level2_row10\" class=\"row_heading level2 row10\" >standalone</th>\n",
       "      <th id=\"T_fec82_level3_row10\" class=\"row_heading level3 row10\" >0</th>\n",
       "      <td id=\"T_fec82_row10_col0\" class=\"data row10 col0\" >mqva_dds2</td>\n",
       "      <td id=\"T_fec82_row10_col1\" class=\"data row10 col1\" >32</td>\n",
       "      <td id=\"T_fec82_row10_col2\" class=\"data row10 col2\" >True</td>\n",
       "      <td id=\"T_fec82_row10_col3\" class=\"data row10 col3\" >10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row10_col4\" class=\"data row10 col4\" >master</td>\n",
       "      <td id=\"T_fec82_row10_col5\" class=\"data row10 col5\" >crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_standalone_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50</td>\n",
       "      <td id=\"T_fec82_row10_col6\" class=\"data row10 col6\" >system_test_system_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "      <td id=\"T_fec82_row10_col7\" class=\"data row10 col7\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/system_test_system_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n"
      ],
      "text/plain": [
       "<pandas.io.formats.style.Styler at 0x79d404774390>"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "schema_keys = [\"sed_lanes\", \"enable_wrpll\", \"core_addr\"]\n",
    "default_config = [32, True, \"10.0.0.50\"]\n",
    "systems = [\n",
    "    # The columns are:\n",
    "    # unique system name, list of crate names (default config) or list of {crate name : custom_config}\n",
    "    # The first crate is the master (or standalone), any following crates are satellites.\n",
    "    # [\"empty_standalone\", [\"empty\"]],\n",
    "    # [\"empty_with_satellite\", [\"empty\", \"empty\"]],\n",
    "    # [\"empty_with_custom_config\", [{\"empty\" : [8, False, \"ABCDE\"]},\n",
    "    #                               \"empty\"]],\n",
    "    [\"test_system\", [\"mqva_dds2\"]],\n",
    "    [\"mqva_lab\", [\"mqva_dio\", \"mqva_ao\", \"mqva_dds\"]],\n",
    "    [\"office_test_setup\", [\"mqva_dio\", \"mqva_ao\", \"mqva_dds2\"]],\n",
    "    [\"mqva_lab_new\", [\"mqva_dio\", \"mqva_ao\", \"mqva_dds\", \"mqva_dds2\"]],\n",
    "]\n",
    "artiq_zynq_branches_and_commit_hashes = {\n",
    "    \"master\" : [\"63157588bb8ed214bc9f24ade2d09b4ddefada03\"],\n",
    "}\n",
    "check_commits_in_branches = True\n",
    "artiq_zynq_path = \"/opt/m1/workspace/artiq-zynq-original-untouched\"\n",
    "output_folder_path = os.path.realpath(\"system_description_files\", strict=False)\n",
    "\n",
    "system_df, compile_df = sinara.make_system_df_compile_df(\n",
    "    crate_df, systems, schema_keys, default_config, artiq_zynq_branches_and_commit_hashes,\n",
    "    check_commits_in_branches, artiq_zynq_path, output_folder_path\n",
    ")\n",
    "sinara.style(system_df, 120)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "222e51d5-9f13-49bf-9975-392c2b551473",
   "metadata": {},
   "source": [
    "### `compile_df` is calculated automatically from `crate_df` and `system_df` and contains every variant that needs to be compiled."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "bee251e4-ea69-4af4-9a03-0961dce2dd42",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<style type=\"text/css\">\n",
       "#T_58df9 td {\n",
       "  white-space: nowrap;\n",
       "  overflow: hidden;\n",
       "  text-overflow: ellipsis;\n",
       "  max-width: 150px;\n",
       "}\n",
       "#T_58df9 th {\n",
       "  max-width: 150px;\n",
       "}\n",
       "#T_58df9 .index_name {\n",
       "  max-width: None;\n",
       "}\n",
       "#T_58df9  .row_heading {\n",
       "  max-width: None;\n",
       "}\n",
       "</style>\n",
       "<table id=\"T_58df9\">\n",
       "  <thead>\n",
       "    <tr>\n",
       "      <th class=\"blank level0\" >&nbsp;</th>\n",
       "      <th id=\"T_58df9_level0_col0\" class=\"col_heading level0 col0\" >target_instance</th>\n",
       "      <th id=\"T_58df9_level0_col1\" class=\"col_heading level0 col1\" >json_folder_path</th>\n",
       "      <th id=\"T_58df9_level0_col2\" class=\"col_heading level0 col2\" >json_file_path</th>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th class=\"index_name level0\" >variant</th>\n",
       "      <th class=\"blank col0\" >&nbsp;</th>\n",
       "      <th class=\"blank col1\" >&nbsp;</th>\n",
       "      <th class=\"blank col2\" >&nbsp;</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th id=\"T_58df9_level0_row0\" class=\"row_heading level0 row0\" >crate_mqva_ao_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_fastino_2_addr_10.0.0.50</th>\n",
       "      <td id=\"T_58df9_row0_col0\" class=\"data row0 col0\" >&lt;sinara_firmware_compiler.sinara_hardware.kasli_soc object at 0x79d3e55d4d50&gt;</td>\n",
       "      <td id=\"T_58df9_row0_col1\" class=\"data row0 col1\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/crate_mqva_ao_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_fastino_2_addr_10.0.0.50</td>\n",
       "      <td id=\"T_58df9_row0_col2\" class=\"data row0 col2\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/crate_mqva_ao_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_fastino_2_addr_10.0.0.50/crate_mqva_ao_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_fastino_2_addr_10.0.0.50.json</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_58df9_level0_row1\" class=\"row_heading level0 row1\" >crate_mqva_dds_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50</th>\n",
       "      <td id=\"T_58df9_row1_col0\" class=\"data row1 col0\" >&lt;sinara_firmware_compiler.sinara_hardware.kasli_soc object at 0x79d3e55d48d0&gt;</td>\n",
       "      <td id=\"T_58df9_row1_col1\" class=\"data row1 col1\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/crate_mqva_dds_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50</td>\n",
       "      <td id=\"T_58df9_row1_col2\" class=\"data row1 col2\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/crate_mqva_dds_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50/crate_mqva_dds_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50.json</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_58df9_level0_row2\" class=\"row_heading level0 row2\" >crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50</th>\n",
       "      <td id=\"T_58df9_row2_col0\" class=\"data row2 col0\" >&lt;sinara_firmware_compiler.sinara_hardware.kasli_soc object at 0x79d3e55be710&gt;</td>\n",
       "      <td id=\"T_58df9_row2_col1\" class=\"data row2 col1\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50</td>\n",
       "      <td id=\"T_58df9_row2_col2\" class=\"data row2 col2\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50/crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50.json</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_58df9_level0_row3\" class=\"row_heading level0 row3\" >crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_standalone_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50</th>\n",
       "      <td id=\"T_58df9_row3_col0\" class=\"data row3 col0\" >&lt;sinara_firmware_compiler.sinara_hardware.kasli_soc object at 0x79d3e55d53d0&gt;</td>\n",
       "      <td id=\"T_58df9_row3_col1\" class=\"data row3 col1\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_standalone_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50</td>\n",
       "      <td id=\"T_58df9_row3_col2\" class=\"data row3 col2\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_standalone_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50/crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_standalone_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50.json</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th id=\"T_58df9_level0_row4\" class=\"row_heading level0 row4\" >crate_mqva_dio_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_master_wrpll_True_sed_32_periph_dio_sma_12_addr_10.0.0.50</th>\n",
       "      <td id=\"T_58df9_row4_col0\" class=\"data row4 col0\" >&lt;sinara_firmware_compiler.sinara_hardware.kasli_soc object at 0x79d3e55d5690&gt;</td>\n",
       "      <td id=\"T_58df9_row4_col1\" class=\"data row4 col1\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/crate_mqva_dio_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_master_wrpll_True_sed_32_periph_dio_sma_12_addr_10.0.0.50</td>\n",
       "      <td id=\"T_58df9_row4_col2\" class=\"data row4 col2\" >/opt/m1/workspace/sinara-firmware-compiler/examples/system_description_files/crate_mqva_dio_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_master_wrpll_True_sed_32_periph_dio_sma_12_addr_10.0.0.50/crate_mqva_dio_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_master_wrpll_True_sed_32_periph_dio_sma_12_addr_10.0.0.50.json</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n"
      ],
      "text/plain": [
       "<pandas.io.formats.style.Styler at 0x79d3e55bddd0>"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "sinara.style(compile_df, 150)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9d00d711-d7e2-4150-b8a8-a7885eb7a590",
   "metadata": {},
   "source": [
    "### Write system description files to disc based on `compile_df`.\n",
    "\n",
    "`to_compile_file` lists the path of every system description file. If you made your own system description files manually but you want to compile the firmware for all of them automatically with `sinara-firmware-compiler`, then create `to_compile_file` manually and go to the next notebook."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "5f8bbaa0-1f91-4055-a065-dfb5f074ff7a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "crate_mqva_ao_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_fastino_2_addr_10.0.0.50.json\n",
      "crate_mqva_dds_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50.json\n",
      "crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_satellite_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50.json\n",
      "crate_mqva_dds2_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_standalone_wrpll_True_sed_32_periph_urukul_6_addr_10.0.0.50.json\n",
      "crate_mqva_dio_kasli_soc_v1.1_artiq_zynq_master_63157588bb8ed214bc9f24ade2d09b4ddefada03_drtio_master_wrpll_True_sed_32_periph_dio_sma_12_addr_10.0.0.50.json\n"
     ]
    }
   ],
   "source": [
    "os.makedirs(output_folder_path)\n",
    "to_compile_file = os.path.join(output_folder_path, \"to_compile.txt\")\n",
    "\n",
    "sinara.make_to_compile(to_compile_file, compile_df)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "94ec4b43-3635-4e68-aada-a92a34c9d2f7",
   "metadata": {},
   "source": [
    "### Prepare for creating `device_db.py`, `dev_map.bin` and `dev_map.txt`.\n",
    "\n",
    "`to_device_db_file` lists all Sinara systems. For each system, the paths of all system description files are listed in the correct drtio order. If you made your own system description files manually but you want to create `device_db.py`, `dev_map.bin` and `dev_map.txt` for all Sinara systems automatically with `sinara-firmware-compiler`, then create `to_device_db_file` manually and go to the next notebook."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "b842d233-d549-473d-8ad0-064640642aad",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>artiq_branch</th>\n",
       "      <th>artiq_commit</th>\n",
       "      <th>output_file_path</th>\n",
       "      <th>master_json_file_path</th>\n",
       "      <th>satellite_0_json_file_path</th>\n",
       "      <th>satellite_1_json_file_path</th>\n",
       "      <th>satellite_2_json_file_path</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>master</td>\n",
       "      <td>c50f3a1c12979717d045fccee8109e9d229abf3c</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>None</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>master</td>\n",
       "      <td>c50f3a1c12979717d045fccee8109e9d229abf3c</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>master</td>\n",
       "      <td>c50f3a1c12979717d045fccee8109e9d229abf3c</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>None</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>master</td>\n",
       "      <td>c50f3a1c12979717d045fccee8109e9d229abf3c</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>/opt/m1/workspace/sinara-firmware-compiler/exa...</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "      <td>None</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "  artiq_branch                              artiq_commit  \\\n",
       "0       master  c50f3a1c12979717d045fccee8109e9d229abf3c   \n",
       "1       master  c50f3a1c12979717d045fccee8109e9d229abf3c   \n",
       "2       master  c50f3a1c12979717d045fccee8109e9d229abf3c   \n",
       "3       master  c50f3a1c12979717d045fccee8109e9d229abf3c   \n",
       "\n",
       "                                    output_file_path  \\\n",
       "0  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "1  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "2  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "3  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "\n",
       "                               master_json_file_path  \\\n",
       "0  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "1  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "2  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "3  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "\n",
       "                          satellite_0_json_file_path  \\\n",
       "0  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "1  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "2  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "3                                               None   \n",
       "\n",
       "                          satellite_1_json_file_path  \\\n",
       "0  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "1  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "2  /opt/m1/workspace/sinara-firmware-compiler/exa...   \n",
       "3                                               None   \n",
       "\n",
       "                          satellite_2_json_file_path  \n",
       "0                                               None  \n",
       "1  /opt/m1/workspace/sinara-firmware-compiler/exa...  \n",
       "2                                               None  \n",
       "3                                               None  "
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "to_device_db_file = os.path.join(output_folder_path, \"to_device_db.txt\")\n",
    "artiq_branch = \"master\"\n",
    "artiq_commit = \"c50f3a1c12979717d045fccee8109e9d229abf3c\"\n",
    "\n",
    "device_db_df = sinara.make_to_device_db(\n",
    "    to_device_db_file, system_df, compile_df, artiq_branch, artiq_commit\n",
    ")\n",
    "device_db_df"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "c881a8be-a690-4e71-b817-c1e6973ed9b2",
   "metadata": {},
   "outputs": [],
   "source": [
    "# shutil.rmtree(output_folder_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "16c032f6-efc0-4401-84a1-ba9b59bfd0be",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "6842d9d9-e62b-463c-8adc-24137bb99ace",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "321374f1-7bd9-4537-ae4f-101cd674ab39",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
