Sjasm Z80 Assembler v0.42c - www.xl2s.tk             [2015.02.23 - 23:11:37]

main.asm
Errors: 0

       1   00:0000                      ;----------------------------------------------------------------------------
       2   00:0000                      ;----------------------------------------------------------------------------
       3   00:0000                      
       4   00:0000                              output "maneldem.rom"
       5   00:0000                      
       6   00:0000                      		defpage	0,0x4000, 0x4000		; page 0 main code + far call routines
       7   00:0000                      		defpage	1,0x8000, 0x4000		; swapped data 
       8   00:0000                      		defpage	2..15
       9   00:0000                      	
      10   00:0000  (00:6000)           _bank1	equ	0x6000
      11   00:0000  (00:7000)           _bank2	equ	0x7000
      12   00:0000                      		
      13   00:0000  (00)                		page 0
      14   00:4000                      		
      15   00:4000                              org 4000h
      16   00:4000                              dw  4241h,START,0,0,0,0,0,0
      16   00:4000  41 42 A6 41 00 00 00 00 00 00 00 00 00 00 00 00 
      17   00:4010                      
      18   00:4010                      
      19   00:4010                      		include "header.asm"
       1.  00:4010  (00:037C)           n_tiles: equ 892
       2.  00:4010  (00:0100)           mapWidth:	equ	256
       3.  00:4010  (00:0010)           mapHeight:	equ	 16
       4.  00:4010  (00:001C)           WinWidth:	equ	 28
       5.  00:4010  (00:0010)           WinHeight:	equ	 16
       6.  00:4010  (00:0000)           Transp:	equ	  0
       7.  00:4010  (00:0340)           SolidTile:	equ	832
       8.  00:4010  (00:0007)           SolidColor:	equ	  7
      20   00:4010                      	
      21   00:4010                      		include "rominit64.asm"
       1.  00:4010                      
       2.  00:4010                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
       3.  00:4010                      ; set pages and subslot
       4.  00:4010                      ;
       5.  00:4010                      
       6.  00:4010                      
       7.  00:4010  (00:0024)           ENASLT:			equ		024h
       8.  00:4010  (00:0138)           RSLREG:			equ		0138h
       9.  00:4010  (00:FCC1)           EXPTBL:			equ		0FCC1h	; Bios Slot / Expansion Slot
      10.  00:4010                      
      11.  00:4010                      
      12.  00:4010                      ; ----------------------------
      13.  00:4010                      ; pre-set main slot for page 3
      14.  00:4010                      ; and set sub-slot for page 3
      15.  00:4010                      ; ----------------------------
      16.  00:4010                      	macro	mainslot_setup n
      17.  00:4010                    < 	and		3
      18.  00:4010                    < [2]	rrca
      19.  00:4010                    < 	and		0xC0
      20.  00:4010                    < 	ld		c,a
      21.  00:4010                    < 	ld		a,d
      22.  00:4010                    < 	and		0x3F
      23.  00:4010                    < 	or		c
      24.  00:4010                    < 	ld		c,a					; Primary slot value with main slot in page 3
      25.  00:4010                    < 
      26.  00:4010                    < 	ld		a,b
      27.  00:4010                    < 	and		0x0C
      28.  00:4010                    < [2]	rrca
      29.  00:4010                    < 	and		3
      30.  00:4010                    < 	ld		b,a					; B = Expanded slot in page 3
      31.  00:4010                    < 	ld		a,c
      32.  00:4010                    < 	out		(0A8h),a			; Slot : Main Slot, xx, xx, Main slot
      33.  00:4010                    < 	ld		a,(0FFFFh)
      34.  00:4010                    < 	cpl
      35.  00:4010                    < 	if (n<=4)
      36.  00:4010                    < [n]	RLCA
      37.  00:4010                    < 	else
      38.  00:4010                    < [8-n] RRCA	
      39.  00:4010                    < 	endif
      40.  00:4010                    < 	and		0xFC
      41.  00:4010                    < 	or		b
      42.  00:4010                    < 	if (n<=4)
      43.  00:4010                    < [n]	RRCA
      44.  00:4010                    < 	else
      45.  00:4010                    < [8-n] RLCA
      46.  00:4010                    < 	endif
      47.  00:4010                    < 	ld		(0FFFFh),a		; Expanded slot selected
      48.  00:4010                    < 	ld		b,a				; save for later	
      49.  00:4010                    < 	endmacro
      50.  00:4010                      		
      51.  00:4010                      
      52.  00:4010                      ; ------------------------------
      53.  00:4010                      ; SEARCH_SLOT
      54.  00:4010                      ; look for the slot of our rom
      55.  00:4010                      ; active in page 1
      56.  00:4010                      ; ------------------------------
      57.  00:4010                      
      58.  00:4010                      search_slot:
      59.  00:4010  CD 38 01            	call	RSLREG
      60.  00:4013  0F 0F               [2]	rrca
      61.  00:4015  E6 03               	and		3
      62.  00:4017  4F                  	ld		c,a
      63.  00:4018  06 00               	ld		b,0
      64.  00:401A  21 C1 FC            	ld		hl,EXPTBL
      65.  00:401D  09                  	add		hl,bc
      66.  00:401E  7E                  	ld		a,(hl)
      67.  00:401F  E6 80               	and		080h
      68.  00:4021  B1                  	or		c
      69.  00:4022  4F                  	ld		c,a
      70.  00:4023  23 23 23 23         [4]	inc		hl
      71.  00:4027  7E                  	ld		a,(hl)
      72.  00:4028  E6 0C               	and		0Ch
      73.  00:402A  B1                  	or		c
      74.  00:402B  32 00 C0            	ld		(slotvar),a
      75.  00:402E  C9                  	ret
      76.  00:402F                      	
      77.  00:402F                      ; ------------------------------
      78.  00:402F                      ; look for the slot of ram
      79.  00:402F                      ; active in page 3
      80.  00:402F                      ; ------------------------------
      81.  00:402F                      
      82.  00:402F                      search_slotram:
      83.  00:402F  F3                  	di
      84.  00:4030  CD 38 01            	call	RSLREG
      85.  00:4033  07 07               [2]	rlca
      86.  00:4035  E6 03               	and		3
      87.  00:4037  4F                  	ld		c,a
      88.  00:4038  06 00               	ld		b,0
      89.  00:403A  21 C1 FC            	ld		hl,EXPTBL
      90.  00:403D  09                  	add		hl,bc
      91.  00:403E  7E                  	ld		a,(hl)
      92.  00:403F  E6 80               	and		080h
      93.  00:4041  28 0D               	jr		z,search_slotram0
      94.  00:4043  B1                  	or		c
      95.  00:4044  4F                  	ld		c,a
      96.  00:4045  23 23 23 23         [4]	inc		hl
      97.  00:4049  7E                  	ld		a,(hl)
      98.  00:404A  07 07 07 07         [4]	rlca
      99.  00:404E  E6 0C               	and		0Ch
     100.  00:4050                      search_slotram0:
     101.  00:4050  B1                  	or		c
     102.  00:4051  32 01 C0            	ld		(slotram),a
     103.  00:4054  C9                  	ret
     104.  00:4055                      	
     105.  00:4055                      ; ------------------------------
     106.  00:4055                      ; SETROMPAGE0
     107.  00:4055                      ; Set the chart in
     108.  00:4055                      ; Page 0
     109.  00:4055                      ; -----------------------------
     110.  00:4055                      
     111.  00:4055                      setrompage0:
     112.  00:4055  3A 00 C0            	ld		a,(slotvar)
     113.  00:4058  C3 76 40            	jp		setslotpage0
     114.  00:405B                      
     115.  00:405B                      setrompage2:
     116.  00:405B  3A 00 C0            	ld		a,(slotvar)
     117.  00:405E  C3 EC 40            	jp		setslotpage2
     118.  00:4061                      
     119.  00:4061                      setrampage2:
     120.  00:4061  3A 01 C0            	ld		a,(slotram)
     121.  00:4064  C3 EC 40            	jp		setslotpage2
     122.  00:4067                      	
     123.  00:4067                      setrompage3:
     124.  00:4067  3A 00 C0            	ld		a,(slotvar)
     125.  00:406A  C3 33 41            	jp		setslotpage3
     126.  00:406D                      
     127.  00:406D                      setrampage3:
     128.  00:406D  3A 01 C0            	ld		a,(slotram)
     129.  00:4070  C3 33 41            	jp		setslotpage3
     130.  00:4073                      	
     131.  00:4073                      ; ------------------------------
     132.  00:4073                      ; RECBIOS
     133.  00:4073                      ; set the bios ROM
     134.  00:4073                      ; -------------------------------
     135.  00:4073                      recbios:
     136.  00:4073  3A C1 FC            	ld		a,(EXPTBL)
     137.  00:4076                      
     138.  00:4076                      ; ---------------------------
     139.  00:4076                      ; SETSLOTPAGE0
     140.  00:4076                      ; Set the slot passed in A
     141.  00:4076                      ; at page 0 in the Z80 address space
     142.  00:4076                      ; A: Format FxxxSSPP
     143.  00:4076                      ; ----------------------------
     144.  00:4076                      
     145.  00:4076                      setslotpage0:
     146.  00:4076  F3                  	di
     147.  00:4077  47                  	ld		b,a					; B = Slot param in FxxxSSPP format
     148.  00:4078  DB A8               	in		a,(0A8h)
     149.  00:407A  E6 FC               	and		0xFC
     150.  00:407C  57                  	ld		d,a					; D = Primary slot value
     151.  00:407D  78                  	ld		a,b
     152.  00:407E  E6 03               	and		3
     153.  00:4080  B2                  	or		d
     154.  00:4081  57                  	ld		d,a		; D = Final Value for primary slot
     155.  00:4082  78                  	ld		a,b		; Check if expanded
     156.  00:4083  CB 7F               	bit		7,a
     157.  00:4085  28 22               	jr		z,1f	; Not Expanded
     158.  00:4087                      	mainslot_setup	0
     158.  00:4087  E6 03             >  and  3
     158.  00:4089  0F 0F             > [2] rrca
     158.  00:408B  E6 C0             >  and  0xC0
     158.  00:408D  4F                >  ld  c,a
     158.  00:408E  7A                >  ld  a,d
     158.  00:408F  E6 3F             >  and  0x3F
     158.  00:4091  B1                >  or  c
     158.  00:4092  4F                >  ld  c,a
     158.  00:4093                    > 
     158.  00:4093  78                >  ld  a,b
     158.  00:4094  E6 0C             >  and  0x0C
     158.  00:4096  0F 0F             > [2] rrca
     158.  00:4098  E6 03             >  and  3
     158.  00:409A  47                >  ld  b,a
     158.  00:409B  79                >  ld  a,c
     158.  00:409C  D3 A8             >  out  (0A8h),a
     158.  00:409E  3A FF FF          >  ld  a,(0FFFFh)
     158.  00:40A1  2F                >  cpl
     158.  00:40A2                    >  if (n<=4)
     158.  00:40A2                    > [n] RLCA
     158.  00:40A2                    >  else
     158.  00:40A2                    ~ [8-n] RRCA
     158.  00:40A2                    ~  endif
     158.  00:40A2  E6 FC             >  and  0xFC
     158.  00:40A4  B0                >  or  b
     158.  00:40A5                    >  if (n<=4)
     158.  00:40A5                    > [n] RRCA
     158.  00:40A5                    >  else
     158.  00:40A5                    ~ [8-n] RLCA
     158.  00:40A5                    ~  endif
     158.  00:40A5  32 FF FF          >  ld  (0FFFFh),a
     158.  00:40A8  47                >  ld  b,a
     159.  00:40A9  7A                  1:	ld		a,d				; A = Final value
     160.  00:40AA  D3 A8               	out		(0A8h),a		; Slot Final. Ram, rom c, rom c, Main
     161.  00:40AC  C9                  	ret
     162.  00:40AD                      
     163.  00:40AD                      ; ---------------------------
     164.  00:40AD                      ; SETSLOTPAGE1
     165.  00:40AD                      ; Set the slot passed in A
     166.  00:40AD                      ; at page 1 in the Z80 address space
     167.  00:40AD                      ; A: Format FxxxSSPP
     168.  00:40AD                      ; ----------------------------
     169.  00:40AD                      
     170.  00:40AD                      setslotpage1:
     171.  00:40AD  F3                  	di
     172.  00:40AE  47                  	ld		b,a					; B = Slot param in FxxxSSPP format
     173.  00:40AF  DB A8               	in		a,(0A8h)
     174.  00:40B1  0F 0F               [2]	RRCA
     175.  00:40B3  E6 FC               	and		0xFC
     176.  00:40B5  57                  	ld		d,a					; D = Primary slot value
     177.  00:40B6  78                  	ld		a,b
     178.  00:40B7  E6 03               	and		3
     179.  00:40B9  B2                  	or		d
     180.  00:40BA  07 07               [2]	RLCA
     181.  00:40BC  57                  	ld		d,a		; D = Final Value for primary slot
     182.  00:40BD  78                  	ld		a,b		; Check if expanded
     183.  00:40BE  CB 7F               	bit		7,a
     184.  00:40C0  28 26               	jr		z,1f	; Not Expanded
     185.  00:40C2                      	mainslot_setup	6
     185.  00:40C2  E6 03             >  and  3
     185.  00:40C4  0F 0F             > [2] rrca
     185.  00:40C6  E6 C0             >  and  0xC0
     185.  00:40C8  4F                >  ld  c,a
     185.  00:40C9  7A                >  ld  a,d
     185.  00:40CA  E6 3F             >  and  0x3F
     185.  00:40CC  B1                >  or  c
     185.  00:40CD  4F                >  ld  c,a
     185.  00:40CE                    > 
     185.  00:40CE  78                >  ld  a,b
     185.  00:40CF  E6 0C             >  and  0x0C
     185.  00:40D1  0F 0F             > [2] rrca
     185.  00:40D3  E6 03             >  and  3
     185.  00:40D5  47                >  ld  b,a
     185.  00:40D6  79                >  ld  a,c
     185.  00:40D7  D3 A8             >  out  (0A8h),a
     185.  00:40D9  3A FF FF          >  ld  a,(0FFFFh)
     185.  00:40DC  2F                >  cpl
     185.  00:40DD                    >  if (n<=4)
     185.  00:40DD                    ~ [n] RLCA
     185.  00:40DD                    ~  else
     185.  00:40DD  0F 0F             > [8-n] RRCA
     185.  00:40DF                    >  endif
     185.  00:40DF  E6 FC             >  and  0xFC
     185.  00:40E1  B0                >  or  b
     185.  00:40E2                    >  if (n<=4)
     185.  00:40E2                    ~ [n] RRCA
     185.  00:40E2                    ~  else
     185.  00:40E2  07 07             > [8-n] RLCA
     185.  00:40E4                    >  endif
     185.  00:40E4  32 FF FF          >  ld  (0FFFFh),a
     185.  00:40E7  47                >  ld  b,a
     186.  00:40E8  7A                  1:	ld		a,d				; A = Final value
     187.  00:40E9  D3 A8               	out		(0A8h),a		; Slot Final. Ram, rom c, rom c, Main
     188.  00:40EB  C9                  	ret
     189.  00:40EC                      	
     190.  00:40EC                      
     191.  00:40EC                      ; ---------------------------
     192.  00:40EC                      ; SETSLOTPAGE2
     193.  00:40EC                      ; Set the slot passed in A
     194.  00:40EC                      ; at page 2 in the Z80 address space
     195.  00:40EC                      ; A: Format FxxxSSPP
     196.  00:40EC                      ; ----------------------------
     197.  00:40EC                      
     198.  00:40EC                      setslotpage2:
     199.  00:40EC  F3                  	di
     200.  00:40ED  47                  	ld		b,a					; B = Slot param in FxxxSSPP format
     201.  00:40EE  DB A8               	in		a,(0A8h)
     202.  00:40F0  07 07 07 07         [4]	RLCA
     203.  00:40F4  E6 FC               	and		0xFC
     204.  00:40F6  57                  	ld		d,a					; D = Primary slot value
     205.  00:40F7  78                  	ld		a,b
     206.  00:40F8  E6 03               	and		3
     207.  00:40FA  B2                  	or		d
     208.  00:40FB  0F 0F 0F 0F         [4]	RRCA
     209.  00:40FF  57                  	ld		d,a		; D = Final Value for primary slot
     210.  00:4100  78                  	ld		a,b		; Check if expanded
     211.  00:4101  CB 7F               	bit		7,a
     212.  00:4103  28 2A               	jr		z,1f	; Not Expanded
     213.  00:4105                      	mainslot_setup	4
     213.  00:4105  E6 03             >  and  3
     213.  00:4107  0F 0F             > [2] rrca
     213.  00:4109  E6 C0             >  and  0xC0
     213.  00:410B  4F                >  ld  c,a
     213.  00:410C  7A                >  ld  a,d
     213.  00:410D  E6 3F             >  and  0x3F
     213.  00:410F  B1                >  or  c
     213.  00:4110  4F                >  ld  c,a
     213.  00:4111                    > 
     213.  00:4111  78                >  ld  a,b
     213.  00:4112  E6 0C             >  and  0x0C
     213.  00:4114  0F 0F             > [2] rrca
     213.  00:4116  E6 03             >  and  3
     213.  00:4118  47                >  ld  b,a
     213.  00:4119  79                >  ld  a,c
     213.  00:411A  D3 A8             >  out  (0A8h),a
     213.  00:411C  3A FF FF          >  ld  a,(0FFFFh)
     213.  00:411F  2F                >  cpl
     213.  00:4120                    >  if (n<=4)
     213.  00:4120  07 07 07 07       > [n] RLCA
     213.  00:4124                    >  else
     213.  00:4124                    ~ [8-n] RRCA
     213.  00:4124                    ~  endif
     213.  00:4124  E6 FC             >  and  0xFC
     213.  00:4126  B0                >  or  b
     213.  00:4127                    >  if (n<=4)
     213.  00:4127  0F 0F 0F 0F       > [n] RRCA
     213.  00:412B                    >  else
     213.  00:412B                    ~ [8-n] RLCA
     213.  00:412B                    ~  endif
     213.  00:412B  32 FF FF          >  ld  (0FFFFh),a
     213.  00:412E  47                >  ld  b,a
     214.  00:412F  7A                  1:	ld		a,d				; A = Final value
     215.  00:4130  D3 A8               	out		(0A8h),a		; Slot Final. Ram, rom c, rom c, Main
     216.  00:4132  C9                  	ret
     217.  00:4133                      	
     218.  00:4133                      ; ---------------------------
     219.  00:4133                      ; SETSLOTPAGE3
     220.  00:4133                      ; Set the slot passed in A
     221.  00:4133                      ; at page 3 in the Z80 address space
     222.  00:4133                      ; A: Format FxxxSSPP
     223.  00:4133                      ; ----------------------------
     224.  00:4133                      	
     225.  00:4133                      setslotpage3:
     226.  00:4133  F3                  	di
     227.  00:4134  47                  	ld		b,a					; B = Slot param in FxxxSSPP format
     228.  00:4135  DB A8               	in		a,(0A8h)
     229.  00:4137  07 07               [2]	RLCA
     230.  00:4139  E6 FC               	and		0xFC
     231.  00:413B  57                  	ld		d,a					; D = Primary slot value
     232.  00:413C  78                  	ld		a,b
     233.  00:413D  E6 03               	and		3
     234.  00:413F  B2                  	or		d
     235.  00:4140  0F 0F               [2]	RRCA	
     236.  00:4142  57                  	ld		d,a		; D = Final Value for primary slot
     237.  00:4143  78                  	ld		a,b		; Check if expanded
     238.  00:4144  CB 7F               	bit		7,a
     239.  00:4146  28 26               	jr		z,1f	; Not Expanded
     240.  00:4148                      	mainslot_setup	2
     240.  00:4148  E6 03             >  and  3
     240.  00:414A  0F 0F             > [2] rrca
     240.  00:414C  E6 C0             >  and  0xC0
     240.  00:414E  4F                >  ld  c,a
     240.  00:414F  7A                >  ld  a,d
     240.  00:4150  E6 3F             >  and  0x3F
     240.  00:4152  B1                >  or  c
     240.  00:4153  4F                >  ld  c,a
     240.  00:4154                    > 
     240.  00:4154  78                >  ld  a,b
     240.  00:4155  E6 0C             >  and  0x0C
     240.  00:4157  0F 0F             > [2] rrca
     240.  00:4159  E6 03             >  and  3
     240.  00:415B  47                >  ld  b,a
     240.  00:415C  79                >  ld  a,c
     240.  00:415D  D3 A8             >  out  (0A8h),a
     240.  00:415F  3A FF FF          >  ld  a,(0FFFFh)
     240.  00:4162  2F                >  cpl
     240.  00:4163                    >  if (n<=4)
     240.  00:4163  07 07             > [n] RLCA
     240.  00:4165                    >  else
     240.  00:4165                    ~ [8-n] RRCA
     240.  00:4165                    ~  endif
     240.  00:4165  E6 FC             >  and  0xFC
     240.  00:4167  B0                >  or  b
     240.  00:4168                    >  if (n<=4)
     240.  00:4168  0F 0F             > [n] RRCA
     240.  00:416A                    >  else
     240.  00:416A                    ~ [8-n] RLCA
     240.  00:416A                    ~  endif
     240.  00:416A  32 FF FF          >  ld  (0FFFFh),a
     240.  00:416D  47                >  ld  b,a
     241.  00:416E  7A                  1:	ld		a,d				; A = Final value
     242.  00:416F  D3 A8               	out		(0A8h),a		; Slot Final. Ram, rom c, rom c, Main
     243.  00:4171  C9                  	ret
     244.  00:4172                      
     245.  00:4172                      	
      22   00:4172                      
      23   00:4172  (00:000C)           rdslt	equ	0x000c
      24   00:4172  (00:001C)           CALSLT	equ	0x001c
      25   00:4172  (00:0180)           chgcpu	equ	0x0180	; change cpu mode
      26   00:4172  (00:FCC1)           exttbl	equ	0xfcc1	; main rom slot
      27   00:4172                      
      28   00:4172                      
      29   00:4172                      ; Switch to r800 rom mode
      30   00:4172                      	
      31   00:4172                      _set_r800:
      32   00:4172  DB AA               		in	a,(0aah)
      33   00:4174  E6 F0               		and 011110000B			; upper 4 bits contain info to preserve
      34   00:4176  F6 06               		or	6
      35   00:4178  D3 AA               		out (0aah),a
      36   00:417A  DB A9               		in	a,(0a9h)
      37   00:417C  6F                  		ld	l,a
      38   00:417D                      
      39   00:417D  3A 2D 00            		ld	a,(0x002d)
      40   00:4180  FE 03               		cp	3					; this is a TR
      41   00:4182  7D                  		ld	a,l
      42   00:4183  28 0E               		jr	z,set_turbo_tr
      43   00:4185                      								; this is anything else
      44   00:4185  E6 02               		and	0x02				; CTR
      45   00:4187  C0                  		ret	nz					; if NZ, CTR is not pressed set the turbo
      46   00:4188                      
      47   00:4188  3A 80 01            		ld	A,(chgcpu)
      48   00:418B  FE C3               		cp	0C3h
      49   00:418D  3E 81               		ld	a,81h              ; R800 ROM mode or any other turbo
      50   00:418F  CC 80 01            		call	z,chgcpu
      51   00:4192  C9                  		ret
      52   00:4193                      
      53   00:4193                      set_turbo_tr
      54   00:4193  E6 02               		and	0x02				; CTR
      55   00:4195  C8                  		ret	z					; if Z, CTR is pressed -> do not set the turbo
      56   00:4196  3E 81               		ld	a,81h              	; R800 ROM mode
      57   00:4198  C3 80 01            		jp chgcpu
      58   00:419B                      		
      59   00:419B                      	
      60   00:419B                      checkkbd:
      61   00:419B  DB AA               	in	a,(0aah)
      62   00:419D  E6 F0               	and 011110000B			; upper 4 bits contain info to preserve
      63   00:419F  B3                  	or	e
      64   00:41A0  D3 AA               	out (0aah),a
      65   00:41A2  DB A9               	in	a,(0a9h)
      66   00:41A4  6F                  	ld	l,a
      67   00:41A5  C9                  	ret
      68   00:41A6                      ;-------------------------------------
      69   00:41A6                      ; Entry point
      70   00:41A6                      ;-------------------------------------
      71   00:41A6                      START:
      72   00:41A6  1E 05                       ld		e,5
      73   00:41A8  CD DE 45            		call	_scr
      74   00:41AB                      
      75   00:41AB  CD 72 41            		call 	_set_r800
      76   00:41AE  CD 6E 43                    call    powerup
      77   00:41B1                      
      78   00:41B1  1E 07               		ld	e,7
      79   00:41B3  CD 9B 41            		call	checkkbd
      80   00:41B6  E6 04               		and	0x04
      81   00:41B8  CA 1B 52            		jp 	z,_mballon_start
      82   00:41BB                      		
      83   00:41BB  11 00 00            		ld		de,0
      84   00:41BE  4B                  		ld		c,e
      85   00:41BF  CD 99 45            		call	_vdpsetvramwr
      86   00:41C2  01 00 80            		ld		bc,0x8000
      87   00:41C5  AF                  1:		xor		a
      88   00:41C6  D3 98               		out		(0x98),a
      89   00:41C8  0B                  		dec		bc
      90   00:41C9  78                  		ld		a,b
      91   00:41CA  B1                  		or		c
      92   00:41CB  20 F8               		jr	nz,1b
      93   00:41CD                      		
      94   00:41CD  F3                  		di
      95   00:41CE                      		// border color
      96   00:41CE  3E 55               		ld		a,0x55
      97   00:41D0  D3 99               		out		(0x99),a
      98   00:41D2  3E 87               		ld		a,128+7
      99   00:41D4  D3 99               		out		(0x99),a
     100   00:41D6                      		
     101   00:41D6                      		// Disable sprites + TP
     102   00:41D6  3A E7 FF            		ld		a,(0xFFE7)
     103   00:41D9  F6 22               		or		2+32
     104   00:41DB  32 E7 FF            		ld		(0xFFE7),a
     105   00:41DE  D3 99               		out		(0x99),a
     106   00:41E0  3E 88               		ld		a,128+8
     107   00:41E2  D3 99               		out		(0x99),a
     108   00:41E4                      		
     109   00:41E4                      		// Set 192 lines @50Hz (PAL assumed!)
     110   00:41E4  3A E8 FF            		ld		a,(0xFFE8)
     111   00:41E7  E6 7F               		and		127
     112   00:41E9  F6 02               		or		2
     113   00:41EB  32 E8 FF            		ld		(0xFFE8),a
     114   00:41EE  D3 99               		out		(0x99),a
     115   00:41F0  3E 89               		ld		a,128+9
     116   00:41F2  D3 99               		out		(0x99),a
     117   00:41F4  FB                  		ei
     118   00:41F5                      			
     119   00:41F5  3E C3               		LD	A,0xC3
     120   00:41F7  21 49 43            		LD	HL,_isr
     121   00:41FA  F3                  		DI
     122   00:41FB  32 9F FD            		LD	(0xFD9F),A
     123   00:41FE  22 A0 FD            		LD	(0xFDA0),HL
     124   00:4201  FB                  		EI
     125   00:4202                      
     126   00:4202  CD 8B 45            		call	_clean_buffs
     127   00:4205                      
     128   00:4205  CD A3 43            		call	_SetPalet
     129   00:4208  1E 00               		ld		e,0
     130   00:420A  CD CD 45                    call	_setpage
     131   00:420D                      		
     132   00:420D                      		; unpack level map (meta_tiles)
     133   00:420D  3E 03               		ld	a, :_level
     134   00:420F  32 00 70            		ld	(_bank2),a
     135   00:4212                      		
     136   00:4212  AF                  		xor	a
     137   00:4213  32 18 C0            		ld		(_vbit16 ),a
     138   00:4216  11 00 80            		ld		de,	_level
     139   00:4219  01 00 00            		ld		bc,0
     140   00:421C  CD B5 43            		call	_vuitpakker 
     141   00:421F                      		
     142   00:421F  11 00 00            		ld		de,0
     143   00:4222  4B                  		ld		c,e
     144   00:4223  CD B3 45            		call	_vdpsetvramrd
     145   00:4226  21 5F CC            		ld		hl,_levelmap
     146   00:4229  11 00 20            		ld		de,mapWidth*mapHeight*2
     147   00:422C  0E 98               		ld		c,0x98
     148   00:422E  ED A2               1:		ini
     149   00:4230  1B                  		dec	de
     150   00:4231  7A                  		ld	a,d
     151   00:4232  B3                  		or	e
     152   00:4233  20 F9               		jr	nz,1b
     153   00:4235                      
     154   00:4235                      		; unpack frame
     155   00:4235  3E 01               		ld		a, :_frame
     156   00:4237  32 00 70            		ld		(_bank2),a
     157   00:423A                      		
     158   00:423A  AF                  		xor	a
     159   00:423B  32 18 C0            		ld		(_vbit16 ),a
     160   00:423E  11 00 80            		ld		de,	_frame
     161   00:4241  01 00 00            		ld		bc,0
     162   00:4244  CD B5 43            		call	_vuitpakker 
     163   00:4247                      
     164   00:4247  11 00 80            		ld		de,	_frame
     165   00:424A  01 00 80            		ld		bc,0x8000
     166   00:424D  CD B5 43            		call	_vuitpakker 
     167   00:4250                      		
     168   00:4250  1E 02               		ld		e,2
     169   00:4252  CD CD 45                    call	_setpage
     170   00:4255                      
     171   00:4255                      		; unpack tileset
     172   00:4255  3E 02               		ld		a, :_tiles
     173   00:4257  32 00 70            		ld		(_bank2),a
     174   00:425A                      		
     175   00:425A  3E 01               		ld		a,1
     176   00:425C  32 18 C0            		ld		(_vbit16 ),a
     177   00:425F  11 00 80            		ld		de,	_tiles
     178   00:4262  01 00 00            		ld		bc,0
     179   00:4265  CD B5 43            		call	_vuitpakker 
     180   00:4268                      
     181   00:4268                      		; main init
     182   00:4268                      			
     183   00:4268  21 00 00            		ld		hl,0
     184   00:426B  22 1A C0            		ld		(_levelmappos),hl
     185   00:426E  22 16 C0            		ld		(_nframes),hl
     186   00:4271  7C                  		ld		a,h
     187   00:4272  32 1E C0            		ld		(_currentpage),a
     188   00:4275  32 02 C0            		ld		(_dx),a
     189   00:4278                      		
     190   00:4278                      main_loop:
     191   00:4278  AF                  		xor		a
     192   00:4279  32 03 C0            		ld		(_ticxframe),a
     193   00:427C                      
     194   00:427C  3A 1E C0            		ld		a,(_currentpage)
     195   00:427F  EE 01               		xor		1
     196   00:4281  32 1E C0            		ld		(_currentpage),a
     197   00:4284  EE 01               		xor		1
     198   00:4286  5F                  		ld		e,a
     199   00:4287  76                  		halt
     200   00:4288  CD CD 45                    call	_setpage
     201   00:428B  CB 43               		bit		0,e
     202   00:428D  21 3F C6            		ld		hl,_shadow1
     203   00:4290  20 03               		jr		nz,1f
     204   00:4292  21 1F C0            		ld		hl,_shadow0
     205   00:4295  22 1C C0            1:		ld		(_shadowbuff),hl
     206   00:4298                      
     207   00:4298  0E 10               		ld		c,WinHeight
     208   00:429A                      		
     209   00:429A  2A 1A C0            		ld		hl,(_levelmappos)
     210   00:429D                      		repeat 2
     211   00:429D                    < 		srl		h
     212   00:429D                    < 		rr		l
     213   00:429D                    < 		endrepeat
     213   00:429D  CB 3C CB 1D CB 3C CB 1D 
     214   00:42A5  CB 85               		res		0,l
     215   00:42A7  11 5F CC            		ld		de,_levelmap
     216   00:42AA  19                  		add		hl,de
     217   00:42AB  EB                  		ex		de,hl			; de -> levelmap
     218   00:42AC  21 42 00            		ld		hl,2*32+2		; hl -> screen 
     219   00:42AF                      		
     220   00:42AF  06 1C               2:		ld		b,WinWidth
     221   00:42B1  D5                  		push	de
     222   00:42B2                      
     223   00:42B2  D5                  3:		push	de
     224   00:42B3  E5                  		push	hl
     225   00:42B4                      		
     226   00:42B4  EB                  		ex		de,hl
     227   00:42B5  5E                  		ld		e,(hl)
     228   00:42B6  23                  		inc		hl
     229   00:42B7  56                  		ld		d,(hl)		; DE = meta tile
     230   00:42B8                      		
     231   00:42B8  EB                  		ex		de,hl
     232   00:42B9  29 29 29            [3]		add		hl,hl
     233   00:42BC                      		
     234   00:42BC  11 4B 46            		ld		de,_metatable
     235   00:42BF  19                  		add		hl,de
     236   00:42C0  3A 1A C0            		ld		a,(_levelmappos)
     237   00:42C3  E6 06               		and		00000110B
     238   00:42C5  16 00               		ld		d,0
     239   00:42C7  5F                  		ld		e,a
     240   00:42C8  19                  		add		hl,de
     241   00:42C9  5E                  		ld		e,(hl)
     242   00:42CA  23                  		inc		hl
     243   00:42CB  56                  		ld		d,(hl)		; DE = tile
     244   00:42CC                      
     245   00:42CC  E1                  		pop		hl			; HL = screen position
     246   00:42CD  E5                  		push	hl
     247   00:42CE                      
     248   00:42CE  C5                  		push	bc
     249   00:42CF  CD AE 44            		call	plot_tile
     250   00:42D2  C1                  		pop		bc
     251   00:42D3  E1                  		pop		hl
     252   00:42D4  D1                  		pop		de
     253   00:42D5                      		
     254   00:42D5  23                  		inc		hl			; the screen in WinWidthxWinHeight
     255   00:42D6                      		
     256   00:42D6  13 13               [2]		inc		de			; the levelmap is int
     257   00:42D8  10 D8               		djnz	3b
     258   00:42DA                      		
     259   00:42DA                      		if (WinWidth<32)
     260   00:42DA  11 04 00            			ld	de,32-WinWidth	; only if WinWidth<32
     261   00:42DD  19                  			add	hl,de
     262   00:42DE                      		endif
     263   00:42DE                      		
     264   00:42DE  D1                  		pop		de
     265   00:42DF                      		
     266   00:42DF                      		if (mapWidth=256)
     267   00:42DF  14 14               [2]			inc d
     268   00:42E1                      		else
     269   00:42E1                    ~ 			push	hl
     270   00:42E1                    ~ 			ld		hl,mapWidth*2
     271   00:42E1                    ~ 			add		hl,de
     272   00:42E1                    ~ 			ex		de,hl
     273   00:42E1                    ~ 			pop		hl
     274   00:42E1                    ~ 		endif
     275   00:42E1                      		
     276   00:42E1  0D                  		dec		c
     277   00:42E2  20 CB               		jr	nz,2b
     278   00:42E4                      		
     279   00:42E4  CD 1D 46            		call	_compute_fps
     280   00:42E7  CD FB 45            		call	_print_fps
     281   00:42EA                      
     282   00:42EA  2A 16 C0            		ld		hl,(_nframes)
     283   00:42ED  23                  		inc		hl
     284   00:42EE  22 16 C0            		ld		(_nframes),hl
     285   00:42F1                      
     286   00:42F1                      		
     287   00:42F1  CD 75 43            		call	_cursors
     288   00:42F4  7D                  		ld		a,l
     289   00:42F5  FE 01               		cp		1
     290   00:42F7  CA 0D 43            		jp		z,up
     291   00:42FA  FE 03               		cp		3
     292   00:42FC  CA 27 43            		jp		z,right
     293   00:42FF  FE 05               		cp		5
     294   00:4301  CA 1A 43            		jp		z,dwn
     295   00:4304  FE 07               		cp		7
     296   00:4306  CA 37 43            		jp		z,left
     297   00:4309                      		
     298   00:4309  C3 78 42            		jp      main_loop
     299   00:430C                      
     300   00:430C  C9                          ret
     301   00:430D                      
     302   00:430D  2A 1A C0            up:		ld		hl,(_levelmappos)
     303   00:4310  01 00 F8            		ld		bc,-mapWidth*8
     304   00:4313  09                  		add		hl,bc
     305   00:4314  22 1A C0            		ld		(_levelmappos),hl
     306   00:4317  C3 78 42            		jp      main_loop
     307   00:431A                      
     308   00:431A  2A 1A C0            dwn:	ld		hl,(_levelmappos)
     309   00:431D  01 00 08            		ld		bc,mapWidth*8
     310   00:4320  09                  		add		hl,bc
     311   00:4321  22 1A C0            		ld		(_levelmappos),hl
     312   00:4324  C3 78 42            		jp      main_loop
     313   00:4327                      		
     314   00:4327  2A 1A C0            right:	ld		hl,(_levelmappos)
     315   00:432A  3A 03 C0            		ld		a,(_ticxframe)
     316   00:432D  4F                  		ld		c,a					; compensate frame rate
     317   00:432E  06 00               		ld		b,0
     318   00:4330  09                  		add		hl,bc
     319   00:4331  22 1A C0            		ld		(_levelmappos),hl
     320   00:4334  C3 78 42            		jp      main_loop
     321   00:4337                      
     322   00:4337  2A 1A C0            left:	ld		hl,(_levelmappos)
     323   00:433A  3A 03 C0            		ld		a,(_ticxframe)
     324   00:433D  ED 44               		neg
     325   00:433F  4F                  		ld		c,a					; compensate frame rate
     326   00:4340  06 FF               		ld		b,-1
     327   00:4342  09                  		add		hl,bc
     328   00:4343  22 1A C0            		ld		(_levelmappos),hl
     329   00:4346  C3 78 42            		jp      main_loop
     330   00:4349                      
     331   00:4349                      ;-------------------------------------
     332   00:4349  (00:FC9E)           JIFFY: equ 0xFC9E 
     333   00:4349                      ;-------------------------------------
     334   00:4349  E5                  _isr:	push	hl
     335   00:434A  C5                  		push	bc
     336   00:434B  2A 9E FC            		ld		hl,(JIFFY)
     337   00:434E  01 CE FF            		ld		bc,-50			; PAL assumed
     338   00:4351  09                  		add		hl,bc
     339   00:4352  21 03 C0            		ld		hl,_ticxframe
     340   00:4355  34                  		inc		(hl)
     341   00:4356  C1                  		pop		bc
     342   00:4357  E1                  		pop		hl
     343   00:4358  D0                  		ret	nc
     344   00:4359                      		
     345   00:4359  E5                  		push	hl
     346   00:435A  21 00 00            		ld		hl,0
     347   00:435D  22 9E FC            		ld		(JIFFY),hl
     348   00:4360  2A 16 C0            		ld		hl,(_nframes)
     349   00:4363  22 14 C0            		ld		(_fps),hl
     350   00:4366  21 00 00            		ld		hl,0
     351   00:4369  22 16 C0            		ld		(_nframes),hl
     352   00:436C  E1                  		pop		hl
     353   00:436D  C9                  		ret
     354   00:436E                      ;-------------------------------------
     355   00:436E                      ;   Power-up routine for 32K ROM
     356   00:436E                      ;   set pages and sub slot
     357   00:436E                      ;-------------------------------------
     358   00:436E                      powerup:
     359   00:436E  CD 10 40                    call    search_slot
     360   00:4371  CD 5B 40            		call	setrompage2
     361   00:4374  C9                          ret
     362   00:4375                      
     363   00:4375                      ;-------------------------------------
     364   00:4375                      
     365   00:4375                      
     366   00:4375  (00:00D5)           GTSTCK      equ 0x00D5      ;Returns the joystick status
     367   00:4375  (00:00D8)           GTTRIG      equ 0x00D8      ;Returns current trigger status
     368   00:4375                      
     369   00:4375                      
     370   00:4375                      _cursors:
     371   00:4375                      
     372   00:4375  AF                  	xor     a
     373   00:4376  CD D5 00            	call	GTSTCK
     374   00:4379  F5                  	push	af		;return the cursors
     375   00:437A  3E 01               	ld		a,1
     376   00:437C  CD D5 00            	call	GTSTCK
     377   00:437F  E1                  	pop		hl		;return the joystick
     378   00:4380  B4                  	or		h
     379   00:4381  6F                  	ld		l,a
     380   00:4382  C9                  	ret
     381   00:4383                      	
     382   00:4383                      
     383   00:4383                      
     384   00:4383                              
     385   00:4383                      ;-------------------------------------
     386   00:4383                      		
     387   00:4383  (00:0099)           vdpport1 equ 0x99
     388   00:4383  (00:009A)           vdpport2 equ 0x9A
     389   00:4383                      
     390   00:4383                      levelcolors:
     391   00:4383  (0020)              	incbin "palette.bin"
     392   00:43A3                      
     393   00:43A3                      _SetPalet:   
     394   00:43A3  F3                  	di
     395   00:43A4  AF                  	xor a 			;Set pointer to zero.
     396   00:43A5  D3 99               	out (vdpport1),a        
     397   00:43A7  3E 90               	ld  a,16 | 010000000B
     398   00:43A9  D3 99               	out (vdpport1),a
     399   00:43AB                      
     400   00:43AB  21 83 43            	ld  hl,levelcolors
     401   00:43AE  01 9A 20            	ld bc,vdpport2+32*256
     402   00:43B1  ED B3               	otir
     403   00:43B3  FB                  	ei
     404   00:43B4  C9                  	ret
     405   00:43B5                      
     406   00:43B5                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     407   00:43B5                      
     408   00:43B5                      	include vuitpakker.asm
       1.  00:43B5                      
       2.  00:43B5                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
       3.  00:43B5                      
       4.  00:43B5                      
       5.  00:43B5                      _vuitpakker:
       6.  00:43B5  FD E5                   push iy
       7.  00:43B7  DD E5                   push ix
       8.  00:43B9                      
       9.  00:43B9  CD C1 43                call  1f
      10.  00:43BC                      
      11.  00:43BC  DD E1                   pop ix
      12.  00:43BE  FD E1                   pop iy
      13.  00:43C0  C9                      ret
      14.  00:43C1                      
      15.  00:43C1                      1:
      16.  00:43C1                      ; in de input
      17.  00:43C1                      ; in bc VRAM output
      18.  00:43C1                      
      19.  00:43C1  62                      ld h,d
      20.  00:43C2  6B                      ld l,e
      21.  00:43C3  50                      ld d,b
      22.  00:43C4  59                      ld e,c
      23.  00:43C5                      
      24.  00:43C5                      ; pletter v0.5 msx unpacker
      25.  00:43C5                      
      26.  00:43C5                      ;-----------------------------------------------------------
      27.  00:43C5                      ; Pletter 0.5b VRAM Depacker - 64Kb version
      28.  00:43C5                      ; HL = RAM/ROM source ; DE = VRAM destination
      29.  00:43C5                      ;-----------------------------------------------------------
      30.  00:43C5  F3                      di
      31.  00:43C6                      
      32.  00:43C6                      ; VRAM address setup
      33.  00:43C6                      ;    ld  a,e
      34.  00:43C6                      ;    out (0x99),a
      35.  00:43C6                      ;    ld  a,d
      36.  00:43C6                      ;    or  0x40
      37.  00:43C6                      ;    out (0x99),a
      38.  00:43C6  CD 86 44                call setVwrite
      39.  00:43C9                      
      40.  00:43C9                      ; Initialization
      41.  00:43C9  7E                      ld  a,(hl)
      42.  00:43CA  23                      inc hl
      43.  00:43CB  D9                      exx
      44.  00:43CC  11 00 00                ld  de,0
      45.  00:43CF  87                      add a,a
      46.  00:43D0  3C                      inc a
      47.  00:43D1  CB 13                   rl  e
      48.  00:43D3  87                      add a,a
      49.  00:43D4  CB 13                   rl  e
      50.  00:43D6  87                      add a,a
      51.  00:43D7  CB 13                   rl  e
      52.  00:43D9  CB 13                   rl  e
      53.  00:43DB  21 A0 44                ld  hl,__modes
      54.  00:43DE  19                      add hl,de
      55.  00:43DF  5E                      ld  e,(hl)
      56.  00:43E0  DD                      db    0xdd
      57.  00:43E1  6B                      ld  l,e         ; ld ixl,e    
      58.  00:43E2  23                      inc hl
      59.  00:43E3  5E                      ld  e,(hl)
      60.  00:43E4  DD                      db    0xdd
      61.  00:43E5  63                      ld h,e          ; ld  ixh,e
      62.  00:43E6  1E 01                   ld  e,1
      63.  00:43E8  D9                      exx
      64.  00:43E9  FD 21 F2 43             ld  iy,__loop
      65.  00:43ED                      
      66.  00:43ED                      ; Main depack loop
      67.  00:43ED  0E 98               _literal:ld  c,098h
      68.  00:43EF  ED A3                   outi
      69.  00:43F1  13                      inc de
      70.  00:43F2  87                  __loop:   add a,a
      71.  00:43F3  CC 7A 44                call    z,_getbit
      72.  00:43F6  30 F5                   jr  nc,_literal
      73.  00:43F8                      
      74.  00:43F8                      ; Compressed data
      75.  00:43F8  D9                      exx
      76.  00:43F9  62                      ld  h,d
      77.  00:43FA  6B                      ld  l,e
      78.  00:43FB  87                  _getlen: add a,a
      79.  00:43FC  CC 7E 44                call    z,_getbitexx
      80.  00:43FF  30 1D                   jr  nc,lenok
      81.  00:4401  87                  lus:    add a,a
      82.  00:4402  CC 7E 44                call    z,_getbitexx
      83.  00:4405  ED 6A                   adc hl,hl
      84.  00:4407  D8                      ret c
      85.  00:4408  87                      add a,a
      86.  00:4409  CC 7E 44                call    z,_getbitexx
      87.  00:440C  30 10                   jr  nc,lenok
      88.  00:440E  87                      add a,a
      89.  00:440F  CC 7E 44                call    z,_getbitexx
      90.  00:4412  ED 6A                   adc hl,hl
      91.  00:4414  DA 84 44                jp  c,Depack_out
      92.  00:4417  87                      add a,a
      93.  00:4418  CC 7E 44                call    z,_getbitexx
      94.  00:441B  DA 01 44                jp  c,lus
      95.  00:441E  23                  lenok:  inc hl
      96.  00:441F  D9                      exx
      97.  00:4420  4E                      ld  c,(hl)
      98.  00:4421  23                      inc hl
      99.  00:4422  06 00                   ld  b,0
     100.  00:4424  CB 79                   bit 7,c
     101.  00:4426  CA 59 44                jp  z,offsok
     102.  00:4429  DD E9                   jp  (ix)
     103.  00:442B                      
     104.  00:442B  87                  _mode7:  add a,a
     105.  00:442C  CC 7A 44                call    z,_getbit
     106.  00:442F  CB 10                   rl  b
     107.  00:4431  87                  _mode6:  add a,a
     108.  00:4432  CC 7A 44                call    z,_getbit
     109.  00:4435  CB 10                   rl  b
     110.  00:4437  87                  _mode5:  add a,a
     111.  00:4438  CC 7A 44                call    z,_getbit
     112.  00:443B  CB 10                   rl  b
     113.  00:443D  87                  _mode4:  add a,a
     114.  00:443E  CC 7A 44                call    z,_getbit
     115.  00:4441  CB 10                   rl  b
     116.  00:4443  87                  _mode3:  add a,a
     117.  00:4444  CC 7A 44                call    z,_getbit
     118.  00:4447  CB 10                   rl  b
     119.  00:4449  87                  _mode2:  add a,a
     120.  00:444A  CC 7A 44                call    z,_getbit
     121.  00:444D  CB 10                   rl  b
     122.  00:444F  87                      add a,a
     123.  00:4450  CC 7A 44                call    z,_getbit
     124.  00:4453  30 04                   jr  nc,offsok
     125.  00:4455  B7                      or  a
     126.  00:4456  04                      inc b
     127.  00:4457  CB B9                   res 7,c
     128.  00:4459  03                  offsok: inc bc
     129.  00:445A  E5                      push    hl
     130.  00:445B  D9                      exx
     131.  00:445C  E5                      push    hl
     132.  00:445D  D9                      exx
     133.  00:445E  6B                      ld  l,e
     134.  00:445F  62                      ld  h,d
     135.  00:4460  ED 42                   sbc hl,bc
     136.  00:4462  C1                      pop bc
     137.  00:4463  F5                      push    af
     138.  00:4464                      _loop: 
     139.  00:4464                      ;    ld  a,l
     140.  00:4464                      ;    out (0x99),a
     141.  00:4464                      ;    ld  a,h
     142.  00:4464                      ;    out (0x99),a
     143.  00:4464  CD 92 44                call setVread
     144.  00:4467                          
     145.  00:4467  DB 98                   in  a,(0x98)
     146.  00:4469  08                      ex  af,af'
     147.  00:446A                      ;    ld  a,e
     148.  00:446A                      ;    out (0x99),a
     149.  00:446A                      ;    ld  a,d
     150.  00:446A                      ;    or  0x40
     151.  00:446A                      ;    out (0x99),a
     152.  00:446A  CD 86 44                call setVwrite
     153.  00:446D                          
     154.  00:446D  08                      ex  af,af'
     155.  00:446E  D3 98                   out (0x98),a
     156.  00:4470  13                      inc de
     157.  00:4471  ED A1                   cpi
     158.  00:4473  EA 64 44                jp  pe,_loop
     159.  00:4476  F1                      pop af
     160.  00:4477  E1                      pop hl
     161.  00:4478  FD E9                   jp  (iy)
     162.  00:447A                      ;
     163.  00:447A  7E                  _getbit: ld  a,(hl)
     164.  00:447B  23                      inc hl
     165.  00:447C  17                      rla
     166.  00:447D  C9                      ret
     167.  00:447E                      
     168.  00:447E                      _getbitexx:
     169.  00:447E  D9                      exx
     170.  00:447F  7E                      ld  a,(hl)
     171.  00:4480  23                      inc hl
     172.  00:4481  D9                      exx
     173.  00:4482  17                      rla
     174.  00:4483  C9                      ret
     175.  00:4484                      
     176.  00:4484                      ; De-packer exit
     177.  00:4484                      Depack_out:
     178.  00:4484  FB                      ei
     179.  00:4485  C9                      ret
     180.  00:4486                      
     181.  00:4486                      
     182.  00:4486                      
     183.  00:4486                      setVwrite:
     184.  00:4486                      
     185.  00:4486  D5                      push    de
     186.  00:4487  C5                      push    bc
     187.  00:4488  ED 4B 18 C0             ld      bc,(_vbit16)
     188.  00:448C  CD 99 45                call    _vdpsetvramwr
     189.  00:448F  C1                      pop     bc
     190.  00:4490  D1                      pop     de
     191.  00:4491                      
     192.  00:4491  C9                      ret
     193.  00:4492                      setVread:    
     194.  00:4492                      
     195.  00:4492  D5                      push    de
     196.  00:4493  C5                      push    bc
     197.  00:4494  5D                      ld      e,l
     198.  00:4495  54                      ld      d,h
     199.  00:4496  ED 4B 18 C0             ld      bc,(_vbit16)
     200.  00:449A  CD B3 45                call    _vdpsetvramrd
     201.  00:449D  C1                      pop     bc
     202.  00:449E  D1                      pop     de
     203.  00:449F                      
     204.  00:449F  C9                      ret
     205.  00:44A0                      
     206.  00:44A0                      __modes:
     207.  00:44A0  59 44                   dw  offsok
     208.  00:44A2  49 44                   dw  _mode2
     209.  00:44A4  43 44                   dw  _mode3
     210.  00:44A6  3D 44                   dw  _mode4
     211.  00:44A8  37 44                   dw  _mode5
     212.  00:44AA  31 44                   dw  _mode6
     213.  00:44AC  2B 44                   dw  _mode7
     409   00:44AE                      
     410   00:44AE                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     411   00:44AE                      
     412   00:44AE                      	include plot_tile.asm
       1.  00:44AE                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
       2.  00:44AE                      ; input
       3.  00:44AE                      ; hl  configured in window map 32x24
       4.  00:44AE                      ; de  tile to be plot
       5.  00:44AE                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
       6.  00:44AE                      plot_tile:
       7.  00:44AE  29                  	add		hl,hl		; now HL is aiming to uints
       8.  00:44AF                      
       9.  00:44AF  E5                  	push	hl
      10.  00:44B0  ED 4B 1C C0         	ld		bc,(_shadowbuff)
      11.  00:44B4  09                  	add		hl,bc		; HL = pointer to the shadow map
      12.  00:44B5                      	
      13.  00:44B5  7E                  	ld		a,(hl)		; Avoid writing the same tile
      14.  00:44B6  BB                  	cp		e
      15.  00:44B7  20 08               	jr		nz,1f
      16.  00:44B9  23                  	inc		hl
      17.  00:44BA  7E                  	ld		a,(hl)
      18.  00:44BB  BA                  	cp		d
      19.  00:44BC  2B                  	dec		hl
      20.  00:44BD  20 02               	jr		nz,1f
      21.  00:44BF                      
      22.  00:44BF  E1                  	pop		hl
      23.  00:44C0  C9                  	ret
      24.  00:44C1                      	
      25.  00:44C1  73                  1:	ld		(hl),e		; rewrite the position with the actual tile in shadowbuffer
      26.  00:44C2  23                  	inc		hl
      27.  00:44C3  72                  	ld		(hl),d
      28.  00:44C4                      	
      29.  00:44C4  E1                  	pop		hl			; HL relative position in 32x24*2
      30.  00:44C5                      						; DE new 16 tile to be plotted
      31.  00:44C5                      						
      32.  00:44C5  CB 7A               	bit 	7,d			; test for LMMMM	
      33.  00:44C7  C2 EB 44            	jp		nz,plot_trasp_tile
      34.  00:44CA                      	
      35.  00:44CA  7A                  	ld		a,d
      36.  00:44CB  B3                  	or		e
      37.  00:44CC  C2 D8 44            	jp		nz,plot_foreground
      38.  00:44CF                      
      39.  00:44CF                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      40.  00:44CF                      ; input
      41.  00:44CF                      ; hl  configured in window map 32x24
      42.  00:44CF                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      43.  00:44CF                      
      44.  00:44CF                      ; plot_background:
      45.  00:44CF                      
      46.  00:44CF  E5                  	push	hl
      47.  00:44D0  11 99 4D            	ld		de,_backmap-32*4-2
      48.  00:44D3  19                  	add		hl,de
      49.  00:44D4  5E                  	ld		e,(hl)
      50.  00:44D5  23                  	inc		hl
      51.  00:44D6  56                  	ld		d,(hl)
      52.  00:44D7  E1                  	pop		hl
      53.  00:44D8                      	
      54.  00:44D8                      	
      55.  00:44D8                      plot_foreground:
      56.  00:44D8  3E 40               	ld	a,low SolidTile
      57.  00:44DA  BB                  	cp	e
      58.  00:44DB  20 06               	jr	nz,1f
      59.  00:44DD  3E 03               	ld	a,high SolidTile
      60.  00:44DF  BA                  	cp	d
      61.  00:44E0  CA 50 45            	jp	z,plot_solid_box
      62.  00:44E3                      
      63.  00:44E3  CD 03 45            1:	call 	vdp_conf
      64.  00:44E6                      
      65.  00:44E6  3E D0               	ld		a,0xD0
      66.  00:44E8  D3 9B               	out 	(0x9B), a		; command
      67.  00:44EA  C9                  	ret
      68.  00:44EB                      
      69.  00:44EB                      	
      70.  00:44EB                      	
      71.  00:44EB                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      72.  00:44EB                      ; input
      73.  00:44EB                      ; hl   configured in window map 32x24
      74.  00:44EB                      ; de  tile to be plot
      75.  00:44EB                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      76.  00:44EB                      
      77.  00:44EB                      plot_trasp_tile:
      78.  00:44EB                      
      79.  00:44EB  D5                  	push	de
      80.  00:44EC  E5                  	push	hl
      81.  00:44ED                      					;	plot_background
      82.  00:44ED  11 99 4D            	ld		de,_backmap-32*4-2
      83.  00:44F0  19                  	add		hl,de
      84.  00:44F1  5E                  	ld		e,(hl)
      85.  00:44F2  23                  	inc		hl
      86.  00:44F3  56                  	ld		d,(hl)
      87.  00:44F4                      
      88.  00:44F4  E1                  	pop		hl
      89.  00:44F5  E5                  	push	hl
      90.  00:44F6  CD D8 44            	call	plot_foreground
      91.  00:44F9  E1                  	pop		hl
      92.  00:44FA  D1                  	pop		de
      93.  00:44FB                      
      94.  00:44FB  CD 03 45            	call	vdp_conf
      95.  00:44FE                      
      96.  00:44FE  3E 98               	ld		a,0x98
      97.  00:4500  D3 9B               	out 	(0x9B), a		; command
      98.  00:4502  C9                  	ret
      99.  00:4503                      
     100.  00:4503                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     101.  00:4503                      ; input
     102.  00:4503                      ; hl   configured in window map 32x24
     103.  00:4503                      ; de  tile to be plot
     104.  00:4503                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     105.  00:4503                      
     106.  00:4503                      vdp_conf:	
     107.  00:4503                      	
     108.  00:4503  29 29               [2]	add		hl,hl
     109.  00:4505  4D                  	ld		c,l			; C = dx*8
     110.  00:4506  7C                  	ld		a,h
     111.  00:4507  87 87 87            [3]	add		a,a
     112.  00:450A  47                  	ld		b,a			; B = dy*8
     113.  00:450B  C5                  	push	bc			; dx*8 and dy*8 on the stack
     114.  00:450C                      	
     115.  00:450C                      	; de has the 16 bit tile
     116.  00:450C                      	; de = 10 bits = 5 bits for y and 5 bits for x
     117.  00:450C                      
     118.  00:450C  EB                  	ex		de,hl
     119.  00:450D  29 29 29            [3]	add		hl,hl
     120.  00:4510                      	
     121.  00:4510                      	; now l is sx*8 and h is sy
     122.  00:4510                      		
     123.  00:4510  7C                  	ld		a,h
     124.  00:4511  87 87 87            [3]	add		a,a
     125.  00:4514  67                  	ld		h,a
     126.  00:4515  F5                  	push	af
     127.  00:4516                      	
     128.  00:4516                      	; now h is sy*8
     129.  00:4516  F3                  	di
     130.  00:4517  3E 20               	ld 		a, 32
     131.  00:4519  D3 99               	out 	(0x99),a
     132.  00:451B  3E 91               	ld 		a, 17+128
     133.  00:451D  D3 99               	out 	(0x99),a
     134.  00:451F  FB                  	ei
     135.  00:4520                      
     136.  00:4520  0E 9B               	ld 		c, 0x9B
     137.  00:4522                      	
     138.  00:4522  CD E3 45            	call _waitvdp;
     139.  00:4525                      	
     140.  00:4525  ED 69               	out		(c), l 		; sx
     141.  00:4527  AF                  	xor a
     142.  00:4528  D3 9B               	out		(0x9B), a 	; sx (high)
     143.  00:452A                      	
     144.  00:452A  ED 61               	out		(c), h 		; sy
     145.  00:452C  F1                  	pop		af
     146.  00:452D  3E 02               	ld		a,2			; source page for tiles 32x32=1024 tiles
     147.  00:452F  CE 00               	adc		a,0
     148.  00:4531  D3 9B               	out 	(0x9B), a 	; sy (high-> page 2)
     149.  00:4533                      
     150.  00:4533  E1                  	pop		hl			; recover dx*8,dy*8
     151.  00:4534                      	
     152.  00:4534  ED 69               	out 	(c), l 		; dx
     153.  00:4536  AF                  	xor a
     154.  00:4537  D3 9B               	out 	(0x9B), a	; dx (high)
     155.  00:4539  ED 61               	out 	(c), h 		; dy
     156.  00:453B  3A 1E C0            	ld 		a,(_currentpage)	; destination page
     157.  00:453E  D3 9B               	out 	(0x9B), a	; dy (high-> page 0 or 1)
     158.  00:4540                      
     159.  00:4540  2E 08               	ld 		l,8 		; block size
     160.  00:4542                      
     161.  00:4542  ED 69               	out 	(c), l
     162.  00:4544  AF                  	xor a
     163.  00:4545  D3 9B               	out 	(0x9B), a
     164.  00:4547  ED 69               	out 	(c), l
     165.  00:4549  D3 9B               	out 	(0x9B), a
     166.  00:454B  D3 9B               	out 	(0x9B), a
     167.  00:454D  D3 9B               	out 	(0x9B), a
     168.  00:454F  C9                  	ret
     169.  00:4550                      
     170.  00:4550                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     171.  00:4550                      ; input
     172.  00:4550                      ; hl configured in window map 32x24
     173.  00:4550                      ;  e color
     174.  00:4550                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     175.  00:4550                      
     176.  00:4550                      plot_solid_box:
     177.  00:4550  1E 77               	ld		e,SolidColor+16*SolidColor		; solid color
     178.  00:4552                      
     179.  00:4552  29 29               [2]	add		hl,hl
     180.  00:4554  4D                  	ld		c,l			; C = dx*8
     181.  00:4555  7C                  	ld		a,h
     182.  00:4556  87 87 87            [3]	add		a,a
     183.  00:4559  47                  	ld		b,a			; B = dy*8
     184.  00:455A  C5                  	push	bc			; dx*8 and dy*8 on the stack
     185.  00:455B                      
     186.  00:455B  F3                  	di
     187.  00:455C  3E 24               	ld 		a, 36
     188.  00:455E  D3 99               	out 	(0x99),a
     189.  00:4560  3E 91               	ld 		a, 17+128
     190.  00:4562  D3 99               	out 	(0x99),a
     191.  00:4564  FB                  	ei
     192.  00:4565                      
     193.  00:4565  0E 9B               	ld 		c, 0x9B
     194.  00:4567                      	
     195.  00:4567  CD E3 45            	call _waitvdp;
     196.  00:456A  E1                  	pop		hl			; recover dx*8,dy*8
     197.  00:456B                      	
     198.  00:456B  ED 69               	out 	(c), l 		; dx
     199.  00:456D  AF                  	xor a
     200.  00:456E  D3 9B               	out 	(0x9B), a	; dx (high)
     201.  00:4570  ED 61               	out 	(c), h 		; dy
     202.  00:4572  3A 1E C0            	ld 		a,(_currentpage)	; destination page
     203.  00:4575  D3 9B               	out 	(0x9B), a	; dy (high-> page 0 or 1)
     204.  00:4577                      
     205.  00:4577  2E 08               	ld 		l,8 		; block size
     206.  00:4579                      
     207.  00:4579  ED 69               	out 	(c), l
     208.  00:457B  AF                  	xor a
     209.  00:457C  D3 9B               	out 	(0x9B), a
     210.  00:457E  ED 69               	out 	(c), l
     211.  00:4580  D3 9B               	out 	(0x9B), a
     212.  00:4582  ED 59               	out 	(c), e
     213.  00:4584  D3 9B               	out 	(0x9B), a
     214.  00:4586  2E C0               	ld		l,11000000B
     215.  00:4588  ED 69               	out 	(c), l
     216.  00:458A  C9                  	ret
     413   00:458B                      
     414   00:458B                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     415   00:458B                      
     416   00:458B                      _clean_buffs:
     417   00:458B  01 FF 0B            	ld	bc,2*32*24*2-1
     418   00:458E  21 1F C0            	ld	hl,_shadow0
     419   00:4591  36 E6               	ld	(hl),230
     420   00:4593  11 20 C0            	ld	de,_shadow0+1
     421   00:4596  ED B0               	ldir
     422   00:4598  C9                  	ret
     423   00:4599                      	
     424   00:4599                      ;Set VDP for writing at address CDE (17-bit) 
     425   00:4599                      
     426   00:4599                      _vdpsetvramwr:
     427   00:4599  79                  	ld a,c
     428   00:459A                      ;Set VDP for writing at address ADE (17-bit) ;
     429   00:459A  CB 02               	rlc d
     430   00:459C  17                  	rla
     431   00:459D  CB 02               	rlc d
     432   00:459F  17                  	rla
     433   00:45A0  CB 3A               	srl d ; primo shift, il secondo dopo la out
     434   00:45A2                      
     435   00:45A2  D3 99               	out (0x99),a ;set bits 14-16
     436   00:45A4  3E 8E               	ld a,14+128
     437   00:45A6  D3 99               	out (0x99),a
     438   00:45A8                      
     439   00:45A8  CB 3A               	srl d ; secondo shift.            
     440   00:45AA  7B                  	ld a,e ;set bits 0-7
     441   00:45AB  D3 99               	out (0x99),a
     442   00:45AD  7A                  	ld a,d ;set bits 8-13
     443   00:45AE  F6 40               	or 0x40 ; + write access
     444   00:45B0  D3 99               	out (0x99),a
     445   00:45B2  C9                  	ret
     446   00:45B3                      	
     447   00:45B3                      ;Set VDP port #98 to start reading at address CDE (17-bit) ;
     448   00:45B3                      
     449   00:45B3                      _vdpsetvramrd:
     450   00:45B3  79                  	ld a,c
     451   00:45B4                      ;Set VDP port #98 to start reading at address ADE (17-bit) ;
     452   00:45B4  CB 02               	rlc d
     453   00:45B6  17                  	rla
     454   00:45B7  CB 02               	rlc d
     455   00:45B9  17                  	rla
     456   00:45BA  CB 3A               	srl d ; primo shift, il secondo dopo la out
     457   00:45BC                      
     458   00:45BC  D3 99               	out (0x99),a ;set bits 14-16
     459   00:45BE  3E 8E               	ld a,14+128
     460   00:45C0  D3 99               	out (0x99),a
     461   00:45C2                      
     462   00:45C2  CB 3A               	srl d ; secondo shift.            
     463   00:45C4  7B                  	ld a,e ;set bits 0-7
     464   00:45C5  D3 99               	out (0x99),a
     465   00:45C7  7A                  	ld a,d ;set bits 8-13
     466   00:45C8  E6 3F               	and 0x3F
     467   00:45CA  D3 99               	out (0x99),a
     468   00:45CC  C9                  	ret
     469   00:45CD                      
     470   00:45CD                      ;Display page E in screen 5
     471   00:45CD                      _setpage:
     472   00:45CD  7B                  	ld a,e
     473   00:45CE  87                  	add a,a ;x32
     474   00:45CF  87                  	add a,a
     475   00:45D0  87                  	add a,a
     476   00:45D1  87                  	add a,a
     477   00:45D2  87                  	add a,a
     478   00:45D3  C6 1F               	add a,31
     479   00:45D5  F3                  	di
     480   00:45D6  D3 99               	out (0x99),a
     481   00:45D8  3E 82               	ld a,2+128
     482   00:45DA  D3 99               	out (0x99),a
     483   00:45DC  FB                  	ei            
     484   00:45DD  C9                  	ret
     485   00:45DE                      
     486   00:45DE  (00:005F)           chgmod        equ     0x005f      ;change graphic mode
     487   00:45DE  (00:000C)           RDSLT         equ     0x000c      ;read address HL in slot A
     488   00:45DE  (00:0156)           KILBUF        equ     0x0156      ;clear keyboard buffer
     489   00:45DE                      
     490   00:45DE                      _scr:
     491   00:45DE  7B                  	ld  a,e
     492   00:45DF  CD 5F 00            	call	chgmod
     493   00:45E2  C9                  	ret
     494   00:45E3                      
     495   00:45E3                      
     496   00:45E3                      _waitvdp:
     497   00:45E3  F3                  	di
     498   00:45E4  3E 02               	ld a,2
     499   00:45E6  D3 99               	out (0x99),a
     500   00:45E8  3E 8F               	ld a, 0x8f
     501   00:45EA  D3 99               	out (0x99),a
     502   00:45EC                      
     503   00:45EC  DB 99               1:  in a,(0x99)
     504   00:45EE  0F                  	rrca
     505   00:45EF  DA EC 45            	jp c, 1b
     506   00:45F2                      
     507   00:45F2  AF                  	xor a
     508   00:45F3  D3 99               	out (0x99),a
     509   00:45F5  3E 8F               	ld a, 0x8f
     510   00:45F7  D3 99               	out (0x99),a
     511   00:45F9  FB                  	ei
     512   00:45FA  C9                  	ret
     513   00:45FB                      
     514   00:45FB                      
     515   00:45FB                      	
     516   00:45FB                      _print_fps:
     517   00:45FB  ED 5B 07 C0         	ld	de,(_buffer+3)
     518   00:45FF  16 00               	ld	d,0
     519   00:4601  21 E0 05            	ld	hl,1024+512-'0'+16
     520   00:4604  19                  	add	hl,de
     521   00:4605  EB                  	ex	de,hl
     522   00:4606                      	
     523   00:4606  21 FC 05            	ld	hl,2*(23*32+30)
     524   00:4609  CD D8 44            	call 	plot_foreground
     525   00:460C                      
     526   00:460C  3A 08 C0            	ld	a,(_buffer+4)
     527   00:460F  5F                  	ld	e,a
     528   00:4610  16 00               	ld	d,0
     529   00:4612  21 E0 05            	ld	hl,1024+512-'0'+16
     530   00:4615  19                  	add	hl,de
     531   00:4616  EB                  	ex	de,hl
     532   00:4617                      	
     533   00:4617  21 FE 05            	ld	hl,2*(23*32+31)
     534   00:461A  C3 D8 44            	jp 	plot_foreground
     535   00:461D                      	
     536   00:461D                      
     537   00:461D                      ;-------------------------------------
     538   00:461D                      _compute_fps:
     539   00:461D  ED 5B 14 C0         	ld	de,(_fps)
     540   00:4621  01 04 C0            	ld	bc,_buffer
     541   00:4624                      
     542   00:4624                      int2ascii:
     543   00:4624                      	
     544   00:4624                      ; in de input 
     545   00:4624                      ; in bc output
     546   00:4624                      
     547   00:4624  EB                  	ex  de,hl
     548   00:4625  59                  	ld  e,c
     549   00:4626  50                  	ld  d,b
     550   00:4627                      
     551   00:4627                      Num2asc:
     552   00:4627  01 F0 D8            	ld  bc,-10000
     553   00:462A  CD 40 46            	call    Num1
     554   00:462D  01 18 FC            	ld  bc,-1000
     555   00:4630  CD 40 46            	call    Num1
     556   00:4633  01 9C FF            	ld  bc,-100
     557   00:4636  CD 40 46            	call    Num1
     558   00:4639  0E F6               	ld  c,-10
     559   00:463B  CD 40 46            	call    Num1
     560   00:463E  0E FF               	ld  c,-1
     561   00:4640                      
     562   00:4640                      Num1:   
     563   00:4640  3E 2F               	ld  a,'0'-1  ; '0' in the tileset
     564   00:4642                      
     565   00:4642                      Num2:   
     566   00:4642  3C                  	inc a
     567   00:4643  09                  	add hl,bc
     568   00:4644  38 FC               	jr  c,Num2
     569   00:4646  ED 42               	sbc hl,bc
     570   00:4648                      
     571   00:4648  12                  	ld  (de),a
     572   00:4649  13                  	inc de
     573   00:464A  C9                  	ret
     574   00:464B                      
     575   00:464B                      _metatable:
     576   00:464B  (07D0)              	incbin "metatable.bin"
     577   00:4E1B                      _backmap:
     578   00:4E1B  (0400)              	incbin "backmap.bin"
     579   00:521B                      
     580   00:521B                      ; start
     581   00:521B                      _mballon_start
     582   00:521B  11 00 C0            	ld	de,0xc000
     583   00:521E  21 29 52            	ld	hl,_relocate
     584   00:5221  01 0D 00            	ld	bc,_endrelocate-_relocate
     585   00:5224  ED B0               	ldir
     586   00:5226  C3 00 C0            	jp	0xc000
     587   00:5229                      _relocate:
     588   00:5229  3E 04               	ld	a,:mballon
     589   00:522B  32 00 60            	ld	(_bank1),a
     590   00:522E  3C                  	inc	a
     591   00:522F  32 00 70            	ld	(_bank2),a
     592   00:5232  2A 02 40            	ld	hl,(0x4002)
     593   00:5235  E9                  	jp	(hl)
     594   00:5236                      _endrelocate:
     595   00:5236                      
     596   00:5236  (01)                	page 1
     597   01:8000                      _frame:
     598   01:8000  (0951)              	incbin "frame_.bin"			
     599   01:8951                      	
     600   01:8951  (02)                	page 2
     601   02:8000                      _tiles:
     602   02:8000  (3582)              	incbin "tiles_.bin"
     603   02:B582                      
     604   02:B582  (03)                	page 3
     605   03:8000                      _level:
     606   03:8000  (0479)              	incbin "metamap_.bin"			
     607   03:8479                      
     608   03:8479  (04)                	page 4
     609   04:8000                      mballon:
     610   04:8000  (4000)              	incbin "MBALLOON.BIN",,0x4000	
     611   04:C000  (05)                	page 5
     612   05:8000  (4000)              	incbin "MBALLOON.BIN",0x4000	
     613   05:C000                      FINISH:
     614   05:C000                      
     615   05:C000                      
     616   05:C000                      ;---------------------------------------------------------
     617   05:C000                      ; Variables
     618   05:C000                      ;---------------------------------------------------------
     619   05:C000                      
     620   05:C000                      
     621   05:C000  (C000)              	MAP 0xC000
     622   05:C000  (05:C000)           slotvar				#1
     623   05:C000  (05:C001)           slotram				#1
     624   05:C000  (05:C002)           _dx					#1
     625   05:C000                      
     626   05:C000  (05:C003)           _ticxframe			#1
     627   05:C000                      
     628   05:C000  (05:C004)           _buffer:			#16
     629   05:C000  (05:C014)           _fps:				#2
     630   05:C000  (05:C016)           _nframes:			#2
     631   05:C000  (05:C018)           _vbit16:			#2
     632   05:C000  (05:C01A)           _levelmappos:		#2
     633   05:C000                      
     634   05:C000  (05:C01C)           _shadowbuff:		#2
     635   05:C000  (05:C01E)           _currentpage:		#1
     636   05:C000                      
     637   05:C000  (05:C01F)           _shadow0:			#WinWidth*WinWidth*2
     638   05:C000  (05:C63F)           _shadow1:			#WinWidth*WinWidth*2
     639   05:C000                      
     640   05:C000  (05:CC5F)           _levelmap:			#mapWidth*mapHeight*2	
     641   05:C000  (0000)              	ENDMAP

    LABELS
-------------------------------------------------
00:00006000   _bank1
00:00007000   _bank2
00:0000037C X n_tiles
00:00000100   mapWidth
00:00000010   mapHeight
00:0000001C   WinWidth
00:00000010   WinHeight
00:00000000 X Transp
00:00000340   SolidTile
00:00000007   SolidColor
00:00000024 X ENASLT
00:00000138   RSLREG
00:0000FCC1   EXPTBL
00:00004010   search_slot
00:0000402F X search_slotram
00:00004050   search_slotram0
00:00004055 X setrompage0
00:0000405B   setrompage2
00:00004061 X setrampage2
00:00004067 X setrompage3
00:0000406D X setrampage3
00:00004073 X recbios
00:00004076   setslotpage0
00:000040AD X setslotpage1
00:000040EC   setslotpage2
00:00004133   setslotpage3
00:0000000C X rdslt
00:0000001C X CALSLT
00:00000180   chgcpu
00:0000FCC1 X exttbl
00:00004172   _set_r800
00:00004193   set_turbo_tr
00:0000419B   checkkbd
00:000041A6   START
00:00004278   main_loop
00:0000430D   up
00:0000431A   dwn
00:00004327   right
00:00004337   left
00:0000FC9E   JIFFY
00:00004349   _isr
00:0000436E   powerup
00:000000D5   GTSTCK
00:000000D8 X GTTRIG
00:00004375   _cursors
00:00000099   vdpport1
00:0000009A   vdpport2
00:00004383   levelcolors
00:000043A3   _SetPalet
00:000043B5   _vuitpakker
00:000043ED   _literal
00:000043F2   __loop
00:000043FB X _getlen
00:00004401   lus
00:0000441E   lenok
00:0000442B   _mode7
00:00004431   _mode6
00:00004437   _mode5
00:0000443D   _mode4
00:00004443   _mode3
00:00004449   _mode2
00:00004459   offsok
00:00004464   _loop
00:0000447A   _getbit
00:0000447E   _getbitexx
00:00004484   Depack_out
00:00004486   setVwrite
00:00004492   setVread
00:000044A0   __modes
00:000044AE   plot_tile
00:000044D8   plot_foreground
00:000044EB   plot_trasp_tile
00:00004503   vdp_conf
00:00004550   plot_solid_box
00:0000458B   _clean_buffs
00:00004599   _vdpsetvramwr
00:000045B3   _vdpsetvramrd
00:000045CD   _setpage
00:0000005F   chgmod
00:0000000C X RDSLT
00:00000156 X KILBUF
00:000045DE   _scr
00:000045E3   _waitvdp
00:000045FB   _print_fps
00:0000461D   _compute_fps
00:00004624 X int2ascii
00:00004627 X Num2asc
00:00004640   Num1
00:00004642   Num2
00:0000464B   _metatable
00:00004E1B   _backmap
00:0000521B   _mballon_start
00:00005229   _relocate
00:00005236   _endrelocate
01:00008000   _frame
02:00008000   _tiles
03:00008000   _level
04:00008000   mballon
05:0000C000 X FINISH
05:0000C000   slotvar
05:0000C001   slotram
05:0000C002   _dx
05:0000C003   _ticxframe
05:0000C004   _buffer
05:0000C014   _fps
05:0000C016   _nframes
05:0000C018   _vbit16
05:0000C01A   _levelmappos
05:0000C01C   _shadowbuff
05:0000C01E   _currentpage
05:0000C01F   _shadow0
05:0000C63F   _shadow1
05:0000CC5F   _levelmap


 Output: main.out
-------------------------------------------------

 Page: 00
  Org: 00004000  Size: *  Used: 00000000

    No output

 Output: maneldem.rom
-------------------------------------------------

 Page: 00
  Org: 00004000  Size: 00004000  Used: 00001236

   Address   Length Align   Label
   00004000    4662         search_slot
   00005236   11722       <empty>

 Page: 01
  Org: 00008000  Size: 00004000  Used: 00000951

   Address   Length Align   Label
   00008000    2385         _frame
   00008951   13999       <empty>

 Page: 02
  Org: 00008000  Size: 00004000  Used: 00003582

   Address   Length Align   Label
   00008000   13698         _tiles
   0000B582    2686       <empty>

 Page: 03
  Org: 00008000  Size: 00004000  Used: 00000479

   Address   Length Align   Label
   00008000    1145         _level
   00008479   15239       <empty>

 Page: 04
  Org: 00008000  Size: 00004000  Used: 00004000

   Address   Length Align   Label
   00008000   16384         mballon

 Page: 05
  Org: 00008000  Size: 00004000  Used: 00004000

   Address   Length Align   Label
   00008000   16384         FINISH

 Page: 06
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 07
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 08
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 09
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0A
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0B
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0C
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0D
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0E
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0F
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>
