
****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_project.tcl
# source ../../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
## set required_vivado_version "2023.2"
## if {[info exists ::env(REQUIRED_VIVADO_VERSION)]} {
##   set required_vivado_version $::env(REQUIRED_VIVADO_VERSION)
## } elseif {[info exists REQUIRED_VIVADO_VERSION]} {
##   set required_vivado_version $REQUIRED_VIVADO_VERSION
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {![info exists REQUIRED_QUARTUS_VERSION]} {
##   set REQUIRED_QUARTUS_VERSION "23.2.0"
## }
## proc get_env_param {name default_value} {
##   if [info exists ::env($name)] {
##     puts "Getting from environment the parameter: $name=$::env($name) "
##     return $::env($name)
##   } else {
##     return $default_value
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_project_xilinx.tcl
## if {[info exists ::env(ADI_USE_OOC_SYNTHESIS)]} {
##   if {[string equal $::env(ADI_USE_OOC_SYNTHESIS) n]} {
##      set ADI_USE_OOC_SYNTHESIS 0
##   } else {
##      set ADI_USE_OOC_SYNTHESIS 1
##   }
## } elseif {![info exists ADI_USE_OOC_SYNTHESIS]} {
##    set ADI_USE_OOC_SYNTHESIS 1
## }
## if {![info exists ::env(ADI_MAX_OOC_JOBS)]} {
##   set ADI_MAX_OOC_JOBS 4
## } else {
##   set ADI_MAX_OOC_JOBS $::env(ADI_MAX_OOC_JOBS)
## }
## set ADI_USE_INCR_COMP 1
## set ADI_POWER_OPTIMIZATION 0
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set p_prcfg_init ""
## set p_prcfg_list ""
## set p_prcfg_status ""
## proc adi_project {project_name {mode 0} {parameter_list {}} } {
## 
##   set device ""
##   set board ""
## 
##   # Determine the device based on the board name
##   if [regexp "_ac701" $project_name] {
##     set device "xc7a200tfbg676-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *ac701*] end]
##   }
##   if [regexp "_kc705" $project_name] {
##     set device "xc7k325tffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kc705*] end]
##   }
##   if [regexp "_vc707" $project_name] {
##     set device "xc7vx485tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc707*] end]
##   }
##   if [regexp "_vcu118" $project_name] {
##     set device "xcvu9p-flga2104-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu118*] end]
##   }
##   if [regexp "_vcu128" $project_name] {
##     set device "xcvu37p-fsvh2892-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu128:part0*] end]
##   }
##   if [regexp "_kcu105" $project_name] {
##     set device "xcku040-ffva1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kcu105*] end]
##   }
##   if [regexp "_zed" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zed*] end]
##   }
##   if [regexp "_coraz7s" $project_name] {
##     set device "xc7z007sclg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_microzed" $project_name] {
##     set device "xc7z010clg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_zc702" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc702*] end]
##   }
##   if [regexp "_zc706" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc706*] end]
##   }
##   if [regexp "_mitx045" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board "not-applicable"
##   }
##   if [regexp "_zcu102" $project_name] {
##     set device "xczu9eg-ffvb1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zcu102*] end]
##   }
##   if [regexp "_vmk180_es1" $project_name] {
##     enable_beta_device xcvm*
##     xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
##     xhub::install [xhub::get_xitems xilinx.com:xilinx_board_store:vmk180_es:*] -quiet
##     set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
##     set device "xcvm1802-vsva2197-2MP-e-S-es1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180_es*] end]
##   }
##   if [regexp "_vmk180" $project_name] {
##     set device "xcvm1802-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180*] end]
##   }
##   if [regexp "_vck190" $project_name] {
##     set device "xcvc1902-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vck190*] end]
##   }
##   if [regexp "_vc709" $project_name] {
##     set device "xc7vx690tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc709*] end]
##   }
##   if [regexp "_kv260" $project_name] {
##     set device "xck26-sfvc784-2LV-c"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kv260*] end]
##   }
## 
##   adi_project_create $project_name $mode $parameter_list $device $board
## }
## proc adi_project_create {project_name mode parameter_list device {board "not-applicable"}}  {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global ad_project_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global required_vivado_version
##   global IGNORE_VERSION_CHECK
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_USE_INCR_COMP
##   global use_smartconnect
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   ## update the value of $p_device only if it was not already updated elsewhere
##   if {$p_device eq "none"} {
##     set p_device $device
##   }
##   set p_board $board
## 
##   set use_smartconnect 1
##   if [regexp "^xc7z" $p_device] {
##     # SmartConnect has higher resource utilization and worse timing closure on older families
##     set use_smartconnect 0
##   }
## 
##   if [regexp "^xc7z" $p_device] {
##     set sys_zynq 1
##   } elseif [regexp "^xck26" $p_device] {
##     set sys_zynq 2
##   } elseif [regexp "^xczu" $p_device]  {
##     set sys_zynq 2
##   } elseif [regexp "^xcv\[ecmph\]" $p_device]  {
##     set sys_zynq 3
##   } else {
##     set sys_zynq 0
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##    if {[info exists ::env(ADI_MATLAB)]} {
##     set ADI_MATLAB 1
##     set actual_project_name "$ad_hdl_dir/vivado_prj"
##     if {$mode != 0} {
##         puts -nonewline "MATLAB builds do not support mode 2"
##         exit 2
##     }
##   } else {
##     set ADI_MATLAB 0
##   }
## 
##   if {$mode == 0} {
##      set project_system_dir "${actual_project_name}.srcs/sources_1/bd/system"
##      if {$ADI_MATLAB == 0} {
##        create_project ${actual_project_name} . -part $p_device -force
##      }
##   } else {
##     set project_system_dir "${actual_project_name}.srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir ${actual_project_name}.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   if {$ADI_MATLAB == 0} {
##     set lib_dirs $ad_hdl_dir/library
##   } else {
##     set lib_dirs [get_property ip_repo_paths [current_fileset]]
##      lappend lib_dirs $ad_hdl_dir/library
##   }
##   if {[info exists ::env(ADI_GHDL_DIR)]} {
##     if {$ad_hdl_dir ne $ad_ghdl_dir} {
##       lappend lib_dirs $ad_ghdl_dir/library
##     }
##   }
## 
##   # Set a common IP cache for all projects
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     if {[file exists $ad_hdl_dir/ipcache] == 0} {
##       file mkdir $ad_hdl_dir/ipcache
##     }
##     config_ip_cache -import_from_project -use_cache_location $ad_hdl_dir/ipcache
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
## 
##   if {![info exists ::env(ADI_DISABLE_MESSAGE_SUPPRESION)]} {
##     source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
##   }
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   # Set parameters of the top level file
##   # Make the same parameters available to system_bd.tcl
##   set proj_params [get_property generic [current_fileset]]
##   foreach {param value} $parameter_list {
##     lappend proj_params $param=$value
##     set ad_project_params($param) $value
##   }
##   set_property generic $proj_params [current_fileset]
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     set_property synth_checkpoint_mode Hierarchical [get_files  $project_system_dir/system.bd]
##   } else {
##     set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   }
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     export_ip_user_files -of_objects [get_files  $project_system_dir/system.bd] -no_script -sync -force -quiet
##     create_ip_run [get_files  $project_system_dir/system.bd]
##   }
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "${actual_project_name}.data/$project_name.hwdef"
##   }
## 
##   if {$ADI_USE_INCR_COMP == 1} {
##     if {[file exists ./reference.dcp]} {
##       set_property incremental_checkpoint ./reference.dcp [get_runs impl_1]
##     }
##   }
## 
## }
## proc adi_project_files {project_name project_files} {
## 
##   foreach pfile $project_files {
##     if {[string range $pfile [expr 1 + [string last . $pfile]] end] == "xdc"} {
##       add_files -norecurse -fileset constrs_1 $pfile
##     } elseif [regexp "_constr.tcl" $pfile] {
##       add_files -norecurse -fileset sources_1 $pfile
##     } else {
##       add_files -norecurse -fileset sources_1 $pfile
##     }
##   }
## 
##   # NOTE: top file name is always system_top
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ad_project_dir
##   global ADI_POWER_OPTIMIZATION
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_MAX_OOC_JOBS
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##     set ad_project_dir ""
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##     set ad_project_dir "$::env(ADI_PROJECT_DIR)"
##   }
##   if {[info exists ::env(ADI_SKIP_SYNTHESIS)]} {
##     puts "Skipping synthesis"
##     return
##   }
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     launch_runs -jobs $ADI_MAX_OOC_JOBS system_*_synth_1 synth_1
##   } else {
##     launch_runs synth_1
##   }
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file ${ad_project_dir}timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -warn_on_violation -file ${ad_project_dir}timing_impl.log
## 
##   if {[info exists ::env(ADI_GENERATE_UTILIZATION)]} {
##     set csv_file ${ad_project_dir}resource_utilization.csv
##     if {[ catch {
##       xilinx::designutils::report_failfast -csv -file $csv_file -transpose -no_header -ignore_pr -quiet
##       set MMCM [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *MMCM* }]]
##       set PLL [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *PLL* }]]
##       set worst_slack_setup [get_property SLACK [get_timing_paths -setup]]
##       set worst_slack_hold [get_property SLACK [get_timing_paths -hold]]
## 
##       set fileRead [open $csv_file r]
##       set lines [split [read $fileRead] "\n"]
##       set names_line [lindex $lines end-3]
##       set values_line [lindex $lines end-2]
##       close $fileRead
## 
##       set fileWrite [open $csv_file w]
##       puts $fileWrite "$names_line,MMCM*,PLL*,Worst_Setup_Slack,Worst_Hold_Slack"
##       puts $fileWrite "$values_line,$MMCM,$PLL,$worst_slack_setup,$worst_slack_hold"
##       close $fileWrite
##       } issue ] != 0 } {
##         puts "GENERATE_REPORTS: tclapp::xilinx::designutils not installed"
##       }
## 
##       # Define a list of IPs for which to generate report utilization
##       set IP_list {
##         ad_ip_jesd_204_tpl_adc
##         ad_ip_jesd_204_tpl_dac
##         axi_jesd204_rx
##         axi_jesd204_tx
##         jesd204_rx
##         jesd204_tx
##         axi_adxcvr
##         util_adxcvr
##         axi_dmac
##         util_cpack2
##         util_upack2
##       }
## 
##       foreach IP_name $IP_list {
## 	set output_file ${ad_project_dir}${IP_name}_resource_utilization.log
##         file delete $output_file
##         foreach IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $IP_name || REF_NAME =~ $IP_name " ] {
##           report_utilization -hierarchical -hierarchical_depth 1 -cells $IP_instance -file $output_file -append -quiet
##           report_property $IP_instance -file $output_file -append -quiet
##           set report_file [ open $output_file a ]
##           puts $report_file "\n\n\n"
##           close $report_file
##         }
##       }
##     } else {
##     puts "GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set"
##   }
## 
##   ## Extract IP ports and their properties
## 
##   if {[info exists ::env(ADI_EXTRACT_PORTS)]} {
## 
##     set p_output_file ports_properties.txt
## 
##     # Define a list of IPs for which to generate the ports properties and nets report
##     set P_IP_list {
##       util_wfifo
##       util_rfifo
##       util_cpack2
##       util_upack2
##       ad_ip_jesd204_tpl_adc
##       ad_ip_jesd204_tpl_dac
##       rx_fir_decimator
##       tx_fir_interpolator
##       axi_ad9361
##       axi_adrv9009
##     }
## 
##     set fileWrite [open $p_output_file w]
## 
##     foreach P_IP_name $P_IP_list {
##       foreach P_IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $P_IP_name || REF_NAME =~ $P_IP_name " ] {
##         set P_IP_instance_name [regsub -all {i_system_wrapper\/system_i\/} $P_IP_instance {}]
## 	if { [regexp {adc_tpl_core} $P_IP_instance_name] } {
##             set P_IP_INST  [regsub -all {\/adc_tpl_core/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         } elseif { [regexp {dac_tpl_core} $P_IP_instance_name] } {
##             set P_IP_INST  [regsub -all {\/dac_tpl_core/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         } else {
##             set P_IP_INST  [regsub -all {\/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         }
##         puts $fileWrite "\n$P_IP_INST properties: \n"
##         set list_of_IP_ports [ get_bd_pins -of_objects [get_bd_cells $P_IP_INST]]
##         foreach IP_port $list_of_IP_ports {
##           set pin_direction [get_property DIR [get_bd_pins $IP_port]]
##           set pin_path [get_property PATH [get_bd_pins $IP_port]]
##           set pin_path_name  [regsub {\/} $pin_path {}]
##           set left [get_property LEFT [get_bd_pins $IP_port]]
##           set right [get_property RIGHT [get_bd_pins $IP_port]]
##           puts $fileWrite "direction $pin_direction \nMSB $left \nLSB $right \nname $pin_path_name"
##           set net_info [get_bd_nets -of_objects [get_bd_pins $IP_port]]
##           set net_name  [regsub -all {\/} $net_info {}]
##           puts $fileWrite "net $net_name\n"
##         }
##       }
##     }
##     close $fileWrite
## 
##   } else {
##   puts "GENERATE_PORTS_REPORTS: IP ports properties and nets report files won't be generated because ADI_EXTRACT_PORTS env var is not set"
##   }
## 
##   if {[info exists ::env(ADI_GENERATE_XPA)]} {
##     set csv_file ${ad_project_dir}power_analysis.csv
##     set Layers "8to11"
##     set CapLoad "20"
##     set ToggleRate "15.00000"
##     set StatProb "0.500000"
## 
##     set_load $CapLoad [all_outputs]
##     set_operating_conditions -board_layers $Layers
##     set_switching_activity -default_toggle_rate $ToggleRate
##     set_switching_activity -default_static_probability $StatProb
##     set_switching_activity -type lut -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type shift_register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type lut_ram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type dsp -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_rxdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_txdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_output -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_wr_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_bidir_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     report_power -file $csv_file
## 
##     set fileRead [open $csv_file r]
##     set filecontent [read $fileRead]
##     set input_list [split $filecontent "\n"]
## 
##     set TextList [lsearch -all -inline $input_list "*Total On-Chip Power (W)*"]
##     set on_chip_pwr "[lindex [lindex $TextList 0] 6] W"
##     set TextList [lsearch -all -inline $input_list "*Junction Temperature (C)*"]
##     set junction_temp "[lindex [lindex $TextList 0] 5] *C"
##     close $fileRead
## 
##     set fileWrite [open $csv_file w]
##     puts $fileWrite "On-chip_power,Junction_temp"
##     puts $fileWrite "$on_chip_pwr,$junction_temp"
##     close $fileWrite
##   } else {
##     puts "GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set"
##   }
## 
##   # Look for undefined clocks which do not show up in the timing summary
##   set timing_check [check_timing -override_defaults no_clock -no_header -return_string]
##   if {[regexp { (\d+) register} $timing_check -> num_regs]} {
## 
##     if {[info exist num_regs]} {
##       if {$num_regs > 0} {
##         puts "CRITICAL WARNING: There are $num_regs registers with no clocks !!! See no_clock.log for details."
##         check_timing -override_defaults no_clock -verbose -file ${ad_project_dir}no_clock.log
##       }
##     }
## 
##   } else {
##     puts "CRITICAL WARNING: The search for undefined clocks failed !!!"
##   }
## 
##   file mkdir ${actual_project_name}.sdk
## 
##   set timing_string $[report_timing_summary -return_string]
##   if { [string match "*VIOLATED*" $timing_string] == 1 ||
##        [string match "*Timing constraints are not met*" $timing_string] == 1} {
##     write_hw_platform -fixed -force  -include_bit -file ${actual_project_name}.sdk/system_top_bad_timing.xsa
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   } else {
##     write_hw_platform -fixed -force  -include_bit -file ${actual_project_name}.sdk/system_top.xsa
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
##   global ad_project_dir
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
##   global ad_project_dir
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   # checkpoint for the default design
##   global p_prcfg_init
##   # list of checkpoints with all the PRs integrated into the default design
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## package require math
## set sys_cpu_interconnect_index 0
## set sys_hpc0_interconnect_index -1
## set sys_hpc1_interconnect_index -1
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set sys_mem_clk_index 0
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## set use_smartconnect 1
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
## 
##   set cell [create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}]
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect_int_class {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   # All ports can be handled as pins
##   # if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   # if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   if {!($m_name eq "")} {
##     return [get_property CLASS $m_name]
##   }
## 
##   if {$p_name eq "GND" || $p_name eq "VCC"} {
##     return "const"
##   }
## 
##   return "newnet"
## }
## proc ad_connect_int_get_const {name width} {
##   switch $name {
##     GND {
##       set value 0
##     }
##     VCC {
##       set value [expr (1 << $width) - 1]
##     }
##     default {
##       error "ERROR: ad_connect_int_get_const: Unhandled constant name $name"
##     }
##   }
## 
##   set cell_name "$name\_$width"
## 
##   set cell [get_bd_cells -quiet $cell_name]
##   if {$cell eq ""} {
##     # Create new constant source
##     ad_ip_instance xlconstant $cell_name
##     set cell [get_bd_cells -quiet $cell_name]
##     set_property CONFIG.CONST_WIDTH $width $cell
##     set_property CONFIG.CONST_VAL $value $cell
##   }
## 
##   return $cell
## }
## proc ad_connect_int_width {obj} {
##   if {$obj eq ""} {
##     error "ERROR: ad_connect_int_width: No object provided."
##   }
## 
##   set classname [get_property -quiet CLASS $obj]
##   if {$classname eq ""} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of class-less object: $obj"
##   }
##   if {[string first intf $classname] != -1} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of interface object: $obj ($classname)"
##   }
## 
##   if {([get_property -quiet LEFT $obj] eq "") || ([get_property -quiet RIGHT $obj] eq "")} {
##     return 1
##   }
## 
##   set left [get_property LEFT $obj]
##   set right [get_property RIGHT $obj]
## 
##   set high [::math::max $left $right]
##   set low [::math::min $left $right]
## 
##   return [expr {1 + $high - $low}]
## }
## proc ad_connect {name_a name_b} {
##   set type_a [ad_connect_int_class $name_a]
##   set type_b [ad_connect_int_class $name_b]
## 
##   set obj_a [ad_connect_type $name_a]
##   set obj_b [ad_connect_type $name_b]
## 
##   if {!([string first intf $type_a]+1) != !([string first intf $type_b]+1)} {
##     error "ERROR: ad_connect: Cannot connect non-interface to interface: $name_a ($type_a) <-/-> $name_b ($type_b)"
##   }
## 
##   switch $type_a,$type_b {
##     newnet,newnet {
##       error "ERROR: ad_connect: Cannot create connection between two new nets: $name_a <-/-> $name_b"
##     }
##     const,const {
##       error "ERROR: ad_connect: Cannot connect constant to constant: $name_a <-/-> $name_b"
##     }
##     bd_net,bd_net -
##     bd_intf_net,bd_intf_net {
##       error "ERROR: ad_connect: Cannot connect (intf) net to (intf) net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     bd_net,newnet -
##     newnet,bd_net {
##       error "ERROR: ad_connect: Cannot connect existing net to new net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     const,newnet -
##     newnet,const {
##       error "ERROR: ad_connect: Cannot connect new network to constant, instead you should connect to the constant directly: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
## 
##     bd_pin,bd_pin {
##       connect_bd_net $obj_a $obj_b
##       puts "connect_bd_net $obj_a $obj_b"
##       return
##     }
##     bd_net,bd_pin {
##       connect_bd_net -net $obj_a $obj_b
##       puts "connect_bd_net -net $obj_a $obj_b"
##       return
##     }
##     bd_pin,bd_net {
##       connect_bd_net -net $obj_b $obj_a
##       puts "connect_bd_net -net $obj_b $obj_a"
##       return
##     }
##     bd_pin,newnet {
##       connect_bd_net -net $name_b $obj_a
##       puts "connect_bd_net -net $name_b $obj_a"
##       return
##     }
##     newnet,bd_pin {
##       connect_bd_net -net $name_a $obj_b
##       puts "connect_bd_net -net $name_a $obj_b"
##       return
##     }
##     bd_intf_pin,bd_intf_pin {
##       connect_bd_intf_net $obj_a $obj_b
##       puts "connect_bd_intf_net $obj_a $obj_b"
##       return
##     }
##     const,bd_pin -
##     const,bd_net {
##       # Handled after the switch statement
##     }
##     bd_net,const -
##     bd_pin,const {
##       # Swap vars
##       set tmp $obj_a
##       set obj_a $obj_b
##       set obj_b $tmp
##       set tmp $name_a
##       set name_a $name_b
##       set name_b $tmp
##       # Handled after the switch statement
##     }
##     default {
##       error "ERROR: ad_connect: Cannot connect, case unhandled: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##   }
## 
##   # Continue working on nets that connect to constant. obj_b is the net/pin
##   set width [ad_connect_int_width $obj_b]
##   set cell [ad_connect_int_get_const $name_a $width]
##   connect_bd_net [get_bd_pin $cell/dout] $obj_b
##   puts "connect_bd_net [get_bd_pin $cell/dout] $obj_b"
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {link_clk {}} {device_clk {}} {num_of_max_lanes -1} {partial_lane_map {}} {connect_empty_lanes 1}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
##   set xcvr_type [get_property CONFIG.XCVR_TYPE [get_bd_cells $u_xcvr]]
## 
##   set link_mode_u [get_property CONFIG.LINK_MODE [get_bd_cells $u_xcvr]]
##   set link_mode_a [get_property CONFIG.LINK_MODE [get_bd_cells $a_xcvr]]
## 
##   if {$link_mode_u != $link_mode_a} {
##      puts "CRITICAL WARNING: LINK_MODE parameter mismatch between $u_xcvr ($link_mode_u) and $a_xcvr ($link_mode_a)"
##   }
##   set link_mode $link_mode_u
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   set no_of_lanes [get_property CONFIG.NUM_LANES [get_bd_cells $a_jesd/$txrx]]
##   set max_no_of_lanes $no_of_lanes
## 
##   if {$num_of_max_lanes != -1} {
##     set max_no_of_lanes $num_of_max_lanes
##   }
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   set use_2x_clk 0
##   if {$link_clk == {}} {
##     # For 204C modes on GTH a 2x clock is required to drive the PCS
##     # In such case set the xcvr out clock to be the double of the lane rate/66(40)
##     # and use the secondary div2 clock output for the link clock
##     if {$link_mode == 2 && ($xcvr_type == 5 || $xcvr_type == 8)} {
##       set link_clk ${u_xcvr}/${txrx}_out_clk_div2_${index}
##       set link_clk_2x ${u_xcvr}/${txrx}_out_clk_${index}
##       set use_2x_clk 1
##     } else {
##       if {$partial_lane_map != {}} {
##         set cur_index [lindex $partial_lane_map $index]
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${cur_index}
##       } else {
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${index}
##       }
##     }
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${link_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {$device_clk == {}} {
##     set device_clk $link_clk
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   if {$partial_lane_map != {}} {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set phys_lane [lindex $partial_lane_map $n]
## 
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
##     }
##     if {$connect_empty_lanes == 1} {
##       for {set n 0} {$n < $max_no_of_lanes} {incr n} {
## 
##         set m [expr ($n + $index)]
## 
##         if {$lane_map != {}} {
##           set phys_lane [lindex $lane_map $n]
##         } else {
##           set phys_lane $m
##         }
## 
##         if {$tx_or_rx_n == 0} {
##           ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##         }
## 
##         if {(($n%4) == 0) && ($qpll_enable == 1)} {
##           ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##         }
##         ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##         ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##         if {$use_2x_clk == 1} {
##           ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##         }
## 
##         create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##         create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##         ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##         ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##       }
##     } else {
##       ## Do nothing, the connections will be done manually
##     }
## 
##   } else {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
## 
##       if {(($n%4) == 0) && ($qpll_enable == 1)} {
##         ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##       }
##       ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##       if {$use_2x_clk == 1} {
##         ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##       }
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##     }
## 
##     for {set n $no_of_lanes} {$n < $max_no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
## 
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
## 
##       if {$tx_or_rx_n == 0} {
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
## 	    ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
## 	}
##       }
##     }
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     if {$link_mode == 1} {
##       ad_connect  ${a_jesd}/sync $m_sync
##     }
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
##     ad_connect  ${link_clk} ${a_jesd}/link_clk
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $max_no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $max_no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hpc0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC0" $p_clk $p_name}
## }
## proc ad_mem_hpc1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC1" $p_clk $p_name}
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hpc0_interconnect_index
##   global sys_hpc1_interconnect_index
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
##   global sys_mem_clk_index
##   global use_smartconnect
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   set connect_type "smartconnect"
##   if {$use_smartconnect == 0} {
##     set connect_type "axi_interconnect"
##   }
## 
##   if {$p_sel eq "SIM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance $connect_type axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells ddr_axi_vip]]
##   }
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance $connect_type axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl] -filter "USAGE == memory"]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HPC0") && ($sys_zynq == 2)} {
##     if {$sys_hpc0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP0 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI0_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hpc0_interconnect
##     }
##     set m_interconnect_index $sys_hpc0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP0/HPC0_DDR_*]
##   }
## 
##   if {($p_sel eq "HPC1") && ($sys_zynq == 2)} {
##     if {$sys_hpc1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP1 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI1_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hpc1_interconnect
##     }
##     set m_interconnect_index $sys_hpc1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP1/HPC1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP2/HP0_DDR_*]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP3/HP1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP4/HP2_DDR_*]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP5/HP3_DDR_*]
##   }
## 
##   if {$p_sel eq "NOC"} {
##     set m_interconnect_index [get_property CONFIG.NUM_SI [get_bd_cells axi_noc_0]]
##     set m_interconnect_cell [get_bd_cells axi_noc_0]
##     set m_addr_seg [get_bd_addr_segs  axi_noc_0/S[format "%02s" [expr $m_interconnect_index +1]]_AXI/C0_DDR_LOW0]
##     set sys_mem_clk_index [expr [get_property CONFIG.NUM_CLKS [get_bd_cells axi_noc_0]]-1]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$use_smartconnect == 0} {
##       ad_connect $p_rst $m_interconnect_cell/M00_ARESETN
##       ad_connect $p_clk $m_interconnect_cell/M00_ACLK
##     }
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
## 
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     if {$use_smartconnect == 1} {
##       set clk_index [lsearch [get_bd_nets -of_object [get_bd_pins $m_interconnect_cell/ACLK*]] [get_bd_nets $p_clk]]
##       if { $clk_index == -1 } {
##           incr sys_mem_clk_index
##           set_property CONFIG.NUM_CLKS [expr $sys_mem_clk_index +1] $m_interconnect_cell
##           ad_connect $p_clk $m_interconnect_cell/ACLK$sys_mem_clk_index
##           set asocc_clk_pin  $m_interconnect_cell/ACLK$sys_mem_clk_index
##       } else {
##         set asocc_clk_pin [lindex [get_bd_pins $m_interconnect_cell/ACLK*] $clk_index]
##       }
##     } else {
##       ad_connect $p_rst $m_interconnect_cell/${i_str}_ARESETN
##       ad_connect $p_clk $m_interconnect_cell/${i_str}_ACLK
##     }
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
## 
##     if {$p_sel eq "NOC"} {
##       set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} }] [get_bd_intf_pins /axi_noc_0/${i_str}_AXI]
##       # Add the new bus as associated to the clock pin, append new if other exists
##       set clk_asoc_port [get_property CONFIG.ASSOCIATED_BUSIF [get_bd_pins $asocc_clk_pin]]
##       if {$clk_asoc_port != {}} {
##        set clk_asoc_port ${clk_asoc_port}:
##       }
##       set_property -dict [list CONFIG.ASSOCIATED_BUSIF ${clk_asoc_port}${i_str}_AXI] [get_bd_pins $asocc_clk_pin]
##     }
## 
##     set mem_mapped ""
##     if {$p_sel eq "MEM"} {
##       # Search a DDR segment that is at least 16MB
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *DLMB*} -of [get_bd_cells /sys_mb]]] -regexp -filter {NAME=~ ".*ddr.*" && RANGE=~".*0{6}$"}]
##     }
##     if {$p_sel eq "SIM"} {
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *M_AXI*} -of [get_bd_cells /mng_axi_vip]]] -filter {NAME=~ *DDR* || NAME=~ *ddr*}]
##     }
## 
##     if {$mem_mapped eq ""} {
##       assign_bd_address $m_addr_seg
##     } else {
##       assign_bd_address -offset [get_property OFFSET $mem_mapped] \
##                         -range  [get_property RANGE $mem_mapped] $m_addr_seg
##     }
##   }
## 
##   if {($use_smartconnect == 0) && ($m_interconnect_index > 1)} {
##     set_property CONFIG.STRATEGY {2} $m_interconnect_cell
##   }
## 
##   if {$p_sel eq "SIM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC0"} {set sys_hpc0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC1"} {set sys_hpc1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name {p_intf_name {}}} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
##   global use_smartconnect
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
## 
##     if {$use_smartconnect == 1} {
##       ad_ip_instance smartconnect axi_cpu_interconnect [ list \
##         NUM_MI 1 \
##         NUM_SI 1 \
##       ]
##       ad_connect sys_cpu_clk axi_cpu_interconnect/aclk
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/aresetn
##     } else {
##       ad_ip_instance axi_interconnect axi_cpu_interconnect
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##     }
## 
##     if {$sys_zynq == 3} {
##       ad_connect sys_cpu_clk sys_cips/m_axi_fpd_aclk
##       ad_connect axi_cpu_interconnect/S00_AXI sys_cips/M_AXI_FPD
##     }
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##     if {$sys_zynq == -1} {
##       ad_connect axi_cpu_interconnect/S00_AXI mng_axi_vip/M_AXI
##     }
##   }
## 
##   if {$sys_zynq == 3} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces /sys_cips/M_AXI_FPD]
##   }
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
##   if {$sys_zynq == -1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces mng_axi_vip/Master_AXI]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter \
##     "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0 && NAME =~ *$p_intf_name*"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   if {$use_smartconnect == 0} {
##     ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##     ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   }
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of [get_bd_addr_spaces -of [get_bd_intf_pins -filter "NAME=~ *${p_intf_name}*" -of $p_hier_cell]]]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 3} {
##         if {($p_address >= 0x44000000) && ($p_address <= 0x4fffffff)} {
##           # place axi peripherics in A400_0000-AFFF_FFFF range
##           set p_address [expr ($p_address + 0x60000000)]
##         } elseif {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           # place axi peripherics in B000_0000-BFFF_FFFF range
##           set p_address [expr ($p_address + 0x40000000)]
##         } else {
##           error "ERROR: ad_cpu_interconnect : Cannot map ($p_address) to aperture, \
##                 Addess out of range 0x4400_0000 - 0X4FFF_FFFF; 0x7000_0000 - 0X7FFF_FFFF !"
##         }
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq <= 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {$sys_zynq == 3} {
##    if {$p_index < 0 || $p_index > 15} {
##       error "ERROR: ad_cpu_interrupt : Interrupt index ($p_index) out of range 0-15 "
##     }
##     ad_connect $p_name sys_cips/pl_ps_irq$p_index
##   }
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
# adi_project_create adrv9361z7035_avaps_revc 0 {} "xc7z035ifbg676-2L"
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2023.2/data/ip'.
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Synth 8-2490} -new_severity WARNING
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : </home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.srcs/sources_1/bd/system/system.bd> 
## source ../common/adrv9361z7035_bd.tcl
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main
### create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 fixed_io
### create_bd_port -dir O spi0_csn_2_o
### create_bd_port -dir O spi0_csn_1_o
### create_bd_port -dir O spi0_csn_0_o
### create_bd_port -dir I spi0_csn_i
### create_bd_port -dir I spi0_clk_i
### create_bd_port -dir O spi0_clk_o
### create_bd_port -dir I spi0_sdo_i
### create_bd_port -dir O spi0_sdo_o
### create_bd_port -dir I spi0_sdi_i
### create_bd_port -dir O spi1_csn_2_o
### create_bd_port -dir O spi1_csn_1_o
### create_bd_port -dir O spi1_csn_0_o
### create_bd_port -dir I spi1_csn_i
### create_bd_port -dir I spi1_clk_i
### create_bd_port -dir O spi1_clk_o
### create_bd_port -dir I spi1_sdo_i
### create_bd_port -dir O spi1_sdo_o
### create_bd_port -dir I spi1_sdi_i
### create_bd_port -dir I -from 63 -to 0 gpio_i
### create_bd_port -dir O -from 63 -to 0 gpio_o
### create_bd_port -dir O -from 63 -to 0 gpio_t
### set otg_vbusoc      [create_bd_port -dir I otg_vbusoc]
### ad_ip_instance processing_system7 sys_ps7
### ad_ip_parameter sys_ps7 CONFIG.PCW_PRESET_BANK0_VOLTAGE "LVCMOS 1.8V"
### ad_ip_parameter sys_ps7 CONFIG.PCW_PRESET_BANK1_VOLTAGE "LVCMOS 1.8V"
### ad_ip_parameter sys_ps7 CONFIG.PCW_PACKAGE_NAME fbg676
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_MIO_GPIO_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_ENET0_IO "MIO 16 .. 27"
### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_GRP_MDIO_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_GRP_MDIO_IO "MIO 52 .. 53"
### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET1_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET_RESET_SELECT "Separate reset pins"
### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_RESET_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_RESET_IO "MIO 8"
### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET1_RESET_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET1_RESET_IO "MIO 51"
### ad_ip_parameter sys_ps7 CONFIG.PCW_SD0_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SD0_GRP_CD_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SD0_GRP_CD_IO "MIO 50"
### ad_ip_parameter sys_ps7 CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ 50
### ad_ip_parameter sys_ps7 CONFIG.PCW_UART1_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_USB0_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_USB0_RESET_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_USB0_RESET_IO "MIO 7"
### ad_ip_parameter sys_ps7 CONFIG.PCW_QSPI_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_PARTNO "MT41K256M16 RE-125"
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH "32 Bit"
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF 0
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 -0.053
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 -0.059
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 0.065
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 0.066
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 0.264
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 0.265
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 0.330
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 0.330
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_TTC0_PERIPHERAL_ENABLE 0
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK1_PORT 1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK2_PORT 1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST2_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ 100.0
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ 200.0
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ 200.0
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_FABRIC_INTERRUPT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_INTR 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE 1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_IO 64
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_MODE REVERSE
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_PERIPHERAL_ENABLE 1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_SPI0_IO EMIO
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_PERIPHERAL_ENABLE 1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_SPI1_IO EMIO
### ad_ip_instance axi_iic axi_iic_main
### ad_ip_parameter axi_iic_main CONFIG.USE_BOARD_FLOW true
### ad_ip_parameter axi_iic_main CONFIG.IIC_BOARD_INTERFACE Custom
### ad_ip_instance xlconcat sys_concat_intc
### ad_ip_parameter sys_concat_intc CONFIG.NUM_PORTS 16
### ad_ip_instance proc_sys_reset sys_rstgen
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance util_vector_logic sys_logic_inv
### ad_ip_parameter sys_logic_inv CONFIG.C_SIZE 1
### ad_ip_parameter sys_logic_inv CONFIG.C_OPERATION not
### ad_connect sys_cpu_clk sys_ps7/FCLK_CLK0
connect_bd_net -net sys_cpu_clk /sys_ps7/FCLK_CLK0
### ad_connect sys_200m_clk sys_ps7/FCLK_CLK1
connect_bd_net -net sys_200m_clk /sys_ps7/FCLK_CLK1
### ad_connect sys_cpu_reset sys_rstgen/peripheral_reset
connect_bd_net -net sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect sys_cpu_resetn sys_rstgen/peripheral_aresetn
connect_bd_net -net sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect sys_rstgen/ext_reset_in sys_ps7/FCLK_RESET0_N
connect_bd_net /sys_rstgen/ext_reset_in /sys_ps7/FCLK_RESET0_N
### ad_connect ddr sys_ps7/DDR
connect_bd_intf_net /ddr /sys_ps7/DDR
### ad_connect gpio_i sys_ps7/GPIO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_I> is being overridden by the user with net <gpio_i_1>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_i /sys_ps7/GPIO_I
### ad_connect gpio_o sys_ps7/GPIO_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_O> is being overridden by the user with net <sys_ps7_GPIO_O>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_o /sys_ps7/GPIO_O
### ad_connect gpio_t sys_ps7/GPIO_T
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_T> is being overridden by the user with net <sys_ps7_GPIO_T>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_t /sys_ps7/GPIO_T
### ad_connect fixed_io sys_ps7/FIXED_IO
connect_bd_intf_net /fixed_io /sys_ps7/FIXED_IO
### ad_connect iic_main axi_iic_main/iic
connect_bd_intf_net /iic_main /axi_iic_main/IIC
### ad_connect sys_logic_inv/Res sys_ps7/USB0_VBUS_PWRFAULT
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/USB0_VBUS_PWRFAULT> is being overridden by the user with net <sys_logic_inv_Res>. This pin will not be connected as a part of interface connection <USBIND_0>.
connect_bd_net /sys_logic_inv/Res /sys_ps7/USB0_VBUS_PWRFAULT
### ad_connect sys_logic_inv/Op1 otg_vbusoc
connect_bd_net /sys_logic_inv/Op1 /otg_vbusoc
### ad_connect spi0_csn_2_o sys_ps7/SPI0_SS2_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS2_O> is being overridden by the user with net <sys_ps7_SPI0_SS2_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_2_o /sys_ps7/SPI0_SS2_O
### ad_connect spi0_csn_1_o sys_ps7/SPI0_SS1_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS1_O> is being overridden by the user with net <sys_ps7_SPI0_SS1_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_1_o /sys_ps7/SPI0_SS1_O
### ad_connect spi0_csn_0_o sys_ps7/SPI0_SS_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS_O> is being overridden by the user with net <sys_ps7_SPI0_SS_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_0_o /sys_ps7/SPI0_SS_O
### ad_connect spi0_csn_i sys_ps7/SPI0_SS_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS_I> is being overridden by the user with net <spi0_csn_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_i /sys_ps7/SPI0_SS_I
### ad_connect spi0_clk_i sys_ps7/SPI0_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SCLK_I> is being overridden by the user with net <spi0_clk_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_clk_i /sys_ps7/SPI0_SCLK_I
### ad_connect spi0_clk_o sys_ps7/SPI0_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SCLK_O> is being overridden by the user with net <sys_ps7_SPI0_SCLK_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_clk_o /sys_ps7/SPI0_SCLK_O
### ad_connect spi0_sdo_i sys_ps7/SPI0_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MOSI_I> is being overridden by the user with net <spi0_sdo_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdo_i /sys_ps7/SPI0_MOSI_I
### ad_connect spi0_sdo_o sys_ps7/SPI0_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MOSI_O> is being overridden by the user with net <sys_ps7_SPI0_MOSI_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdo_o /sys_ps7/SPI0_MOSI_O
### ad_connect spi0_sdi_i sys_ps7/SPI0_MISO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MISO_I> is being overridden by the user with net <spi0_sdi_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdi_i /sys_ps7/SPI0_MISO_I
### ad_connect spi1_csn_2_o sys_ps7/SPI1_SS2_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS2_O> is being overridden by the user with net <sys_ps7_SPI1_SS2_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_2_o /sys_ps7/SPI1_SS2_O
### ad_connect spi1_csn_1_o sys_ps7/SPI1_SS1_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS1_O> is being overridden by the user with net <sys_ps7_SPI1_SS1_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_1_o /sys_ps7/SPI1_SS1_O
### ad_connect spi1_csn_0_o sys_ps7/SPI1_SS_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS_O> is being overridden by the user with net <sys_ps7_SPI1_SS_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_0_o /sys_ps7/SPI1_SS_O
### ad_connect spi1_csn_i sys_ps7/SPI1_SS_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS_I> is being overridden by the user with net <spi1_csn_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_i /sys_ps7/SPI1_SS_I
### ad_connect spi1_clk_i sys_ps7/SPI1_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SCLK_I> is being overridden by the user with net <spi1_clk_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_clk_i /sys_ps7/SPI1_SCLK_I
### ad_connect spi1_clk_o sys_ps7/SPI1_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SCLK_O> is being overridden by the user with net <sys_ps7_SPI1_SCLK_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_clk_o /sys_ps7/SPI1_SCLK_O
### ad_connect spi1_sdo_i sys_ps7/SPI1_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MOSI_I> is being overridden by the user with net <spi1_sdo_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdo_i /sys_ps7/SPI1_MOSI_I
### ad_connect spi1_sdo_o sys_ps7/SPI1_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MOSI_O> is being overridden by the user with net <sys_ps7_SPI1_MOSI_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdo_o /sys_ps7/SPI1_MOSI_O
### ad_connect spi1_sdi_i sys_ps7/SPI1_MISO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MISO_I> is being overridden by the user with net <spi1_sdi_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdi_i /sys_ps7/SPI1_MISO_I
### ad_ip_instance axi_sysid axi_sysid_0
### ad_ip_instance sysid_rom rom_sys_0
### ad_connect  axi_sysid_0/rom_addr   	rom_sys_0/rom_addr
connect_bd_net /axi_sysid_0/rom_addr /rom_sys_0/rom_addr
### ad_connect  axi_sysid_0/sys_rom_data   	rom_sys_0/rom_data
connect_bd_net /axi_sysid_0/sys_rom_data /rom_sys_0/rom_data
### ad_connect  sys_cpu_clk                 rom_sys_0/clk
connect_bd_net -net /sys_cpu_clk /rom_sys_0/clk
### ad_connect sys_concat_intc/dout sys_ps7/IRQ_F2P
connect_bd_net /sys_concat_intc/dout /sys_ps7/IRQ_F2P
### ad_connect sys_concat_intc/In15 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In15
### ad_connect sys_concat_intc/In14 axi_iic_main/iic2intc_irpt
connect_bd_net /sys_concat_intc/In14 /axi_iic_main/iic2intc_irpt
### ad_connect sys_concat_intc/In13 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In13
### ad_connect sys_concat_intc/In12 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In12
### ad_connect sys_concat_intc/In11 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In11
### ad_connect sys_concat_intc/In10 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In10
### ad_connect sys_concat_intc/In9  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In9
### ad_connect sys_concat_intc/In8  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In8
### ad_connect sys_concat_intc/In7  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In7
### ad_connect sys_concat_intc/In6  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In6
### ad_connect sys_concat_intc/In5  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In5
### ad_connect sys_concat_intc/In4  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In4
### ad_connect sys_concat_intc/In3  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In3
### ad_connect sys_concat_intc/In2  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In2
### ad_connect sys_concat_intc/In1  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In1
### ad_connect sys_concat_intc/In0  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In0
### ad_cpu_interconnect 0x45000000 axi_sysid_0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /sys_ps7/M_AXI_GP0_ACLK
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_ps7/M_AXI_GP0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_sysid_0/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_sysid_0/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /axi_sysid_0/s_axi
### ad_cpu_interconnect 0x41600000 axi_iic_main
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_iic_main/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_iic_main/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_iic_main/S_AXI
### create_bd_port -dir O enable
### create_bd_port -dir O txnrx
### create_bd_port -dir I up_enable
### create_bd_port -dir I up_txnrx
### create_bd_port -dir O tdd_sync_o
### create_bd_port -dir I tdd_sync_i
### create_bd_port -dir O tdd_sync_t
### create_bd_port -dir I gps_pps
### ad_ip_instance axi_ad9361 axi_ad9361
### ad_ip_parameter axi_ad9361 CONFIG.ID 0
### ad_ip_parameter axi_ad9361 CONFIG.DAC_IODELAY_ENABLE 1
### ad_connect sys_200m_clk axi_ad9361/delay_clk
connect_bd_net -net /sys_200m_clk /axi_ad9361/delay_clk
### ad_connect axi_ad9361/l_clk axi_ad9361/clk
connect_bd_net /axi_ad9361/l_clk /axi_ad9361/clk
### ad_connect enable axi_ad9361/enable
connect_bd_net /enable /axi_ad9361/enable
### ad_connect txnrx axi_ad9361/txnrx
connect_bd_net /txnrx /axi_ad9361/txnrx
### ad_connect up_enable axi_ad9361/up_enable
connect_bd_net /up_enable /axi_ad9361/up_enable
### ad_connect up_txnrx axi_ad9361/up_txnrx
connect_bd_net /up_txnrx /axi_ad9361/up_txnrx
### ad_ip_instance util_tdd_sync util_ad9361_tdd_sync
### ad_ip_parameter util_ad9361_tdd_sync CONFIG.TDD_SYNC_PERIOD 10000000
### ad_connect sys_cpu_clk util_ad9361_tdd_sync/clk
connect_bd_net -net /sys_cpu_clk /util_ad9361_tdd_sync/clk
### ad_connect sys_cpu_resetn util_ad9361_tdd_sync/rstn
connect_bd_net -net /sys_cpu_resetn /util_ad9361_tdd_sync/rstn
### ad_connect util_ad9361_tdd_sync/sync_out axi_ad9361/tdd_sync
connect_bd_net /util_ad9361_tdd_sync/sync_out /axi_ad9361/tdd_sync
### ad_connect util_ad9361_tdd_sync/sync_mode axi_ad9361/tdd_sync_cntr
connect_bd_net /util_ad9361_tdd_sync/sync_mode /axi_ad9361/tdd_sync_cntr
### ad_connect tdd_sync_t axi_ad9361/tdd_sync_cntr
connect_bd_net /tdd_sync_t /axi_ad9361/tdd_sync_cntr
### ad_connect tdd_sync_o util_ad9361_tdd_sync/sync_out
connect_bd_net /tdd_sync_o /util_ad9361_tdd_sync/sync_out
### ad_connect tdd_sync_i util_ad9361_tdd_sync/sync_in
connect_bd_net /tdd_sync_i /util_ad9361_tdd_sync/sync_in
### ad_connect gps_pps axi_ad9361/gps_pps
connect_bd_net /gps_pps /axi_ad9361/gps_pps
### ad_ip_instance xlconcat util_ad9361_divclk_sel_concat
### ad_ip_parameter util_ad9361_divclk_sel_concat CONFIG.NUM_PORTS 2
### ad_connect axi_ad9361/adc_r1_mode util_ad9361_divclk_sel_concat/In0
connect_bd_net /axi_ad9361/adc_r1_mode /util_ad9361_divclk_sel_concat/In0
### ad_connect axi_ad9361/dac_r1_mode util_ad9361_divclk_sel_concat/In1
connect_bd_net /axi_ad9361/dac_r1_mode /util_ad9361_divclk_sel_concat/In1
### ad_ip_instance util_reduced_logic util_ad9361_divclk_sel
### ad_ip_parameter util_ad9361_divclk_sel CONFIG.C_SIZE 2
### ad_connect util_ad9361_divclk_sel_concat/dout util_ad9361_divclk_sel/Op1
connect_bd_net /util_ad9361_divclk_sel_concat/dout /util_ad9361_divclk_sel/Op1
### ad_ip_instance util_clkdiv util_ad9361_divclk
### ad_connect util_ad9361_divclk_sel/Res util_ad9361_divclk/clk_sel
connect_bd_net /util_ad9361_divclk_sel/Res /util_ad9361_divclk/clk_sel
### ad_connect axi_ad9361/l_clk util_ad9361_divclk/clk
connect_bd_net /axi_ad9361/l_clk /util_ad9361_divclk/clk
### ad_ip_instance proc_sys_reset util_ad9361_divclk_reset
### ad_connect sys_rstgen/peripheral_aresetn util_ad9361_divclk_reset/ext_reset_in
connect_bd_net /sys_rstgen/peripheral_aresetn /util_ad9361_divclk_reset/ext_reset_in
### ad_connect util_ad9361_divclk/clk_out util_ad9361_divclk_reset/slowest_sync_clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_divclk_reset/slowest_sync_clk
### ad_ip_instance util_wfifo util_ad9361_adc_fifo
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.NUM_OF_CHANNELS 4
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.DIN_ADDRESS_WIDTH 4
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.DIN_DATA_WIDTH 16
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.DOUT_DATA_WIDTH 16
### ad_connect axi_ad9361/l_clk util_ad9361_adc_fifo/din_clk
connect_bd_net /axi_ad9361/l_clk /util_ad9361_adc_fifo/din_clk
### ad_connect axi_ad9361/rst util_ad9361_adc_fifo/din_rst
connect_bd_net /axi_ad9361/rst /util_ad9361_adc_fifo/din_rst
### ad_connect util_ad9361_divclk/clk_out util_ad9361_adc_fifo/dout_clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_adc_fifo/dout_clk
### ad_connect util_ad9361_divclk_reset/peripheral_aresetn util_ad9361_adc_fifo/dout_rstn
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /util_ad9361_adc_fifo/dout_rstn
### ad_connect axi_ad9361/adc_enable_i0 util_ad9361_adc_fifo/din_enable_0
connect_bd_net /axi_ad9361/adc_enable_i0 /util_ad9361_adc_fifo/din_enable_0
### ad_connect axi_ad9361/adc_valid_i0 util_ad9361_adc_fifo/din_valid_0
connect_bd_net /axi_ad9361/adc_valid_i0 /util_ad9361_adc_fifo/din_valid_0
### ad_connect axi_ad9361/adc_data_i0 util_ad9361_adc_fifo/din_data_0
connect_bd_net /axi_ad9361/adc_data_i0 /util_ad9361_adc_fifo/din_data_0
### ad_connect axi_ad9361/adc_enable_q0 util_ad9361_adc_fifo/din_enable_1
connect_bd_net /axi_ad9361/adc_enable_q0 /util_ad9361_adc_fifo/din_enable_1
### ad_connect axi_ad9361/adc_valid_q0 util_ad9361_adc_fifo/din_valid_1
connect_bd_net /axi_ad9361/adc_valid_q0 /util_ad9361_adc_fifo/din_valid_1
### ad_connect axi_ad9361/adc_data_q0 util_ad9361_adc_fifo/din_data_1
connect_bd_net /axi_ad9361/adc_data_q0 /util_ad9361_adc_fifo/din_data_1
### ad_connect axi_ad9361/adc_enable_i1 util_ad9361_adc_fifo/din_enable_2
connect_bd_net /axi_ad9361/adc_enable_i1 /util_ad9361_adc_fifo/din_enable_2
### ad_connect axi_ad9361/adc_valid_i1 util_ad9361_adc_fifo/din_valid_2
connect_bd_net /axi_ad9361/adc_valid_i1 /util_ad9361_adc_fifo/din_valid_2
### ad_connect axi_ad9361/adc_data_i1 util_ad9361_adc_fifo/din_data_2
connect_bd_net /axi_ad9361/adc_data_i1 /util_ad9361_adc_fifo/din_data_2
### ad_connect axi_ad9361/adc_enable_q1 util_ad9361_adc_fifo/din_enable_3
connect_bd_net /axi_ad9361/adc_enable_q1 /util_ad9361_adc_fifo/din_enable_3
### ad_connect axi_ad9361/adc_valid_q1 util_ad9361_adc_fifo/din_valid_3
connect_bd_net /axi_ad9361/adc_valid_q1 /util_ad9361_adc_fifo/din_valid_3
### ad_connect axi_ad9361/adc_data_q1 util_ad9361_adc_fifo/din_data_3
connect_bd_net /axi_ad9361/adc_data_q1 /util_ad9361_adc_fifo/din_data_3
### ad_connect util_ad9361_adc_fifo/din_ovf axi_ad9361/adc_dovf
connect_bd_net /util_ad9361_adc_fifo/din_ovf /axi_ad9361/adc_dovf
### ad_ip_instance util_cpack2 util_ad9361_adc_pack { \
###   NUM_OF_CHANNELS 4 \
###   SAMPLE_DATA_WIDTH 16 \
### }
### ad_connect util_ad9361_divclk/clk_out util_ad9361_adc_pack/clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_adc_pack/clk
### ad_connect util_ad9361_divclk_reset/peripheral_reset util_ad9361_adc_pack/reset
connect_bd_net /util_ad9361_divclk_reset/peripheral_reset /util_ad9361_adc_pack/reset
### ad_connect util_ad9361_adc_fifo/dout_valid_0 util_ad9361_adc_pack/fifo_wr_en
connect_bd_net /util_ad9361_adc_fifo/dout_valid_0 /util_ad9361_adc_pack/fifo_wr_en
### ad_connect util_ad9361_adc_pack/fifo_wr_overflow util_ad9361_adc_fifo/dout_ovf
connect_bd_net /util_ad9361_adc_pack/fifo_wr_overflow /util_ad9361_adc_fifo/dout_ovf
### for {set i 0} {$i < 4} {incr i} {
###   ad_connect util_ad9361_adc_fifo/dout_enable_${i} util_ad9361_adc_pack/enable_${i}
###   ad_connect util_ad9361_adc_fifo/dout_data_${i} util_ad9361_adc_pack/fifo_wr_data_${i}
### }
connect_bd_net /util_ad9361_adc_fifo/dout_enable_0 /util_ad9361_adc_pack/enable_0
connect_bd_net /util_ad9361_adc_fifo/dout_data_0 /util_ad9361_adc_pack/fifo_wr_data_0
connect_bd_net /util_ad9361_adc_fifo/dout_enable_1 /util_ad9361_adc_pack/enable_1
connect_bd_net /util_ad9361_adc_fifo/dout_data_1 /util_ad9361_adc_pack/fifo_wr_data_1
connect_bd_net /util_ad9361_adc_fifo/dout_enable_2 /util_ad9361_adc_pack/enable_2
connect_bd_net /util_ad9361_adc_fifo/dout_data_2 /util_ad9361_adc_pack/fifo_wr_data_2
connect_bd_net /util_ad9361_adc_fifo/dout_enable_3 /util_ad9361_adc_pack/enable_3
connect_bd_net /util_ad9361_adc_fifo/dout_data_3 /util_ad9361_adc_pack/fifo_wr_data_3
### ad_ip_instance axi_dmac axi_ad9361_adc_dma
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_TYPE_SRC 2
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.SYNC_TRANSFER_START 1
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_connect util_ad9361_divclk/clk_out axi_ad9361_adc_dma/fifo_wr_clk
connect_bd_net /util_ad9361_divclk/clk_out /axi_ad9361_adc_dma/fifo_wr_clk
### ad_connect util_ad9361_adc_pack/packed_fifo_wr axi_ad9361_adc_dma/fifo_wr
connect_bd_intf_net /util_ad9361_adc_pack/packed_fifo_wr /axi_ad9361_adc_dma/fifo_wr
### ad_connect sys_cpu_resetn axi_ad9361_adc_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_adc_dma/m_dest_axi_aresetn
### ad_ip_instance util_rfifo axi_ad9361_dac_fifo
### ad_ip_parameter axi_ad9361_dac_fifo CONFIG.DIN_DATA_WIDTH 16
### ad_ip_parameter axi_ad9361_dac_fifo CONFIG.DOUT_DATA_WIDTH 16
### ad_ip_parameter axi_ad9361_dac_fifo CONFIG.DIN_ADDRESS_WIDTH 4
### ad_connect axi_ad9361/l_clk axi_ad9361_dac_fifo/dout_clk
connect_bd_net /axi_ad9361/l_clk /axi_ad9361_dac_fifo/dout_clk
### ad_connect axi_ad9361/rst axi_ad9361_dac_fifo/dout_rst
connect_bd_net /axi_ad9361/rst /axi_ad9361_dac_fifo/dout_rst
### ad_connect util_ad9361_divclk/clk_out axi_ad9361_dac_fifo/din_clk
connect_bd_net /util_ad9361_divclk/clk_out /axi_ad9361_dac_fifo/din_clk
### ad_connect util_ad9361_divclk_reset/peripheral_aresetn axi_ad9361_dac_fifo/din_rstn
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_ad9361_dac_fifo/din_rstn
### ad_connect axi_ad9361_dac_fifo/dout_enable_0 axi_ad9361/dac_enable_i0
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_0 /axi_ad9361/dac_enable_i0
### ad_connect axi_ad9361_dac_fifo/dout_valid_0 axi_ad9361/dac_valid_i0
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_0 /axi_ad9361/dac_valid_i0
### ad_connect axi_ad9361_dac_fifo/dout_data_0 axi_ad9361/dac_data_i0
connect_bd_net /axi_ad9361_dac_fifo/dout_data_0 /axi_ad9361/dac_data_i0
### ad_connect axi_ad9361_dac_fifo/dout_enable_1 axi_ad9361/dac_enable_q0
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_1 /axi_ad9361/dac_enable_q0
### ad_connect axi_ad9361_dac_fifo/dout_valid_1 axi_ad9361/dac_valid_q0
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_1 /axi_ad9361/dac_valid_q0
### ad_connect axi_ad9361_dac_fifo/dout_data_1 axi_ad9361/dac_data_q0
connect_bd_net /axi_ad9361_dac_fifo/dout_data_1 /axi_ad9361/dac_data_q0
### ad_connect axi_ad9361_dac_fifo/dout_enable_2 axi_ad9361/dac_enable_i1
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_2 /axi_ad9361/dac_enable_i1
### ad_connect axi_ad9361_dac_fifo/dout_valid_2 axi_ad9361/dac_valid_i1
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_2 /axi_ad9361/dac_valid_i1
### ad_connect axi_ad9361_dac_fifo/dout_data_2 axi_ad9361/dac_data_i1
connect_bd_net /axi_ad9361_dac_fifo/dout_data_2 /axi_ad9361/dac_data_i1
### ad_connect axi_ad9361_dac_fifo/dout_enable_3 axi_ad9361/dac_enable_q1
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_3 /axi_ad9361/dac_enable_q1
### ad_connect axi_ad9361_dac_fifo/dout_valid_3 axi_ad9361/dac_valid_q1
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_3 /axi_ad9361/dac_valid_q1
### ad_connect axi_ad9361_dac_fifo/dout_data_3 axi_ad9361/dac_data_q1
connect_bd_net /axi_ad9361_dac_fifo/dout_data_3 /axi_ad9361/dac_data_q1
### ad_connect axi_ad9361_dac_fifo/dout_unf axi_ad9361/dac_dunf
connect_bd_net /axi_ad9361_dac_fifo/dout_unf /axi_ad9361/dac_dunf
### ad_ip_instance util_upack2 util_ad9361_dac_upack { \
###   NUM_OF_CHANNELS 4 \
###   SAMPLE_DATA_WIDTH 16 \
### }
### ad_connect util_ad9361_divclk/clk_out util_ad9361_dac_upack/clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_dac_upack/clk
### ad_connect util_ad9361_divclk_reset/peripheral_reset util_ad9361_dac_upack/reset
connect_bd_net /util_ad9361_divclk_reset/peripheral_reset /util_ad9361_dac_upack/reset
### ad_connect util_ad9361_dac_upack/fifo_rd_en axi_ad9361_dac_fifo/din_valid_0
connect_bd_net /util_ad9361_dac_upack/fifo_rd_en /axi_ad9361_dac_fifo/din_valid_0
### ad_connect util_ad9361_dac_upack/fifo_rd_underflow axi_ad9361_dac_fifo/din_unf
connect_bd_net /util_ad9361_dac_upack/fifo_rd_underflow /axi_ad9361_dac_fifo/din_unf
### for {set i 0} {$i < 4} {incr i} {
###   ad_connect util_ad9361_dac_upack/enable_$i axi_ad9361_dac_fifo/din_enable_$i
###   ad_connect util_ad9361_dac_upack/fifo_rd_valid axi_ad9361_dac_fifo/din_valid_in_$i
###   ad_connect util_ad9361_dac_upack/fifo_rd_data_$i axi_ad9361_dac_fifo/din_data_$i
### }
connect_bd_net /util_ad9361_dac_upack/enable_0 /axi_ad9361_dac_fifo/din_enable_0
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_0
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_0 /axi_ad9361_dac_fifo/din_data_0
connect_bd_net /util_ad9361_dac_upack/enable_1 /axi_ad9361_dac_fifo/din_enable_1
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_1
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_1 /axi_ad9361_dac_fifo/din_data_1
connect_bd_net /util_ad9361_dac_upack/enable_2 /axi_ad9361_dac_fifo/din_enable_2
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_2
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_2 /axi_ad9361_dac_fifo/din_data_2
connect_bd_net /util_ad9361_dac_upack/enable_3 /axi_ad9361_dac_fifo/din_enable_3
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_3
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_3 /axi_ad9361_dac_fifo/din_data_3
### ad_ip_instance axi_dmac axi_ad9361_dac_dma
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.CYCLIC 1
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_DATA_WIDTH_DEST 64
### ad_connect util_ad9361_divclk/clk_out axi_ad9361_dac_dma/m_axis_aclk
connect_bd_net /util_ad9361_divclk/clk_out /axi_ad9361_dac_dma/m_axis_aclk
### ad_connect axi_ad9361_dac_dma/m_axis util_ad9361_dac_upack/s_axis
connect_bd_intf_net /axi_ad9361_dac_dma/m_axis /util_ad9361_dac_upack/s_axis
### ad_connect sys_cpu_resetn axi_ad9361_dac_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_dac_dma/m_src_axi_aresetn
### ad_cpu_interconnect 0x79020000 axi_ad9361
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M02_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9361/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9361/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /axi_ad9361/s_axi
### ad_cpu_interconnect 0x7C400000 axi_ad9361_adc_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M03_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9361_adc_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_adc_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /axi_ad9361_adc_dma/s_axi
### ad_cpu_interconnect 0x7C420000 axi_ad9361_dac_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9361_dac_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_dac_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_ad9361_dac_dma/s_axi
### ad_mem_hp1_interconnect sys_cpu_clk sys_ps7/S_AXI_HP1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
connect_bd_net -net /sys_cpu_resetn /axi_hp1_interconnect/ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp1_interconnect/ACLK
connect_bd_intf_net /axi_hp1_interconnect/M00_AXI /sys_ps7/S_AXI_HP1
connect_bd_net -net /sys_cpu_resetn /axi_hp1_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp1_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP1_ACLK
### ad_mem_hp1_interconnect sys_cpu_clk axi_ad9361_adc_dma/m_dest_axi
connect_bd_net -net /sys_cpu_resetn /axi_hp1_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp1_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp1_interconnect/S00_AXI /axi_ad9361_adc_dma/m_dest_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9361_adc_dma/m_dest_axi_aclk
Slave segment '/sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/axi_ad9361_adc_dma/m_dest_axi' at <0x0000_0000 [ 1G ]>.
### ad_mem_hp2_interconnect sys_cpu_clk sys_ps7/S_AXI_HP2
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/ACLK
connect_bd_intf_net /axi_hp2_interconnect/M00_AXI /sys_ps7/S_AXI_HP2
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP2_ACLK
### ad_mem_hp2_interconnect sys_cpu_clk axi_ad9361_dac_dma/m_src_axi
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp2_interconnect/S00_AXI /axi_ad9361_dac_dma/m_src_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9361_dac_dma/m_src_axi_aclk
Slave segment '/sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/axi_ad9361_dac_dma/m_src_axi' at <0x0000_0000 [ 1G ]>.
### ad_cpu_interrupt ps-13 mb-13 axi_ad9361_adc_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In13
connect_bd_net /sys_concat_intc/In13 /axi_ad9361_adc_dma/irq
### ad_cpu_interrupt ps-12 mb-12 axi_ad9361_dac_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In12
connect_bd_net /sys_concat_intc/In12 /axi_ad9361_dac_dma/irq
### ad_cpu_interrupt ps-11 mb-11 axi_ad9361/gps_pps_irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In11
connect_bd_net /sys_concat_intc/In11 /axi_ad9361/gps_pps_irq
### set_property CONFIG.MODE_1R1T 0 [get_bd_cells axi_ad9361]
### set_property CONFIG.CMOS_OR_LVDS_N 0  [get_bd_cells axi_ad9361]
### set_property CONFIG.ADC_DATAPATH_DISABLE 0  [get_bd_cells axi_ad9361]
### set_property CONFIG.DAC_DATAPATH_DISABLE 0  [get_bd_cells axi_ad9361]
### set_property CONFIG.ADC_DATAFORMAT_DISABLE 0  [get_bd_cells axi_ad9361]
### set_property CONFIG.ADC_DCFILTER_DISABLE 0  [get_bd_cells axi_ad9361]
### set_property CONFIG.ADC_IQCORRECTION_DISABLE 0  [get_bd_cells axi_ad9361]
### set_property CONFIG.ADC_USERPORTS_DISABLE 0 [get_bd_cells axi_ad9361]
### set_property CONFIG.DAC_DDS_DISABLE 0 [get_bd_cells axi_ad9361]
### set_property CONFIG.DAC_IQCORRECTION_DISABLE 0  [get_bd_cells axi_ad9361]
### set_property CONFIG.DAC_USERPORTS_DISABLE 0 [get_bd_cells axi_ad9361]
### set_property CONFIG.TDD_DISABLE 0 [get_bd_cells axi_ad9361]
### proc cfg_ad9361_interface {cmos_or_lvds} {
### 
###   if {$cmos_or_lvds eq "LVDS"} {
### 
###     set_property CONFIG.CMOS_OR_LVDS_N 0 [get_bd_cells axi_ad9361]
### 
###     create_bd_port -dir I rx_clk_in_p
###     create_bd_port -dir I rx_clk_in_n
###     create_bd_port -dir I rx_frame_in_p
###     create_bd_port -dir I rx_frame_in_n
###     create_bd_port -dir I -from 5 -to 0 rx_data_in_p
###     create_bd_port -dir I -from 5 -to 0 rx_data_in_n
### 
###     create_bd_port -dir O tx_clk_out_p
###     create_bd_port -dir O tx_clk_out_n
###     create_bd_port -dir O tx_frame_out_p
###     create_bd_port -dir O tx_frame_out_n
###     create_bd_port -dir O -from 5 -to 0 tx_data_out_p
###     create_bd_port -dir O -from 5 -to 0 tx_data_out_n
### 
###     ad_connect rx_clk_in_p axi_ad9361/rx_clk_in_p
###     ad_connect rx_clk_in_n axi_ad9361/rx_clk_in_n
###     ad_connect rx_frame_in_p axi_ad9361/rx_frame_in_p
###     ad_connect rx_frame_in_n axi_ad9361/rx_frame_in_n
###     ad_connect rx_data_in_p axi_ad9361/rx_data_in_p
###     ad_connect rx_data_in_n axi_ad9361/rx_data_in_n
###     ad_connect tx_clk_out_p axi_ad9361/tx_clk_out_p
###     ad_connect tx_clk_out_n axi_ad9361/tx_clk_out_n
###     ad_connect tx_frame_out_p axi_ad9361/tx_frame_out_p
###     ad_connect tx_frame_out_n axi_ad9361/tx_frame_out_n
###     ad_connect tx_data_out_p axi_ad9361/tx_data_out_p
###     ad_connect tx_data_out_n axi_ad9361/tx_data_out_n
### 
###     return
###   }
### 
###   if {$cmos_or_lvds eq "CMOS"} {
### 
###     set_property CONFIG.CMOS_OR_LVDS_N 1 [get_bd_cells axi_ad9361]
### 
###     create_bd_port -dir I rx_clk_in
###     create_bd_port -dir I rx_frame_in
###     create_bd_port -dir I -from 11 -to 0 rx_data_in
###     create_bd_port -dir O tx_clk_out
###     create_bd_port -dir O tx_frame_out
###     create_bd_port -dir O -from 11 -to 0 tx_data_out
### 
###     ad_connect rx_clk_in axi_ad9361/rx_clk_in
###     ad_connect rx_frame_in axi_ad9361/rx_frame_in
###     ad_connect rx_data_in axi_ad9361/rx_data_in
###     ad_connect tx_clk_out axi_ad9361/tx_clk_out
###     ad_connect tx_frame_out axi_ad9361/tx_frame_out
###     ad_connect tx_data_out axi_ad9361/tx_data_out
### 
###     return
###   }
### 
### }
## source ../common/ccbob_bd.tcl
### ad_connect  sys_ps7/ENET1_GMII_RX_CLK GND
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/ENET1_GMII_RX_CLK> is being overridden by the user with net </GND_1_dout>. This pin will not be connected as a part of interface connection <GMII_ETHERNET_1>.
connect_bd_net /GND_1/dout /sys_ps7/ENET1_GMII_RX_CLK
### ad_connect  sys_ps7/ENET1_GMII_TX_CLK GND
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/ENET1_GMII_TX_CLK> is being overridden by the user with net </GND_1_dout>. This pin will not be connected as a part of interface connection <GMII_ETHERNET_1>.
connect_bd_net /GND_1/dout /sys_ps7/ENET1_GMII_TX_CLK
### ad_ip_instance axi_xcvrlb axi_pz_xcvrlb
### ad_ip_parameter axi_pz_xcvrlb CONFIG.NUM_OF_LANES 4
### create_bd_port -dir I gt_ref_clk
### create_bd_port -dir I -from 3 -to 0 gt_rx_p
### create_bd_port -dir I -from 3 -to 0 gt_rx_n
### create_bd_port -dir O -from 3 -to 0 gt_tx_p
### create_bd_port -dir O -from 3 -to 0 gt_tx_n
### ad_cpu_interconnect 0x44A60000 axi_pz_xcvrlb
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_pz_xcvrlb/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_pz_xcvrlb/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_pz_xcvrlb/s_axi
### ad_connect  axi_pz_xcvrlb/ref_clk gt_ref_clk
connect_bd_net /axi_pz_xcvrlb/ref_clk /gt_ref_clk
### ad_connect  axi_pz_xcvrlb/rx_p gt_rx_p
connect_bd_net /axi_pz_xcvrlb/rx_p /gt_rx_p
### ad_connect  axi_pz_xcvrlb/rx_n gt_rx_n
connect_bd_net /axi_pz_xcvrlb/rx_n /gt_rx_n
### ad_connect  axi_pz_xcvrlb/tx_p gt_tx_p
connect_bd_net /axi_pz_xcvrlb/tx_p /gt_tx_p
### ad_connect  axi_pz_xcvrlb/tx_n gt_tx_n
connect_bd_net /axi_pz_xcvrlb/tx_n /gt_tx_n
### ad_ip_instance axi_gpreg axi_gpreg
### ad_ip_parameter axi_gpreg CONFIG.NUM_OF_CLK_MONS 0
### ad_ip_parameter axi_gpreg CONFIG.NUM_OF_IO 4
### create_bd_port -dir I -from 31 -to 0 gp_in_0
### create_bd_port -dir I -from 31 -to 0 gp_in_1
### create_bd_port -dir I -from 31 -to 0 gp_in_2
### create_bd_port -dir I -from 31 -to 0 gp_in_3
### create_bd_port -dir O -from 31 -to 0 gp_out_0
### create_bd_port -dir O -from 31 -to 0 gp_out_1
### create_bd_port -dir O -from 31 -to 0 gp_out_2
### create_bd_port -dir O -from 31 -to 0 gp_out_3
### ad_connect  gp_in_0 axi_gpreg/up_gp_in_0
connect_bd_net /gp_in_0 /axi_gpreg/up_gp_in_0
### ad_connect  gp_in_1 axi_gpreg/up_gp_in_1
connect_bd_net /gp_in_1 /axi_gpreg/up_gp_in_1
### ad_connect  gp_in_2 axi_gpreg/up_gp_in_2
connect_bd_net /gp_in_2 /axi_gpreg/up_gp_in_2
### ad_connect  gp_in_3 axi_gpreg/up_gp_in_3
connect_bd_net /gp_in_3 /axi_gpreg/up_gp_in_3
### ad_connect  gp_out_0 axi_gpreg/up_gp_out_0
connect_bd_net /gp_out_0 /axi_gpreg/up_gp_out_0
### ad_connect  gp_out_1 axi_gpreg/up_gp_out_1
connect_bd_net /gp_out_1 /axi_gpreg/up_gp_out_1
### ad_connect  gp_out_2 axi_gpreg/up_gp_out_2
connect_bd_net /gp_out_2 /axi_gpreg/up_gp_out_2
### ad_connect  gp_out_3 axi_gpreg/up_gp_out_3
connect_bd_net /gp_out_3 /axi_gpreg/up_gp_out_3
### ad_cpu_interconnect 0x41200000 axi_gpreg
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M06_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M06_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_gpreg/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_gpreg/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M06_AXI /axi_gpreg/s_axi
## source ./avaps_revc_bd.tcl
### puts "---------------------------------------------------"
---------------------------------------------------
### puts "           Start avaps_recv_bd.tcl"
           Start avaps_recv_bd.tcl
### set avapsII_rcvr_start_addr 0x43c00000
### set rcvr_uart_start_addr    0x42c00000
### set rcvr_uart_interrupts {9 5 6 4 3 2 1 0}
### source ./my_cpu_interconnect.tcl
#### proc my_cpu_interconnect {p_address p_name {p_intf_name {}}} {
#### 
####   global sys_zynq
####   global sys_cpu_interconnect_index
####   global use_smartconnect
#### 
####   set i_str "M$sys_cpu_interconnect_index"
####   if {$sys_cpu_interconnect_index < 10} {
####     set i_str "M0$sys_cpu_interconnect_index"
####   }
#### 
####   if {$sys_cpu_interconnect_index == 0} {
#### 
####     if {$use_smartconnect == 1} {
####       ad_ip_instance smartconnect axi_cpu_interconnect [ list \
####         NUM_MI 1 \
####         NUM_SI 1 \
####       ]
####       ad_connect util_ad9361_divclk/clk_out axi_cpu_interconnect/aclk
####       ad_connect util_ad9361_divclk_reset/peripheral_aresetn axi_cpu_interconnect/aresetn
####     } else {
####       ad_ip_instance axi_interconnect axi_cpu_interconnect
####       ad_connect util_ad9361_divclk/clk_out axi_cpu_interconnect/ACLK
####       ad_connect util_ad9361_divclk/clk_out axi_cpu_interconnect/S00_ACLK
####       ad_connect util_ad9361_divclk_reset/peripheral_aresetn axi_cpu_interconnect/ARESETN
####       ad_connect util_ad9361_divclk_reset/peripheral_aresetn axi_cpu_interconnect/S00_ARESETN
####     }
#### 
####     if {$sys_zynq == 3} {
####       ad_connect util_ad9361_divclk/clk_out sys_cips/m_axi_fpd_aclk
####       ad_connect axi_cpu_interconnect/S00_AXI sys_cips/M_AXI_FPD
####     }
####     if {$sys_zynq == 2} {
####       ad_connect util_ad9361_divclk/clk_out sys_ps8/maxihpm0_lpd_aclk
####       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
####     }
####     if {$sys_zynq == 1} {
####       ad_connect util_ad9361_divclk/clk_out sys_ps7/M_AXI_GP0_ACLK
####       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
####     }
####     if {$sys_zynq == 0} {
####       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
####     }
####     if {$sys_zynq == -1} {
####       ad_connect axi_cpu_interconnect/S00_AXI mng_axi_vip/M_AXI
####     }
####   }
#### 
####   if {$sys_zynq == 3} {
####     set sys_addr_cntrl_space [get_bd_addr_spaces /sys_cips/M_AXI_FPD]
####   }
####   if {$sys_zynq == 2} {
####     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
####   }
####   if {$sys_zynq == 1} {
####     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
####   }
####   if {$sys_zynq == 0} {
####     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
####   }
####   if {$sys_zynq == -1} {
####     set sys_addr_cntrl_space [get_bd_addr_spaces mng_axi_vip/Master_AXI]
####   }
#### 
####   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
#### 
#### 
####   set p_cell [get_bd_cells $p_name]
####   set p_intf [get_bd_intf_pins -filter \
####     "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0 && NAME =~ *$p_intf_name*"\
####     -of_objects $p_cell]
#### 
####   set p_hier_cell $p_cell
####   set p_hier_intf $p_intf
#### 
####   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
####     set p_hier_intf [find_bd_objs -boundary_type lower \
####       -relation connected_to $p_hier_intf]
####     if {$p_hier_intf != {}} {
####       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
####     } else {
####       set p_hier_cell {}
####     }
####   }
#### 
####   set p_intf_clock ""
####   set p_intf_reset ""
#### 
####   if {$p_hier_cell != {}} {
####     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
#### 
####     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
####       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
####       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
####       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
####       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
####       -quiet -of_objects $p_hier_cell]
####     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
####       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
####        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
####        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
####        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
####        -quiet -of_objects $p_hier_cell]
#### 
####     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
####       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
####       if {$p_intf_reset ne ""} {
####         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
####       }
####     }
#### 
####     # Trace back up
####     set p_hier_cell2 $p_hier_cell
#### 
####     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
####       puts $p_intf_clock
####       puts $p_hier_cell2
####       set p_intf_clock [find_bd_objs -boundary_type upper \
####         -relation connected_to $p_intf_clock]
####       if {$p_intf_clock != {}} {
####         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
####         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
####       }
####     }
#### 
####     set p_hier_cell2 $p_hier_cell
#### 
####     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
####       set p_intf_reset [find_bd_objs -boundary_type upper \
####         -relation connected_to $p_intf_reset]
####       if {$p_intf_reset != {}} {
####         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
####         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
####       }
####     }
####   }
#### 
#### 
####   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
####     set p_intf_clock ""
####   }
####   if {$p_intf_reset ne ""} {
####     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
####       set p_intf_reset ""
####     }
####   }
#### 
####   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
#### 
####   if {$use_smartconnect == 0} {
####     ad_connect util_ad9361_divclk/clk_out axi_cpu_interconnect/${i_str}_ACLK
####     ad_connect util_ad9361_divclk_reset/peripheral_aresetn axi_cpu_interconnect/${i_str}_ARESETN
####   }
####   if {$p_intf_clock ne ""} {
####     ad_connect util_ad9361_divclk/clk_out ${p_intf_clock}
####   }
####   if {$p_intf_reset ne ""} {
####     ad_connect util_ad9361_divclk_reset/peripheral_aresetn ${p_intf_reset}
####   }
####   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
#### 
####   set p_seg [get_bd_addr_segs -of [get_bd_addr_spaces -of [get_bd_intf_pins -filter "NAME=~ *${p_intf_name}*" -of $p_hier_cell]]]
####   set p_index 0
####   foreach p_seg_name $p_seg {
####     if {$p_index == 0} {
####       set p_seg_range [get_property range $p_seg_name]
####       if {$p_seg_range < 0x1000} {
####         set p_seg_range 0x1000
####       }
####       if {$sys_zynq == 3} {
####         if {($p_address >= 0x44000000) && ($p_address <= 0x4fffffff)} {
####           # place axi peripherics in A400_0000-AFFF_FFFF range
####           set p_address [expr ($p_address + 0x60000000)]
####         } elseif {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
####           # place axi peripherics in B000_0000-BFFF_FFFF range
####           set p_address [expr ($p_address + 0x40000000)]
####         } else {
####           error "ERROR: ad_cpu_interconnect : Cannot map ($p_address) to aperture, \
####                 Addess out of range 0x4400_0000 - 0X4FFF_FFFF; 0x7000_0000 - 0X7FFF_FFFF !"
####         }
####       }
####       if {$sys_zynq == 2} {
####         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
####           set p_address [expr ($p_address + 0x40000000)]
####         }
####         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
####           set p_address [expr ($p_address + 0x20000000)]
####         }
####       }
####       create_bd_addr_seg -range $p_seg_range \
####         -offset $p_address $sys_addr_cntrl_space \
####         $p_seg_name "SEG_data_${p_name}"
####     } else {
####       assign_bd_address $p_seg_name
####     }
####     incr p_index
####   }
#### }
### puts "current lib_dirs: $lib_dirs"
current lib_dirs: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library
### set current_repo_paths [get_property ip_repo_paths [current_fileset]]
### puts "current_repo paths: $current_repo_paths"
current_repo paths: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library
### set_property IP_REPO_PATHS {../../../../AVAPS-radio/avaps-ip-repo ../../../library} [current_fileset]
### update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martinc/AVAPS-chassis/AVAPS-radio/avaps-ip-repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library'.
### set new_repo_paths [get_property ip_repo_paths [current_fileset]]
### puts "updated repo paths: $new_repo_paths"
updated repo paths: /home/martinc/AVAPS-chassis/AVAPS-radio/avaps-ip-repo /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library
### puts "           Available IP"
           Available IP
### foreach p $new_repo_paths {
###     foreach n [get_ipdefs -filter REPOSITORY==$p] { puts ">>> $p ip: $n" }
### }
>>> /home/martinc/AVAPS-chassis/AVAPS-radio/avaps-ip-repo ip: user.org:ip:counter32:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-radio/avaps-ip-repo ip: ucar.edu:ip:AVAPSII_rcvr:1.5b
>>> /home/martinc/AVAPS-chassis/AVAPS-radio/avaps-ip-repo ip: user.org:ip:specwin:1.1
>>> /home/martinc/AVAPS-chassis/AVAPS-radio/avaps-ip-repo ip: user.org:ip:specwin:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-radio/avaps-ip-repo ip: user.org:ip:specdown:1.3
>>> /home/martinc/AVAPS-chassis/AVAPS-radio/avaps-ip-repo ip: user.org:ip:specdown:1.2
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:util_clkdiv:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:axi_xcvrlb:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:util_axis_fifo:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:util_rfifo:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:sysid_rom:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:axi_ad9361:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:axi_gpreg:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:util_tdd_sync:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:util_wfifo:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:axi_dmac:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:util_cpack2:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:util_upack2:1.0
>>> /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library ip: analog.com:user:axi_sysid:1.0
### puts " "
 
### ad_disconnect  axi_pz_xcvrlb/ref_clk gt_ref_clk
### ad_disconnect  axi_pz_xcvrlb/rx_p gt_rx_p
### ad_disconnect  axi_pz_xcvrlb/rx_n gt_rx_n
### ad_disconnect  axi_pz_xcvrlb/tx_p gt_tx_p
### ad_disconnect  axi_pz_xcvrlb/tx_n gt_tx_n
### delete_bd_objs [get_bd_ports /gt_ref_clk]
### delete_bd_objs [get_bd_ports /gt_rx_p]
### delete_bd_objs [get_bd_ports /gt_rx_n]
### delete_bd_objs [get_bd_ports /gt_tx_p]
### delete_bd_objs [get_bd_ports /gt_tx_n]
### delete_bd_objs [get_bd_ports /tdd_sync_t]
### delete_bd_objs [get_bd_ports /tdd_sync_o]
### delete_bd_objs [get_bd_cells axi_pz_xcvrlb]
### delete_bd_objs [get_bd_cells util_ad9361_dac_upack]
### delete_bd_objs [get_bd_cells axi_ad9361_dac_dma]
### delete_bd_objs [get_bd_cells axi_ad9361_dac_fifo]
### delete_bd_objs [get_bd_cells util_ad9361_tdd_sync]
### foreach n {0 1 2 3} {
###   delete_bd_objs [get_bd_nets axi_ad9361_dac_fifo_din_enable_$n]
###   delete_bd_objs [get_bd_nets util_ad9361_dac_upack_fifo_rd_data_$n]
### }
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_carrier
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_launcher_in
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_launcher_out
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_usb
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 rs232_out
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_gps
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_sonde
### ad_ip_instance  xlconstant     xlconstant1_0
### ad_ip_parameter xlconstant1_0  CONFIG.CONST_WIDTH 1
### ad_ip_parameter xlconstant1_0  CONFIG.CONST_VAL 0
### ad_ip_instance  xlconstant     xlconstant16_0
### ad_ip_parameter xlconstant16_0 CONFIG.CONST_WIDTH 16
### ad_ip_parameter xlconstant16_0 CONFIG.CONST_VAL 0
### ad_ip_instance  xlconstant     xlconstant32_0
### ad_ip_parameter xlconstant32_0 CONFIG.CONST_WIDTH 32
### ad_ip_parameter xlconstant32_0 CONFIG.CONST_VAL 0
### ad_connect    axi_ad9361/tdd_sync       xlconstant1_0/dout 
connect_bd_net /axi_ad9361/tdd_sync /xlconstant1_0/dout
### ad_connect    axi_ad9361/dac_sync_in    xlconstant1_0/dout 
connect_bd_net /axi_ad9361/dac_sync_in /xlconstant1_0/dout
### ad_connect    axi_ad9361/dac_dunf       xlconstant1_0/dout 
connect_bd_net /axi_ad9361/dac_dunf /xlconstant1_0/dout
### ad_connect    axi_ad9361/dac_data_i0    xlconstant16_0/dout
connect_bd_net /axi_ad9361/dac_data_i0 /xlconstant16_0/dout
### ad_connect    axi_ad9361/dac_data_q0    xlconstant16_0/dout
connect_bd_net /axi_ad9361/dac_data_q0 /xlconstant16_0/dout
### ad_connect    axi_ad9361/dac_data_i1    xlconstant16_0/dout
connect_bd_net /axi_ad9361/dac_data_i1 /xlconstant16_0/dout
### ad_connect    axi_ad9361/dac_data_q1    xlconstant16_0/dout
connect_bd_net /axi_ad9361/dac_data_q1 /xlconstant16_0/dout
### ad_connect    axi_ad9361/up_dac_gpio_in xlconstant32_0/dout
connect_bd_net /axi_ad9361/up_dac_gpio_in /xlconstant32_0/dout
### ad_connect    axi_ad9361/up_adc_gpio_in xlconstant32_0/dout
connect_bd_net /axi_ad9361/up_adc_gpio_in /xlconstant32_0/dout
### ad_ip_instance axi_uart16550 axi_uart16550_gps
### ad_connect axi_uart16550_gps/uart uart_gps
connect_bd_intf_net /axi_uart16550_gps/UART /uart_gps
### ad_cpu_interrupt ps-8 mb-8 axi_uart16550_gps/ip2intc_irpt
disconnect_bd_net /GND_1_dout /sys_concat_intc/In8
connect_bd_net /sys_concat_intc/In8 /axi_uart16550_gps/ip2intc_irpt
### ad_cpu_interconnect 0x43D00000 axi_uart16550_gps
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M07_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M07_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_uart16550_gps/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_uart16550_gps/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M07_AXI /axi_uart16550_gps/S_AXI
### ad_ip_instance axi_uart16550 axi_uart16550_rs232
### ad_connect axi_uart16550_rs232/uart rs232_out
connect_bd_intf_net /axi_uart16550_rs232/UART /rs232_out
### ad_cpu_interrupt ps-12 mb-12 axi_uart16550_rs232/ip2intc_irpt
disconnect_bd_net /axi_ad9361_dac_dma_irq /sys_concat_intc/In12
connect_bd_net /sys_concat_intc/In12 /axi_uart16550_rs232/ip2intc_irpt
### ad_cpu_interconnect 0x43D10000 axi_uart16550_rs232
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M08_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M08_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_uart16550_rs232/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_uart16550_rs232/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M08_AXI /axi_uart16550_rs232/S_AXI
### ad_ip_instance axi_uart16550 axi_uart16550_sonde
### ad_connect axi_uart16550_sonde/uart uart_sonde
connect_bd_intf_net /axi_uart16550_sonde/UART /uart_sonde
### ad_cpu_interrupt ps-10 mb-10 axi_uart16550_sonde/ip2intc_irpt
disconnect_bd_net /GND_1_dout /sys_concat_intc/In10
connect_bd_net /sys_concat_intc/In10 /axi_uart16550_sonde/ip2intc_irpt
### ad_cpu_interconnect 0x43D20000 axi_uart16550_sonde
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M09_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M09_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_uart16550_sonde/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_uart16550_sonde/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M09_AXI /axi_uart16550_sonde/S_AXI
### ad_ip_instance      axi_iic             axi_iic_carrier
### ad_ip_parameter     axi_iic_carrier     CONFIG.USE_BOARD_FLOW true
### ad_ip_parameter     axi_iic_carrier     CONFIG.IIC_BOARD_INTERFACE Custom
### ad_connect          axi_iic_carrier/iic iic_carrier 
connect_bd_intf_net /axi_iic_carrier/IIC /iic_carrier
### ad_cpu_interrupt    ps-7 mb-7           axi_iic_carrier/iic2intc_irpt
disconnect_bd_net /GND_1_dout /sys_concat_intc/In7
connect_bd_net /sys_concat_intc/In7 /axi_iic_carrier/iic2intc_irpt
### ad_cpu_interconnect 0x41610000          axi_iic_carrier
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M10_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M10_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_iic_carrier/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_iic_carrier/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M10_AXI /axi_iic_carrier/S_AXI
### ad_ip_instance      axi_gpio          axi_gpio_launcher
### ad_ip_parameter     axi_gpio_launcher CONFIG.C_ALL_INPUTS 1
### ad_ip_parameter     axi_gpio_launcher CONFIG.C_GPIO_WIDTH 2
### ad_ip_parameter     axi_gpio_launcher CONFIG.C_IS_DUAL 1
### ad_ip_parameter     axi_gpio_launcher CONFIG.C_ALL_OUTPUTS_2 1
### ad_ip_parameter     axi_gpio_launcher CONFIG.C_GPIO2_WIDTH 1
### ad_connect          axi_gpio_launcher/gpio  gpio_launcher_in
connect_bd_intf_net /axi_gpio_launcher/GPIO /gpio_launcher_in
### ad_connect          axi_gpio_launcher/gpio2 gpio_launcher_out
connect_bd_intf_net /axi_gpio_launcher/GPIO2 /gpio_launcher_out
### ad_cpu_interconnect 0x41210000        axi_gpio_launcher
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M11_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M11_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_gpio_launcher/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_gpio_launcher/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M11_AXI /axi_gpio_launcher/S_AXI
### ad_ip_instance      axi_gpio           axi_gpio_usb
### ad_ip_parameter     axi_gpio_usb       CONFIG.C_GPIO_WIDTH 1
### ad_ip_parameter     axi_gpio_usb       CONFIG.C_ALL_OUTPUTS 1
### ad_connect          axi_gpio_usb/gpio  gpio_usb
connect_bd_intf_net /axi_gpio_usb/GPIO /gpio_usb
### ad_cpu_interconnect 0x41220000         axi_gpio_usb
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M12_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M12_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_gpio_usb/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_gpio_usb/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M12_AXI /axi_gpio_usb/S_AXI
### ad_ip_instance      specwin                   axi_specwin
### ad_connect          axi_specwin/ipcore_clk    util_ad9361_divclk/clk_out                 
connect_bd_net /axi_specwin/IPCORE_CLK /util_ad9361_divclk/clk_out
### ad_connect          axi_specwin/ipcore_resetn util_ad9361_divclk_reset/peripheral_aresetn
connect_bd_net /axi_specwin/IPCORE_RESETN /util_ad9361_divclk_reset/peripheral_aresetn
### ad_connect          axi_specwin/iin           util_ad9361_adc_fifo/dout_data_0           
connect_bd_net /axi_specwin/IIN /util_ad9361_adc_fifo/dout_data_0
### ad_connect          axi_specwin/qin           util_ad9361_adc_fifo/dout_data_1         
connect_bd_net /axi_specwin/QIN /util_ad9361_adc_fifo/dout_data_1
### ad_connect          axi_specwin/validin       util_ad9361_adc_fifo/dout_valid_0         
connect_bd_net /axi_specwin/VALIDIN /util_ad9361_adc_fifo/dout_valid_0
### my_cpu_interconnect 0x43C80000 axi_specwin
connect_bd_net /util_ad9361_divclk/clk_out /axi_cpu_interconnect/M13_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_cpu_interconnect/M13_ARESETN
connect_bd_net /util_ad9361_divclk/clk_out /axi_specwin/AXI4_Lite_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_specwin/AXI4_Lite_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M13_AXI /axi_specwin/AXI4_Lite
### ad_ip_instance  axi_dmac                         axi_dmac_spec
### ad_ip_parameter axi_dmac_spec                    CONFIG.DMA_TYPE_SRC        2
### ad_ip_parameter axi_dmac_spec                    CONFIG.DMA_TYPE_DEST       0
### ad_ip_parameter axi_dmac_spec                    CONFIG.CYCLIC              0
### ad_ip_parameter axi_dmac_spec                    CONFIG.SYNC_TRANSFER_START 0
### ad_ip_parameter axi_dmac_spec                    CONFIG.AXI_SLICE_SRC       0
### ad_ip_parameter axi_dmac_spec                    CONFIG.AXI_SLICE_DEST      0
### ad_ip_parameter axi_dmac_spec                    CONFIG.DMA_2D_TRANSFER     0
### ad_ip_parameter axi_dmac_spec                    CONFIG.DMA_DATA_WIDTH_SRC  16
### ad_connect      axi_dmac_spec/s_axi_aresetn      sys_cpu_resetn  
connect_bd_net -net /sys_cpu_resetn /axi_dmac_spec/s_axi_aresetn
### ad_connect      axi_dmac_spec/fifo_wr_clk        util_ad9361_divclk/clk_out  
connect_bd_net /axi_dmac_spec/fifo_wr_clk /util_ad9361_divclk/clk_out
### ad_connect      axi_dmac_spec/m_dest_axi_aresetn sys_cpu_resetn  
connect_bd_net -net /sys_cpu_resetn /axi_dmac_spec/m_dest_axi_aresetn
### ad_cpu_interrupt ps-15 mb-15 axi_dmac_spec/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In15
connect_bd_net /sys_concat_intc/In15 /axi_dmac_spec/irq
### ad_cpu_interconnect 0x43C90000                   axi_dmac_spec
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M14_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M14_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_dmac_spec/s_axi_aclk
connect_bd_intf_net /axi_cpu_interconnect/M14_AXI /axi_dmac_spec/s_axi
### ad_mem_hp2_interconnect sys_cpu_clk axi_dmac_spec/m_dest_axi
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/S01_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/S01_ACLK
connect_bd_intf_net /axi_hp2_interconnect/S01_AXI /axi_dmac_spec/m_dest_axi
connect_bd_net -net /sys_cpu_clk /axi_dmac_spec/m_dest_axi_aclk
Slave segment '/sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/axi_dmac_spec/m_dest_axi' at <0x0000_0000 [ 1G ]>.
### ad_connect axi_specwin/specout                         axi_dmac_spec/fifo_wr_din
WARNING: [BD 41-1306] The connection to interface pin </axi_dmac_spec/fifo_wr_din> is being overridden by the user with net <axi_specwin_SPECOUT>. This pin will not be connected as a part of interface connection <fifo_wr>.
connect_bd_net /axi_specwin/SPECOUT /axi_dmac_spec/fifo_wr_din
### ad_connect axi_specwin/validout                        axi_dmac_spec/fifo_wr_en
WARNING: [BD 41-1306] The connection to interface pin </axi_dmac_spec/fifo_wr_en> is being overridden by the user with net <axi_specwin_VALIDOUT>. This pin will not be connected as a part of interface connection <fifo_wr>.
connect_bd_net /axi_specwin/VALIDOUT /axi_dmac_spec/fifo_wr_en
### set i 0
### set rcvr_addr $avapsII_rcvr_start_addr
### set uart_addr $rcvr_uart_start_addr
### foreach uart_interrupt $rcvr_uart_interrupts {
###     set r_addr_str [format "0x%08x" $rcvr_addr]
###     set u_addr_str [format "0x%08x" $uart_addr]
###     set uart_name [format "axi_uartlite_%d" $i]
###     set rcvr_name [format "AVAPSII_rcvr_%d" $i]
### 
###     puts "$rcvr_name:$r_addr_str $uart_name:$u_addr_str uart interrupt:$uart_interrupt"
### 
###     # AVAPSII_rcvr
###     ad_ip_instance AVAPSII_rcvr $rcvr_name
###     ad_connect          $rcvr_name/ipcore_clk                 util_ad9361_divclk/clk_out                 
###     ad_connect          $rcvr_name/ipcore_resetn              util_ad9361_divclk_reset/peripheral_aresetn
###     ad_connect          $rcvr_name/dut_data_valid_in_rx       util_ad9361_adc_fifo/dout_valid_0
###     ad_connect          $rcvr_name/dut_data_in_0_rx           util_ad9361_adc_fifo/dout_data_0
###     ad_connect          $rcvr_name/dut_data_in_1_rx           util_ad9361_adc_fifo/dout_data_1
###     my_cpu_interconnect $r_addr_str                           $rcvr_name
### 
###     # axi_uartlite
###     ad_ip_instance      axi_uartlite                          $uart_name
###     ad_ip_parameter     $uart_name                            CONFIG.C_BAUDRATE 2400
###     ad_connect          $uart_name/rx                         $rcvr_name/dut_data_valid_out_rx
###     ad_cpu_interrupt    ps-$uart_interrupt mb-$uart_interrupt $uart_name/interrupt
###     ad_cpu_interconnect $u_addr_str                           $uart_name
### 
###     incr i
###     set rcvr_addr [expr "$rcvr_addr+0x10000"]
###     set uart_addr [expr "$uart_addr+0x10000"]
### }
AVAPSII_rcvr_0:0x43c00000 axi_uartlite_0:0x42c00000 uart interrupt:9
connect_bd_net /AVAPSII_rcvr_0/IPCORE_CLK /util_ad9361_divclk/clk_out
connect_bd_net /AVAPSII_rcvr_0/IPCORE_RESETN /util_ad9361_divclk_reset/peripheral_aresetn
connect_bd_net /AVAPSII_rcvr_0/dut_data_valid_in_rx /util_ad9361_adc_fifo/dout_valid_0
connect_bd_net /AVAPSII_rcvr_0/dut_data_in_0_rx /util_ad9361_adc_fifo/dout_data_0
connect_bd_net /AVAPSII_rcvr_0/dut_data_in_1_rx /util_ad9361_adc_fifo/dout_data_1
connect_bd_net /util_ad9361_divclk/clk_out /axi_cpu_interconnect/M15_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_cpu_interconnect/M15_ARESETN
connect_bd_net /util_ad9361_divclk/clk_out /AVAPSII_rcvr_0/AXI4_Lite_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /AVAPSII_rcvr_0/AXI4_Lite_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M15_AXI /AVAPSII_rcvr_0/AXI4_Lite
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_0/rx> is being overridden by the user with net <AVAPSII_rcvr_0_dut_data_valid_out_rx>. This pin will not be connected as a part of interface connection <UART>.
connect_bd_net /axi_uartlite_0/rx /AVAPSII_rcvr_0/dut_data_valid_out_rx
disconnect_bd_net /GND_1_dout /sys_concat_intc/In9
connect_bd_net /sys_concat_intc/In9 /axi_uartlite_0/interrupt
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M16_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M16_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_uartlite_0/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_uartlite_0/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M16_AXI /axi_uartlite_0/S_AXI
AVAPSII_rcvr_1:0x43c10000 axi_uartlite_1:0x42c10000 uart interrupt:5
connect_bd_net /AVAPSII_rcvr_1/IPCORE_CLK /util_ad9361_divclk/clk_out
connect_bd_net /AVAPSII_rcvr_1/IPCORE_RESETN /util_ad9361_divclk_reset/peripheral_aresetn
connect_bd_net /AVAPSII_rcvr_1/dut_data_valid_in_rx /util_ad9361_adc_fifo/dout_valid_0
connect_bd_net /AVAPSII_rcvr_1/dut_data_in_0_rx /util_ad9361_adc_fifo/dout_data_0
connect_bd_net /AVAPSII_rcvr_1/dut_data_in_1_rx /util_ad9361_adc_fifo/dout_data_1
connect_bd_net /util_ad9361_divclk/clk_out /axi_cpu_interconnect/M17_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_cpu_interconnect/M17_ARESETN
connect_bd_net /util_ad9361_divclk/clk_out /AVAPSII_rcvr_1/AXI4_Lite_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /AVAPSII_rcvr_1/AXI4_Lite_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M17_AXI /AVAPSII_rcvr_1/AXI4_Lite
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_1/rx> is being overridden by the user with net <AVAPSII_rcvr_1_dut_data_valid_out_rx>. This pin will not be connected as a part of interface connection <UART>.
connect_bd_net /axi_uartlite_1/rx /AVAPSII_rcvr_1/dut_data_valid_out_rx
disconnect_bd_net /GND_1_dout /sys_concat_intc/In5
connect_bd_net /sys_concat_intc/In5 /axi_uartlite_1/interrupt
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M18_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M18_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_uartlite_1/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_uartlite_1/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M18_AXI /axi_uartlite_1/S_AXI
AVAPSII_rcvr_2:0x43c20000 axi_uartlite_2:0x42c20000 uart interrupt:6
connect_bd_net /AVAPSII_rcvr_2/IPCORE_CLK /util_ad9361_divclk/clk_out
connect_bd_net /AVAPSII_rcvr_2/IPCORE_RESETN /util_ad9361_divclk_reset/peripheral_aresetn
connect_bd_net /AVAPSII_rcvr_2/dut_data_valid_in_rx /util_ad9361_adc_fifo/dout_valid_0
connect_bd_net /AVAPSII_rcvr_2/dut_data_in_0_rx /util_ad9361_adc_fifo/dout_data_0
connect_bd_net /AVAPSII_rcvr_2/dut_data_in_1_rx /util_ad9361_adc_fifo/dout_data_1
connect_bd_net /util_ad9361_divclk/clk_out /axi_cpu_interconnect/M19_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_cpu_interconnect/M19_ARESETN
connect_bd_net /util_ad9361_divclk/clk_out /AVAPSII_rcvr_2/AXI4_Lite_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /AVAPSII_rcvr_2/AXI4_Lite_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M19_AXI /AVAPSII_rcvr_2/AXI4_Lite
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_2/rx> is being overridden by the user with net <AVAPSII_rcvr_2_dut_data_valid_out_rx>. This pin will not be connected as a part of interface connection <UART>.
connect_bd_net /axi_uartlite_2/rx /AVAPSII_rcvr_2/dut_data_valid_out_rx
disconnect_bd_net /GND_1_dout /sys_concat_intc/In6
connect_bd_net /sys_concat_intc/In6 /axi_uartlite_2/interrupt
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M20_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M20_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_uartlite_2/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_uartlite_2/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M20_AXI /axi_uartlite_2/S_AXI
AVAPSII_rcvr_3:0x43c30000 axi_uartlite_3:0x42c30000 uart interrupt:4
connect_bd_net /AVAPSII_rcvr_3/IPCORE_CLK /util_ad9361_divclk/clk_out
connect_bd_net /AVAPSII_rcvr_3/IPCORE_RESETN /util_ad9361_divclk_reset/peripheral_aresetn
connect_bd_net /AVAPSII_rcvr_3/dut_data_valid_in_rx /util_ad9361_adc_fifo/dout_valid_0
connect_bd_net /AVAPSII_rcvr_3/dut_data_in_0_rx /util_ad9361_adc_fifo/dout_data_0
connect_bd_net /AVAPSII_rcvr_3/dut_data_in_1_rx /util_ad9361_adc_fifo/dout_data_1
connect_bd_net /util_ad9361_divclk/clk_out /axi_cpu_interconnect/M21_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_cpu_interconnect/M21_ARESETN
connect_bd_net /util_ad9361_divclk/clk_out /AVAPSII_rcvr_3/AXI4_Lite_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /AVAPSII_rcvr_3/AXI4_Lite_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M21_AXI /AVAPSII_rcvr_3/AXI4_Lite
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_3/rx> is being overridden by the user with net <AVAPSII_rcvr_3_dut_data_valid_out_rx>. This pin will not be connected as a part of interface connection <UART>.
connect_bd_net /axi_uartlite_3/rx /AVAPSII_rcvr_3/dut_data_valid_out_rx
disconnect_bd_net /GND_1_dout /sys_concat_intc/In4
connect_bd_net /sys_concat_intc/In4 /axi_uartlite_3/interrupt
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M22_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M22_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_uartlite_3/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_uartlite_3/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M22_AXI /axi_uartlite_3/S_AXI
AVAPSII_rcvr_4:0x43c40000 axi_uartlite_4:0x42c40000 uart interrupt:3
connect_bd_net /AVAPSII_rcvr_4/IPCORE_CLK /util_ad9361_divclk/clk_out
connect_bd_net /AVAPSII_rcvr_4/IPCORE_RESETN /util_ad9361_divclk_reset/peripheral_aresetn
connect_bd_net /AVAPSII_rcvr_4/dut_data_valid_in_rx /util_ad9361_adc_fifo/dout_valid_0
connect_bd_net /AVAPSII_rcvr_4/dut_data_in_0_rx /util_ad9361_adc_fifo/dout_data_0
connect_bd_net /AVAPSII_rcvr_4/dut_data_in_1_rx /util_ad9361_adc_fifo/dout_data_1
connect_bd_net /util_ad9361_divclk/clk_out /axi_cpu_interconnect/M23_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_cpu_interconnect/M23_ARESETN
connect_bd_net /util_ad9361_divclk/clk_out /AVAPSII_rcvr_4/AXI4_Lite_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /AVAPSII_rcvr_4/AXI4_Lite_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M23_AXI /AVAPSII_rcvr_4/AXI4_Lite
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_4/rx> is being overridden by the user with net <AVAPSII_rcvr_4_dut_data_valid_out_rx>. This pin will not be connected as a part of interface connection <UART>.
connect_bd_net /axi_uartlite_4/rx /AVAPSII_rcvr_4/dut_data_valid_out_rx
disconnect_bd_net /GND_1_dout /sys_concat_intc/In3
connect_bd_net /sys_concat_intc/In3 /axi_uartlite_4/interrupt
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M24_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M24_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_uartlite_4/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_uartlite_4/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M24_AXI /axi_uartlite_4/S_AXI
AVAPSII_rcvr_5:0x43c50000 axi_uartlite_5:0x42c50000 uart interrupt:2
connect_bd_net /AVAPSII_rcvr_5/IPCORE_CLK /util_ad9361_divclk/clk_out
connect_bd_net /AVAPSII_rcvr_5/IPCORE_RESETN /util_ad9361_divclk_reset/peripheral_aresetn
connect_bd_net /AVAPSII_rcvr_5/dut_data_valid_in_rx /util_ad9361_adc_fifo/dout_valid_0
connect_bd_net /AVAPSII_rcvr_5/dut_data_in_0_rx /util_ad9361_adc_fifo/dout_data_0
connect_bd_net /AVAPSII_rcvr_5/dut_data_in_1_rx /util_ad9361_adc_fifo/dout_data_1
connect_bd_net /util_ad9361_divclk/clk_out /axi_cpu_interconnect/M25_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_cpu_interconnect/M25_ARESETN
connect_bd_net /util_ad9361_divclk/clk_out /AVAPSII_rcvr_5/AXI4_Lite_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /AVAPSII_rcvr_5/AXI4_Lite_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M25_AXI /AVAPSII_rcvr_5/AXI4_Lite
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_5/rx> is being overridden by the user with net <AVAPSII_rcvr_5_dut_data_valid_out_rx>. This pin will not be connected as a part of interface connection <UART>.
connect_bd_net /axi_uartlite_5/rx /AVAPSII_rcvr_5/dut_data_valid_out_rx
disconnect_bd_net /GND_1_dout /sys_concat_intc/In2
connect_bd_net /sys_concat_intc/In2 /axi_uartlite_5/interrupt
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M26_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M26_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_uartlite_5/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_uartlite_5/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M26_AXI /axi_uartlite_5/S_AXI
AVAPSII_rcvr_6:0x43c60000 axi_uartlite_6:0x42c60000 uart interrupt:1
connect_bd_net /AVAPSII_rcvr_6/IPCORE_CLK /util_ad9361_divclk/clk_out
connect_bd_net /AVAPSII_rcvr_6/IPCORE_RESETN /util_ad9361_divclk_reset/peripheral_aresetn
connect_bd_net /AVAPSII_rcvr_6/dut_data_valid_in_rx /util_ad9361_adc_fifo/dout_valid_0
connect_bd_net /AVAPSII_rcvr_6/dut_data_in_0_rx /util_ad9361_adc_fifo/dout_data_0
connect_bd_net /AVAPSII_rcvr_6/dut_data_in_1_rx /util_ad9361_adc_fifo/dout_data_1
connect_bd_net /util_ad9361_divclk/clk_out /axi_cpu_interconnect/M27_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_cpu_interconnect/M27_ARESETN
connect_bd_net /util_ad9361_divclk/clk_out /AVAPSII_rcvr_6/AXI4_Lite_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /AVAPSII_rcvr_6/AXI4_Lite_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M27_AXI /AVAPSII_rcvr_6/AXI4_Lite
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_6/rx> is being overridden by the user with net <AVAPSII_rcvr_6_dut_data_valid_out_rx>. This pin will not be connected as a part of interface connection <UART>.
connect_bd_net /axi_uartlite_6/rx /AVAPSII_rcvr_6/dut_data_valid_out_rx
disconnect_bd_net /GND_1_dout /sys_concat_intc/In1
connect_bd_net /sys_concat_intc/In1 /axi_uartlite_6/interrupt
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M28_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M28_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_uartlite_6/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_uartlite_6/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M28_AXI /axi_uartlite_6/S_AXI
AVAPSII_rcvr_7:0x43c70000 axi_uartlite_7:0x42c70000 uart interrupt:0
connect_bd_net /AVAPSII_rcvr_7/IPCORE_CLK /util_ad9361_divclk/clk_out
connect_bd_net /AVAPSII_rcvr_7/IPCORE_RESETN /util_ad9361_divclk_reset/peripheral_aresetn
connect_bd_net /AVAPSII_rcvr_7/dut_data_valid_in_rx /util_ad9361_adc_fifo/dout_valid_0
connect_bd_net /AVAPSII_rcvr_7/dut_data_in_0_rx /util_ad9361_adc_fifo/dout_data_0
connect_bd_net /AVAPSII_rcvr_7/dut_data_in_1_rx /util_ad9361_adc_fifo/dout_data_1
connect_bd_net /util_ad9361_divclk/clk_out /axi_cpu_interconnect/M29_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_cpu_interconnect/M29_ARESETN
connect_bd_net /util_ad9361_divclk/clk_out /AVAPSII_rcvr_7/AXI4_Lite_ACLK
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /AVAPSII_rcvr_7/AXI4_Lite_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M29_AXI /AVAPSII_rcvr_7/AXI4_Lite
WARNING: [BD 41-1306] The connection to interface pin </axi_uartlite_7/rx> is being overridden by the user with net <AVAPSII_rcvr_7_dut_data_valid_out_rx>. This pin will not be connected as a part of interface connection <UART>.
connect_bd_net /axi_uartlite_7/rx /AVAPSII_rcvr_7/dut_data_valid_out_rx
disconnect_bd_net /GND_1_dout /sys_concat_intc/In0
connect_bd_net /sys_concat_intc/In0 /axi_uartlite_7/interrupt
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M30_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M30_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_uartlite_7/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_uartlite_7/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M30_AXI /axi_uartlite_7/S_AXI
### puts "           End avaps_recv_bd.tcl"
           End avaps_recv_bd.tcl
### puts "---------------------------------------------------"
---------------------------------------------------
## source $ad_hdl_dir/projects/scripts/adi_pd.tcl
### proc stringtohex {str blocksize} {
### 
###   binary scan $str H* hex;
###   return [format %0-[expr $blocksize * 2]s $hex];
### }
### proc checksum8bit {hex} {
### 
###   set byte {};
###   set chks 0;
###   for {set i 0} {$i < [string length $hex]} {incr i} {
###     if { ($i+1) % 2 == 0} {
###       append byte [string index $hex $i];
###       set chks [expr $chks + "0x$byte"];
###     } else {
###       set byte [string index $hex $i];
###       }
###   };
###   return [format %0.2x [expr 255 - [expr "0x[string range [format %0.2x $chks] [expr [string length [format %0.2x $chks]] -2] [expr [string length [format %0.2x $chks]] -1]]"] +1]];
### }
### proc hexstr_flip {str} {
### 
###   set line {};
###   set fstr {};
###   set byte {};
###   for {set i 0} {$i < [string length $str]} {incr i} {
###     if {[expr ($i+1) % 8] == 0} {
###       append line [string index $str $i];
###       set line_d $line;
###       set fline {};
###       for {set j 0} {$j < [string length $line]} {incr j} {
###         if {[expr ($j+1) % 2] == 0} {
###           append fline [rev_by_string [append byte [string index $line $j]]];
###         } else {
###           set byte [string index $line $j];
###         }
###       };
###       append fstr [rev_by_string $fline];
###       set line {};
###     } else {
###       append line [string index $str $i];
###     }
###   };
###   return $fstr;
### }
### proc rev_by_string {str} {
### 
###   set rev "";
###   set length [string length $str];
###   for {set i 0} {$i < $length} {incr i} {
###     set rev "[string index $str $i]$rev";
###   };
###   return $rev;
### }
### proc sysid_gen_sys_init_file {{custom_string {}}} {
### 
###   global project_name;
###   if {[info exists project_name]} {
###     puts "project_name: $project_name";
###   } else {
###     set project_name [current_project];
###     puts "project_name: $project_name";
###   }
### 
###   if {[catch {exec git rev-parse HEAD} gitsha_string] != 0} {
###     set gitsha_string 0;
###   }
###   set gitsha_hex [hexstr_flip [stringtohex $gitsha_string 44]];
###   puts "gitsha_string: $gitsha_string";
###   puts "gitsha_hex: $gitsha_hex";
### 
###   set git_clean_string "f";
###   if {$gitsha_string != 0} {
###     if {[catch {exec git status} gitstat_string] == 0} {
###       if [expr [string match *modified* $gitstat_string] == 0] {
###         set git_clean_string "t";
###       }
###     }
###     if {[catch {exec git branch --no-color} gitbranch_string] != 0} {
###       set gitbranch_string "";
###     } else {
###       set gitbranch_string [lindex $gitbranch_string [expr [lsearch -exact $gitbranch_string "*"] + 1]];
### 	}
###   } else {
###     set gitbranch_string "";
###   }
### 
###   set git_clean_hex [hexstr_flip [stringtohex $git_clean_string 4]];
###   puts "git_clean_string: $git_clean_string";
###   puts "git_clean_hex: $git_clean_hex";
### 
###   set git_branch_hex [hexstr_flip [stringtohex $gitbranch_string 28]];
###   puts "gitbranch_string: $gitbranch_string";
###   puts "git_branch_hex: $git_branch_hex";
### 
###   set vadj_check_string "vadj";
###   set vadj_check_hex [hexstr_flip [stringtohex $vadj_check_string 4]];
###   puts "vadj_check_string: $vadj_check_string";
###   puts "vadj_check_hex: $vadj_check_hex";
### 
###   set thetime [clock seconds];
###   set timedate_hex [hexstr_flip [stringtohex $thetime 12]];
###   puts "thetime: $thetime";
###   puts "timedate_hex: $timedate_hex";
### 
###   set verh_hex {};
###   set verh_size 448;
### 
###   append verh_hex $git_branch_hex $gitsha_hex $git_clean_hex $vadj_check_hex $timedate_hex;
###   append verh_hex "00000000" [checksum8bit $verh_hex] "000000";
### 
###   set verh_hex [format %0-[expr [expr $verh_size] * 8]s $verh_hex];
###   set table_size 16;
###   set comh_size [expr 8 * $table_size];
###   set comh_ver_hex "00000002";
### 
###   set boardname_string [lindex [split $project_name _] [expr [llength [split $project_name _]] - 1]];
###   set boardname_hex [hexstr_flip [stringtohex $boardname_string 32]];
### 
###   puts "boardname_string: $boardname_string";
###   puts "boardname_hex: $boardname_hex";
### 
###   set projname_string [string trimright [string trimright $project_name $boardname_string] _]
###   set projname_hex [hexstr_flip [stringtohex $projname_string 32]];
### 
###   puts "projname_string: $projname_string";
###   puts "projname_hex: $projname_hex";
### 
###   set custom_hex [hexstr_flip [stringtohex $custom_string 64]];
### 
###   puts "custom_string: $custom_string";
###   puts "custom_hex: $custom_hex";
### 
###   set pr_offset "00000000";
### 
###   set comh_hex {};
###   append comh_hex $comh_ver_hex;
### 
###   set offset $table_size;
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $table_size + $verh_size];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $projname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $boardname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset $pr_offset;
###   append comh_hex [format %08s $offset];
### 
###   set comh_hex [format %0-[expr [expr $table_size - 2] * 8]s $comh_hex];
###   append comh_hex "00000000" [checksum8bit $comh_hex] "000000";
### 
###   set sys_mem_hex [format %0-[expr 512 * 8]s [concat $comh_hex$verh_hex$projname_hex$boardname_hex$custom_hex]];
### 
###   if {[info exists ::env(ADI_PROJECT_DIR)]} {
###     set mem_init_sys_file_path "$::env(ADI_PROJECT_DIR)mem_init_sys.txt";
###   } else {
###     set mem_init_sys_file_path "mem_init_sys.txt";
###   }
### 
###   set sys_mem_file [open $mem_init_sys_file_path "w"];
### 
###   for {set i 0} {$i < [string length $sys_mem_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $sys_mem_file [string index $sys_mem_hex $i];
###     } else {
###       puts -nonewline $sys_mem_file [string index $sys_mem_hex $i];
###     }
###   };
###   close $sys_mem_file;
### }
### proc sysid_gen_pr_init_file {custom_string} {
### 
###   set custom_hex [stringtohex $custom_string 64];
###   set pr_mem_file [open "mem_init_pr.txt" "w"];
###   for {set i 0} {$i < [string length $custom_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $pr_mem_file [string index $custom_hex $i];
###     } else {
###       puts -nonewline $pr_mem_file [string index $custom_hex $i];
###     }
###   };
###   close $pr_mem_file;
### }
## ad_ip_parameter util_ad9361_divclk CONFIG.SEL_0_DIV 2
## ad_ip_parameter util_ad9361_divclk CONFIG.SEL_1_DIV 1
## cfg_ad9361_interface CMOS
connect_bd_net /rx_clk_in /axi_ad9361/rx_clk_in
connect_bd_net /rx_frame_in /axi_ad9361/rx_frame_in
connect_bd_net /rx_data_in /axi_ad9361/rx_data_in
connect_bd_net /tx_clk_out /axi_ad9361/tx_clk_out
connect_bd_net /tx_frame_out /axi_ad9361/tx_frame_out
connect_bd_net /tx_data_out /axi_ad9361/tx_data_out
## ad_ip_parameter axi_ad9361 CONFIG.ADC_INIT_DELAY 29
## set mem_init_sys_path [get_env_param ADI_PROJECT_DIR ""]mem_init_sys.txt;
## ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
## ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/$mem_init_sys_path"
## ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
## sysid_gen_sys_init_file
project_name: adrv9361z7035_avaps_revc
gitsha_string: d728d04345f119bc247607a05e40ce54648606c2
gitsha_hex: 3832376433343064316635346362393136373432306137303034653534356563363834363263363000000000
git_clean_string: f
git_clean_hex: 00000066
gitbranch_string: no-tx
git_branch_hex: 742d6f6e000000780000000000000000000000000000000000000000
vadj_check_string: vadj
vadj_check_hex: 6a646176
thetime: 1709851072
timedate_hex: 393037313031353800003237
boardname_string: revc
boardname_hex: 6376657200000000000000000000000000000000000000000000000000000000
projname_string: adrv9361z7035_avaps
projname_hex: 76726461313633393330377a76615f3500737061000000000000000000000000
custom_string: 
custom_hex: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
WARNING: [BD 41-2671] The dangling interface net <S00_AXI_3> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_ad9361_dac_dma_m_axis> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_cpu_interconnect_M04_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_cpu_interconnect_M05_AXI> will not be written out to the BD file.
WARNING: [BD 41-597] NET <axi_ad9361_dac_dma_irq> has no source
WARNING: [BD 41-597] NET <axi_ad9361_dac_fifo_din_valid_0> has no source
WARNING: [BD 41-597] NET <util_ad9361_dac_upack_fifo_rd_underflow> has no source
Wrote  : </home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-2670] Found an incomplete address path from address space '/sys_ps7/Data' to master interface '/axi_cpu_interconnect/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/sys_ps7/Data' to master interface '/axi_cpu_interconnect/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_cpu_interconnect/tier2_xbar_0/M04_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_cpu_interconnect/tier2_xbar_0/M05_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_hp2_interconnect/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_hp2_interconnect/S00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_hp2_interconnect/S00_AXI'
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.053 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.059 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1646.641 ; gain = 67.312 ; free physical = 7551 ; free virtual = 16086
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2671] The dangling interface net <S00_AXI_3> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_ad9361_dac_dma_m_axis> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_cpu_interconnect_M04_AXI> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <axi_cpu_interconnect_M05_AXI> will not be written out to the BD file.
WARNING: [BD 41-597] NET <axi_ad9361_dac_dma_irq> has no source
WARNING: [BD 41-597] NET <axi_ad9361_dac_fifo_din_valid_0> has no source
WARNING: [BD 41-597] NET <util_ad9361_dac_upack_fifo_rd_underflow> has no source
Wrote  : </home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_hp2_interconnect/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_hp2_interconnect/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_hp2_interconnect/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_hp2_interconnect/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP2_WID'(6) to pin: '/axi_hp2_interconnect/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP2_AWID'(6) to pin: '/axi_hp2_interconnect/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP2_ARID'(6) to pin: '/axi_hp2_interconnect/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:axi_ad9361_dac_fifo_din_valid_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:util_ad9361_dac_upack_fifo_rd_underflow is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:axi_ad9361_dac_dma_irq is NULL! Connection will be grounded!
Verilog Output written to : /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_hp2_interconnect/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_hp2_interconnect/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_hp2_interconnect/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_hp2_interconnect/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP2_WID'(6) to pin: '/axi_hp2_interconnect/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP2_AWID'(6) to pin: '/axi_hp2_interconnect/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP2_ARID'(6) to pin: '/axi_hp2_interconnect/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:axi_ad9361_dac_fifo_din_valid_0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:util_ad9361_dac_upack_fifo_rd_underflow is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:axi_ad9361_dac_dma_irq is NULL! Connection will be grounded!
Verilog Output written to : /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_logic_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_adc_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpreg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_gps .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_rs232 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_sonde .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_carrier .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_launcher .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_usb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_specwin .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dmac_spec .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AVAPSII_rcvr_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AVAPSII_rcvr_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_1_0/system_axi_uartlite_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AVAPSII_rcvr_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_2_0/system_axi_uartlite_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AVAPSII_rcvr_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_3_0/system_axi_uartlite_3_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AVAPSII_rcvr_4 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_4_0/system_axi_uartlite_4_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AVAPSII_rcvr_5 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_5_0/system_axi_uartlite_5_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AVAPSII_rcvr_6 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_6_0/system_axi_uartlite_6_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AVAPSII_rcvr_7 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_7_0/system_axi_uartlite_7_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/tier2_xbar_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/tier2_xbar_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/i01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/i02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/i03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_9/system_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_8/system_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m13_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m15_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m17_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m19_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m21_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m23_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m25_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m27_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/m29_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s01_data_fifo_0/system_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_11/system_auto_pc_11_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_10/system_auto_pc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect/m00_couplers/auto_pc .
Exporting to file /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1912.898 ; gain = 266.258 ; free physical = 7285 ; free virtual = 15868
INFO: [Project 1-1716] Could not find the wrapper file adrv9361z7035_avaps_revc.srcs/sources_1/bd/system/hdl/system_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12391] Found file adrv9361z7035_avaps_revc.gen/sources_1/bd/system/hdl/system_wrapper.v, importing it to Project
# adi_project_files adrv9361z7035_avaps_revc [list \
#   "$ad_hdl_dir/library/common/ad_iobuf.v" \
#   "../common/adrv9361z7035_constr.xdc" \
#   "../common/adrv9361z7035_constr_cmos.xdc" \
#   "./avaps_revc_constr.xdc" \
#   "system_top.v" ]
# adi_project_run adrv9361z7035_avaps_revc
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_iic_main_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_logic_inv_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_sysid_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rom_sys_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9361_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ad9361_divclk_sel_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ad9361_divclk_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ad9361_divclk_reset_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ad9361_adc_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ad9361_adc_pack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9361_adc_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_gpreg_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uart16550_gps_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uart16550_rs232_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uart16550_sonde_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_iic_carrier_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_gpio_launcher_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_gpio_usb_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_specwin_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_dmac_spec_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_6_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_6_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_7_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_7_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tier2_xbar_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tier2_xbar_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tier2_xbar_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tier2_xbar_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_9
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_7
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_7
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_s00_data_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_s01_data_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_11
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_10
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AVAPSII_rcvr_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AVAPSII_rcvr_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AVAPSII_rcvr_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AVAPSII_rcvr_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AVAPSII_rcvr_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AVAPSII_rcvr_5_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AVAPSII_rcvr_6_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AVAPSII_rcvr_7_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_cc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_cc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_cc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_cc_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_cc_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_cc_7
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_cc_8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_10
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_11
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_7
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_9
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9361_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_ad9361_adc_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_dmac_spec_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_gpio_launcher_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_gpio_usb_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_gpreg_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_iic_carrier_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_iic_main_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_specwin_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_sysid_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uart16550_gps_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uart16550_rs232_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uart16550_sonde_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uartlite_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uartlite_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uartlite_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uartlite_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uartlite_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uartlite_5_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uartlite_6_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uartlite_7_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rom_sys_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_s00_data_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_s01_data_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_logic_inv_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_tier2_xbar_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_tier2_xbar_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_tier2_xbar_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_tier2_xbar_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_ad9361_adc_fifo_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_ad9361_adc_pack_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_ad9361_divclk_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_ad9361_divclk_reset_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_ad9361_divclk_sel_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_gpio_launcher_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_gpio_usb_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_gpreg_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_s00_data_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_s01_data_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_logic_inv_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tier2_xbar_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tier2_xbar_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tier2_xbar_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ad9361_adc_fifo_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_tier2_xbar_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ad9361_adc_pack_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_iic_carrier_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_iic_main_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_specwin_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_sysid_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ad9361_divclk_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ad9361_divclk_reset_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ad9361_divclk_sel_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_6_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AVAPSII_rcvr_7_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_dmac_spec_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_7
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_11
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_7
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_9
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9361_adc_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_cc_8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_ad9361_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uart16550_gps_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uart16550_rs232_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uart16550_sonde_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_5_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_6_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_7_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rom_sys_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Mar  7 15:38:15 2024] Launched system_sys_ps7_0_synth_1, system_axi_iic_main_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_logic_inv_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_xbar_0_synth_1, system_axi_ad9361_0_synth_1, system_util_ad9361_divclk_sel_0_synth_1, system_util_ad9361_divclk_0_synth_1, system_util_ad9361_divclk_reset_0_synth_1, system_util_ad9361_adc_fifo_0_synth_1, system_util_ad9361_adc_pack_0_synth_1, system_axi_ad9361_adc_dma_0_synth_1, system_xbar_1_synth_1, system_axi_gpreg_0_synth_1, system_axi_uart16550_gps_0_synth_1, system_axi_uart16550_rs232_0_synth_1, system_axi_uart16550_sonde_0_synth_1, system_axi_iic_carrier_0_synth_1, system_axi_gpio_launcher_0_synth_1, system_axi_gpio_usb_0_synth_1, system_axi_specwin_0_synth_1, system_axi_dmac_spec_0_synth_1, system_AVAPSII_rcvr_0_0_synth_1, system_axi_uartlite_0_0_synth_1, system_AVAPSII_rcvr_1_0_synth_1, system_axi_uartlite_1_0_synth_1, system_AVAPSII_rcvr_2_0_synth_1, system_axi_uartlite_2_0_synth_1, system_AVAPSII_rcvr_3_0_synth_1, system_axi_uartlite_3_0_synth_1, system_AVAPSII_rcvr_4_0_synth_1, system_axi_uartlite_4_0_synth_1, system_AVAPSII_rcvr_5_0_synth_1, system_axi_uartlite_5_0_synth_1, system_AVAPSII_rcvr_6_0_synth_1, system_axi_uartlite_6_0_synth_1, system_AVAPSII_rcvr_7_0_synth_1, system_axi_uartlite_7_0_synth_1, system_tier2_xbar_0_0_synth_1, system_tier2_xbar_1_0_synth_1, system_tier2_xbar_2_0_synth_1, system_tier2_xbar_3_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, system_auto_pc_2_synth_1, system_auto_pc_9_synth_1, system_auto_pc_3_synth_1, system_auto_pc_4_synth_1, system_auto_pc_5_synth_1, system_auto_pc_6_synth_1, system_auto_pc_7_synth_1, system_auto_pc_8_synth_1, system_auto_cc_0_synth_1, system_auto_cc_1_synth_1, system_auto_cc_2_synth_1, system_auto_cc_3_synth_1, system_auto_cc_4_synth_1, system_auto_cc_5_synth_1, system_auto_cc_6_synth_1, system_auto_cc_7_synth_1, system_auto_cc_8_synth_1, system_s00_data_fifo_0_synth_1, system_s01_data_fifo_0_synth_1, system_auto_pc_11_synth_1, system_auto_pc_10_synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_sys_ps7_0_synth_1/runme.log
system_axi_iic_main_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_iic_main_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_logic_inv_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_sys_logic_inv_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_rom_sys_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_xbar_0_synth_1/runme.log
system_axi_ad9361_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_ad9361_0_synth_1/runme.log
system_util_ad9361_divclk_sel_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_util_ad9361_divclk_sel_0_synth_1/runme.log
system_util_ad9361_divclk_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_util_ad9361_divclk_0_synth_1/runme.log
system_util_ad9361_divclk_reset_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_util_ad9361_divclk_reset_0_synth_1/runme.log
system_util_ad9361_adc_fifo_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_util_ad9361_adc_fifo_0_synth_1/runme.log
system_util_ad9361_adc_pack_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_util_ad9361_adc_pack_0_synth_1/runme.log
system_axi_ad9361_adc_dma_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_ad9361_adc_dma_0_synth_1/runme.log
system_xbar_1_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_xbar_1_synth_1/runme.log
system_axi_gpreg_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_gpreg_0_synth_1/runme.log
system_axi_uart16550_gps_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uart16550_gps_0_synth_1/runme.log
system_axi_uart16550_rs232_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uart16550_rs232_0_synth_1/runme.log
system_axi_uart16550_sonde_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uart16550_sonde_0_synth_1/runme.log
system_axi_iic_carrier_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_iic_carrier_0_synth_1/runme.log
system_axi_gpio_launcher_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_gpio_launcher_0_synth_1/runme.log
system_axi_gpio_usb_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_gpio_usb_0_synth_1/runme.log
system_axi_specwin_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_specwin_0_synth_1/runme.log
system_axi_dmac_spec_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_dmac_spec_0_synth_1/runme.log
system_AVAPSII_rcvr_0_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_0_0_synth_1/runme.log
system_axi_uartlite_0_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_0_0_synth_1/runme.log
system_AVAPSII_rcvr_1_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_1_0_synth_1/runme.log
system_axi_uartlite_1_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_1_0_synth_1/runme.log
system_AVAPSII_rcvr_2_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_2_0_synth_1/runme.log
system_axi_uartlite_2_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_2_0_synth_1/runme.log
system_AVAPSII_rcvr_3_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_3_0_synth_1/runme.log
system_axi_uartlite_3_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_3_0_synth_1/runme.log
system_AVAPSII_rcvr_4_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_4_0_synth_1/runme.log
system_axi_uartlite_4_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_4_0_synth_1/runme.log
system_AVAPSII_rcvr_5_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_5_0_synth_1/runme.log
system_axi_uartlite_5_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_5_0_synth_1/runme.log
system_AVAPSII_rcvr_6_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_6_0_synth_1/runme.log
system_axi_uartlite_6_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_6_0_synth_1/runme.log
system_AVAPSII_rcvr_7_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_7_0_synth_1/runme.log
system_axi_uartlite_7_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_7_0_synth_1/runme.log
system_tier2_xbar_0_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_tier2_xbar_0_0_synth_1/runme.log
system_tier2_xbar_1_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_tier2_xbar_1_0_synth_1/runme.log
system_tier2_xbar_2_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_tier2_xbar_2_0_synth_1/runme.log
system_tier2_xbar_3_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_tier2_xbar_3_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_1_synth_1/runme.log
system_auto_pc_2_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_2_synth_1/runme.log
system_auto_pc_9_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_9_synth_1/runme.log
system_auto_pc_3_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_3_synth_1/runme.log
system_auto_pc_4_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_4_synth_1/runme.log
system_auto_pc_5_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_5_synth_1/runme.log
system_auto_pc_6_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_6_synth_1/runme.log
system_auto_pc_7_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_7_synth_1/runme.log
system_auto_pc_8_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_8_synth_1/runme.log
system_auto_cc_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_0_synth_1/runme.log
system_auto_cc_1_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_1_synth_1/runme.log
system_auto_cc_2_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_2_synth_1/runme.log
system_auto_cc_3_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_3_synth_1/runme.log
system_auto_cc_4_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_4_synth_1/runme.log
system_auto_cc_5_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_5_synth_1/runme.log
system_auto_cc_6_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_6_synth_1/runme.log
system_auto_cc_7_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_7_synth_1/runme.log
system_auto_cc_8_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_8_synth_1/runme.log
system_s00_data_fifo_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_s00_data_fifo_0_synth_1/runme.log
system_s01_data_fifo_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_s01_data_fifo_0_synth_1/runme.log
system_auto_pc_11_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_11_synth_1/runme.log
system_auto_pc_10_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_10_synth_1/runme.log
[Thu Mar  7 15:38:15 2024] Launched system_sys_ps7_0_synth_1, system_axi_iic_main_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_logic_inv_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_xbar_0_synth_1, system_axi_ad9361_0_synth_1, system_util_ad9361_divclk_sel_0_synth_1, system_util_ad9361_divclk_0_synth_1, system_util_ad9361_divclk_reset_0_synth_1, system_util_ad9361_adc_fifo_0_synth_1, system_util_ad9361_adc_pack_0_synth_1, system_axi_ad9361_adc_dma_0_synth_1, system_xbar_1_synth_1, system_axi_gpreg_0_synth_1, system_axi_uart16550_gps_0_synth_1, system_axi_uart16550_rs232_0_synth_1, system_axi_uart16550_sonde_0_synth_1, system_axi_iic_carrier_0_synth_1, system_axi_gpio_launcher_0_synth_1, system_axi_gpio_usb_0_synth_1, system_axi_specwin_0_synth_1, system_axi_dmac_spec_0_synth_1, system_AVAPSII_rcvr_0_0_synth_1, system_axi_uartlite_0_0_synth_1, system_AVAPSII_rcvr_1_0_synth_1, system_axi_uartlite_1_0_synth_1, system_AVAPSII_rcvr_2_0_synth_1, system_axi_uartlite_2_0_synth_1, system_AVAPSII_rcvr_3_0_synth_1, system_axi_uartlite_3_0_synth_1, system_AVAPSII_rcvr_4_0_synth_1, system_axi_uartlite_4_0_synth_1, system_AVAPSII_rcvr_5_0_synth_1, system_axi_uartlite_5_0_synth_1, system_AVAPSII_rcvr_6_0_synth_1, system_axi_uartlite_6_0_synth_1, system_AVAPSII_rcvr_7_0_synth_1, system_axi_uartlite_7_0_synth_1, system_tier2_xbar_0_0_synth_1, system_tier2_xbar_1_0_synth_1, system_tier2_xbar_2_0_synth_1, system_tier2_xbar_3_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, system_auto_pc_2_synth_1, system_auto_pc_9_synth_1, system_auto_pc_3_synth_1, system_auto_pc_4_synth_1, system_auto_pc_5_synth_1, system_auto_pc_6_synth_1, system_auto_pc_7_synth_1, system_auto_pc_8_synth_1, system_auto_cc_0_synth_1, system_auto_cc_1_synth_1, system_auto_cc_2_synth_1, system_auto_cc_3_synth_1, system_auto_cc_4_synth_1, system_auto_cc_5_synth_1, system_auto_cc_6_synth_1, system_auto_cc_7_synth_1, system_auto_cc_8_synth_1, system_s00_data_fifo_0_synth_1, system_s01_data_fifo_0_synth_1, system_auto_pc_11_synth_1, system_auto_pc_10_synth_1, synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_sys_ps7_0_synth_1/runme.log
system_axi_iic_main_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_iic_main_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_logic_inv_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_sys_logic_inv_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_rom_sys_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_xbar_0_synth_1/runme.log
system_axi_ad9361_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_ad9361_0_synth_1/runme.log
system_util_ad9361_divclk_sel_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_util_ad9361_divclk_sel_0_synth_1/runme.log
system_util_ad9361_divclk_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_util_ad9361_divclk_0_synth_1/runme.log
system_util_ad9361_divclk_reset_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_util_ad9361_divclk_reset_0_synth_1/runme.log
system_util_ad9361_adc_fifo_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_util_ad9361_adc_fifo_0_synth_1/runme.log
system_util_ad9361_adc_pack_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_util_ad9361_adc_pack_0_synth_1/runme.log
system_axi_ad9361_adc_dma_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_ad9361_adc_dma_0_synth_1/runme.log
system_xbar_1_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_xbar_1_synth_1/runme.log
system_axi_gpreg_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_gpreg_0_synth_1/runme.log
system_axi_uart16550_gps_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uart16550_gps_0_synth_1/runme.log
system_axi_uart16550_rs232_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uart16550_rs232_0_synth_1/runme.log
system_axi_uart16550_sonde_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uart16550_sonde_0_synth_1/runme.log
system_axi_iic_carrier_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_iic_carrier_0_synth_1/runme.log
system_axi_gpio_launcher_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_gpio_launcher_0_synth_1/runme.log
system_axi_gpio_usb_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_gpio_usb_0_synth_1/runme.log
system_axi_specwin_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_specwin_0_synth_1/runme.log
system_axi_dmac_spec_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_dmac_spec_0_synth_1/runme.log
system_AVAPSII_rcvr_0_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_0_0_synth_1/runme.log
system_axi_uartlite_0_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_0_0_synth_1/runme.log
system_AVAPSII_rcvr_1_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_1_0_synth_1/runme.log
system_axi_uartlite_1_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_1_0_synth_1/runme.log
system_AVAPSII_rcvr_2_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_2_0_synth_1/runme.log
system_axi_uartlite_2_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_2_0_synth_1/runme.log
system_AVAPSII_rcvr_3_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_3_0_synth_1/runme.log
system_axi_uartlite_3_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_3_0_synth_1/runme.log
system_AVAPSII_rcvr_4_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_4_0_synth_1/runme.log
system_axi_uartlite_4_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_4_0_synth_1/runme.log
system_AVAPSII_rcvr_5_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_5_0_synth_1/runme.log
system_axi_uartlite_5_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_5_0_synth_1/runme.log
system_AVAPSII_rcvr_6_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_6_0_synth_1/runme.log
system_axi_uartlite_6_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_6_0_synth_1/runme.log
system_AVAPSII_rcvr_7_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_AVAPSII_rcvr_7_0_synth_1/runme.log
system_axi_uartlite_7_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_axi_uartlite_7_0_synth_1/runme.log
system_tier2_xbar_0_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_tier2_xbar_0_0_synth_1/runme.log
system_tier2_xbar_1_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_tier2_xbar_1_0_synth_1/runme.log
system_tier2_xbar_2_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_tier2_xbar_2_0_synth_1/runme.log
system_tier2_xbar_3_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_tier2_xbar_3_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_1_synth_1/runme.log
system_auto_pc_2_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_2_synth_1/runme.log
system_auto_pc_9_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_9_synth_1/runme.log
system_auto_pc_3_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_3_synth_1/runme.log
system_auto_pc_4_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_4_synth_1/runme.log
system_auto_pc_5_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_5_synth_1/runme.log
system_auto_pc_6_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_6_synth_1/runme.log
system_auto_pc_7_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_7_synth_1/runme.log
system_auto_pc_8_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_8_synth_1/runme.log
system_auto_cc_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_0_synth_1/runme.log
system_auto_cc_1_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_1_synth_1/runme.log
system_auto_cc_2_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_2_synth_1/runme.log
system_auto_cc_3_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_3_synth_1/runme.log
system_auto_cc_4_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_4_synth_1/runme.log
system_auto_cc_5_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_5_synth_1/runme.log
system_auto_cc_6_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_6_synth_1/runme.log
system_auto_cc_7_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_7_synth_1/runme.log
system_auto_cc_8_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_cc_8_synth_1/runme.log
system_s00_data_fifo_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_s00_data_fifo_0_synth_1/runme.log
system_s01_data_fifo_0_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_s01_data_fifo_0_synth_1/runme.log
system_auto_pc_11_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_11_synth_1/runme.log
system_auto_pc_10_synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/system_auto_pc_10_synth_1/runme.log
synth_1: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/runme.log
[Thu Mar  7 15:38:15 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martinc/AVAPS-chassis/AVAPS-radio/avaps-ip-repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top system_top -part xc7z035ifbg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035i'
INFO: [Device 21-403] Loading part xc7z035ifbg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 741804
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.523 ; gain = 401.715 ; free physical = 5395 ; free virtual = 14241
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'gpio_bd', assumed default net type 'wire' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:146]
INFO: [Synth 8-6157] synthesizing module 'system_top' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf__parameterized0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf__parameterized0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.srcs/sources_1/imports/hdl/system_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/local/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78197]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/opt/local/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78197]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8828]
INFO: [Synth 8-6157] synthesizing module 'system_AVAPSII_rcvr_0_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_AVAPSII_rcvr_0_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_AVAPSII_rcvr_1_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_AVAPSII_rcvr_1_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_AVAPSII_rcvr_2_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_AVAPSII_rcvr_2_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_AVAPSII_rcvr_3_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_AVAPSII_rcvr_3_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_AVAPSII_rcvr_4_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_AVAPSII_rcvr_4_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_AVAPSII_rcvr_5_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_AVAPSII_rcvr_5_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_AVAPSII_rcvr_6_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_AVAPSII_rcvr_6_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_6_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_AVAPSII_rcvr_7_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_AVAPSII_rcvr_7_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_AVAPSII_rcvr_7_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_ad9361_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_ad9361_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dac_sync_out' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10212]
WARNING: [Synth 8-7071] port 'up_dac_gpio_out' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10212]
WARNING: [Synth 8-7071] port 'up_adc_gpio_out' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10212]
WARNING: [Synth 8-7023] instance 'axi_ad9361' of module 'system_axi_ad9361_0' has 73 connections declared, but only 70 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10212]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_adc_dma_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_ad9361_adc_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_adc_dma_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_ad9361_adc_dma_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fifo_wr_xfer_req' of module 'system_axi_ad9361_adc_dma_0' is unconnected for instance 'axi_ad9361_adc_dma' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10283]
WARNING: [Synth 8-7023] instance 'axi_ad9361_adc_dma' of module 'system_axi_ad9361_adc_dma_0' has 46 connections declared, but only 45 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10283]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11864]
INFO: [Synth 8-6157] synthesizing module 'i00_couplers_imp_KQSTVX' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'i00_couplers_imp_KQSTVX' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'i01_couplers_imp_1RG3T24' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:285]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'i01_couplers_imp_1RG3T24' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:285]
INFO: [Synth 8-6157] synthesizing module 'i02_couplers_imp_1KZKN5A' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:595]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'i02_couplers_imp_1KZKN5A' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:595]
INFO: [Synth 8-6157] synthesizing module 'i03_couplers_imp_RHBA2N' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:905]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_2' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_2' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'i03_couplers_imp_RHBA2N' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:905]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_I5GH1N' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:1215]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_3' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_3' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_I5GH1N' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:1215]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UBGIXM' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:1930]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_4' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_4' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_4' is unconnected for instance 'auto_pc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:2169]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_4' is unconnected for instance 'auto_pc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:2169]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_4' has 60 connections declared, but only 58 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:2169]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UBGIXM' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:1930]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J5P44O' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:2230]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_5' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_5' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J5P44O' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:2230]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_T17W6X' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:2540]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_6' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_6' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_T17W6X' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:2540]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_15FU5SC' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:2850]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_15FU5SC' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:2850]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_GFBASD' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:3108]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_GFBASD' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:3108]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_59JXRJ' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:3366]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_7' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_59JXRJ' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:3366]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1GBLMBI' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:3676]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_8' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_8' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_8_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_pc_8' is unconnected for instance 'auto_pc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:3915]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_pc_8' is unconnected for instance 'auto_pc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:3915]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_8' has 60 connections declared, but only 58 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:3915]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1GBLMBI' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:3676]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_E05M9W' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:3976]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_E05M9W' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:3976]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_17AVPN9' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4108]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_17AVPN9' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4108]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_1J5SI6G' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4240]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_1J5SI6G' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4240]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_T19VO9' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4372]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_T19VO9' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4372]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_I5JGX7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4504]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_I5JGX7' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4504]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1UBI48Q' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4636]
INFO: [Synth 8-6157] synthesizing module 'system_auto_cc_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_cc_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_cc_0' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4799]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_cc_0' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4799]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'system_auto_cc_0' has 42 connections declared, but only 40 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4799]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1UBI48Q' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4636]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_59NWCV' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4842]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_59NWCV' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4842]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_1GBO6CE' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4988]
INFO: [Synth 8-6157] synthesizing module 'system_auto_cc_1' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_cc_1' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_cc_1' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5151]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_cc_1' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5151]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'system_auto_cc_1' has 42 connections declared, but only 40 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5151]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_1GBO6CE' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:4988]
INFO: [Synth 8-6157] synthesizing module 'm16_couplers_imp_15FXTD8' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5194]
INFO: [Synth 8-6155] done synthesizing module 'm16_couplers_imp_15FXTD8' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5194]
INFO: [Synth 8-6157] synthesizing module 'm17_couplers_imp_GFDJST' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5326]
INFO: [Synth 8-6157] synthesizing module 'system_auto_cc_2' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_cc_2' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_cc_2' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5489]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_cc_2' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5489]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'system_auto_cc_2' has 42 connections declared, but only 40 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5489]
INFO: [Synth 8-6155] done synthesizing module 'm17_couplers_imp_GFDJST' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5326]
INFO: [Synth 8-6157] synthesizing module 'm18_couplers_imp_1EGMMH3' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5532]
INFO: [Synth 8-6155] done synthesizing module 'm18_couplers_imp_1EGMMH3' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5532]
INFO: [Synth 8-6157] synthesizing module 'm19_couplers_imp_7OTKUU' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5664]
INFO: [Synth 8-6157] synthesizing module 'system_auto_cc_3' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_cc_3' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_cc_3' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5827]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_cc_3' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5827]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'system_auto_cc_3' has 42 connections declared, but only 40 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5827]
INFO: [Synth 8-6155] done synthesizing module 'm19_couplers_imp_7OTKUU' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5664]
INFO: [Synth 8-6157] synthesizing module 'm20_couplers_imp_15FR2BW' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5870]
INFO: [Synth 8-6155] done synthesizing module 'm20_couplers_imp_15FR2BW' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:5870]
INFO: [Synth 8-6157] synthesizing module 'm21_couplers_imp_GFT3J1' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6002]
INFO: [Synth 8-6157] synthesizing module 'system_auto_cc_4' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_cc_4' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_cc_4' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6165]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_cc_4' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6165]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'system_auto_cc_4' has 42 connections declared, but only 40 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6165]
INFO: [Synth 8-6155] done synthesizing module 'm21_couplers_imp_GFT3J1' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6002]
INFO: [Synth 8-6157] synthesizing module 'm22_couplers_imp_59GSTR' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6208]
INFO: [Synth 8-6155] done synthesizing module 'm22_couplers_imp_59GSTR' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6208]
INFO: [Synth 8-6157] synthesizing module 'm23_couplers_imp_1GC3DKU' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6340]
INFO: [Synth 8-6157] synthesizing module 'system_auto_cc_5' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_cc_5' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_5_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_cc_5' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6503]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_cc_5' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6503]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'system_auto_cc_5' has 42 connections declared, but only 40 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6503]
INFO: [Synth 8-6155] done synthesizing module 'm23_couplers_imp_1GC3DKU' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6340]
INFO: [Synth 8-6157] synthesizing module 'm24_couplers_imp_I59WQZ' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6546]
INFO: [Synth 8-6155] done synthesizing module 'm24_couplers_imp_I59WQZ' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6546]
INFO: [Synth 8-6157] synthesizing module 'm25_couplers_imp_1UBUUU2' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6678]
INFO: [Synth 8-6157] synthesizing module 'system_auto_cc_6' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_cc_6' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_6_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_cc_6' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6841]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_cc_6' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6841]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'system_auto_cc_6' has 42 connections declared, but only 40 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6841]
INFO: [Synth 8-6155] done synthesizing module 'm25_couplers_imp_1UBUUU2' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6678]
INFO: [Synth 8-6157] synthesizing module 'm26_couplers_imp_1J5ILIG' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6884]
INFO: [Synth 8-6155] done synthesizing module 'm26_couplers_imp_1J5ILIG' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:6884]
INFO: [Synth 8-6157] synthesizing module 'm27_couplers_imp_T1M9RT' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7016]
INFO: [Synth 8-6157] synthesizing module 'system_auto_cc_7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_cc_7' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_7_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_cc_7' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7179]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_cc_7' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7179]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'system_auto_cc_7' has 42 connections declared, but only 40 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7179]
INFO: [Synth 8-6155] done synthesizing module 'm27_couplers_imp_T1M9RT' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7016]
INFO: [Synth 8-6157] synthesizing module 'm28_couplers_imp_1RW2PC3' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7222]
INFO: [Synth 8-6155] done synthesizing module 'm28_couplers_imp_1RW2PC3' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7222]
INFO: [Synth 8-6157] synthesizing module 'm29_couplers_imp_K0XXSI' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7354]
INFO: [Synth 8-6157] synthesizing module 'system_auto_cc_8' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_cc_8' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_cc_8_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_auto_cc_8' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7517]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_auto_cc_8' is unconnected for instance 'auto_cc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7517]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'system_auto_cc_8' has 42 connections declared, but only 40 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7517]
INFO: [Synth 8-6155] done synthesizing module 'm29_couplers_imp_K0XXSI' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7354]
INFO: [Synth 8-6157] synthesizing module 'm30_couplers_imp_597JRJ' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7560]
INFO: [Synth 8-6155] done synthesizing module 'm30_couplers_imp_597JRJ' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7560]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZLZH6' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8177]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_9' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_9' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_9_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_auto_pc_9' is unconnected for instance 'auto_pc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8492]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_auto_pc_9' is unconnected for instance 'auto_pc' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8492]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'system_auto_pc_9' has 79 connections declared, but only 77 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8492]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WZLZH6' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8177]
INFO: [Synth 8-6157] synthesizing module 'system_tier2_xbar_0_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_tier2_xbar_0_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_tier2_xbar_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_tier2_xbar_1_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_tier2_xbar_1_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_tier2_xbar_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_tier2_xbar_2_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_tier2_xbar_2_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_tier2_xbar_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_tier2_xbar_3_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_tier2_xbar_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_tier2_xbar_3_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_tier2_xbar_3_0_stub.v:6]
WARNING: [Synth 8-689] width (18) of port connection 'm_axi_arprot' does not match port width (21) of module 'system_tier2_xbar_3_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:17541]
WARNING: [Synth 8-689] width (18) of port connection 'm_axi_awprot' does not match port width (21) of module 'system_tier2_xbar_3_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:17545]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cpu_interconnect_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11864]
WARNING: [Synth 8-7071] port 'M04_AXI_araddr' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_arburst' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_arcache' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_arlen' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_arlock' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_arprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_arqos' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_arregion' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_arsize' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_arvalid' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_awaddr' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_awburst' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_awcache' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_awlen' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_awlock' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_awprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_awqos' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_awregion' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_awsize' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_awvalid' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_bready' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_rready' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_wdata' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_wlast' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_wstrb' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M04_AXI_wvalid' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_araddr' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_arburst' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_arcache' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_arlen' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_arlock' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_arprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_arqos' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_arregion' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_arsize' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_arvalid' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_awaddr' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_awburst' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_awcache' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_awlen' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_awlock' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_awprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_awqos' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_awregion' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_awsize' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_awvalid' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_bready' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_rready' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_wdata' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_wlast' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_wstrb' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7071] port 'M05_AXI_wvalid' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
WARNING: [Synth 8-7023] instance 'axi_cpu_interconnect' of module 'system_axi_cpu_interconnect_0' has 677 connections declared, but only 625 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10329]
INFO: [Synth 8-6157] synthesizing module 'system_axi_dmac_spec_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_dmac_spec_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_dmac_spec_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_dmac_spec_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fifo_wr_overflow' of module 'system_axi_dmac_spec_0' is unconnected for instance 'axi_dmac_spec' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10955]
WARNING: [Synth 8-7071] port 'fifo_wr_xfer_req' of module 'system_axi_dmac_spec_0' is unconnected for instance 'axi_dmac_spec' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10955]
WARNING: [Synth 8-7023] instance 'axi_dmac_spec' of module 'system_axi_dmac_spec_0' has 46 connections declared, but only 44 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:10955]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_launcher_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_gpio_launcher_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_launcher_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_gpio_launcher_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_usb_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_gpio_usb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_usb_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_gpio_usb_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpreg_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_gpreg_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpreg_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_gpreg_0_stub.v:6]
WARNING: [Synth 8-7071] port 'up_gp_ioenb_0' of module 'system_axi_gpreg_0' is unconnected for instance 'axi_gpreg' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11043]
WARNING: [Synth 8-7071] port 'up_gp_ioenb_1' of module 'system_axi_gpreg_0' is unconnected for instance 'axi_gpreg' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11043]
WARNING: [Synth 8-7071] port 'up_gp_ioenb_2' of module 'system_axi_gpreg_0' is unconnected for instance 'axi_gpreg' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11043]
WARNING: [Synth 8-7071] port 'up_gp_ioenb_3' of module 'system_axi_gpreg_0' is unconnected for instance 'axi_gpreg' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11043]
WARNING: [Synth 8-7023] instance 'axi_gpreg' of module 'system_axi_gpreg_0' has 33 connections declared, but only 29 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11043]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp1_interconnect_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:17659]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_H1ZQRK' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7692]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_H1ZQRK' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7692]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp1_interconnect_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:17659]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp2_interconnect_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:17849]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_MQDGW4' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:1525]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_10' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_10' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_MQDGW4' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:1525]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_SELTG5' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7817]
INFO: [Synth 8-6157] synthesizing module 'system_s00_data_fifo_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_s00_data_fifo_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_s00_data_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_s00_data_fifo_0' is unconnected for instance 's00_data_fifo' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8104]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_s00_data_fifo_0' is unconnected for instance 's00_data_fifo' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8104]
WARNING: [Synth 8-7023] instance 's00_data_fifo' of module 'system_s00_data_fifo_0' has 72 connections declared, but only 70 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8104]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_SELTG5' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:7817]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1JI37PG' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8572]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_11' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_11_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_11' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_auto_pc_11_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_s01_data_fifo_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_s01_data_fifo_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_s01_data_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_s01_data_fifo_0' is unconnected for instance 's01_data_fifo' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8786]
WARNING: [Synth 8-7023] instance 's01_data_fifo' of module 'system_s01_data_fifo_0' has 40 connections declared, but only 39 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8786]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1JI37PG' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8572]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_1' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_1' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'system_xbar_1' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:18554]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'system_xbar_1' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:18571]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'system_xbar_1' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:18572]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'system_xbar_1' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:18574]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'system_xbar_1' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:18575]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'system_xbar_1' is unconnected for instance 'xbar' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:18504]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'system_xbar_1' is unconnected for instance 'xbar' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:18504]
WARNING: [Synth 8-7023] instance 'xbar' of module 'system_xbar_1' has 78 connections declared, but only 76 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:18504]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp2_interconnect_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:17849]
WARNING: [Synth 8-7071] port 'S00_AXI_arready' of module 'system_axi_hp2_interconnect_0' is unconnected for instance 'axi_hp2_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11112]
WARNING: [Synth 8-7071] port 'S00_AXI_awready' of module 'system_axi_hp2_interconnect_0' is unconnected for instance 'axi_hp2_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11112]
WARNING: [Synth 8-7071] port 'S00_AXI_bresp' of module 'system_axi_hp2_interconnect_0' is unconnected for instance 'axi_hp2_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11112]
WARNING: [Synth 8-7071] port 'S00_AXI_bvalid' of module 'system_axi_hp2_interconnect_0' is unconnected for instance 'axi_hp2_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11112]
WARNING: [Synth 8-7071] port 'S00_AXI_rdata' of module 'system_axi_hp2_interconnect_0' is unconnected for instance 'axi_hp2_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11112]
WARNING: [Synth 8-7071] port 'S00_AXI_rlast' of module 'system_axi_hp2_interconnect_0' is unconnected for instance 'axi_hp2_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11112]
WARNING: [Synth 8-7071] port 'S00_AXI_rresp' of module 'system_axi_hp2_interconnect_0' is unconnected for instance 'axi_hp2_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11112]
WARNING: [Synth 8-7071] port 'S00_AXI_rvalid' of module 'system_axi_hp2_interconnect_0' is unconnected for instance 'axi_hp2_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11112]
WARNING: [Synth 8-7071] port 'S00_AXI_wready' of module 'system_axi_hp2_interconnect_0' is unconnected for instance 'axi_hp2_interconnect' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11112]
WARNING: [Synth 8-7023] instance 'axi_hp2_interconnect' of module 'system_axi_hp2_interconnect_0' has 95 connections declared, but only 86 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11112]
INFO: [Synth 8-6157] synthesizing module 'system_axi_iic_carrier_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_iic_carrier_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_iic_carrier_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_iic_carrier_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpo' of module 'system_axi_iic_carrier_0' is unconnected for instance 'axi_iic_carrier' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11199]
WARNING: [Synth 8-7023] instance 'axi_iic_carrier' of module 'system_axi_iic_carrier_0' has 27 connections declared, but only 26 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11199]
INFO: [Synth 8-6157] synthesizing module 'system_axi_iic_main_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_iic_main_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_iic_main_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_iic_main_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpo' of module 'system_axi_iic_main_0' is unconnected for instance 'axi_iic_main' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11226]
WARNING: [Synth 8-7023] instance 'axi_iic_main' of module 'system_axi_iic_main_0' has 27 connections declared, but only 26 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11226]
INFO: [Synth 8-6157] synthesizing module 'system_axi_specwin_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_specwin_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_specwin_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_specwin_0_stub.v:6]
WARNING: [Synth 8-7071] port 'SYNC' of module 'system_axi_specwin_0' is unconnected for instance 'axi_specwin' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11253]
WARNING: [Synth 8-7023] instance 'axi_specwin' of module 'system_axi_specwin_0' has 27 connections declared, but only 26 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11253]
INFO: [Synth 8-6157] synthesizing module 'system_axi_sysid_0_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_sysid_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_sysid_0_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_sysid_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uart16550_gps_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uart16550_gps_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uart16550_gps_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uart16550_gps_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uart16550_rs232_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uart16550_rs232_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uart16550_rs232_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uart16550_rs232_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uart16550_sonde_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uart16550_sonde_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uart16550_sonde_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uart16550_sonde_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_0_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_0_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'tx' of module 'system_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11413]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'system_axi_uartlite_0_0' has 22 connections declared, but only 21 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11413]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_1_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_1_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'tx' of module 'system_axi_uartlite_1_0' is unconnected for instance 'axi_uartlite_1' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11435]
WARNING: [Synth 8-7023] instance 'axi_uartlite_1' of module 'system_axi_uartlite_1_0' has 22 connections declared, but only 21 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11435]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_2_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_2_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'tx' of module 'system_axi_uartlite_2_0' is unconnected for instance 'axi_uartlite_2' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11457]
WARNING: [Synth 8-7023] instance 'axi_uartlite_2' of module 'system_axi_uartlite_2_0' has 22 connections declared, but only 21 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11457]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_3_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_3_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_3_0_stub.v:6]
WARNING: [Synth 8-7071] port 'tx' of module 'system_axi_uartlite_3_0' is unconnected for instance 'axi_uartlite_3' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11479]
WARNING: [Synth 8-7023] instance 'axi_uartlite_3' of module 'system_axi_uartlite_3_0' has 22 connections declared, but only 21 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11479]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_4_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_4_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_4_0_stub.v:6]
WARNING: [Synth 8-7071] port 'tx' of module 'system_axi_uartlite_4_0' is unconnected for instance 'axi_uartlite_4' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11501]
WARNING: [Synth 8-7023] instance 'axi_uartlite_4' of module 'system_axi_uartlite_4_0' has 22 connections declared, but only 21 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11501]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_5_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_5_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_5_0_stub.v:6]
WARNING: [Synth 8-7071] port 'tx' of module 'system_axi_uartlite_5_0' is unconnected for instance 'axi_uartlite_5' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11523]
WARNING: [Synth 8-7023] instance 'axi_uartlite_5' of module 'system_axi_uartlite_5_0' has 22 connections declared, but only 21 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11523]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_6_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_6_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_6_0_stub.v:6]
WARNING: [Synth 8-7071] port 'tx' of module 'system_axi_uartlite_6_0' is unconnected for instance 'axi_uartlite_6' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11545]
WARNING: [Synth 8-7023] instance 'axi_uartlite_6' of module 'system_axi_uartlite_6_0' has 22 connections declared, but only 21 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11545]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_7_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_7_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_axi_uartlite_7_0_stub.v:6]
WARNING: [Synth 8-7071] port 'tx' of module 'system_axi_uartlite_7_0' is unconnected for instance 'axi_uartlite_7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11567]
WARNING: [Synth 8-7023] instance 'axi_uartlite_7' of module 'system_axi_uartlite_7_0' has 22 connections declared, but only 21 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11567]
INFO: [Synth 8-6157] synthesizing module 'system_rom_sys_0_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_rom_sys_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rom_sys_0_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_rom_sys_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_sys_logic_inv_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_sys_logic_inv_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_logic_inv_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_sys_logic_inv_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ps7_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_sys_ps7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ps7_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_sys_ps7_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ENET1_GMII_TX_EN' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'ENET1_GMII_TX_ER' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'ENET1_GMII_TXD' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'SPI0_MOSI_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'SPI0_MISO_O' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'SPI0_MISO_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'SPI0_SS_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'SPI1_SCLK_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'SPI1_MOSI_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'SPI1_MISO_O' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'SPI1_MISO_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'SPI1_SS_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARREADY' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RLAST' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RVALID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RRESP' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RDATA' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_RACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_WACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'FCLK_CLK2' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'FCLK_RESET1_N' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7071] port 'FCLK_RESET2_N' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
WARNING: [Synth 8-7023] instance 'sys_ps7' of module 'system_sys_ps7_0' has 202 connections declared, but only 169 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11614]
INFO: [Synth 8-6157] synthesizing module 'system_sys_rstgen_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_sys_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_rstgen_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_sys_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11784]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11784]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11784]
WARNING: [Synth 8-7023] instance 'sys_rstgen' of module 'system_sys_rstgen_0' has 10 connections declared, but only 7 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11784]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_adc_fifo_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_util_ad9361_adc_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_adc_fifo_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_util_ad9361_adc_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dout_valid_1' of module 'system_util_ad9361_adc_fifo_0' is unconnected for instance 'util_ad9361_adc_fifo' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11792]
WARNING: [Synth 8-7071] port 'dout_valid_2' of module 'system_util_ad9361_adc_fifo_0' is unconnected for instance 'util_ad9361_adc_fifo' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11792]
WARNING: [Synth 8-7071] port 'dout_valid_3' of module 'system_util_ad9361_adc_fifo_0' is unconnected for instance 'util_ad9361_adc_fifo' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11792]
WARNING: [Synth 8-7023] instance 'util_ad9361_adc_fifo' of module 'system_util_ad9361_adc_fifo_0' has 30 connections declared, but only 27 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11792]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_adc_pack_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_util_ad9361_adc_pack_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_adc_pack_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_util_ad9361_adc_pack_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_divclk_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_util_ad9361_divclk_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_divclk_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_util_ad9361_divclk_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_divclk_reset_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_util_ad9361_divclk_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_divclk_reset_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_util_ad9361_divclk_reset_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_util_ad9361_divclk_reset_0' is unconnected for instance 'util_ad9361_divclk_reset' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11841]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_util_ad9361_divclk_reset_0' is unconnected for instance 'util_ad9361_divclk_reset' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11841]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_util_ad9361_divclk_reset_0' is unconnected for instance 'util_ad9361_divclk_reset' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11841]
WARNING: [Synth 8-7023] instance 'util_ad9361_divclk_reset' of module 'system_util_ad9361_divclk_reset_0' has 10 connections declared, but only 7 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:11841]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_divclk_sel_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_util_ad9361_divclk_sel_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_divclk_sel_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/.Xil/Vivado-741658-Elmo/realtime/system_util_ad9361_divclk_sel_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_divclk_sel_concat_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_concat_0/synth/system_util_ad9361_divclk_sel_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat__parameterized0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_divclk_sel_concat_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_concat_0/synth/system_util_ad9361_divclk_sel_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant16_0_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_xlconstant16_0_0/synth/system_xlconstant16_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant16_0_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_xlconstant16_0_0/synth/system_xlconstant16_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant1_0_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_xlconstant1_0_0/synth/system_xlconstant1_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant1_0_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_xlconstant1_0_0/synth/system_xlconstant1_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant32_0_0' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_xlconstant32_0_0/synth/system_xlconstant32_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized1' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant__parameterized1' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant32_0_0' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_xlconstant32_0_0/synth/system_xlconstant32_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'system' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/synth/system.v:8828]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.srcs/sources_1/imports/hdl/system_wrapper.v:13]
WARNING: [Synth 8-7071] port 'rs232_out_baudoutn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'rs232_out_ctsn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'rs232_out_dcdn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'rs232_out_ddis' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'rs232_out_dsrn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'rs232_out_dtrn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'rs232_out_out1n' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'rs232_out_out2n' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'rs232_out_ri' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'rs232_out_rtsn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'rs232_out_rxrdyn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'rs232_out_txrdyn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'tdd_sync_i' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_gps_baudoutn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_gps_ctsn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_gps_ddis' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_gps_dsrn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_gps_dtrn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_gps_out1n' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_gps_out2n' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_gps_ri' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_gps_rtsn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_gps_rxrdyn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_gps_txrdyn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_sonde_baudoutn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_sonde_ctsn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_sonde_dcdn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_sonde_ddis' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_sonde_dsrn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_sonde_dtrn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_sonde_out1n' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_sonde_out2n' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_sonde_ri' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_sonde_rtsn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_sonde_rxrdyn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7071] port 'uart_sonde_txrdyn' of module 'system_wrapper' is unconnected for instance 'i_system_wrapper' [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
WARNING: [Synth 8-7023] instance 'i_system_wrapper' of module 'system_wrapper' has 112 connections declared, but only 76 given [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:168]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (0#1) [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:38]
WARNING: [Synth 8-3848] Net gp_in_s in module/entity system_top does not have driver. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/system_top.v:121]
WARNING: [Synth 8-3917] design system_top has port tx_gnd[1] driven by constant 0
WARNING: [Synth 8-3917] design system_top has port tx_gnd[0] driven by constant 0
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_5_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_SELTG5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_SELTG5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_MQDGW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_MQDGW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[5] in module m00_couplers_imp_MQDGW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[4] in module m00_couplers_imp_MQDGW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[3] in module m00_couplers_imp_MQDGW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[2] in module m00_couplers_imp_MQDGW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[1] in module m00_couplers_imp_MQDGW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[5] in module m00_couplers_imp_MQDGW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[4] in module m00_couplers_imp_MQDGW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[3] in module m00_couplers_imp_MQDGW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[2] in module m00_couplers_imp_MQDGW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[1] in module m00_couplers_imp_MQDGW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_H1ZQRK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_H1ZQRK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_H1ZQRK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_H1ZQRK is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module system_axi_hp1_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module system_axi_hp1_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_WZLZH6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_WZLZH6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m30_couplers_imp_597JRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m30_couplers_imp_597JRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m30_couplers_imp_597JRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m30_couplers_imp_597JRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m29_couplers_imp_K0XXSI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m28_couplers_imp_1RW2PC3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m28_couplers_imp_1RW2PC3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m28_couplers_imp_1RW2PC3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m28_couplers_imp_1RW2PC3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m27_couplers_imp_T1M9RT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m26_couplers_imp_1J5ILIG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m26_couplers_imp_1J5ILIG is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m26_couplers_imp_1J5ILIG is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m26_couplers_imp_1J5ILIG is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m25_couplers_imp_1UBUUU2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m24_couplers_imp_I59WQZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m24_couplers_imp_I59WQZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m24_couplers_imp_I59WQZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m24_couplers_imp_I59WQZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m23_couplers_imp_1GC3DKU is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m22_couplers_imp_59GSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m22_couplers_imp_59GSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m22_couplers_imp_59GSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m22_couplers_imp_59GSTR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m21_couplers_imp_GFT3J1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m20_couplers_imp_15FR2BW is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m20_couplers_imp_15FR2BW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m20_couplers_imp_15FR2BW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m20_couplers_imp_15FR2BW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m19_couplers_imp_7OTKUU is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m18_couplers_imp_1EGMMH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m18_couplers_imp_1EGMMH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m18_couplers_imp_1EGMMH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m18_couplers_imp_1EGMMH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m17_couplers_imp_GFDJST is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m16_couplers_imp_15FXTD8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m16_couplers_imp_15FXTD8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m16_couplers_imp_15FXTD8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m16_couplers_imp_15FXTD8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m15_couplers_imp_1GBO6CE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m14_couplers_imp_59NWCV is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m14_couplers_imp_59NWCV is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m14_couplers_imp_59NWCV is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m14_couplers_imp_59NWCV is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m13_couplers_imp_1UBI48Q is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m12_couplers_imp_I5JGX7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m12_couplers_imp_I5JGX7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m12_couplers_imp_I5JGX7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m12_couplers_imp_I5JGX7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m11_couplers_imp_T19VO9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m11_couplers_imp_T19VO9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m11_couplers_imp_T19VO9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m11_couplers_imp_T19VO9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m10_couplers_imp_1J5SI6G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m10_couplers_imp_1J5SI6G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m10_couplers_imp_1J5SI6G is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m10_couplers_imp_1J5SI6G is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m09_couplers_imp_17AVPN9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m09_couplers_imp_17AVPN9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m09_couplers_imp_17AVPN9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m09_couplers_imp_17AVPN9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m08_couplers_imp_E05M9W is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m08_couplers_imp_E05M9W is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m08_couplers_imp_E05M9W is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m08_couplers_imp_E05M9W is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m07_couplers_imp_1GBLMBI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m06_couplers_imp_59JXRJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m05_couplers_imp_GFBASD is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m05_couplers_imp_GFBASD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m05_couplers_imp_GFBASD is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m05_couplers_imp_GFBASD is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m04_couplers_imp_15FU5SC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m04_couplers_imp_15FU5SC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m04_couplers_imp_15FU5SC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m04_couplers_imp_15FU5SC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_T17W6X is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_T17W6X is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m02_couplers_imp_1J5P44O is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1UBGIXM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1UBGIXM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module i03_couplers_imp_RHBA2N is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module i03_couplers_imp_RHBA2N is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module i02_couplers_imp_1KZKN5A is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module i02_couplers_imp_1KZKN5A is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module i01_couplers_imp_1RG3T24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module i01_couplers_imp_1RG3T24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module i00_couplers_imp_KQSTVX is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module i00_couplers_imp_KQSTVX is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module i00_couplers_imp_KQSTVX is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module i00_couplers_imp_KQSTVX is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdd_sync_i in module system is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2260.461 ; gain = 522.652 ; free physical = 5229 ; free virtual = 14078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2275.305 ; gain = 537.496 ; free physical = 5228 ; free virtual = 14077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2275.305 ; gain = 537.496 ; free physical = 5228 ; free virtual = 14077
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2278.273 ; gain = 0.000 ; free physical = 5223 ; free virtual = 14071
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ps7'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ps7'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0/system_axi_iic_main_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0/system_axi_iic_main_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0/system_sys_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0/system_sys_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_logic_inv_0/system_sys_logic_inv_0/system_sys_logic_inv_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_logic_inv'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_logic_inv_0/system_sys_logic_inv_0/system_sys_logic_inv_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_logic_inv'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0/system_axi_sysid_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0/system_axi_sysid_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0/system_rom_sys_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/rom_sys_0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0/system_rom_sys_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/rom_sys_0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/xbar'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/xbar'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_tier2_xbar_0_0/system_tier2_xbar_0_0/system_tier2_xbar_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_tier2_xbar_0_0/system_tier2_xbar_0_0/system_tier2_xbar_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_tier2_xbar_1_0/system_tier2_xbar_1_0/system_tier2_xbar_1_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_1'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_tier2_xbar_1_0/system_tier2_xbar_1_0/system_tier2_xbar_1_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_1'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_tier2_xbar_2_0/system_tier2_xbar_2_0/system_tier2_xbar_2_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_2'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_tier2_xbar_2_0/system_tier2_xbar_2_0/system_tier2_xbar_2_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_2'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_tier2_xbar_3_0/system_tier2_xbar_3_0/system_tier2_xbar_3_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_3'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_tier2_xbar_3_0/system_tier2_xbar_3_0/system_tier2_xbar_3_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_3'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_9/system_auto_pc_9/system_auto_pc_10_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_9/system_auto_pc_9/system_auto_pc_10_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3/system_auto_pc_3_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3/system_auto_pc_3_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5/system_auto_pc_3_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5/system_auto_pc_3_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7/system_auto_pc_3_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7/system_auto_pc_3_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_8/system_auto_pc_8/system_auto_pc_9_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_8/system_auto_pc_8/system_auto_pc_9_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m13_couplers/auto_cc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m13_couplers/auto_cc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m15_couplers/auto_cc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m15_couplers/auto_cc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m17_couplers/auto_cc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m17_couplers/auto_cc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m19_couplers/auto_cc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m19_couplers/auto_cc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m21_couplers/auto_cc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m21_couplers/auto_cc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m23_couplers/auto_cc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m23_couplers/auto_cc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m25_couplers/auto_cc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m25_couplers/auto_cc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m27_couplers/auto_cc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m27_couplers/auto_cc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m29_couplers/auto_cc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8/system_auto_cc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m29_couplers/auto_cc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_sel'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_sel'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_pack'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_pack'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_xbar_1/system_xbar_1/system_xbar_1_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/xbar'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_xbar_1/system_xbar_1/system_xbar_1_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/xbar'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0/system_s00_data_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0/system_s00_data_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s01_data_fifo_0/system_s01_data_fifo_0/system_s01_data_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s01_data_fifo_0/system_s01_data_fifo_0/system_s01_data_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_11/system_auto_pc_11/system_auto_pc_11_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_11/system_auto_pc_11/system_auto_pc_11_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/auto_pc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_10/system_auto_pc_10/system_auto_pc_10_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_10/system_auto_pc_10/system_auto_pc_10_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpreg_0/system_axi_gpreg_0/system_axi_gpreg_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_gpreg'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpreg_0/system_axi_gpreg_0/system_axi_gpreg_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_gpreg'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_gps_0/system_axi_uart16550_gps_0/system_axi_uart16550_gps_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_gps'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_gps_0/system_axi_uart16550_gps_0/system_axi_uart16550_gps_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_gps'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_rs232_0/system_axi_uart16550_rs232_0/system_axi_uart16550_gps_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_rs232'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_rs232_0/system_axi_uart16550_rs232_0/system_axi_uart16550_gps_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_rs232'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_sonde_0/system_axi_uart16550_sonde_0/system_axi_uart16550_gps_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_sonde'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_sonde_0/system_axi_uart16550_sonde_0/system_axi_uart16550_gps_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_sonde'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_iic_carrier_0/system_axi_iic_carrier_0/system_axi_iic_main_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_iic_carrier'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_iic_carrier_0/system_axi_iic_carrier_0/system_axi_iic_main_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_iic_carrier'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_launcher_0/system_axi_gpio_launcher_0/system_axi_gpio_launcher_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_launcher'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_launcher_0/system_axi_gpio_launcher_0/system_axi_gpio_launcher_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_launcher'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_usb_0/system_axi_gpio_usb_0/system_axi_gpio_usb_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_usb'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_usb_0/system_axi_gpio_usb_0/system_axi_gpio_usb_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_usb'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_specwin_0/system_axi_specwin_0/system_axi_specwin_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_specwin'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_specwin_0/system_axi_specwin_0/system_axi_specwin_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_specwin'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_dmac_spec_0/system_axi_dmac_spec_0/system_axi_dmac_spec_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_dmac_spec'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_dmac_spec_0/system_axi_dmac_spec_0/system_axi_dmac_spec_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_dmac_spec'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_0_0/system_AVAPSII_rcvr_0_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_0_0/system_AVAPSII_rcvr_0_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_1_0/system_AVAPSII_rcvr_1_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_1'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_1_0/system_AVAPSII_rcvr_1_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_1'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_1_0/system_axi_uartlite_1_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_1'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_1_0/system_axi_uartlite_1_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_1'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_2_0/system_AVAPSII_rcvr_2_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_2'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_2_0/system_AVAPSII_rcvr_2_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_2'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_2_0/system_axi_uartlite_2_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_2'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_2_0/system_axi_uartlite_2_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_2'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_3_0/system_AVAPSII_rcvr_3_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_3'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_3_0/system_AVAPSII_rcvr_3_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_3'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_3_0/system_axi_uartlite_3_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_3'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_3_0/system_axi_uartlite_3_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_3'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_4_0/system_AVAPSII_rcvr_4_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_4'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_4_0/system_AVAPSII_rcvr_4_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_4'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_4_0/system_axi_uartlite_4_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_4'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_4_0/system_axi_uartlite_4_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_4'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_5_0/system_AVAPSII_rcvr_5_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_5'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_5_0/system_AVAPSII_rcvr_5_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_5'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_5_0/system_axi_uartlite_5_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_5'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_5_0/system_axi_uartlite_5_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_5'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_6_0/system_AVAPSII_rcvr_6_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_6'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_6_0/system_AVAPSII_rcvr_6_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_6'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_6_0/system_axi_uartlite_6_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_6'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_6_0/system_axi_uartlite_6_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_6'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_7_0/system_AVAPSII_rcvr_7_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_7'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_7_0/system_AVAPSII_rcvr_7_0/system_AVAPSII_rcvr_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_7'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_7_0/system_axi_uartlite_7_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_7'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_7_0/system_axi_uartlite_7_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_7'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/common/adrv9361z7035_constr.xdc]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/common/adrv9361z7035_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/common/adrv9361z7035_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/common/adrv9361z7035_constr_cmos.xdc]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/common/adrv9361z7035_constr_cmos.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/common/adrv9361z7035_constr_cmos.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/avaps_revc_constr.xdc]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/avaps_revc_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/avaps_revc_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.055 ; gain = 0.000 ; free physical = 5212 ; free virtual = 14061
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2412.090 ; gain = 0.000 ; free physical = 5212 ; free virtual = 14061
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5179 ; free virtual = 14028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ifbg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5179 ; free virtual = 14028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[10]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[10]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[11]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[11]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[12]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[12]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[13]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[13]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[14]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[14]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[4]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[4]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[5]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[5]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[6]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[6]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[7]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[7]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[8]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[8]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[9]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[9]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ba[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ba[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ba[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ba[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ba[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ba[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_cas_n. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_cas_n. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_cke. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_cke. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_cs_n. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_cs_n. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ck_p. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ck_p. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ck_n. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ck_n. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[10]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[10]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[11]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[11]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[12]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[12]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[13]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[13]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[14]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[14]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[15]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[15]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[16]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[16]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[17]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[17]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[18]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[18]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[19]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[19]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[20]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[20]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[21]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[21]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[22]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[22]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[23]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[23]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[24]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[24]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[25]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[25]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[26]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[26]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[27]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[27]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[28]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[28]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[29]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[29]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[30]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[30]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[31]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[31]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[4]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[4]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[5]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[5]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[6]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[6]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[7]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[7]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[8]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[8]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[9]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[9]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_reset_n. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_reset_n. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_odt. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_odt. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ras_n. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ras_n. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ddr_vrn. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ddr_vrn. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ddr_vrp. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ddr_vrp. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_we_n. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_we_n. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[10]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[10]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[11]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[11]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[12]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[12]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[13]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[13]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[14]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[14]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[15]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[15]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[16]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[16]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[17]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[17]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[18]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[18]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[19]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[19]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[20]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[20]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[21]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[21]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[22]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[22]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[23]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[23]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[24]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[24]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[25]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[25]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[26]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[26]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[27]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[27]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[28]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[28]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[29]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[29]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[30]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[30]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[31]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[31]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[32]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[32]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[33]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[33]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[34]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[34]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[35]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[35]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[36]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[36]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[37]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[37]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[38]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[38]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[39]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[39]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[40]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[40]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[41]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[41]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[42]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[42]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[43]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[43]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[44]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[44]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[45]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[45]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[46]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[46]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[47]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[47]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[48]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[48]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[49]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[49]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[4]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[4]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[50]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[50]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[51]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[51]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[52]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[52]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[53]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[53]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[5]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[5]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[6]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[6]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[7]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[7]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[8]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[8]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[9]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[9]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ps_clk. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ps_clk. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ps_porb. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ps_porb. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ps_srstb. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 262).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ps_srstb. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 263).
Applied set_property IO_BUFFER_TYPE = NONE for enable. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for enable. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk_in. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk_in. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in[10]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in[10]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in[11]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in[11]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in[4]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in[4]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in[5]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in[5]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in[6]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in[6]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in[7]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in[7]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in[8]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in[8]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in[9]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in[9]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for rx_frame_in. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_frame_in. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for tx_clk_out. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_clk_out. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out[0]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out[10]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out[10]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out[11]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out[11]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out[1]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out[2]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out[3]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out[4]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out[4]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out[5]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out[5]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out[6]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out[6]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out[7]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out[7]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out[8]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out[8]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out[9]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out[9]. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for tx_frame_out. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_frame_out. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for txnrx. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for txnrx. (constraint file  /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 60).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_logic_inv. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_sysid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/rom_sys_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m13_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m15_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m17_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m19_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m21_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m23_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m25_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m27_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/m29_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk_sel_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk_sel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_adc_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_adc_pack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361_adc_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp1_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp2_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_gpreg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/xlconstant1_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/xlconstant16_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/xlconstant32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_uart16550_gps. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_uart16550_rs232. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_uart16550_sonde. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_iic_carrier. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_gpio_launcher. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_gpio_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_specwin. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_dmac_spec. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/AVAPSII_rcvr_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/AVAPSII_rcvr_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_uartlite_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/AVAPSII_rcvr_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_uartlite_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/AVAPSII_rcvr_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_uartlite_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/AVAPSII_rcvr_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_uartlite_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/AVAPSII_rcvr_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_uartlite_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/AVAPSII_rcvr_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_uartlite_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/AVAPSII_rcvr_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_uartlite_7. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5179 ; free virtual = 14028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5180 ; free virtual = 14031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design system_top has port tx_gnd[1] driven by constant 0
WARNING: [Synth 8-3917] design system_top has port tx_gnd[0] driven by constant 0
WARNING: [Synth 8-7129] Port M00_ACLK in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[5] in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[4] in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[3] in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[2] in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_bid[1] in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[5] in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[4] in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[3] in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[2] in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_AXI_rid[1] in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module system_axi_hp2_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module system_axi_hp1_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module system_axi_hp1_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module system_axi_hp1_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_axi_hp1_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module system_axi_hp1_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module system_axi_hp1_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M08_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M08_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M09_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M09_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M10_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M10_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M11_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M11_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M12_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M12_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M14_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M14_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M16_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M16_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M18_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M18_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M20_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M20_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M22_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M22_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M24_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M24_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M26_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M26_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M28_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M28_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M30_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M30_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdd_sync_i in module system is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5207 ; free virtual = 14065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5212 ; free virtual = 14070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5212 ; free virtual = 14070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5212 ; free virtual = 14070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5164 ; free virtual = 14022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5164 ; free virtual = 14022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5164 ; free virtual = 14021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5163 ; free virtual = 14021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5163 ; free virtual = 14021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5163 ; free virtual = 14021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |system_tier2_xbar_0_0             |         1|
|2     |system_tier2_xbar_1_0             |         1|
|3     |system_tier2_xbar_2_0             |         1|
|4     |system_tier2_xbar_3_0             |         1|
|5     |system_xbar_0                     |         1|
|6     |system_auto_pc_0                  |         1|
|7     |system_auto_pc_1                  |         1|
|8     |system_auto_pc_2                  |         1|
|9     |system_auto_pc_3                  |         1|
|10    |system_auto_pc_4                  |         1|
|11    |system_auto_pc_5                  |         1|
|12    |system_auto_pc_6                  |         1|
|13    |system_auto_pc_7                  |         1|
|14    |system_auto_pc_8                  |         1|
|15    |system_auto_cc_0                  |         1|
|16    |system_auto_cc_1                  |         1|
|17    |system_auto_cc_2                  |         1|
|18    |system_auto_cc_3                  |         1|
|19    |system_auto_cc_4                  |         1|
|20    |system_auto_cc_5                  |         1|
|21    |system_auto_cc_6                  |         1|
|22    |system_auto_cc_7                  |         1|
|23    |system_auto_cc_8                  |         1|
|24    |system_auto_pc_9                  |         1|
|25    |system_xbar_1                     |         1|
|26    |system_auto_pc_10                 |         1|
|27    |system_s00_data_fifo_0            |         1|
|28    |system_auto_pc_11                 |         1|
|29    |system_s01_data_fifo_0            |         1|
|30    |system_AVAPSII_rcvr_0_0           |         1|
|31    |system_AVAPSII_rcvr_1_0           |         1|
|32    |system_AVAPSII_rcvr_2_0           |         1|
|33    |system_AVAPSII_rcvr_3_0           |         1|
|34    |system_AVAPSII_rcvr_4_0           |         1|
|35    |system_AVAPSII_rcvr_5_0           |         1|
|36    |system_AVAPSII_rcvr_6_0           |         1|
|37    |system_AVAPSII_rcvr_7_0           |         1|
|38    |system_axi_ad9361_0               |         1|
|39    |system_axi_ad9361_adc_dma_0       |         1|
|40    |system_axi_dmac_spec_0            |         1|
|41    |system_axi_gpio_launcher_0        |         1|
|42    |system_axi_gpio_usb_0             |         1|
|43    |system_axi_gpreg_0                |         1|
|44    |system_axi_iic_carrier_0          |         1|
|45    |system_axi_iic_main_0             |         1|
|46    |system_axi_specwin_0              |         1|
|47    |system_axi_sysid_0_0              |         1|
|48    |system_axi_uart16550_gps_0        |         1|
|49    |system_axi_uart16550_rs232_0      |         1|
|50    |system_axi_uart16550_sonde_0      |         1|
|51    |system_axi_uartlite_0_0           |         1|
|52    |system_axi_uartlite_1_0           |         1|
|53    |system_axi_uartlite_2_0           |         1|
|54    |system_axi_uartlite_3_0           |         1|
|55    |system_axi_uartlite_4_0           |         1|
|56    |system_axi_uartlite_5_0           |         1|
|57    |system_axi_uartlite_6_0           |         1|
|58    |system_axi_uartlite_7_0           |         1|
|59    |system_rom_sys_0_0                |         1|
|60    |system_sys_logic_inv_0            |         1|
|61    |system_sys_ps7_0                  |         1|
|62    |system_sys_rstgen_0               |         1|
|63    |system_util_ad9361_adc_fifo_0     |         1|
|64    |system_util_ad9361_adc_pack_0     |         1|
|65    |system_util_ad9361_divclk_0       |         1|
|66    |system_util_ad9361_divclk_reset_0 |         1|
|67    |system_util_ad9361_divclk_sel_0   |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |system_AVAPSII_rcvr_0           |     1|
|2     |system_AVAPSII_rcvr_1           |     1|
|3     |system_AVAPSII_rcvr_2           |     1|
|4     |system_AVAPSII_rcvr_3           |     1|
|5     |system_AVAPSII_rcvr_4           |     1|
|6     |system_AVAPSII_rcvr_5           |     1|
|7     |system_AVAPSII_rcvr_6           |     1|
|8     |system_AVAPSII_rcvr_7           |     1|
|9     |system_auto_cc                  |     9|
|18    |system_auto_pc                  |    12|
|30    |system_axi_ad9361               |     1|
|31    |system_axi_ad9361_adc_dma       |     1|
|32    |system_axi_dmac_spec            |     1|
|33    |system_axi_gpio_launcher        |     1|
|34    |system_axi_gpio_usb             |     1|
|35    |system_axi_gpreg                |     1|
|36    |system_axi_iic_carrier          |     1|
|37    |system_axi_iic_main             |     1|
|38    |system_axi_specwin              |     1|
|39    |system_axi_sysid_0              |     1|
|40    |system_axi_uart16550_gps        |     1|
|41    |system_axi_uart16550_rs232      |     1|
|42    |system_axi_uart16550_sonde      |     1|
|43    |system_axi_uartlite_0           |     1|
|44    |system_axi_uartlite_1           |     1|
|45    |system_axi_uartlite_2           |     1|
|46    |system_axi_uartlite_3           |     1|
|47    |system_axi_uartlite_4           |     1|
|48    |system_axi_uartlite_5           |     1|
|49    |system_axi_uartlite_6           |     1|
|50    |system_axi_uartlite_7           |     1|
|51    |system_rom_sys_0                |     1|
|52    |system_s00_data_fifo            |     1|
|53    |system_s01_data_fifo            |     1|
|54    |system_sys_logic_inv            |     1|
|55    |system_sys_ps7                  |     1|
|56    |system_sys_rstgen               |     1|
|57    |system_tier2_xbar_0             |     1|
|58    |system_tier2_xbar_1             |     1|
|59    |system_tier2_xbar_2             |     1|
|60    |system_tier2_xbar_3             |     1|
|61    |system_util_ad9361_adc_fifo     |     1|
|62    |system_util_ad9361_adc_pack     |     1|
|63    |system_util_ad9361_divclk       |     1|
|64    |system_util_ad9361_divclk_reset |     1|
|65    |system_util_ad9361_divclk_sel   |     1|
|66    |system_xbar                     |     2|
|68    |LUT2                            |    20|
|69    |IBUF                            |     8|
|70    |IOBUF                           |    20|
|71    |OBUF                            |    11|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5163 ; free virtual = 14021
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2412.090 ; gain = 537.496 ; free physical = 5163 ; free virtual = 14021
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2412.090 ; gain = 674.281 ; free physical = 5163 ; free virtual = 14021
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2412.090 ; gain = 0.000 ; free physical = 5451 ; free virtual = 14309
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.090 ; gain = 0.000 ; free physical = 5450 ; free virtual = 14308
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances

Synth Design complete | Checksum: 791c01fd
INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 1081 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2412.090 ; gain = 1095.699 ; free physical = 5450 ; free virtual = 14307
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1853.382; main = 1529.057; forked = 343.003
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3362.539; main = 2380.043; forked = 982.496
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.090 ; gain = 0.000 ; free physical = 5450 ; free virtual = 14307
INFO: [Common 17-1381] The checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/synth_1/system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  7 15:41:35 2024...
[Thu Mar  7 15:41:38 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:09:12 ; elapsed = 00:03:24 . Memory (MB): peak = 3077.223 ; gain = 0.000 ; free physical = 6914 ; free virtual = 15763
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z035ifbg676-2L
INFO: [Device 21-403] Loading part xc7z035ifbg676-2L
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_0_0/system_AVAPSII_rcvr_0_0.dcp' for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_1_0/system_AVAPSII_rcvr_1_0.dcp' for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_1'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_2_0/system_AVAPSII_rcvr_2_0.dcp' for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_2'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_3_0/system_AVAPSII_rcvr_3_0.dcp' for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_3'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_4_0/system_AVAPSII_rcvr_4_0.dcp' for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_4'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_5_0/system_AVAPSII_rcvr_5_0.dcp' for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_5'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_6_0/system_AVAPSII_rcvr_6_0.dcp' for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_6'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_AVAPSII_rcvr_7_0/system_AVAPSII_rcvr_7_0.dcp' for cell 'i_system_wrapper/system_i/AVAPSII_rcvr_7'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9361'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_dmac_spec_0/system_axi_dmac_spec_0.dcp' for cell 'i_system_wrapper/system_i/axi_dmac_spec'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_launcher_0/system_axi_gpio_launcher_0.dcp' for cell 'i_system_wrapper/system_i/axi_gpio_launcher'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_usb_0/system_axi_gpio_usb_0.dcp' for cell 'i_system_wrapper/system_i/axi_gpio_usb'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpreg_0/system_axi_gpreg_0.dcp' for cell 'i_system_wrapper/system_i/axi_gpreg'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_iic_carrier_0/system_axi_iic_carrier_0.dcp' for cell 'i_system_wrapper/system_i/axi_iic_carrier'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0.dcp' for cell 'i_system_wrapper/system_i/axi_iic_main'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_specwin_0/system_axi_specwin_0.dcp' for cell 'i_system_wrapper/system_i/axi_specwin'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_sysid_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_gps_0/system_axi_uart16550_gps_0.dcp' for cell 'i_system_wrapper/system_i/axi_uart16550_gps'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_rs232_0/system_axi_uart16550_rs232_0.dcp' for cell 'i_system_wrapper/system_i/axi_uart16550_rs232'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_sonde_0/system_axi_uart16550_sonde_0.dcp' for cell 'i_system_wrapper/system_i/axi_uart16550_sonde'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_1_0/system_axi_uartlite_1_0.dcp' for cell 'i_system_wrapper/system_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_2_0/system_axi_uartlite_2_0.dcp' for cell 'i_system_wrapper/system_i/axi_uartlite_2'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_3_0/system_axi_uartlite_3_0.dcp' for cell 'i_system_wrapper/system_i/axi_uartlite_3'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_4_0/system_axi_uartlite_4_0.dcp' for cell 'i_system_wrapper/system_i/axi_uartlite_4'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_5_0/system_axi_uartlite_5_0.dcp' for cell 'i_system_wrapper/system_i/axi_uartlite_5'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_6_0/system_axi_uartlite_6_0.dcp' for cell 'i_system_wrapper/system_i/axi_uartlite_6'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_7_0/system_axi_uartlite_7_0.dcp' for cell 'i_system_wrapper/system_i/axi_uartlite_7'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0.dcp' for cell 'i_system_wrapper/system_i/rom_sys_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_logic_inv_0/system_sys_logic_inv_0.dcp' for cell 'i_system_wrapper/system_i/sys_logic_inv'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.dcp' for cell 'i_system_wrapper/system_i/sys_ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_rstgen'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_adc_pack'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_divclk'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_divclk_sel'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_tier2_xbar_0_0/system_tier2_xbar_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_tier2_xbar_1_0/system_tier2_xbar_1_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_tier2_xbar_2_0/system_tier2_xbar_2_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_tier2_xbar_3_0/system_tier2_xbar_3_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_3'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_8/system_auto_pc_8.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m13_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m15_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m17_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m19_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m21_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m23_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m25_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m27_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m29_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_9/system_auto_pc_9.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_10/system_auto_pc_10.dcp' for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_pc_11/system_auto_pc_11.dcp' for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s01_data_fifo_0/system_s01_data_fifo_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3077.223 ; gain = 0.000 ; free physical = 6207 ; free virtual = 15058
INFO: [Netlist 29-17] Analyzing 24319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_3_0/system_axi_uartlite_3_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_3/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_3_0/system_axi_uartlite_3_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_3/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_launcher_0/system_axi_gpio_launcher_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_launcher/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_launcher_0/system_axi_gpio_launcher_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_launcher/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_usb_0/system_axi_gpio_usb_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_usb/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_usb_0/system_axi_gpio_usb_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_usb/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_usb_0/system_axi_gpio_usb_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_usb/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_usb_0/system_axi_gpio_usb_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_usb/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_0/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_0/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_1_0/system_axi_uartlite_1_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_1_0/system_axi_uartlite_1_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_1/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_1_0/system_axi_uartlite_1_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_1_0/system_axi_uartlite_1_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_1/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_2_0/system_axi_uartlite_2_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_2/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_2_0/system_axi_uartlite_2_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_2/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_2_0/system_axi_uartlite_2_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_2/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_2_0/system_axi_uartlite_2_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_2/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_launcher_0/system_axi_gpio_launcher_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_launcher/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpio_launcher_0/system_axi_gpio_launcher_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_launcher/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_3_0/system_axi_uartlite_3_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_3/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_3_0/system_axi_uartlite_3_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_3/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_4_0/system_axi_uartlite_4_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_4/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_4_0/system_axi_uartlite_4_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_4/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_4_0/system_axi_uartlite_4_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_4/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_4_0/system_axi_uartlite_4_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_4/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_5_0/system_axi_uartlite_5_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_5/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_5_0/system_axi_uartlite_5_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_5/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_5_0/system_axi_uartlite_5_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_5/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_5_0/system_axi_uartlite_5_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_5/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_6_0/system_axi_uartlite_6_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_6/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_6_0/system_axi_uartlite_6_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_6/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_6_0/system_axi_uartlite_6_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_6/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_6_0/system_axi_uartlite_6_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_6/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_7_0/system_axi_uartlite_7_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_7/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_7_0/system_axi_uartlite_7_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_7/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_7_0/system_axi_uartlite_7_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_7/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uartlite_7_0/system_axi_uartlite_7_0.xdc] for cell 'i_system_wrapper/system_i/axi_uartlite_7/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_gpreg/inst'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_gpreg/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_gps_0/system_axi_uart16550_gps_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_gps/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_gps_0/system_axi_uart16550_gps_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_gps/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_gps_0/system_axi_uart16550_gps_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_gps/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_gps_0/system_axi_uart16550_gps_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_gps/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_rs232_0/system_axi_uart16550_rs232_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_rs232/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_rs232_0/system_axi_uart16550_rs232_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_rs232/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_rs232_0/system_axi_uart16550_rs232_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_rs232/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_rs232_0/system_axi_uart16550_rs232_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_rs232/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_sonde_0/system_axi_uart16550_sonde_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_sonde/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_sonde_0/system_axi_uart16550_sonde_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_sonde/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_sonde_0/system_axi_uart16550_sonde_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_sonde/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_uart16550_sonde_0/system_axi_uart16550_sonde_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart16550_sonde/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_iic_carrier_0/system_axi_iic_carrier_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_carrier/U0'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_iic_carrier_0/system_axi_iic_carrier_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_carrier/U0'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/common/adrv9361z7035_constr.xdc]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/common/adrv9361z7035_constr.xdc]
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/common/adrv9361z7035_constr_cmos.xdc]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/common/adrv9361z7035_constr_cmos.xdc]
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/avaps_revc_constr.xdc]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/avaps_revc_constr.xdc]
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc:6]
INFO: [Timing 38-2] Deriving generated clocks [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc:6]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3670.371 ; gain = 593.148 ; free physical = 5449 ; free virtual = 14300
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpreg_0/system_axi_gpreg_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_gpreg/inst'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_gpreg_0/system_axi_gpreg_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_gpreg/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_dmac_spec_0/system_axi_dmac_spec_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_dmac_spec/inst'
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_axi_dmac_spec_0/system_axi_dmac_spec_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_dmac_spec/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m13_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:32]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:53]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:57]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m13_couplers/auto_cc/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m15_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:32]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:53]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc:57]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m15_couplers/auto_cc/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m17_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:32]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:53]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc:57]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m17_couplers/auto_cc/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m19_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:32]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:53]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc:57]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_3/system_auto_cc_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m19_couplers/auto_cc/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m21_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:32]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:53]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc:57]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_4/system_auto_cc_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m21_couplers/auto_cc/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m23_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:32]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:53]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc:57]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_5/system_auto_cc_5_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m23_couplers/auto_cc/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m25_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:32]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:53]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc:57]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_6/system_auto_cc_6_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m25_couplers/auto_cc/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m27_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:32]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:53]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc:57]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_7/system_auto_cc_7_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m27_couplers/auto_cc/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m29_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:29]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:32]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:43]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:47]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:50]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:53]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc:57]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_auto_cc_8/system_auto_cc_8_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m29_couplers/auto_cc/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s01_data_fifo_0/system_s01_data_fifo_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s01_data_fifo_0/system_s01_data_fifo_0_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s01_data_fifo_0/system_s01_data_fifo_0_clocks.xdc:6]
Finished Parsing XDC File [/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.gen/sources_1/bd/system/ip/system_s01_data_fifo_0/system_s01_data_fifo_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst'
INFO: [Project 1-1714] 149 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 171 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 5451 ; free virtual = 14303
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 234 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 52 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 143 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 13 instances

open_run: Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 4830.938 ; gain = 1753.715 ; free physical = 5441 ; free virtual = 14293
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:01:13 ; elapsed = 00:00:18 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 4536 ; free virtual = 13382
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 4579 ; free virtual = 13430
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 4579 ; free virtual = 13430
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 4578 ; free virtual = 13432
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 4578 ; free virtual = 13432
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 4578 ; free virtual = 13433
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 4578 ; free virtual = 13434
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 4509 ; free virtual = 13422
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Thu Mar  7 15:42:45 2024] Launched impl_1...
Run output will be captured here: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 4498 ; free virtual = 13400
[Thu Mar  7 15:42:45 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/impl_1/system_top.dcp
INFO: [Device 21-403] Loading part xc7z035ifbg676-2L
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1980.016 ; gain = 2.000 ; free physical = 3335 ; free virtual = 12237
INFO: [Netlist 29-17] Analyzing 24319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2249.062 ; gain = 68.797 ; free physical = 3131 ; free virtual = 12034
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3041.930 ; gain = 0.000 ; free physical = 2394 ; free virtual = 11298
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3041.930 ; gain = 0.000 ; free physical = 2394 ; free virtual = 11298
Read PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3041.930 ; gain = 0.000 ; free physical = 2392 ; free virtual = 11296
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3041.930 ; gain = 0.000 ; free physical = 2392 ; free virtual = 11296
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3041.930 ; gain = 0.000 ; free physical = 2392 ; free virtual = 11296
Read Physdb Files: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3041.930 ; gain = 0.000 ; free physical = 2392 ; free virtual = 11296
Restored from archive | CPU: 0.080000 secs | Memory: 1.460609 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3041.930 ; gain = 0.000 ; free physical = 2392 ; free virtual = 11296
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3041.930 ; gain = 0.000 ; free physical = 2392 ; free virtual = 11296
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 234 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 52 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 143 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 13 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3041.965 ; gain = 1850.035 ; free physical = 2392 ; free virtual = 11296
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martinc/AVAPS-chassis/AVAPS-radio/avaps-ip-repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2023.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035i'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3113.965 ; gain = 64.031 ; free physical = 2402 ; free virtual = 11306

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 11a2a109c

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3113.965 ; gain = 0.000 ; free physical = 2402 ; free virtual = 11306

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 11a2a109c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3314.762 ; gain = 0.000 ; free physical = 2194 ; free virtual = 11098

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 11a2a109c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3314.762 ; gain = 0.000 ; free physical = 2178 ; free virtual = 11083
Phase 1 Initialization | Checksum: 11a2a109c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3314.762 ; gain = 0.000 ; free physical = 2174 ; free virtual = 11078

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 11a2a109c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3314.762 ; gain = 0.000 ; free physical = 2144 ; free virtual = 11049

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 11a2a109c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3314.762 ; gain = 0.000 ; free physical = 2141 ; free virtual = 11046
Phase 2 Timer Update And Timing Data Collection | Checksum: 11a2a109c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3314.762 ; gain = 0.000 ; free physical = 2141 ; free virtual = 11046

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 46 inverters resulting in an inversion of 312 pins
INFO: [Opt 31-138] Pushed 20 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1982ae8b5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3338.773 ; gain = 24.012 ; free physical = 2124 ; free virtual = 11029
Retarget | Checksum: 1982ae8b5
INFO: [Opt 31-389] Phase Retarget created 821 cells and removed 2489 cells
INFO: [Opt 31-1021] In phase Retarget, 109 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1370e0575

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3338.773 ; gain = 24.012 ; free physical = 2159 ; free virtual = 11064
Constant propagation | Checksum: 1370e0575
INFO: [Opt 31-389] Phase Constant propagation created 1500 cells and removed 2658 cells
INFO: [Opt 31-1021] In phase Constant propagation, 133 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1653f9b03

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3338.773 ; gain = 24.012 ; free physical = 2165 ; free virtual = 11070
Sweep | Checksum: 1653f9b03
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3071 cells
INFO: [Opt 31-1021] In phase Sweep, 311 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1653f9b03

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3370.789 ; gain = 56.027 ; free physical = 2146 ; free virtual = 11051
BUFG optimization | Checksum: 1653f9b03
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_carrier/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/i03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_hp2_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_gps/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_rs232/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uart16550_sonde/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_3/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_4/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_5/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_6/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_7/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_7/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_7/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_7/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_7/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_7/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_7/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_uartlite_7/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1653f9b03

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3370.789 ; gain = 56.027 ; free physical = 2146 ; free virtual = 11051
Shift Register Optimization | Checksum: 1653f9b03
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 57 pins
Phase 8 Post Processing Netlist | Checksum: 16dd409b1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3370.789 ; gain = 56.027 ; free physical = 2146 ; free virtual = 11051
Post Processing Netlist | Checksum: 16dd409b1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: fbc2d9fd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3370.789 ; gain = 56.027 ; free physical = 2149 ; free virtual = 11055

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3370.789 ; gain = 0.000 ; free physical = 2155 ; free virtual = 11061
Phase 9.2 Verifying Netlist Connectivity | Checksum: fbc2d9fd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3370.789 ; gain = 56.027 ; free physical = 2155 ; free virtual = 11061
Phase 9 Finalization | Checksum: fbc2d9fd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3370.789 ; gain = 56.027 ; free physical = 2155 ; free virtual = 11061
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             821  |            2489  |                                            109  |
|  Constant propagation         |            1500  |            2658  |                                            133  |
|  Sweep                        |               0  |            3071  |                                            311  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               3  |                                            127  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fbc2d9fd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3370.789 ; gain = 56.027 ; free physical = 2155 ; free virtual = 11061
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3370.789 ; gain = 0.000 ; free physical = 2155 ; free virtual = 11061

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 2 Total Ports: 52
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1a44fc047

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.3 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1208 ; free virtual = 10112
Ending Power Optimization Task | Checksum: 1a44fc047

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 4494.648 ; gain = 1123.859 ; free physical = 1208 ; free virtual = 10112

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a44fc047

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1208 ; free virtual = 10112

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1208 ; free virtual = 10112
Ending Netlist Obfuscation Task | Checksum: 1a2c0928c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1208 ; free virtual = 10112
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 697 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 4494.648 ; gain = 1452.684 ; free physical = 1208 ; free virtual = 10112
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1195 ; free virtual = 10102
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1195 ; free virtual = 10102
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1146 ; free virtual = 10109
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1144 ; free virtual = 10109
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1144 ; free virtual = 10109
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1143 ; free virtual = 10108
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1142 ; free virtual = 10108
INFO: [Common 17-1381] The checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10142
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1199 ; free virtual = 10152
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13a398b93

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1199 ; free virtual = 10152
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1199 ; free virtual = 10152

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c875ade1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1198 ; free virtual = 10154

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f91d7e92

Time (s): cpu = 00:01:04 ; elapsed = 00:00:28 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1131 ; free virtual = 10083

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f91d7e92

Time (s): cpu = 00:01:04 ; elapsed = 00:00:28 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1131 ; free virtual = 10083
Phase 1 Placer Initialization | Checksum: 1f91d7e92

Time (s): cpu = 00:01:04 ; elapsed = 00:00:29 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1133 ; free virtual = 10085

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fc33d075

Time (s): cpu = 00:01:23 ; elapsed = 00:00:34 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1141 ; free virtual = 10097

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a19e38e1

Time (s): cpu = 00:01:43 ; elapsed = 00:00:40 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1110 ; free virtual = 10066

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a19e38e1

Time (s): cpu = 00:01:43 ; elapsed = 00:00:41 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1122 ; free virtual = 10078

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1009bcb83

Time (s): cpu = 00:03:40 ; elapsed = 00:01:24 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1110 ; free virtual = 10064

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 1597 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 727 nets or LUTs. Breaked 1 LUT, combined 726 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0. Replicated 46 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 46 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 46 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1098 ; free virtual = 10055
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1095 ; free virtual = 10052

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            726  |                   727  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           46  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           47  |            726  |                   728  |           0  |           9  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 12c25496f

Time (s): cpu = 00:04:02 ; elapsed = 00:01:35 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1115 ; free virtual = 10072
Phase 2.4 Global Placement Core | Checksum: 13829a6f5

Time (s): cpu = 00:04:08 ; elapsed = 00:01:38 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1102 ; free virtual = 10059
Phase 2 Global Placement | Checksum: 13829a6f5

Time (s): cpu = 00:04:08 ; elapsed = 00:01:38 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1102 ; free virtual = 10059

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1827d4360

Time (s): cpu = 00:04:31 ; elapsed = 00:01:44 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1114 ; free virtual = 10071

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cd7351de

Time (s): cpu = 00:05:24 ; elapsed = 00:02:11 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1105 ; free virtual = 10059

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17972745b

Time (s): cpu = 00:05:26 ; elapsed = 00:02:12 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1092 ; free virtual = 10051

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 183f8b049

Time (s): cpu = 00:05:27 ; elapsed = 00:02:13 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1093 ; free virtual = 10051

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 280f03126

Time (s): cpu = 00:05:56 ; elapsed = 00:02:48 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1084 ; free virtual = 10037

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24eff59de

Time (s): cpu = 00:06:00 ; elapsed = 00:02:51 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1083 ; free virtual = 10036

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 27d601502

Time (s): cpu = 00:06:01 ; elapsed = 00:02:53 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1098 ; free virtual = 10055
Phase 3 Detail Placement | Checksum: 27d601502

Time (s): cpu = 00:06:02 ; elapsed = 00:02:53 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1099 ; free virtual = 10056

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bd6d4e53

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.097 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 26fcfbb23

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1102 ; free virtual = 10060
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_reset_sync_inst/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_reset_sync_inst/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_reset_sync_inst/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_reset_sync_inst/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_reset_sync_inst/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_reset_sync_inst/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_reset_sync_inst/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_reset_sync_inst/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_specwin/U0/u_specwin_reset_sync_inst/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_specwin/U0/u_specwin_axi_lite_inst/u_specwin_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 17 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 17, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 26fcfbb23

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1088 ; free virtual = 10045
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bd6d4e53

Time (s): cpu = 00:07:38 ; elapsed = 00:03:25 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1086 ; free virtual = 10043

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.097. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1954716e9

Time (s): cpu = 00:08:57 ; elapsed = 00:03:57 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1104 ; free virtual = 10060

Time (s): cpu = 00:08:57 ; elapsed = 00:03:57 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1104 ; free virtual = 10060
Phase 4.1 Post Commit Optimization | Checksum: 1954716e9

Time (s): cpu = 00:08:58 ; elapsed = 00:03:58 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1080 ; free virtual = 10036

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1954716e9

Time (s): cpu = 00:09:00 ; elapsed = 00:03:59 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1085 ; free virtual = 10042

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                8x8|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1954716e9

Time (s): cpu = 00:09:00 ; elapsed = 00:04:00 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1085 ; free virtual = 10042
Phase 4.3 Placer Reporting | Checksum: 1954716e9

Time (s): cpu = 00:09:01 ; elapsed = 00:04:01 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1087 ; free virtual = 10043

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1087 ; free virtual = 10043

Time (s): cpu = 00:09:01 ; elapsed = 00:04:01 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1087 ; free virtual = 10043
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d52af03d

Time (s): cpu = 00:09:02 ; elapsed = 00:04:02 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1087 ; free virtual = 10043
Ending Placer Task | Checksum: 1b5cc0dc2

Time (s): cpu = 00:09:02 ; elapsed = 00:04:02 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1097 ; free virtual = 10054
105 Infos, 697 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:07 ; elapsed = 00:04:06 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1098 ; free virtual = 10055
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1094 ; free virtual = 10051
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1084 ; free virtual = 10042
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1030 ; free virtual = 10072
Wrote PlaceDB: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 845 ; free virtual = 10060
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 845 ; free virtual = 10060
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 844 ; free virtual = 10060
Wrote Netlist Cache: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 829 ; free virtual = 10059
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 829 ; free virtual = 10059
Write Physdb Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 829 ; free virtual = 10059
INFO: [Common 17-1381] The checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1033 ; free virtual = 10059
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035i'

Starting Initial Update Timing Task

Time (s): cpu = 00:01:02 ; elapsed = 00:00:15 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1025 ; free virtual = 10049
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 697 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:17 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 1025 ; free virtual = 10049
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 943 ; free virtual = 10050
Wrote PlaceDB: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 740 ; free virtual = 10028
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 740 ; free virtual = 10028
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 748 ; free virtual = 10037
Wrote Netlist Cache: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 736 ; free virtual = 10038
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 735 ; free virtual = 10038
Write Physdb Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 735 ; free virtual = 10038
INFO: [Common 17-1381] The checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/impl_1/system_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4494.648 ; gain = 0.000 ; free physical = 958 ; free virtual = 10059
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035i'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d9e2e7fd ConstDB: 0 ShapeSum: dbe925c5 RouteDB: 0
Post Restoration Checksum: NetGraph: b136b0ca | NumContArr: f0023bde | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3268ae1e2

Time (s): cpu = 00:01:15 ; elapsed = 00:00:39 . Memory (MB): peak = 4643.332 ; gain = 64.984 ; free physical = 794 ; free virtual = 9890

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3268ae1e2

Time (s): cpu = 00:01:16 ; elapsed = 00:00:40 . Memory (MB): peak = 4647.332 ; gain = 68.984 ; free physical = 788 ; free virtual = 9884

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3268ae1e2

Time (s): cpu = 00:01:17 ; elapsed = 00:00:40 . Memory (MB): peak = 4647.332 ; gain = 68.984 ; free physical = 786 ; free virtual = 9882
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17097aeaf

Time (s): cpu = 00:02:46 ; elapsed = 00:01:10 . Memory (MB): peak = 4777.293 ; gain = 198.945 ; free physical = 663 ; free virtual = 9759
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.218  | TNS=0.000  | WHS=-0.401 | THS=-4322.964|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 133a53807

Time (s): cpu = 00:04:13 ; elapsed = 00:01:32 . Memory (MB): peak = 4777.293 ; gain = 198.945 ; free physical = 651 ; free virtual = 9749
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.218  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1a299db9d

Time (s): cpu = 00:04:14 ; elapsed = 00:01:33 . Memory (MB): peak = 4777.293 ; gain = 198.945 ; free physical = 670 ; free virtual = 9766

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 219247
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 219246
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19627ac74

Time (s): cpu = 00:04:17 ; elapsed = 00:01:33 . Memory (MB): peak = 4833.191 ; gain = 254.844 ; free physical = 621 ; free virtual = 9718

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19627ac74

Time (s): cpu = 00:04:17 ; elapsed = 00:01:33 . Memory (MB): peak = 4833.191 ; gain = 254.844 ; free physical = 621 ; free virtual = 9718

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2fc3662f2

Time (s): cpu = 00:05:04 ; elapsed = 00:01:49 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 325 ; free virtual = 9421
Phase 3 Initial Routing | Checksum: 2fc3662f2

Time (s): cpu = 00:05:05 ; elapsed = 00:01:49 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 325 ; free virtual = 9421

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6957
 Number of Nodes with overlaps = 336
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.065  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12a569550

Time (s): cpu = 00:06:14 ; elapsed = 00:02:20 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 294 ; free virtual = 9394
Phase 4 Rip-up And Reroute | Checksum: 12a569550

Time (s): cpu = 00:06:14 ; elapsed = 00:02:20 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 294 ; free virtual = 9394

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13ba82c97

Time (s): cpu = 00:06:46 ; elapsed = 00:02:27 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 315 ; free virtual = 9412
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.065  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 192f5a8b7

Time (s): cpu = 00:06:46 ; elapsed = 00:02:28 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 315 ; free virtual = 9412

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 192f5a8b7

Time (s): cpu = 00:06:46 ; elapsed = 00:02:28 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 315 ; free virtual = 9412
Phase 5 Delay and Skew Optimization | Checksum: 192f5a8b7

Time (s): cpu = 00:06:46 ; elapsed = 00:02:28 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 315 ; free virtual = 9412

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a8838ade

Time (s): cpu = 00:07:22 ; elapsed = 00:02:37 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 305 ; free virtual = 9402
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.065  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14e054e53

Time (s): cpu = 00:07:23 ; elapsed = 00:02:37 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 305 ; free virtual = 9402
Phase 6 Post Hold Fix | Checksum: 14e054e53

Time (s): cpu = 00:07:23 ; elapsed = 00:02:38 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 305 ; free virtual = 9402

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.7421 %
  Global Horizontal Routing Utilization  = 17.1116 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14e054e53

Time (s): cpu = 00:07:24 ; elapsed = 00:02:38 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 305 ; free virtual = 9402

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14e054e53

Time (s): cpu = 00:07:25 ; elapsed = 00:02:38 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 303 ; free virtual = 9400

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 134fd7f3d

Time (s): cpu = 00:07:34 ; elapsed = 00:02:43 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 279 ; free virtual = 9381

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.065  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 134fd7f3d

Time (s): cpu = 00:08:08 ; elapsed = 00:02:51 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 305 ; free virtual = 9404
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1d9f81cfc

Time (s): cpu = 00:08:11 ; elapsed = 00:02:54 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 297 ; free virtual = 9398
Ending Routing Task | Checksum: 1d9f81cfc

Time (s): cpu = 00:08:13 ; elapsed = 00:02:56 . Memory (MB): peak = 5124.832 ; gain = 546.484 ; free physical = 307 ; free virtual = 9408

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 697 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:21 ; elapsed = 00:03:01 . Memory (MB): peak = 5124.832 ; gain = 630.184 ; free physical = 296 ; free virtual = 9397
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 5204.871 ; gain = 80.039 ; free physical = 289 ; free virtual = 9392
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:49 ; elapsed = 00:00:41 . Memory (MB): peak = 5204.871 ; gain = 0.000 ; free physical = 289 ; free virtual = 9388
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
140 Infos, 698 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:21 ; elapsed = 00:00:25 . Memory (MB): peak = 5204.871 ; gain = 0.000 ; free physical = 341 ; free virtual = 9342
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 5395.832 ; gain = 190.961 ; free physical = 215 ; free virtual = 9108
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5395.832 ; gain = 0.000 ; free physical = 349 ; free virtual = 9129
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.36 . Memory (MB): peak = 5395.832 ; gain = 0.000 ; free physical = 226 ; free virtual = 9098
Wrote PlaceDB: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 5395.832 ; gain = 0.000 ; free physical = 294 ; free virtual = 9108
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5395.832 ; gain = 0.000 ; free physical = 294 ; free virtual = 9108
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5395.832 ; gain = 0.000 ; free physical = 250 ; free virtual = 9099
Wrote Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5395.832 ; gain = 0.000 ; free physical = 234 ; free virtual = 9096
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5395.832 ; gain = 0.000 ; free physical = 233 ; free virtual = 9095
Write Physdb Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 5395.832 ; gain = 0.000 ; free physical = 233 ; free virtual = 9095
INFO: [Common 17-1381] The checkpoint '/home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 5395.832 ; gain = 0.000 ; free physical = 572 ; free virtual = 9101
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035i'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp input i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2 input i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im input i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re input i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product1_mul_temp input i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product1_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product1_mul_temp input i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product1_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product_mul_temp input i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product_mul_temp input i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product1_mul_temp output i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product1_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product_mul_temp output i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_im/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re multiplier stage i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/Product_out1_re/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product1_mul_temp multiplier stage i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product1_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product_mul_temp multiplier stage i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_windower/Product_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I0) is not included in the LUT equation: 'O6=(A6*A2*A5*A3)+(A6*A2*A5*(~A3)*A4)+(A6*A2*(~A5)*A4)+(A6*(~A2)*A3)+(A6*(~A2)*(~A3)*A4)+((~A6)*A3)+((~A6)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A2*A4)+(A2*(~A4)*A1)+((~A2)*A6*A1)+((~A2)*(~A6)*A4)+((~A2)*(~A6)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I0) is not included in the LUT equation: 'O6=(A3*A1)+(A3*(~A1)*A2)+((~A3)*A4*A2)+((~A3)*(~A4)*A1)+((~A3)*(~A4)*(~A1)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O6=(A6*A2)+((~A6)*A3)+((~A6)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A3*A4)+(A3*(~A4)*A2)+((~A3)*A6*A2)+((~A3)*(~A6)*A4)+((~A3)*(~A6)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O6=(A4*A5)+((~A4)*A3)+((~A4)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_dmac_spec/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 has an input control pin i_system_wrapper/system_i/axi_dmac_spec/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/WEBWE[0] (net: i_system_wrapper/system_i/axi_dmac_spec/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0_0[0]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/Delay3_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_dmac_spec/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 has an input control pin i_system_wrapper/system_i/axi_dmac_spec/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/WEBWE[1] (net: i_system_wrapper/system_i/axi_dmac_spec/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0_0[0]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/Delay3_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_dmac_spec/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 has an input control pin i_system_wrapper/system_i/axi_dmac_spec/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/WEBWE[2] (net: i_system_wrapper/system_i/axi_dmac_spec/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0_0[0]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/Delay3_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_dmac_spec/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 has an input control pin i_system_wrapper/system_i/axi_dmac_spec/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_dmac_spec/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0_0[0]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/Delay3_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[11] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[6]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/FSM_sequential_wrStateMachineBitNatural_wrState_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[11] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[6]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/FSM_sequential_wrStateMachineBitNatural_wrState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[12] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[7]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/FSM_sequential_wrStateMachineBitNatural_wrState_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[12] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[7]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/FSM_sequential_wrStateMachineBitNatural_wrState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[12] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[7]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/wrStateMachineBitNatural_wrAddrCnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[12] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[7]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/wrStateMachineBitNatural_wrAddrCnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[13] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[8]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/FSM_sequential_wrStateMachineBitNatural_wrState_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[13] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[8]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/FSM_sequential_wrStateMachineBitNatural_wrState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[13] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[8]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/wrStateMachineBitNatural_wrAddrCnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[13] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[8]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/wrStateMachineBitNatural_wrAddrCnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[14] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[9]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/FSM_sequential_wrStateMachineBitNatural_wrState_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[14] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[9]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/FSM_sequential_wrStateMachineBitNatural_wrState_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[14] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[9]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/wrStateMachineBitNatural_wrAddrCnt_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg/ADDRARDADDR[14] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ADDRARDADDR[9]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_NaturalOrder_Stage/wrStateMachineBitNatural_wrAddrCnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENARDEN (net: i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENBWREN (net: i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_0/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENARDEN (net: i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENBWREN (net: i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_1/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENARDEN (net: i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENBWREN (net: i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_2/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENARDEN (net: i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENBWREN (net: i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_3/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENARDEN (net: i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/data_reg_axi_enable_1_1_reg_0_repN_14_alias) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg_replica_14) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENBWREN (net: i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/data_reg_axi_enable_1_1_reg_0_repN_14_alias) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_4/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg_replica_14) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENARDEN (net: i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENBWREN (net: i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_5/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENARDEN (net: i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENBWREN (net: i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_6/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENARDEN (net: i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg has an input control pin i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg/ENBWREN (net: i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_dut_inst/u_AVAPSII_r_ip_src_AVAPSII_rcvr/u_NCO_HDL_Optimized/u_Wave_inst/u_CosineWave_inst/E[0]) which is driven by a register (i_system_wrapper/system_i/AVAPSII_rcvr_7/inst/u_AVAPSII_r_ip_axi_lite_inst/u_AVAPSII_r_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_SDF1_1_1/u_dataMEM_im_0_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_SDF1_1_1/u_dataMEM_im_0_1/ram_reg/ADDRARDADDR[11] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_SDF1_1_1/u_dataMEM_im_0_1/Q[7]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_SDF1_1_1/u_SDFCOMMUTATOR_1/SDFCummutator_wrAddr_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_SDF1_1_1/u_dataMEM_im_0_1/ram_reg has an input control pin i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_SDF1_1_1/u_dataMEM_im_0_1/ram_reg/ADDRARDADDR[12] (net: i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_SDF1_1_1/u_dataMEM_im_0_1/Q[8]) which is driven by a register (i_system_wrapper/system_i/axi_specwin/U0/u_specwin_dut_inst/u_specwin_src_specwin/u_specsample/u_FFT/u_SDF1_1_1/u_SDFCOMMUTATOR_1/SDFCummutator_wrAddr_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 122 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], i_system_wrapper/system_i/axi_hp2_interconnect/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.rd_rst_reg[1:0], i_system_wrapper/system_i/axi_hp2_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 73 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 140 Warnings, 24 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 38024832 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:33 ; elapsed = 00:00:34 . Memory (MB): peak = 5928.309 ; gain = 532.477 ; free physical = 308 ; free virtual = 8615
INFO: [Common 17-206] Exiting Vivado at Thu Mar  7 15:54:10 2024...
[Thu Mar  7 15:54:16 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:11:31 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 5118 ; free virtual = 13429
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 5094 ; free virtual = 13406
INFO: [Netlist 29-17] Analyzing 24199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.4 . Memory (MB): peak = 4830.938 ; gain = 0.000 ; free physical = 4801 ; free virtual = 13116
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5273.375 ; gain = 0.000 ; free physical = 4376 ; free virtual = 12689
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5273.375 ; gain = 0.000 ; free physical = 4376 ; free virtual = 12689
Read PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5379.758 ; gain = 106.383 ; free physical = 4252 ; free virtual = 12563
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5379.758 ; gain = 0.000 ; free physical = 4252 ; free virtual = 12563
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5448.758 ; gain = 69.000 ; free physical = 4194 ; free virtual = 12507
Read Physdb Files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5448.758 ; gain = 175.383 ; free physical = 4194 ; free virtual = 12507
Restored from archive | CPU: 5.400000 secs | Memory: 244.683105 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5448.758 ; gain = 175.383 ; free physical = 4194 ; free virtual = 12507
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5448.758 ; gain = 0.000 ; free physical = 4183 ; free virtual = 12496
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 261 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 52 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 143 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 13 instances
  SRLC32E => SRL16E: 27 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5448.793 ; gain = 617.855 ; free physical = 4194 ; free virtual = 12507
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:01:11 ; elapsed = 00:00:16 . Memory (MB): peak = 6453.055 ; gain = 1004.262 ; free physical = 3256 ; free virtual = 11565
GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set
GENERATE_PORTS_REPORTS: IP ports properties and nets report files won't be generated because ADI_EXTRACT_PORTS env var is not set
GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 6473.055 ; gain = 20.000 ; free physical = 3235 ; free virtual = 11544
INFO: [Project 1-1918] Creating Hardware Platform: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.sdk/system_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/martinc/AVAPS-chassis/AVAPS-adi-hdl/projects/adrv9361z7035/avaps_revc/adrv9361z7035_avaps_revc.sdk/system_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/opt/local/Xilinx/Vivado/2023.2/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6571.055 ; gain = 98.000 ; free physical = 3112 ; free virtual = 11424
# source $ad_hdl_dir/library/axi_ad9361/axi_ad9361_delay.tcl
## set m_file [open "axi_ad9361_delay.log" w]
## set m_ios [get_ports -filter {NAME =~ rx_*_in*}]
## set m_ddr_ios [get_pins -hierarchical -filter {NAME =~ *i_rx_data_iddr/C || NAME =~ *i_rx_data_iddr/D}]
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 100 -nworst 1 -delay_type max -sort_by slack.
## set m_info [report_timing -no_header -return_string -from $m_ios -to $m_ddr_ios -max_paths 100]
## set m_sources {}
## set m_string $m_info
## while {[regexp {\s+Source:\s+(.*?)\s+(.*)} $m_string m1 m_value m_string] == 1} {
##   lappend m_sources $m_value
## }
## set m_destinations {}
## set m_string $m_info
## while {[regexp {\s+Destination:\s+(.*?)\s+(.*)} $m_string m1 m_value m_string] == 1} {
##   lappend m_destinations $m_value
## }
## set m_delays {}
## set m_string $m_info
## while {[regexp {\s+Data\s+Path\s+Delay:\s+(.*?)\s+(.*)} $m_string m1 m_value m_string] == 1} {
##   lappend m_delays $m_value
## }
## set m_size [llength $m_sources]
## if {[llength $m_destinations] != $m_size} {
##   puts "CRITICAL WARNING: axi_ad9361_delay.tcl, source-destination size mismatch"
## }
## if {[llength $m_delays] != $m_size} {
##   puts "CRITICAL WARNING: axi_ad9361_delay.tcl, source-delay size mismatch"
## }
## for {set m_index 0} {$m_index < $m_size} {incr m_index} {
##   set m_delay [lindex $m_delays $m_index]
##   set m_source [lindex $m_sources $m_index]
##   set m_destination [lindex $m_destinations $m_index]
##   puts "$m_source $m_destination $m_delay"
##   puts $m_file "$m_source $m_destination $m_delay"
## }
rx_frame_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D 1.267ns
rx_data_in[10] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/D 1.247ns
rx_data_in[11] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/D 1.247ns
rx_data_in[6] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/D 1.233ns
rx_data_in[9] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/D 1.221ns
rx_data_in[7] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/D 1.219ns
rx_data_in[0] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D 1.218ns
rx_data_in[1] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D 1.217ns
rx_data_in[2] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D 1.213ns
rx_data_in[8] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/D 1.213ns
rx_data_in[3] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D 1.211ns
rx_data_in[4] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D 1.211ns
rx_data_in[5] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D 1.211ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C 5.048ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C 5.048ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C 5.048ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C 5.048ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C 5.046ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C 5.046ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/C 5.046ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/C 5.046ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/C 5.046ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/C 5.046ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/C 5.045ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/C 5.045ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C 5.043ns
## puts $m_file "\nDetails:\n"
## puts $m_file $m_info
## close $m_file
INFO: [Common 17-206] Exiting Vivado at Thu Mar  7 15:55:10 2024...
