$date
	Sun Oct 23 09:50:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#842431
b11100 !
1"
#842434
b11100 &
b11100 %
1$
#842435
0"
#842438
b1110 &
b1110 %
#842442
b111 &
b111 %
#842446
b10110 &
b10110 %
#842450
b1011 &
b1011 %
#842454
b100010 &
b100010 %
#842458
b10001 &
b10001 %
#842462
b110100 &
b110100 %
#842466
b11010 &
b11010 %
#842470
b1101 &
b1101 %
#842474
b101000 &
b101000 %
#842478
b10100 &
b10100 %
#842482
b1010 &
b1010 %
#842486
b101 &
b101 %
#842490
b10000 &
b10000 %
#842494
b1000 &
b1000 %
#842498
b100 &
b100 %
#842502
b10 &
b10 %
#842506
b1 &
b1 %
1#
#842510
b0 &
0#
b0 %
0$
#1881947
b11010 !
1"
#1881950
b11010 &
b11010 %
1$
#1881951
0"
#1881954
b1101 &
b1101 %
#1881958
b101000 &
b101000 %
#1881962
b10100 &
b10100 %
#1881966
b1010 &
b1010 %
#1881970
b101 &
b101 %
#1881974
b10000 &
b10000 %
#1881978
b1000 &
b1000 %
#1881982
b100 &
b100 %
#1881986
b10 &
b10 %
#1881990
b1 &
1#
b1 %
#1881994
b0 &
b0 %
0#
0$
#2931839
b10 !
1"
#2931842
b10 &
b10 %
1$
#2931843
0"
#2931846
b1 &
1#
b1 %
#2931850
b0 &
b0 %
0#
0$
#4500012
