{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585776416321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585776416336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 14:26:56 2020 " "Processing started: Wed Apr 01 14:26:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585776416336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585776416336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArithStage -c ArithStage " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArithStage -c ArithStage" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585776416336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585776417477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585776417477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithstage.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithstage.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ArithStage " "Found entity 1: ArithStage" {  } { { "ArithStage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab10/ArithStage/ArithStage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585776439440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585776439440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArithStage " "Elaborating entity \"ArithStage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585776439659 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "AND2 inst1 " "Logic function of type AND2 and instance \"inst1\" is already defined as a signal name or another logic function" {  } { { "ArithStage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab10/ArithStage/ArithStage.bdf" { { 384 336 400 432 "inst1" "" } { 264 336 400 312 "inst1" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1585776439721 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "AND2 inst1 " "Logic function of type AND2 and instance \"inst1\" is already defined as a signal name or another logic function" {  } { { "ArithStage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab10/ArithStage/ArithStage.bdf" { { 504 336 400 552 "inst1" "" } { 264 336 400 312 "inst1" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1585776439721 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "AND2 inst1 " "Logic function of type AND2 and instance \"inst1\" is already defined as a signal name or another logic function" {  } { { "ArithStage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab10/ArithStage/ArithStage.bdf" { { 624 336 400 672 "inst1" "" } { 264 336 400 312 "inst1" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1585776439721 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "AND2 inst1 " "Logic function of type AND2 and instance \"inst1\" is already defined as a signal name or another logic function" {  } { { "ArithStage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab10/ArithStage/ArithStage.bdf" { { 744 336 400 792 "inst1" "" } { 264 336 400 312 "inst1" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1585776439721 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "AND2 inst1 " "Logic function of type AND2 and instance \"inst1\" is already defined as a signal name or another logic function" {  } { { "ArithStage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab10/ArithStage/ArithStage.bdf" { { 864 336 400 912 "inst1" "" } { 264 336 400 312 "inst1" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1585776439737 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "AND2 inst1 " "Logic function of type AND2 and instance \"inst1\" is already defined as a signal name or another logic function" {  } { { "ArithStage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab10/ArithStage/ArithStage.bdf" { { 984 336 400 1032 "inst1" "" } { 264 336 400 312 "inst1" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1585776439737 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "AND2 inst1 " "Logic function of type AND2 and instance \"inst1\" is already defined as a signal name or another logic function" {  } { { "ArithStage.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab10/ArithStage/ArithStage.bdf" { { 1104 336 400 1152 "inst1" "" } { 264 336 400 312 "inst1" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1585776439737 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585776439768 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585776440362 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 01 14:27:20 2020 " "Processing ended: Wed Apr 01 14:27:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585776440362 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585776440362 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585776440362 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585776440362 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585776443893 ""}
