 arch	  circuit	  script_params	  vpr_status	  total_wirelength	  total_runtime	  num_clb	  min_chan_width	  crit_path_delay	 
 stratixiv_arch.timing.xml	  styr.blif	  common	  success	  746	  18.77	  -1	  22	  -1	 
