{
  "id": "ot_stateDiagram_00396",
  "source": "other",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/47f8a16641658f570a69c3af3c9724b29ea39187/projects/components/bridge/docs/bridge_mas/assets/mermaid/w_tracking_fsm.mmd",
  "source_type": "github_search_special",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "diagram_type": "stateDiagram",
  "code": "%%{init: {'theme': 'neutral'}}%%\nstateDiagram-v2\n    [*] --> IDLE\n    IDLE --> WRITING : AW handshake<br/>(AWVALID && AWREADY)\n    WRITING --> IDLE : W complete<br/>(WVALID && WREADY && WLAST)\n",
  "content_size": 193,
  "collected_at": "2026-02-06T10:41:39.711018",
  "compilation_status": "success",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z"
}