Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:14:16 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.337        0.000                      0                 1485        0.155        0.000                      0                 1485        3.000        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.337        0.000                      0                 1485        0.155        0.000                      0                 1485        3.000        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 fsm2/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.076ns (17.307%)  route 5.141ns (82.693%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm2/clk
    SLICE_X31Y56         FDRE                                         r  fsm2/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[12]/Q
                         net (fo=2, routed)           1.056     2.485    fsm2/fsm2_out[12]
    SLICE_X32Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.609 f  fsm2/B_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.635     3.244    fsm2/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.368 f  fsm2/B_addr0[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.517     3.885    fsm2/B_addr0[3]_INST_0_i_4_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.009 f  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=22, routed)          0.537     4.547    fsm2/B_addr0[3]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.671 f  fsm2/out_tmp_reg_i_34__1/O
                         net (fo=133, routed)         1.573     6.243    fsm5/out_tmp0_1
    SLICE_X22Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.367 r  fsm5/out_tmp_reg_i_29/O
                         net (fo=2, routed)           0.823     7.190    mult2/I1_0[4]
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362     7.527    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 fsm2/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 1.076ns (17.717%)  route 4.997ns (82.283%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm2/clk
    SLICE_X31Y56         FDRE                                         r  fsm2/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[12]/Q
                         net (fo=2, routed)           1.056     2.485    fsm2/fsm2_out[12]
    SLICE_X32Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.609 f  fsm2/B_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.635     3.244    fsm2/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.368 f  fsm2/B_addr0[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.517     3.885    fsm2/B_addr0[3]_INST_0_i_4_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.009 f  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=22, routed)          0.537     4.547    fsm2/B_addr0[3]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.671 f  fsm2/out_tmp_reg_i_34__1/O
                         net (fo=133, routed)         1.573     6.243    fsm5/out_tmp0_1
    SLICE_X22Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.367 r  fsm5/out_tmp_reg_i_29/O
                         net (fo=2, routed)           0.679     7.046    mult2/I1_0[4]
    DSP48_X1Y18          DSP48E1                                      r  mult2/out_tmp0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y18          DSP48E1                                      r  mult2/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450     7.439    mult2/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.046    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 fsm2/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.076ns (17.878%)  route 4.942ns (82.122%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm2/clk
    SLICE_X31Y56         FDRE                                         r  fsm2/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[12]/Q
                         net (fo=2, routed)           1.056     2.485    fsm2/fsm2_out[12]
    SLICE_X32Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.609 f  fsm2/B_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.635     3.244    fsm2/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.368 f  fsm2/B_addr0[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.517     3.885    fsm2/B_addr0[3]_INST_0_i_4_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.009 f  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=22, routed)          0.537     4.547    fsm2/B_addr0[3]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.671 f  fsm2/out_tmp_reg_i_34__1/O
                         net (fo=133, routed)         1.233     5.904    fsm5/out_tmp0_1
    SLICE_X24Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.028 r  fsm5/out_tmp_reg_i_9/O
                         net (fo=1, routed)           0.964     6.991    mult2/I2[24]
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450     7.439    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 fsm2/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.076ns (17.991%)  route 4.905ns (82.009%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm2/clk
    SLICE_X31Y56         FDRE                                         r  fsm2/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[12]/Q
                         net (fo=2, routed)           1.056     2.485    fsm2/fsm2_out[12]
    SLICE_X32Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.609 f  fsm2/B_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.635     3.244    fsm2/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.368 f  fsm2/B_addr0[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.517     3.885    fsm2/B_addr0[3]_INST_0_i_4_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.009 f  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=22, routed)          0.537     4.547    fsm2/B_addr0[3]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.671 f  fsm2/out_tmp_reg_i_34__1/O
                         net (fo=133, routed)         1.383     6.053    fsm5/out_tmp0_1
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.177 r  fsm5/out_tmp_reg_i_11/O
                         net (fo=1, routed)           0.776     6.954    mult2/I2[22]
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     7.439    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 fsm2/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.076ns (17.764%)  route 4.981ns (82.236%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm2/clk
    SLICE_X31Y56         FDRE                                         r  fsm2/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm2/out_reg[12]/Q
                         net (fo=2, routed)           1.056     2.485    fsm2/fsm2_out[12]
    SLICE_X32Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.609 r  fsm2/B_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.635     3.244    fsm2/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.368 r  fsm2/B_addr0[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.517     3.885    fsm2/B_addr0[3]_INST_0_i_4_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.009 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=22, routed)          0.537     4.547    fsm2/B_addr0[3]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.671 r  fsm2/out_tmp_reg_i_34__1/O
                         net (fo=133, routed)         0.835     5.506    fsm2/out_reg[3]_0
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.630 r  fsm2/out_tmp_reg_i_1__0/O
                         net (fo=53, routed)          1.400     7.030    mult2/p_0_in
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.347     7.542    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 fsm2/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 1.076ns (17.847%)  route 4.953ns (82.153%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm2/clk
    SLICE_X31Y56         FDRE                                         r  fsm2/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[12]/Q
                         net (fo=2, routed)           1.056     2.485    fsm2/fsm2_out[12]
    SLICE_X32Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.609 f  fsm2/B_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.635     3.244    fsm2/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.368 f  fsm2/B_addr0[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.517     3.885    fsm2/B_addr0[3]_INST_0_i_4_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.009 f  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=22, routed)          0.537     4.547    fsm2/B_addr0[3]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.671 f  fsm2/out_tmp_reg_i_34__1/O
                         net (fo=133, routed)         1.432     6.103    fsm5/out_tmp0_1
    SLICE_X21Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.227 r  fsm5/out_tmp_reg_i_19/O
                         net (fo=2, routed)           0.775     7.002    mult2/I1_0[14]
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362     7.527    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 fsm2/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 1.076ns (17.853%)  route 4.951ns (82.147%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm2/clk
    SLICE_X31Y56         FDRE                                         r  fsm2/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[12]/Q
                         net (fo=2, routed)           1.056     2.485    fsm2/fsm2_out[12]
    SLICE_X32Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.609 f  fsm2/B_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.635     3.244    fsm2/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.368 f  fsm2/B_addr0[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.517     3.885    fsm2/B_addr0[3]_INST_0_i_4_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.009 f  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=22, routed)          0.537     4.547    fsm2/B_addr0[3]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.671 f  fsm2/out_tmp_reg_i_34__1/O
                         net (fo=133, routed)         1.436     6.107    fsm5/out_tmp0_1
    SLICE_X21Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.231 r  fsm5/out_tmp_reg_i_30/O
                         net (fo=2, routed)           0.769     7.000    mult2/I1_0[3]
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     7.527    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 fsm2/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.076ns (18.127%)  route 4.860ns (81.873%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm2/clk
    SLICE_X31Y56         FDRE                                         r  fsm2/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[12]/Q
                         net (fo=2, routed)           1.056     2.485    fsm2/fsm2_out[12]
    SLICE_X32Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.609 f  fsm2/B_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.635     3.244    fsm2/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.368 f  fsm2/B_addr0[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.517     3.885    fsm2/B_addr0[3]_INST_0_i_4_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.009 f  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=22, routed)          0.537     4.547    fsm2/B_addr0[3]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.671 f  fsm2/out_tmp_reg_i_34__1/O
                         net (fo=133, routed)         1.223     5.894    mult2/out_tmp_reg__0_1
    SLICE_X30Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.018 r  mult2/out_tmp_reg__0_i_2__0/O
                         net (fo=1, routed)           0.891     6.909    mult1/I1[30]
    DSP48_X2Y18          DSP48E1                                      r  mult1/out_tmp_reg__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y18          DSP48E1                                      r  mult1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450     7.439    mult1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 fsm2/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.076ns (18.140%)  route 4.856ns (81.860%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm2/clk
    SLICE_X31Y56         FDRE                                         r  fsm2/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[12]/Q
                         net (fo=2, routed)           1.056     2.485    fsm2/fsm2_out[12]
    SLICE_X32Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.609 f  fsm2/B_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.635     3.244    fsm2/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.368 f  fsm2/B_addr0[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.517     3.885    fsm2/B_addr0[3]_INST_0_i_4_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.009 f  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=22, routed)          0.537     4.547    fsm2/B_addr0[3]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.671 f  fsm2/out_tmp_reg_i_34__1/O
                         net (fo=133, routed)         1.270     5.940    mult2/out_tmp_reg__0_1
    SLICE_X31Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.064 r  mult2/out_tmp_reg_i_31__0/O
                         net (fo=2, routed)           0.840     6.905    mult1/I1[2]
    DSP48_X2Y17          DSP48E1                                      r  mult1/out_tmp0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y17          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450     7.439    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 fsm2/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 1.076ns (18.148%)  route 4.853ns (81.852%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm2/clk
    SLICE_X31Y56         FDRE                                         r  fsm2/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[12]/Q
                         net (fo=2, routed)           1.056     2.485    fsm2/fsm2_out[12]
    SLICE_X32Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.609 f  fsm2/B_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.635     3.244    fsm2/B_addr0[3]_INST_0_i_9_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.368 f  fsm2/B_addr0[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.517     3.885    fsm2/B_addr0[3]_INST_0_i_4_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.124     4.009 f  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=22, routed)          0.537     4.547    fsm2/B_addr0[3]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.671 f  fsm2/out_tmp_reg_i_34__1/O
                         net (fo=133, routed)         1.436     6.107    fsm5/out_tmp0_1
    SLICE_X21Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.231 r  fsm5/out_tmp_reg_i_30/O
                         net (fo=2, routed)           0.671     6.902    mult2/I1_0[3]
    DSP48_X1Y18          DSP48E1                                      r  mult2/out_tmp0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y18          DSP48E1                                      r  mult2/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450     7.439    mult2/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  0.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mult0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y52         FDRE                                         r  mult0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[9]/Q
                         net (fo=1, routed)           0.112     0.663    CWrite00/Q[9]
    SLICE_X39Y53         FDRE                                         r  CWrite00/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    CWrite00/clk
    SLICE_X39Y53         FDRE                                         r  CWrite00/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.076     0.508    CWrite00/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult1/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult1/clk
    SLICE_X33Y51         FDRE                                         r  mult1/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_reg[7]/Q
                         net (fo=1, routed)           0.115     0.666    v0/Q[7]
    SLICE_X35Y52         FDRE                                         r  v0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    v0/clk
    SLICE_X35Y52         FDRE                                         r  v0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.076     0.508    v0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult1/clk
    SLICE_X32Y50         FDRE                                         r  mult1/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.055     0.614    mult1/p_1_in[2]
    SLICE_X32Y50         FDRE                                         r  mult1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult1/clk
    SLICE_X32Y50         FDRE                                         r  mult1/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y55         FDRE                                         r  mult0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[2]/Q
                         net (fo=1, routed)           0.110     0.661    CWrite00/Q[2]
    SLICE_X35Y54         FDRE                                         r  CWrite00/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    CWrite00/clk
    SLICE_X35Y54         FDRE                                         r  CWrite00/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.070     0.502    CWrite00/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mult0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y54         FDRE                                         r  mult0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[15]/Q
                         net (fo=1, routed)           0.113     0.664    CWrite00/Q[15]
    SLICE_X39Y53         FDRE                                         r  CWrite00/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    CWrite00/clk
    SLICE_X39Y53         FDRE                                         r  CWrite00/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.072     0.504    CWrite00/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult2/clk
    SLICE_X30Y45         FDRE                                         r  mult2/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult2/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.057     0.615    mult2/p_1_in[3]
    SLICE_X30Y45         FDRE                                         r  mult2/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult2/clk
    SLICE_X30Y45         FDRE                                         r  mult2/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.023     0.455    mult2/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 v0/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    v0/clk
    SLICE_X37Y51         FDRE                                         r  v0/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[18]/Q
                         net (fo=1, routed)           0.112     0.663    CWrite10/out_reg[18]_1
    SLICE_X37Y52         FDRE                                         r  CWrite10/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    CWrite10/clk
    SLICE_X37Y52         FDRE                                         r  CWrite10/out_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.070     0.502    CWrite10/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult2/clk
    SLICE_X31Y48         FDRE                                         r  mult2/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.113     0.664    mult2/p_1_in[14]
    SLICE_X31Y48         FDRE                                         r  mult2/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult2/clk
    SLICE_X31Y48         FDRE                                         r  mult2/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult1/clk
    SLICE_X33Y51         FDRE                                         r  mult1/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.052     0.590    mult1/p_1_in[7]
    SLICE_X33Y51         FDRE                                         r  mult1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult1/clk
    SLICE_X33Y51         FDRE                                         r  mult1/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult1/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y52         FDRE                                         r  mult0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[5]/Q
                         net (fo=1, routed)           0.112     0.663    CWrite00/Q[5]
    SLICE_X39Y51         FDRE                                         r  CWrite00/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    CWrite00/clk
    SLICE_X39Y51         FDRE                                         r  CWrite00/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.066     0.498    CWrite00/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y22   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y16   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y16   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y24   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y18   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y19   mult2/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X21Y47  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X23Y47  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X23Y47  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X26Y51  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y47  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X23Y47  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X23Y47  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y51  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y50  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y50  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y51  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y51  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y43  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y43  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y47  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X23Y47  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X23Y47  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y51  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y50  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y50  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y51  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y51  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y43  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y43  ARead00/out_reg[18]/C



