INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/turorial_ms/task/task.srcs/sources_1/new/task_max_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task_max_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA/turorial_ms/task/task.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
