#ChipScope Core Inserter Project File Version 3.0
#Tue Sep 06 22:14:05 CEST 2016
Project.device.designInputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\EDID test\\PANDA_LIGHT_cs.ngc
Project.device.designOutputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\EDID test\\PANDA_LIGHT_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\EDID test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=3
Project.filter<0>=*E_DDC*
Project.filter<1>=*tx_det*
Project.filter<2>=
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=g_clk
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataDepth=8192
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=11
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=tx_det_DEBOUNCE_inst/O
Project.unit<0>.triggerChannel<0><1>=E_DDC_MASTER_inst/cur_reg_error
Project.unit<0>.triggerChannel<0><2>=E_DDC_MASTER_inst/stm_proc.r_data_out_valid
Project.unit<0>.triggerChannel<0><3>=
Project.unit<0>.triggerChannel<0><4>=
Project.unit<0>.triggerChannel<0><5>=
Project.unit<0>.triggerChannel<0><6>=
Project.unit<0>.triggerChannel<0><7>=
Project.unit<0>.triggerChannel<1><0>=E_DDC_MASTER_inst/stm_proc.r_data_out<0>
Project.unit<0>.triggerChannel<1><1>=E_DDC_MASTER_inst/stm_proc.r_data_out<1>
Project.unit<0>.triggerChannel<1><2>=E_DDC_MASTER_inst/stm_proc.r_data_out<2>
Project.unit<0>.triggerChannel<1><3>=E_DDC_MASTER_inst/stm_proc.r_data_out<3>
Project.unit<0>.triggerChannel<1><4>=E_DDC_MASTER_inst/stm_proc.r_data_out<4>
Project.unit<0>.triggerChannel<1><5>=E_DDC_MASTER_inst/stm_proc.r_data_out<5>
Project.unit<0>.triggerChannel<1><6>=E_DDC_MASTER_inst/stm_proc.r_data_out<6>
Project.unit<0>.triggerChannel<1><7>=E_DDC_MASTER_inst/stm_proc.r_data_out<7>
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerPortCount=2
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortWidth<0>=3
Project.unit<0>.triggerPortWidth<1>=8
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
