

================================================================
== Vitis HLS Report for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5'
================================================================
* Date:           Fri Aug  2 15:04:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparsefpgaimp
* Solution:       loop_uhat_sparse_imp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_5  |        ?|        ?|        18|          7|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    144|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    114|    -|
|Register         |        -|   -|    526|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    526|    258|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln83_fu_143_p2   |         +|   0|  0|  71|          64|           1|
    |icmp_ln83_fu_133_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 144|         129|          67|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  42|          8|    1|          8|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_rhs_load         |   9|          2|   64|        128|
    |e_fu_40                           |   9|          2|   64|        128|
    |rhs_fu_36                         |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 114|         24|  198|        402|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |e_1_reg_185                       |  64|   0|   64|          0|
    |e_fu_40                           |  64|   0|   64|          0|
    |icmp_ln83_reg_190                 |   1|   0|    1|          0|
    |icmp_ln83_reg_190_pp0_iter1_reg   |   1|   0|    1|          0|
    |input_data_value_load_reg_204     |  64|   0|   64|          0|
    |integral_load_reg_214             |  64|   0|   64|          0|
    |mul1_reg_219                      |  64|   0|   64|          0|
    |rhs_1_reg_229                     |  64|   0|   64|          0|
    |rhs_fu_36                         |  64|   0|   64|          0|
    |wide_trip_count_cast_reg_180      |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 526|   0|  526|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|grp_fu_374_p_din0             |  out|   64|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|grp_fu_374_p_din1             |  out|   64|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|grp_fu_374_p_opcode           |  out|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|grp_fu_374_p_dout0            |   in|   64|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|grp_fu_374_p_ce               |  out|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|grp_fu_380_p_din0             |  out|   64|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|grp_fu_380_p_din1             |  out|   64|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|grp_fu_380_p_dout0            |   in|   64|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|grp_fu_380_p_ce               |  out|    1|  ap_ctrl_hs|  loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5|  return value|
|sext_ln83                     |   in|   32|     ap_none|                                  sext_ln83|        scalar|
|wide_trip_count               |   in|   32|     ap_none|                            wide_trip_count|        scalar|
|input_data_value_address0     |  out|   15|   ap_memory|                           input_data_value|         array|
|input_data_value_ce0          |  out|    1|   ap_memory|                           input_data_value|         array|
|input_data_value_q0           |   in|   64|   ap_memory|                           input_data_value|         array|
|input_data_colIndex_address0  |  out|   15|   ap_memory|                        input_data_colIndex|         array|
|input_data_colIndex_ce0       |  out|    1|   ap_memory|                        input_data_colIndex|         array|
|input_data_colIndex_q0        |   in|   15|   ap_memory|                        input_data_colIndex|         array|
|integral_address0             |  out|   15|   ap_memory|                                   integral|         array|
|integral_ce0                  |  out|    1|   ap_memory|                                   integral|         array|
|integral_q0                   |   in|   64|   ap_memory|                                   integral|         array|
|rhs_out                       |  out|   64|      ap_vld|                                    rhs_out|       pointer|
|rhs_out_ap_vld                |  out|    1|      ap_vld|                                    rhs_out|       pointer|
+------------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 7, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1" [sparsefpgaimp/loop_uhat_sparse.cpp:81]   --->   Operation 21 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%e = alloca i32 1" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 22 'alloca' 'e' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wide_trip_count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wide_trip_count"   --->   Operation 23 'read' 'wide_trip_count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln83_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln83"   --->   Operation 24 'read' 'sext_ln83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wide_trip_count_cast = sext i32 %wide_trip_count_read"   --->   Operation 25 'sext' 'wide_trip_count_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln83_cast = sext i32 %sext_ln83_read"   --->   Operation 26 'sext' 'sext_ln83_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln83 = store i64 %sext_ln83_cast, i64 %e" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 27 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 0, i64 %rhs" [sparsefpgaimp/loop_uhat_sparse.cpp:81]   --->   Operation 28 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc67"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%e_1 = load i64 %e" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 30 'load' 'e_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.52ns)   --->   "%icmp_ln83 = icmp_slt  i64 %e_1, i64 %wide_trip_count_cast" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 31 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.inc82.loopexit.exitStub, void %for.inc67.split" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 32 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_data_value_addr = getelementptr i64 %input_data_value, i64 0, i64 %e_1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 33 'getelementptr' 'input_data_value_addr' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%input_data_value_load = load i15 %input_data_value_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 34 'load' 'input_data_value_load' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%input_data_colIndex_addr = getelementptr i15 %input_data_colIndex, i64 0, i64 %e_1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 35 'getelementptr' 'input_data_colIndex_addr' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%input_data_colIndex_load = load i15 %input_data_colIndex_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 36 'load' 'input_data_colIndex_load' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 17048> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%input_data_value_load = load i15 %input_data_value_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 37 'load' 'input_data_value_load' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%input_data_colIndex_load = load i15 %input_data_colIndex_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 38 'load' 'input_data_colIndex_load' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 17048> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i15 %input_data_colIndex_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 39 'zext' 'zext_ln84' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%integral_addr = getelementptr i64 %integral, i64 0, i64 %zext_ln84" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 40 'getelementptr' 'integral_addr' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%integral_load = load i15 %integral_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 41 'load' 'integral_load' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 42 [1/2] (3.25ns)   --->   "%integral_load = load i15 %integral_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 42 'load' 'integral_load' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>

State 5 <SV = 4> <Delay = 6.71>
ST_5 : Operation 43 [7/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 43 'dmul' 'mul1' <Predicate = (icmp_ln83)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.71>
ST_6 : Operation 44 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 44 'dmul' 'mul1' <Predicate = (icmp_ln83)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 45 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 45 'dmul' 'mul1' <Predicate = (icmp_ln83)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 46 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 46 'dmul' 'mul1' <Predicate = (icmp_ln83)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (3.52ns)   --->   "%add_ln83 = add i64 %e_1, i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 47 'add' 'add_ln83' <Predicate = (icmp_ln83)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln83 = store i64 %add_ln83, i64 %e" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 48 'store' 'store_ln83' <Predicate = (icmp_ln83)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 49 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 49 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 50 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 50 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 51 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 51 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%rhs_load = load i64 %rhs" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 52 'load' 'rhs_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [7/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 53 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_load_1 = load i64 %rhs"   --->   Operation 64 'load' 'rhs_load_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %rhs_out, i64 %rhs_load_1"   --->   Operation 65 'write' 'write_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 54 [6/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 54 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 55 [5/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 55 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 56 [4/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 56 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 57 [3/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 57 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 58 [2/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 58 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 59 [1/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 59 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.58>
ST_19 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sparsefpgaimp/loop_uhat_sparse.cpp:81]   --->   Operation 60 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 61 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %rhs_1, i64 %rhs" [sparsefpgaimp/loop_uhat_sparse.cpp:81]   --->   Operation 62 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.inc67" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 63 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln83]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wide_trip_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_data_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_data_colIndex]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ integral]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs                      (alloca       ) [ 01111111111111111111]
e                        (alloca       ) [ 01111111100000000000]
wide_trip_count_read     (read         ) [ 00000000000000000000]
sext_ln83_read           (read         ) [ 00000000000000000000]
wide_trip_count_cast     (sext         ) [ 00100000000000000000]
sext_ln83_cast           (sext         ) [ 00000000000000000000]
store_ln83               (store        ) [ 00000000000000000000]
store_ln81               (store        ) [ 00000000000000000000]
br_ln0                   (br           ) [ 00000000000000000000]
e_1                      (load         ) [ 01011111100000000000]
icmp_ln83                (icmp         ) [ 01111111111110000000]
br_ln83                  (br           ) [ 00000000000000000000]
input_data_value_addr    (getelementptr) [ 00010000000000000000]
input_data_colIndex_addr (getelementptr) [ 00010000000000000000]
input_data_value_load    (load         ) [ 01111111111100000000]
input_data_colIndex_load (load         ) [ 00000000000000000000]
zext_ln84                (zext         ) [ 00000000000000000000]
integral_addr            (getelementptr) [ 00001000000000000000]
integral_load            (load         ) [ 01111111111100000000]
add_ln83                 (add          ) [ 00000000000000000000]
store_ln83               (store        ) [ 00000000000000000000]
mul1                     (dmul         ) [ 01111111000011111110]
rhs_load                 (load         ) [ 01111011000001111110]
rhs_1                    (dadd         ) [ 00000100000000000001]
specpipeline_ln81        (specpipeline ) [ 00000000000000000000]
specloopname_ln83        (specloopname ) [ 00000000000000000000]
store_ln81               (store        ) [ 00000000000000000000]
br_ln83                  (br           ) [ 00000000000000000000]
rhs_load_1               (load         ) [ 00000000000000000000]
write_ln0                (write        ) [ 00000000000000000000]
ret_ln0                  (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln83">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln83"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wide_trip_count">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wide_trip_count"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_value">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_value"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_colIndex">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_colIndex"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="integral">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="integral"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rhs_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="rhs_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="e_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="wide_trip_count_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wide_trip_count_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sext_ln83_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln83_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln0_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="64" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="63" class="1004" name="input_data_value_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="64" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="64" slack="0"/>
<pin id="67" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_data_value_addr/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="15" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_data_value_load/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_data_colIndex_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="15" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="64" slack="0"/>
<pin id="80" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_data_colIndex_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="15" slack="0"/>
<pin id="85" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_data_colIndex_load/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="integral_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="15" slack="0"/>
<pin id="93" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="integral_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="15" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="integral_load/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="1"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="rhs_1/12 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="2"/>
<pin id="108" dir="0" index="1" bw="64" slack="1"/>
<pin id="109" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="wide_trip_count_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="wide_trip_count_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln83_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln83_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln81_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="e_1_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln83_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="1"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln84_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln83_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="6"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln83_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="7"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/8 "/>
</bind>
</comp>

<comp id="153" class="1004" name="rhs_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="11"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_load/12 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln81_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="0" index="1" bw="64" slack="18"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/19 "/>
</bind>
</comp>

<comp id="161" class="1004" name="rhs_load_1_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="11"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_load_1/12 "/>
</bind>
</comp>

<comp id="165" class="1005" name="rhs_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="173" class="1005" name="e_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="180" class="1005" name="wide_trip_count_cast_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wide_trip_count_cast "/>
</bind>
</comp>

<comp id="185" class="1005" name="e_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="6"/>
<pin id="187" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="e_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="icmp_ln83_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="194" class="1005" name="input_data_value_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="15" slack="1"/>
<pin id="196" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_data_value_addr "/>
</bind>
</comp>

<comp id="199" class="1005" name="input_data_colIndex_addr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="15" slack="1"/>
<pin id="201" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_data_colIndex_addr "/>
</bind>
</comp>

<comp id="204" class="1005" name="input_data_value_load_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="2"/>
<pin id="206" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_data_value_load "/>
</bind>
</comp>

<comp id="209" class="1005" name="integral_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="15" slack="1"/>
<pin id="211" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="integral_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="integral_load_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="integral_load "/>
</bind>
</comp>

<comp id="219" class="1005" name="mul1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="rhs_load_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs_load "/>
</bind>
</comp>

<comp id="229" class="1005" name="rhs_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="113"><net_src comp="44" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="50" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="137"><net_src comp="128" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="83" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="143" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="168"><net_src comp="36" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="171"><net_src comp="165" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="40" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="183"><net_src comp="110" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="188"><net_src comp="128" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="193"><net_src comp="133" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="63" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="202"><net_src comp="76" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="207"><net_src comp="70" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="212"><net_src comp="89" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="217"><net_src comp="96" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="222"><net_src comp="106" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="227"><net_src comp="153" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="232"><net_src comp="102" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rhs_out | {12 }
 - Input state : 
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 : sext_ln83 | {1 }
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 : wide_trip_count | {1 }
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 : input_data_value | {2 3 }
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 : input_data_colIndex | {2 3 }
	Port: loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 : integral | {3 4 }
  - Chain level:
	State 1
		store_ln83 : 1
		store_ln81 : 1
	State 2
		icmp_ln83 : 1
		br_ln83 : 2
		input_data_value_addr : 1
		input_data_value_load : 2
		input_data_colIndex_addr : 1
		input_data_colIndex_load : 2
	State 3
		zext_ln84 : 1
		integral_addr : 2
		integral_load : 3
	State 4
	State 5
	State 6
	State 7
	State 8
		store_ln83 : 1
	State 9
	State 10
	State 11
	State 12
		rhs_1 : 1
		write_ln0 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   dadd   |            grp_fu_102           |    3    |   630   |   1141  |
|----------|---------------------------------|---------|---------|---------|
|   dmul   |            grp_fu_106           |    11   |   342   |   586   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln83_fu_133        |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln83_fu_143         |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|
|   read   | wide_trip_count_read_read_fu_44 |    0    |    0    |    0    |
|          |    sext_ln83_read_read_fu_50    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_56      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |   wide_trip_count_cast_fu_110   |    0    |    0    |    0    |
|          |      sext_ln83_cast_fu_114      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |         zext_ln84_fu_138        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    14   |   972   |   1869  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|           e_1_reg_185          |   64   |
|            e_reg_173           |   64   |
|        icmp_ln83_reg_190       |    1   |
|input_data_colIndex_addr_reg_199|   15   |
|  input_data_value_addr_reg_194 |   15   |
|  input_data_value_load_reg_204 |   64   |
|      integral_addr_reg_209     |   15   |
|      integral_load_reg_214     |   64   |
|          mul1_reg_219          |   64   |
|          rhs_1_reg_229         |   64   |
|        rhs_load_reg_224        |   64   |
|           rhs_reg_165          |   64   |
|  wide_trip_count_cast_reg_180  |   64   |
+--------------------------------+--------+
|              Total             |   622  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_83 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_96 |  p0  |   2  |  15  |   30   ||    9    |
|    grp_fu_102    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   218  ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   972  |  1869  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   622  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    6   |  1594  |  1905  |
+-----------+--------+--------+--------+--------+
