{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 07:50:59 2017 " "Info: Processing started: Tue Apr 18 07:50:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoHardware -c projetoHardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoHardware -c projetoHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file componentes do projeto/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/Componentes do Projeto/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidadeControle.sv(86) " "Warning (10268): Verilog HDL information at unidadeControle.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset unidadeControle.sv(2) " "Info (10281): Verilog HDL Declaration information at unidadeControle.sv(2): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "irWrite IRWrite unidadeControle.sv(7) " "Info (10281): Verilog HDL Declaration information at unidadeControle.sv(7): object \"irWrite\" differs only in case from object \"IRWrite\" in the same scope" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Info: Found entity 1: unidadeControle" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Info: Found entity 1: dataPath" {  } { { "dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info: Found entity 1: MuxPC" {  } { { "MuxPC.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxPC.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregwrite.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxregwrite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegWrite " "Info: Found entity 1: MuxRegWrite" {  } { { "MuxRegWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxRegWrite.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxa.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxA " "Info: Found entity 1: MuxA" {  } { { "MuxA.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxB " "Info: Found entity 1: MuxB" {  } { { "MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdatawrite.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxdatawrite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDataWrite " "Info: Found entity 1: MuxDataWrite" {  } { { "MuxDataWrite.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxDataWrite.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxsaidaalu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxsaidaalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxSaidaALU " "Info: Found entity 1: MuxSaidaALU" {  } { { "MuxSaidaALU.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxSaidaALU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinsreg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxinsreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxInsReg " "Info: Found entity 1: MuxInsReg" {  } { { "MuxInsReg.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/MuxInsReg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wRegDesloc dataPath.sv(159) " "Warning (10236): Verilog HDL Implicit Net warning at dataPath.sv(159): created implicit net for \"wRegDesloc\"" {  } { { "dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dataPath " "Info: Elaborating entity \"dataPath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRWrite dataPath.sv(6) " "Warning (10034): Output port \"IRWrite\" at dataPath.sv(6) has no driver" {  } { { "dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:unidadeControle " "Info: Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:unidadeControle\"" {  } { { "dataPath.sv" "unidadeControle" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWriteOrRead unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"memWriteOrRead\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcControl unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"pcControl\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irWrite unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"irWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluControl unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"aluControl\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrcA unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"aluSrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrcB unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"aluSrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOutControl unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"aluOutControl\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeA unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"writeA\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeB unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"writeB\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regAluControl unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"regAluControl\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memToReg unidadeControle.sv(86) " "Warning (10240): Verilog HDL Always Construct warning at unidadeControle.sv(86): inferring latch(es) for variable \"memToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "unidadeControle.sv(86) " "Error (10166): SystemVerilog RTL Coding error at unidadeControle.sv(86): always_comb construct does not infer purely combinational logic" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToReg\[0\] unidadeControle.sv(86) " "Info (10041): Inferred latch for \"memToReg\[0\]\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToReg\[1\] unidadeControle.sv(86) " "Info (10041): Inferred latch for \"memToReg\[1\]\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite unidadeControle.sv(86) " "Info (10041): Inferred latch for \"regWrite\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst unidadeControle.sv(86) " "Info (10041): Inferred latch for \"regDst\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAluControl unidadeControle.sv(86) " "Info (10041): Inferred latch for \"regAluControl\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeB unidadeControle.sv(86) " "Info (10041): Inferred latch for \"writeB\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeA unidadeControle.sv(86) " "Info (10041): Inferred latch for \"writeA\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOutControl unidadeControle.sv(86) " "Info (10041): Inferred latch for \"aluOutControl\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcB\[0\] unidadeControle.sv(86) " "Info (10041): Inferred latch for \"aluSrcB\[0\]\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcB\[1\] unidadeControle.sv(86) " "Info (10041): Inferred latch for \"aluSrcB\[1\]\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrcA unidadeControle.sv(86) " "Info (10041): Inferred latch for \"aluSrcA\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControl\[0\] unidadeControle.sv(86) " "Info (10041): Inferred latch for \"aluControl\[0\]\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControl\[1\] unidadeControle.sv(86) " "Info (10041): Inferred latch for \"aluControl\[1\]\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControl\[2\] unidadeControle.sv(86) " "Info (10041): Inferred latch for \"aluControl\[2\]\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irWrite unidadeControle.sv(86) " "Info (10041): Inferred latch for \"irWrite\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcControl unidadeControle.sv(86) " "Info (10041): Inferred latch for \"pcControl\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWriteOrRead unidadeControle.sv(86) " "Info (10041): Inferred latch for \"memWriteOrRead\" at unidadeControle.sv(86)" {  } { { "unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/unidadeControle.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "unidadeControle:unidadeControle " "Error: Can't elaborate user hierarchy \"unidadeControle:unidadeControle\"" {  } { { "dataPath.sv" "unidadeControle" { Text "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/dataPath.sv" 63 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/projetoHardware.map.smsg " "Info: Generated suppressed messages file C:/Users/alessandrapereira/Documents/GitHub/ProjetoHW/Hw/projetoHardware.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Error: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 18 07:51:00 2017 " "Error: Processing ended: Tue Apr 18 07:51:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
