// Seed: 941503288
module module_0 (
    input  wand id_0,
    input  wire id_1,
    input  wand id_2,
    output tri  id_3
);
  timeprecision 1ps;
endmodule
module module_1 (
    input  tri1 id_0,
    output wand id_1
    , id_4,
    output tri  id_2
);
  wire  id_5;
  uwire id_6;
  assign id_1 = 1'b0 + 1'b0;
  module_0(
      id_0, id_0, id_0, id_1
  );
  assign id_6 = 1'b0;
endmodule
module module_2 (
    input  tri1  id_0,
    input  logic id_1,
    output wor   id_2,
    output tri   id_3,
    output logic id_4
);
  always id_4 = @(1) id_1;
  module_0(
      id_0, id_0, id_0, id_3
  );
endmodule
