# Reading pref.tcl
# do sim.do
# if { [file exists "work"] } {
#     vdel -all
# }
# 
# vlib work
# 
# vlog AU.v CU.v uMac.v uMac_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:26 on Nov 23,2020
# vlog -reportprogress 300 AU.v CU.v uMac.v uMac_tb.v 
# -- Compiling module AU
# -- Compiling module CU
# -- Compiling module uMac
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:42:26 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -voptargs="+acc" testbench
# vsim -t 1ns -voptargs=""+acc"" testbench 
# Start time: 18:42:26 on Nov 23,2020
# Loading work.testbench
# Loading work.uMac
# Loading work.AU
# Loading work.CU
# 
# add wave /testbench/clk
# add wave /testbench/rst_n
# add wave -radix unsigned /testbench/a1
# add wave -radix unsigned /testbench/a2
# add wave -radix unsigned /testbench/b1
# add wave -radix unsigned /testbench/b2
# add wave -radix unsigned /testbench/mode
# add wave -radix unsigned /testbench/itask
# add wave -radix signed /testbench/out1
# add wave -radix signed /testbench/out2
# 
# add wave -radix signed /testbench/uMac1/outAU1
# add wave -radix signed /testbench/uMac1/outAU2
# add wave -radix signed /testbench/uMac1/outRe
# add wave -radix signed /testbench/uMac1/outIm
# 
# onbreak resume
# run -all
# ** Note: $finish    : uMac_tb.v(56)
#    Time: 10 ms  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at uMac_tb.v line 56
# 
# configure wave -timelineunits ns
# wave zoom full
# 0 ns
# 10500 us
# End time: 18:54:16 on Nov 23,2020, Elapsed time: 0:11:50
# Errors: 0, Warnings: 0
