
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20001de0 	.word	0x20001de0
}
   4:	000018f1 	.word	0x000018f1
   8:	000054c3 	.word	0x000054c3
   c:	000018a9 	.word	0x000018a9
  10:	000018a9 	.word	0x000018a9
  14:	000018a9 	.word	0x000018a9
  18:	000018a9 	.word	0x000018a9
	...
  2c:	00001535 	.word	0x00001535
  30:	000018a9 	.word	0x000018a9
  34:	00000000 	.word	0x00000000
  38:	000014dd 	.word	0x000014dd
  3c:	000018a9 	.word	0x000018a9

00000040 <_irq_vector_table>:
  40:	00001621 00001621 00001621 00001621     !...!...!...!...
  50:	00001621 00001621 00001621 00001621     !...!...!...!...
  60:	00001621 00001621 00001621 00001621     !...!...!...!...
  70:	00001621 00001621 00001621 00001621     !...!...!...!...
  80:	00001621 00001621 00001621 00001621     !...!...!...!...
  90:	00001621 00001621 00001621 00001621     !...!...!...!...
  a0:	00001621 00001621 00001621 00001621     !...!...!...!...
  b0:	00001621 00001621 00001621 00001621     !...!...!...!...
  c0:	00001621 00001621 00001621 00001621     !...!...!...!...
  d0:	00001621 00001621 00001621 00001621     !...!...!...!...
  e0:	00001621 00001621 00001621 00001621     !...!...!...!...
  f0:	00001621 00001621 00001621 00001621     !...!...!...!...

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     110:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     114:	f000 b96c 	b.w	3f0 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f806 	bl	130 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__udivmoddi4>:
     130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     134:	9e08      	ldr	r6, [sp, #32]
     136:	460d      	mov	r5, r1
     138:	4604      	mov	r4, r0
     13a:	468e      	mov	lr, r1
     13c:	2b00      	cmp	r3, #0
     13e:	f040 8082 	bne.w	246 <CONFIG_IDLE_STACK_SIZE+0x106>
     142:	428a      	cmp	r2, r1
     144:	4617      	mov	r7, r2
     146:	d946      	bls.n	1d6 <CONFIG_IDLE_STACK_SIZE+0x96>
     148:	fab2 f282 	clz	r2, r2
     14c:	b14a      	cbz	r2, 162 <CONFIG_IDLE_STACK_SIZE+0x22>
     14e:	f1c2 0120 	rsb	r1, r2, #32
     152:	fa05 f302 	lsl.w	r3, r5, r2
     156:	fa20 f101 	lsr.w	r1, r0, r1
     15a:	4097      	lsls	r7, r2
     15c:	ea41 0e03 	orr.w	lr, r1, r3
     160:	4094      	lsls	r4, r2
     162:	ea4f 4817 	mov.w	r8, r7, lsr #16
     166:	0c23      	lsrs	r3, r4, #16
     168:	fbbe fcf8 	udiv	ip, lr, r8
     16c:	b2b9      	uxth	r1, r7
     16e:	fb08 ee1c 	mls	lr, r8, ip, lr
     172:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     176:	fb0c f001 	mul.w	r0, ip, r1
     17a:	4298      	cmp	r0, r3
     17c:	d90a      	bls.n	194 <CONFIG_IDLE_STACK_SIZE+0x54>
     17e:	18fb      	adds	r3, r7, r3
     180:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
     184:	f080 8116 	bcs.w	3b4 <CONFIG_IDLE_STACK_SIZE+0x274>
     188:	4298      	cmp	r0, r3
     18a:	f240 8113 	bls.w	3b4 <CONFIG_IDLE_STACK_SIZE+0x274>
     18e:	f1ac 0c02 	sub.w	ip, ip, #2
     192:	443b      	add	r3, r7
     194:	1a1b      	subs	r3, r3, r0
     196:	b2a4      	uxth	r4, r4
     198:	fbb3 f0f8 	udiv	r0, r3, r8
     19c:	fb08 3310 	mls	r3, r8, r0, r3
     1a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1a4:	fb00 f101 	mul.w	r1, r0, r1
     1a8:	42a1      	cmp	r1, r4
     1aa:	d909      	bls.n	1c0 <CONFIG_IDLE_STACK_SIZE+0x80>
     1ac:	193c      	adds	r4, r7, r4
     1ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     1b2:	f080 8101 	bcs.w	3b8 <CONFIG_IDLE_STACK_SIZE+0x278>
     1b6:	42a1      	cmp	r1, r4
     1b8:	f240 80fe 	bls.w	3b8 <CONFIG_IDLE_STACK_SIZE+0x278>
     1bc:	3802      	subs	r0, #2
     1be:	443c      	add	r4, r7
     1c0:	1a64      	subs	r4, r4, r1
     1c2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     1c6:	2100      	movs	r1, #0
     1c8:	b11e      	cbz	r6, 1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     1ca:	40d4      	lsrs	r4, r2
     1cc:	2300      	movs	r3, #0
     1ce:	e9c6 4300 	strd	r4, r3, [r6]
     1d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1d6:	b902      	cbnz	r2, 1da <CONFIG_IDLE_STACK_SIZE+0x9a>
     1d8:	deff      	udf	#255	; 0xff
     1da:	fab2 f282 	clz	r2, r2
     1de:	2a00      	cmp	r2, #0
     1e0:	d14f      	bne.n	282 <CONFIG_IDLE_STACK_SIZE+0x142>
     1e2:	1bcb      	subs	r3, r1, r7
     1e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     1e8:	fa1f f887 	uxth.w	r8, r7
     1ec:	2101      	movs	r1, #1
     1ee:	fbb3 fcfe 	udiv	ip, r3, lr
     1f2:	0c25      	lsrs	r5, r4, #16
     1f4:	fb0e 331c 	mls	r3, lr, ip, r3
     1f8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     1fc:	fb08 f30c 	mul.w	r3, r8, ip
     200:	42ab      	cmp	r3, r5
     202:	d907      	bls.n	214 <CONFIG_IDLE_STACK_SIZE+0xd4>
     204:	197d      	adds	r5, r7, r5
     206:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     20a:	d202      	bcs.n	212 <CONFIG_IDLE_STACK_SIZE+0xd2>
     20c:	42ab      	cmp	r3, r5
     20e:	f200 80e7 	bhi.w	3e0 <CONFIG_IDLE_STACK_SIZE+0x2a0>
     212:	4684      	mov	ip, r0
     214:	1aed      	subs	r5, r5, r3
     216:	b2a3      	uxth	r3, r4
     218:	fbb5 f0fe 	udiv	r0, r5, lr
     21c:	fb0e 5510 	mls	r5, lr, r0, r5
     220:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     224:	fb08 f800 	mul.w	r8, r8, r0
     228:	45a0      	cmp	r8, r4
     22a:	d907      	bls.n	23c <CONFIG_IDLE_STACK_SIZE+0xfc>
     22c:	193c      	adds	r4, r7, r4
     22e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     232:	d202      	bcs.n	23a <CONFIG_IDLE_STACK_SIZE+0xfa>
     234:	45a0      	cmp	r8, r4
     236:	f200 80d7 	bhi.w	3e8 <CONFIG_IDLE_STACK_SIZE+0x2a8>
     23a:	4618      	mov	r0, r3
     23c:	eba4 0408 	sub.w	r4, r4, r8
     240:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     244:	e7c0      	b.n	1c8 <CONFIG_IDLE_STACK_SIZE+0x88>
     246:	428b      	cmp	r3, r1
     248:	d908      	bls.n	25c <CONFIG_IDLE_STACK_SIZE+0x11c>
     24a:	2e00      	cmp	r6, #0
     24c:	f000 80af 	beq.w	3ae <CONFIG_IDLE_STACK_SIZE+0x26e>
     250:	2100      	movs	r1, #0
     252:	e9c6 0500 	strd	r0, r5, [r6]
     256:	4608      	mov	r0, r1
     258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     25c:	fab3 f183 	clz	r1, r3
     260:	2900      	cmp	r1, #0
     262:	d14b      	bne.n	2fc <CONFIG_IDLE_STACK_SIZE+0x1bc>
     264:	42ab      	cmp	r3, r5
     266:	d302      	bcc.n	26e <CONFIG_IDLE_STACK_SIZE+0x12e>
     268:	4282      	cmp	r2, r0
     26a:	f200 80b7 	bhi.w	3dc <CONFIG_IDLE_STACK_SIZE+0x29c>
     26e:	1a84      	subs	r4, r0, r2
     270:	eb65 0303 	sbc.w	r3, r5, r3
     274:	2001      	movs	r0, #1
     276:	469e      	mov	lr, r3
     278:	2e00      	cmp	r6, #0
     27a:	d0aa      	beq.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     27c:	e9c6 4e00 	strd	r4, lr, [r6]
     280:	e7a7      	b.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     282:	f1c2 0c20 	rsb	ip, r2, #32
     286:	fa01 f302 	lsl.w	r3, r1, r2
     28a:	4097      	lsls	r7, r2
     28c:	fa20 f00c 	lsr.w	r0, r0, ip
     290:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     294:	fa21 fc0c 	lsr.w	ip, r1, ip
     298:	4318      	orrs	r0, r3
     29a:	fbbc f1fe 	udiv	r1, ip, lr
     29e:	0c05      	lsrs	r5, r0, #16
     2a0:	fb0e cc11 	mls	ip, lr, r1, ip
     2a4:	fa1f f887 	uxth.w	r8, r7
     2a8:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     2ac:	fb01 f308 	mul.w	r3, r1, r8
     2b0:	42ab      	cmp	r3, r5
     2b2:	fa04 f402 	lsl.w	r4, r4, r2
     2b6:	d909      	bls.n	2cc <CONFIG_IDLE_STACK_SIZE+0x18c>
     2b8:	197d      	adds	r5, r7, r5
     2ba:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
     2be:	f080 808b 	bcs.w	3d8 <CONFIG_IDLE_STACK_SIZE+0x298>
     2c2:	42ab      	cmp	r3, r5
     2c4:	f240 8088 	bls.w	3d8 <CONFIG_IDLE_STACK_SIZE+0x298>
     2c8:	3902      	subs	r1, #2
     2ca:	443d      	add	r5, r7
     2cc:	1aeb      	subs	r3, r5, r3
     2ce:	b285      	uxth	r5, r0
     2d0:	fbb3 f0fe 	udiv	r0, r3, lr
     2d4:	fb0e 3310 	mls	r3, lr, r0, r3
     2d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     2dc:	fb00 f308 	mul.w	r3, r0, r8
     2e0:	42ab      	cmp	r3, r5
     2e2:	d907      	bls.n	2f4 <CONFIG_IDLE_STACK_SIZE+0x1b4>
     2e4:	197d      	adds	r5, r7, r5
     2e6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
     2ea:	d271      	bcs.n	3d0 <CONFIG_IDLE_STACK_SIZE+0x290>
     2ec:	42ab      	cmp	r3, r5
     2ee:	d96f      	bls.n	3d0 <CONFIG_IDLE_STACK_SIZE+0x290>
     2f0:	3802      	subs	r0, #2
     2f2:	443d      	add	r5, r7
     2f4:	1aeb      	subs	r3, r5, r3
     2f6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     2fa:	e778      	b.n	1ee <CONFIG_IDLE_STACK_SIZE+0xae>
     2fc:	f1c1 0c20 	rsb	ip, r1, #32
     300:	408b      	lsls	r3, r1
     302:	fa22 f70c 	lsr.w	r7, r2, ip
     306:	431f      	orrs	r7, r3
     308:	fa20 f40c 	lsr.w	r4, r0, ip
     30c:	fa05 f301 	lsl.w	r3, r5, r1
     310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     314:	fa25 f50c 	lsr.w	r5, r5, ip
     318:	431c      	orrs	r4, r3
     31a:	0c23      	lsrs	r3, r4, #16
     31c:	fbb5 f9fe 	udiv	r9, r5, lr
     320:	fa1f f887 	uxth.w	r8, r7
     324:	fb0e 5519 	mls	r5, lr, r9, r5
     328:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
     32c:	fb09 fa08 	mul.w	sl, r9, r8
     330:	45aa      	cmp	sl, r5
     332:	fa02 f201 	lsl.w	r2, r2, r1
     336:	fa00 f301 	lsl.w	r3, r0, r1
     33a:	d908      	bls.n	34e <CONFIG_IDLE_STACK_SIZE+0x20e>
     33c:	197d      	adds	r5, r7, r5
     33e:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     342:	d247      	bcs.n	3d4 <CONFIG_IDLE_STACK_SIZE+0x294>
     344:	45aa      	cmp	sl, r5
     346:	d945      	bls.n	3d4 <CONFIG_IDLE_STACK_SIZE+0x294>
     348:	f1a9 0902 	sub.w	r9, r9, #2
     34c:	443d      	add	r5, r7
     34e:	eba5 050a 	sub.w	r5, r5, sl
     352:	b2a4      	uxth	r4, r4
     354:	fbb5 f0fe 	udiv	r0, r5, lr
     358:	fb0e 5510 	mls	r5, lr, r0, r5
     35c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     360:	fb00 f808 	mul.w	r8, r0, r8
     364:	45a0      	cmp	r8, r4
     366:	d907      	bls.n	378 <CONFIG_IDLE_STACK_SIZE+0x238>
     368:	193c      	adds	r4, r7, r4
     36a:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
     36e:	d22d      	bcs.n	3cc <CONFIG_IDLE_STACK_SIZE+0x28c>
     370:	45a0      	cmp	r8, r4
     372:	d92b      	bls.n	3cc <CONFIG_IDLE_STACK_SIZE+0x28c>
     374:	3802      	subs	r0, #2
     376:	443c      	add	r4, r7
     378:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     37c:	eba4 0408 	sub.w	r4, r4, r8
     380:	fba0 8902 	umull	r8, r9, r0, r2
     384:	454c      	cmp	r4, r9
     386:	46c6      	mov	lr, r8
     388:	464d      	mov	r5, r9
     38a:	d319      	bcc.n	3c0 <CONFIG_IDLE_STACK_SIZE+0x280>
     38c:	d016      	beq.n	3bc <CONFIG_IDLE_STACK_SIZE+0x27c>
     38e:	b15e      	cbz	r6, 3a8 <CONFIG_IDLE_STACK_SIZE+0x268>
     390:	ebb3 020e 	subs.w	r2, r3, lr
     394:	eb64 0405 	sbc.w	r4, r4, r5
     398:	fa04 fc0c 	lsl.w	ip, r4, ip
     39c:	40ca      	lsrs	r2, r1
     39e:	ea4c 0202 	orr.w	r2, ip, r2
     3a2:	40cc      	lsrs	r4, r1
     3a4:	e9c6 2400 	strd	r2, r4, [r6]
     3a8:	2100      	movs	r1, #0
     3aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     3ae:	4631      	mov	r1, r6
     3b0:	4630      	mov	r0, r6
     3b2:	e70e      	b.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     3b4:	46ac      	mov	ip, r5
     3b6:	e6ed      	b.n	194 <CONFIG_IDLE_STACK_SIZE+0x54>
     3b8:	4618      	mov	r0, r3
     3ba:	e701      	b.n	1c0 <CONFIG_IDLE_STACK_SIZE+0x80>
     3bc:	4543      	cmp	r3, r8
     3be:	d2e6      	bcs.n	38e <CONFIG_IDLE_STACK_SIZE+0x24e>
     3c0:	ebb8 0e02 	subs.w	lr, r8, r2
     3c4:	eb69 0507 	sbc.w	r5, r9, r7
     3c8:	3801      	subs	r0, #1
     3ca:	e7e0      	b.n	38e <CONFIG_IDLE_STACK_SIZE+0x24e>
     3cc:	4628      	mov	r0, r5
     3ce:	e7d3      	b.n	378 <CONFIG_IDLE_STACK_SIZE+0x238>
     3d0:	4660      	mov	r0, ip
     3d2:	e78f      	b.n	2f4 <CONFIG_IDLE_STACK_SIZE+0x1b4>
     3d4:	4681      	mov	r9, r0
     3d6:	e7ba      	b.n	34e <CONFIG_IDLE_STACK_SIZE+0x20e>
     3d8:	4661      	mov	r1, ip
     3da:	e777      	b.n	2cc <CONFIG_IDLE_STACK_SIZE+0x18c>
     3dc:	4608      	mov	r0, r1
     3de:	e74b      	b.n	278 <CONFIG_IDLE_STACK_SIZE+0x138>
     3e0:	f1ac 0c02 	sub.w	ip, ip, #2
     3e4:	443d      	add	r5, r7
     3e6:	e715      	b.n	214 <CONFIG_IDLE_STACK_SIZE+0xd4>
     3e8:	3802      	subs	r0, #2
     3ea:	443c      	add	r4, r7
     3ec:	e726      	b.n	23c <CONFIG_IDLE_STACK_SIZE+0xfc>
     3ee:	bf00      	nop

000003f0 <__aeabi_idiv0>:
     3f0:	4770      	bx	lr
     3f2:	bf00      	nop

000003f4 <thread0>:
/* STEP 5 - Change the priority of thread0 to 6 */
#define THREAD0_PRIORITY 6
#define THREAD1_PRIORITY 7

void thread0(void)
{
     3f4:	b508      	push	{r3, lr}
	while (1) {
          printk("Hello, I am thread0\n");
     3f6:	4802      	ldr	r0, [pc, #8]	; (400 <CONFIG_FLASH_SIZE>)
     3f8:	f004 fe39 	bl	506e <printk>
	while (1) {
     3fc:	e7fb      	b.n	3f6 <thread0+0x2>
     3fe:	bf00      	nop
     400:	000065e8 	.word	0x000065e8

00000404 <thread1>:
	}
}

void thread1(void)
{
     404:	b508      	push	{r3, lr}
	while (1) {
          printk("Hello, I am thread1\n");
     406:	4802      	ldr	r0, [pc, #8]	; (410 <thread1+0xc>)
     408:	f004 fe31 	bl	506e <printk>
	while (1) {
     40c:	e7fb      	b.n	406 <thread1+0x2>
     40e:	bf00      	nop
     410:	00006600 	.word	0x00006600

00000414 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
     414:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
     416:	680b      	ldr	r3, [r1, #0]
     418:	3301      	adds	r3, #1
     41a:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     41c:	4b01      	ldr	r3, [pc, #4]	; (424 <char_out+0x10>)
     41e:	681b      	ldr	r3, [r3, #0]
     420:	4798      	blx	r3
}
     422:	bd08      	pop	{r3, pc}
     424:	20000000 	.word	0x20000000

00000428 <__printk_hook_install>:
	_char_out = fn;
     428:	4b01      	ldr	r3, [pc, #4]	; (430 <__printk_hook_install+0x8>)
     42a:	6018      	str	r0, [r3, #0]
}
     42c:	4770      	bx	lr
     42e:	bf00      	nop
     430:	20000000 	.word	0x20000000

00000434 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
     434:	b500      	push	{lr}
     436:	b083      	sub	sp, #12
     438:	4602      	mov	r2, r0
     43a:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
     43c:	2100      	movs	r1, #0
     43e:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
     440:	a901      	add	r1, sp, #4
     442:	4803      	ldr	r0, [pc, #12]	; (450 <vprintk+0x1c>)
     444:	f000 f8c8 	bl	5d8 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
     448:	b003      	add	sp, #12
     44a:	f85d fb04 	ldr.w	pc, [sp], #4
     44e:	bf00      	nop
     450:	00000415 	.word	0x00000415

00000454 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
     454:	b510      	push	{r4, lr}
     456:	b084      	sub	sp, #16
     458:	4604      	mov	r4, r0
	struct str_context ctx = { str, size, 0 };
     45a:	9001      	str	r0, [sp, #4]
     45c:	9102      	str	r1, [sp, #8]
     45e:	2100      	movs	r1, #0
     460:	9103      	str	r1, [sp, #12]

	cbvprintf(str_out, &ctx, fmt, ap);
     462:	a901      	add	r1, sp, #4
     464:	4805      	ldr	r0, [pc, #20]	; (47c <vsnprintk+0x28>)
     466:	f000 f8b7 	bl	5d8 <cbvprintf>

	if (ctx.count < ctx.max) {
     46a:	9b03      	ldr	r3, [sp, #12]
     46c:	9a02      	ldr	r2, [sp, #8]
     46e:	4293      	cmp	r3, r2
     470:	da01      	bge.n	476 <vsnprintk+0x22>
		str[ctx.count] = '\0';
     472:	2200      	movs	r2, #0
     474:	54e2      	strb	r2, [r4, r3]
	}

	return ctx.count;
}
     476:	9803      	ldr	r0, [sp, #12]
     478:	b004      	add	sp, #16
     47a:	bd10      	pop	{r4, pc}
     47c:	0000503f 	.word	0x0000503f

00000480 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     480:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     484:	b083      	sub	sp, #12
     486:	4604      	mov	r4, r0
     488:	4608      	mov	r0, r1
     48a:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     48c:	8b23      	ldrh	r3, [r4, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     48e:	f013 0f08 	tst.w	r3, #8
     492:	d105      	bne.n	4a0 <process_event+0x20>
     494:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
     498:	2300      	movs	r3, #0
     49a:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
     49c:	9301      	str	r3, [sp, #4]
}
     49e:	e069      	b.n	574 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8c>
		if (evt == EVT_COMPLETE) {
     4a0:	2901      	cmp	r1, #1
     4a2:	d009      	beq.n	4b8 <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     4a4:	f043 0320 	orr.w	r3, r3, #32
     4a8:	8323      	strh	r3, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     4aa:	f385 8811 	msr	BASEPRI, r5
     4ae:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     4b2:	b003      	add	sp, #12
     4b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     4b8:	f043 0310 	orr.w	r3, r3, #16
     4bc:	8323      	strh	r3, [r4, #24]
     4be:	e7f4      	b.n	4aa <process_event+0x2a>
			evt = process_recheck(mgr);
     4c0:	4620      	mov	r0, r4
     4c2:	f004 fe17 	bl	50f4 <process_recheck>
     4c6:	e057      	b.n	578 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x90>
			res = mgr->last_res;
     4c8:	f8d4 9014 	ldr.w	r9, [r4, #20]
			process_complete(mgr, &clients, res);
     4cc:	464a      	mov	r2, r9
     4ce:	4669      	mov	r1, sp
     4d0:	4620      	mov	r0, r4
     4d2:	f004 fe28 	bl	5126 <process_complete>
		onoff_transition_fn transit = NULL;
     4d6:	2700      	movs	r7, #0
     4d8:	e05a      	b.n	590 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa8>
			transit = mgr->transitions->start;
     4da:	6923      	ldr	r3, [r4, #16]
     4dc:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
     4de:	2106      	movs	r1, #6
     4e0:	4620      	mov	r0, r4
     4e2:	f004 fde0 	bl	50a6 <set_state>
		res = 0;
     4e6:	f04f 0900 	mov.w	r9, #0
     4ea:	e051      	b.n	590 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa8>
			transit = mgr->transitions->stop;
     4ec:	6923      	ldr	r3, [r4, #16]
     4ee:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
     4f0:	2104      	movs	r1, #4
     4f2:	4620      	mov	r0, r4
     4f4:	f004 fdd7 	bl	50a6 <set_state>
		res = 0;
     4f8:	f04f 0900 	mov.w	r9, #0
     4fc:	e048      	b.n	590 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa8>
			transit = mgr->transitions->reset;
     4fe:	6923      	ldr	r3, [r4, #16]
     500:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
     502:	2105      	movs	r1, #5
     504:	4620      	mov	r0, r4
     506:	f004 fdce 	bl	50a6 <set_state>
		res = 0;
     50a:	f04f 0900 	mov.w	r9, #0
     50e:	e03f      	b.n	590 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa8>
				   && !sys_slist_is_empty(&mgr->monitors);
     510:	2200      	movs	r2, #0
     512:	e046      	b.n	5a2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xba>
     514:	2200      	movs	r2, #0
     516:	e044      	b.n	5a2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xba>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     518:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
     51c:	8323      	strh	r3, [r4, #24]
     51e:	f385 8811 	msr	BASEPRI, r5
     522:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     526:	2900      	cmp	r1, #0
     528:	d144      	bne.n	5b4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xcc>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     52a:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
     52c:	b12b      	cbz	r3, 53a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x52>
				notify_all(mgr, &clients, state, res);
     52e:	464b      	mov	r3, r9
     530:	4642      	mov	r2, r8
     532:	4669      	mov	r1, sp
     534:	4620      	mov	r0, r4
     536:	f004 fe6c 	bl	5212 <notify_all>
			if (transit != NULL) {
     53a:	b117      	cbz	r7, 542 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x5a>
				transit(mgr, transition_complete);
     53c:	4925      	ldr	r1, [pc, #148]	; (5d4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xec>)
     53e:	4620      	mov	r0, r4
     540:	47b8      	blx	r7
	__asm__ volatile(
     542:	f04f 0320 	mov.w	r3, #32
     546:	f3ef 8511 	mrs	r5, BASEPRI
     54a:	f383 8812 	msr	BASEPRI_MAX, r3
     54e:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     552:	8b23      	ldrh	r3, [r4, #24]
     554:	f023 0308 	bic.w	r3, r3, #8
     558:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     55a:	8b23      	ldrh	r3, [r4, #24]
     55c:	f013 0f10 	tst.w	r3, #16
     560:	d02e      	beq.n	5c0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xd8>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     562:	f023 0310 	bic.w	r3, r3, #16
     566:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     568:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     56a:	8b26      	ldrh	r6, [r4, #24]
     56c:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
     570:	2800      	cmp	r0, #0
     572:	d09a      	beq.n	4aa <process_event+0x2a>
		if (evt == EVT_RECHECK) {
     574:	2802      	cmp	r0, #2
     576:	d0a3      	beq.n	4c0 <process_event+0x40>
		if (evt == EVT_NOP) {
     578:	2800      	cmp	r0, #0
     57a:	d096      	beq.n	4aa <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
     57c:	2801      	cmp	r0, #1
     57e:	d0a3      	beq.n	4c8 <process_event+0x48>
		} else if (evt == EVT_START) {
     580:	2803      	cmp	r0, #3
     582:	d0aa      	beq.n	4da <process_event+0x5a>
		} else if (evt == EVT_STOP) {
     584:	2804      	cmp	r0, #4
     586:	d0b1      	beq.n	4ec <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4>
		} else if (evt == EVT_RESET) {
     588:	2805      	cmp	r0, #5
     58a:	d0b8      	beq.n	4fe <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x16>
		onoff_transition_fn transit = NULL;
     58c:	2700      	movs	r7, #0
		res = 0;
     58e:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     590:	8b23      	ldrh	r3, [r4, #24]
     592:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     596:	45b0      	cmp	r8, r6
     598:	d0ba      	beq.n	510 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x28>
     59a:	68a2      	ldr	r2, [r4, #8]
     59c:	2a00      	cmp	r2, #0
     59e:	d0b9      	beq.n	514 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2c>
     5a0:	2201      	movs	r2, #1
		if (do_monitors
     5a2:	4611      	mov	r1, r2
     5a4:	2a00      	cmp	r2, #0
     5a6:	d1b7      	bne.n	518 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x30>
     5a8:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
     5aa:	2a00      	cmp	r2, #0
     5ac:	d1b4      	bne.n	518 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x30>
		    || (transit != NULL)) {
     5ae:	2f00      	cmp	r7, #0
     5b0:	d1b2      	bne.n	518 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x30>
     5b2:	e7d2      	b.n	55a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x72>
				notify_monitors(mgr, state, res);
     5b4:	464a      	mov	r2, r9
     5b6:	4641      	mov	r1, r8
     5b8:	4620      	mov	r0, r4
     5ba:	f004 fd7c 	bl	50b6 <notify_monitors>
     5be:	e7b4      	b.n	52a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x42>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     5c0:	f013 0f20 	tst.w	r3, #32
     5c4:	d004      	beq.n	5d0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xe8>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     5c6:	f023 0320 	bic.w	r3, r3, #32
     5ca:	8323      	strh	r3, [r4, #24]
			evt = EVT_RECHECK;
     5cc:	2002      	movs	r0, #2
     5ce:	e7cc      	b.n	56a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x82>
		evt = EVT_NOP;
     5d0:	2000      	movs	r0, #0
     5d2:	e7ca      	b.n	56a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x82>
     5d4:	00005241 	.word	0x00005241

000005d8 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5dc:	b093      	sub	sp, #76	; 0x4c
     5de:	4606      	mov	r6, r0
     5e0:	460d      	mov	r5, r1
     5e2:	4692      	mov	sl, r2
     5e4:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     5e6:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     5e8:	f89a 0000 	ldrb.w	r0, [sl]
     5ec:	2800      	cmp	r0, #0
     5ee:	f000 84d6 	beq.w	f9e <CONFIG_ISR_STACK_SIZE+0x79e>
		if (*fp != '%') {
     5f2:	2825      	cmp	r0, #37	; 0x25
     5f4:	d008      	beq.n	608 <cbvprintf+0x30>
			OUTC(*fp++);
     5f6:	f10a 0a01 	add.w	sl, sl, #1
     5fa:	4629      	mov	r1, r5
     5fc:	47b0      	blx	r6
     5fe:	2800      	cmp	r0, #0
     600:	f2c0 84ce 	blt.w	fa0 <CONFIG_ISR_STACK_SIZE+0x7a0>
     604:	3401      	adds	r4, #1
			continue;
     606:	e7ef      	b.n	5e8 <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
     608:	2300      	movs	r3, #0
     60a:	9306      	str	r3, [sp, #24]
     60c:	9307      	str	r3, [sp, #28]
     60e:	930b      	str	r3, [sp, #44]	; 0x2c
	*conv = (struct conversion) {
     610:	9308      	str	r3, [sp, #32]
     612:	9309      	str	r3, [sp, #36]	; 0x24
     614:	930a      	str	r3, [sp, #40]	; 0x28
	++sp;
     616:	f10a 0801 	add.w	r8, sl, #1
	if (*sp == '%') {
     61a:	f89a 3001 	ldrb.w	r3, [sl, #1]
     61e:	2b25      	cmp	r3, #37	; 0x25
     620:	d001      	beq.n	626 <cbvprintf+0x4e>
	bool loop = true;
     622:	2701      	movs	r7, #1
     624:	e02c      	b.n	680 <cbvprintf+0xa8>
		conv->specifier = *sp++;
     626:	f10a 0802 	add.w	r8, sl, #2
     62a:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		return sp;
     62e:	e1a8      	b.n	982 <CONFIG_ISR_STACK_SIZE+0x182>
			conv->flag_dash = true;
     630:	f89d 3020 	ldrb.w	r3, [sp, #32]
     634:	f043 0304 	orr.w	r3, r3, #4
     638:	f88d 3020 	strb.w	r3, [sp, #32]
		if (loop) {
     63c:	b1ff      	cbz	r7, 67e <cbvprintf+0xa6>
			++sp;
     63e:	f108 0801 	add.w	r8, r8, #1
     642:	e01c      	b.n	67e <cbvprintf+0xa6>
			conv->flag_plus = true;
     644:	f89d 3020 	ldrb.w	r3, [sp, #32]
     648:	f043 0308 	orr.w	r3, r3, #8
     64c:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
     650:	e7f4      	b.n	63c <cbvprintf+0x64>
			conv->flag_space = true;
     652:	f89d 3020 	ldrb.w	r3, [sp, #32]
     656:	f043 0310 	orr.w	r3, r3, #16
     65a:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
     65e:	e7ed      	b.n	63c <cbvprintf+0x64>
			conv->flag_hash = true;
     660:	f89d 3020 	ldrb.w	r3, [sp, #32]
     664:	f043 0320 	orr.w	r3, r3, #32
     668:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
     66c:	e7e6      	b.n	63c <cbvprintf+0x64>
			conv->flag_zero = true;
     66e:	f89d 3020 	ldrb.w	r3, [sp, #32]
     672:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     676:	f88d 3020 	strb.w	r3, [sp, #32]
			break;
     67a:	e7df      	b.n	63c <cbvprintf+0x64>
		switch (*sp) {
     67c:	2700      	movs	r7, #0
	} while (loop);
     67e:	b34f      	cbz	r7, 6d4 <cbvprintf+0xfc>
		switch (*sp) {
     680:	f898 3000 	ldrb.w	r3, [r8]
     684:	3b20      	subs	r3, #32
     686:	2b10      	cmp	r3, #16
     688:	d8f8      	bhi.n	67c <cbvprintf+0xa4>
     68a:	a201      	add	r2, pc, #4	; (adr r2, 690 <cbvprintf+0xb8>)
     68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     690:	00000653 	.word	0x00000653
     694:	0000067d 	.word	0x0000067d
     698:	0000067d 	.word	0x0000067d
     69c:	00000661 	.word	0x00000661
     6a0:	0000067d 	.word	0x0000067d
     6a4:	0000067d 	.word	0x0000067d
     6a8:	0000067d 	.word	0x0000067d
     6ac:	0000067d 	.word	0x0000067d
     6b0:	0000067d 	.word	0x0000067d
     6b4:	0000067d 	.word	0x0000067d
     6b8:	0000067d 	.word	0x0000067d
     6bc:	00000645 	.word	0x00000645
     6c0:	0000067d 	.word	0x0000067d
     6c4:	00000631 	.word	0x00000631
     6c8:	0000067d 	.word	0x0000067d
     6cc:	0000067d 	.word	0x0000067d
     6d0:	0000066f 	.word	0x0000066f
	if (conv->flag_zero && conv->flag_dash) {
     6d4:	f89d 3020 	ldrb.w	r3, [sp, #32]
     6d8:	f003 0344 	and.w	r3, r3, #68	; 0x44
     6dc:	2b44      	cmp	r3, #68	; 0x44
     6de:	d06d      	beq.n	7bc <cbvprintf+0x1e4>
	sp = extract_width(conv, sp);
     6e0:	f8cd 8014 	str.w	r8, [sp, #20]
	conv->width_present = true;
     6e4:	f89d 3020 	ldrb.w	r3, [sp, #32]
     6e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     6ec:	f88d 3020 	strb.w	r3, [sp, #32]
	if (*sp == '*') {
     6f0:	f898 3000 	ldrb.w	r3, [r8]
     6f4:	2b2a      	cmp	r3, #42	; 0x2a
     6f6:	d068      	beq.n	7ca <cbvprintf+0x1f2>
	size_t width = extract_decimal(&sp);
     6f8:	a805      	add	r0, sp, #20
     6fa:	f004 fe31 	bl	5360 <extract_decimal>
	if (sp != wp) {
     6fe:	9b05      	ldr	r3, [sp, #20]
     700:	4598      	cmp	r8, r3
     702:	d012      	beq.n	72a <cbvprintf+0x152>
		conv->width_present = true;
     704:	f89d 3020 	ldrb.w	r3, [sp, #32]
     708:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     70c:	f88d 3020 	strb.w	r3, [sp, #32]
		conv->width_value = width;
     710:	9009      	str	r0, [sp, #36]	; 0x24
		conv->unsupported |= ((conv->width_value < 0)
     712:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
     716:	2800      	cmp	r0, #0
     718:	db60      	blt.n	7dc <cbvprintf+0x204>
     71a:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
     71c:	4313      	orrs	r3, r2
     71e:	f89d 2020 	ldrb.w	r2, [sp, #32]
     722:	f363 0241 	bfi	r2, r3, #1, #1
     726:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
     72a:	9b05      	ldr	r3, [sp, #20]
	sp = extract_prec(conv, sp);
     72c:	9305      	str	r3, [sp, #20]
	conv->prec_present = (*sp == '.');
     72e:	781b      	ldrb	r3, [r3, #0]
     730:	2b2e      	cmp	r3, #46	; 0x2e
     732:	bf14      	ite	ne
     734:	2300      	movne	r3, #0
     736:	2301      	moveq	r3, #1
     738:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
     73c:	f363 0241 	bfi	r2, r3, #1, #1
     740:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
	if (!conv->prec_present) {
     744:	2b00      	cmp	r3, #0
     746:	d04b      	beq.n	7e0 <cbvprintf+0x208>
	++sp;
     748:	9b05      	ldr	r3, [sp, #20]
     74a:	1c5a      	adds	r2, r3, #1
     74c:	9205      	str	r2, [sp, #20]
	if (*sp == '*') {
     74e:	785b      	ldrb	r3, [r3, #1]
     750:	2b2a      	cmp	r3, #42	; 0x2a
     752:	d048      	beq.n	7e6 <cbvprintf+0x20e>
	size_t prec = extract_decimal(&sp);
     754:	a805      	add	r0, sp, #20
     756:	f004 fe03 	bl	5360 <extract_decimal>
	conv->prec_value = prec;
     75a:	900a      	str	r0, [sp, #40]	; 0x28
	conv->unsupported |= ((conv->prec_value < 0)
     75c:	f89d 3020 	ldrb.w	r3, [sp, #32]
     760:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
     764:	2800      	cmp	r0, #0
     766:	db47      	blt.n	7f8 <cbvprintf+0x220>
     768:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
     76a:	4313      	orrs	r3, r2
     76c:	f89d 2020 	ldrb.w	r2, [sp, #32]
     770:	f363 0241 	bfi	r2, r3, #1, #1
     774:	f88d 2020 	strb.w	r2, [sp, #32]
	return sp;
     778:	f8dd 8014 	ldr.w	r8, [sp, #20]
	switch (*sp) {
     77c:	f898 3000 	ldrb.w	r3, [r8]
     780:	3b4c      	subs	r3, #76	; 0x4c
     782:	2b2e      	cmp	r3, #46	; 0x2e
     784:	f200 80dc 	bhi.w	940 <CONFIG_ISR_STACK_SIZE+0x140>
     788:	e8df f003 	tbb	[pc, r3]
     78c:	dadadaca 	.word	0xdadadaca
     790:	dadadada 	.word	0xdadadada
     794:	dadadada 	.word	0xdadadada
     798:	dadadada 	.word	0xdadadada
     79c:	dadadada 	.word	0xdadadada
     7a0:	dadadada 	.word	0xdadadada
     7a4:	dadadada 	.word	0xdadadada
     7a8:	da6ada38 	.word	0xda6ada38
     7ac:	dadada51 	.word	0xdadada51
     7b0:	dadadada 	.word	0xdadadada
     7b4:	dadadac0 	.word	0xdadadac0
     7b8:	dada      	.short	0xdada
     7ba:	b6          	.byte	0xb6
     7bb:	00          	.byte	0x00
		conv->flag_zero = false;
     7bc:	f89d 3020 	ldrb.w	r3, [sp, #32]
     7c0:	f36f 1386 	bfc	r3, #6, #1
     7c4:	f88d 3020 	strb.w	r3, [sp, #32]
     7c8:	e78a      	b.n	6e0 <cbvprintf+0x108>
		conv->width_star = true;
     7ca:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     7ce:	f043 0301 	orr.w	r3, r3, #1
     7d2:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
     7d6:	4643      	mov	r3, r8
     7d8:	3301      	adds	r3, #1
     7da:	e7a7      	b.n	72c <cbvprintf+0x154>
				      || (width != (size_t)conv->width_value));
     7dc:	2201      	movs	r2, #1
     7de:	e79d      	b.n	71c <cbvprintf+0x144>
		return sp;
     7e0:	f8dd 8014 	ldr.w	r8, [sp, #20]
     7e4:	e7ca      	b.n	77c <cbvprintf+0x1a4>
		conv->prec_star = true;
     7e6:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     7ea:	f043 0304 	orr.w	r3, r3, #4
     7ee:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		return ++sp;
     7f2:	f102 0801 	add.w	r8, r2, #1
     7f6:	e7c1      	b.n	77c <cbvprintf+0x1a4>
			      || (prec != (size_t)conv->prec_value));
     7f8:	2201      	movs	r2, #1
     7fa:	e7b6      	b.n	76a <cbvprintf+0x192>
		if (*++sp == 'h') {
     7fc:	f108 0201 	add.w	r2, r8, #1
     800:	f898 3001 	ldrb.w	r3, [r8, #1]
     804:	2b68      	cmp	r3, #104	; 0x68
     806:	d008      	beq.n	81a <CONFIG_ISR_STACK_SIZE+0x1a>
			conv->length_mod = LENGTH_H;
     808:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     80c:	2102      	movs	r1, #2
     80e:	f361 03c6 	bfi	r3, r1, #3, #4
     812:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'h') {
     816:	4690      	mov	r8, r2
     818:	e02b      	b.n	872 <CONFIG_ISR_STACK_SIZE+0x72>
			conv->length_mod = LENGTH_HH;
     81a:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     81e:	2201      	movs	r2, #1
     820:	f362 03c6 	bfi	r3, r2, #3, #4
     824:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
     828:	f108 0802 	add.w	r8, r8, #2
     82c:	e021      	b.n	872 <CONFIG_ISR_STACK_SIZE+0x72>
		if (*++sp == 'l') {
     82e:	f108 0201 	add.w	r2, r8, #1
     832:	f898 3001 	ldrb.w	r3, [r8, #1]
     836:	2b6c      	cmp	r3, #108	; 0x6c
     838:	d008      	beq.n	84c <CONFIG_ISR_STACK_SIZE+0x4c>
			conv->length_mod = LENGTH_L;
     83a:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     83e:	2103      	movs	r1, #3
     840:	f361 03c6 	bfi	r3, r1, #3, #4
     844:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		if (*++sp == 'l') {
     848:	4690      	mov	r8, r2
     84a:	e012      	b.n	872 <CONFIG_ISR_STACK_SIZE+0x72>
			conv->length_mod = LENGTH_LL;
     84c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     850:	2204      	movs	r2, #4
     852:	f362 03c6 	bfi	r3, r2, #3, #4
     856:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
			++sp;
     85a:	f108 0802 	add.w	r8, r8, #2
     85e:	e008      	b.n	872 <CONFIG_ISR_STACK_SIZE+0x72>
		conv->length_mod = LENGTH_J;
     860:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     864:	2205      	movs	r2, #5
     866:	f362 03c6 	bfi	r3, r2, #3, #4
     86a:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
     86e:	f108 0801 	add.w	r8, r8, #1
	conv->specifier = *sp++;
     872:	f818 3b01 	ldrb.w	r3, [r8], #1
     876:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
	switch (conv->specifier) {
     87a:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
     87e:	2a37      	cmp	r2, #55	; 0x37
     880:	f200 8150 	bhi.w	b24 <CONFIG_ISR_STACK_SIZE+0x324>
     884:	e8df f012 	tbh	[pc, r2, lsl #1]
     888:	014e0126 	.word	0x014e0126
     88c:	014e014e 	.word	0x014e014e
     890:	01260126 	.word	0x01260126
     894:	014e0126 	.word	0x014e0126
     898:	014e014e 	.word	0x014e014e
     89c:	014e014e 	.word	0x014e014e
     8a0:	014e014e 	.word	0x014e014e
     8a4:	014e014e 	.word	0x014e014e
     8a8:	014e014e 	.word	0x014e014e
     8ac:	014e014e 	.word	0x014e014e
     8b0:	014e014e 	.word	0x014e014e
     8b4:	0113014e 	.word	0x0113014e
     8b8:	014e014e 	.word	0x014e014e
     8bc:	014e014e 	.word	0x014e014e
     8c0:	014e014e 	.word	0x014e014e
     8c4:	014e014e 	.word	0x014e014e
     8c8:	014e0126 	.word	0x014e0126
     8cc:	00630113 	.word	0x00630113
     8d0:	01260126 	.word	0x01260126
     8d4:	014e0126 	.word	0x014e0126
     8d8:	014e0063 	.word	0x014e0063
     8dc:	014e014e 	.word	0x014e014e
     8e0:	012f014e 	.word	0x012f014e
     8e4:	013f0113 	.word	0x013f0113
     8e8:	014e014e 	.word	0x014e014e
     8ec:	014e013f 	.word	0x014e013f
     8f0:	014e0113 	.word	0x014e0113
     8f4:	0113014e 	.word	0x0113014e
		conv->length_mod = LENGTH_Z;
     8f8:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     8fc:	2206      	movs	r2, #6
     8fe:	f362 03c6 	bfi	r3, r2, #3, #4
     902:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
     906:	f108 0801 	add.w	r8, r8, #1
		break;
     90a:	e7b2      	b.n	872 <CONFIG_ISR_STACK_SIZE+0x72>
		conv->length_mod = LENGTH_T;
     90c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     910:	2207      	movs	r2, #7
     912:	f362 03c6 	bfi	r3, r2, #3, #4
     916:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
     91a:	f108 0801 	add.w	r8, r8, #1
		break;
     91e:	e7a8      	b.n	872 <CONFIG_ISR_STACK_SIZE+0x72>
		conv->length_mod = LENGTH_UPPER_L;
     920:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     924:	2208      	movs	r2, #8
     926:	f362 03c6 	bfi	r3, r2, #3, #4
     92a:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		++sp;
     92e:	f108 0801 	add.w	r8, r8, #1
		conv->unsupported = true;
     932:	f89d 3020 	ldrb.w	r3, [sp, #32]
     936:	f043 0302 	orr.w	r3, r3, #2
     93a:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
     93e:	e798      	b.n	872 <CONFIG_ISR_STACK_SIZE+0x72>
		conv->length_mod = LENGTH_NONE;
     940:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     944:	f36f 03c6 	bfc	r3, #3, #4
     948:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		break;
     94c:	e791      	b.n	872 <CONFIG_ISR_STACK_SIZE+0x72>
		conv->specifier_cat = SPECIFIER_SINT;
     94e:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
     952:	2101      	movs	r1, #1
     954:	f361 0202 	bfi	r2, r1, #0, #3
     958:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
     95c:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
     960:	f002 0278 	and.w	r2, r2, #120	; 0x78
     964:	2a40      	cmp	r2, #64	; 0x40
     966:	f000 80aa 	beq.w	abe <CONFIG_ISR_STACK_SIZE+0x2be>
		if (conv->specifier == 'c') {
     96a:	2b63      	cmp	r3, #99	; 0x63
     96c:	f000 80ae 	beq.w	acc <CONFIG_ISR_STACK_SIZE+0x2cc>
	conv->unsupported |= unsupported;
     970:	f89d 3020 	ldrb.w	r3, [sp, #32]
     974:	f3c3 0240 	ubfx	r2, r3, #1, #1
     978:	4317      	orrs	r7, r2
     97a:	f367 0341 	bfi	r3, r7, #1, #1
     97e:	f88d 3020 	strb.w	r3, [sp, #32]
		fp = extract_conversion(conv, sp);

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
     982:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     986:	f013 0f01 	tst.w	r3, #1
     98a:	f000 80da 	beq.w	b42 <CONFIG_ISR_STACK_SIZE+0x342>
			width = va_arg(ap, int);
     98e:	9b03      	ldr	r3, [sp, #12]
     990:	1d1a      	adds	r2, r3, #4
     992:	9203      	str	r2, [sp, #12]
     994:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
     996:	2f00      	cmp	r7, #0
     998:	f2c0 80cb 	blt.w	b32 <CONFIG_ISR_STACK_SIZE+0x332>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
     99c:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     9a0:	f013 0f04 	tst.w	r3, #4
     9a4:	f000 80df 	beq.w	b66 <CONFIG_ISR_STACK_SIZE+0x366>
			int arg = va_arg(ap, int);
     9a8:	9b03      	ldr	r3, [sp, #12]
     9aa:	1d1a      	adds	r2, r3, #4
     9ac:	9203      	str	r2, [sp, #12]
     9ae:	f8d3 b000 	ldr.w	fp, [r3]

			if (arg < 0) {
     9b2:	f1bb 0f00 	cmp.w	fp, #0
     9b6:	f2c0 80cd 	blt.w	b54 <CONFIG_ISR_STACK_SIZE+0x354>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
     9ba:	2300      	movs	r3, #0
     9bc:	9309      	str	r3, [sp, #36]	; 0x24
		conv->pad0_pre_exp = 0;
     9be:	930a      	str	r3, [sp, #40]	; 0x28
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
     9c0:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     9c4:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
     9c8:	f89d 1021 	ldrb.w	r1, [sp, #33]	; 0x21
     9cc:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
     9d0:	2b01      	cmp	r3, #1
     9d2:	f000 80d1 	beq.w	b78 <CONFIG_ISR_STACK_SIZE+0x378>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
     9d6:	2b02      	cmp	r3, #2
     9d8:	f000 8116 	beq.w	c08 <CONFIG_ISR_STACK_SIZE+0x408>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
     9dc:	2b04      	cmp	r3, #4
     9de:	f000 8167 	beq.w	cb0 <CONFIG_ISR_STACK_SIZE+0x4b0>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
     9e2:	2b03      	cmp	r3, #3
     9e4:	f000 817e 	beq.w	ce4 <CONFIG_ISR_STACK_SIZE+0x4e4>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
     9e8:	f89d 9020 	ldrb.w	r9, [sp, #32]
     9ec:	f019 0303 	ands.w	r3, r9, #3
     9f0:	9302      	str	r3, [sp, #8]
     9f2:	f040 817d 	bne.w	cf0 <CONFIG_ISR_STACK_SIZE+0x4f0>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
     9f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
     9fa:	3b25      	subs	r3, #37	; 0x25
     9fc:	2b53      	cmp	r3, #83	; 0x53
     9fe:	f200 8233 	bhi.w	e68 <CONFIG_ISR_STACK_SIZE+0x668>
     a02:	e8df f013 	tbh	[pc, r3, lsl #1]
     a06:	0181      	.short	0x0181
     a08:	02310231 	.word	0x02310231
     a0c:	02310231 	.word	0x02310231
     a10:	02310231 	.word	0x02310231
     a14:	02310231 	.word	0x02310231
     a18:	02310231 	.word	0x02310231
     a1c:	02310231 	.word	0x02310231
     a20:	02310231 	.word	0x02310231
     a24:	02310231 	.word	0x02310231
     a28:	02310231 	.word	0x02310231
     a2c:	02310231 	.word	0x02310231
     a30:	02310231 	.word	0x02310231
     a34:	02310231 	.word	0x02310231
     a38:	02310231 	.word	0x02310231
     a3c:	02310231 	.word	0x02310231
     a40:	02310231 	.word	0x02310231
     a44:	02310231 	.word	0x02310231
     a48:	02310231 	.word	0x02310231
     a4c:	02310231 	.word	0x02310231
     a50:	02310231 	.word	0x02310231
     a54:	02310231 	.word	0x02310231
     a58:	02310231 	.word	0x02310231
     a5c:	02310231 	.word	0x02310231
     a60:	02310231 	.word	0x02310231
     a64:	02310231 	.word	0x02310231
     a68:	02310231 	.word	0x02310231
     a6c:	023101c7 	.word	0x023101c7
     a70:	02310231 	.word	0x02310231
     a74:	02310231 	.word	0x02310231
     a78:	02310231 	.word	0x02310231
     a7c:	02310231 	.word	0x02310231
     a80:	01a10231 	.word	0x01a10231
     a84:	023101ab 	.word	0x023101ab
     a88:	02310231 	.word	0x02310231
     a8c:	01ab0231 	.word	0x01ab0231
     a90:	02310231 	.word	0x02310231
     a94:	02310231 	.word	0x02310231
     a98:	01c70208 	.word	0x01c70208
     a9c:	023101ea 	.word	0x023101ea
     aa0:	018f0231 	.word	0x018f0231
     aa4:	01c70231 	.word	0x01c70231
     aa8:	02310231 	.word	0x02310231
     aac:	01c7      	.short	0x01c7
		conv->specifier_cat = SPECIFIER_UINT;
     aae:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
     ab2:	2102      	movs	r1, #2
     ab4:	f361 0202 	bfi	r2, r1, #0, #3
     ab8:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
     abc:	e74e      	b.n	95c <CONFIG_ISR_STACK_SIZE+0x15c>
			conv->invalid = true;
     abe:	f89d 1020 	ldrb.w	r1, [sp, #32]
     ac2:	f041 0101 	orr.w	r1, r1, #1
     ac6:	f88d 1020 	strb.w	r1, [sp, #32]
     aca:	e74e      	b.n	96a <CONFIG_ISR_STACK_SIZE+0x16a>
			unsupported = (conv->length_mod != LENGTH_NONE);
     acc:	1e17      	subs	r7, r2, #0
     ace:	bf18      	it	ne
     ad0:	2701      	movne	r7, #1
     ad2:	e74d      	b.n	970 <CONFIG_ISR_STACK_SIZE+0x170>
		conv->specifier_cat = SPECIFIER_FP;
     ad4:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     ad8:	2204      	movs	r2, #4
     ada:	f362 0302 	bfi	r3, r2, #0, #3
     ade:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
			unsupported = true;
     ae2:	2701      	movs	r7, #1
			break;
     ae4:	e744      	b.n	970 <CONFIG_ISR_STACK_SIZE+0x170>
		conv->specifier_cat = SPECIFIER_PTR;
     ae6:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     aea:	2203      	movs	r2, #3
     aec:	f362 0302 	bfi	r3, r2, #0, #3
     af0:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod == LENGTH_UPPER_L) {
     af4:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     af8:	f003 0378 	and.w	r3, r3, #120	; 0x78
     afc:	2b40      	cmp	r3, #64	; 0x40
     afe:	f47f af37 	bne.w	970 <CONFIG_ISR_STACK_SIZE+0x170>
			unsupported = true;
     b02:	2701      	movs	r7, #1
     b04:	e734      	b.n	970 <CONFIG_ISR_STACK_SIZE+0x170>
		conv->specifier_cat = SPECIFIER_PTR;
     b06:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     b0a:	2203      	movs	r2, #3
     b0c:	f362 0302 	bfi	r3, r2, #0, #3
     b10:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
		if (conv->length_mod != LENGTH_NONE) {
     b14:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     b18:	f013 0f78 	tst.w	r3, #120	; 0x78
     b1c:	f43f af28 	beq.w	970 <CONFIG_ISR_STACK_SIZE+0x170>
			unsupported = true;
     b20:	2701      	movs	r7, #1
     b22:	e725      	b.n	970 <CONFIG_ISR_STACK_SIZE+0x170>
		conv->invalid = true;
     b24:	f89d 3020 	ldrb.w	r3, [sp, #32]
     b28:	f043 0301 	orr.w	r3, r3, #1
     b2c:	f88d 3020 	strb.w	r3, [sp, #32]
		break;
     b30:	e71e      	b.n	970 <CONFIG_ISR_STACK_SIZE+0x170>
				conv->flag_dash = true;
     b32:	f89d 3020 	ldrb.w	r3, [sp, #32]
     b36:	f043 0304 	orr.w	r3, r3, #4
     b3a:	f88d 3020 	strb.w	r3, [sp, #32]
				width = -width;
     b3e:	427f      	negs	r7, r7
     b40:	e72c      	b.n	99c <CONFIG_ISR_STACK_SIZE+0x19c>
		} else if (conv->width_present) {
     b42:	f99d 3020 	ldrsb.w	r3, [sp, #32]
     b46:	2b00      	cmp	r3, #0
     b48:	db02      	blt.n	b50 <CONFIG_ISR_STACK_SIZE+0x350>
		int width = -1;
     b4a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
     b4e:	e725      	b.n	99c <CONFIG_ISR_STACK_SIZE+0x19c>
			width = conv->width_value;
     b50:	9f09      	ldr	r7, [sp, #36]	; 0x24
     b52:	e723      	b.n	99c <CONFIG_ISR_STACK_SIZE+0x19c>
				conv->prec_present = false;
     b54:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     b58:	f36f 0341 	bfc	r3, #1, #1
     b5c:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
		int precision = -1;
     b60:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
     b64:	e729      	b.n	9ba <CONFIG_ISR_STACK_SIZE+0x1ba>
		} else if (conv->prec_present) {
     b66:	f013 0f02 	tst.w	r3, #2
     b6a:	d002      	beq.n	b72 <CONFIG_ISR_STACK_SIZE+0x372>
			precision = conv->prec_value;
     b6c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
     b70:	e723      	b.n	9ba <CONFIG_ISR_STACK_SIZE+0x1ba>
		int precision = -1;
     b72:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
     b76:	e720      	b.n	9ba <CONFIG_ISR_STACK_SIZE+0x1ba>
			switch (length_mod) {
     b78:	1ecb      	subs	r3, r1, #3
     b7a:	2b04      	cmp	r3, #4
     b7c:	d804      	bhi.n	b88 <CONFIG_ISR_STACK_SIZE+0x388>
     b7e:	e8df f003 	tbb	[pc, r3]
     b82:	1d0b      	.short	0x1d0b
     b84:	3529      	.short	0x3529
     b86:	35          	.byte	0x35
     b87:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     b88:	9b03      	ldr	r3, [sp, #12]
     b8a:	1d1a      	adds	r2, r3, #4
     b8c:	9203      	str	r2, [sp, #12]
     b8e:	681a      	ldr	r2, [r3, #0]
     b90:	17d3      	asrs	r3, r2, #31
     b92:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
     b96:	e006      	b.n	ba6 <CONFIG_ISR_STACK_SIZE+0x3a6>
					value->sint = va_arg(ap, long);
     b98:	9b03      	ldr	r3, [sp, #12]
     b9a:	1d1a      	adds	r2, r3, #4
     b9c:	9203      	str	r2, [sp, #12]
     b9e:	681a      	ldr	r2, [r3, #0]
     ba0:	17d3      	asrs	r3, r2, #31
     ba2:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
     ba6:	2901      	cmp	r1, #1
     ba8:	d028      	beq.n	bfc <CONFIG_ISR_STACK_SIZE+0x3fc>
			} else if (length_mod == LENGTH_H) {
     baa:	2902      	cmp	r1, #2
     bac:	f47f af1c 	bne.w	9e8 <CONFIG_ISR_STACK_SIZE+0x1e8>
				value->sint = (short)value->sint;
     bb0:	f9bd 2018 	ldrsh.w	r2, [sp, #24]
     bb4:	17d3      	asrs	r3, r2, #31
     bb6:	e9cd 2306 	strd	r2, r3, [sp, #24]
     bba:	e715      	b.n	9e8 <CONFIG_ISR_STACK_SIZE+0x1e8>
					(sint_value_type)va_arg(ap, long long);
     bbc:	9b03      	ldr	r3, [sp, #12]
     bbe:	3307      	adds	r3, #7
     bc0:	f023 0307 	bic.w	r3, r3, #7
     bc4:	f103 0208 	add.w	r2, r3, #8
     bc8:	9203      	str	r2, [sp, #12]
     bca:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     bce:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
     bd2:	e7e8      	b.n	ba6 <CONFIG_ISR_STACK_SIZE+0x3a6>
					(sint_value_type)va_arg(ap, intmax_t);
     bd4:	9b03      	ldr	r3, [sp, #12]
     bd6:	3307      	adds	r3, #7
     bd8:	f023 0307 	bic.w	r3, r3, #7
     bdc:	f103 0208 	add.w	r2, r3, #8
     be0:	9203      	str	r2, [sp, #12]
     be2:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     be6:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
     bea:	e7dc      	b.n	ba6 <CONFIG_ISR_STACK_SIZE+0x3a6>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     bec:	9b03      	ldr	r3, [sp, #12]
     bee:	1d1a      	adds	r2, r3, #4
     bf0:	9203      	str	r2, [sp, #12]
     bf2:	681a      	ldr	r2, [r3, #0]
     bf4:	17d3      	asrs	r3, r2, #31
				value->sint =
     bf6:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
     bfa:	e7d4      	b.n	ba6 <CONFIG_ISR_STACK_SIZE+0x3a6>
				value->sint = (char)value->sint;
     bfc:	f89d 3018 	ldrb.w	r3, [sp, #24]
     c00:	9306      	str	r3, [sp, #24]
     c02:	2300      	movs	r3, #0
     c04:	9307      	str	r3, [sp, #28]
     c06:	e6ef      	b.n	9e8 <CONFIG_ISR_STACK_SIZE+0x1e8>
			switch (length_mod) {
     c08:	1ecb      	subs	r3, r1, #3
     c0a:	2b04      	cmp	r3, #4
     c0c:	d804      	bhi.n	c18 <CONFIG_ISR_STACK_SIZE+0x418>
     c0e:	e8df f003 	tbb	[pc, r3]
     c12:	1f0b      	.short	0x1f0b
     c14:	4135      	.short	0x4135
     c16:	41          	.byte	0x41
     c17:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
     c18:	9b03      	ldr	r3, [sp, #12]
     c1a:	1d1a      	adds	r2, r3, #4
     c1c:	9203      	str	r2, [sp, #12]
     c1e:	681b      	ldr	r3, [r3, #0]
     c20:	9306      	str	r3, [sp, #24]
     c22:	2300      	movs	r3, #0
     c24:	9307      	str	r3, [sp, #28]
				break;
     c26:	e01e      	b.n	c66 <CONFIG_ISR_STACK_SIZE+0x466>
				    && (conv->specifier == 'c')) {
     c28:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
				if ((!WCHAR_IS_SIGNED)
     c2c:	2b63      	cmp	r3, #99	; 0x63
     c2e:	d007      	beq.n	c40 <CONFIG_ISR_STACK_SIZE+0x440>
					value->uint = va_arg(ap, unsigned long);
     c30:	9b03      	ldr	r3, [sp, #12]
     c32:	1d1a      	adds	r2, r3, #4
     c34:	9203      	str	r2, [sp, #12]
     c36:	681b      	ldr	r3, [r3, #0]
     c38:	9306      	str	r3, [sp, #24]
     c3a:	2300      	movs	r3, #0
     c3c:	9307      	str	r3, [sp, #28]
     c3e:	e012      	b.n	c66 <CONFIG_ISR_STACK_SIZE+0x466>
					value->uint = (wchar_t)va_arg(ap,
     c40:	9b03      	ldr	r3, [sp, #12]
     c42:	1d1a      	adds	r2, r3, #4
     c44:	9203      	str	r2, [sp, #12]
     c46:	681b      	ldr	r3, [r3, #0]
     c48:	9306      	str	r3, [sp, #24]
     c4a:	2300      	movs	r3, #0
     c4c:	9307      	str	r3, [sp, #28]
     c4e:	e00a      	b.n	c66 <CONFIG_ISR_STACK_SIZE+0x466>
					(uint_value_type)va_arg(ap,
     c50:	9b03      	ldr	r3, [sp, #12]
     c52:	3307      	adds	r3, #7
     c54:	f023 0307 	bic.w	r3, r3, #7
     c58:	f103 0208 	add.w	r2, r3, #8
     c5c:	9203      	str	r2, [sp, #12]
     c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     c62:	e9cd 2306 	strd	r2, r3, [sp, #24]
			if (length_mod == LENGTH_HH) {
     c66:	2901      	cmp	r1, #1
     c68:	d01c      	beq.n	ca4 <CONFIG_ISR_STACK_SIZE+0x4a4>
			} else if (length_mod == LENGTH_H) {
     c6a:	2902      	cmp	r1, #2
     c6c:	f47f aebc 	bne.w	9e8 <CONFIG_ISR_STACK_SIZE+0x1e8>
				value->uint = (unsigned short)value->uint;
     c70:	f8bd 3018 	ldrh.w	r3, [sp, #24]
     c74:	9306      	str	r3, [sp, #24]
     c76:	2300      	movs	r3, #0
     c78:	9307      	str	r3, [sp, #28]
     c7a:	e6b5      	b.n	9e8 <CONFIG_ISR_STACK_SIZE+0x1e8>
					(uint_value_type)va_arg(ap,
     c7c:	9b03      	ldr	r3, [sp, #12]
     c7e:	3307      	adds	r3, #7
     c80:	f023 0307 	bic.w	r3, r3, #7
     c84:	f103 0208 	add.w	r2, r3, #8
     c88:	9203      	str	r2, [sp, #12]
     c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     c8e:	e9cd 2306 	strd	r2, r3, [sp, #24]
				break;
     c92:	e7e8      	b.n	c66 <CONFIG_ISR_STACK_SIZE+0x466>
					(uint_value_type)va_arg(ap, size_t);
     c94:	9b03      	ldr	r3, [sp, #12]
     c96:	1d1a      	adds	r2, r3, #4
     c98:	9203      	str	r2, [sp, #12]
     c9a:	681b      	ldr	r3, [r3, #0]
				value->uint =
     c9c:	9306      	str	r3, [sp, #24]
     c9e:	2300      	movs	r3, #0
     ca0:	9307      	str	r3, [sp, #28]
				break;
     ca2:	e7e0      	b.n	c66 <CONFIG_ISR_STACK_SIZE+0x466>
				value->uint = (unsigned char)value->uint;
     ca4:	f89d 3018 	ldrb.w	r3, [sp, #24]
     ca8:	9306      	str	r3, [sp, #24]
     caa:	2300      	movs	r3, #0
     cac:	9307      	str	r3, [sp, #28]
     cae:	e69b      	b.n	9e8 <CONFIG_ISR_STACK_SIZE+0x1e8>
			if (length_mod == LENGTH_UPPER_L) {
     cb0:	2908      	cmp	r1, #8
     cb2:	d00b      	beq.n	ccc <CONFIG_ISR_STACK_SIZE+0x4cc>
				value->dbl = va_arg(ap, double);
     cb4:	9b03      	ldr	r3, [sp, #12]
     cb6:	3307      	adds	r3, #7
     cb8:	f023 0307 	bic.w	r3, r3, #7
     cbc:	f103 0208 	add.w	r2, r3, #8
     cc0:	9203      	str	r2, [sp, #12]
     cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
     cc6:	e9cd 2306 	strd	r2, r3, [sp, #24]
     cca:	e68d      	b.n	9e8 <CONFIG_ISR_STACK_SIZE+0x1e8>
				value->ldbl = va_arg(ap, long double);
     ccc:	9b03      	ldr	r3, [sp, #12]
     cce:	3307      	adds	r3, #7
     cd0:	f023 0307 	bic.w	r3, r3, #7
     cd4:	f103 0208 	add.w	r2, r3, #8
     cd8:	9203      	str	r2, [sp, #12]
     cda:	e9d3 2300 	ldrd	r2, r3, [r3]
     cde:	e9cd 2306 	strd	r2, r3, [sp, #24]
     ce2:	e681      	b.n	9e8 <CONFIG_ISR_STACK_SIZE+0x1e8>
			value->ptr = va_arg(ap, void *);
     ce4:	9b03      	ldr	r3, [sp, #12]
     ce6:	1d1a      	adds	r2, r3, #4
     ce8:	9203      	str	r2, [sp, #12]
     cea:	681b      	ldr	r3, [r3, #0]
     cec:	9306      	str	r3, [sp, #24]
     cee:	e67b      	b.n	9e8 <CONFIG_ISR_STACK_SIZE+0x1e8>
			OUTS(sp, fp);
     cf0:	4643      	mov	r3, r8
     cf2:	4652      	mov	r2, sl
     cf4:	4629      	mov	r1, r5
     cf6:	4630      	mov	r0, r6
     cf8:	f004 fbaf 	bl	545a <outs>
     cfc:	2800      	cmp	r0, #0
     cfe:	f2c0 814f 	blt.w	fa0 <CONFIG_ISR_STACK_SIZE+0x7a0>
     d02:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
     d04:	46c2      	mov	sl, r8
			continue;
     d06:	e46f      	b.n	5e8 <cbvprintf+0x10>
		case '%':
			OUTC('%');
     d08:	4629      	mov	r1, r5
     d0a:	2025      	movs	r0, #37	; 0x25
     d0c:	47b0      	blx	r6
     d0e:	2800      	cmp	r0, #0
     d10:	f2c0 8146 	blt.w	fa0 <CONFIG_ISR_STACK_SIZE+0x7a0>
     d14:	3401      	adds	r4, #1
		char sign = 0;
     d16:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
     d1a:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
     d1e:	f04f 0a00 	mov.w	sl, #0
			break;
     d22:	e0a7      	b.n	e74 <CONFIG_ISR_STACK_SIZE+0x674>
		case 's': {
			bps = (const char *)value->ptr;
     d24:	f8dd a018 	ldr.w	sl, [sp, #24]

			size_t len;

			if (precision >= 0) {
     d28:	f1bb 0f00 	cmp.w	fp, #0
     d2c:	db08      	blt.n	d40 <CONFIG_ISR_STACK_SIZE+0x540>
				len = strnlen(bps, precision);
     d2e:	4659      	mov	r1, fp
     d30:	4650      	mov	r0, sl
     d32:	f004 fc8a 	bl	564a <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
     d36:	eb0a 0b00 	add.w	fp, sl, r0
		char sign = 0;
     d3a:	f8dd 9008 	ldr.w	r9, [sp, #8]
			precision = -1;

			break;
     d3e:	e099      	b.n	e74 <CONFIG_ISR_STACK_SIZE+0x674>
				len = strlen(bps);
     d40:	4650      	mov	r0, sl
     d42:	f004 fc7a 	bl	563a <strlen>
     d46:	e7f6      	b.n	d36 <CONFIG_ISR_STACK_SIZE+0x536>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     d48:	9b06      	ldr	r3, [sp, #24]
     d4a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
		char sign = 0;
     d4e:	f8dd 9008 	ldr.w	r9, [sp, #8]
			bpe = buf + 1;
     d52:	f10d 0b31 	add.w	fp, sp, #49	; 0x31
			bps = buf;
     d56:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
			break;
     d5a:	e08b      	b.n	e74 <CONFIG_ISR_STACK_SIZE+0x674>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
     d5c:	f019 0f08 	tst.w	r9, #8
     d60:	d105      	bne.n	d6e <CONFIG_ISR_STACK_SIZE+0x56e>
				sign = '+';
			} else if (conv->flag_space) {
     d62:	f019 0910 	ands.w	r9, r9, #16
     d66:	d004      	beq.n	d72 <CONFIG_ISR_STACK_SIZE+0x572>
				sign = ' ';
     d68:	f04f 0920 	mov.w	r9, #32
     d6c:	e001      	b.n	d72 <CONFIG_ISR_STACK_SIZE+0x572>
				sign = '+';
     d6e:	f04f 092b 	mov.w	r9, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
     d72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
			if (sint < 0) {
     d76:	2a00      	cmp	r2, #0
     d78:	f173 0100 	sbcs.w	r1, r3, #0
     d7c:	db02      	blt.n	d84 <CONFIG_ISR_STACK_SIZE+0x584>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
     d7e:	e9cd 2306 	strd	r2, r3, [sp, #24]
     d82:	e009      	b.n	d98 <CONFIG_ISR_STACK_SIZE+0x598>
				value->uint = (uint_value_type)-sint;
     d84:	4252      	negs	r2, r2
     d86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     d8a:	e9cd 2306 	strd	r2, r3, [sp, #24]
				sign = '-';
     d8e:	f04f 092d 	mov.w	r9, #45	; 0x2d
     d92:	e001      	b.n	d98 <CONFIG_ISR_STACK_SIZE+0x598>
		switch (conv->specifier) {
     d94:	f8dd 9008 	ldr.w	r9, [sp, #8]
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
     d98:	f10d 0346 	add.w	r3, sp, #70	; 0x46
     d9c:	9300      	str	r3, [sp, #0]
     d9e:	ab0c      	add	r3, sp, #48	; 0x30
     da0:	aa08      	add	r2, sp, #32
     da2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
     da6:	f004 faee 	bl	5386 <encode_uint>
     daa:	4682      	mov	sl, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
     dac:	f1bb 0f00 	cmp.w	fp, #0
     db0:	f2c0 8090 	blt.w	ed4 <CONFIG_ISR_STACK_SIZE+0x6d4>
				size_t len = bpe - bps;
     db4:	f10d 0346 	add.w	r3, sp, #70	; 0x46
     db8:	eba3 030a 	sub.w	r3, r3, sl

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
     dbc:	f89d 2020 	ldrb.w	r2, [sp, #32]
     dc0:	f36f 1286 	bfc	r2, #6, #1
     dc4:	f88d 2020 	strb.w	r2, [sp, #32]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
     dc8:	459b      	cmp	fp, r3
     dca:	f240 8086 	bls.w	eda <CONFIG_ISR_STACK_SIZE+0x6da>
					conv->pad0_value = precision - (int)len;
     dce:	ebab 0303 	sub.w	r3, fp, r3
     dd2:	9309      	str	r3, [sp, #36]	; 0x24
		const char *bpe = buf + sizeof(buf);
     dd4:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
     dd8:	e04c      	b.n	e74 <CONFIG_ISR_STACK_SIZE+0x674>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
     dda:	9806      	ldr	r0, [sp, #24]
     ddc:	b930      	cbnz	r0, dec <CONFIG_ISR_STACK_SIZE+0x5ec>
		char sign = 0;
     dde:	f8dd 9008 	ldr.w	r9, [sp, #8]

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
     de2:	f8df b1c4 	ldr.w	fp, [pc, #452]	; fa8 <CONFIG_ISR_STACK_SIZE+0x7a8>
			bps = "(nil)";
     de6:	f1ab 0a05 	sub.w	sl, fp, #5
     dea:	e043      	b.n	e74 <CONFIG_ISR_STACK_SIZE+0x674>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     dec:	f10d 0346 	add.w	r3, sp, #70	; 0x46
     df0:	9300      	str	r3, [sp, #0]
     df2:	ab0c      	add	r3, sp, #48	; 0x30
     df4:	aa08      	add	r2, sp, #32
     df6:	2100      	movs	r1, #0
     df8:	f004 fac5 	bl	5386 <encode_uint>
     dfc:	4682      	mov	sl, r0
				conv->altform_0c = true;
     dfe:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     e02:	f043 0310 	orr.w	r3, r3, #16
     e06:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
				conv->specifier = 'x';
     e0a:	2378      	movs	r3, #120	; 0x78
     e0c:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		char sign = 0;
     e10:	f8dd 9008 	ldr.w	r9, [sp, #8]
				goto prec_int_pad0;
     e14:	e7ca      	b.n	dac <CONFIG_ISR_STACK_SIZE+0x5ac>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
     e16:	9a06      	ldr	r2, [sp, #24]
	switch ((enum length_mod_enum)conv->length_mod) {
     e18:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
     e1c:	f3c3 03c3 	ubfx	r3, r3, #3, #4
     e20:	2b07      	cmp	r3, #7
     e22:	d806      	bhi.n	e32 <CONFIG_ISR_STACK_SIZE+0x632>
     e24:	e8df f003 	tbb	[pc, r3]
     e28:	100e0c04 	.word	0x100e0c04
     e2c:	1e1c1712 	.word	0x1e1c1712
		*(int *)dp = count;
     e30:	6014      	str	r4, [r2, #0]
		char sign = 0;
     e32:	f8dd 9008 	ldr.w	r9, [sp, #8]
		const char *bpe = buf + sizeof(buf);
     e36:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
		const char *bps = NULL;
     e3a:	f04f 0a00 	mov.w	sl, #0
}
     e3e:	e019      	b.n	e74 <CONFIG_ISR_STACK_SIZE+0x674>
		*(signed char *)dp = (signed char)count;
     e40:	7014      	strb	r4, [r2, #0]
		break;
     e42:	e7f6      	b.n	e32 <CONFIG_ISR_STACK_SIZE+0x632>
		*(short *)dp = (short)count;
     e44:	8014      	strh	r4, [r2, #0]
		break;
     e46:	e7f4      	b.n	e32 <CONFIG_ISR_STACK_SIZE+0x632>
		*(long *)dp = (long)count;
     e48:	6014      	str	r4, [r2, #0]
		break;
     e4a:	e7f2      	b.n	e32 <CONFIG_ISR_STACK_SIZE+0x632>
		*(long long *)dp = (long long)count;
     e4c:	4620      	mov	r0, r4
     e4e:	17e1      	asrs	r1, r4, #31
     e50:	e9c2 0100 	strd	r0, r1, [r2]
		break;
     e54:	e7ed      	b.n	e32 <CONFIG_ISR_STACK_SIZE+0x632>
		*(intmax_t *)dp = (intmax_t)count;
     e56:	4620      	mov	r0, r4
     e58:	17e1      	asrs	r1, r4, #31
     e5a:	e9c2 0100 	strd	r0, r1, [r2]
		break;
     e5e:	e7e8      	b.n	e32 <CONFIG_ISR_STACK_SIZE+0x632>
		*(size_t *)dp = (size_t)count;
     e60:	6014      	str	r4, [r2, #0]
		break;
     e62:	e7e6      	b.n	e32 <CONFIG_ISR_STACK_SIZE+0x632>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     e64:	6014      	str	r4, [r2, #0]
		break;
     e66:	e7e4      	b.n	e32 <CONFIG_ISR_STACK_SIZE+0x632>
		switch (conv->specifier) {
     e68:	f8dd 9008 	ldr.w	r9, [sp, #8]
     e6c:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
     e70:	f04f 0a00 	mov.w	sl, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
     e74:	f1ba 0f00 	cmp.w	sl, #0
     e78:	f000 808e 	beq.w	f98 <CONFIG_ISR_STACK_SIZE+0x798>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
     e7c:	ebab 020a 	sub.w	r2, fp, sl
		int pad_len = 0;

		if (sign != 0) {
     e80:	f1b9 0f00 	cmp.w	r9, #0
     e84:	d000      	beq.n	e88 <CONFIG_ISR_STACK_SIZE+0x688>
			nj_len += 1U;
     e86:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
     e88:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
     e8c:	f011 0f10 	tst.w	r1, #16
     e90:	d026      	beq.n	ee0 <CONFIG_ISR_STACK_SIZE+0x6e0>
			nj_len += 2U;
     e92:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
     e94:	9b09      	ldr	r3, [sp, #36]	; 0x24
     e96:	4413      	add	r3, r2
		if (conv->pad_fp) {
     e98:	f011 0f40 	tst.w	r1, #64	; 0x40
     e9c:	d001      	beq.n	ea2 <CONFIG_ISR_STACK_SIZE+0x6a2>
			nj_len += conv->pad0_pre_exp;
     e9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
     ea0:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
     ea2:	2f00      	cmp	r7, #0
     ea4:	dd32      	ble.n	f0c <CONFIG_ISR_STACK_SIZE+0x70c>
			width -= (int)nj_len;
     ea6:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
     ea8:	f89d 3020 	ldrb.w	r3, [sp, #32]
     eac:	f013 0f04 	tst.w	r3, #4
     eb0:	d12c      	bne.n	f0c <CONFIG_ISR_STACK_SIZE+0x70c>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
     eb2:	f013 0f40 	tst.w	r3, #64	; 0x40
     eb6:	d018      	beq.n	eea <CONFIG_ISR_STACK_SIZE+0x6ea>
					if (sign != 0) {
     eb8:	f1b9 0f00 	cmp.w	r9, #0
     ebc:	d018      	beq.n	ef0 <CONFIG_ISR_STACK_SIZE+0x6f0>
						OUTC(sign);
     ebe:	4629      	mov	r1, r5
     ec0:	4648      	mov	r0, r9
     ec2:	47b0      	blx	r6
     ec4:	2800      	cmp	r0, #0
     ec6:	db6b      	blt.n	fa0 <CONFIG_ISR_STACK_SIZE+0x7a0>
     ec8:	3401      	adds	r4, #1
						sign = 0;
     eca:	f8dd 9008 	ldr.w	r9, [sp, #8]
					}
					pad = '0';
     ece:	2330      	movs	r3, #48	; 0x30
     ed0:	9302      	str	r3, [sp, #8]
     ed2:	e00f      	b.n	ef4 <CONFIG_ISR_STACK_SIZE+0x6f4>
		const char *bpe = buf + sizeof(buf);
     ed4:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
     ed8:	e7cc      	b.n	e74 <CONFIG_ISR_STACK_SIZE+0x674>
     eda:	f10d 0b46 	add.w	fp, sp, #70	; 0x46
     ede:	e7c9      	b.n	e74 <CONFIG_ISR_STACK_SIZE+0x674>
		} else if (conv->altform_0) {
     ee0:	f011 0f08 	tst.w	r1, #8
     ee4:	d0d6      	beq.n	e94 <CONFIG_ISR_STACK_SIZE+0x694>
			nj_len += 1U;
     ee6:	3201      	adds	r2, #1
     ee8:	e7d4      	b.n	e94 <CONFIG_ISR_STACK_SIZE+0x694>
				char pad = ' ';
     eea:	2320      	movs	r3, #32
     eec:	9302      	str	r3, [sp, #8]
     eee:	e001      	b.n	ef4 <CONFIG_ISR_STACK_SIZE+0x6f4>
					pad = '0';
     ef0:	2330      	movs	r3, #48	; 0x30
     ef2:	9302      	str	r3, [sp, #8]
     ef4:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
     ef6:	1e5f      	subs	r7, r3, #1
     ef8:	2b00      	cmp	r3, #0
     efa:	dd07      	ble.n	f0c <CONFIG_ISR_STACK_SIZE+0x70c>
					OUTC(pad);
     efc:	4629      	mov	r1, r5
     efe:	9802      	ldr	r0, [sp, #8]
     f00:	47b0      	blx	r6
     f02:	2800      	cmp	r0, #0
     f04:	db4c      	blt.n	fa0 <CONFIG_ISR_STACK_SIZE+0x7a0>
     f06:	3401      	adds	r4, #1
				while (width-- > 0) {
     f08:	463b      	mov	r3, r7
     f0a:	e7f4      	b.n	ef6 <CONFIG_ISR_STACK_SIZE+0x6f6>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
     f0c:	f1b9 0f00 	cmp.w	r9, #0
     f10:	d005      	beq.n	f1e <CONFIG_ISR_STACK_SIZE+0x71e>
			OUTC(sign);
     f12:	4629      	mov	r1, r5
     f14:	4648      	mov	r0, r9
     f16:	47b0      	blx	r6
     f18:	2800      	cmp	r0, #0
     f1a:	db41      	blt.n	fa0 <CONFIG_ISR_STACK_SIZE+0x7a0>
     f1c:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
     f1e:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     f22:	f3c3 1200 	ubfx	r2, r3, #4, #1
     f26:	f3c3 03c0 	ubfx	r3, r3, #3, #1
     f2a:	4313      	orrs	r3, r2
     f2c:	d005      	beq.n	f3a <CONFIG_ISR_STACK_SIZE+0x73a>
				OUTC('0');
     f2e:	4629      	mov	r1, r5
     f30:	2030      	movs	r0, #48	; 0x30
     f32:	47b0      	blx	r6
     f34:	2800      	cmp	r0, #0
     f36:	db33      	blt.n	fa0 <CONFIG_ISR_STACK_SIZE+0x7a0>
     f38:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
     f3a:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
     f3e:	f013 0f10 	tst.w	r3, #16
     f42:	d006      	beq.n	f52 <CONFIG_ISR_STACK_SIZE+0x752>
				OUTC(conv->specifier);
     f44:	4629      	mov	r1, r5
     f46:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
     f4a:	47b0      	blx	r6
     f4c:	2800      	cmp	r0, #0
     f4e:	db27      	blt.n	fa0 <CONFIG_ISR_STACK_SIZE+0x7a0>
     f50:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
     f52:	9b09      	ldr	r3, [sp, #36]	; 0x24
			while (pad_len-- > 0) {
     f54:	f103 39ff 	add.w	r9, r3, #4294967295	; 0xffffffff
     f58:	2b00      	cmp	r3, #0
     f5a:	dd07      	ble.n	f6c <CONFIG_ISR_STACK_SIZE+0x76c>
				OUTC('0');
     f5c:	4629      	mov	r1, r5
     f5e:	2030      	movs	r0, #48	; 0x30
     f60:	47b0      	blx	r6
     f62:	2800      	cmp	r0, #0
     f64:	db1c      	blt.n	fa0 <CONFIG_ISR_STACK_SIZE+0x7a0>
     f66:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
     f68:	464b      	mov	r3, r9
     f6a:	e7f3      	b.n	f54 <CONFIG_ISR_STACK_SIZE+0x754>
			}

			OUTS(bps, bpe);
     f6c:	465b      	mov	r3, fp
     f6e:	4652      	mov	r2, sl
     f70:	4629      	mov	r1, r5
     f72:	4630      	mov	r0, r6
     f74:	f004 fa71 	bl	545a <outs>
     f78:	2800      	cmp	r0, #0
     f7a:	db11      	blt.n	fa0 <CONFIG_ISR_STACK_SIZE+0x7a0>
     f7c:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
     f7e:	2f00      	cmp	r7, #0
     f80:	dd07      	ble.n	f92 <CONFIG_ISR_STACK_SIZE+0x792>
			OUTC(' ');
     f82:	4629      	mov	r1, r5
     f84:	2020      	movs	r0, #32
     f86:	47b0      	blx	r6
     f88:	2800      	cmp	r0, #0
     f8a:	db09      	blt.n	fa0 <CONFIG_ISR_STACK_SIZE+0x7a0>
     f8c:	3401      	adds	r4, #1
			--width;
     f8e:	3f01      	subs	r7, #1
     f90:	e7f5      	b.n	f7e <CONFIG_ISR_STACK_SIZE+0x77e>
		fp = extract_conversion(conv, sp);
     f92:	46c2      	mov	sl, r8
     f94:	f7ff bb28 	b.w	5e8 <cbvprintf+0x10>
     f98:	46c2      	mov	sl, r8
     f9a:	f7ff bb25 	b.w	5e8 <cbvprintf+0x10>
		}
	}

	return count;
     f9e:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
     fa0:	b013      	add	sp, #76	; 0x4c
     fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     fa6:	bf00      	nop
     fa8:	00006635 	.word	0x00006635

00000fac <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
     fac:	b508      	push	{r3, lr}
     fae:	f04f 0220 	mov.w	r2, #32
     fb2:	f3ef 8311 	mrs	r3, BASEPRI
     fb6:	f382 8812 	msr	BASEPRI_MAX, r2
     fba:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
     fbe:	f000 fdd5 	bl	1b6c <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
     fc2:	4803      	ldr	r0, [pc, #12]	; (fd0 <sys_reboot+0x24>)
     fc4:	f004 f853 	bl	506e <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
     fc8:	f000 fa00 	bl	13cc <arch_cpu_idle>
     fcc:	e7fc      	b.n	fc8 <sys_reboot+0x1c>
     fce:	bf00      	nop
     fd0:	00006638 	.word	0x00006638

00000fd4 <pm_system_resume>:
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}

void pm_system_resume(void)
{
     fd4:	b570      	push	{r4, r5, r6, lr}
     fd6:	b084      	sub	sp, #16
	uint8_t id = _current_cpu->id;
     fd8:	4b2c      	ldr	r3, [pc, #176]	; (108c <CONFIG_FPROTECT_BLOCK_SIZE+0x8c>)
     fda:	7d1c      	ldrb	r4, [r3, #20]
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     fdc:	f004 031f 	and.w	r3, r4, #31
     fe0:	2201      	movs	r2, #1
     fe2:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     fe4:	0961      	lsrs	r1, r4, #5
     fe6:	4b2a      	ldr	r3, [pc, #168]	; (1090 <CONFIG_FPROTECT_BLOCK_SIZE+0x90>)
     fe8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     fec:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     fee:	f3bf 8f5b 	dmb	ish
     ff2:	e853 1f00 	ldrex	r1, [r3]
     ff6:	ea01 0500 	and.w	r5, r1, r0
     ffa:	e843 5600 	strex	r6, r5, [r3]
     ffe:	2e00      	cmp	r6, #0
    1000:	d1f7      	bne.n	ff2 <pm_system_resume+0x1e>
    1002:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    1006:	420a      	tst	r2, r1
    1008:	d03d      	beq.n	1086 <CONFIG_FPROTECT_BLOCK_SIZE+0x86>
		exit_pos_ops(z_power_states[id]);
    100a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    100e:	009a      	lsls	r2, r3, #2
    1010:	4b20      	ldr	r3, [pc, #128]	; (1094 <CONFIG_FPROTECT_BLOCK_SIZE+0x94>)
    1012:	4413      	add	r3, r2
    1014:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    1018:	ab04      	add	r3, sp, #16
    101a:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    101e:	4b1e      	ldr	r3, [pc, #120]	; (1098 <CONFIG_FPROTECT_BLOCK_SIZE+0x98>)
    1020:	b163      	cbz	r3, 103c <CONFIG_FPROTECT_BLOCK_SIZE+0x3c>
		pm_power_state_exit_post_ops(info);
    1022:	f004 fb73 	bl	570c <pm_power_state_exit_post_ops>
    1026:	f04f 0320 	mov.w	r3, #32
    102a:	f3ef 8611 	mrs	r6, BASEPRI
    102e:	f383 8812 	msr	BASEPRI_MAX, r3
    1032:	f3bf 8f6f 	isb	sy
    1036:	4b19      	ldr	r3, [pc, #100]	; (109c <CONFIG_FPROTECT_BLOCK_SIZE+0x9c>)
    1038:	681d      	ldr	r5, [r3, #0]
    103a:	e00a      	b.n	1052 <CONFIG_FPROTECT_BLOCK_SIZE+0x52>
	__asm__ volatile(
    103c:	2300      	movs	r3, #0
    103e:	f383 8811 	msr	BASEPRI, r3
    1042:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    1046:	e7ee      	b.n	1026 <CONFIG_FPROTECT_BLOCK_SIZE+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1048:	462b      	mov	r3, r5
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    104a:	b10d      	cbz	r5, 1050 <CONFIG_FPROTECT_BLOCK_SIZE+0x50>
	return node->next;
    104c:	682b      	ldr	r3, [r5, #0]
    104e:	b16b      	cbz	r3, 106c <CONFIG_FPROTECT_BLOCK_SIZE+0x6c>
{
    1050:	461d      	mov	r5, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1052:	b15d      	cbz	r5, 106c <CONFIG_FPROTECT_BLOCK_SIZE+0x6c>
			callback = notifier->state_exit;
    1054:	68aa      	ldr	r2, [r5, #8]
		if (callback) {
    1056:	2a00      	cmp	r2, #0
    1058:	d0f6      	beq.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
			callback(z_power_states[_current_cpu->id].state);
    105a:	4b0c      	ldr	r3, [pc, #48]	; (108c <CONFIG_FPROTECT_BLOCK_SIZE+0x8c>)
    105c:	7d1b      	ldrb	r3, [r3, #20]
    105e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1062:	0099      	lsls	r1, r3, #2
    1064:	4b0b      	ldr	r3, [pc, #44]	; (1094 <CONFIG_FPROTECT_BLOCK_SIZE+0x94>)
    1066:	5c58      	ldrb	r0, [r3, r1]
    1068:	4790      	blx	r2
    106a:	e7ed      	b.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
	__asm__ volatile(
    106c:	f386 8811 	msr	BASEPRI, r6
    1070:	f3bf 8f6f 	isb	sy
		pm_state_notify(false);
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    1074:	4807      	ldr	r0, [pc, #28]	; (1094 <CONFIG_FPROTECT_BLOCK_SIZE+0x94>)
    1076:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    107a:	00a2      	lsls	r2, r4, #2
    107c:	1881      	adds	r1, r0, r2
    107e:	2300      	movs	r3, #0
    1080:	5083      	str	r3, [r0, r2]
    1082:	604b      	str	r3, [r1, #4]
    1084:	608b      	str	r3, [r1, #8]
			0, 0};
	}
}
    1086:	b004      	add	sp, #16
    1088:	bd70      	pop	{r4, r5, r6, pc}
    108a:	bf00      	nop
    108c:	20000f7c 	.word	0x20000f7c
    1090:	200004f0 	.word	0x200004f0
    1094:	200004f4 	.word	0x200004f4
    1098:	0000570d 	.word	0x0000570d
    109c:	200004e8 	.word	0x200004e8

000010a0 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    10a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    10a2:	b089      	sub	sp, #36	; 0x24
    10a4:	4605      	mov	r5, r0
	bool ret = true;
	uint8_t id = _current_cpu->id;
    10a6:	4b55      	ldr	r3, [pc, #340]	; (11fc <pm_system_suspend+0x15c>)
    10a8:	7d1c      	ldrb	r4, [r3, #20]
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    10aa:	f004 031f 	and.w	r3, r4, #31
    10ae:	2201      	movs	r2, #1
    10b0:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
    10b2:	0961      	lsrs	r1, r4, #5
    10b4:	4b52      	ldr	r3, [pc, #328]	; (1200 <pm_system_suspend+0x160>)
    10b6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    10ba:	f3bf 8f5b 	dmb	ish
    10be:	e853 1f00 	ldrex	r1, [r3]
    10c2:	ea41 0002 	orr.w	r0, r1, r2
    10c6:	e843 0600 	strex	r6, r0, [r3]
    10ca:	2e00      	cmp	r6, #0
    10cc:	d1f7      	bne.n	10be <pm_system_suspend+0x1e>
    10ce:	f3bf 8f5b 	dmb	ish

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
    10d2:	420a      	tst	r2, r1
    10d4:	d017      	beq.n	1106 <pm_system_suspend+0x66>
		z_power_states[id] = pm_policy_next_state(id, ticks);
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
    10d6:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    10da:	4a4a      	ldr	r2, [pc, #296]	; (1204 <pm_system_suspend+0x164>)
    10dc:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
    10e0:	2b00      	cmp	r3, #0
    10e2:	f000 8088 	beq.w	11f6 <pm_system_suspend+0x156>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    10e6:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
    10ea:	d11c      	bne.n	1126 <pm_system_suspend+0x86>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    10ec:	f003 f898 	bl	4220 <k_sched_lock>
	__asm__ volatile(
    10f0:	f04f 0320 	mov.w	r3, #32
    10f4:	f3ef 8611 	mrs	r6, BASEPRI
    10f8:	f383 8812 	msr	BASEPRI_MAX, r3
    10fc:	f3bf 8f6f 	isb	sy
	return list->head;
    1100:	4b41      	ldr	r3, [pc, #260]	; (1208 <pm_system_suspend+0x168>)
    1102:	681d      	ldr	r5, [r3, #0]
    1104:	e02a      	b.n	115c <pm_system_suspend+0xbc>
		z_power_states[id] = pm_policy_next_state(id, ticks);
    1106:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    110a:	4b3e      	ldr	r3, [pc, #248]	; (1204 <pm_system_suspend+0x164>)
    110c:	eb03 0686 	add.w	r6, r3, r6, lsl #2
    1110:	466f      	mov	r7, sp
    1112:	462a      	mov	r2, r5
    1114:	4621      	mov	r1, r4
    1116:	4638      	mov	r0, r7
    1118:	f004 f9ba 	bl	5490 <pm_policy_next_state>
    111c:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
    1120:	e886 0007 	stmia.w	r6, {r0, r1, r2}
    1124:	e7d7      	b.n	10d6 <pm_system_suspend+0x36>
		     k_us_to_ticks_ceil32(
    1126:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    112a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    112e:	689b      	ldr	r3, [r3, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    1130:	0c59      	lsrs	r1, r3, #17
    1132:	03d8      	lsls	r0, r3, #15
    1134:	4e35      	ldr	r6, [pc, #212]	; (120c <pm_system_suspend+0x16c>)
    1136:	4a36      	ldr	r2, [pc, #216]	; (1210 <pm_system_suspend+0x170>)
    1138:	2300      	movs	r3, #0
    113a:	1980      	adds	r0, r0, r6
    113c:	f04f 0600 	mov.w	r6, #0
    1140:	eb46 0101 	adc.w	r1, r6, r1
    1144:	f7fe ffdc 	bl	100 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    1148:	2101      	movs	r1, #1
    114a:	1a28      	subs	r0, r5, r0
    114c:	f005 f8a9 	bl	62a2 <z_set_timeout_expiry>
    1150:	e7cc      	b.n	10ec <pm_system_suspend+0x4c>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1152:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    1154:	b10d      	cbz	r5, 115a <pm_system_suspend+0xba>
	return node->next;
    1156:	682b      	ldr	r3, [r5, #0]
    1158:	b16b      	cbz	r3, 1176 <pm_system_suspend+0xd6>
{
    115a:	461d      	mov	r5, r3
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    115c:	b15d      	cbz	r5, 1176 <pm_system_suspend+0xd6>
			callback = notifier->state_entry;
    115e:	686a      	ldr	r2, [r5, #4]
		if (callback) {
    1160:	2a00      	cmp	r2, #0
    1162:	d0f6      	beq.n	1152 <pm_system_suspend+0xb2>
			callback(z_power_states[_current_cpu->id].state);
    1164:	4b25      	ldr	r3, [pc, #148]	; (11fc <pm_system_suspend+0x15c>)
    1166:	7d1b      	ldrb	r3, [r3, #20]
    1168:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    116c:	4925      	ldr	r1, [pc, #148]	; (1204 <pm_system_suspend+0x164>)
    116e:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
    1172:	4790      	blx	r2
    1174:	e7ed      	b.n	1152 <pm_system_suspend+0xb2>
	__asm__ volatile(
    1176:	f386 8811 	msr	BASEPRI, r6
    117a:	f3bf 8f6f 	isb	sy
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    117e:	f004 031f 	and.w	r3, r4, #31
    1182:	2101      	movs	r1, #1
    1184:	4099      	lsls	r1, r3

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    1186:	0963      	lsrs	r3, r4, #5
    1188:	4a22      	ldr	r2, [pc, #136]	; (1214 <pm_system_suspend+0x174>)
    118a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    118e:	f3bf 8f5b 	dmb	ish
    1192:	e853 2f00 	ldrex	r2, [r3]
    1196:	430a      	orrs	r2, r1
    1198:	e843 2000 	strex	r0, r2, [r3]
    119c:	2800      	cmp	r0, #0
    119e:	d1f8      	bne.n	1192 <pm_system_suspend+0xf2>
    11a0:	f3bf 8f5b 	dmb	ish
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
    11a4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    11a8:	4a16      	ldr	r2, [pc, #88]	; (1204 <pm_system_suspend+0x164>)
    11aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    11ae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    11b2:	ab08      	add	r3, sp, #32
    11b4:	e903 0007 	stmdb	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    11b8:	4b17      	ldr	r3, [pc, #92]	; (1218 <pm_system_suspend+0x178>)
    11ba:	b10b      	cbz	r3, 11c0 <pm_system_suspend+0x120>
		pm_power_state_set(info);
    11bc:	f004 fa93 	bl	56e6 <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    11c0:	f7ff ff08 	bl	fd4 <pm_system_resume>
	k_sched_unlock();
    11c4:	f003 fa2a 	bl	461c <k_sched_unlock>
	bool ret = true;
    11c8:	2001      	movs	r0, #1
	atomic_val_t mask = ATOMIC_MASK(bit);
    11ca:	f004 021f 	and.w	r2, r4, #31
    11ce:	2301      	movs	r3, #1
    11d0:	4093      	lsls	r3, r2
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    11d2:	0964      	lsrs	r4, r4, #5
    11d4:	4a0a      	ldr	r2, [pc, #40]	; (1200 <pm_system_suspend+0x160>)
    11d6:	eb02 0484 	add.w	r4, r2, r4, lsl #2
    11da:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    11dc:	f3bf 8f5b 	dmb	ish
    11e0:	e854 2f00 	ldrex	r2, [r4]
    11e4:	401a      	ands	r2, r3
    11e6:	e844 2100 	strex	r1, r2, [r4]
    11ea:	2900      	cmp	r1, #0
    11ec:	d1f8      	bne.n	11e0 <pm_system_suspend+0x140>
    11ee:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    11f2:	b009      	add	sp, #36	; 0x24
    11f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ret = false;
    11f6:	2000      	movs	r0, #0
    11f8:	e7e7      	b.n	11ca <pm_system_suspend+0x12a>
    11fa:	bf00      	nop
    11fc:	20000f7c 	.word	0x20000f7c
    1200:	20000500 	.word	0x20000500
    1204:	200004f4 	.word	0x200004f4
    1208:	200004e8 	.word	0x200004e8
    120c:	000f423f 	.word	0x000f423f
    1210:	000f4240 	.word	0x000f4240
    1214:	200004f0 	.word	0x200004f0
    1218:	000056e7 	.word	0x000056e7

0000121c <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    121c:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    121e:	4802      	ldr	r0, [pc, #8]	; (1228 <nrf_cc3xx_platform_abort_init+0xc>)
    1220:	f003 fd54 	bl	4ccc <nrf_cc3xx_platform_set_abort>
}
    1224:	bd08      	pop	{r3, pc}
    1226:	bf00      	nop
    1228:	00006664 	.word	0x00006664

0000122c <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    122c:	b1d0      	cbz	r0, 1264 <mutex_unlock_platform+0x38>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    122e:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1230:	6842      	ldr	r2, [r0, #4]
    1232:	2a04      	cmp	r2, #4
    1234:	d005      	beq.n	1242 <mutex_unlock_platform+0x16>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1236:	b1d2      	cbz	r2, 126e <mutex_unlock_platform+0x42>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    1238:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    123a:	f002 fee1 	bl	4000 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    123e:	2000      	movs	r0, #0
    }
}
    1240:	bd08      	pop	{r3, pc}
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    1242:	6803      	ldr	r3, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    1244:	2200      	movs	r2, #0
    1246:	f3bf 8f5b 	dmb	ish
    124a:	e853 1f00 	ldrex	r1, [r3]
    124e:	2901      	cmp	r1, #1
    1250:	d103      	bne.n	125a <mutex_unlock_platform+0x2e>
    1252:	e843 2000 	strex	r0, r2, [r3]
    1256:	2800      	cmp	r0, #0
    1258:	d1f7      	bne.n	124a <mutex_unlock_platform+0x1e>
    125a:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    125e:	d104      	bne.n	126a <mutex_unlock_platform+0x3e>
    1260:	4610      	mov	r0, r2
    1262:	e7ed      	b.n	1240 <mutex_unlock_platform+0x14>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1264:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    1268:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    126a:	4802      	ldr	r0, [pc, #8]	; (1274 <mutex_unlock_platform+0x48>)
    126c:	e7e8      	b.n	1240 <mutex_unlock_platform+0x14>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    126e:	4802      	ldr	r0, [pc, #8]	; (1278 <mutex_unlock_platform+0x4c>)
    1270:	e7e6      	b.n	1240 <mutex_unlock_platform+0x14>
    1272:	bf00      	nop
    1274:	ffff8fe9 	.word	0xffff8fe9
    1278:	ffff8fea 	.word	0xffff8fea

0000127c <mutex_lock_platform>:
    if(mutex == NULL) {
    127c:	b320      	cbz	r0, 12c8 <mutex_lock_platform+0x4c>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    127e:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    1280:	6842      	ldr	r2, [r0, #4]
    1282:	2a04      	cmp	r2, #4
    1284:	d002      	beq.n	128c <mutex_lock_platform+0x10>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1286:	b992      	cbnz	r2, 12ae <mutex_lock_platform+0x32>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1288:	4811      	ldr	r0, [pc, #68]	; (12d0 <mutex_lock_platform+0x54>)
    128a:	e00f      	b.n	12ac <mutex_lock_platform+0x30>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    128c:	6803      	ldr	r3, [r0, #0]
    128e:	2201      	movs	r2, #1
    1290:	f3bf 8f5b 	dmb	ish
    1294:	e853 1f00 	ldrex	r1, [r3]
    1298:	2900      	cmp	r1, #0
    129a:	d103      	bne.n	12a4 <mutex_lock_platform+0x28>
    129c:	e843 2000 	strex	r0, r2, [r3]
    12a0:	2800      	cmp	r0, #0
    12a2:	d1f7      	bne.n	1294 <mutex_lock_platform+0x18>
    12a4:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    12a8:	d10c      	bne.n	12c4 <mutex_lock_platform+0x48>
    12aa:	2000      	movs	r0, #0
}
    12ac:	bd08      	pop	{r3, pc}
        p_mutex = (struct k_mutex *)mutex->mutex;
    12ae:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    12b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    12b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    12b8:	f002 fe18 	bl	3eec <z_impl_k_mutex_lock>
        if (ret == 0) {
    12bc:	2800      	cmp	r0, #0
    12be:	d0f5      	beq.n	12ac <mutex_lock_platform+0x30>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    12c0:	4804      	ldr	r0, [pc, #16]	; (12d4 <mutex_lock_platform+0x58>)
    12c2:	e7f3      	b.n	12ac <mutex_lock_platform+0x30>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    12c4:	4803      	ldr	r0, [pc, #12]	; (12d4 <mutex_lock_platform+0x58>)
    12c6:	e7f1      	b.n	12ac <mutex_lock_platform+0x30>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    12c8:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    12cc:	4770      	bx	lr
    12ce:	bf00      	nop
    12d0:	ffff8fea 	.word	0xffff8fea
    12d4:	ffff8fe9 	.word	0xffff8fe9

000012d8 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    12d8:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    12da:	4604      	mov	r4, r0
    12dc:	b188      	cbz	r0, 1302 <mutex_free_platform+0x2a>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    12de:	6863      	ldr	r3, [r4, #4]
    12e0:	2b04      	cmp	r3, #4
    12e2:	d00d      	beq.n	1300 <mutex_free_platform+0x28>
    12e4:	2b08      	cmp	r3, #8
    12e6:	d00b      	beq.n	1300 <mutex_free_platform+0x28>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    12e8:	b153      	cbz	r3, 1300 <mutex_free_platform+0x28>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    12ea:	f013 0f02 	tst.w	r3, #2
    12ee:	d00d      	beq.n	130c <mutex_free_platform+0x34>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    12f0:	4621      	mov	r1, r4
    12f2:	4809      	ldr	r0, [pc, #36]	; (1318 <mutex_free_platform+0x40>)
    12f4:	f004 fe18 	bl	5f28 <k_mem_slab_free>
        mutex->mutex = NULL;
    12f8:	2300      	movs	r3, #0
    12fa:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    12fc:	2300      	movs	r3, #0
    12fe:	6063      	str	r3, [r4, #4]
}
    1300:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    1302:	4b06      	ldr	r3, [pc, #24]	; (131c <mutex_free_platform+0x44>)
    1304:	685b      	ldr	r3, [r3, #4]
    1306:	4806      	ldr	r0, [pc, #24]	; (1320 <mutex_free_platform+0x48>)
    1308:	4798      	blx	r3
    130a:	e7e8      	b.n	12de <mutex_free_platform+0x6>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    130c:	2214      	movs	r2, #20
    130e:	2100      	movs	r1, #0
    1310:	6820      	ldr	r0, [r4, #0]
    1312:	f004 f9c8 	bl	56a6 <memset>
    1316:	e7f1      	b.n	12fc <mutex_free_platform+0x24>
    1318:	20000504 	.word	0x20000504
    131c:	200000dc 	.word	0x200000dc
    1320:	0000666c 	.word	0x0000666c

00001324 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1324:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1326:	4604      	mov	r4, r0
    1328:	b178      	cbz	r0, 134a <mutex_init_platform+0x26>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    132a:	6863      	ldr	r3, [r4, #4]
    132c:	2b04      	cmp	r3, #4
    132e:	d00b      	beq.n	1348 <mutex_init_platform+0x24>
    1330:	2b08      	cmp	r3, #8
    1332:	d009      	beq.n	1348 <mutex_init_platform+0x24>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1334:	b90b      	cbnz	r3, 133a <mutex_init_platform+0x16>
        mutex->mutex == NULL) {
    1336:	6823      	ldr	r3, [r4, #0]
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1338:	b163      	cbz	r3, 1354 <mutex_init_platform+0x30>
    p_mutex = (struct k_mutex *)mutex->mutex;
    133a:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    133c:	f004 fe63 	bl	6006 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1340:	6863      	ldr	r3, [r4, #4]
    1342:	f043 0301 	orr.w	r3, r3, #1
    1346:	6063      	str	r3, [r4, #4]
}
    1348:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    134a:	4b0f      	ldr	r3, [pc, #60]	; (1388 <mutex_init_platform+0x64>)
    134c:	685b      	ldr	r3, [r3, #4]
    134e:	480f      	ldr	r0, [pc, #60]	; (138c <mutex_init_platform+0x68>)
    1350:	4798      	blx	r3
    1352:	e7ea      	b.n	132a <mutex_init_platform+0x6>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1354:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1358:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    135c:	4621      	mov	r1, r4
    135e:	480c      	ldr	r0, [pc, #48]	; (1390 <mutex_init_platform+0x6c>)
    1360:	f002 fc92 	bl	3c88 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1364:	b908      	cbnz	r0, 136a <mutex_init_platform+0x46>
    1366:	6823      	ldr	r3, [r4, #0]
    1368:	b91b      	cbnz	r3, 1372 <mutex_init_platform+0x4e>
            platform_abort_apis.abort_fn(
    136a:	4b07      	ldr	r3, [pc, #28]	; (1388 <mutex_init_platform+0x64>)
    136c:	685b      	ldr	r3, [r3, #4]
    136e:	4809      	ldr	r0, [pc, #36]	; (1394 <mutex_init_platform+0x70>)
    1370:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1372:	2214      	movs	r2, #20
    1374:	2100      	movs	r1, #0
    1376:	6820      	ldr	r0, [r4, #0]
    1378:	f004 f995 	bl	56a6 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    137c:	6863      	ldr	r3, [r4, #4]
    137e:	f043 0302 	orr.w	r3, r3, #2
    1382:	6063      	str	r3, [r4, #4]
    1384:	e7d9      	b.n	133a <mutex_init_platform+0x16>
    1386:	bf00      	nop
    1388:	200000dc 	.word	0x200000dc
    138c:	0000666c 	.word	0x0000666c
    1390:	20000504 	.word	0x20000504
    1394:	00006694 	.word	0x00006694

00001398 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1398:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    139a:	2340      	movs	r3, #64	; 0x40
    139c:	2214      	movs	r2, #20
    139e:	4904      	ldr	r1, [pc, #16]	; (13b0 <nrf_cc3xx_platform_mutex_init+0x18>)
    13a0:	4804      	ldr	r0, [pc, #16]	; (13b4 <nrf_cc3xx_platform_mutex_init+0x1c>)
    13a2:	f004 fdb3 	bl	5f0c <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    13a6:	4904      	ldr	r1, [pc, #16]	; (13b8 <nrf_cc3xx_platform_mutex_init+0x20>)
    13a8:	4804      	ldr	r0, [pc, #16]	; (13bc <nrf_cc3xx_platform_mutex_init+0x24>)
    13aa:	f003 fcf1 	bl	4d90 <nrf_cc3xx_platform_set_mutexes>
}
    13ae:	bd08      	pop	{r3, pc}
    13b0:	20000520 	.word	0x20000520
    13b4:	20000504 	.word	0x20000504
    13b8:	000066d4 	.word	0x000066d4
    13bc:	000066c4 	.word	0x000066c4

000013c0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    13c0:	4901      	ldr	r1, [pc, #4]	; (13c8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    13c2:	2210      	movs	r2, #16
	str	r2, [r1]
    13c4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    13c6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    13c8:	e000ed10 	.word	0xe000ed10

000013cc <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    13cc:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    13ce:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    13d0:	f380 8811 	msr	BASEPRI, r0
	isb
    13d4:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    13d8:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    13dc:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    13de:	b662      	cpsie	i
	isb
    13e0:	f3bf 8f6f 	isb	sy

	bx	lr
    13e4:	4770      	bx	lr
    13e6:	bf00      	nop

000013e8 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    13e8:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    13ea:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    13ec:	f381 8811 	msr	BASEPRI, r1

	wfe
    13f0:	bf20      	wfe

	msr	BASEPRI, r0
    13f2:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    13f6:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    13f8:	4770      	bx	lr
    13fa:	bf00      	nop

000013fc <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    13fc:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    13fe:	2b00      	cmp	r3, #0
    1400:	db08      	blt.n	1414 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1402:	f000 001f 	and.w	r0, r0, #31
    1406:	095b      	lsrs	r3, r3, #5
    1408:	2201      	movs	r2, #1
    140a:	fa02 f000 	lsl.w	r0, r2, r0
    140e:	4a02      	ldr	r2, [pc, #8]	; (1418 <arch_irq_enable+0x1c>)
    1410:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    1414:	4770      	bx	lr
    1416:	bf00      	nop
    1418:	e000e100 	.word	0xe000e100

0000141c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    141c:	0942      	lsrs	r2, r0, #5
    141e:	4b05      	ldr	r3, [pc, #20]	; (1434 <arch_irq_is_enabled+0x18>)
    1420:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1424:	f000 001f 	and.w	r0, r0, #31
    1428:	2301      	movs	r3, #1
    142a:	fa03 f000 	lsl.w	r0, r3, r0
}
    142e:	4010      	ands	r0, r2
    1430:	4770      	bx	lr
    1432:	bf00      	nop
    1434:	e000e100 	.word	0xe000e100

00001438 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    1438:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    143a:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    143c:	2b00      	cmp	r3, #0
    143e:	db08      	blt.n	1452 <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1440:	0149      	lsls	r1, r1, #5
    1442:	b2c9      	uxtb	r1, r1
    1444:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    1448:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    144c:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    1450:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1452:	f000 000f 	and.w	r0, r0, #15
    1456:	0149      	lsls	r1, r1, #5
    1458:	b2c9      	uxtb	r1, r1
    145a:	4b01      	ldr	r3, [pc, #4]	; (1460 <z_arm_irq_priority_set+0x28>)
    145c:	5419      	strb	r1, [r3, r0]
}
    145e:	4770      	bx	lr
    1460:	e000ed14 	.word	0xe000ed14

00001464 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    1464:	bf30      	wfi
    b z_SysNmiOnReset
    1466:	f7ff bffd 	b.w	1464 <z_SysNmiOnReset>
    146a:	bf00      	nop

0000146c <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    146c:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    146e:	4b0b      	ldr	r3, [pc, #44]	; (149c <z_arm_prep_c+0x30>)
    1470:	4a0b      	ldr	r2, [pc, #44]	; (14a0 <z_arm_prep_c+0x34>)
    1472:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    1476:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1478:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    147c:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1480:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1484:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1488:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    148c:	f002 fb9c 	bl	3bc8 <z_bss_zero>
	z_data_copy();
    1490:	f003 fa32 	bl	48f8 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    1494:	f000 fa12 	bl	18bc <z_arm_interrupt_init>
	z_cstart();
    1498:	f002 fba2 	bl	3be0 <z_cstart>
    149c:	e000ed00 	.word	0xe000ed00
    14a0:	00000000 	.word	0x00000000

000014a4 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    14a4:	4a0a      	ldr	r2, [pc, #40]	; (14d0 <arch_swap+0x2c>)
    14a6:	6893      	ldr	r3, [r2, #8]
    14a8:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    14ac:	4909      	ldr	r1, [pc, #36]	; (14d4 <arch_swap+0x30>)
    14ae:	6809      	ldr	r1, [r1, #0]
    14b0:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    14b4:	4908      	ldr	r1, [pc, #32]	; (14d8 <arch_swap+0x34>)
    14b6:	684b      	ldr	r3, [r1, #4]
    14b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    14bc:	604b      	str	r3, [r1, #4]
    14be:	2300      	movs	r3, #0
    14c0:	f383 8811 	msr	BASEPRI, r3
    14c4:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    14c8:	6893      	ldr	r3, [r2, #8]
}
    14ca:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    14ce:	4770      	bx	lr
    14d0:	20000f7c 	.word	0x20000f7c
    14d4:	00006844 	.word	0x00006844
    14d8:	e000ed00 	.word	0xe000ed00

000014dc <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    14dc:	4913      	ldr	r1, [pc, #76]	; (152c <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    14de:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    14e0:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    14e4:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    14e6:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    14ea:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    14ee:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    14f0:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    14f4:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    14f8:	4f0d      	ldr	r7, [pc, #52]	; (1530 <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    14fa:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    14fe:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    1500:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    1502:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1504:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    1508:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    150a:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    150e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    1512:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1514:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    1516:	f000 fa73 	bl	1a00 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    151a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    151e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1522:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1526:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    152a:	4770      	bx	lr
    ldr r1, =_kernel
    152c:	20000f7c 	.word	0x20000f7c
    ldr v4, =_SCS_ICSR
    1530:	e000ed04 	.word	0xe000ed04

00001534 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1534:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1538:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    153a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    153e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1542:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1544:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1548:	2902      	cmp	r1, #2
    beq _oops
    154a:	d0ff      	beq.n	154c <_oops>

0000154c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    154c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    154e:	f003 ffac 	bl	54aa <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1552:	bd01      	pop	{r0, pc}

00001554 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    1554:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    1556:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    155a:	490d      	ldr	r1, [pc, #52]	; (1590 <arch_new_thread+0x3c>)
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    155c:	f021 0101 	bic.w	r1, r1, #1
    1560:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    1564:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1568:	9b01      	ldr	r3, [sp, #4]
    156a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    156e:	9b02      	ldr	r3, [sp, #8]
    1570:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1574:	9b03      	ldr	r3, [sp, #12]
    1576:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    157a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    157e:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    1582:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1584:	2300      	movs	r3, #0
    1586:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    158a:	bc10      	pop	{r4}
    158c:	4770      	bx	lr
    158e:	bf00      	nop
    1590:	0000534d 	.word	0x0000534d

00001594 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    1594:	4b16      	ldr	r3, [pc, #88]	; (15f0 <z_check_thread_stack_fail+0x5c>)
    1596:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
    1598:	b1da      	cbz	r2, 15d2 <z_check_thread_stack_fail+0x3e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    159a:	f110 0f16 	cmn.w	r0, #22
    159e:	d01a      	beq.n	15d6 <z_check_thread_stack_fail+0x42>
{
    15a0:	b410      	push	{r4}
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    15a2:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    15a6:	f1a3 0420 	sub.w	r4, r3, #32
    15aa:	4284      	cmp	r4, r0
    15ac:	d805      	bhi.n	15ba <z_check_thread_stack_fail+0x26>
    15ae:	4283      	cmp	r3, r0
    15b0:	d908      	bls.n	15c4 <z_check_thread_stack_fail+0x30>
    15b2:	428b      	cmp	r3, r1
    15b4:	d808      	bhi.n	15c8 <z_check_thread_stack_fail+0x34>
    15b6:	2100      	movs	r1, #0
    15b8:	e000      	b.n	15bc <z_check_thread_stack_fail+0x28>
    15ba:	2100      	movs	r1, #0
    15bc:	b931      	cbnz	r1, 15cc <z_check_thread_stack_fail+0x38>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    15be:	2000      	movs	r0, #0
}
    15c0:	bc10      	pop	{r4}
    15c2:	4770      	bx	lr
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    15c4:	2100      	movs	r1, #0
    15c6:	e7f9      	b.n	15bc <z_check_thread_stack_fail+0x28>
    15c8:	2101      	movs	r1, #1
    15ca:	e7f7      	b.n	15bc <z_check_thread_stack_fail+0x28>
		return thread->stack_info.start;
    15cc:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    15d0:	e7f6      	b.n	15c0 <z_check_thread_stack_fail+0x2c>
		return 0;
    15d2:	2000      	movs	r0, #0
    15d4:	4770      	bx	lr
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    15d6:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    15da:	428b      	cmp	r3, r1
    15dc:	bf94      	ite	ls
    15de:	2100      	movls	r1, #0
    15e0:	2101      	movhi	r1, #1
    15e2:	b909      	cbnz	r1, 15e8 <z_check_thread_stack_fail+0x54>
	return 0;
    15e4:	2000      	movs	r0, #0
}
    15e6:	4770      	bx	lr
		return thread->stack_info.start;
    15e8:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    15ec:	4770      	bx	lr
    15ee:	bf00      	nop
    15f0:	20000f7c 	.word	0x20000f7c

000015f4 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    15f4:	b508      	push	{r3, lr}
    15f6:	460d      	mov	r5, r1
    15f8:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    15fa:	4b08      	ldr	r3, [pc, #32]	; (161c <arch_switch_to_main_thread+0x28>)
    15fc:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    15fe:	f000 f9ff 	bl	1a00 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1602:	4620      	mov	r0, r4
    1604:	f385 8809 	msr	PSP, r5
    1608:	2100      	movs	r1, #0
    160a:	b663      	cpsie	if
    160c:	f381 8811 	msr	BASEPRI, r1
    1610:	f3bf 8f6f 	isb	sy
    1614:	2200      	movs	r2, #0
    1616:	2300      	movs	r3, #0
    1618:	f003 fe98 	bl	534c <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    161c:	20000f7c 	.word	0x20000f7c

00001620 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1620:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    1622:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    1624:	4a0b      	ldr	r2, [pc, #44]	; (1654 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    1626:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    1628:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    162a:	bf1e      	ittt	ne
	movne	r1, #0
    162c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    162e:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    1630:	f004 fccd 	blne	5fce <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1634:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    1636:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    163a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    163e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1642:	4905      	ldr	r1, [pc, #20]	; (1658 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1644:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    1646:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    1648:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    164a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    164e:	4903      	ldr	r1, [pc, #12]	; (165c <_isr_wrapper+0x3c>)
	bx r1
    1650:	4708      	bx	r1
    1652:	0000      	.short	0x0000
	ldr r2, =_kernel
    1654:	20000f7c 	.word	0x20000f7c
	ldr r1, =_sw_isr_table
    1658:	000063f4 	.word	0x000063f4
	ldr r1, =z_arm_int_exit
    165c:	00001661 	.word	0x00001661

00001660 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1660:	4b04      	ldr	r3, [pc, #16]	; (1674 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1662:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1664:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    1666:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1668:	d003      	beq.n	1672 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    166a:	4903      	ldr	r1, [pc, #12]	; (1678 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    166c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1670:	600a      	str	r2, [r1, #0]

00001672 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1672:	4770      	bx	lr
	ldr r3, =_kernel
    1674:	20000f7c 	.word	0x20000f7c
	ldr r1, =_SCS_ICSR
    1678:	e000ed04 	.word	0xe000ed04

0000167c <bus_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    167c:	b510      	push	{r4, lr}
    167e:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1680:	4b12      	ldr	r3, [pc, #72]	; (16cc <bus_fault+0x50>)
    1682:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1684:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1688:	f413 7f00 	tst.w	r3, #512	; 0x200
    168c:	d00b      	beq.n	16a6 <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    168e:	4b0f      	ldr	r3, [pc, #60]	; (16cc <bus_fault+0x50>)
    1690:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1694:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    1698:	d005      	beq.n	16a6 <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    169a:	b121      	cbz	r1, 16a6 <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    169c:	4a0b      	ldr	r2, [pc, #44]	; (16cc <bus_fault+0x50>)
    169e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    16a0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    16a4:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    16a6:	4b09      	ldr	r3, [pc, #36]	; (16cc <bus_fault+0x50>)
    16a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    16aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    16ac:	f413 7f80 	tst.w	r3, #256	; 0x100
    16b0:	d101      	bne.n	16b6 <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    16b2:	4b06      	ldr	r3, [pc, #24]	; (16cc <bus_fault+0x50>)
    16b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    16b6:	4a05      	ldr	r2, [pc, #20]	; (16cc <bus_fault+0x50>)
    16b8:	6a93      	ldr	r3, [r2, #40]	; 0x28
    16ba:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    16be:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    16c0:	2101      	movs	r1, #1
    16c2:	f003 ff04 	bl	54ce <memory_fault_recoverable>
    16c6:	7020      	strb	r0, [r4, #0]

	return reason;
}
    16c8:	2000      	movs	r0, #0
    16ca:	bd10      	pop	{r4, pc}
    16cc:	e000ed00 	.word	0xe000ed00

000016d0 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    16d0:	4b07      	ldr	r3, [pc, #28]	; (16f0 <usage_fault+0x20>)
    16d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    16d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    16d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    16d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    16da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    16dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    16de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    16e0:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    16e4:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    16e8:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    16ea:	2000      	movs	r0, #0
    16ec:	4770      	bx	lr
    16ee:	bf00      	nop
    16f0:	e000ed00 	.word	0xe000ed00

000016f4 <mem_manage_fault>:
{
    16f4:	b570      	push	{r4, r5, r6, lr}
    16f6:	4605      	mov	r5, r0
    16f8:	4616      	mov	r6, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    16fa:	4b20      	ldr	r3, [pc, #128]	; (177c <mem_manage_fault+0x88>)
    16fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    16fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1702:	f013 0f02 	tst.w	r3, #2
    1706:	d00c      	beq.n	1722 <mem_manage_fault+0x2e>
		uint32_t temp = SCB->MMFAR;
    1708:	4b1c      	ldr	r3, [pc, #112]	; (177c <mem_manage_fault+0x88>)
    170a:	6b58      	ldr	r0, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    170c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    170e:	f013 0f80 	tst.w	r3, #128	; 0x80
    1712:	d025      	beq.n	1760 <mem_manage_fault+0x6c>
			if (from_hard_fault != 0) {
    1714:	b139      	cbz	r1, 1726 <mem_manage_fault+0x32>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1716:	4a19      	ldr	r2, [pc, #100]	; (177c <mem_manage_fault+0x88>)
    1718:	6a93      	ldr	r3, [r2, #40]	; 0x28
    171a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    171e:	6293      	str	r3, [r2, #40]	; 0x28
    1720:	e001      	b.n	1726 <mem_manage_fault+0x32>
	uint32_t mmfar = -EINVAL;
    1722:	f06f 0015 	mvn.w	r0, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1726:	4b15      	ldr	r3, [pc, #84]	; (177c <mem_manage_fault+0x88>)
    1728:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    172a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    172c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    172e:	f013 0f10 	tst.w	r3, #16
    1732:	d104      	bne.n	173e <mem_manage_fault+0x4a>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    1734:	4b11      	ldr	r3, [pc, #68]	; (177c <mem_manage_fault+0x88>)
    1736:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1738:	f014 0402 	ands.w	r4, r4, #2
    173c:	d004      	beq.n	1748 <mem_manage_fault+0x54>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    173e:	4b0f      	ldr	r3, [pc, #60]	; (177c <mem_manage_fault+0x88>)
    1740:	685c      	ldr	r4, [r3, #4]
    1742:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
    1746:	d10e      	bne.n	1766 <mem_manage_fault+0x72>
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1748:	4a0c      	ldr	r2, [pc, #48]	; (177c <mem_manage_fault+0x88>)
    174a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    174c:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    1750:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1752:	2101      	movs	r1, #1
    1754:	4628      	mov	r0, r5
    1756:	f003 feba 	bl	54ce <memory_fault_recoverable>
    175a:	7030      	strb	r0, [r6, #0]
}
    175c:	4620      	mov	r0, r4
    175e:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    1760:	f06f 0015 	mvn.w	r0, #21
    1764:	e7df      	b.n	1726 <mem_manage_fault+0x32>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    1766:	4629      	mov	r1, r5
    1768:	f7ff ff14 	bl	1594 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    176c:	4604      	mov	r4, r0
    176e:	2800      	cmp	r0, #0
    1770:	d0ea      	beq.n	1748 <mem_manage_fault+0x54>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    1772:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    1776:	2402      	movs	r4, #2
    1778:	e7e6      	b.n	1748 <mem_manage_fault+0x54>
    177a:	bf00      	nop
    177c:	e000ed00 	.word	0xe000ed00

00001780 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    1780:	b510      	push	{r4, lr}
    1782:	4604      	mov	r4, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    1784:	2300      	movs	r3, #0
    1786:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1788:	4b1b      	ldr	r3, [pc, #108]	; (17f8 <hard_fault+0x78>)
    178a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    178c:	f010 0002 	ands.w	r0, r0, #2
    1790:	d12d      	bne.n	17ee <hard_fault+0x6e>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    1792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1794:	2b00      	cmp	r3, #0
    1796:	db2b      	blt.n	17f0 <hard_fault+0x70>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1798:	4b17      	ldr	r3, [pc, #92]	; (17f8 <hard_fault+0x78>)
    179a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    179c:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
    17a0:	d027      	beq.n	17f2 <hard_fault+0x72>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    17a2:	69a3      	ldr	r3, [r4, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    17a4:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    17a8:	f64d 7302 	movw	r3, #57090	; 0xdf02
    17ac:	429a      	cmp	r2, r3
    17ae:	d010      	beq.n	17d2 <hard_fault+0x52>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
		} else if (SCB_MMFSR != 0) {
    17b0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    17b4:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    17b8:	781b      	ldrb	r3, [r3, #0]
    17ba:	b963      	cbnz	r3, 17d6 <hard_fault+0x56>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    17bc:	4b0f      	ldr	r3, [pc, #60]	; (17fc <hard_fault+0x7c>)
    17be:	781b      	ldrb	r3, [r3, #0]
    17c0:	b97b      	cbnz	r3, 17e2 <hard_fault+0x62>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    17c2:	4b0f      	ldr	r3, [pc, #60]	; (1800 <hard_fault+0x80>)
    17c4:	881b      	ldrh	r3, [r3, #0]
    17c6:	b29b      	uxth	r3, r3
    17c8:	b193      	cbz	r3, 17f0 <hard_fault+0x70>
			reason = usage_fault(esf);
    17ca:	4620      	mov	r0, r4
    17cc:	f7ff ff80 	bl	16d0 <usage_fault>
    17d0:	e00e      	b.n	17f0 <hard_fault+0x70>
			reason = esf->basic.r0;
    17d2:	6820      	ldr	r0, [r4, #0]
    17d4:	e00c      	b.n	17f0 <hard_fault+0x70>
			reason = mem_manage_fault(esf, 1, recoverable);
    17d6:	460a      	mov	r2, r1
    17d8:	2101      	movs	r1, #1
    17da:	4620      	mov	r0, r4
    17dc:	f7ff ff8a 	bl	16f4 <mem_manage_fault>
    17e0:	e006      	b.n	17f0 <hard_fault+0x70>
			reason = bus_fault(esf, 1, recoverable);
    17e2:	460a      	mov	r2, r1
    17e4:	2101      	movs	r1, #1
    17e6:	4620      	mov	r0, r4
    17e8:	f7ff ff48 	bl	167c <bus_fault>
    17ec:	e000      	b.n	17f0 <hard_fault+0x70>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    17ee:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    17f0:	bd10      	pop	{r4, pc}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    17f2:	4618      	mov	r0, r3
	return reason;
    17f4:	e7fc      	b.n	17f0 <hard_fault+0x70>
    17f6:	bf00      	nop
    17f8:	e000ed00 	.word	0xe000ed00
    17fc:	e000ed29 	.word	0xe000ed29
    1800:	e000ed2a 	.word	0xe000ed2a

00001804 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1804:	b570      	push	{r4, r5, r6, lr}
    1806:	b08a      	sub	sp, #40	; 0x28
    1808:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    180a:	4b22      	ldr	r3, [pc, #136]	; (1894 <z_arm_fault+0x90>)
    180c:	6859      	ldr	r1, [r3, #4]
    180e:	f3c1 0108 	ubfx	r1, r1, #0, #9
    1812:	2300      	movs	r3, #0
    1814:	f383 8811 	msr	BASEPRI, r3
    1818:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    181c:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    1820:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    1824:	d115      	bne.n	1852 <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    1826:	f002 030c 	and.w	r3, r2, #12
    182a:	2b08      	cmp	r3, #8
    182c:	d014      	beq.n	1858 <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    182e:	f012 0f08 	tst.w	r2, #8
    1832:	d00b      	beq.n	184c <z_arm_fault+0x48>
	*nested_exc = false;
    1834:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    1836:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    183a:	4620      	mov	r0, r4
    183c:	f003 fe4c 	bl	54d8 <fault_handle>
    1840:	4605      	mov	r5, r0
	if (recoverable) {
    1842:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    1846:	b153      	cbz	r3, 185e <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    1848:	b00a      	add	sp, #40	; 0x28
    184a:	bd70      	pop	{r4, r5, r6, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    184c:	4604      	mov	r4, r0
			*nested_exc = true;
    184e:	2601      	movs	r6, #1
    1850:	e7f1      	b.n	1836 <z_arm_fault+0x32>
	*nested_exc = false;
    1852:	2600      	movs	r6, #0
		return NULL;
    1854:	4634      	mov	r4, r6
    1856:	e7ee      	b.n	1836 <z_arm_fault+0x32>
	*nested_exc = false;
    1858:	2600      	movs	r6, #0
		return NULL;
    185a:	4634      	mov	r4, r6
    185c:	e7eb      	b.n	1836 <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    185e:	2220      	movs	r2, #32
    1860:	4621      	mov	r1, r4
    1862:	a801      	add	r0, sp, #4
    1864:	f003 fefb 	bl	565e <memcpy>
	if (nested_exc) {
    1868:	b14e      	cbz	r6, 187e <z_arm_fault+0x7a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    186a:	9b08      	ldr	r3, [sp, #32]
    186c:	f3c3 0208 	ubfx	r2, r3, #0, #9
    1870:	b95a      	cbnz	r2, 188a <z_arm_fault+0x86>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    1872:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1876:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    187a:	9308      	str	r3, [sp, #32]
    187c:	e005      	b.n	188a <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    187e:	9b08      	ldr	r3, [sp, #32]
    1880:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1884:	f023 0301 	bic.w	r3, r3, #1
    1888:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    188a:	a901      	add	r1, sp, #4
    188c:	4628      	mov	r0, r5
    188e:	f003 fe08 	bl	54a2 <z_arm_fatal_error>
    1892:	e7d9      	b.n	1848 <z_arm_fault+0x44>
    1894:	e000ed00 	.word	0xe000ed00

00001898 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1898:	4a02      	ldr	r2, [pc, #8]	; (18a4 <z_arm_fault_init+0xc>)
    189a:	6953      	ldr	r3, [r2, #20]
    189c:	f043 0310 	orr.w	r3, r3, #16
    18a0:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    18a2:	4770      	bx	lr
    18a4:	e000ed00 	.word	0xe000ed00

000018a8 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    18a8:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    18ac:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    18b0:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    18b2:	4672      	mov	r2, lr
	bl z_arm_fault
    18b4:	f7ff ffa6 	bl	1804 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    18b8:	bd01      	pop	{r0, pc}
    18ba:	bf00      	nop

000018bc <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    18bc:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    18be:	e006      	b.n	18ce <z_arm_interrupt_init+0x12>
    18c0:	f002 010f 	and.w	r1, r2, #15
    18c4:	4b09      	ldr	r3, [pc, #36]	; (18ec <z_arm_interrupt_init+0x30>)
    18c6:	440b      	add	r3, r1
    18c8:	2120      	movs	r1, #32
    18ca:	7619      	strb	r1, [r3, #24]
    18cc:	3201      	adds	r2, #1
    18ce:	2a2f      	cmp	r2, #47	; 0x2f
    18d0:	dc0a      	bgt.n	18e8 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    18d2:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    18d4:	2b00      	cmp	r3, #0
    18d6:	dbf3      	blt.n	18c0 <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    18d8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    18dc:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    18e0:	2120      	movs	r1, #32
    18e2:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    18e6:	e7f1      	b.n	18cc <z_arm_interrupt_init+0x10>
	}
}
    18e8:	4770      	bx	lr
    18ea:	bf00      	nop
    18ec:	e000ecfc 	.word	0xe000ecfc

000018f0 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    18f0:	2000      	movs	r0, #0
    msr CONTROL, r0
    18f2:	f380 8814 	msr	CONTROL, r0
    isb
    18f6:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    18fa:	f004 fd09 	bl	6310 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    18fe:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    1900:	490d      	ldr	r1, [pc, #52]	; (1938 <__start+0x48>)
    str r0, [r1]
    1902:	6008      	str	r0, [r1, #0]
    dsb
    1904:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1908:	480c      	ldr	r0, [pc, #48]	; (193c <__start+0x4c>)
    msr msp, r0
    190a:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    190e:	f000 f829 	bl	1964 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1912:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1914:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1918:	4809      	ldr	r0, [pc, #36]	; (1940 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    191a:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    191e:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1920:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1924:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1928:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    192a:	4308      	orrs	r0, r1
    msr CONTROL, r0
    192c:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1930:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1934:	f7ff fd9a 	bl	146c <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    1938:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    193c:	20001de0 	.word	0x20001de0
    ldr r0, =z_interrupt_stacks
    1940:	20001f60 	.word	0x20001f60

00001944 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1944:	4b06      	ldr	r3, [pc, #24]	; (1960 <z_arm_clear_arm_mpu_config+0x1c>)
    1946:	6818      	ldr	r0, [r3, #0]
	int num_regions =
    1948:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    194c:	2300      	movs	r3, #0
    194e:	4283      	cmp	r3, r0
    1950:	da05      	bge.n	195e <z_arm_clear_arm_mpu_config+0x1a>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    1952:	4a03      	ldr	r2, [pc, #12]	; (1960 <z_arm_clear_arm_mpu_config+0x1c>)
    1954:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    1956:	2100      	movs	r1, #0
    1958:	6111      	str	r1, [r2, #16]
    195a:	3301      	adds	r3, #1
    195c:	e7f7      	b.n	194e <z_arm_clear_arm_mpu_config+0xa>
		ARM_MPU_ClrRegion(i);
	}
}
    195e:	4770      	bx	lr
    1960:	e000ed90 	.word	0xe000ed90

00001964 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    1964:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    1966:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1968:	2400      	movs	r4, #0
    196a:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    196e:	f7ff ffe9 	bl	1944 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    1972:	4623      	mov	r3, r4
    1974:	e008      	b.n	1988 <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    1976:	f103 0120 	add.w	r1, r3, #32
    197a:	4a0e      	ldr	r2, [pc, #56]	; (19b4 <z_arm_init_arch_hw_at_boot+0x50>)
    197c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1980:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    1984:	3301      	adds	r3, #1
    1986:	b2db      	uxtb	r3, r3
    1988:	2b07      	cmp	r3, #7
    198a:	d9f4      	bls.n	1976 <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    198c:	2300      	movs	r3, #0
    198e:	e008      	b.n	19a2 <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    1990:	f103 0160 	add.w	r1, r3, #96	; 0x60
    1994:	4a07      	ldr	r2, [pc, #28]	; (19b4 <z_arm_init_arch_hw_at_boot+0x50>)
    1996:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    199a:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    199e:	3301      	adds	r3, #1
    19a0:	b2db      	uxtb	r3, r3
    19a2:	2b07      	cmp	r3, #7
    19a4:	d9f4      	bls.n	1990 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    19a6:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    19a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    19ac:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    19b0:	bd10      	pop	{r4, pc}
    19b2:	bf00      	nop
    19b4:	e000e100 	.word	0xe000e100

000019b8 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    19b8:	b508      	push	{r3, lr}
	if (_current == thread) {
    19ba:	4b08      	ldr	r3, [pc, #32]	; (19dc <z_impl_k_thread_abort+0x24>)
    19bc:	689b      	ldr	r3, [r3, #8]
    19be:	4283      	cmp	r3, r0
    19c0:	d002      	beq.n	19c8 <z_impl_k_thread_abort+0x10>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
    19c2:	f002 ff71 	bl	48a8 <z_thread_abort>
}
    19c6:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    19c8:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    19cc:	2b00      	cmp	r3, #0
    19ce:	d0f8      	beq.n	19c2 <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    19d0:	4a03      	ldr	r2, [pc, #12]	; (19e0 <z_impl_k_thread_abort+0x28>)
    19d2:	6853      	ldr	r3, [r2, #4]
    19d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    19d8:	6053      	str	r3, [r2, #4]
    19da:	e7f2      	b.n	19c2 <z_impl_k_thread_abort+0xa>
    19dc:	20000f7c 	.word	0x20000f7c
    19e0:	e000ed00 	.word	0xe000ed00

000019e4 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    19e4:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    19e6:	4b03      	ldr	r3, [pc, #12]	; (19f4 <z_arm_configure_static_mpu_regions+0x10>)
    19e8:	4a03      	ldr	r2, [pc, #12]	; (19f8 <z_arm_configure_static_mpu_regions+0x14>)
    19ea:	2101      	movs	r1, #1
    19ec:	4803      	ldr	r0, [pc, #12]	; (19fc <z_arm_configure_static_mpu_regions+0x18>)
    19ee:	f003 fdf9 	bl	55e4 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    19f2:	bd08      	pop	{r3, pc}
    19f4:	20040000 	.word	0x20040000
    19f8:	20000000 	.word	0x20000000
    19fc:	000066e8 	.word	0x000066e8

00001a00 <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    1a00:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    1a02:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
    1a06:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    1a08:	4804      	ldr	r0, [pc, #16]	; (1a1c <z_arm_configure_dynamic_mpu_regions+0x1c>)
    1a0a:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
    1a0c:	2320      	movs	r3, #32
    1a0e:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    1a10:	4b03      	ldr	r3, [pc, #12]	; (1a20 <z_arm_configure_dynamic_mpu_regions+0x20>)
    1a12:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    1a14:	2101      	movs	r1, #1
    1a16:	f003 fde9 	bl	55ec <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
    1a1a:	bd08      	pop	{r3, pc}
    1a1c:	20000a20 	.word	0x20000a20
    1a20:	150b0000 	.word	0x150b0000

00001a24 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    1a24:	4a06      	ldr	r2, [pc, #24]	; (1a40 <region_init+0x1c>)
    1a26:	6090      	str	r0, [r2, #8]

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1a28:	680b      	ldr	r3, [r1, #0]
    1a2a:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    1a2e:	4303      	orrs	r3, r0
    1a30:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1a34:	60d3      	str	r3, [r2, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1a36:	688b      	ldr	r3, [r1, #8]
    1a38:	f043 0301 	orr.w	r3, r3, #1
    1a3c:	6113      	str	r3, [r2, #16]
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
    1a3e:	4770      	bx	lr
    1a40:	e000ed90 	.word	0xe000ed90

00001a44 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    1a44:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    1a46:	4c03      	ldr	r4, [pc, #12]	; (1a54 <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    1a48:	2301      	movs	r3, #1
    1a4a:	7822      	ldrb	r2, [r4, #0]
    1a4c:	f003 fda2 	bl	5594 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1a50:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    1a52:	bd10      	pop	{r4, pc}
    1a54:	20000fd0 	.word	0x20000fd0

00001a58 <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    1a58:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    1a5a:	2300      	movs	r3, #0
    1a5c:	4a08      	ldr	r2, [pc, #32]	; (1a80 <mpu_configure_dynamic_mpu_regions+0x28>)
    1a5e:	7812      	ldrb	r2, [r2, #0]
    1a60:	f003 fd98 	bl	5594 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    1a64:	f110 0f16 	cmn.w	r0, #22
    1a68:	d008      	beq.n	1a7c <mpu_configure_dynamic_mpu_regions+0x24>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1a6a:	4603      	mov	r3, r0
    1a6c:	2b07      	cmp	r3, #7
    1a6e:	dc05      	bgt.n	1a7c <mpu_configure_dynamic_mpu_regions+0x24>
  MPU->RNR = rnr;
    1a70:	4a04      	ldr	r2, [pc, #16]	; (1a84 <mpu_configure_dynamic_mpu_regions+0x2c>)
    1a72:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    1a74:	2100      	movs	r1, #0
    1a76:	6111      	str	r1, [r2, #16]
    1a78:	3301      	adds	r3, #1
    1a7a:	e7f7      	b.n	1a6c <mpu_configure_dynamic_mpu_regions+0x14>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
    1a7c:	bd08      	pop	{r3, pc}
    1a7e:	bf00      	nop
    1a80:	20000fd0 	.word	0x20000fd0
    1a84:	e000ed90 	.word	0xe000ed90

00001a88 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1a88:	4b03      	ldr	r3, [pc, #12]	; (1a98 <arm_core_mpu_enable+0x10>)
    1a8a:	2205      	movs	r2, #5
    1a8c:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    1a8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1a92:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1a96:	4770      	bx	lr
    1a98:	e000ed90 	.word	0xe000ed90

00001a9c <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1a9c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1aa0:	4b01      	ldr	r3, [pc, #4]	; (1aa8 <arm_core_mpu_disable+0xc>)
    1aa2:	2200      	movs	r2, #0
    1aa4:	605a      	str	r2, [r3, #4]
}
    1aa6:	4770      	bx	lr
    1aa8:	e000ed90 	.word	0xe000ed90

00001aac <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    1aac:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1aae:	4b0e      	ldr	r3, [pc, #56]	; (1ae8 <z_arm_mpu_init+0x3c>)
    1ab0:	681d      	ldr	r5, [r3, #0]
    1ab2:	2d08      	cmp	r5, #8
    1ab4:	d815      	bhi.n	1ae2 <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    1ab6:	f7ff fff1 	bl	1a9c <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1aba:	2400      	movs	r4, #0
    1abc:	42a5      	cmp	r5, r4
    1abe:	d90a      	bls.n	1ad6 <z_arm_mpu_init+0x2a>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    1ac0:	4b09      	ldr	r3, [pc, #36]	; (1ae8 <z_arm_mpu_init+0x3c>)
    1ac2:	6859      	ldr	r1, [r3, #4]
    1ac4:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    1ac8:	0093      	lsls	r3, r2, #2
    1aca:	4419      	add	r1, r3
    1acc:	4620      	mov	r0, r4
    1ace:	f7ff ffa9 	bl	1a24 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1ad2:	3401      	adds	r4, #1
    1ad4:	e7f2      	b.n	1abc <z_arm_mpu_init+0x10>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1ad6:	4b05      	ldr	r3, [pc, #20]	; (1aec <z_arm_mpu_init+0x40>)
    1ad8:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    1ada:	f7ff ffd5 	bl	1a88 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    1ade:	2000      	movs	r0, #0
}
    1ae0:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    1ae2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1ae6:	e7fb      	b.n	1ae0 <z_arm_mpu_init+0x34>
    1ae8:	00006704 	.word	0x00006704
    1aec:	20000fd0 	.word	0x20000fd0

00001af0 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    1af0:	4b01      	ldr	r3, [pc, #4]	; (1af8 <__stdout_hook_install+0x8>)
    1af2:	6018      	str	r0, [r3, #0]
}
    1af4:	4770      	bx	lr
    1af6:	bf00      	nop
    1af8:	20000024 	.word	0x20000024

00001afc <nrf52_errata_197>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    1afc:	4b06      	ldr	r3, [pc, #24]	; (1b18 <nrf52_errata_197+0x1c>)
    1afe:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    1b00:	4a06      	ldr	r2, [pc, #24]	; (1b1c <nrf52_errata_197+0x20>)
    1b02:	6812      	ldr	r2, [r2, #0]
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    1b04:	2b08      	cmp	r3, #8
    1b06:	d001      	beq.n	1b0c <nrf52_errata_197+0x10>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    1b08:	2000      	movs	r0, #0
    1b0a:	4770      	bx	lr
                switch(var2)
    1b0c:	2a02      	cmp	r2, #2
    1b0e:	d001      	beq.n	1b14 <nrf52_errata_197+0x18>
                        return false;
    1b10:	2000      	movs	r0, #0
    1b12:	4770      	bx	lr
                        return true;
    1b14:	2001      	movs	r0, #1
    #endif
}
    1b16:	4770      	bx	lr
    1b18:	10000130 	.word	0x10000130
    1b1c:	10000134 	.word	0x10000134

00001b20 <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    1b20:	b510      	push	{r4, lr}
	__asm__ volatile(
    1b22:	f04f 0320 	mov.w	r3, #32
    1b26:	f3ef 8411 	mrs	r4, BASEPRI
    1b2a:	f383 8812 	msr	BASEPRI_MAX, r3
    1b2e:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    1b32:	2301      	movs	r3, #1
    1b34:	4a0b      	ldr	r2, [pc, #44]	; (1b64 <nordicsemi_nrf52_init+0x44>)
    1b36:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    1b3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1b3e:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    1b42:	f7ff ffdb 	bl	1afc <nrf52_errata_197>
    1b46:	b110      	cbz	r0, 1b4e <nordicsemi_nrf52_init+0x2e>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    1b48:	4b07      	ldr	r3, [pc, #28]	; (1b68 <nordicsemi_nrf52_init+0x48>)
    1b4a:	2201      	movs	r2, #1
    1b4c:	601a      	str	r2, [r3, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    1b4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1b52:	2201      	movs	r2, #1
    1b54:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    1b58:	f384 8811 	msr	BASEPRI, r4
    1b5c:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1b60:	2000      	movs	r0, #0
    1b62:	bd10      	pop	{r4, pc}
    1b64:	4001e000 	.word	0x4001e000
    1b68:	40000638 	.word	0x40000638

00001b6c <sys_arch_reboot>:
    *p_gpregret = val;
    1b6c:	b2c0      	uxtb	r0, r0
    1b6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1b72:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    1b76:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1b7a:	4905      	ldr	r1, [pc, #20]	; (1b90 <sys_arch_reboot+0x24>)
    1b7c:	68ca      	ldr	r2, [r1, #12]
    1b7e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1b82:	4b04      	ldr	r3, [pc, #16]	; (1b94 <sys_arch_reboot+0x28>)
    1b84:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1b86:	60cb      	str	r3, [r1, #12]
    1b88:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1b8c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1b8e:	e7fd      	b.n	1b8c <sys_arch_reboot+0x20>
    1b90:	e000ed00 	.word	0xe000ed00
    1b94:	05fa0004 	.word	0x05fa0004

00001b98 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    1b98:	b130      	cbz	r0, 1ba8 <arch_busy_wait+0x10>

void arch_busy_wait(uint32_t time_us)
{
    1b9a:	b508      	push	{r3, lr}
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    1b9c:	0180      	lsls	r0, r0, #6
    1b9e:	4b03      	ldr	r3, [pc, #12]	; (1bac <arch_busy_wait+0x14>)
    1ba0:	f043 0301 	orr.w	r3, r3, #1
    1ba4:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    1ba6:	bd08      	pop	{r3, pc}
    1ba8:	4770      	bx	lr
    1baa:	bf00      	nop
    1bac:	000065e0 	.word	0x000065e0

00001bb0 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    1bb0:	4800      	ldr	r0, [pc, #0]	; (1bb4 <get_hf_flags+0x4>)
    1bb2:	4770      	bx	lr
    1bb4:	20000a7c 	.word	0x20000a7c

00001bb8 <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    1bb8:	4b03      	ldr	r3, [pc, #12]	; (1bc8 <get_subsys+0x10>)
    1bba:	1ac0      	subs	r0, r0, r3
    1bbc:	1080      	asrs	r0, r0, #2

	return (clock_control_subsys_t)offset;
}
    1bbe:	4b03      	ldr	r3, [pc, #12]	; (1bcc <get_subsys+0x14>)
    1bc0:	fb03 f000 	mul.w	r0, r3, r0
    1bc4:	4770      	bx	lr
    1bc6:	bf00      	nop
    1bc8:	20000a3c 	.word	0x20000a3c
    1bcc:	b6db6db7 	.word	0xb6db6db7

00001bd0 <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1bd0:	b538      	push	{r3, r4, r5, lr}
    1bd2:	4605      	mov	r5, r0
    1bd4:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1bd6:	f7ff ffef 	bl	1bb8 <get_subsys>
    1bda:	4601      	mov	r1, r0
    1bdc:	2240      	movs	r2, #64	; 0x40
    1bde:	4803      	ldr	r0, [pc, #12]	; (1bec <onoff_stop+0x1c>)
    1be0:	f003 fe16 	bl	5810 <stop>
    1be4:	4601      	mov	r1, r0
	notify(mgr, res);
    1be6:	4628      	mov	r0, r5
    1be8:	47a0      	blx	r4
}
    1bea:	bd38      	pop	{r3, r4, r5, pc}
    1bec:	0000637c 	.word	0x0000637c

00001bf0 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1bf0:	b530      	push	{r4, r5, lr}
    1bf2:	b083      	sub	sp, #12
    1bf4:	4605      	mov	r5, r0
    1bf6:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1bf8:	f7ff ffde 	bl	1bb8 <get_subsys>
    1bfc:	4601      	mov	r1, r0
    1bfe:	2340      	movs	r3, #64	; 0x40
    1c00:	9300      	str	r3, [sp, #0]
    1c02:	4623      	mov	r3, r4
    1c04:	4a05      	ldr	r2, [pc, #20]	; (1c1c <onoff_start+0x2c>)
    1c06:	4806      	ldr	r0, [pc, #24]	; (1c20 <onoff_start+0x30>)
    1c08:	f003 fe1c 	bl	5844 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1c0c:	1e01      	subs	r1, r0, #0
    1c0e:	db01      	blt.n	1c14 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    1c10:	b003      	add	sp, #12
    1c12:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    1c14:	4628      	mov	r0, r5
    1c16:	47a0      	blx	r4
}
    1c18:	e7fa      	b.n	1c10 <onoff_start+0x20>
    1c1a:	bf00      	nop
    1c1c:	0000588d 	.word	0x0000588d
    1c20:	0000637c 	.word	0x0000637c

00001c24 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    1c24:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    1c26:	b110      	cbz	r0, 1c2e <clock_event_handler+0xa>
    1c28:	2801      	cmp	r0, #1
    1c2a:	d00d      	beq.n	1c48 <clock_event_handler+0x24>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    1c2c:	bd08      	pop	{r3, pc}
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1c2e:	2100      	movs	r1, #0
    1c30:	4808      	ldr	r0, [pc, #32]	; (1c54 <clock_event_handler+0x30>)
    1c32:	f003 fd76 	bl	5722 <get_sub_data>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    1c36:	6883      	ldr	r3, [r0, #8]
    1c38:	f013 0f07 	tst.w	r3, #7
    1c3c:	d1f6      	bne.n	1c2c <clock_event_handler+0x8>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1c3e:	2100      	movs	r1, #0
    1c40:	4804      	ldr	r0, [pc, #16]	; (1c54 <clock_event_handler+0x30>)
    1c42:	f003 fdd3 	bl	57ec <clkstarted_handle>
    1c46:	e7f1      	b.n	1c2c <clock_event_handler+0x8>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1c48:	2101      	movs	r1, #1
    1c4a:	4802      	ldr	r0, [pc, #8]	; (1c54 <clock_event_handler+0x30>)
    1c4c:	f003 fdce 	bl	57ec <clkstarted_handle>
}
    1c50:	e7ec      	b.n	1c2c <clock_event_handler+0x8>
    1c52:	bf00      	nop
    1c54:	0000637c 	.word	0x0000637c

00001c58 <generic_hfclk_start>:
{
    1c58:	b510      	push	{r4, lr}
	__asm__ volatile(
    1c5a:	f04f 0320 	mov.w	r3, #32
    1c5e:	f3ef 8411 	mrs	r4, BASEPRI
    1c62:	f383 8812 	msr	BASEPRI_MAX, r3
    1c66:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1c6a:	4a13      	ldr	r2, [pc, #76]	; (1cb8 <generic_hfclk_start+0x60>)
    1c6c:	6813      	ldr	r3, [r2, #0]
    1c6e:	f043 0302 	orr.w	r3, r3, #2
    1c72:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1c74:	f013 0f01 	tst.w	r3, #1
    1c78:	d108      	bne.n	1c8c <generic_hfclk_start+0x34>
	bool already_started = false;
    1c7a:	2300      	movs	r3, #0
	__asm__ volatile(
    1c7c:	f384 8811 	msr	BASEPRI, r4
    1c80:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1c84:	b99b      	cbnz	r3, 1cae <generic_hfclk_start+0x56>
	hfclk_start();
    1c86:	f003 fe09 	bl	589c <hfclk_start>
}
    1c8a:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    1c8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c90:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    1c94:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1c98:	f012 0f01 	tst.w	r2, #1
    1c9c:	d101      	bne.n	1ca2 <generic_hfclk_start+0x4a>
	bool already_started = false;
    1c9e:	2300      	movs	r3, #0
    1ca0:	e7ec      	b.n	1c7c <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    1ca2:	f7ff ff85 	bl	1bb0 <get_hf_flags>
    1ca6:	f003 fd8e 	bl	57c6 <set_on_state>
			already_started = true;
    1caa:	2301      	movs	r3, #1
    1cac:	e7e6      	b.n	1c7c <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    1cae:	2100      	movs	r1, #0
    1cb0:	4802      	ldr	r0, [pc, #8]	; (1cbc <generic_hfclk_start+0x64>)
    1cb2:	f003 fd9b 	bl	57ec <clkstarted_handle>
		return;
    1cb6:	e7e8      	b.n	1c8a <generic_hfclk_start+0x32>
    1cb8:	20000a8c 	.word	0x20000a8c
    1cbc:	0000637c 	.word	0x0000637c

00001cc0 <generic_hfclk_stop>:
{
    1cc0:	b508      	push	{r3, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1cc2:	4b0a      	ldr	r3, [pc, #40]	; (1cec <generic_hfclk_stop+0x2c>)
    1cc4:	f3bf 8f5b 	dmb	ish
    1cc8:	e853 2f00 	ldrex	r2, [r3]
    1ccc:	f022 0102 	bic.w	r1, r2, #2
    1cd0:	e843 1000 	strex	r0, r1, [r3]
    1cd4:	2800      	cmp	r0, #0
    1cd6:	d1f7      	bne.n	1cc8 <generic_hfclk_stop+0x8>
    1cd8:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1cdc:	f012 0f01 	tst.w	r2, #1
    1ce0:	d000      	beq.n	1ce4 <generic_hfclk_stop+0x24>
}
    1ce2:	bd08      	pop	{r3, pc}
	hfclk_stop();
    1ce4:	f003 fde4 	bl	58b0 <hfclk_stop>
    1ce8:	e7fb      	b.n	1ce2 <generic_hfclk_stop+0x22>
    1cea:	bf00      	nop
    1cec:	20000a8c 	.word	0x20000a8c

00001cf0 <api_blocking_start>:
{
    1cf0:	b500      	push	{lr}
    1cf2:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1cf4:	f8cd d000 	str.w	sp, [sp]
    1cf8:	f8cd d004 	str.w	sp, [sp, #4]
    1cfc:	2300      	movs	r3, #0
    1cfe:	9302      	str	r3, [sp, #8]
    1d00:	2301      	movs	r3, #1
    1d02:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1d04:	466b      	mov	r3, sp
    1d06:	4a07      	ldr	r2, [pc, #28]	; (1d24 <api_blocking_start+0x34>)
    1d08:	f003 fdb8 	bl	587c <api_start>
	if (err < 0) {
    1d0c:	2800      	cmp	r0, #0
    1d0e:	db05      	blt.n	1d1c <api_blocking_start+0x2c>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1d10:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1d14:	2300      	movs	r3, #0
    1d16:	4668      	mov	r0, sp
    1d18:	f002 f9da 	bl	40d0 <z_impl_k_sem_take>
}
    1d1c:	b005      	add	sp, #20
    1d1e:	f85d fb04 	ldr.w	pc, [sp], #4
    1d22:	bf00      	nop
    1d24:	000058c5 	.word	0x000058c5

00001d28 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    1d28:	b570      	push	{r4, r5, r6, lr}
    1d2a:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1d2c:	2200      	movs	r2, #0
    1d2e:	2101      	movs	r1, #1
    1d30:	4610      	mov	r0, r2
    1d32:	f7ff fb81 	bl	1438 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    1d36:	2000      	movs	r0, #0
    1d38:	f7ff fb60 	bl	13fc <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1d3c:	4811      	ldr	r0, [pc, #68]	; (1d84 <clk_init+0x5c>)
    1d3e:	f001 f851 	bl	2de4 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1d42:	4b11      	ldr	r3, [pc, #68]	; (1d88 <clk_init+0x60>)
    1d44:	4298      	cmp	r0, r3
    1d46:	d11a      	bne.n	1d7e <clk_init+0x56>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1d48:	f004 f873 	bl	5e32 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    1d4c:	2400      	movs	r4, #0
    1d4e:	e003      	b.n	1d58 <clk_init+0x30>
					 &transitions);
		if (err < 0) {
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1d50:	2301      	movs	r3, #1
    1d52:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    1d54:	441c      	add	r4, r3
    1d56:	b2e4      	uxtb	r4, r4
	for (enum clock_control_nrf_type i = 0;
    1d58:	2c01      	cmp	r4, #1
    1d5a:	d80e      	bhi.n	1d7a <clk_init+0x52>
						get_sub_data(dev, i);
    1d5c:	4621      	mov	r1, r4
    1d5e:	4630      	mov	r0, r6
    1d60:	f003 fcdf 	bl	5722 <get_sub_data>
    1d64:	4605      	mov	r5, r0
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1d66:	4621      	mov	r1, r4
    1d68:	4630      	mov	r0, r6
    1d6a:	f003 fce5 	bl	5738 <get_onoff_manager>
    1d6e:	4907      	ldr	r1, [pc, #28]	; (1d8c <clk_init+0x64>)
    1d70:	f003 fa74 	bl	525c <onoff_manager_init>
		if (err < 0) {
    1d74:	2800      	cmp	r0, #0
    1d76:	daeb      	bge.n	1d50 <clk_init+0x28>
    1d78:	e000      	b.n	1d7c <clk_init+0x54>
	}

	return 0;
    1d7a:	2000      	movs	r0, #0
}
    1d7c:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1d7e:	f06f 0004 	mvn.w	r0, #4
    1d82:	e7fb      	b.n	1d7c <clk_init+0x54>
    1d84:	00001c25 	.word	0x00001c25
    1d88:	0bad0000 	.word	0x0bad0000
    1d8c:	00006754 	.word	0x00006754

00001d90 <lfclk_spinwait>:
{
    1d90:	b570      	push	{r4, r5, r6, lr}
    1d92:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1d94:	2801      	cmp	r0, #1
    1d96:	d107      	bne.n	1da8 <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1d98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1d9c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1da0:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1da4:	2b01      	cmp	r3, #1
    1da6:	d058      	beq.n	1e5a <lfclk_spinwait+0xca>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1da8:	f004 f8fc 	bl	5fa4 <k_is_in_isr>
    1dac:	b928      	cbnz	r0, 1dba <lfclk_spinwait+0x2a>
	return !z_sys_post_kernel;
    1dae:	4b2e      	ldr	r3, [pc, #184]	; (1e68 <lfclk_spinwait+0xd8>)
    1db0:	781b      	ldrb	r3, [r3, #0]
    1db2:	2b00      	cmp	r3, #0
    1db4:	d041      	beq.n	1e3a <lfclk_spinwait+0xaa>
    1db6:	2300      	movs	r3, #0
    1db8:	e000      	b.n	1dbc <lfclk_spinwait+0x2c>
    1dba:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    1dbc:	461c      	mov	r4, r3
    1dbe:	2b00      	cmp	r3, #0
    1dc0:	d03d      	beq.n	1e3e <lfclk_spinwait+0xae>
	__asm__ volatile(
    1dc2:	f04f 0320 	mov.w	r3, #32
    1dc6:	f3ef 8611 	mrs	r6, BASEPRI
    1dca:	f383 8812 	msr	BASEPRI_MAX, r3
    1dce:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    1dd2:	b924      	cbnz	r4, 1dde <lfclk_spinwait+0x4e>
    p_reg->INTENCLR = mask;
    1dd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1dd8:	2202      	movs	r2, #2
    1dda:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1dde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1de2:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1de6:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1dea:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    1dee:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    1df2:	d12b      	bne.n	1e4c <lfclk_spinwait+0xbc>
    return false;
    1df4:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1df6:	b11a      	cbz	r2, 1e00 <lfclk_spinwait+0x70>
    1df8:	2b01      	cmp	r3, #1
    1dfa:	d029      	beq.n	1e50 <lfclk_spinwait+0xc0>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1dfc:	2d01      	cmp	r5, #1
    1dfe:	d027      	beq.n	1e50 <lfclk_spinwait+0xc0>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1e00:	b1fc      	cbz	r4, 1e42 <lfclk_spinwait+0xb2>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1e02:	4630      	mov	r0, r6
    1e04:	f7ff faf0 	bl	13e8 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1e08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1e0c:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1e10:	2b00      	cmp	r3, #0
    1e12:	d1e4      	bne.n	1dde <lfclk_spinwait+0x4e>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1e14:	4b15      	ldr	r3, [pc, #84]	; (1e6c <lfclk_spinwait+0xdc>)
    1e16:	681b      	ldr	r3, [r3, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    1e18:	2b00      	cmp	r3, #0
    1e1a:	d0e0      	beq.n	1dde <lfclk_spinwait+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1e1c:	4b13      	ldr	r3, [pc, #76]	; (1e6c <lfclk_spinwait+0xdc>)
    1e1e:	2200      	movs	r2, #0
    1e20:	601a      	str	r2, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1e22:	681b      	ldr	r3, [r3, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    1e24:	2301      	movs	r3, #1
    1e26:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1e2a:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1e2e:	4a10      	ldr	r2, [pc, #64]	; (1e70 <lfclk_spinwait+0xe0>)
    1e30:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1e34:	4a0f      	ldr	r2, [pc, #60]	; (1e74 <lfclk_spinwait+0xe4>)
    1e36:	6013      	str	r3, [r2, #0]
}
    1e38:	e7d1      	b.n	1dde <lfclk_spinwait+0x4e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1e3a:	2301      	movs	r3, #1
    1e3c:	e7be      	b.n	1dbc <lfclk_spinwait+0x2c>
	int key = isr_mode ? irq_lock() : 0;
    1e3e:	2600      	movs	r6, #0
    1e40:	e7c7      	b.n	1dd2 <lfclk_spinwait+0x42>
	return z_impl_k_sleep(timeout);
    1e42:	2021      	movs	r0, #33	; 0x21
    1e44:	2100      	movs	r1, #0
    1e46:	f002 fcfd 	bl	4844 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1e4a:	e7dd      	b.n	1e08 <lfclk_spinwait+0x78>
                return true;
    1e4c:	2201      	movs	r2, #1
    1e4e:	e7d2      	b.n	1df6 <lfclk_spinwait+0x66>
	if (isr_mode) {
    1e50:	b124      	cbz	r4, 1e5c <lfclk_spinwait+0xcc>
	__asm__ volatile(
    1e52:	f386 8811 	msr	BASEPRI, r6
    1e56:	f3bf 8f6f 	isb	sy
}
    1e5a:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENSET = mask;
    1e5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1e60:	2202      	movs	r2, #2
    1e62:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1e66:	e7f8      	b.n	1e5a <lfclk_spinwait+0xca>
    1e68:	20000fd1 	.word	0x20000fd1
    1e6c:	40000104 	.word	0x40000104
    1e70:	e000e100 	.word	0xe000e100
    1e74:	40000008 	.word	0x40000008

00001e78 <z_nrf_clock_control_lf_on>:
{
    1e78:	b510      	push	{r4, lr}
    1e7a:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1e7c:	4b10      	ldr	r3, [pc, #64]	; (1ec0 <z_nrf_clock_control_lf_on+0x48>)
    1e7e:	2101      	movs	r1, #1
    1e80:	f3bf 8f5b 	dmb	ish
    1e84:	e853 2f00 	ldrex	r2, [r3]
    1e88:	e843 1000 	strex	r0, r1, [r3]
    1e8c:	2800      	cmp	r0, #0
    1e8e:	d1f9      	bne.n	1e84 <z_nrf_clock_control_lf_on+0xc>
    1e90:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    1e94:	b11a      	cbz	r2, 1e9e <z_nrf_clock_control_lf_on+0x26>
	switch (start_mode) {
    1e96:	1e63      	subs	r3, r4, #1
    1e98:	2b01      	cmp	r3, #1
    1e9a:	d90c      	bls.n	1eb6 <z_nrf_clock_control_lf_on+0x3e>
}
    1e9c:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    1e9e:	4809      	ldr	r0, [pc, #36]	; (1ec4 <z_nrf_clock_control_lf_on+0x4c>)
    1ea0:	f003 fc4a 	bl	5738 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1ea4:	4908      	ldr	r1, [pc, #32]	; (1ec8 <z_nrf_clock_control_lf_on+0x50>)
    1ea6:	2300      	movs	r3, #0
    1ea8:	604b      	str	r3, [r1, #4]
    1eaa:	60cb      	str	r3, [r1, #12]
    1eac:	2301      	movs	r3, #1
    1eae:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    1eb0:	f003 f9f0 	bl	5294 <onoff_request>
    1eb4:	e7ef      	b.n	1e96 <z_nrf_clock_control_lf_on+0x1e>
		lfclk_spinwait(start_mode);
    1eb6:	4620      	mov	r0, r4
    1eb8:	f7ff ff6a 	bl	1d90 <lfclk_spinwait>
		break;
    1ebc:	e7ee      	b.n	1e9c <z_nrf_clock_control_lf_on+0x24>
    1ebe:	bf00      	nop
    1ec0:	20000a90 	.word	0x20000a90
    1ec4:	0000637c 	.word	0x0000637c
    1ec8:	20000a2c 	.word	0x20000a2c

00001ecc <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    1ecc:	b510      	push	{r4, lr}
    1ece:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    1ed0:	280a      	cmp	r0, #10
    1ed2:	d007      	beq.n	1ee4 <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    1ed4:	4b07      	ldr	r3, [pc, #28]	; (1ef4 <console_out+0x28>)
    1ed6:	6818      	ldr	r0, [r3, #0]
    1ed8:	b2e1      	uxtb	r1, r4
				      unsigned char out_char);

static inline void z_impl_uart_poll_out(const struct device *dev,
						unsigned char out_char)
{
	const struct uart_driver_api *api =
    1eda:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1edc:	685b      	ldr	r3, [r3, #4]
    1ede:	4798      	blx	r3

	return c;
}
    1ee0:	4620      	mov	r0, r4
    1ee2:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
    1ee4:	4b03      	ldr	r3, [pc, #12]	; (1ef4 <console_out+0x28>)
    1ee6:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    1ee8:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    1eea:	685b      	ldr	r3, [r3, #4]
    1eec:	210d      	movs	r1, #13
    1eee:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    1ef0:	e7f0      	b.n	1ed4 <console_out+0x8>
    1ef2:	bf00      	nop
    1ef4:	20000a94 	.word	0x20000a94

00001ef8 <uart_console_hook_install>:
 *
 * @return N/A
 */

static void uart_console_hook_install(void)
{
    1ef8:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
    1efa:	4c04      	ldr	r4, [pc, #16]	; (1f0c <uart_console_hook_install+0x14>)
    1efc:	4620      	mov	r0, r4
    1efe:	f7ff fdf7 	bl	1af0 <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
    1f02:	4620      	mov	r0, r4
    1f04:	f7fe fa90 	bl	428 <__printk_hook_install>
#endif
}
    1f08:	bd10      	pop	{r4, pc}
    1f0a:	bf00      	nop
    1f0c:	00001ecd 	.word	0x00001ecd

00001f10 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1f10:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    1f12:	4806      	ldr	r0, [pc, #24]	; (1f2c <uart_console_init+0x1c>)
    1f14:	4b06      	ldr	r3, [pc, #24]	; (1f30 <uart_console_init+0x20>)
    1f16:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    1f18:	f003 ffba 	bl	5e90 <z_device_ready>
    1f1c:	b118      	cbz	r0, 1f26 <uart_console_init+0x16>
	if (!device_is_ready(uart_console_dev)) {
		return -ENODEV;
	}

	uart_console_hook_install();
    1f1e:	f7ff ffeb 	bl	1ef8 <uart_console_hook_install>

	return 0;
    1f22:	2000      	movs	r0, #0
}
    1f24:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1f26:	f06f 0012 	mvn.w	r0, #18
    1f2a:	e7fb      	b.n	1f24 <uart_console_init+0x14>
    1f2c:	000063dc 	.word	0x000063dc
    1f30:	20000a94 	.word	0x20000a94

00001f34 <get_drive>:

static int get_drive(gpio_flags_t flags, nrf_gpio_pin_drive_t *drive)
{
	int err = 0;

	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1f34:	4b1f      	ldr	r3, [pc, #124]	; (1fb4 <get_drive+0x80>)
    1f36:	4003      	ands	r3, r0
    1f38:	4a1f      	ldr	r2, [pc, #124]	; (1fb8 <get_drive+0x84>)
    1f3a:	4293      	cmp	r3, r2
    1f3c:	d032      	beq.n	1fa4 <get_drive+0x70>
    1f3e:	d816      	bhi.n	1f6e <get_drive+0x3a>
    1f40:	2b06      	cmp	r3, #6
    1f42:	d02b      	beq.n	1f9c <get_drive+0x68>
    1f44:	d906      	bls.n	1f54 <get_drive+0x20>
    1f46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    1f4a:	d10d      	bne.n	1f68 <get_drive+0x34>
	case GPIO_DS_DFLT_LOW | GPIO_OPEN_DRAIN:
		*drive = NRF_GPIO_PIN_S0D1;
		break;

	case GPIO_DS_ALT_LOW | GPIO_DS_DFLT_HIGH:
		*drive = NRF_GPIO_PIN_H0S1;
    1f4c:	2301      	movs	r3, #1
    1f4e:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1f50:	2000      	movs	r0, #0
		break;
    1f52:	4770      	bx	lr
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1f54:	b1fb      	cbz	r3, 1f96 <get_drive+0x62>
    1f56:	2b02      	cmp	r3, #2
    1f58:	d103      	bne.n	1f62 <get_drive+0x2e>
	case GPIO_DS_ALT_LOW | GPIO_OPEN_DRAIN:
		*drive = NRF_GPIO_PIN_H0D1;
		break;

	case GPIO_DS_DFLT_HIGH | GPIO_OPEN_SOURCE:
		*drive = NRF_GPIO_PIN_D0S1;
    1f5a:	2304      	movs	r3, #4
    1f5c:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1f5e:	2000      	movs	r0, #0
		break;
    1f60:	4770      	bx	lr
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1f62:	f06f 0015 	mvn.w	r0, #21
    1f66:	4770      	bx	lr
    1f68:	f06f 0015 	mvn.w	r0, #21
    1f6c:	4770      	bx	lr
    1f6e:	4a13      	ldr	r2, [pc, #76]	; (1fbc <get_drive+0x88>)
    1f70:	4293      	cmp	r3, r2
    1f72:	d01b      	beq.n	1fac <get_drive+0x78>
    1f74:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    1f78:	d103      	bne.n	1f82 <get_drive+0x4e>
		*drive = NRF_GPIO_PIN_H0H1;
    1f7a:	2303      	movs	r3, #3
    1f7c:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1f7e:	2000      	movs	r0, #0
		break;
    1f80:	4770      	bx	lr
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1f82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    1f86:	d103      	bne.n	1f90 <get_drive+0x5c>
		*drive = NRF_GPIO_PIN_S0H1;
    1f88:	2302      	movs	r3, #2
    1f8a:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1f8c:	2000      	movs	r0, #0
		break;
    1f8e:	4770      	bx	lr
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1f90:	f06f 0015 	mvn.w	r0, #21
    1f94:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0S1;
    1f96:	2000      	movs	r0, #0
    1f98:	7008      	strb	r0, [r1, #0]
		break;
    1f9a:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0D1;
    1f9c:	2306      	movs	r3, #6
    1f9e:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1fa0:	2000      	movs	r0, #0
		break;
    1fa2:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_H0D1;
    1fa4:	2307      	movs	r3, #7
    1fa6:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1fa8:	2000      	movs	r0, #0
		break;
    1faa:	4770      	bx	lr
	case GPIO_DS_ALT_HIGH | GPIO_OPEN_SOURCE:
		*drive = NRF_GPIO_PIN_D0H1;
    1fac:	2305      	movs	r3, #5
    1fae:	700b      	strb	r3, [r1, #0]
	int err = 0;
    1fb0:	2000      	movs	r0, #0
		err = -EINVAL;
		break;
	}

	return err;
}
    1fb2:	4770      	bx	lr
    1fb4:	00f00006 	.word	0x00f00006
    1fb8:	00100006 	.word	0x00100006
    1fbc:	00400002 	.word	0x00400002

00001fc0 <get_dev>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1fc0:	b128      	cbz	r0, 1fce <get_dev+0xe>
    1fc2:	2801      	cmp	r0, #1
    1fc4:	d101      	bne.n	1fca <get_dev+0xa>
    1fc6:	4803      	ldr	r0, [pc, #12]	; (1fd4 <get_dev+0x14>)
	#undef GPIO_NRF_GET_DEV

	return dev;
}
    1fc8:	4770      	bx	lr
	const struct device *dev = NULL;
    1fca:	2000      	movs	r0, #0
    1fcc:	4770      	bx	lr
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1fce:	4802      	ldr	r0, [pc, #8]	; (1fd8 <get_dev+0x18>)
    1fd0:	4770      	bx	lr
    1fd2:	bf00      	nop
    1fd4:	00006394 	.word	0x00006394
    1fd8:	000063ac 	.word	0x000063ac

00001fdc <gpio_nrfx_pin_interrupt_configure>:
{
    1fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fde:	b085      	sub	sp, #20
    1fe0:	460e      	mov	r6, r1
    1fe2:	4619      	mov	r1, r3
	return port->config;
    1fe4:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1fe6:	7b1b      	ldrb	r3, [r3, #12]
    1fe8:	f006 051f 	and.w	r5, r6, #31
    1fec:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    1ff0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    1ff4:	d022      	beq.n	203c <gpio_nrfx_pin_interrupt_configure+0x60>
    1ff6:	4607      	mov	r7, r0
    1ff8:	4614      	mov	r4, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1ffa:	2300      	movs	r3, #0
    1ffc:	9302      	str	r3, [sp, #8]
    1ffe:	9303      	str	r3, [sp, #12]
		.trigger = get_trigger(mode, trig),
    2000:	4610      	mov	r0, r2
    2002:	f003 fc97 	bl	5934 <get_trigger>
	nrfx_gpiote_trigger_config_t trigger_config = {
    2006:	f88d 0008 	strb.w	r0, [sp, #8]
	return port->config;
    200a:	687b      	ldr	r3, [r7, #4]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    200c:	6899      	ldr	r1, [r3, #8]
    200e:	40f1      	lsrs	r1, r6
    2010:	f011 0f01 	tst.w	r1, #1
    2014:	d102      	bne.n	201c <gpio_nrfx_pin_interrupt_configure+0x40>
    2016:	f5b4 3fa0 	cmp.w	r4, #81920	; 0x14000
    201a:	d014      	beq.n	2046 <gpio_nrfx_pin_interrupt_configure+0x6a>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    201c:	2300      	movs	r3, #0
    201e:	aa02      	add	r2, sp, #8
    2020:	4619      	mov	r1, r3
    2022:	4628      	mov	r0, r5
    2024:	f001 f9f8 	bl	3418 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2028:	4b1b      	ldr	r3, [pc, #108]	; (2098 <gpio_nrfx_pin_interrupt_configure+0xbc>)
    202a:	4298      	cmp	r0, r3
    202c:	d131      	bne.n	2092 <gpio_nrfx_pin_interrupt_configure+0xb6>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    202e:	2101      	movs	r1, #1
    2030:	4628      	mov	r0, r5
    2032:	f001 fbc9 	bl	37c8 <nrfx_gpiote_trigger_enable>
	return 0;
    2036:	2000      	movs	r0, #0
}
    2038:	b005      	add	sp, #20
    203a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrfx_gpiote_trigger_disable(abs_pin);
    203c:	4628      	mov	r0, r5
    203e:	f001 fc27 	bl	3890 <nrfx_gpiote_trigger_disable>
		return 0;
    2042:	2000      	movs	r0, #0
    2044:	e7f8      	b.n	2038 <gpio_nrfx_pin_interrupt_configure+0x5c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    2046:	f005 031f 	and.w	r3, r5, #31

    return pin_number >> 5;
    204a:	096a      	lsrs	r2, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    204c:	2a01      	cmp	r2, #1
    204e:	d014      	beq.n	207a <gpio_nrfx_pin_interrupt_configure+0x9e>
        case 0: return NRF_P0;
    2050:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2054:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    2058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    205c:	f013 0f01 	tst.w	r3, #1
    2060:	d1dc      	bne.n	201c <gpio_nrfx_pin_interrupt_configure+0x40>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    2062:	f10d 0107 	add.w	r1, sp, #7
    2066:	4628      	mov	r0, r5
    2068:	f001 fb52 	bl	3710 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    206c:	4b0b      	ldr	r3, [pc, #44]	; (209c <gpio_nrfx_pin_interrupt_configure+0xc0>)
    206e:	4298      	cmp	r0, r3
    2070:	d005      	beq.n	207e <gpio_nrfx_pin_interrupt_configure+0xa2>
		trigger_config.p_in_channel = &ch;
    2072:	f10d 0307 	add.w	r3, sp, #7
    2076:	9303      	str	r3, [sp, #12]
    2078:	e7d0      	b.n	201c <gpio_nrfx_pin_interrupt_configure+0x40>
        case 1: return NRF_P1;
    207a:	4a09      	ldr	r2, [pc, #36]	; (20a0 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    207c:	e7ea      	b.n	2054 <gpio_nrfx_pin_interrupt_configure+0x78>
			err = nrfx_gpiote_channel_alloc(&ch);
    207e:	f10d 0007 	add.w	r0, sp, #7
    2082:	f001 fb99 	bl	37b8 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    2086:	4b04      	ldr	r3, [pc, #16]	; (2098 <gpio_nrfx_pin_interrupt_configure+0xbc>)
    2088:	4298      	cmp	r0, r3
    208a:	d0f2      	beq.n	2072 <gpio_nrfx_pin_interrupt_configure+0x96>
				return -ENOMEM;
    208c:	f06f 000b 	mvn.w	r0, #11
    2090:	e7d2      	b.n	2038 <gpio_nrfx_pin_interrupt_configure+0x5c>
		return -EIO;
    2092:	f06f 0004 	mvn.w	r0, #4
    2096:	e7cf      	b.n	2038 <gpio_nrfx_pin_interrupt_configure+0x5c>
    2098:	0bad0000 	.word	0x0bad0000
    209c:	0bad0004 	.word	0x0bad0004
    20a0:	50000300 	.word	0x50000300

000020a4 <pin_uninit>:
{
    20a4:	b530      	push	{r4, r5, lr}
    20a6:	b083      	sub	sp, #12
    20a8:	4604      	mov	r4, r0
	err = nrfx_gpiote_channel_get(pin, &ch);
    20aa:	f10d 0107 	add.w	r1, sp, #7
    20ae:	f001 fb2f 	bl	3710 <nrfx_gpiote_channel_get>
    20b2:	4605      	mov	r5, r0
	err = nrfx_gpiote_pin_uninit(pin);
    20b4:	4620      	mov	r0, r4
    20b6:	f001 fc1b 	bl	38f0 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    20ba:	4b0b      	ldr	r3, [pc, #44]	; (20e8 <pin_uninit+0x44>)
    20bc:	4298      	cmp	r0, r3
    20be:	d10f      	bne.n	20e0 <pin_uninit+0x3c>
	if (free_ch) {
    20c0:	429d      	cmp	r5, r3
    20c2:	d005      	beq.n	20d0 <pin_uninit+0x2c>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    20c4:	4b08      	ldr	r3, [pc, #32]	; (20e8 <pin_uninit+0x44>)
    20c6:	4298      	cmp	r0, r3
    20c8:	d107      	bne.n	20da <pin_uninit+0x36>
    20ca:	2000      	movs	r0, #0
}
    20cc:	b003      	add	sp, #12
    20ce:	bd30      	pop	{r4, r5, pc}
		err = nrfx_gpiote_channel_free(ch);
    20d0:	f89d 0007 	ldrb.w	r0, [sp, #7]
    20d4:	f001 fb68 	bl	37a8 <nrfx_gpiote_channel_free>
    20d8:	e7f4      	b.n	20c4 <pin_uninit+0x20>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    20da:	f06f 0004 	mvn.w	r0, #4
    20de:	e7f5      	b.n	20cc <pin_uninit+0x28>
		return -EIO;
    20e0:	f06f 0004 	mvn.w	r0, #4
    20e4:	e7f2      	b.n	20cc <pin_uninit+0x28>
    20e6:	bf00      	nop
    20e8:	0bad0000 	.word	0x0bad0000

000020ec <gpio_nrfx_pin_configure>:
{
    20ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    20f0:	b087      	sub	sp, #28
	return port->config;
    20f2:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    20f6:	f898 300c 	ldrb.w	r3, [r8, #12]
    20fa:	f001 051f 	and.w	r5, r1, #31
    20fe:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    2102:	2a00      	cmp	r2, #0
    2104:	d044      	beq.n	2190 <gpio_nrfx_pin_configure+0xa4>
    2106:	460c      	mov	r4, r1
    2108:	4617      	mov	r7, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    210a:	2600      	movs	r6, #0
    210c:	9603      	str	r6, [sp, #12]
    210e:	9604      	str	r6, [sp, #16]
	err = nrfx_gpiote_channel_get(pin, &ch);
    2110:	f10d 0117 	add.w	r1, sp, #23
    2114:	4620      	mov	r0, r4
    2116:	f001 fafb 	bl	3710 <nrfx_gpiote_channel_get>
    211a:	4681      	mov	r9, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    211c:	4633      	mov	r3, r6
    211e:	aa03      	add	r2, sp, #12
    2120:	4631      	mov	r1, r6
    2122:	4628      	mov	r0, r5
    2124:	f001 f978 	bl	3418 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2128:	4b30      	ldr	r3, [pc, #192]	; (21ec <gpio_nrfx_pin_configure+0x100>)
    212a:	4298      	cmp	r0, r3
    212c:	d15b      	bne.n	21e6 <gpio_nrfx_pin_configure+0xfa>
	if (free_ch) {
    212e:	4599      	cmp	r9, r3
    2130:	d036      	beq.n	21a0 <gpio_nrfx_pin_configure+0xb4>
	if (flags & GPIO_OUTPUT) {
    2132:	f417 7f00 	tst.w	r7, #512	; 0x200
    2136:	d043      	beq.n	21c0 <gpio_nrfx_pin_configure+0xd4>
		int rv = get_drive(flags, &drive);
    2138:	f10d 0103 	add.w	r1, sp, #3
    213c:	4638      	mov	r0, r7
    213e:	f7ff fef9 	bl	1f34 <get_drive>
		if (rv != 0) {
    2142:	4606      	mov	r6, r0
    2144:	bb40      	cbnz	r0, 2198 <gpio_nrfx_pin_configure+0xac>
		nrfx_gpiote_output_config_t output_config = {
    2146:	f89d 3003 	ldrb.w	r3, [sp, #3]
    214a:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    214e:	f417 7f80 	tst.w	r7, #256	; 0x100
    2152:	bf0c      	ite	eq
    2154:	2301      	moveq	r3, #1
    2156:	2300      	movne	r3, #0
		nrfx_gpiote_output_config_t output_config = {
    2158:	f88d 3005 	strb.w	r3, [sp, #5]
			.pull = get_pull(flags)
    215c:	4638      	mov	r0, r7
    215e:	f003 fbb6 	bl	58ce <get_pull>
		nrfx_gpiote_output_config_t output_config = {
    2162:	f88d 0006 	strb.w	r0, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2166:	f417 6f00 	tst.w	r7, #2048	; 0x800
    216a:	d01e      	beq.n	21aa <gpio_nrfx_pin_configure+0xbe>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    216c:	f8d8 3004 	ldr.w	r3, [r8, #4]
    2170:	2101      	movs	r1, #1
    2172:	fa01 f404 	lsl.w	r4, r1, r4
    p_reg->OUTSET = set_mask;
    2176:	f8c3 4508 	str.w	r4, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    217a:	2200      	movs	r2, #0
    217c:	a901      	add	r1, sp, #4
    217e:	4628      	mov	r0, r5
    2180:	f001 fa00 	bl	3584 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2184:	4b19      	ldr	r3, [pc, #100]	; (21ec <gpio_nrfx_pin_configure+0x100>)
    2186:	4298      	cmp	r0, r3
    2188:	d006      	beq.n	2198 <gpio_nrfx_pin_configure+0xac>
    218a:	f06f 0615 	mvn.w	r6, #21
    218e:	e003      	b.n	2198 <gpio_nrfx_pin_configure+0xac>
		return pin_uninit(abs_pin);
    2190:	4628      	mov	r0, r5
    2192:	f7ff ff87 	bl	20a4 <pin_uninit>
    2196:	4606      	mov	r6, r0
}
    2198:	4630      	mov	r0, r6
    219a:	b007      	add	sp, #28
    219c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = nrfx_gpiote_channel_free(ch);
    21a0:	f89d 0017 	ldrb.w	r0, [sp, #23]
    21a4:	f001 fb00 	bl	37a8 <nrfx_gpiote_channel_free>
    21a8:	e7c3      	b.n	2132 <gpio_nrfx_pin_configure+0x46>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    21aa:	f417 6f80 	tst.w	r7, #1024	; 0x400
    21ae:	d0e4      	beq.n	217a <gpio_nrfx_pin_configure+0x8e>
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    21b0:	f8d8 2004 	ldr.w	r2, [r8, #4]
    21b4:	2301      	movs	r3, #1
    21b6:	fa03 f404 	lsl.w	r4, r3, r4
    p_reg->OUTCLR = clr_mask;
    21ba:	f8c2 450c 	str.w	r4, [r2, #1292]	; 0x50c
}
    21be:	e7dc      	b.n	217a <gpio_nrfx_pin_configure+0x8e>
		.pull = get_pull(flags)
    21c0:	4638      	mov	r0, r7
    21c2:	f003 fb84 	bl	58ce <get_pull>
	nrfx_gpiote_input_config_t input_config = {
    21c6:	f88d 0008 	strb.w	r0, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    21ca:	2300      	movs	r3, #0
    21cc:	461a      	mov	r2, r3
    21ce:	a902      	add	r1, sp, #8
    21d0:	4628      	mov	r0, r5
    21d2:	f001 f921 	bl	3418 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    21d6:	4b05      	ldr	r3, [pc, #20]	; (21ec <gpio_nrfx_pin_configure+0x100>)
    21d8:	4298      	cmp	r0, r3
    21da:	d101      	bne.n	21e0 <gpio_nrfx_pin_configure+0xf4>
    21dc:	2600      	movs	r6, #0
    21de:	e7db      	b.n	2198 <gpio_nrfx_pin_configure+0xac>
    21e0:	f06f 0615 	mvn.w	r6, #21
    21e4:	e7d8      	b.n	2198 <gpio_nrfx_pin_configure+0xac>
		return -EINVAL;
    21e6:	f06f 0615 	mvn.w	r6, #21
    21ea:	e7d5      	b.n	2198 <gpio_nrfx_pin_configure+0xac>
    21ec:	0bad0000 	.word	0x0bad0000

000021f0 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    21f0:	b508      	push	{r3, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    21f2:	f001 facf 	bl	3794 <nrfx_gpiote_is_init>
    21f6:	b108      	cbz	r0, 21fc <gpio_nrfx_init+0xc>
		return 0;
    21f8:	2000      	movs	r0, #0

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    21fa:	bd08      	pop	{r3, pc}
	err = nrfx_gpiote_init(0/*not used*/);
    21fc:	f001 faa0 	bl	3740 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    2200:	4b08      	ldr	r3, [pc, #32]	; (2224 <gpio_nrfx_init+0x34>)
    2202:	4298      	cmp	r0, r3
    2204:	d10a      	bne.n	221c <gpio_nrfx_init+0x2c>
	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    2206:	2100      	movs	r1, #0
    2208:	4807      	ldr	r0, [pc, #28]	; (2228 <gpio_nrfx_init+0x38>)
    220a:	f001 fa7b 	bl	3704 <nrfx_gpiote_global_callback_set>
	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    220e:	2200      	movs	r2, #0
    2210:	2105      	movs	r1, #5
    2212:	2006      	movs	r0, #6
    2214:	f7ff f910 	bl	1438 <z_arm_irq_priority_set>
	return 0;
    2218:	2000      	movs	r0, #0
    221a:	e7ee      	b.n	21fa <gpio_nrfx_init+0xa>
		return -EIO;
    221c:	f06f 0004 	mvn.w	r0, #4
    2220:	e7eb      	b.n	21fa <gpio_nrfx_init+0xa>
    2222:	bf00      	nop
    2224:	0bad0000 	.word	0x0bad0000
    2228:	000059c5 	.word	0x000059c5

0000222c <uarte_nrfx_pins_configure>:
	return config->uarte_regs;
}

#ifndef CONFIG_PINCTRL
static void uarte_nrfx_pins_configure(const struct device *dev, bool sleep)
{
    222c:	b410      	push	{r4}
	return dev->config;
    222e:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	if (!sleep) {
    2230:	2900      	cmp	r1, #0
    2232:	d17e      	bne.n	2332 <uarte_nrfx_pins_configure+0x106>
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2234:	68da      	ldr	r2, [r3, #12]
    2236:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
    223a:	d017      	beq.n	226c <uarte_nrfx_pins_configure+0x40>
    *p_pin = pin_number & 0x1F;
    223c:	f002 011f 	and.w	r1, r2, #31
    return pin_number >> 5;
    2240:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2242:	2a01      	cmp	r2, #1
    2244:	d065      	beq.n	2312 <uarte_nrfx_pins_configure+0xe6>
        case 0: return NRF_P0;
    2246:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    224a:	2201      	movs	r2, #1
    224c:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    224e:	f8c0 2508 	str.w	r2, [r0, #1288]	; 0x508
			nrf_gpio_pin_write(cfg->tx_pin, 1);
			nrf_gpio_cfg_output(cfg->tx_pin);
    2252:	68da      	ldr	r2, [r3, #12]
    *p_pin = pin_number & 0x1F;
    2254:	f002 011f 	and.w	r1, r2, #31
    return pin_number >> 5;
    2258:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    225a:	2a01      	cmp	r2, #1
    225c:	d05b      	beq.n	2316 <uarte_nrfx_pins_configure+0xea>
        case 0: return NRF_P0;
    225e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    2262:	f501 72e0 	add.w	r2, r1, #448	; 0x1c0
    2266:	2103      	movs	r1, #3
    2268:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
		}

		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    226c:	691a      	ldr	r2, [r3, #16]
    226e:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
    2272:	d00f      	beq.n	2294 <uarte_nrfx_pins_configure+0x68>
			nrf_gpio_cfg_input(cfg->rx_pin,
					   (cfg->rx_pull_up ?
    2274:	7f19      	ldrb	r1, [r3, #28]
			nrf_gpio_cfg_input(cfg->rx_pin,
    2276:	2900      	cmp	r1, #0
    2278:	d04f      	beq.n	231a <uarte_nrfx_pins_configure+0xee>
    227a:	2003      	movs	r0, #3
    *p_pin = pin_number & 0x1F;
    227c:	f002 011f 	and.w	r1, r2, #31
    return pin_number >> 5;
    2280:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2282:	2a01      	cmp	r2, #1
    2284:	d04b      	beq.n	231e <uarte_nrfx_pins_configure+0xf2>
        case 0: return NRF_P0;
    2286:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    228a:	0080      	lsls	r0, r0, #2
    reg->PIN_CNF[pin_number] = cnf;
    228c:	f501 72e0 	add.w	r2, r1, #448	; 0x1c0
    2290:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
					    NRF_GPIO_PIN_PULLUP :
					    NRF_GPIO_PIN_NOPULL));
		}

		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2294:	695a      	ldr	r2, [r3, #20]
    2296:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
    229a:	d017      	beq.n	22cc <uarte_nrfx_pins_configure+0xa0>
    *p_pin = pin_number & 0x1F;
    229c:	f002 011f 	and.w	r1, r2, #31
    return pin_number >> 5;
    22a0:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    22a2:	2a01      	cmp	r2, #1
    22a4:	d03d      	beq.n	2322 <uarte_nrfx_pins_configure+0xf6>
        case 0: return NRF_P0;
    22a6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    22aa:	2201      	movs	r2, #1
    22ac:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    22ae:	f8c0 2508 	str.w	r2, [r0, #1288]	; 0x508
			nrf_gpio_pin_write(cfg->rts_pin, 1);
			nrf_gpio_cfg_output(cfg->rts_pin);
    22b2:	695a      	ldr	r2, [r3, #20]
    *p_pin = pin_number & 0x1F;
    22b4:	f002 011f 	and.w	r1, r2, #31
    return pin_number >> 5;
    22b8:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    22ba:	2a01      	cmp	r2, #1
    22bc:	d033      	beq.n	2326 <uarte_nrfx_pins_configure+0xfa>
        case 0: return NRF_P0;
    22be:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    22c2:	f501 72e0 	add.w	r2, r1, #448	; 0x1c0
    22c6:	2103      	movs	r1, #3
    22c8:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
		}

		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    22cc:	699a      	ldr	r2, [r3, #24]
    22ce:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
    22d2:	d00e      	beq.n	22f2 <uarte_nrfx_pins_configure+0xc6>
			nrf_gpio_cfg_input(cfg->cts_pin,
					   (cfg->cts_pull_up ?
    22d4:	7f59      	ldrb	r1, [r3, #29]
			nrf_gpio_cfg_input(cfg->cts_pin,
    22d6:	b341      	cbz	r1, 232a <uarte_nrfx_pins_configure+0xfe>
    22d8:	2003      	movs	r0, #3
    *p_pin = pin_number & 0x1F;
    22da:	f002 011f 	and.w	r1, r2, #31
    return pin_number >> 5;
    22de:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    22e0:	2a01      	cmp	r2, #1
    22e2:	d024      	beq.n	232e <uarte_nrfx_pins_configure+0x102>
        case 0: return NRF_P0;
    22e4:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    22e8:	0080      	lsls	r0, r0, #2
    reg->PIN_CNF[pin_number] = cnf;
    22ea:	f501 72e0 	add.w	r2, r1, #448	; 0x1c0
    22ee:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
			nrf_gpio_cfg_default(cfg->cts_pin);
		}
	}

	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    22f2:	681a      	ldr	r2, [r3, #0]
    22f4:	68d8      	ldr	r0, [r3, #12]
    22f6:	6919      	ldr	r1, [r3, #16]

NRF_STATIC_INLINE void nrf_uarte_txrx_pins_set(NRF_UARTE_Type * p_reg,
                                               uint32_t         pseltxd,
                                               uint32_t         pselrxd)
{
    p_reg->PSEL.TXD = pseltxd;
    22f8:	f8c2 050c 	str.w	r0, [r2, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    22fc:	f8c2 1514 	str.w	r1, [r2, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    2300:	681a      	ldr	r2, [r3, #0]
    2302:	6959      	ldr	r1, [r3, #20]
    2304:	699b      	ldr	r3, [r3, #24]

NRF_STATIC_INLINE void nrf_uarte_hwfc_pins_set(NRF_UARTE_Type * p_reg,
                                               uint32_t         pselrts,
                                               uint32_t         pselcts)
{
    p_reg->PSEL.RTS = pselrts;
    2306:	f8c2 1508 	str.w	r1, [r2, #1288]	; 0x508
    p_reg->PSEL.CTS = pselcts;
    230a:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
}
    230e:	bc10      	pop	{r4}
    2310:	4770      	bx	lr
        case 1: return NRF_P1;
    2312:	482c      	ldr	r0, [pc, #176]	; (23c4 <uarte_nrfx_pins_configure+0x198>)
    2314:	e799      	b.n	224a <uarte_nrfx_pins_configure+0x1e>
    2316:	482b      	ldr	r0, [pc, #172]	; (23c4 <uarte_nrfx_pins_configure+0x198>)
    2318:	e7a3      	b.n	2262 <uarte_nrfx_pins_configure+0x36>
			nrf_gpio_cfg_input(cfg->rx_pin,
    231a:	2000      	movs	r0, #0
    231c:	e7ae      	b.n	227c <uarte_nrfx_pins_configure+0x50>
    231e:	4c29      	ldr	r4, [pc, #164]	; (23c4 <uarte_nrfx_pins_configure+0x198>)
    2320:	e7b3      	b.n	228a <uarte_nrfx_pins_configure+0x5e>
    2322:	4828      	ldr	r0, [pc, #160]	; (23c4 <uarte_nrfx_pins_configure+0x198>)
    2324:	e7c1      	b.n	22aa <uarte_nrfx_pins_configure+0x7e>
    2326:	4827      	ldr	r0, [pc, #156]	; (23c4 <uarte_nrfx_pins_configure+0x198>)
    2328:	e7cb      	b.n	22c2 <uarte_nrfx_pins_configure+0x96>
			nrf_gpio_cfg_input(cfg->cts_pin,
    232a:	2000      	movs	r0, #0
    232c:	e7d5      	b.n	22da <uarte_nrfx_pins_configure+0xae>
    232e:	4c25      	ldr	r4, [pc, #148]	; (23c4 <uarte_nrfx_pins_configure+0x198>)
    2330:	e7da      	b.n	22e8 <uarte_nrfx_pins_configure+0xbc>
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2332:	68da      	ldr	r2, [r3, #12]
    2334:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
    2338:	d00b      	beq.n	2352 <uarte_nrfx_pins_configure+0x126>
    *p_pin = pin_number & 0x1F;
    233a:	f002 011f 	and.w	r1, r2, #31
    return pin_number >> 5;
    233e:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2340:	2a01      	cmp	r2, #1
    2342:	d037      	beq.n	23b4 <uarte_nrfx_pins_configure+0x188>
        case 0: return NRF_P0;
    2344:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    2348:	f501 72e0 	add.w	r2, r1, #448	; 0x1c0
    234c:	2102      	movs	r1, #2
    234e:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2352:	691a      	ldr	r2, [r3, #16]
    2354:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
    2358:	d00b      	beq.n	2372 <uarte_nrfx_pins_configure+0x146>
    *p_pin = pin_number & 0x1F;
    235a:	f002 011f 	and.w	r1, r2, #31
    return pin_number >> 5;
    235e:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2360:	2a01      	cmp	r2, #1
    2362:	d029      	beq.n	23b8 <uarte_nrfx_pins_configure+0x18c>
        case 0: return NRF_P0;
    2364:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    2368:	f501 72e0 	add.w	r2, r1, #448	; 0x1c0
    236c:	2102      	movs	r1, #2
    236e:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2372:	695a      	ldr	r2, [r3, #20]
    2374:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
    2378:	d00b      	beq.n	2392 <uarte_nrfx_pins_configure+0x166>
    *p_pin = pin_number & 0x1F;
    237a:	f002 011f 	and.w	r1, r2, #31
    return pin_number >> 5;
    237e:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2380:	2a01      	cmp	r2, #1
    2382:	d01b      	beq.n	23bc <uarte_nrfx_pins_configure+0x190>
        case 0: return NRF_P0;
    2384:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    2388:	f501 72e0 	add.w	r2, r1, #448	; 0x1c0
    238c:	2102      	movs	r1, #2
    238e:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2392:	699a      	ldr	r2, [r3, #24]
    2394:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
    2398:	d0ab      	beq.n	22f2 <uarte_nrfx_pins_configure+0xc6>
    *p_pin = pin_number & 0x1F;
    239a:	f002 011f 	and.w	r1, r2, #31
    return pin_number >> 5;
    239e:	0952      	lsrs	r2, r2, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    23a0:	2a01      	cmp	r2, #1
    23a2:	d00d      	beq.n	23c0 <uarte_nrfx_pins_configure+0x194>
        case 0: return NRF_P0;
    23a4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    23a8:	f501 72e0 	add.w	r2, r1, #448	; 0x1c0
    23ac:	2102      	movs	r1, #2
    23ae:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
}
    23b2:	e79e      	b.n	22f2 <uarte_nrfx_pins_configure+0xc6>
        case 1: return NRF_P1;
    23b4:	4803      	ldr	r0, [pc, #12]	; (23c4 <uarte_nrfx_pins_configure+0x198>)
    23b6:	e7c7      	b.n	2348 <uarte_nrfx_pins_configure+0x11c>
    23b8:	4802      	ldr	r0, [pc, #8]	; (23c4 <uarte_nrfx_pins_configure+0x198>)
    23ba:	e7d5      	b.n	2368 <uarte_nrfx_pins_configure+0x13c>
    23bc:	4801      	ldr	r0, [pc, #4]	; (23c4 <uarte_nrfx_pins_configure+0x198>)
    23be:	e7e3      	b.n	2388 <uarte_nrfx_pins_configure+0x15c>
    23c0:	4800      	ldr	r0, [pc, #0]	; (23c4 <uarte_nrfx_pins_configure+0x198>)
    23c2:	e7f1      	b.n	23a8 <uarte_nrfx_pins_configure+0x17c>
    23c4:	50000300 	.word	0x50000300

000023c8 <baudrate_set>:
	return dev->config;
    23c8:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    23ca:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    23cc:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    23d0:	d06f      	beq.n	24b2 <baudrate_set+0xea>
    23d2:	d83a      	bhi.n	244a <baudrate_set+0x82>
    23d4:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    23d8:	d06e      	beq.n	24b8 <baudrate_set+0xf0>
    23da:	d90a      	bls.n	23f2 <baudrate_set+0x2a>
    23dc:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    23e0:	d075      	beq.n	24ce <baudrate_set+0x106>
    23e2:	d924      	bls.n	242e <baudrate_set+0x66>
    23e4:	f647 2312 	movw	r3, #31250	; 0x7a12
    23e8:	4299      	cmp	r1, r3
    23ea:	d12b      	bne.n	2444 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    23ec:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    23f0:	e013      	b.n	241a <baudrate_set+0x52>
	switch (baudrate) {
    23f2:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    23f6:	d061      	beq.n	24bc <baudrate_set+0xf4>
    23f8:	d907      	bls.n	240a <baudrate_set+0x42>
    23fa:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    23fe:	d063      	beq.n	24c8 <baudrate_set+0x100>
    2400:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    2404:	d110      	bne.n	2428 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2406:	4b3c      	ldr	r3, [pc, #240]	; (24f8 <baudrate_set+0x130>)
    2408:	e007      	b.n	241a <baudrate_set+0x52>
	switch (baudrate) {
    240a:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    240e:	d058      	beq.n	24c2 <baudrate_set+0xfa>
    2410:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    2414:	d105      	bne.n	2422 <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    2416:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    241a:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    241e:	2000      	movs	r0, #0
    2420:	4770      	bx	lr
	switch (baudrate) {
    2422:	f06f 0015 	mvn.w	r0, #21
    2426:	4770      	bx	lr
    2428:	f06f 0015 	mvn.w	r0, #21
    242c:	4770      	bx	lr
    242e:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    2432:	d04e      	beq.n	24d2 <baudrate_set+0x10a>
    2434:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    2438:	d101      	bne.n	243e <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    243a:	4b30      	ldr	r3, [pc, #192]	; (24fc <baudrate_set+0x134>)
    243c:	e7ed      	b.n	241a <baudrate_set+0x52>
	switch (baudrate) {
    243e:	f06f 0015 	mvn.w	r0, #21
    2442:	4770      	bx	lr
    2444:	f06f 0015 	mvn.w	r0, #21
    2448:	4770      	bx	lr
    244a:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    244e:	d042      	beq.n	24d6 <baudrate_set+0x10e>
    2450:	d909      	bls.n	2466 <baudrate_set+0x9e>
    2452:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    2456:	d046      	beq.n	24e6 <baudrate_set+0x11e>
    2458:	d91f      	bls.n	249a <baudrate_set+0xd2>
    245a:	4b29      	ldr	r3, [pc, #164]	; (2500 <baudrate_set+0x138>)
    245c:	4299      	cmp	r1, r3
    245e:	d148      	bne.n	24f2 <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2460:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2464:	e7d9      	b.n	241a <baudrate_set+0x52>
	switch (baudrate) {
    2466:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    246a:	d037      	beq.n	24dc <baudrate_set+0x114>
    246c:	d905      	bls.n	247a <baudrate_set+0xb2>
    246e:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    2472:	d10f      	bne.n	2494 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2474:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2478:	e7cf      	b.n	241a <baudrate_set+0x52>
	switch (baudrate) {
    247a:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    247e:	4299      	cmp	r1, r3
    2480:	d02e      	beq.n	24e0 <baudrate_set+0x118>
    2482:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    2486:	d102      	bne.n	248e <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2488:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    248c:	e7c5      	b.n	241a <baudrate_set+0x52>
	switch (baudrate) {
    248e:	f06f 0015 	mvn.w	r0, #21
    2492:	4770      	bx	lr
    2494:	f06f 0015 	mvn.w	r0, #21
    2498:	4770      	bx	lr
    249a:	4b1a      	ldr	r3, [pc, #104]	; (2504 <baudrate_set+0x13c>)
    249c:	4299      	cmp	r1, r3
    249e:	d025      	beq.n	24ec <baudrate_set+0x124>
    24a0:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    24a4:	d102      	bne.n	24ac <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    24a6:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    24aa:	e7b6      	b.n	241a <baudrate_set+0x52>
	switch (baudrate) {
    24ac:	f06f 0015 	mvn.w	r0, #21
    24b0:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    24b2:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    24b6:	e7b0      	b.n	241a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    24b8:	4b13      	ldr	r3, [pc, #76]	; (2508 <baudrate_set+0x140>)
    24ba:	e7ae      	b.n	241a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    24bc:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    24c0:	e7ab      	b.n	241a <baudrate_set+0x52>
	switch (baudrate) {
    24c2:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    24c6:	e7a8      	b.n	241a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    24c8:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    24cc:	e7a5      	b.n	241a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    24ce:	4b0f      	ldr	r3, [pc, #60]	; (250c <baudrate_set+0x144>)
    24d0:	e7a3      	b.n	241a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    24d2:	4b0f      	ldr	r3, [pc, #60]	; (2510 <baudrate_set+0x148>)
    24d4:	e7a1      	b.n	241a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    24d6:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    24da:	e79e      	b.n	241a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    24dc:	4b0d      	ldr	r3, [pc, #52]	; (2514 <baudrate_set+0x14c>)
    24de:	e79c      	b.n	241a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    24e0:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    24e4:	e799      	b.n	241a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    24e6:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    24ea:	e796      	b.n	241a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    24ec:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    24f0:	e793      	b.n	241a <baudrate_set+0x52>
	switch (baudrate) {
    24f2:	f06f 0015 	mvn.w	r0, #21
}
    24f6:	4770      	bx	lr
    24f8:	0013b000 	.word	0x0013b000
    24fc:	004ea000 	.word	0x004ea000
    2500:	000f4240 	.word	0x000f4240
    2504:	0003d090 	.word	0x0003d090
    2508:	00275000 	.word	0x00275000
    250c:	0075c000 	.word	0x0075c000
    2510:	003af000 	.word	0x003af000
    2514:	013a9000 	.word	0x013a9000

00002518 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    2518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    251c:	4605      	mov	r5, r0
    251e:	460f      	mov	r7, r1
	return dev->data;
    2520:	f8d0 8010 	ldr.w	r8, [r0, #16]
	struct uarte_nrfx_data *data = get_dev_data(dev);
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2524:	f003 fd3e 	bl	5fa4 <k_is_in_isr>
    2528:	b920      	cbnz	r0, 2534 <uarte_nrfx_poll_out+0x1c>
	return !z_sys_post_kernel;
    252a:	4b16      	ldr	r3, [pc, #88]	; (2584 <uarte_nrfx_poll_out+0x6c>)
    252c:	781b      	ldrb	r3, [r3, #0]
    252e:	b1ab      	cbz	r3, 255c <uarte_nrfx_poll_out+0x44>
    2530:	2300      	movs	r3, #0
    2532:	e000      	b.n	2536 <uarte_nrfx_poll_out+0x1e>
    2534:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    2536:	b19b      	cbz	r3, 2560 <uarte_nrfx_poll_out+0x48>
	__asm__ volatile(
    2538:	f04f 0320 	mov.w	r3, #32
    253c:	f3ef 8411 	mrs	r4, BASEPRI
    2540:	f383 8812 	msr	BASEPRI_MAX, r3
    2544:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
    2548:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    254a:	4628      	mov	r0, r5
    254c:	f003 fb04 	bl	5b58 <is_tx_ready>
    2550:	b950      	cbnz	r0, 2568 <uarte_nrfx_poll_out+0x50>
	__asm__ volatile(
    2552:	f384 8811 	msr	BASEPRI, r4
    2556:	f3bf 8f6f 	isb	sy
}
    255a:	e7ed      	b.n	2538 <uarte_nrfx_poll_out+0x20>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    255c:	2301      	movs	r3, #1
    255e:	e7ea      	b.n	2536 <uarte_nrfx_poll_out+0x1e>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    2560:	4628      	mov	r0, r5
    2562:	f003 fb48 	bl	5bf6 <wait_tx_ready>
    2566:	4606      	mov	r6, r0
	}

	data->char_out = c;
    2568:	4641      	mov	r1, r8
    256a:	f801 7f10 	strb.w	r7, [r1, #16]!
	tx_start(dev, &data->char_out, 1);
    256e:	2201      	movs	r2, #1
    2570:	4628      	mov	r0, r5
    2572:	f003 fb0b 	bl	5b8c <tx_start>
	__asm__ volatile(
    2576:	f386 8811 	msr	BASEPRI, r6
    257a:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    257e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2582:	bf00      	nop
    2584:	20000fd1 	.word	0x20000fd1

00002588 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    2588:	b538      	push	{r3, r4, r5, lr}
    258a:	4604      	mov	r4, r0
    258c:	460d      	mov	r5, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    258e:	f101 0012 	add.w	r0, r1, #18
    2592:	f001 fa01 	bl	3998 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    2596:	4b0c      	ldr	r3, [pc, #48]	; (25c8 <endtx_stoptx_ppi_init+0x40>)
    2598:	4298      	cmp	r0, r3
    259a:	d111      	bne.n	25c0 <endtx_stoptx_ppi_init+0x38>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    259c:	7cab      	ldrb	r3, [r5, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    259e:	f504 7190 	add.w	r1, r4, #288	; 0x120
    return (uint32_t)p_reg + (uint32_t)task;
    25a2:	340c      	adds	r4, #12
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    25a4:	4a09      	ldr	r2, [pc, #36]	; (25cc <endtx_stoptx_ppi_init+0x44>)
    25a6:	33a2      	adds	r3, #162	; 0xa2
    25a8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    p_reg->CH[(uint32_t) channel].TEP = tep;
    25ac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    25b0:	605c      	str	r4, [r3, #4]
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    25b2:	7ca9      	ldrb	r1, [r5, #18]
    25b4:	2301      	movs	r3, #1
    25b6:	408b      	lsls	r3, r1
    p_reg->CHENSET = mask;
    25b8:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    25bc:	2000      	movs	r0, #0
}
    25be:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    25c0:	f06f 0004 	mvn.w	r0, #4
    25c4:	e7fb      	b.n	25be <endtx_stoptx_ppi_init+0x36>
    25c6:	bf00      	nop
    25c8:	0bad0000 	.word	0x0bad0000
    25cc:	4001f000 	.word	0x4001f000

000025d0 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    25d0:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    25d4:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    25d8:	4b01      	ldr	r3, [pc, #4]	; (25e0 <set_comparator+0x10>)
    25da:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    25de:	4770      	bx	lr
    25e0:	40011000 	.word	0x40011000

000025e4 <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    25e4:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    25e8:	4b01      	ldr	r3, [pc, #4]	; (25f0 <get_comparator+0xc>)
    25ea:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    25ee:	4770      	bx	lr
    25f0:	40011000 	.word	0x40011000

000025f4 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    25f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    25f8:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    25fa:	4a02      	ldr	r2, [pc, #8]	; (2604 <event_enable+0x10>)
    25fc:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    2600:	4770      	bx	lr
    2602:	bf00      	nop
    2604:	40011000 	.word	0x40011000

00002608 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2608:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    260c:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    260e:	4a02      	ldr	r2, [pc, #8]	; (2618 <event_disable+0x10>)
    2610:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    2614:	4770      	bx	lr
    2616:	bf00      	nop
    2618:	40011000 	.word	0x40011000

0000261c <counter>:
     return p_reg->COUNTER;
    261c:	4b01      	ldr	r3, [pc, #4]	; (2624 <counter+0x8>)
    261e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    2622:	4770      	bx	lr
    2624:	40011000 	.word	0x40011000

00002628 <compare_int_lock>:
	__ASSERT_NO_MSG(chan < CHAN_COUNT);
	return nrf_rtc_event_address_get(RTC, nrf_rtc_compare_event_get(chan));
}

static bool compare_int_lock(int32_t chan)
{
    2628:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    262a:	2301      	movs	r3, #1
    262c:	4083      	lsls	r3, r0
    262e:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2630:	4a10      	ldr	r2, [pc, #64]	; (2674 <compare_int_lock+0x4c>)
    2632:	f3bf 8f5b 	dmb	ish
    2636:	e852 1f00 	ldrex	r1, [r2]
    263a:	ea01 0c04 	and.w	ip, r1, r4
    263e:	e842 ce00 	strex	lr, ip, [r2]
    2642:	f1be 0f00 	cmp.w	lr, #0
    2646:	d1f6      	bne.n	2636 <compare_int_lock+0xe>
    2648:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    264c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2650:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    2654:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2658:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    265c:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    2660:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2664:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    2668:	420b      	tst	r3, r1
}
    266a:	bf14      	ite	ne
    266c:	2001      	movne	r0, #1
    266e:	2000      	moveq	r0, #0
    2670:	bd10      	pop	{r4, pc}
    2672:	bf00      	nop
    2674:	20000ab4 	.word	0x20000ab4

00002678 <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    2678:	b570      	push	{r4, r5, r6, lr}
    267a:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    267c:	f003 fb5e 	bl	5d3c <full_int_lock>
    2680:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    2682:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2686:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    2688:	4a17      	ldr	r2, [pc, #92]	; (26e8 <channel_processing_check_and_clear+0x70>)
    268a:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    268e:	4213      	tst	r3, r2
    2690:	d105      	bne.n	269e <channel_processing_check_and_clear+0x26>
	bool result = false;
    2692:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    2694:	4628      	mov	r0, r5
    2696:	f003 fb5a 	bl	5d4e <full_int_unlock>

	return result;
}
    269a:	4630      	mov	r0, r6
    269c:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    269e:	2301      	movs	r3, #1
    26a0:	40a3      	lsls	r3, r4
    26a2:	43db      	mvns	r3, r3
    26a4:	4a11      	ldr	r2, [pc, #68]	; (26ec <channel_processing_check_and_clear+0x74>)
    26a6:	f3bf 8f5b 	dmb	ish
    26aa:	e852 1f00 	ldrex	r1, [r2]
    26ae:	ea01 0003 	and.w	r0, r1, r3
    26b2:	e842 0600 	strex	r6, r0, [r2]
    26b6:	2e00      	cmp	r6, #0
    26b8:	d1f7      	bne.n	26aa <channel_processing_check_and_clear+0x32>
    26ba:	f3bf 8f5b 	dmb	ish
    26be:	b959      	cbnz	r1, 26d8 <channel_processing_check_and_clear+0x60>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    26c0:	f104 0350 	add.w	r3, r4, #80	; 0x50
    26c4:	009b      	lsls	r3, r3, #2
    26c6:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    26c8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    26cc:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    26d0:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    26d2:	b113      	cbz	r3, 26da <channel_processing_check_and_clear+0x62>
    26d4:	2301      	movs	r3, #1
    26d6:	e000      	b.n	26da <channel_processing_check_and_clear+0x62>
    26d8:	2301      	movs	r3, #1
		if (result) {
    26da:	461e      	mov	r6, r3
    26dc:	2b00      	cmp	r3, #0
    26de:	d0d9      	beq.n	2694 <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    26e0:	4620      	mov	r0, r4
    26e2:	f003 fb1c 	bl	5d1e <event_clear>
    26e6:	e7d5      	b.n	2694 <channel_processing_check_and_clear+0x1c>
    26e8:	40011000 	.word	0x40011000
    26ec:	20000ab0 	.word	0x20000ab0

000026f0 <compare_int_unlock>:
	if (key) {
    26f0:	b901      	cbnz	r1, 26f4 <compare_int_unlock+0x4>
}
    26f2:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    26f4:	2301      	movs	r3, #1
    26f6:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    26f8:	4a11      	ldr	r2, [pc, #68]	; (2740 <compare_int_unlock+0x50>)
    26fa:	f3bf 8f5b 	dmb	ish
    26fe:	e852 1f00 	ldrex	r1, [r2]
    2702:	4319      	orrs	r1, r3
    2704:	e842 1c00 	strex	ip, r1, [r2]
    2708:	f1bc 0f00 	cmp.w	ip, #0
    270c:	d1f7      	bne.n	26fe <compare_int_unlock+0xe>
    270e:	f3bf 8f5b 	dmb	ish
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2712:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2716:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    2718:	4a0a      	ldr	r2, [pc, #40]	; (2744 <compare_int_unlock+0x54>)
    271a:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    271e:	f3bf 8f5b 	dmb	ish
    2722:	4b09      	ldr	r3, [pc, #36]	; (2748 <compare_int_unlock+0x58>)
    2724:	681b      	ldr	r3, [r3, #0]
    2726:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    272a:	fa23 f000 	lsr.w	r0, r3, r0
    272e:	f010 0f01 	tst.w	r0, #1
    2732:	d0de      	beq.n	26f2 <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2734:	4b05      	ldr	r3, [pc, #20]	; (274c <compare_int_unlock+0x5c>)
    2736:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    273a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    273e:	e7d8      	b.n	26f2 <compare_int_unlock+0x2>
    2740:	20000ab4 	.word	0x20000ab4
    2744:	40011000 	.word	0x40011000
    2748:	20000ab0 	.word	0x20000ab0
    274c:	e000e100 	.word	0xe000e100

00002750 <sys_clock_timeout_handler>:
{
    2750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2752:	4607      	mov	r7, r0
    2754:	4614      	mov	r4, r2
    2756:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    2758:	4610      	mov	r0, r2
    275a:	4619      	mov	r1, r3
    275c:	f003 faeb 	bl	5d36 <absolute_time_to_cc>
    2760:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2762:	4b15      	ldr	r3, [pc, #84]	; (27b8 <sys_clock_timeout_handler+0x68>)
    2764:	681a      	ldr	r2, [r3, #0]
    2766:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    2768:	601c      	str	r4, [r3, #0]
    276a:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    276c:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    2770:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    2774:	d308      	bcc.n	2788 <sys_clock_timeout_handler+0x38>
	return false;
    2776:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    2778:	f002 f9ca 	bl	4b10 <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    277c:	4638      	mov	r0, r7
    277e:	f7ff ff31 	bl	25e4 <get_comparator>
    2782:	42a8      	cmp	r0, r5
    2784:	d00c      	beq.n	27a0 <sys_clock_timeout_handler+0x50>
}
    2786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    2788:	4b0c      	ldr	r3, [pc, #48]	; (27bc <sys_clock_timeout_handler+0x6c>)
    278a:	6819      	ldr	r1, [r3, #0]
    278c:	0a0b      	lsrs	r3, r1, #8
    278e:	060a      	lsls	r2, r1, #24
    2790:	1952      	adds	r2, r2, r5
    2792:	f143 0300 	adc.w	r3, r3, #0
    2796:	490a      	ldr	r1, [pc, #40]	; (27c0 <sys_clock_timeout_handler+0x70>)
    2798:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    279c:	2401      	movs	r4, #1
    279e:	e7eb      	b.n	2778 <sys_clock_timeout_handler+0x28>
		if (!anchor_updated) {
    27a0:	b11c      	cbz	r4, 27aa <sys_clock_timeout_handler+0x5a>
		event_enable(chan);
    27a2:	4638      	mov	r0, r7
    27a4:	f7ff ff26 	bl	25f4 <event_enable>
}
    27a8:	e7ed      	b.n	2786 <sys_clock_timeout_handler+0x36>
			set_comparator(chan, COUNTER_HALF_SPAN);
    27aa:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    27ae:	4638      	mov	r0, r7
    27b0:	f7ff ff0e 	bl	25d0 <set_comparator>
    27b4:	e7f5      	b.n	27a2 <sys_clock_timeout_handler+0x52>
    27b6:	bf00      	nop
    27b8:	20000378 	.word	0x20000378
    27bc:	20000ab8 	.word	0x20000ab8
    27c0:	20000360 	.word	0x20000360

000027c4 <z_nrf_rtc_timer_read>:
{
    27c4:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    27c6:	4b0d      	ldr	r3, [pc, #52]	; (27fc <z_nrf_rtc_timer_read+0x38>)
    27c8:	681b      	ldr	r3, [r3, #0]
    27ca:	0a1d      	lsrs	r5, r3, #8
    27cc:	061c      	lsls	r4, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    27ce:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    27d2:	f7ff ff23 	bl	261c <counter>
    27d6:	4603      	mov	r3, r0
	val += cntr;
    27d8:	1820      	adds	r0, r4, r0
    27da:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    27de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    27e2:	d20a      	bcs.n	27fa <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    27e4:	4b06      	ldr	r3, [pc, #24]	; (2800 <z_nrf_rtc_timer_read+0x3c>)
    27e6:	e9d3 2300 	ldrd	r2, r3, [r3]
    27ea:	4299      	cmp	r1, r3
    27ec:	bf08      	it	eq
    27ee:	4290      	cmpeq	r0, r2
    27f0:	d203      	bcs.n	27fa <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    27f2:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    27f6:	f141 0100 	adc.w	r1, r1, #0
}
    27fa:	bd38      	pop	{r3, r4, r5, pc}
    27fc:	20000ab8 	.word	0x20000ab8
    2800:	20000360 	.word	0x20000360

00002804 <compare_set_nolocks>:
{
    2804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2808:	4606      	mov	r6, r0
    280a:	4614      	mov	r4, r2
    280c:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    280e:	4610      	mov	r0, r2
    2810:	4619      	mov	r1, r3
    2812:	f003 fa90 	bl	5d36 <absolute_time_to_cc>
    2816:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    2818:	f7ff ffd4 	bl	27c4 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    281c:	42a9      	cmp	r1, r5
    281e:	bf08      	it	eq
    2820:	42a0      	cmpeq	r0, r4
    2822:	d21e      	bcs.n	2862 <compare_set_nolocks+0x5e>
		if (target_time - curr_time > COUNTER_SPAN) {
    2824:	ebb4 0800 	subs.w	r8, r4, r0
    2828:	eb65 0901 	sbc.w	r9, r5, r1
    282c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    2830:	2300      	movs	r3, #0
    2832:	454b      	cmp	r3, r9
    2834:	bf08      	it	eq
    2836:	4542      	cmpeq	r2, r8
    2838:	d32e      	bcc.n	2898 <compare_set_nolocks+0x94>
		if (target_time != cc_data[chan].target_time) {
    283a:	4b19      	ldr	r3, [pc, #100]	; (28a0 <compare_set_nolocks+0x9c>)
    283c:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    2840:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    2844:	42ab      	cmp	r3, r5
    2846:	bf08      	it	eq
    2848:	42a2      	cmpeq	r2, r4
    284a:	d018      	beq.n	287e <compare_set_nolocks+0x7a>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    284c:	4639      	mov	r1, r7
    284e:	4630      	mov	r0, r6
    2850:	f003 fa82 	bl	5d58 <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    2854:	4639      	mov	r1, r7
    2856:	f003 fa5e 	bl	5d16 <counter_sub>
    285a:	1824      	adds	r4, r4, r0
    285c:	f145 0500 	adc.w	r5, r5, #0
    2860:	e00d      	b.n	287e <compare_set_nolocks+0x7a>
		atomic_or(&force_isr_mask, BIT(chan));
    2862:	2301      	movs	r3, #1
    2864:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2866:	4a0f      	ldr	r2, [pc, #60]	; (28a4 <compare_set_nolocks+0xa0>)
    2868:	f3bf 8f5b 	dmb	ish
    286c:	e852 1f00 	ldrex	r1, [r2]
    2870:	4319      	orrs	r1, r3
    2872:	e842 1000 	strex	r0, r1, [r2]
    2876:	2800      	cmp	r0, #0
    2878:	d1f8      	bne.n	286c <compare_set_nolocks+0x68>
    287a:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    287e:	4b08      	ldr	r3, [pc, #32]	; (28a0 <compare_set_nolocks+0x9c>)
    2880:	0132      	lsls	r2, r6, #4
    2882:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    2886:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    288a:	9908      	ldr	r1, [sp, #32]
    288c:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    288e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2890:	6073      	str	r3, [r6, #4]
	return ret;
    2892:	2000      	movs	r0, #0
}
    2894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return -EINVAL;
    2898:	f06f 0015 	mvn.w	r0, #21
    289c:	e7fa      	b.n	2894 <compare_set_nolocks+0x90>
    289e:	bf00      	nop
    28a0:	20000368 	.word	0x20000368
    28a4:	20000ab0 	.word	0x20000ab0

000028a8 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    28a8:	b530      	push	{r4, r5, lr}
    28aa:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    28ac:	2300      	movs	r3, #0
    28ae:	4a1e      	ldr	r2, [pc, #120]	; (2928 <sys_clock_driver_init+0x80>)
    28b0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    28b4:	2b00      	cmp	r3, #0
    28b6:	dd25      	ble.n	2904 <sys_clock_driver_init+0x5c>
    p_reg->INTENSET = mask;
    28b8:	4c1b      	ldr	r4, [pc, #108]	; (2928 <sys_clock_driver_init+0x80>)
    28ba:	2502      	movs	r5, #2
    28bc:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    28c0:	4b1a      	ldr	r3, [pc, #104]	; (292c <sys_clock_driver_init+0x84>)
    28c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    28c6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    28ca:	2200      	movs	r2, #0
    28cc:	2101      	movs	r1, #1
    28ce:	2011      	movs	r0, #17
    28d0:	f7fe fdb2 	bl	1438 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    28d4:	2011      	movs	r0, #17
    28d6:	f7fe fd91 	bl	13fc <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    28da:	2301      	movs	r3, #1
    28dc:	4a14      	ldr	r2, [pc, #80]	; (2930 <sys_clock_driver_init+0x88>)
    28de:	6013      	str	r3, [r2, #0]
    28e0:	6023      	str	r3, [r4, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    28e2:	4a14      	ldr	r2, [pc, #80]	; (2934 <sys_clock_driver_init+0x8c>)
    28e4:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    28e6:	2400      	movs	r4, #0
    28e8:	9401      	str	r4, [sp, #4]
    28ea:	4b13      	ldr	r3, [pc, #76]	; (2938 <sys_clock_driver_init+0x90>)
    28ec:	9300      	str	r3, [sp, #0]
    28ee:	4a13      	ldr	r2, [pc, #76]	; (293c <sys_clock_driver_init+0x94>)
    28f0:	2300      	movs	r3, #0
    28f2:	4620      	mov	r0, r4
    28f4:	f003 fa6b 	bl	5dce <compare_set>

	z_nrf_clock_control_lf_on(mode);
    28f8:	4628      	mov	r0, r5
    28fa:	f7ff fabd 	bl	1e78 <z_nrf_clock_control_lf_on>

	return 0;
}
    28fe:	4620      	mov	r0, r4
    2900:	b003      	add	sp, #12
    2902:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    2904:	4a0e      	ldr	r2, [pc, #56]	; (2940 <sys_clock_driver_init+0x98>)
    2906:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    290a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    290e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    2912:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2916:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    291a:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    291c:	4902      	ldr	r1, [pc, #8]	; (2928 <sys_clock_driver_init+0x80>)
    291e:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    2922:	3301      	adds	r3, #1
    2924:	e7c6      	b.n	28b4 <sys_clock_driver_init+0xc>
    2926:	bf00      	nop
    2928:	40011000 	.word	0x40011000
    292c:	e000e100 	.word	0xe000e100
    2930:	40011008 	.word	0x40011008
    2934:	20000ab4 	.word	0x20000ab4
    2938:	00002751 	.word	0x00002751
    293c:	007fffff 	.word	0x007fffff
    2940:	20000368 	.word	0x20000368

00002944 <process_channel>:
{
    2944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2948:	b082      	sub	sp, #8
    294a:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    294c:	f7ff fe94 	bl	2678 <channel_processing_check_and_clear>
    2950:	b910      	cbnz	r0, 2958 <process_channel+0x14>
}
    2952:	b002      	add	sp, #8
    2954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    2958:	f7ff ff34 	bl	27c4 <z_nrf_rtc_timer_read>
    295c:	4606      	mov	r6, r0
    295e:	460f      	mov	r7, r1
		mcu_critical_state = full_int_lock();
    2960:	f003 f9ec 	bl	5d3c <full_int_lock>
    2964:	4682      	mov	sl, r0
		expire_time = cc_data[chan].target_time;
    2966:	4b13      	ldr	r3, [pc, #76]	; (29b4 <process_channel+0x70>)
    2968:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    296c:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    2970:	454f      	cmp	r7, r9
    2972:	bf08      	it	eq
    2974:	4546      	cmpeq	r6, r8
    2976:	d20b      	bcs.n	2990 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    2978:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    297a:	4650      	mov	r0, sl
    297c:	f003 f9e7 	bl	5d4e <full_int_unlock>
		if (handler) {
    2980:	2e00      	cmp	r6, #0
    2982:	d0e6      	beq.n	2952 <process_channel+0xe>
			handler(chan, expire_time, user_context);
    2984:	9500      	str	r5, [sp, #0]
    2986:	4642      	mov	r2, r8
    2988:	464b      	mov	r3, r9
    298a:	4620      	mov	r0, r4
    298c:	47b0      	blx	r6
}
    298e:	e7e0      	b.n	2952 <process_channel+0xe>
			handler = cc_data[chan].callback;
    2990:	4a08      	ldr	r2, [pc, #32]	; (29b4 <process_channel+0x70>)
    2992:	0123      	lsls	r3, r4, #4
    2994:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    2998:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    299a:	684d      	ldr	r5, [r1, #4]
			cc_data[chan].callback = NULL;
    299c:	2000      	movs	r0, #0
    299e:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    29a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    29a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    29a8:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    29ac:	4620      	mov	r0, r4
    29ae:	f7ff fe2b 	bl	2608 <event_disable>
    29b2:	e7e2      	b.n	297a <process_channel+0x36>
    29b4:	20000368 	.word	0x20000368

000029b8 <rtc_nrf_isr>:
{
    29b8:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    29ba:	4b0d      	ldr	r3, [pc, #52]	; (29f0 <rtc_nrf_isr+0x38>)
    29bc:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    29c0:	f013 0f02 	tst.w	r3, #2
    29c4:	d00a      	beq.n	29dc <rtc_nrf_isr+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    29c6:	4b0b      	ldr	r3, [pc, #44]	; (29f4 <rtc_nrf_isr+0x3c>)
    29c8:	681b      	ldr	r3, [r3, #0]
    29ca:	b13b      	cbz	r3, 29dc <rtc_nrf_isr+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    29cc:	4b09      	ldr	r3, [pc, #36]	; (29f4 <rtc_nrf_isr+0x3c>)
    29ce:	2200      	movs	r2, #0
    29d0:	601a      	str	r2, [r3, #0]
    29d2:	681b      	ldr	r3, [r3, #0]
		overflow_cnt++;
    29d4:	4a08      	ldr	r2, [pc, #32]	; (29f8 <rtc_nrf_isr+0x40>)
    29d6:	6813      	ldr	r3, [r2, #0]
    29d8:	3301      	adds	r3, #1
    29da:	6013      	str	r3, [r2, #0]
{
    29dc:	2400      	movs	r4, #0
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    29de:	2c00      	cmp	r4, #0
    29e0:	dd00      	ble.n	29e4 <rtc_nrf_isr+0x2c>
}
    29e2:	bd10      	pop	{r4, pc}
		process_channel(chan);
    29e4:	4620      	mov	r0, r4
    29e6:	f7ff ffad 	bl	2944 <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    29ea:	3401      	adds	r4, #1
    29ec:	e7f7      	b.n	29de <rtc_nrf_isr+0x26>
    29ee:	bf00      	nop
    29f0:	40011000 	.word	0x40011000
    29f4:	40011104 	.word	0x40011104
    29f8:	20000ab8 	.word	0x20000ab8

000029fc <sys_clock_set_timeout>:
{
    29fc:	b510      	push	{r4, lr}
    29fe:	b082      	sub	sp, #8
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2a00:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    2a04:	d007      	beq.n	2a16 <sys_clock_set_timeout+0x1a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2a06:	1e44      	subs	r4, r0, #1
    2a08:	2c00      	cmp	r4, #0
    2a0a:	dd07      	ble.n	2a1c <sys_clock_set_timeout+0x20>
    2a0c:	4b11      	ldr	r3, [pc, #68]	; (2a54 <sys_clock_set_timeout+0x58>)
    2a0e:	429c      	cmp	r4, r3
    2a10:	dd05      	ble.n	2a1e <sys_clock_set_timeout+0x22>
    2a12:	4c11      	ldr	r4, [pc, #68]	; (2a58 <sys_clock_set_timeout+0x5c>)
    2a14:	e003      	b.n	2a1e <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2a16:	f500 0000 	add.w	r0, r0, #8388608	; 0x800000
    2a1a:	e7f4      	b.n	2a06 <sys_clock_set_timeout+0xa>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2a1c:	2400      	movs	r4, #0
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    2a1e:	f7ff fed1 	bl	27c4 <z_nrf_rtc_timer_read>
    2a22:	4b0e      	ldr	r3, [pc, #56]	; (2a5c <sys_clock_set_timeout+0x60>)
    2a24:	e9d3 2300 	ldrd	r2, r3, [r3]
    2a28:	1a80      	subs	r0, r0, r2
	if (unannounced >= COUNTER_HALF_SPAN) {
    2a2a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2a2e:	d300      	bcc.n	2a32 <sys_clock_set_timeout+0x36>
		ticks = 0;
    2a30:	2400      	movs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    2a32:	4404      	add	r4, r0
    2a34:	3401      	adds	r4, #1
	if (cyc > MAX_CYCLES) {
    2a36:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
    2a3a:	d300      	bcc.n	2a3e <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    2a3c:	4c06      	ldr	r4, [pc, #24]	; (2a58 <sys_clock_set_timeout+0x5c>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    2a3e:	2000      	movs	r0, #0
    2a40:	9001      	str	r0, [sp, #4]
    2a42:	4907      	ldr	r1, [pc, #28]	; (2a60 <sys_clock_set_timeout+0x64>)
    2a44:	9100      	str	r1, [sp, #0]
    2a46:	1912      	adds	r2, r2, r4
    2a48:	f143 0300 	adc.w	r3, r3, #0
    2a4c:	f003 f9bf 	bl	5dce <compare_set>
}
    2a50:	b002      	add	sp, #8
    2a52:	bd10      	pop	{r4, pc}
    2a54:	007ffffe 	.word	0x007ffffe
    2a58:	007fffff 	.word	0x007fffff
    2a5c:	20000378 	.word	0x20000378
    2a60:	00002751 	.word	0x00002751

00002a64 <sys_clock_elapsed>:
{
    2a64:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    2a66:	f7ff fead 	bl	27c4 <z_nrf_rtc_timer_read>
    2a6a:	4b02      	ldr	r3, [pc, #8]	; (2a74 <sys_clock_elapsed+0x10>)
    2a6c:	681b      	ldr	r3, [r3, #0]
}
    2a6e:	1ac0      	subs	r0, r0, r3
    2a70:	bd08      	pop	{r3, pc}
    2a72:	bf00      	nop
    2a74:	20000378 	.word	0x20000378

00002a78 <nrf52_errata_36>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2a78:	4b03      	ldr	r3, [pc, #12]	; (2a88 <nrf52_errata_36+0x10>)
    2a7a:	681b      	ldr	r3, [r3, #0]
            if (var1 == 0x08)
    2a7c:	2b08      	cmp	r3, #8
    2a7e:	d001      	beq.n	2a84 <nrf52_errata_36+0xc>
        return false;
    2a80:	2000      	movs	r0, #0
    2a82:	4770      	bx	lr
                        return true;
    2a84:	2001      	movs	r0, #1
}
    2a86:	4770      	bx	lr
    2a88:	10000130 	.word	0x10000130

00002a8c <nrf52_errata_66>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2a8c:	4b03      	ldr	r3, [pc, #12]	; (2a9c <nrf52_errata_66+0x10>)
    2a8e:	681b      	ldr	r3, [r3, #0]
            if (var1 == 0x08)
    2a90:	2b08      	cmp	r3, #8
    2a92:	d001      	beq.n	2a98 <nrf52_errata_66+0xc>
        return false;
    2a94:	2000      	movs	r0, #0
    2a96:	4770      	bx	lr
                        return true;
    2a98:	2001      	movs	r0, #1
}
    2a9a:	4770      	bx	lr
    2a9c:	10000130 	.word	0x10000130

00002aa0 <nrf52_errata_98>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2aa0:	4b08      	ldr	r3, [pc, #32]	; (2ac4 <nrf52_errata_98+0x24>)
    2aa2:	681a      	ldr	r2, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2aa4:	3304      	adds	r3, #4
    2aa6:	681b      	ldr	r3, [r3, #0]
            if (var1 == 0x08)
    2aa8:	2a08      	cmp	r2, #8
    2aaa:	d001      	beq.n	2ab0 <nrf52_errata_98+0x10>
        return false;
    2aac:	2000      	movs	r0, #0
    2aae:	4770      	bx	lr
                switch(var2)
    2ab0:	2b00      	cmp	r3, #0
    2ab2:	d804      	bhi.n	2abe <nrf52_errata_98+0x1e>
    2ab4:	e8df f003 	tbb	[pc, r3]
    2ab8:	01          	.byte	0x01
    2ab9:	00          	.byte	0x00
            if (var1 == 0x08)
    2aba:	2001      	movs	r0, #1
    2abc:	4770      	bx	lr
                        return false;
    2abe:	2000      	movs	r0, #0
}
    2ac0:	4770      	bx	lr
    2ac2:	bf00      	nop
    2ac4:	10000130 	.word	0x10000130

00002ac8 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2ac8:	4b08      	ldr	r3, [pc, #32]	; (2aec <nrf52_errata_103+0x24>)
    2aca:	681a      	ldr	r2, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2acc:	3304      	adds	r3, #4
    2ace:	681b      	ldr	r3, [r3, #0]
            if (var1 == 0x08)
    2ad0:	2a08      	cmp	r2, #8
    2ad2:	d001      	beq.n	2ad8 <nrf52_errata_103+0x10>
        return false;
    2ad4:	2000      	movs	r0, #0
    2ad6:	4770      	bx	lr
                switch(var2)
    2ad8:	2b00      	cmp	r3, #0
    2ada:	d804      	bhi.n	2ae6 <nrf52_errata_103+0x1e>
    2adc:	e8df f003 	tbb	[pc, r3]
    2ae0:	01          	.byte	0x01
    2ae1:	00          	.byte	0x00
            if (var1 == 0x08)
    2ae2:	2001      	movs	r0, #1
    2ae4:	4770      	bx	lr
                        return false;
    2ae6:	2000      	movs	r0, #0
}
    2ae8:	4770      	bx	lr
    2aea:	bf00      	nop
    2aec:	10000130 	.word	0x10000130

00002af0 <nrf52_errata_115>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2af0:	4b08      	ldr	r3, [pc, #32]	; (2b14 <nrf52_errata_115+0x24>)
    2af2:	681a      	ldr	r2, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2af4:	3304      	adds	r3, #4
    2af6:	681b      	ldr	r3, [r3, #0]
            if (var1 == 0x08)
    2af8:	2a08      	cmp	r2, #8
    2afa:	d001      	beq.n	2b00 <nrf52_errata_115+0x10>
        return false;
    2afc:	2000      	movs	r0, #0
    2afe:	4770      	bx	lr
                switch(var2)
    2b00:	2b00      	cmp	r3, #0
    2b02:	d804      	bhi.n	2b0e <nrf52_errata_115+0x1e>
    2b04:	e8df f003 	tbb	[pc, r3]
    2b08:	01          	.byte	0x01
    2b09:	00          	.byte	0x00
            if (var1 == 0x08)
    2b0a:	2001      	movs	r0, #1
    2b0c:	4770      	bx	lr
                        return false;
    2b0e:	2000      	movs	r0, #0
}
    2b10:	4770      	bx	lr
    2b12:	bf00      	nop
    2b14:	10000130 	.word	0x10000130

00002b18 <nrf52_errata_120>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2b18:	4b08      	ldr	r3, [pc, #32]	; (2b3c <nrf52_errata_120+0x24>)
    2b1a:	681a      	ldr	r2, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2b1c:	3304      	adds	r3, #4
    2b1e:	681b      	ldr	r3, [r3, #0]
            if (var1 == 0x08)
    2b20:	2a08      	cmp	r2, #8
    2b22:	d001      	beq.n	2b28 <nrf52_errata_120+0x10>
        return false;
    2b24:	2000      	movs	r0, #0
    2b26:	4770      	bx	lr
                switch(var2)
    2b28:	2b00      	cmp	r3, #0
    2b2a:	d804      	bhi.n	2b36 <nrf52_errata_120+0x1e>
    2b2c:	e8df f003 	tbb	[pc, r3]
    2b30:	01          	.byte	0x01
    2b31:	00          	.byte	0x00
            if (var1 == 0x08)
    2b32:	2001      	movs	r0, #1
    2b34:	4770      	bx	lr
                        return false;
    2b36:	2000      	movs	r0, #0
}
    2b38:	4770      	bx	lr
    2b3a:	bf00      	nop
    2b3c:	10000130 	.word	0x10000130

00002b40 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2b40:	4b03      	ldr	r3, [pc, #12]	; (2b50 <nrf52_errata_136+0x10>)
    2b42:	681b      	ldr	r3, [r3, #0]
            if (var1 == 0x08)
    2b44:	2b08      	cmp	r3, #8
    2b46:	d001      	beq.n	2b4c <nrf52_errata_136+0xc>
        return false;
    2b48:	2000      	movs	r0, #0
    2b4a:	4770      	bx	lr
                        return true;
    2b4c:	2001      	movs	r0, #1
}
    2b4e:	4770      	bx	lr
    2b50:	10000130 	.word	0x10000130

00002b54 <nrf52_configuration_249>:
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2b54:	4b06      	ldr	r3, [pc, #24]	; (2b70 <nrf52_configuration_249+0x1c>)
    2b56:	681b      	ldr	r3, [r3, #0]
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2b58:	4a06      	ldr	r2, [pc, #24]	; (2b74 <nrf52_configuration_249+0x20>)
    2b5a:	6812      	ldr	r2, [r2, #0]
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    2b5c:	2b08      	cmp	r3, #8
    2b5e:	d001      	beq.n	2b64 <nrf52_configuration_249+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    2b60:	2000      	movs	r0, #0
    2b62:	4770      	bx	lr
                switch(var2)
    2b64:	2a04      	cmp	r2, #4
    2b66:	d801      	bhi.n	2b6c <nrf52_configuration_249+0x18>
    2b68:	2000      	movs	r0, #0
    2b6a:	4770      	bx	lr
                        return true;
    2b6c:	2001      	movs	r0, #1
    #endif
}
    2b6e:	4770      	bx	lr
    2b70:	10000130 	.word	0x10000130
    2b74:	10000134 	.word	0x10000134

00002b78 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    2b78:	4b02      	ldr	r3, [pc, #8]	; (2b84 <nvmc_wait+0xc>)
    2b7a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    2b7e:	2b00      	cmp	r3, #0
    2b80:	d0fa      	beq.n	2b78 <nvmc_wait>
}
    2b82:	4770      	bx	lr
    2b84:	4001e000 	.word	0x4001e000

00002b88 <nvmc_config>:

/*  Configure the NVMC to "mode".
    Mode must be an enumerator of field NVMC_CONFIG_WEN */
void nvmc_config(uint32_t mode)
{
    2b88:	b508      	push	{r3, lr}
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2b8a:	4b03      	ldr	r3, [pc, #12]	; (2b98 <nvmc_config+0x10>)
    2b8c:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
    nvmc_wait();
    2b90:	f7ff fff2 	bl	2b78 <nvmc_wait>
}
    2b94:	bd08      	pop	{r3, pc}
    2b96:	bf00      	nop
    2b98:	4001e000 	.word	0x4001e000

00002b9c <SystemCoreClockUpdate>:

void SystemCoreClockUpdate(void)
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    2b9c:	4b01      	ldr	r3, [pc, #4]	; (2ba4 <SystemCoreClockUpdate+0x8>)
    2b9e:	4a02      	ldr	r2, [pc, #8]	; (2ba8 <SystemCoreClockUpdate+0xc>)
    2ba0:	601a      	str	r2, [r3, #0]
}
    2ba2:	4770      	bx	lr
    2ba4:	20000050 	.word	0x20000050
    2ba8:	03d09000 	.word	0x03d09000

00002bac <SystemInit>:

void SystemInit(void)
{
    2bac:	b538      	push	{r3, r4, r5, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    2bae:	f7ff ff63 	bl	2a78 <nrf52_errata_36>
    2bb2:	b140      	cbz	r0, 2bc6 <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    2bb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2bb8:	2200      	movs	r2, #0
    2bba:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    2bbe:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    2bc2:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    2bc6:	f7ff ff61 	bl	2a8c <nrf52_errata_66>
    2bca:	2800      	cmp	r0, #0
    2bcc:	d046      	beq.n	2c5c <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    2bce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    2bd2:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    2bd6:	4b56      	ldr	r3, [pc, #344]	; (2d30 <SystemInit+0x184>)
    2bd8:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    2bdc:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    2be0:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    2be4:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    2be8:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    2bec:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    2bf0:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    2bf4:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    2bf8:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    2bfc:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    2c00:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    2c04:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    2c08:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    2c0c:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    2c10:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    2c14:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    2c18:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    2c1c:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    2c20:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    2c24:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    2c28:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    2c2c:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    2c30:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    2c34:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    2c38:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    2c3c:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    2c40:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    2c44:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    2c48:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    2c4c:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    2c50:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    2c54:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    2c58:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    2c5c:	f7ff ff20 	bl	2aa0 <nrf52_errata_98>
    2c60:	b110      	cbz	r0, 2c68 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    2c62:	4b34      	ldr	r3, [pc, #208]	; (2d34 <SystemInit+0x188>)
    2c64:	4a34      	ldr	r2, [pc, #208]	; (2d38 <SystemInit+0x18c>)
    2c66:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    2c68:	f7ff ff2e 	bl	2ac8 <nrf52_errata_103>
    2c6c:	b118      	cbz	r0, 2c76 <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    2c6e:	4b33      	ldr	r3, [pc, #204]	; (2d3c <SystemInit+0x190>)
    2c70:	22fb      	movs	r2, #251	; 0xfb
    2c72:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    2c76:	f7ff ff3b 	bl	2af0 <nrf52_errata_115>
    2c7a:	b148      	cbz	r0, 2c90 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    2c7c:	4930      	ldr	r1, [pc, #192]	; (2d40 <SystemInit+0x194>)
    2c7e:	680b      	ldr	r3, [r1, #0]
    2c80:	f023 030f 	bic.w	r3, r3, #15
    2c84:	4a2f      	ldr	r2, [pc, #188]	; (2d44 <SystemInit+0x198>)
    2c86:	6812      	ldr	r2, [r2, #0]
    2c88:	f002 020f 	and.w	r2, r2, #15
    2c8c:	4313      	orrs	r3, r2
    2c8e:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    2c90:	f7ff ff42 	bl	2b18 <nrf52_errata_120>
    2c94:	b118      	cbz	r0, 2c9e <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    2c96:	4b2c      	ldr	r3, [pc, #176]	; (2d48 <SystemInit+0x19c>)
    2c98:	f44f 7200 	mov.w	r2, #512	; 0x200
    2c9c:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    2c9e:	f7ff ff4f 	bl	2b40 <nrf52_errata_136>
    2ca2:	b160      	cbz	r0, 2cbe <SystemInit+0x112>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    2ca4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2ca8:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    2cac:	f013 0f01 	tst.w	r3, #1
    2cb0:	d005      	beq.n	2cbe <SystemInit+0x112>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    2cb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2cb6:	f06f 0201 	mvn.w	r2, #1
    2cba:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    2cbe:	f7ff ff49 	bl	2b54 <nrf52_configuration_249>
    2cc2:	b138      	cbz	r0, 2cd4 <SystemInit+0x128>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    2cc4:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2cc8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    2ccc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2cd0:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2cd4:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2cd8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2cdc:	2b00      	cmp	r3, #0
    2cde:	db08      	blt.n	2cf2 <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    2ce0:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2ce4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2ce8:	2b00      	cmp	r3, #0
    2cea:	db02      	blt.n	2cf2 <SystemInit+0x146>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
    2cec:	f7ff ff56 	bl	2b9c <SystemCoreClockUpdate>
}
    2cf0:	bd38      	pop	{r3, r4, r5, pc}
            nvmc_config(NVMC_CONFIG_WEN_Wen);
    2cf2:	2001      	movs	r0, #1
    2cf4:	f7ff ff48 	bl	2b88 <nvmc_config>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2cf8:	f04f 2410 	mov.w	r4, #268439552	; 0x10001000
    2cfc:	2512      	movs	r5, #18
    2cfe:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
            nvmc_wait();
    2d02:	f7ff ff39 	bl	2b78 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    2d06:	f8c4 5204 	str.w	r5, [r4, #516]	; 0x204
            nvmc_wait();
    2d0a:	f7ff ff35 	bl	2b78 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
    2d0e:	2000      	movs	r0, #0
    2d10:	f7ff ff3a 	bl	2b88 <nvmc_config>
  __ASM volatile ("dsb 0xF":::"memory");
    2d14:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2d18:	490c      	ldr	r1, [pc, #48]	; (2d4c <SystemInit+0x1a0>)
    2d1a:	68ca      	ldr	r2, [r1, #12]
    2d1c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2d20:	4b0b      	ldr	r3, [pc, #44]	; (2d50 <SystemInit+0x1a4>)
    2d22:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2d24:	60cb      	str	r3, [r1, #12]
    2d26:	f3bf 8f4f 	dsb	sy
    __NOP();
    2d2a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2d2c:	e7fd      	b.n	2d2a <SystemInit+0x17e>
    2d2e:	bf00      	nop
    2d30:	4000c000 	.word	0x4000c000
    2d34:	4000568c 	.word	0x4000568c
    2d38:	00038148 	.word	0x00038148
    2d3c:	4000f000 	.word	0x4000f000
    2d40:	40000ee4 	.word	0x40000ee4
    2d44:	10000258 	.word	0x10000258
    2d48:	40029640 	.word	0x40029640
    2d4c:	e000ed00 	.word	0xe000ed00
    2d50:	05fa0004 	.word	0x05fa0004

00002d54 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    2d54:	b430      	push	{r4, r5}
    int8_t idx;
    uint32_t new_mask, prev_mask;

    do {
        prev_mask = *p_mask;
    2d56:	6804      	ldr	r4, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    2d58:	fab4 f384 	clz	r3, r4
        if (idx < 0) {
    2d5c:	f1d3 031f 	rsbs	r3, r3, #31
    2d60:	d415      	bmi.n	2d8e <nrfx_flag32_alloc+0x3a>
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    2d62:	2201      	movs	r2, #1
    2d64:	409a      	lsls	r2, r3
    2d66:	ea24 0202 	bic.w	r2, r4, r2
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2d6a:	f3bf 8f5b 	dmb	ish
    2d6e:	e850 5f00 	ldrex	r5, [r0]
    2d72:	42a5      	cmp	r5, r4
    2d74:	d104      	bne.n	2d80 <nrfx_flag32_alloc+0x2c>
    2d76:	e840 2c00 	strex	ip, r2, [r0]
    2d7a:	f1bc 0f00 	cmp.w	ip, #0
    2d7e:	d1f6      	bne.n	2d6e <nrfx_flag32_alloc+0x1a>
    2d80:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2d84:	d1e7      	bne.n	2d56 <nrfx_flag32_alloc+0x2>

    *p_flag = idx;
    2d86:	700b      	strb	r3, [r1, #0]

    return NRFX_SUCCESS;
    2d88:	4802      	ldr	r0, [pc, #8]	; (2d94 <nrfx_flag32_alloc+0x40>)
}
    2d8a:	bc30      	pop	{r4, r5}
    2d8c:	4770      	bx	lr
            return NRFX_ERROR_NO_MEM;
    2d8e:	4802      	ldr	r0, [pc, #8]	; (2d98 <nrfx_flag32_alloc+0x44>)
    2d90:	e7fb      	b.n	2d8a <nrfx_flag32_alloc+0x36>
    2d92:	bf00      	nop
    2d94:	0bad0000 	.word	0x0bad0000
    2d98:	0bad0002 	.word	0x0bad0002

00002d9c <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    2d9c:	b410      	push	{r4}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2d9e:	6803      	ldr	r3, [r0, #0]
    2da0:	460c      	mov	r4, r1
    2da2:	fa23 f101 	lsr.w	r1, r3, r1
    2da6:	f011 0f01 	tst.w	r1, #1
    2daa:	d114      	bne.n	2dd6 <nrfx_flag32_free+0x3a>
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
    2dac:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
    2dae:	2301      	movs	r3, #1
    2db0:	40a3      	lsls	r3, r4
    2db2:	4313      	orrs	r3, r2
    2db4:	f3bf 8f5b 	dmb	ish
    2db8:	e850 1f00 	ldrex	r1, [r0]
    2dbc:	4291      	cmp	r1, r2
    2dbe:	d104      	bne.n	2dca <nrfx_flag32_free+0x2e>
    2dc0:	e840 3c00 	strex	ip, r3, [r0]
    2dc4:	f1bc 0f00 	cmp.w	ip, #0
    2dc8:	d1f6      	bne.n	2db8 <nrfx_flag32_free+0x1c>
    2dca:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2dce:	d1ed      	bne.n	2dac <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    2dd0:	4802      	ldr	r0, [pc, #8]	; (2ddc <nrfx_flag32_free+0x40>)
}
    2dd2:	bc10      	pop	{r4}
    2dd4:	4770      	bx	lr
        return NRFX_ERROR_INVALID_PARAM;
    2dd6:	4802      	ldr	r0, [pc, #8]	; (2de0 <nrfx_flag32_free+0x44>)
    2dd8:	e7fb      	b.n	2dd2 <nrfx_flag32_free+0x36>
    2dda:	bf00      	nop
    2ddc:	0bad0000 	.word	0x0bad0000
    2de0:	0bad0004 	.word	0x0bad0004

00002de4 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2de4:	4b06      	ldr	r3, [pc, #24]	; (2e00 <nrfx_clock_init+0x1c>)
    2de6:	791b      	ldrb	r3, [r3, #4]
    2de8:	b93b      	cbnz	r3, 2dfa <nrfx_clock_init+0x16>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    2dea:	4b05      	ldr	r3, [pc, #20]	; (2e00 <nrfx_clock_init+0x1c>)
    2dec:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2dee:	2201      	movs	r2, #1
    2df0:	711a      	strb	r2, [r3, #4]
#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        m_clock_cb.hfclk_started = false;
    2df2:	2200      	movs	r2, #0
    2df4:	715a      	strb	r2, [r3, #5]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2df6:	4803      	ldr	r0, [pc, #12]	; (2e04 <nrfx_clock_init+0x20>)
    2df8:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2dfa:	4803      	ldr	r0, [pc, #12]	; (2e08 <nrfx_clock_init+0x24>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2dfc:	4770      	bx	lr
    2dfe:	bf00      	nop
    2e00:	20000abc 	.word	0x20000abc
    2e04:	0bad0000 	.word	0x0bad0000
    2e08:	0bad000c 	.word	0x0bad000c

00002e0c <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    2e0c:	b110      	cbz	r0, 2e14 <nrfx_clock_start+0x8>
    2e0e:	2801      	cmp	r0, #1
    2e10:	d025      	beq.n	2e5e <nrfx_clock_start+0x52>
    2e12:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2e14:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2e18:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    2e1c:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2e20:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    2e24:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    2e28:	d111      	bne.n	2e4e <nrfx_clock_start+0x42>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2e2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2e2e:	2200      	movs	r2, #0
    2e30:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2e34:	4b0f      	ldr	r3, [pc, #60]	; (2e74 <nrfx_clock_start+0x68>)
    2e36:	2200      	movs	r2, #0
    2e38:	601a      	str	r2, [r3, #0]
    2e3a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    2e3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2e40:	2202      	movs	r2, #2
    2e42:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2e46:	3308      	adds	r3, #8
    2e48:	2201      	movs	r2, #1
    2e4a:	601a      	str	r2, [r3, #0]
}
    2e4c:	4770      	bx	lr
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    2e4e:	2b01      	cmp	r3, #1
    2e50:	d1eb      	bne.n	2e2a <nrfx_clock_start+0x1e>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2e52:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2e56:	2201      	movs	r2, #1
    2e58:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    2e5c:	e7ea      	b.n	2e34 <nrfx_clock_start+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2e5e:	4b06      	ldr	r3, [pc, #24]	; (2e78 <nrfx_clock_start+0x6c>)
    2e60:	2200      	movs	r2, #0
    2e62:	601a      	str	r2, [r3, #0]
    2e64:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    2e66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2e6a:	2201      	movs	r2, #1
    2e6c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2e70:	601a      	str	r2, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    2e72:	4770      	bx	lr
    2e74:	40000104 	.word	0x40000104
    2e78:	40000100 	.word	0x40000100

00002e7c <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    2e7c:	b530      	push	{r4, r5, lr}
    2e7e:	b083      	sub	sp, #12
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    2e80:	4604      	mov	r4, r0
    2e82:	b118      	cbz	r0, 2e8c <nrfx_clock_stop+0x10>
    2e84:	2801      	cmp	r0, #1
    2e86:	d013      	beq.n	2eb0 <nrfx_clock_stop+0x34>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    2e88:	b003      	add	sp, #12
    2e8a:	bd30      	pop	{r4, r5, pc}
    p_reg->INTENCLR = mask;
    2e8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2e90:	2202      	movs	r2, #2
    2e92:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2e96:	f503 7382 	add.w	r3, r3, #260	; 0x104
    2e9a:	2200      	movs	r2, #0
    2e9c:	601a      	str	r2, [r3, #0]
    2e9e:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2ea0:	4b39      	ldr	r3, [pc, #228]	; (2f88 <nrfx_clock_stop+0x10c>)
    2ea2:	2201      	movs	r2, #1
    2ea4:	601a      	str	r2, [r3, #0]
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    2ea6:	2c01      	cmp	r4, #1
    2ea8:	d00f      	beq.n	2eca <nrfx_clock_stop+0x4e>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    2eaa:	f242 7510 	movw	r5, #10000	; 0x2710
    2eae:	e052      	b.n	2f56 <nrfx_clock_stop+0xda>
    p_reg->INTENCLR = mask;
    2eb0:	2301      	movs	r3, #1
    2eb2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2eb6:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2eba:	f502 7280 	add.w	r2, r2, #256	; 0x100
    2ebe:	2100      	movs	r1, #0
    2ec0:	6011      	str	r1, [r2, #0]
    2ec2:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2ec4:	4a31      	ldr	r2, [pc, #196]	; (2f8c <nrfx_clock_stop+0x110>)
    2ec6:	6013      	str	r3, [r2, #0]
}
    2ec8:	e7ed      	b.n	2ea6 <nrfx_clock_stop+0x2a>
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    2eca:	2301      	movs	r3, #1
    2ecc:	f88d 3007 	strb.w	r3, [sp, #7]
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    2ed0:	f242 7510 	movw	r5, #10000	; 0x2710
    2ed4:	e018      	b.n	2f08 <nrfx_clock_stop+0x8c>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2ed6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2eda:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    2ede:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    2ee2:	f8cd 3007 	str.w	r3, [sp, #7]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2ee6:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    2eea:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2eee:	d120      	bne.n	2f32 <nrfx_clock_stop+0xb6>
    return false;
    2ef0:	2300      	movs	r3, #0
    2ef2:	2b00      	cmp	r3, #0
    2ef4:	d042      	beq.n	2f7c <nrfx_clock_stop+0x100>
    2ef6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2efa:	2b01      	cmp	r3, #1
    2efc:	d13e      	bne.n	2f7c <nrfx_clock_stop+0x100>
    2efe:	2001      	movs	r0, #1
    2f00:	f002 ff93 	bl	5e2a <nrfx_busy_wait>
    2f04:	3d01      	subs	r5, #1
    2f06:	d039      	beq.n	2f7c <nrfx_clock_stop+0x100>
    switch (domain)
    2f08:	2c00      	cmp	r4, #0
    2f0a:	d0e4      	beq.n	2ed6 <nrfx_clock_stop+0x5a>
    2f0c:	2c01      	cmp	r4, #1
    2f0e:	d001      	beq.n	2f14 <nrfx_clock_stop+0x98>
    2f10:	2300      	movs	r3, #0
    2f12:	e7ee      	b.n	2ef2 <nrfx_clock_stop+0x76>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2f14:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2f18:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
    2f1c:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    2f20:	f88d 3007 	strb.w	r3, [sp, #7]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2f24:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
    2f28:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2f2c:	d103      	bne.n	2f36 <nrfx_clock_stop+0xba>
    return false;
    2f2e:	2300      	movs	r3, #0
    2f30:	e7df      	b.n	2ef2 <nrfx_clock_stop+0x76>
                return true;
    2f32:	2301      	movs	r3, #1
    2f34:	e7dd      	b.n	2ef2 <nrfx_clock_stop+0x76>
                return true;
    2f36:	2301      	movs	r3, #1
    2f38:	e7db      	b.n	2ef2 <nrfx_clock_stop+0x76>
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2f3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2f3e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    2f42:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2f46:	d115      	bne.n	2f74 <nrfx_clock_stop+0xf8>
    return false;
    2f48:	2300      	movs	r3, #0
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    2f4a:	b1bb      	cbz	r3, 2f7c <nrfx_clock_stop+0x100>
    2f4c:	2001      	movs	r0, #1
    2f4e:	f002 ff6c 	bl	5e2a <nrfx_busy_wait>
    2f52:	3d01      	subs	r5, #1
    2f54:	d012      	beq.n	2f7c <nrfx_clock_stop+0x100>
    switch (domain)
    2f56:	2c00      	cmp	r4, #0
    2f58:	d0ef      	beq.n	2f3a <nrfx_clock_stop+0xbe>
    2f5a:	2c01      	cmp	r4, #1
    2f5c:	d001      	beq.n	2f62 <nrfx_clock_stop+0xe6>
    2f5e:	2300      	movs	r3, #0
    2f60:	e7f3      	b.n	2f4a <nrfx_clock_stop+0xce>
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2f62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2f66:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    2f6a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2f6e:	d103      	bne.n	2f78 <nrfx_clock_stop+0xfc>
    return false;
    2f70:	2300      	movs	r3, #0
    2f72:	e7ea      	b.n	2f4a <nrfx_clock_stop+0xce>
                return true;
    2f74:	2301      	movs	r3, #1
    2f76:	e7e8      	b.n	2f4a <nrfx_clock_stop+0xce>
                return true;
    2f78:	2301      	movs	r3, #1
    2f7a:	e7e6      	b.n	2f4a <nrfx_clock_stop+0xce>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    2f7c:	2c01      	cmp	r4, #1
    2f7e:	d183      	bne.n	2e88 <nrfx_clock_stop+0xc>
            m_clock_cb.hfclk_started = false;
    2f80:	4b03      	ldr	r3, [pc, #12]	; (2f90 <nrfx_clock_stop+0x114>)
    2f82:	2200      	movs	r2, #0
    2f84:	715a      	strb	r2, [r3, #5]
    2f86:	e77f      	b.n	2e88 <nrfx_clock_stop+0xc>
    2f88:	4000000c 	.word	0x4000000c
    2f8c:	40000004 	.word	0x40000004
    2f90:	20000abc 	.word	0x20000abc

00002f94 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2f94:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2f96:	4b1b      	ldr	r3, [pc, #108]	; (3004 <nrfx_power_clock_irq_handler+0x70>)
    2f98:	681b      	ldr	r3, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2f9a:	b183      	cbz	r3, 2fbe <nrfx_power_clock_irq_handler+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2f9c:	4b19      	ldr	r3, [pc, #100]	; (3004 <nrfx_power_clock_irq_handler+0x70>)
    2f9e:	2200      	movs	r2, #0
    2fa0:	601a      	str	r2, [r3, #0]
    2fa2:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    2fa4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2fa8:	2201      	movs	r2, #1
    2faa:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    2fae:	4b16      	ldr	r3, [pc, #88]	; (3008 <nrfx_power_clock_irq_handler+0x74>)
    2fb0:	795b      	ldrb	r3, [r3, #5]
    2fb2:	b923      	cbnz	r3, 2fbe <nrfx_power_clock_irq_handler+0x2a>
        {
            m_clock_cb.hfclk_started = true;
    2fb4:	4b14      	ldr	r3, [pc, #80]	; (3008 <nrfx_power_clock_irq_handler+0x74>)
    2fb6:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2fb8:	681b      	ldr	r3, [r3, #0]
    2fba:	2000      	movs	r0, #0
    2fbc:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2fbe:	4b13      	ldr	r3, [pc, #76]	; (300c <nrfx_power_clock_irq_handler+0x78>)
    2fc0:	681b      	ldr	r3, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2fc2:	b19b      	cbz	r3, 2fec <nrfx_power_clock_irq_handler+0x58>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2fc4:	4b11      	ldr	r3, [pc, #68]	; (300c <nrfx_power_clock_irq_handler+0x78>)
    2fc6:	2200      	movs	r2, #0
    2fc8:	601a      	str	r2, [r3, #0]
    2fca:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2fcc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2fd0:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2fd4:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2fd8:	f012 0f03 	tst.w	r2, #3
    2fdc:	d107      	bne.n	2fee <nrfx_power_clock_irq_handler+0x5a>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2fde:	2301      	movs	r3, #1
    2fe0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2fe4:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2fe8:	3208      	adds	r2, #8
    2fea:	6013      	str	r3, [r2, #0]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    2fec:	bd08      	pop	{r3, pc}
    p_reg->INTENCLR = mask;
    2fee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2ff2:	2202      	movs	r2, #2
    2ff4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2ff8:	4b03      	ldr	r3, [pc, #12]	; (3008 <nrfx_power_clock_irq_handler+0x74>)
    2ffa:	681b      	ldr	r3, [r3, #0]
    2ffc:	2001      	movs	r0, #1
    2ffe:	4798      	blx	r3
}
    3000:	e7f4      	b.n	2fec <nrfx_power_clock_irq_handler+0x58>
    3002:	bf00      	nop
    3004:	40000100 	.word	0x40000100
    3008:	20000abc 	.word	0x20000abc
    300c:	40000104 	.word	0x40000104

00003010 <pin_in_use>:
 *
 * @return True if pin is in use.
 */
static bool pin_in_use(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3010:	3008      	adds	r0, #8
    3012:	4b03      	ldr	r3, [pc, #12]	; (3020 <pin_in_use+0x10>)
    3014:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    3018:	f000 0001 	and.w	r0, r0, #1
    301c:	4770      	bx	lr
    301e:	bf00      	nop
    3020:	20000054 	.word	0x20000054

00003024 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3024:	3008      	adds	r0, #8
    3026:	4b03      	ldr	r3, [pc, #12]	; (3034 <pin_in_use_by_te+0x10>)
    3028:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    302c:	f3c0 1040 	ubfx	r0, r0, #5, #1
    3030:	4770      	bx	lr
    3032:	bf00      	nop
    3034:	20000054 	.word	0x20000054

00003038 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    3038:	3008      	adds	r0, #8
    303a:	4b04      	ldr	r3, [pc, #16]	; (304c <pin_has_trigger+0x14>)
    303c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    3040:	f010 001c 	ands.w	r0, r0, #28
    3044:	bf18      	it	ne
    3046:	2001      	movne	r0, #1
    3048:	4770      	bx	lr
    304a:	bf00      	nop
    304c:	20000054 	.word	0x20000054

00003050 <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3050:	3008      	adds	r0, #8
    3052:	4b03      	ldr	r3, [pc, #12]	; (3060 <pin_is_output+0x10>)
    3054:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    3058:	f3c0 0040 	ubfx	r0, r0, #1, #1
    305c:	4770      	bx	lr
    305e:	bf00      	nop
    3060:	20000054 	.word	0x20000054

00003064 <pin_te_get>:
}

/* Returns gpiote TE channel associated with the pin */
static uint8_t pin_te_get(nrfx_gpiote_pin_t pin)
{
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3064:	3008      	adds	r0, #8
    3066:	4b02      	ldr	r3, [pc, #8]	; (3070 <pin_te_get+0xc>)
    3068:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    306c:	0b40      	lsrs	r0, r0, #13
    306e:	4770      	bx	lr
    3070:	20000054 	.word	0x20000054

00003074 <handler_in_use>:
}

static bool handler_in_use(int32_t handler_id)
{

    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3074:	2200      	movs	r2, #0
    3076:	e004      	b.n	3082 <handler_in_use+0xe>
    {
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    3078:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    307c:	4283      	cmp	r3, r0
    307e:	d00f      	beq.n	30a0 <handler_in_use+0x2c>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3080:	3201      	adds	r2, #1
    3082:	2a2f      	cmp	r2, #47	; 0x2f
    3084:	d80a      	bhi.n	309c <handler_in_use+0x28>
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    3086:	f102 0308 	add.w	r3, r2, #8
    308a:	4906      	ldr	r1, [pc, #24]	; (30a4 <handler_in_use+0x30>)
    308c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    3090:	f413 7f80 	tst.w	r3, #256	; 0x100
    3094:	d0f0      	beq.n	3078 <handler_in_use+0x4>
    3096:	f3c3 2343 	ubfx	r3, r3, #9, #4
    309a:	e7ef      	b.n	307c <handler_in_use+0x8>
        {
            return true;
        }
    }

    return false;
    309c:	2000      	movs	r0, #0
    309e:	4770      	bx	lr
            return true;
    30a0:	2001      	movs	r0, #1
}
    30a2:	4770      	bx	lr
    30a4:	20000054 	.word	0x20000054

000030a8 <find_handler>:
    return NRFX_SUCCESS;
}

static int32_t find_handler(nrfx_gpiote_interrupt_handler_t handler, void * p_context)
{
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    30a8:	2300      	movs	r3, #0
    30aa:	b113      	cbz	r3, 30b2 <find_handler+0xa>
        {
            return i;
        }
    }

    return -1;
    30ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    30b0:	4770      	bx	lr
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    30b2:	4a07      	ldr	r2, [pc, #28]	; (30d0 <find_handler+0x28>)
    30b4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    30b8:	4282      	cmp	r2, r0
    30ba:	d001      	beq.n	30c0 <find_handler+0x18>
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    30bc:	3301      	adds	r3, #1
    30be:	e7f4      	b.n	30aa <find_handler+0x2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    30c0:	4a03      	ldr	r2, [pc, #12]	; (30d0 <find_handler+0x28>)
    30c2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    30c6:	6852      	ldr	r2, [r2, #4]
    30c8:	428a      	cmp	r2, r1
    30ca:	d1f7      	bne.n	30bc <find_handler+0x14>
            return i;
    30cc:	4618      	mov	r0, r3
    30ce:	4770      	bx	lr
    30d0:	20000054 	.word	0x20000054

000030d4 <channel_handler_get>:
}

/* Return handler associated with given pin or null. */
static nrfx_gpiote_handler_config_t const * channel_handler_get(nrfx_gpiote_pin_t pin)
{
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    30d4:	3008      	adds	r0, #8
    30d6:	4b06      	ldr	r3, [pc, #24]	; (30f0 <channel_handler_get+0x1c>)
    30d8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    30dc:	f410 7f80 	tst.w	r0, #256	; 0x100
    30e0:	d004      	beq.n	30ec <channel_handler_get+0x18>
    30e2:	f3c0 2043 	ubfx	r0, r0, #9, #4
    if (handler_id == PIN_FLAG_NO_HANDLER)
    {
        return NULL;
    }

    return &m_cb.handlers[handler_id];
    30e6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    30ea:	4770      	bx	lr
        return NULL;
    30ec:	2000      	movs	r0, #0
}
    30ee:	4770      	bx	lr
    30f0:	20000054 	.word	0x20000054

000030f4 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    30f4:	b570      	push	{r4, r5, r6, lr}
    30f6:	4604      	mov	r4, r0
    30f8:	460d      	mov	r5, r1
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);
    30fa:	f7ff ffeb 	bl	30d4 <channel_handler_get>

    if (handler)
    30fe:	b120      	cbz	r0, 310a <call_handler+0x16>
    {
        handler->handler(pin, trigger, handler->p_context);
    3100:	6806      	ldr	r6, [r0, #0]
    3102:	6842      	ldr	r2, [r0, #4]
    3104:	4629      	mov	r1, r5
    3106:	4620      	mov	r0, r4
    3108:	47b0      	blx	r6
    }
    if (m_cb.global_handler.handler)
    310a:	4b04      	ldr	r3, [pc, #16]	; (311c <call_handler+0x28>)
    310c:	689b      	ldr	r3, [r3, #8]
    310e:	b123      	cbz	r3, 311a <call_handler+0x26>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3110:	4a02      	ldr	r2, [pc, #8]	; (311c <call_handler+0x28>)
    3112:	68d2      	ldr	r2, [r2, #12]
    3114:	4629      	mov	r1, r5
    3116:	4620      	mov	r0, r4
    3118:	4798      	blx	r3
    }
}
    311a:	bd70      	pop	{r4, r5, r6, pc}
    311c:	20000054 	.word	0x20000054

00003120 <next_sense_cond_call_handler>:

static void next_sense_cond_call_handler(nrfx_gpiote_pin_t     pin,
                                         nrfx_gpiote_trigger_t trigger,
                                         nrf_gpio_pin_sense_t  sense)
{
    3120:	b570      	push	{r4, r5, r6, lr}
    3122:	4604      	mov	r4, r0
    3124:	460d      	mov	r5, r1
    3126:	4616      	mov	r6, r2
    if (is_level(trigger))
    3128:	4608      	mov	r0, r1
    312a:	f002 fea3 	bl	5e74 <is_level>
    312e:	b9d0      	cbnz	r0, 3166 <next_sense_cond_call_handler+0x46>
    {
        /* Reconfigure sense to the opposite level, so the internal PINx.DETECT signal
         * can be deasserted. Therefore PORT event can be generated again,
         * unless some other PINx.DETECT signal is still active. */
        nrf_gpio_pin_sense_t next_sense = (sense == NRF_GPIO_PIN_SENSE_HIGH) ?
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3130:	2e02      	cmp	r6, #2
    3132:	d03e      	beq.n	31b2 <next_sense_cond_call_handler+0x92>
    3134:	2002      	movs	r0, #2
    *p_pin = pin_number & 0x1F;
    3136:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    313a:	0961      	lsrs	r1, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    313c:	2901      	cmp	r1, #1
    313e:	d03a      	beq.n	31b6 <next_sense_cond_call_handler+0x96>
        case 0: return NRF_P0;
    3140:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3144:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3148:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
    314c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3150:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    3154:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        nrf_gpio_cfg_sense_set(pin, next_sense);

        /* Invoke user handler only if the sensed pin level matches its polarity
         * configuration. Call handler unconditionally in case of toggle trigger or
         * level trigger. */
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    3158:	2d03      	cmp	r5, #3
    315a:	d030      	beq.n	31be <next_sense_cond_call_handler+0x9e>
    315c:	2e02      	cmp	r6, #2
    315e:	d02c      	beq.n	31ba <next_sense_cond_call_handler+0x9a>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    3160:	2e03      	cmp	r6, #3
    3162:	d031      	beq.n	31c8 <next_sense_cond_call_handler+0xa8>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
        {
            call_handler(pin, trigger);
        }
    }
}
    3164:	bd70      	pop	{r4, r5, r6, pc}
        call_handler(pin, trigger);
    3166:	4629      	mov	r1, r5
    3168:	4620      	mov	r0, r4
    316a:	f7ff ffc3 	bl	30f4 <call_handler>
    *p_pin = pin_number & 0x1F;
    316e:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    3172:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3174:	2c01      	cmp	r4, #1
    3176:	d01a      	beq.n	31ae <next_sense_cond_call_handler+0x8e>
        case 0: return NRF_P0;
    3178:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    317c:	f503 72e0 	add.w	r2, r3, #448	; 0x1c0
    3180:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    3184:	f3c2 4201 	ubfx	r2, r2, #16, #2
        if (nrf_gpio_pin_sense_get(pin) == sense)
    3188:	4296      	cmp	r6, r2
    318a:	d1eb      	bne.n	3164 <next_sense_cond_call_handler+0x44>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    318c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3190:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    3194:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    3198:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    uint32_t cnf = reg->PIN_CNF[pin_number];
    319c:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    31a0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    31a4:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    31a8:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
}
    31ac:	e7da      	b.n	3164 <next_sense_cond_call_handler+0x44>
        case 1: return NRF_P1;
    31ae:	4908      	ldr	r1, [pc, #32]	; (31d0 <next_sense_cond_call_handler+0xb0>)
    31b0:	e7e4      	b.n	317c <next_sense_cond_call_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    31b2:	2003      	movs	r0, #3
    31b4:	e7bf      	b.n	3136 <next_sense_cond_call_handler+0x16>
    31b6:	4906      	ldr	r1, [pc, #24]	; (31d0 <next_sense_cond_call_handler+0xb0>)
    31b8:	e7c4      	b.n	3144 <next_sense_cond_call_handler+0x24>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    31ba:	2d01      	cmp	r5, #1
    31bc:	d1d0      	bne.n	3160 <next_sense_cond_call_handler+0x40>
            call_handler(pin, trigger);
    31be:	4629      	mov	r1, r5
    31c0:	4620      	mov	r0, r4
    31c2:	f7ff ff97 	bl	30f4 <call_handler>
}
    31c6:	e7cd      	b.n	3164 <next_sense_cond_call_handler+0x44>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    31c8:	2d02      	cmp	r5, #2
    31ca:	d1cb      	bne.n	3164 <next_sense_cond_call_handler+0x44>
    31cc:	e7f7      	b.n	31be <next_sense_cond_call_handler+0x9e>
    31ce:	bf00      	nop
    31d0:	50000300 	.word	0x50000300

000031d4 <latch_pending_read_and_check>:

#if defined(NRF_GPIO_LATCH_PRESENT)
static bool latch_pending_read_and_check(uint32_t * latch)
{
    31d4:	b410      	push	{r4}
    31d6:	b083      	sub	sp, #12
    31d8:	4604      	mov	r4, r0
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    31da:	4b12      	ldr	r3, [pc, #72]	; (3224 <latch_pending_read_and_check+0x50>)
    31dc:	e893 0003 	ldmia.w	r3, {r0, r1}
    31e0:	ab02      	add	r3, sp, #8
    31e2:	e903 0003 	stmdb	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    31e6:	4620      	mov	r0, r4
    31e8:	2300      	movs	r3, #0
    31ea:	e00b      	b.n	3204 <latch_pending_read_and_check+0x30>
        *p_masks = gpio_regs[i]->LATCH;
    31ec:	aa02      	add	r2, sp, #8
    31ee:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    31f2:	f852 2c08 	ldr.w	r2, [r2, #-8]
    31f6:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    31fa:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    31fe:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    3202:	3301      	adds	r3, #1
    3204:	2b01      	cmp	r3, #1
    3206:	d9f1      	bls.n	31ec <latch_pending_read_and_check+0x18>
    nrf_gpio_latches_read_and_clear(0, GPIO_COUNT, latch);

    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    3208:	2300      	movs	r3, #0
    320a:	2b01      	cmp	r3, #1
    320c:	d804      	bhi.n	3218 <latch_pending_read_and_check+0x44>
    {
        if (latch[port_idx])
    320e:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    3212:	b92a      	cbnz	r2, 3220 <latch_pending_read_and_check+0x4c>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    3214:	3301      	adds	r3, #1
    3216:	e7f8      	b.n	320a <latch_pending_read_and_check+0x36>
             * before or during the interrupt processing. Therefore event-processing loop
             * should be executed again. */
            return true;
        }
    }
    return false;
    3218:	2000      	movs	r0, #0
}
    321a:	b003      	add	sp, #12
    321c:	bc10      	pop	{r4}
    321e:	4770      	bx	lr
            return true;
    3220:	2001      	movs	r0, #1
    3222:	e7fa      	b.n	321a <latch_pending_read_and_check+0x46>
    3224:	000065d0 	.word	0x000065d0

00003228 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3228:	f100 0208 	add.w	r2, r0, #8
    322c:	4b0e      	ldr	r3, [pc, #56]	; (3268 <release_handler+0x40>)
    322e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3232:	f413 7f80 	tst.w	r3, #256	; 0x100
    3236:	d016      	beq.n	3266 <release_handler+0x3e>
{
    3238:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    323a:	f3c3 2443 	ubfx	r4, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    323e:	4610      	mov	r0, r2
    3240:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    3244:	4a08      	ldr	r2, [pc, #32]	; (3268 <release_handler+0x40>)
    3246:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    if (!handler_in_use(handler_id))
    324a:	4620      	mov	r0, r4
    324c:	f7ff ff12 	bl	3074 <handler_in_use>
    3250:	b100      	cbz	r0, 3254 <release_handler+0x2c>
}
    3252:	bd10      	pop	{r4, pc}
        m_cb.handlers[handler_id].handler = NULL;
    3254:	4804      	ldr	r0, [pc, #16]	; (3268 <release_handler+0x40>)
    3256:	2300      	movs	r3, #0
    3258:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    325c:	4621      	mov	r1, r4
    325e:	3074      	adds	r0, #116	; 0x74
    3260:	f7ff fd9c 	bl	2d9c <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    3264:	e7f5      	b.n	3252 <release_handler+0x2a>
    3266:	4770      	bx	lr
    3268:	20000054 	.word	0x20000054

0000326c <pin_handler_trigger_uninit>:
{
    326c:	b510      	push	{r4, lr}
    326e:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin))
    3270:	f7ff fed8 	bl	3024 <pin_in_use_by_te>
    3274:	b140      	cbz	r0, 3288 <pin_handler_trigger_uninit+0x1c>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    3276:	4620      	mov	r0, r4
    3278:	f7ff fef4 	bl	3064 <pin_te_get>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    327c:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    3280:	4b06      	ldr	r3, [pc, #24]	; (329c <pin_handler_trigger_uninit+0x30>)
    3282:	2200      	movs	r2, #0
    3284:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    release_handler(pin);
    3288:	4620      	mov	r0, r4
    328a:	f7ff ffcd 	bl	3228 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    328e:	3408      	adds	r4, #8
    3290:	4b03      	ldr	r3, [pc, #12]	; (32a0 <pin_handler_trigger_uninit+0x34>)
    3292:	2200      	movs	r2, #0
    3294:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
}
    3298:	bd10      	pop	{r4, pc}
    329a:	bf00      	nop
    329c:	40006000 	.word	0x40006000
    32a0:	20000054 	.word	0x20000054

000032a4 <pin_handler_set>:
{
    32a4:	b570      	push	{r4, r5, r6, lr}
    32a6:	b082      	sub	sp, #8
    32a8:	4606      	mov	r6, r0
    32aa:	460c      	mov	r4, r1
    32ac:	4615      	mov	r5, r2
    release_handler(pin);
    32ae:	f7ff ffbb 	bl	3228 <release_handler>
    if (!handler)
    32b2:	b324      	cbz	r4, 32fe <pin_handler_set+0x5a>
    handler_id = find_handler(handler, p_context);
    32b4:	4629      	mov	r1, r5
    32b6:	4620      	mov	r0, r4
    32b8:	f7ff fef6 	bl	30a8 <find_handler>
    if (handler_id < 0)
    32bc:	1e03      	subs	r3, r0, #0
    32be:	db13      	blt.n	32e8 <pin_handler_set+0x44>
    m_cb.handlers[handler_id].handler = handler;
    32c0:	4a10      	ldr	r2, [pc, #64]	; (3304 <pin_handler_set+0x60>)
    32c2:	f842 4033 	str.w	r4, [r2, r3, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    32c6:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
    32ca:	604d      	str	r5, [r1, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    32cc:	025b      	lsls	r3, r3, #9
    32ce:	b29b      	uxth	r3, r3
    32d0:	f106 0008 	add.w	r0, r6, #8
    32d4:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
    32d8:	430b      	orrs	r3, r1
    32da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    32de:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    return NRFX_SUCCESS;
    32e2:	4809      	ldr	r0, [pc, #36]	; (3308 <pin_handler_set+0x64>)
}
    32e4:	b002      	add	sp, #8
    32e6:	bd70      	pop	{r4, r5, r6, pc}
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    32e8:	f10d 0107 	add.w	r1, sp, #7
    32ec:	4807      	ldr	r0, [pc, #28]	; (330c <pin_handler_set+0x68>)
    32ee:	f7ff fd31 	bl	2d54 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    32f2:	4b05      	ldr	r3, [pc, #20]	; (3308 <pin_handler_set+0x64>)
    32f4:	4298      	cmp	r0, r3
    32f6:	d1f5      	bne.n	32e4 <pin_handler_set+0x40>
        handler_id = (int32_t)id;
    32f8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    32fc:	e7e0      	b.n	32c0 <pin_handler_set+0x1c>
        return NRFX_SUCCESS;
    32fe:	4802      	ldr	r0, [pc, #8]	; (3308 <pin_handler_set+0x64>)
    3300:	e7f0      	b.n	32e4 <pin_handler_set+0x40>
    3302:	bf00      	nop
    3304:	20000054 	.word	0x20000054
    3308:	0bad0000 	.word	0x0bad0000
    330c:	200000c8 	.word	0x200000c8

00003310 <port_event_handle>:

static void port_event_handle(void)
{
    3310:	b570      	push	{r4, r5, r6, lr}
    3312:	b084      	sub	sp, #16
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    3314:	4a2c      	ldr	r2, [pc, #176]	; (33c8 <port_event_handle+0xb8>)
    3316:	466b      	mov	r3, sp
    3318:	e892 0003 	ldmia.w	r2, {r0, r1}
    331c:	e883 0003 	stmia.w	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    3320:	2300      	movs	r3, #0
    3322:	a802      	add	r0, sp, #8
    3324:	e00b      	b.n	333e <port_event_handle+0x2e>
        *p_masks = gpio_regs[i]->LATCH;
    3326:	aa04      	add	r2, sp, #16
    3328:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    332c:	f852 2c10 	ldr.w	r2, [r2, #-16]
    3330:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    3334:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    3338:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    333c:	3301      	adds	r3, #1
    333e:	2b01      	cmp	r3, #1
    3340:	d9f1      	bls.n	3326 <port_event_handle+0x16>
    3342:	e03d      	b.n	33c0 <port_event_handle+0xb0>
        case 1: return NRF_P1;
    3344:	4e21      	ldr	r6, [pc, #132]	; (33cc <port_event_handle+0xbc>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3346:	f505 73e0 	add.w	r3, r5, #448	; 0x1c0
    334a:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);

                nrf_bitmask_bit_clear(pin, latch);
                sense = nrf_gpio_pin_sense_get(pin);

                next_sense_cond_call_handler(pin, trigger, sense);
    334e:	f3c2 4201 	ubfx	r2, r2, #16, #2
    3352:	f7ff fee5 	bl	3120 <next_sense_cond_call_handler>
    reg->LATCH = (1 << pin_number);
    3356:	2301      	movs	r3, #1
    3358:	40ab      	lsls	r3, r5
    335a:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
            while (latch[i])
    335e:	ab04      	add	r3, sp, #16
    3360:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    3364:	f853 0c08 	ldr.w	r0, [r3, #-8]
    3368:	b1f8      	cbz	r0, 33aa <port_event_handle+0x9a>
                uint32_t pin = NRF_CTZ(latch[i]);
    336a:	fa90 f0a0 	rbit	r0, r0
    336e:	fab0 f080 	clz	r0, r0
                pin += 32 * i;
    3372:	eb00 1044 	add.w	r0, r0, r4, lsl #5
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3376:	f100 0208 	add.w	r2, r0, #8
    337a:	4b15      	ldr	r3, [pc, #84]	; (33d0 <port_event_handle+0xc0>)
    337c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
    3380:	f3c1 0182 	ubfx	r1, r1, #2, #3
 * @param[in,out] p_mask Pointer to mask with bit fields.
 */
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    3384:	08c5      	lsrs	r5, r0, #3
    bit = BITMASK_RELBIT_GET(bit);
    3386:	f000 0207 	and.w	r2, r0, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    338a:	ae02      	add	r6, sp, #8
    338c:	2301      	movs	r3, #1
    338e:	fa03 f202 	lsl.w	r2, r3, r2
    3392:	5d73      	ldrb	r3, [r6, r5]
    3394:	ea23 0302 	bic.w	r3, r3, r2
    3398:	5573      	strb	r3, [r6, r5]
    *p_pin = pin_number & 0x1F;
    339a:	f000 051f 	and.w	r5, r0, #31
    return pin_number >> 5;
    339e:	0943      	lsrs	r3, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    33a0:	2b01      	cmp	r3, #1
    33a2:	d0cf      	beq.n	3344 <port_event_handle+0x34>
        case 0: return NRF_P0;
    33a4:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    33a8:	e7cd      	b.n	3346 <port_event_handle+0x36>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    33aa:	3401      	adds	r4, #1
    33ac:	2c01      	cmp	r4, #1
    33ae:	d9d6      	bls.n	335e <port_event_handle+0x4e>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    33b0:	4b08      	ldr	r3, [pc, #32]	; (33d4 <port_event_handle+0xc4>)
    33b2:	2200      	movs	r2, #0
    33b4:	601a      	str	r2, [r3, #0]
    33b6:	681b      	ldr	r3, [r3, #0]
        }

        /* All pins have been handled, clear PORT, check latch again in case
         * something came between deciding to exit and clearing PORT event. */
        nrf_gpiote_event_clear(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT);
    } while (latch_pending_read_and_check(latch));
    33b8:	a802      	add	r0, sp, #8
    33ba:	f7ff ff0b 	bl	31d4 <latch_pending_read_and_check>
    33be:	b108      	cbz	r0, 33c4 <port_event_handle+0xb4>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    33c0:	2400      	movs	r4, #0
    33c2:	e7f3      	b.n	33ac <port_event_handle+0x9c>
}
    33c4:	b004      	add	sp, #16
    33c6:	bd70      	pop	{r4, r5, r6, pc}
    33c8:	000065d0 	.word	0x000065d0
    33cc:	50000300 	.word	0x50000300
    33d0:	20000054 	.word	0x20000054
    33d4:	4000617c 	.word	0x4000617c

000033d8 <gpiote_evt_handle>:
    } while (input_read_and_check(input, pins_to_check));
}
#endif // defined(NRF_GPIO_LATCH_PRESENT)

static void gpiote_evt_handle(uint32_t mask)
{
    33d8:	b538      	push	{r3, r4, r5, lr}
    33da:	4604      	mov	r4, r0
    while (mask)
    33dc:	b1cc      	cbz	r4, 3412 <gpiote_evt_handle+0x3a>
    {
        uint32_t ch = NRF_CTZ(mask);
    33de:	fa94 f3a4 	rbit	r3, r4
    33e2:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    33e6:	2201      	movs	r2, #1
    33e8:	409a      	lsls	r2, r3
    33ea:	ea24 0402 	bic.w	r4, r4, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    33ee:	4a09      	ldr	r2, [pc, #36]	; (3414 <gpiote_evt_handle+0x3c>)
    33f0:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    33f4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    33f8:	f3c5 2505 	ubfx	r5, r5, #8, #6
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    33fc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        nrfx_gpiote_pin_t pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, ch);
        nrf_gpiote_polarity_t polarity = nrf_gpiote_event_polarity_get(NRF_GPIOTE, ch);

        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    3400:	f3c0 4001 	ubfx	r0, r0, #16, #2
    3404:	f002 fd34 	bl	5e70 <gpiote_polarity_to_trigger>
    3408:	4601      	mov	r1, r0
    340a:	4628      	mov	r0, r5
    340c:	f7ff fe72 	bl	30f4 <call_handler>
    3410:	e7e4      	b.n	33dc <gpiote_evt_handle+0x4>
    }
}
    3412:	bd38      	pop	{r3, r4, r5, pc}
    3414:	40006000 	.word	0x40006000

00003418 <nrfx_gpiote_input_configure>:
{
    3418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    341c:	4604      	mov	r4, r0
    341e:	4615      	mov	r5, r2
    3420:	461e      	mov	r6, r3
    if (p_input_config)
    3422:	b361      	cbz	r1, 347e <nrfx_gpiote_input_configure+0x66>
    3424:	460f      	mov	r7, r1
        if (pin_is_task_output(pin))
    3426:	f002 fd0d 	bl	5e44 <pin_is_task_output>
    342a:	2800      	cmp	r0, #0
    342c:	f040 8097 	bne.w	355e <nrfx_gpiote_input_configure+0x146>
    *p_pin = pin_number & 0x1F;
    3430:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    3434:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3436:	2b01      	cmp	r3, #1
    3438:	d042      	beq.n	34c0 <nrfx_gpiote_input_configure+0xa8>
        case 0: return NRF_P0;
    343a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    343e:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    3442:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    3446:	2f00      	cmp	r7, #0
    3448:	d03c      	beq.n	34c4 <nrfx_gpiote_input_configure+0xac>
    344a:	210c      	movs	r1, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    344c:	f041 0103 	orr.w	r1, r1, #3
    cnf &= ~to_update;
    3450:	ea23 0301 	bic.w	r3, r3, r1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3454:	2f00      	cmp	r7, #0
    3456:	d037      	beq.n	34c8 <nrfx_gpiote_input_configure+0xb0>
    3458:	7839      	ldrb	r1, [r7, #0]
    345a:	0089      	lsls	r1, r1, #2
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    345c:	430b      	orrs	r3, r1
    reg->PIN_CNF[pin_number] = cnf;
    345e:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3462:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    3466:	4a42      	ldr	r2, [pc, #264]	; (3570 <nrfx_gpiote_input_configure+0x158>)
    3468:	f104 0108 	add.w	r1, r4, #8
    346c:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3470:	f023 0302 	bic.w	r3, r3, #2
    3474:	b29b      	uxth	r3, r3
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    3476:	f043 0301 	orr.w	r3, r3, #1
    347a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    347e:	b1b5      	cbz	r5, 34ae <nrfx_gpiote_input_configure+0x96>
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    3480:	f895 8000 	ldrb.w	r8, [r5]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    3484:	f8d5 9004 	ldr.w	r9, [r5, #4]
        if (pin_is_output(pin))
    3488:	4620      	mov	r0, r4
    348a:	f7ff fde1 	bl	3050 <pin_is_output>
    348e:	b1e8      	cbz	r0, 34cc <nrfx_gpiote_input_configure+0xb4>
            if (use_evt)
    3490:	f1b9 0f00 	cmp.w	r9, #0
    3494:	d165      	bne.n	3562 <nrfx_gpiote_input_configure+0x14a>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    3496:	4b36      	ldr	r3, [pc, #216]	; (3570 <nrfx_gpiote_input_configure+0x158>)
    3498:	f104 0208 	add.w	r2, r4, #8
    349c:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
    34a0:	f020 001c 	bic.w	r0, r0, #28
    34a4:	b280      	uxth	r0, r0
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    34a6:	ea40 0088 	orr.w	r0, r0, r8, lsl #2
    34aa:	f823 0012 	strh.w	r0, [r3, r2, lsl #1]
    if (p_handler_config)
    34ae:	2e00      	cmp	r6, #0
    34b0:	d05b      	beq.n	356a <nrfx_gpiote_input_configure+0x152>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    34b2:	6872      	ldr	r2, [r6, #4]
    34b4:	6831      	ldr	r1, [r6, #0]
    34b6:	4620      	mov	r0, r4
    34b8:	f7ff fef4 	bl	32a4 <pin_handler_set>
}
    34bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        case 1: return NRF_P1;
    34c0:	482c      	ldr	r0, [pc, #176]	; (3574 <nrfx_gpiote_input_configure+0x15c>)
    34c2:	e7bc      	b.n	343e <nrfx_gpiote_input_configure+0x26>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    34c4:	2100      	movs	r1, #0
    34c6:	e7c1      	b.n	344c <nrfx_gpiote_input_configure+0x34>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    34c8:	2100      	movs	r1, #0
    34ca:	e7c7      	b.n	345c <nrfx_gpiote_input_configure+0x44>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    34cc:	4b28      	ldr	r3, [pc, #160]	; (3570 <nrfx_gpiote_input_configure+0x158>)
    34ce:	f104 0208 	add.w	r2, r4, #8
    34d2:	f833 7012 	ldrh.w	r7, [r3, r2, lsl #1]
    34d6:	f027 0720 	bic.w	r7, r7, #32
    34da:	04ff      	lsls	r7, r7, #19
    34dc:	0cff      	lsrs	r7, r7, #19
    34de:	f823 7012 	strh.w	r7, [r3, r2, lsl #1]
            if (use_evt)
    34e2:	f1b9 0f00 	cmp.w	r9, #0
    34e6:	d0d6      	beq.n	3496 <nrfx_gpiote_input_configure+0x7e>
                if (!edge)
    34e8:	f1b8 0f03 	cmp.w	r8, #3
    34ec:	d83b      	bhi.n	3566 <nrfx_gpiote_input_configure+0x14e>
                uint8_t ch = *p_trigger_config->p_in_channel;
    34ee:	686b      	ldr	r3, [r5, #4]
    34f0:	781d      	ldrb	r5, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    34f2:	f1b8 0f00 	cmp.w	r8, #0
    34f6:	d106      	bne.n	3506 <nrfx_gpiote_input_configure+0xee>
    p_reg->CONFIG[idx] = 0;
    34f8:	f505 75a2 	add.w	r5, r5, #324	; 0x144
    34fc:	4b1e      	ldr	r3, [pc, #120]	; (3578 <nrfx_gpiote_input_configure+0x160>)
    34fe:	2200      	movs	r2, #0
    3500:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    3504:	e7c7      	b.n	3496 <nrfx_gpiote_input_configure+0x7e>
                    nrf_gpiote_polarity_t polarity = gpiote_trigger_to_polarity(trigger);
    3506:	4640      	mov	r0, r8
    3508:	f002 fcb3 	bl	5e72 <gpiote_trigger_to_polarity>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    350c:	4b1a      	ldr	r3, [pc, #104]	; (3578 <nrfx_gpiote_input_configure+0x160>)
    350e:	f505 72a2 	add.w	r2, r5, #324	; 0x144
    3512:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    3516:	f021 0103 	bic.w	r1, r1, #3
    351a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    351e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    3522:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
    3526:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    352a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    352e:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
    3532:	0221      	lsls	r1, r4, #8
    3534:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    3538:	0400      	lsls	r0, r0, #16
    353a:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    353e:	4301      	orrs	r1, r0
    3540:	ea4c 0101 	orr.w	r1, ip, r1
    3544:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3548:	036d      	lsls	r5, r5, #13
    354a:	b2ad      	uxth	r5, r5
    354c:	f104 0308 	add.w	r3, r4, #8
    3550:	432f      	orrs	r7, r5
    3552:	f047 0720 	orr.w	r7, r7, #32
    3556:	4a06      	ldr	r2, [pc, #24]	; (3570 <nrfx_gpiote_input_configure+0x158>)
    3558:	f822 7013 	strh.w	r7, [r2, r3, lsl #1]
    355c:	e79b      	b.n	3496 <nrfx_gpiote_input_configure+0x7e>
            return NRFX_ERROR_INVALID_PARAM;
    355e:	4807      	ldr	r0, [pc, #28]	; (357c <nrfx_gpiote_input_configure+0x164>)
    3560:	e7ac      	b.n	34bc <nrfx_gpiote_input_configure+0xa4>
                return NRFX_ERROR_INVALID_PARAM;
    3562:	4806      	ldr	r0, [pc, #24]	; (357c <nrfx_gpiote_input_configure+0x164>)
    3564:	e7aa      	b.n	34bc <nrfx_gpiote_input_configure+0xa4>
                    return NRFX_ERROR_INVALID_PARAM;
    3566:	4805      	ldr	r0, [pc, #20]	; (357c <nrfx_gpiote_input_configure+0x164>)
    3568:	e7a8      	b.n	34bc <nrfx_gpiote_input_configure+0xa4>
        err = NRFX_SUCCESS;
    356a:	4805      	ldr	r0, [pc, #20]	; (3580 <nrfx_gpiote_input_configure+0x168>)
    356c:	e7a6      	b.n	34bc <nrfx_gpiote_input_configure+0xa4>
    356e:	bf00      	nop
    3570:	20000054 	.word	0x20000054
    3574:	50000300 	.word	0x50000300
    3578:	40006000 	.word	0x40006000
    357c:	0bad0004 	.word	0x0bad0004
    3580:	0bad0000 	.word	0x0bad0000

00003584 <nrfx_gpiote_output_configure>:
{
    3584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3586:	4604      	mov	r4, r0
    3588:	4615      	mov	r5, r2
    if (p_config)
    358a:	2900      	cmp	r1, #0
    358c:	d052      	beq.n	3634 <nrfx_gpiote_output_configure+0xb0>
    358e:	460e      	mov	r6, r1
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3590:	f002 fc67 	bl	5e62 <pin_is_input>
    3594:	b128      	cbz	r0, 35a2 <nrfx_gpiote_output_configure+0x1e>
    3596:	4620      	mov	r0, r4
    3598:	f7ff fd44 	bl	3024 <pin_in_use_by_te>
    359c:	2800      	cmp	r0, #0
    359e:	f040 809d 	bne.w	36dc <nrfx_gpiote_output_configure+0x158>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    35a2:	4620      	mov	r0, r4
    35a4:	f7ff fd48 	bl	3038 <pin_has_trigger>
    35a8:	b118      	cbz	r0, 35b2 <nrfx_gpiote_output_configure+0x2e>
    35aa:	7873      	ldrb	r3, [r6, #1]
    35ac:	2b01      	cmp	r3, #1
    35ae:	f000 8097 	beq.w	36e0 <nrfx_gpiote_output_configure+0x15c>
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    35b2:	f106 0c01 	add.w	ip, r6, #1
    35b6:	1cb7      	adds	r7, r6, #2
    *p_pin = pin_number & 0x1F;
    35b8:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    35bc:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    35be:	2b01      	cmp	r3, #1
    35c0:	d07c      	beq.n	36bc <nrfx_gpiote_output_configure+0x138>
        case 0: return NRF_P0;
    35c2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    35c6:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    35ca:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    35ce:	f1bc 0f00 	cmp.w	ip, #0
    35d2:	d075      	beq.n	36c0 <nrfx_gpiote_output_configure+0x13c>
    35d4:	2302      	movs	r3, #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    35d6:	f043 0301 	orr.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    35da:	2f00      	cmp	r7, #0
    35dc:	d072      	beq.n	36c4 <nrfx_gpiote_output_configure+0x140>
    35de:	f04f 0e0c 	mov.w	lr, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    35e2:	ea43 030e 	orr.w	r3, r3, lr
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    35e6:	2e00      	cmp	r6, #0
    35e8:	d06f      	beq.n	36ca <nrfx_gpiote_output_configure+0x146>
    35ea:	f44f 6ee0 	mov.w	lr, #1792	; 0x700
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    35ee:	ea43 030e 	orr.w	r3, r3, lr
    cnf &= ~to_update;
    35f2:	ea20 0003 	bic.w	r0, r0, r3
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    35f6:	f1bc 0f00 	cmp.w	ip, #0
    35fa:	d069      	beq.n	36d0 <nrfx_gpiote_output_configure+0x14c>
    35fc:	7873      	ldrb	r3, [r6, #1]
    35fe:	005b      	lsls	r3, r3, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3600:	f043 0301 	orr.w	r3, r3, #1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3604:	2f00      	cmp	r7, #0
    3606:	d065      	beq.n	36d4 <nrfx_gpiote_output_configure+0x150>
    3608:	78b7      	ldrb	r7, [r6, #2]
    360a:	00bf      	lsls	r7, r7, #2
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    360c:	433b      	orrs	r3, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    360e:	2e00      	cmp	r6, #0
    3610:	d062      	beq.n	36d8 <nrfx_gpiote_output_configure+0x154>
    3612:	7836      	ldrb	r6, [r6, #0]
    3614:	0236      	lsls	r6, r6, #8
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3616:	4333      	orrs	r3, r6
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3618:	4303      	orrs	r3, r0
    reg->PIN_CNF[pin_number] = cnf;
    361a:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    361e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    3622:	4a33      	ldr	r2, [pc, #204]	; (36f0 <nrfx_gpiote_output_configure+0x16c>)
    3624:	f104 0108 	add.w	r1, r4, #8
    3628:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    362c:	f043 0303 	orr.w	r3, r3, #3
    3630:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    3634:	2d00      	cmp	r5, #0
    3636:	d055      	beq.n	36e4 <nrfx_gpiote_output_configure+0x160>
        if (pin_is_input(pin))
    3638:	4620      	mov	r0, r4
    363a:	f002 fc12 	bl	5e62 <pin_is_input>
    363e:	2800      	cmp	r0, #0
    3640:	d152      	bne.n	36e8 <nrfx_gpiote_output_configure+0x164>
        uint32_t ch = p_task_config->task_ch;
    3642:	782a      	ldrb	r2, [r5, #0]
    p_reg->CONFIG[idx] = 0;
    3644:	f502 71a2 	add.w	r1, r2, #324	; 0x144
    3648:	4b2a      	ldr	r3, [pc, #168]	; (36f4 <nrfx_gpiote_output_configure+0x170>)
    364a:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    364e:	4928      	ldr	r1, [pc, #160]	; (36f0 <nrfx_gpiote_output_configure+0x16c>)
    3650:	f104 0008 	add.w	r0, r4, #8
    3654:	f831 3010 	ldrh.w	r3, [r1, r0, lsl #1]
    3658:	f023 0320 	bic.w	r3, r3, #32
    365c:	04db      	lsls	r3, r3, #19
    365e:	0cdb      	lsrs	r3, r3, #19
    3660:	f821 3010 	strh.w	r3, [r1, r0, lsl #1]
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    3664:	7869      	ldrb	r1, [r5, #1]
    3666:	2900      	cmp	r1, #0
    3668:	d040      	beq.n	36ec <nrfx_gpiote_output_configure+0x168>
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    366a:	f895 c002 	ldrb.w	ip, [r5, #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    366e:	4d21      	ldr	r5, [pc, #132]	; (36f4 <nrfx_gpiote_output_configure+0x170>)
    3670:	f502 76a2 	add.w	r6, r2, #324	; 0x144
    3674:	f855 0026 	ldr.w	r0, [r5, r6, lsl #2]
    3678:	f420 1099 	bic.w	r0, r0, #1253376	; 0x132000
    367c:	f420 50f8 	bic.w	r0, r0, #7936	; 0x1f00
    3680:	f845 0026 	str.w	r0, [r5, r6, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3684:	f855 7026 	ldr.w	r7, [r5, r6, lsl #2]
    3688:	0220      	lsls	r0, r4, #8
    368a:	f400 507c 	and.w	r0, r0, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    368e:	0409      	lsls	r1, r1, #16
    3690:	f401 3140 	and.w	r1, r1, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3694:	4301      	orrs	r1, r0
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3696:	ea4f 500c 	mov.w	r0, ip, lsl #20
    369a:	f400 1080 	and.w	r0, r0, #1048576	; 0x100000
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    369e:	4301      	orrs	r1, r0
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    36a0:	4339      	orrs	r1, r7
    36a2:	f845 1026 	str.w	r1, [r5, r6, lsl #2]
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    36a6:	0352      	lsls	r2, r2, #13
    36a8:	b292      	uxth	r2, r2
    36aa:	3408      	adds	r4, #8
    36ac:	431a      	orrs	r2, r3
    36ae:	f042 0220 	orr.w	r2, r2, #32
    36b2:	4b0f      	ldr	r3, [pc, #60]	; (36f0 <nrfx_gpiote_output_configure+0x16c>)
    36b4:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    return NRFX_SUCCESS;
    36b8:	480f      	ldr	r0, [pc, #60]	; (36f8 <nrfx_gpiote_output_configure+0x174>)
    36ba:	e014      	b.n	36e6 <nrfx_gpiote_output_configure+0x162>
        case 1: return NRF_P1;
    36bc:	490f      	ldr	r1, [pc, #60]	; (36fc <nrfx_gpiote_output_configure+0x178>)
    36be:	e782      	b.n	35c6 <nrfx_gpiote_output_configure+0x42>
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    36c0:	2300      	movs	r3, #0
    36c2:	e788      	b.n	35d6 <nrfx_gpiote_output_configure+0x52>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    36c4:	f04f 0e00 	mov.w	lr, #0
    36c8:	e78b      	b.n	35e2 <nrfx_gpiote_output_configure+0x5e>
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    36ca:	f04f 0e00 	mov.w	lr, #0
    36ce:	e78e      	b.n	35ee <nrfx_gpiote_output_configure+0x6a>
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    36d0:	2300      	movs	r3, #0
    36d2:	e795      	b.n	3600 <nrfx_gpiote_output_configure+0x7c>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    36d4:	2700      	movs	r7, #0
    36d6:	e799      	b.n	360c <nrfx_gpiote_output_configure+0x88>
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    36d8:	2600      	movs	r6, #0
    36da:	e79c      	b.n	3616 <nrfx_gpiote_output_configure+0x92>
    36dc:	4808      	ldr	r0, [pc, #32]	; (3700 <nrfx_gpiote_output_configure+0x17c>)
    36de:	e002      	b.n	36e6 <nrfx_gpiote_output_configure+0x162>
    36e0:	4807      	ldr	r0, [pc, #28]	; (3700 <nrfx_gpiote_output_configure+0x17c>)
    36e2:	e000      	b.n	36e6 <nrfx_gpiote_output_configure+0x162>
    36e4:	4804      	ldr	r0, [pc, #16]	; (36f8 <nrfx_gpiote_output_configure+0x174>)
}
    36e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            return NRFX_ERROR_INVALID_PARAM;
    36e8:	4805      	ldr	r0, [pc, #20]	; (3700 <nrfx_gpiote_output_configure+0x17c>)
    36ea:	e7fc      	b.n	36e6 <nrfx_gpiote_output_configure+0x162>
    return NRFX_SUCCESS;
    36ec:	4802      	ldr	r0, [pc, #8]	; (36f8 <nrfx_gpiote_output_configure+0x174>)
    36ee:	e7fa      	b.n	36e6 <nrfx_gpiote_output_configure+0x162>
    36f0:	20000054 	.word	0x20000054
    36f4:	40006000 	.word	0x40006000
    36f8:	0bad0000 	.word	0x0bad0000
    36fc:	50000300 	.word	0x50000300
    3700:	0bad0004 	.word	0x0bad0004

00003704 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    3704:	4b01      	ldr	r3, [pc, #4]	; (370c <nrfx_gpiote_global_callback_set+0x8>)
    3706:	6098      	str	r0, [r3, #8]
    m_cb.global_handler.p_context = p_context;
    3708:	60d9      	str	r1, [r3, #12]
}
    370a:	4770      	bx	lr
    370c:	20000054 	.word	0x20000054

00003710 <nrfx_gpiote_channel_get>:
{
    3710:	b538      	push	{r3, r4, r5, lr}
    3712:	4604      	mov	r4, r0
    3714:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin))
    3716:	f7ff fc85 	bl	3024 <pin_in_use_by_te>
    371a:	b140      	cbz	r0, 372e <nrfx_gpiote_channel_get+0x1e>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    371c:	f104 0008 	add.w	r0, r4, #8
    3720:	4b04      	ldr	r3, [pc, #16]	; (3734 <nrfx_gpiote_channel_get+0x24>)
    3722:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    3726:	0b5b      	lsrs	r3, r3, #13
    3728:	702b      	strb	r3, [r5, #0]
        return NRFX_SUCCESS;
    372a:	4803      	ldr	r0, [pc, #12]	; (3738 <nrfx_gpiote_channel_get+0x28>)
}
    372c:	bd38      	pop	{r3, r4, r5, pc}
        return NRFX_ERROR_INVALID_PARAM;
    372e:	4803      	ldr	r0, [pc, #12]	; (373c <nrfx_gpiote_channel_get+0x2c>)
    3730:	e7fc      	b.n	372c <nrfx_gpiote_channel_get+0x1c>
    3732:	bf00      	nop
    3734:	20000054 	.word	0x20000054
    3738:	0bad0000 	.word	0x0bad0000
    373c:	0bad0004 	.word	0x0bad0004

00003740 <nrfx_gpiote_init>:
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    3740:	4b0f      	ldr	r3, [pc, #60]	; (3780 <nrfx_gpiote_init+0x40>)
    3742:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
    3746:	b10b      	cbz	r3, 374c <nrfx_gpiote_init+0xc>
        return err_code;
    3748:	480e      	ldr	r0, [pc, #56]	; (3784 <nrfx_gpiote_init+0x44>)
}
    374a:	4770      	bx	lr
{
    374c:	b510      	push	{r4, lr}
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    374e:	4c0c      	ldr	r4, [pc, #48]	; (3780 <nrfx_gpiote_init+0x40>)
    3750:	2260      	movs	r2, #96	; 0x60
    3752:	2100      	movs	r1, #0
    3754:	f104 0010 	add.w	r0, r4, #16
    3758:	f001 ffa5 	bl	56a6 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    375c:	2006      	movs	r0, #6
    375e:	f7fd fe4d 	bl	13fc <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3762:	4b09      	ldr	r3, [pc, #36]	; (3788 <nrfx_gpiote_init+0x48>)
    3764:	2200      	movs	r2, #0
    3766:	601a      	str	r2, [r3, #0]
    3768:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    376a:	4b08      	ldr	r3, [pc, #32]	; (378c <nrfx_gpiote_init+0x4c>)
    376c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3770:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3774:	2301      	movs	r3, #1
    3776:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    377a:	6763      	str	r3, [r4, #116]	; 0x74
    return err_code;
    377c:	4804      	ldr	r0, [pc, #16]	; (3790 <nrfx_gpiote_init+0x50>)
}
    377e:	bd10      	pop	{r4, pc}
    3780:	20000054 	.word	0x20000054
    3784:	0bad0005 	.word	0x0bad0005
    3788:	4000617c 	.word	0x4000617c
    378c:	40006000 	.word	0x40006000
    3790:	0bad0000 	.word	0x0bad0000

00003794 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    3794:	4b03      	ldr	r3, [pc, #12]	; (37a4 <nrfx_gpiote_is_init+0x10>)
    3796:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    379a:	3800      	subs	r0, #0
    379c:	bf18      	it	ne
    379e:	2001      	movne	r0, #1
    37a0:	4770      	bx	lr
    37a2:	bf00      	nop
    37a4:	20000054 	.word	0x20000054

000037a8 <nrfx_gpiote_channel_free>:
{
    37a8:	b508      	push	{r3, lr}
    37aa:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    37ac:	4801      	ldr	r0, [pc, #4]	; (37b4 <nrfx_gpiote_channel_free+0xc>)
    37ae:	f7ff faf5 	bl	2d9c <nrfx_flag32_free>
}
    37b2:	bd08      	pop	{r3, pc}
    37b4:	200000c4 	.word	0x200000c4

000037b8 <nrfx_gpiote_channel_alloc>:
{
    37b8:	b508      	push	{r3, lr}
    37ba:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    37bc:	4801      	ldr	r0, [pc, #4]	; (37c4 <nrfx_gpiote_channel_alloc+0xc>)
    37be:	f7ff fac9 	bl	2d54 <nrfx_flag32_alloc>
}
    37c2:	bd08      	pop	{r3, pc}
    37c4:	200000c4 	.word	0x200000c4

000037c8 <nrfx_gpiote_trigger_enable>:
{
    37c8:	b538      	push	{r3, r4, r5, lr}
    37ca:	4604      	mov	r4, r0
    37cc:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    37ce:	f7ff fc29 	bl	3024 <pin_in_use_by_te>
    37d2:	b308      	cbz	r0, 3818 <nrfx_gpiote_trigger_enable+0x50>
    37d4:	4620      	mov	r0, r4
    37d6:	f002 fb44 	bl	5e62 <pin_is_input>
    37da:	b1e8      	cbz	r0, 3818 <nrfx_gpiote_trigger_enable+0x50>
        uint8_t ch = pin_te_get(pin);
    37dc:	4620      	mov	r0, r4
    37de:	f7ff fc41 	bl	3064 <pin_te_get>
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    37e2:	0083      	lsls	r3, r0, #2
    37e4:	f503 7380 	add.w	r3, r3, #256	; 0x100
    return ((uint32_t)p_reg + event);
    37e8:	b29b      	uxth	r3, r3
    37ea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    37ee:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    37f2:	2200      	movs	r2, #0
    37f4:	601a      	str	r2, [r3, #0]
    37f6:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    37f8:	4a22      	ldr	r2, [pc, #136]	; (3884 <nrfx_gpiote_trigger_enable+0xbc>)
    37fa:	f500 71a2 	add.w	r1, r0, #324	; 0x144
    37fe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    3802:	f043 0301 	orr.w	r3, r3, #1
    3806:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        if (int_enable)
    380a:	b39d      	cbz	r5, 3874 <nrfx_gpiote_trigger_enable+0xac>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    380c:	2301      	movs	r3, #1
    380e:	fa03 f000 	lsl.w	r0, r3, r0
    p_reg->INTENSET = mask;
    3812:	f8c2 0304 	str.w	r0, [r2, #772]	; 0x304
}
    3816:	e02d      	b.n	3874 <nrfx_gpiote_trigger_enable+0xac>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3818:	f104 0308 	add.w	r3, r4, #8
    381c:	4a1a      	ldr	r2, [pc, #104]	; (3888 <nrfx_gpiote_trigger_enable+0xc0>)
    381e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    3822:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    3826:	2b04      	cmp	r3, #4
    3828:	d012      	beq.n	3850 <nrfx_gpiote_trigger_enable+0x88>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    382a:	2b05      	cmp	r3, #5
    382c:	d023      	beq.n	3876 <nrfx_gpiote_trigger_enable+0xae>
    *p_pin = pin_number & 0x1F;
    382e:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    3832:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3834:	2b01      	cmp	r3, #1
    3836:	d009      	beq.n	384c <nrfx_gpiote_trigger_enable+0x84>
        case 0: return NRF_P0;
    3838:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return p_reg->IN;
    383c:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3840:	40d3      	lsrs	r3, r2
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3842:	f013 0f01 	tst.w	r3, #1
    3846:	d018      	beq.n	387a <nrfx_gpiote_trigger_enable+0xb2>
    3848:	2003      	movs	r0, #3
    384a:	e002      	b.n	3852 <nrfx_gpiote_trigger_enable+0x8a>
        case 1: return NRF_P1;
    384c:	4b0f      	ldr	r3, [pc, #60]	; (388c <nrfx_gpiote_trigger_enable+0xc4>)
    384e:	e7f5      	b.n	383c <nrfx_gpiote_trigger_enable+0x74>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3850:	2003      	movs	r0, #3
    *p_pin = pin_number & 0x1F;
    3852:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    3856:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3858:	2c01      	cmp	r4, #1
    385a:	d010      	beq.n	387e <nrfx_gpiote_trigger_enable+0xb6>
        case 0: return NRF_P0;
    385c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3860:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3864:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
    3868:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    386c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    3870:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
    3874:	bd38      	pop	{r3, r4, r5, pc}
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    3876:	2002      	movs	r0, #2
    3878:	e7eb      	b.n	3852 <nrfx_gpiote_trigger_enable+0x8a>
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    387a:	2002      	movs	r0, #2
    387c:	e7e9      	b.n	3852 <nrfx_gpiote_trigger_enable+0x8a>
        case 1: return NRF_P1;
    387e:	4903      	ldr	r1, [pc, #12]	; (388c <nrfx_gpiote_trigger_enable+0xc4>)
    3880:	e7ee      	b.n	3860 <nrfx_gpiote_trigger_enable+0x98>
    3882:	bf00      	nop
    3884:	40006000 	.word	0x40006000
    3888:	20000054 	.word	0x20000054
    388c:	50000300 	.word	0x50000300

00003890 <nrfx_gpiote_trigger_disable>:
{
    3890:	b510      	push	{r4, lr}
    3892:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3894:	f7ff fbc6 	bl	3024 <pin_in_use_by_te>
    3898:	b1a0      	cbz	r0, 38c4 <nrfx_gpiote_trigger_disable+0x34>
    389a:	4620      	mov	r0, r4
    389c:	f002 fae1 	bl	5e62 <pin_is_input>
    38a0:	b180      	cbz	r0, 38c4 <nrfx_gpiote_trigger_disable+0x34>
        uint8_t ch = pin_te_get(pin);
    38a2:	4620      	mov	r0, r4
    38a4:	f7ff fbde 	bl	3064 <pin_te_get>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    38a8:	2201      	movs	r2, #1
    38aa:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    38ac:	4b0e      	ldr	r3, [pc, #56]	; (38e8 <nrfx_gpiote_trigger_disable+0x58>)
    38ae:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    38b2:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    38b6:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    38ba:	f022 0203 	bic.w	r2, r2, #3
    38be:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    38c2:	e00e      	b.n	38e2 <nrfx_gpiote_trigger_disable+0x52>
    *p_pin = pin_number & 0x1F;
    38c4:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    38c8:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    38ca:	2c01      	cmp	r4, #1
    38cc:	d00a      	beq.n	38e4 <nrfx_gpiote_trigger_disable+0x54>
        case 0: return NRF_P0;
    38ce:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    38d2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    38d6:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    38da:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    38de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    38e2:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    38e4:	4901      	ldr	r1, [pc, #4]	; (38ec <nrfx_gpiote_trigger_disable+0x5c>)
    38e6:	e7f4      	b.n	38d2 <nrfx_gpiote_trigger_disable+0x42>
    38e8:	40006000 	.word	0x40006000
    38ec:	50000300 	.word	0x50000300

000038f0 <nrfx_gpiote_pin_uninit>:
{
    38f0:	b510      	push	{r4, lr}
    38f2:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    38f4:	f7ff fb8c 	bl	3010 <pin_in_use>
    38f8:	b908      	cbnz	r0, 38fe <nrfx_gpiote_pin_uninit+0xe>
        return NRFX_ERROR_INVALID_PARAM;
    38fa:	480c      	ldr	r0, [pc, #48]	; (392c <nrfx_gpiote_pin_uninit+0x3c>)
}
    38fc:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_disable(pin);
    38fe:	4620      	mov	r0, r4
    3900:	f7ff ffc6 	bl	3890 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    3904:	4620      	mov	r0, r4
    3906:	f7ff fcb1 	bl	326c <pin_handler_trigger_uninit>
    *p_pin = pin_number & 0x1F;
    390a:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    390e:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3910:	2c01      	cmp	r4, #1
    3912:	d008      	beq.n	3926 <nrfx_gpiote_pin_uninit+0x36>
        case 0: return NRF_P0;
    3914:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    3918:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    391c:	2102      	movs	r1, #2
    391e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    return NRFX_SUCCESS;
    3922:	4803      	ldr	r0, [pc, #12]	; (3930 <nrfx_gpiote_pin_uninit+0x40>)
    3924:	e7ea      	b.n	38fc <nrfx_gpiote_pin_uninit+0xc>
        case 1: return NRF_P1;
    3926:	4a03      	ldr	r2, [pc, #12]	; (3934 <nrfx_gpiote_pin_uninit+0x44>)
    3928:	e7f6      	b.n	3918 <nrfx_gpiote_pin_uninit+0x28>
    392a:	bf00      	nop
    392c:	0bad0004 	.word	0x0bad0004
    3930:	0bad0000 	.word	0x0bad0000
    3934:	50000300 	.word	0x50000300

00003938 <nrfx_gpiote_irq_handler>:

void nrfx_gpiote_irq_handler(void)
{
    3938:	b538      	push	{r3, r4, r5, lr}
    uint32_t status = 0;
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    393a:	2001      	movs	r0, #1
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    393c:	f44f 7380 	mov.w	r3, #256	; 0x100

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3940:	2100      	movs	r1, #0
    uint32_t status = 0;
    3942:	460d      	mov	r5, r1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3944:	e003      	b.n	394e <nrfx_gpiote_irq_handler+0x16>
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
        }
        mask <<= 1;
    3946:	0040      	lsls	r0, r0, #1
        /* Incrementing to next event, utilizing the fact that events are grouped together
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    3948:	3304      	adds	r3, #4
    394a:	b29b      	uxth	r3, r3
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    394c:	3101      	adds	r1, #1
    394e:	2907      	cmp	r1, #7
    3950:	d814      	bhi.n	397c <nrfx_gpiote_irq_handler+0x44>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3952:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    3956:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    395a:	6812      	ldr	r2, [r2, #0]
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    395c:	2a00      	cmp	r2, #0
    395e:	d0f2      	beq.n	3946 <nrfx_gpiote_irq_handler+0xe>
    return p_reg->INTENSET & mask;
    3960:	4a0b      	ldr	r2, [pc, #44]	; (3990 <nrfx_gpiote_irq_handler+0x58>)
    3962:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    3966:	4210      	tst	r0, r2
    3968:	d0ed      	beq.n	3946 <nrfx_gpiote_irq_handler+0xe>
    return ((uint32_t)p_reg + event);
    396a:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    396e:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3972:	2400      	movs	r4, #0
    3974:	6014      	str	r4, [r2, #0]
    3976:	6812      	ldr	r2, [r2, #0]
            status |= mask;
    3978:	4305      	orrs	r5, r0
    397a:	e7e4      	b.n	3946 <nrfx_gpiote_irq_handler+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    397c:	4b05      	ldr	r3, [pc, #20]	; (3994 <nrfx_gpiote_irq_handler+0x5c>)
    397e:	681b      	ldr	r3, [r3, #0]
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    3980:	b91b      	cbnz	r3, 398a <nrfx_gpiote_irq_handler+0x52>
    {
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
    3982:	4628      	mov	r0, r5
    3984:	f7ff fd28 	bl	33d8 <gpiote_evt_handle>
}
    3988:	bd38      	pop	{r3, r4, r5, pc}
        port_event_handle();
    398a:	f7ff fcc1 	bl	3310 <port_event_handle>
    398e:	e7f8      	b.n	3982 <nrfx_gpiote_irq_handler+0x4a>
    3990:	40006000 	.word	0x40006000
    3994:	4000617c 	.word	0x4000617c

00003998 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    3998:	b508      	push	{r3, lr}
    399a:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    399c:	4801      	ldr	r0, [pc, #4]	; (39a4 <nrfx_ppi_channel_alloc+0xc>)
    399e:	f7ff f9d9 	bl	2d54 <nrfx_flag32_alloc>
}
    39a2:	bd08      	pop	{r3, pc}
    39a4:	200000d0 	.word	0x200000d0

000039a8 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    39a8:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    39aa:	4c14      	ldr	r4, [pc, #80]	; (39fc <_DoInit+0x54>)
    39ac:	2303      	movs	r3, #3
    39ae:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    39b0:	6163      	str	r3, [r4, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    39b2:	4a13      	ldr	r2, [pc, #76]	; (3a00 <_DoInit+0x58>)
    39b4:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    39b6:	4b13      	ldr	r3, [pc, #76]	; (3a04 <_DoInit+0x5c>)
    39b8:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    39ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
    39be:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    39c0:	2300      	movs	r3, #0
    39c2:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    39c4:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    39c6:	62e3      	str	r3, [r4, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    39c8:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    39ca:	4a0f      	ldr	r2, [pc, #60]	; (3a08 <_DoInit+0x60>)
    39cc:	6662      	str	r2, [r4, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    39ce:	2210      	movs	r2, #16
    39d0:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    39d2:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    39d4:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    39d6:	6763      	str	r3, [r4, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    39d8:	490c      	ldr	r1, [pc, #48]	; (3a0c <_DoInit+0x64>)
    39da:	1de0      	adds	r0, r4, #7
    39dc:	f001 fe0a 	bl	55f4 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    39e0:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    39e4:	490a      	ldr	r1, [pc, #40]	; (3a10 <_DoInit+0x68>)
    39e6:	4620      	mov	r0, r4
    39e8:	f001 fe04 	bl	55f4 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    39ec:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    39f0:	2320      	movs	r3, #32
    39f2:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    39f4:	f3bf 8f5f 	dmb	sy
}
    39f8:	bd10      	pop	{r4, pc}
    39fa:	bf00      	nop
    39fc:	20000ac4 	.word	0x20000ac4
    3a00:	00006818 	.word	0x00006818
    3a04:	20000b7c 	.word	0x20000b7c
    3a08:	20000b6c 	.word	0x20000b6c
    3a0c:	00006824 	.word	0x00006824
    3a10:	00006828 	.word	0x00006828

00003a14 <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    3a14:	4b03      	ldr	r3, [pc, #12]	; (3a24 <z_device_state_init+0x10>)

	while (dev < __device_end) {
    3a16:	4a04      	ldr	r2, [pc, #16]	; (3a28 <z_device_state_init+0x14>)
    3a18:	4293      	cmp	r3, r2
    3a1a:	d201      	bcs.n	3a20 <z_device_state_init+0xc>
		z_object_init(dev);
		++dev;
    3a1c:	3318      	adds	r3, #24
    3a1e:	e7fa      	b.n	3a16 <z_device_state_init+0x2>
	}
}
    3a20:	4770      	bx	lr
    3a22:	bf00      	nop
    3a24:	0000637c 	.word	0x0000637c
    3a28:	000063f4 	.word	0x000063f4

00003a2c <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    3a2c:	b570      	push	{r4, r5, r6, lr}
    3a2e:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3a30:	4b11      	ldr	r3, [pc, #68]	; (3a78 <z_sys_init_run_level+0x4c>)
    3a32:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    3a36:	e009      	b.n	3a4c <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    3a38:	4240      	negs	r0, r0
    3a3a:	e017      	b.n	3a6c <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    3a3c:	68eb      	ldr	r3, [r5, #12]
    3a3e:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    3a40:	68ea      	ldr	r2, [r5, #12]
    3a42:	7853      	ldrb	r3, [r2, #1]
    3a44:	f043 0301 	orr.w	r3, r3, #1
    3a48:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3a4a:	3408      	adds	r4, #8
    3a4c:	1c73      	adds	r3, r6, #1
    3a4e:	4a0a      	ldr	r2, [pc, #40]	; (3a78 <z_sys_init_run_level+0x4c>)
    3a50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3a54:	42a3      	cmp	r3, r4
    3a56:	d90d      	bls.n	3a74 <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    3a58:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    3a5a:	6823      	ldr	r3, [r4, #0]
    3a5c:	4628      	mov	r0, r5
    3a5e:	4798      	blx	r3
		if (dev != NULL) {
    3a60:	2d00      	cmp	r5, #0
    3a62:	d0f2      	beq.n	3a4a <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    3a64:	2800      	cmp	r0, #0
    3a66:	d0eb      	beq.n	3a40 <z_sys_init_run_level+0x14>
				if (rc < 0) {
    3a68:	2800      	cmp	r0, #0
    3a6a:	dbe5      	blt.n	3a38 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    3a6c:	28ff      	cmp	r0, #255	; 0xff
    3a6e:	dde5      	ble.n	3a3c <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    3a70:	20ff      	movs	r0, #255	; 0xff
    3a72:	e7e3      	b.n	3a3c <z_sys_init_run_level+0x10>
		}
	}
}
    3a74:	bd70      	pop	{r4, r5, r6, pc}
    3a76:	bf00      	nop
    3a78:	00006830 	.word	0x00006830

00003a7c <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    3a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a7e:	b089      	sub	sp, #36	; 0x24
    3a80:	4604      	mov	r4, r0
	struct k_thread *thread = &z_idle_threads[i];
    3a82:	4b15      	ldr	r3, [pc, #84]	; (3ad8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x40>)
    3a84:	25b0      	movs	r5, #176	; 0xb0
    3a86:	fb05 3500 	mla	r5, r5, r0, r3
	k_thread_stack_t *stack = z_idle_stacks[i];
    3a8a:	4b14      	ldr	r3, [pc, #80]	; (3adc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x44>)
    3a8c:	f44f 76b0 	mov.w	r6, #352	; 0x160
    3a90:	fb06 3600 	mla	r6, r6, r0, r3

#ifdef CONFIG_THREAD_NAME
	char tname[8];

	snprintk(tname, 8, "idle %02d", i);
    3a94:	af06      	add	r7, sp, #24
    3a96:	4603      	mov	r3, r0
    3a98:	4a11      	ldr	r2, [pc, #68]	; (3ae0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x48>)
    3a9a:	2108      	movs	r1, #8
    3a9c:	4638      	mov	r0, r7
    3a9e:	f001 faf4 	bl	508a <snprintk>
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3aa2:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    3aa6:	480f      	ldr	r0, [pc, #60]	; (3ae4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4c>)
    3aa8:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
	z_setup_new_thread(thread, stack,
    3aac:	9705      	str	r7, [sp, #20]
    3aae:	2301      	movs	r3, #1
    3ab0:	9304      	str	r3, [sp, #16]
    3ab2:	230f      	movs	r3, #15
    3ab4:	9303      	str	r3, [sp, #12]
    3ab6:	2300      	movs	r3, #0
    3ab8:	9302      	str	r3, [sp, #8]
    3aba:	9301      	str	r3, [sp, #4]
    3abc:	9400      	str	r4, [sp, #0]
    3abe:	4b0a      	ldr	r3, [pc, #40]	; (3ae8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x50>)
    3ac0:	f44f 72a0 	mov.w	r2, #320	; 0x140
    3ac4:	4631      	mov	r1, r6
    3ac6:	4628      	mov	r0, r5
    3ac8:	f000 f946 	bl	3d58 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3acc:	7b6b      	ldrb	r3, [r5, #13]
    3ace:	f023 0304 	bic.w	r3, r3, #4
    3ad2:	736b      	strb	r3, [r5, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    3ad4:	b009      	add	sp, #36	; 0x24
    3ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ad8:	20000380 	.word	0x20000380
    3adc:	20001e00 	.word	0x20001e00
    3ae0:	00006848 	.word	0x00006848
    3ae4:	20000f7c 	.word	0x20000f7c
    3ae8:	00003ebd 	.word	0x00003ebd

00003aec <prepare_multithreading>:
 *
 * @return initial stack pointer for the main thread
 */
__boot_func
static char *prepare_multithreading(void)
{
    3aec:	b570      	push	{r4, r5, r6, lr}
    3aee:	b086      	sub	sp, #24
	char *stack_ptr;

	/* _kernel.ready_q is all zeroes */
	z_sched_init();
    3af0:	f000 fe08 	bl	4704 <z_sched_init>
	 * - the main thread will be the one to run first
	 * - no other thread is initialized yet and thus their priority fields
	 *   contain garbage, which would prevent the cache loading algorithm
	 *   to work as intended
	 */
	_kernel.ready_q.cache = &z_main_thread;
    3af4:	4d1b      	ldr	r5, [pc, #108]	; (3b64 <prepare_multithreading+0x78>)
    3af6:	4b1c      	ldr	r3, [pc, #112]	; (3b68 <prepare_multithreading+0x7c>)
    3af8:	61dd      	str	r5, [r3, #28]
#endif
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3afa:	4b1c      	ldr	r3, [pc, #112]	; (3b6c <prepare_multithreading+0x80>)
    3afc:	9305      	str	r3, [sp, #20]
    3afe:	2301      	movs	r3, #1
    3b00:	9304      	str	r3, [sp, #16]
    3b02:	2400      	movs	r4, #0
    3b04:	9403      	str	r4, [sp, #12]
    3b06:	9402      	str	r4, [sp, #8]
    3b08:	9401      	str	r4, [sp, #4]
    3b0a:	9400      	str	r4, [sp, #0]
    3b0c:	4b18      	ldr	r3, [pc, #96]	; (3b70 <prepare_multithreading+0x84>)
    3b0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    3b12:	4918      	ldr	r1, [pc, #96]	; (3b74 <prepare_multithreading+0x88>)
    3b14:	4628      	mov	r0, r5
    3b16:	f000 f91f 	bl	3d58 <z_setup_new_thread>
    3b1a:	4606      	mov	r6, r0
    3b1c:	7b6b      	ldrb	r3, [r5, #13]
    3b1e:	f023 0304 	bic.w	r3, r3, #4
    3b22:	736b      	strb	r3, [r5, #13]
				       CONFIG_MAIN_STACK_SIZE, bg_thread_main,
				       NULL, NULL, NULL,
				       CONFIG_MAIN_THREAD_PRIORITY,
				       K_ESSENTIAL, "main");
	z_mark_thread_as_started(&z_main_thread);
	z_ready_thread(&z_main_thread);
    3b24:	4628      	mov	r0, r5
    3b26:	f002 faa7 	bl	6078 <z_ready_thread>

	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    3b2a:	2c00      	cmp	r4, #0
    3b2c:	dd02      	ble.n	3b34 <prepare_multithreading+0x48>
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
			 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[i]));
	}

	return stack_ptr;
}
    3b2e:	4630      	mov	r0, r6
    3b30:	b006      	add	sp, #24
    3b32:	bd70      	pop	{r4, r5, r6, pc}
		init_idle_thread(i);
    3b34:	4620      	mov	r0, r4
    3b36:	f7ff ffa1 	bl	3a7c <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    3b3a:	4b0f      	ldr	r3, [pc, #60]	; (3b78 <prepare_multithreading+0x8c>)
    3b3c:	22b0      	movs	r2, #176	; 0xb0
    3b3e:	fb02 3204 	mla	r2, r2, r4, r3
    3b42:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    3b46:	4b08      	ldr	r3, [pc, #32]	; (3b68 <prepare_multithreading+0x7c>)
    3b48:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
    3b4c:	60da      	str	r2, [r3, #12]
		_kernel.cpus[i].id = i;
    3b4e:	751c      	strb	r4, [r3, #20]
			(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[i]) +
    3b50:	eb04 1184 	add.w	r1, r4, r4, lsl #6
    3b54:	4a09      	ldr	r2, [pc, #36]	; (3b7c <prepare_multithreading+0x90>)
    3b56:	eb02 1241 	add.w	r2, r2, r1, lsl #5
    3b5a:	f502 6202 	add.w	r2, r2, #2080	; 0x820
		_kernel.cpus[i].irq_stack =
    3b5e:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < CONFIG_MP_NUM_CPUS; i++) {
    3b60:	3401      	adds	r4, #1
    3b62:	e7e2      	b.n	3b2a <prepare_multithreading+0x3e>
    3b64:	20000430 	.word	0x20000430
    3b68:	20000f7c 	.word	0x20000f7c
    3b6c:	00006854 	.word	0x00006854
    3b70:	00003b81 	.word	0x00003b81
    3b74:	200019e0 	.word	0x200019e0
    3b78:	20000380 	.word	0x20000380
    3b7c:	20001f60 	.word	0x20001f60

00003b80 <bg_thread_main>:
{
    3b80:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    3b82:	4b0a      	ldr	r3, [pc, #40]	; (3bac <bg_thread_main+0x2c>)
    3b84:	2201      	movs	r2, #1
    3b86:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    3b88:	2002      	movs	r0, #2
    3b8a:	f7ff ff4f 	bl	3a2c <z_sys_init_run_level>
	boot_banner();
    3b8e:	f001 f841 	bl	4c14 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    3b92:	2003      	movs	r0, #3
    3b94:	f7ff ff4a 	bl	3a2c <z_sys_init_run_level>
	z_init_static_threads();
    3b98:	f000 f942 	bl	3e20 <z_init_static_threads>
	main();
    3b9c:	f002 fbb6 	bl	630c <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3ba0:	4a03      	ldr	r2, [pc, #12]	; (3bb0 <bg_thread_main+0x30>)
    3ba2:	7b13      	ldrb	r3, [r2, #12]
    3ba4:	f023 0301 	bic.w	r3, r3, #1
    3ba8:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    3baa:	bd08      	pop	{r3, pc}
    3bac:	20000fd1 	.word	0x20000fd1
    3bb0:	20000430 	.word	0x20000430

00003bb4 <switch_to_main_thread>:

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    3bb4:	b508      	push	{r3, lr}
    3bb6:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    3bb8:	4a01      	ldr	r2, [pc, #4]	; (3bc0 <switch_to_main_thread+0xc>)
    3bba:	4802      	ldr	r0, [pc, #8]	; (3bc4 <switch_to_main_thread+0x10>)
    3bbc:	f7fd fd1a 	bl	15f4 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    3bc0:	00003b81 	.word	0x00003b81
    3bc4:	20000430 	.word	0x20000430

00003bc8 <z_bss_zero>:
{
    3bc8:	b508      	push	{r3, lr}
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    3bca:	4803      	ldr	r0, [pc, #12]	; (3bd8 <z_bss_zero+0x10>)
    3bcc:	4a03      	ldr	r2, [pc, #12]	; (3bdc <z_bss_zero+0x14>)
    3bce:	1a12      	subs	r2, r2, r0
    3bd0:	2100      	movs	r1, #0
    3bd2:	f001 fd68 	bl	56a6 <memset>
}
    3bd6:	bd08      	pop	{r3, pc}
    3bd8:	20000200 	.word	0x20000200
    3bdc:	20001190 	.word	0x20001190

00003be0 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    3be0:	b500      	push	{lr}
    3be2:	b0ad      	sub	sp, #180	; 0xb4
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    3be4:	4b1c      	ldr	r3, [pc, #112]	; (3c58 <z_cstart+0x78>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3be6:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    3bea:	4c1c      	ldr	r4, [pc, #112]	; (3c5c <z_cstart+0x7c>)
    3bec:	6963      	ldr	r3, [r4, #20]
    3bee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    3bf2:	6163      	str	r3, [r4, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3bf4:	23e0      	movs	r3, #224	; 0xe0
    3bf6:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    3bfa:	2500      	movs	r5, #0
    3bfc:	77e5      	strb	r5, [r4, #31]
    3bfe:	7625      	strb	r5, [r4, #24]
    3c00:	7665      	strb	r5, [r4, #25]
    3c02:	76a5      	strb	r5, [r4, #26]
    3c04:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    3c08:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3c0a:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    3c0e:	6263      	str	r3, [r4, #36]	; 0x24
    3c10:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    3c14:	f7fd fe40 	bl	1898 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    3c18:	f7fd fbd2 	bl	13c0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    3c1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3c20:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    3c22:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    3c24:	f7fd ff42 	bl	1aac <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    3c28:	f7fd fedc 	bl	19e4 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    3c2c:	2401      	movs	r4, #1
    3c2e:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    3c32:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    3c36:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    3c38:	9527      	str	r5, [sp, #156]	; 0x9c
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    3c3a:	4b09      	ldr	r3, [pc, #36]	; (3c60 <z_cstart+0x80>)
    3c3c:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    3c40:	f7ff fee8 	bl	3a14 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    3c44:	4628      	mov	r0, r5
    3c46:	f7ff fef1 	bl	3a2c <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    3c4a:	4620      	mov	r0, r4
    3c4c:	f7ff feee 	bl	3a2c <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    3c50:	f7ff ff4c 	bl	3aec <prepare_multithreading>
    3c54:	f7ff ffae 	bl	3bb4 <switch_to_main_thread>
    3c58:	20002780 	.word	0x20002780
    3c5c:	e000ed00 	.word	0xe000ed00
    3c60:	20000f7c 	.word	0x20000f7c

00003c64 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    3c64:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3c66:	4c06      	ldr	r4, [pc, #24]	; (3c80 <init_mem_slab_module+0x1c>)
	int rc = 0;
    3c68:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3c6a:	4b06      	ldr	r3, [pc, #24]	; (3c84 <init_mem_slab_module+0x20>)
    3c6c:	429c      	cmp	r4, r3
    3c6e:	d206      	bcs.n	3c7e <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    3c70:	4620      	mov	r0, r4
    3c72:	f002 f934 	bl	5ede <create_free_list>
		if (rc < 0) {
    3c76:	2800      	cmp	r0, #0
    3c78:	db01      	blt.n	3c7e <init_mem_slab_module+0x1a>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    3c7a:	341c      	adds	r4, #28
    3c7c:	e7f5      	b.n	3c6a <init_mem_slab_module+0x6>
		z_object_init(slab);
	}

out:
	return rc;
}
    3c7e:	bd10      	pop	{r4, pc}
    3c80:	200001b0 	.word	0x200001b0
    3c84:	200001b0 	.word	0x200001b0

00003c88 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    3c88:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c8a:	b083      	sub	sp, #12
    3c8c:	460c      	mov	r4, r1
    3c8e:	461f      	mov	r7, r3
	__asm__ volatile(
    3c90:	f04f 0320 	mov.w	r3, #32
    3c94:	f3ef 8111 	mrs	r1, BASEPRI
    3c98:	f383 8812 	msr	BASEPRI_MAX, r3
    3c9c:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    3ca0:	6943      	ldr	r3, [r0, #20]
    3ca2:	b16b      	cbz	r3, 3cc0 <k_mem_slab_alloc+0x38>
		/* take a free block */
		*mem = slab->free_list;
    3ca4:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    3ca6:	6943      	ldr	r3, [r0, #20]
    3ca8:	681b      	ldr	r3, [r3, #0]
    3caa:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    3cac:	6983      	ldr	r3, [r0, #24]
    3cae:	3301      	adds	r3, #1
    3cb0:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    3cb2:	2000      	movs	r0, #0
	__asm__ volatile(
    3cb4:	f381 8811 	msr	BASEPRI, r1
    3cb8:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    3cbc:	b003      	add	sp, #12
    3cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3cc0:	4616      	mov	r6, r2
    3cc2:	f100 0508 	add.w	r5, r0, #8
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    3cc6:	ea56 0307 	orrs.w	r3, r6, r7
    3cca:	d104      	bne.n	3cd6 <k_mem_slab_alloc+0x4e>
		*mem = NULL;
    3ccc:	2300      	movs	r3, #0
    3cce:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    3cd0:	f06f 000b 	mvn.w	r0, #11
    3cd4:	e7ee      	b.n	3cb4 <k_mem_slab_alloc+0x2c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    3cd6:	e9cd 6700 	strd	r6, r7, [sp]
    3cda:	4602      	mov	r2, r0
    3cdc:	4628      	mov	r0, r5
    3cde:	f000 fbe7 	bl	44b0 <z_pend_curr>
		if (result == 0) {
    3ce2:	2800      	cmp	r0, #0
    3ce4:	d1ea      	bne.n	3cbc <k_mem_slab_alloc+0x34>
			*mem = _current->base.swap_data;
    3ce6:	4b02      	ldr	r3, [pc, #8]	; (3cf0 <k_mem_slab_alloc+0x68>)
    3ce8:	689b      	ldr	r3, [r3, #8]
    3cea:	695b      	ldr	r3, [r3, #20]
    3cec:	6023      	str	r3, [r4, #0]
		return result;
    3cee:	e7e5      	b.n	3cbc <k_mem_slab_alloc+0x34>
    3cf0:	20000f7c 	.word	0x20000f7c

00003cf4 <z_thread_monitor_exit>:
	__asm__ volatile(
    3cf4:	f04f 0320 	mov.w	r3, #32
    3cf8:	f3ef 8111 	mrs	r1, BASEPRI
    3cfc:	f383 8812 	msr	BASEPRI_MAX, r3
    3d00:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    3d04:	4b0a      	ldr	r3, [pc, #40]	; (3d30 <z_thread_monitor_exit+0x3c>)
    3d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3d08:	4283      	cmp	r3, r0
    3d0a:	d104      	bne.n	3d16 <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    3d0c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    3d0e:	4b08      	ldr	r3, [pc, #32]	; (3d30 <z_thread_monitor_exit+0x3c>)
    3d10:	629a      	str	r2, [r3, #40]	; 0x28
    3d12:	e007      	b.n	3d24 <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    3d14:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    3d16:	b113      	cbz	r3, 3d1e <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    3d18:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    3d1a:	4282      	cmp	r2, r0
    3d1c:	d1fa      	bne.n	3d14 <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    3d1e:	b10b      	cbz	r3, 3d24 <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    3d20:	6f02      	ldr	r2, [r0, #112]	; 0x70
    3d22:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    3d24:	f381 8811 	msr	BASEPRI, r1
    3d28:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    3d2c:	4770      	bx	lr
    3d2e:	bf00      	nop
    3d30:	20000f7c 	.word	0x20000f7c

00003d34 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    3d34:	b538      	push	{r3, r4, r5, lr}
    3d36:	4614      	mov	r4, r2
    3d38:	461d      	mov	r5, r3
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3d3a:	ea54 0305 	orrs.w	r3, r4, r5
    3d3e:	d102      	bne.n	3d46 <schedule_new_thread+0x12>
	z_impl_k_thread_start(thread);
    3d40:	f002 f936 	bl	5fb0 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    3d44:	bd38      	pop	{r3, r4, r5, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3d46:	462b      	mov	r3, r5
    3d48:	4902      	ldr	r1, [pc, #8]	; (3d54 <schedule_new_thread+0x20>)
    3d4a:	3018      	adds	r0, #24
    3d4c:	f000 fe36 	bl	49bc <z_add_timeout>
    3d50:	e7f8      	b.n	3d44 <schedule_new_thread+0x10>
    3d52:	bf00      	nop
    3d54:	000060b1 	.word	0x000060b1

00003d58 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3d5c:	b085      	sub	sp, #20
    3d5e:	4604      	mov	r4, r0
    3d60:	460f      	mov	r7, r1
    3d62:	4615      	mov	r5, r2
    3d64:	461e      	mov	r6, r3
    3d66:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    3d6a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    3d6e:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    3d72:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3d76:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    3d7a:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    3d7c:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    3d7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3d80:	2204      	movs	r2, #4
    3d82:	9911      	ldr	r1, [sp, #68]	; 0x44
    3d84:	f002 f918 	bl	5fb8 <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    3d88:	462a      	mov	r2, r5
    3d8a:	4639      	mov	r1, r7
    3d8c:	4620      	mov	r0, r4
    3d8e:	f002 f8f7 	bl	5f80 <setup_thread_stack>
    3d92:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3d94:	f8cd 8008 	str.w	r8, [sp, #8]
    3d98:	f8cd 9004 	str.w	r9, [sp, #4]
    3d9c:	f8cd a000 	str.w	sl, [sp]
    3da0:	4633      	mov	r3, r6
    3da2:	4602      	mov	r2, r0
    3da4:	4639      	mov	r1, r7
    3da6:	4620      	mov	r0, r4
    3da8:	f7fd fbd4 	bl	1554 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    3dac:	2300      	movs	r3, #0
    3dae:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    3db0:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    3db2:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    3db6:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    3dba:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    3dbe:	f04f 0320 	mov.w	r3, #32
    3dc2:	f3ef 8211 	mrs	r2, BASEPRI
    3dc6:	f383 8812 	msr	BASEPRI_MAX, r3
    3dca:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    3dce:	4b13      	ldr	r3, [pc, #76]	; (3e1c <z_setup_new_thread+0xc4>)
    3dd0:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3dd2:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    3dd4:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    3dd6:	f382 8811 	msr	BASEPRI, r2
    3dda:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    3dde:	f1bb 0f00 	cmp.w	fp, #0
    3de2:	d013      	beq.n	3e0c <z_setup_new_thread+0xb4>
		strncpy(new_thread->name, name,
    3de4:	221f      	movs	r2, #31
    3de6:	4659      	mov	r1, fp
    3de8:	f104 0074 	add.w	r0, r4, #116	; 0x74
    3dec:	f001 fc0b 	bl	5606 <strncpy>
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    3df0:	2300      	movs	r3, #0
    3df2:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
		new_thread->base.cpu_mask = -1; /* allow all cpus */
	}
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    3df6:	4b09      	ldr	r3, [pc, #36]	; (3e1c <z_setup_new_thread+0xc4>)
    3df8:	689b      	ldr	r3, [r3, #8]
    3dfa:	b15b      	cbz	r3, 3e14 <z_setup_new_thread+0xbc>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    3dfc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    3e00:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, create, new_thread);

	return stack_ptr;
}
    3e04:	4628      	mov	r0, r5
    3e06:	b005      	add	sp, #20
    3e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    3e0c:	2300      	movs	r3, #0
    3e0e:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    3e12:	e7f0      	b.n	3df6 <z_setup_new_thread+0x9e>
		new_thread->resource_pool = NULL;
    3e14:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    3e18:	e7f4      	b.n	3e04 <z_setup_new_thread+0xac>
    3e1a:	bf00      	nop
    3e1c:	20000f7c 	.word	0x20000f7c

00003e20 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    3e20:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
    3e24:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    3e26:	4c23      	ldr	r4, [pc, #140]	; (3eb4 <z_init_static_threads+0x94>)
    3e28:	4b23      	ldr	r3, [pc, #140]	; (3eb8 <z_init_static_threads+0x98>)
    3e2a:	429c      	cmp	r4, r3
    3e2c:	d215      	bcs.n	3e5a <z_init_static_threads+0x3a>
		z_setup_new_thread(
    3e2e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3e30:	9305      	str	r3, [sp, #20]
    3e32:	6a23      	ldr	r3, [r4, #32]
    3e34:	9304      	str	r3, [sp, #16]
    3e36:	69e3      	ldr	r3, [r4, #28]
    3e38:	9303      	str	r3, [sp, #12]
    3e3a:	69a3      	ldr	r3, [r4, #24]
    3e3c:	9302      	str	r3, [sp, #8]
    3e3e:	6963      	ldr	r3, [r4, #20]
    3e40:	9301      	str	r3, [sp, #4]
    3e42:	6923      	ldr	r3, [r4, #16]
    3e44:	9300      	str	r3, [sp, #0]
    3e46:	68e3      	ldr	r3, [r4, #12]
    3e48:	68a2      	ldr	r2, [r4, #8]
    3e4a:	6861      	ldr	r1, [r4, #4]
    3e4c:	6820      	ldr	r0, [r4, #0]
    3e4e:	f7ff ff83 	bl	3d58 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    3e52:	6823      	ldr	r3, [r4, #0]
    3e54:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    3e56:	3430      	adds	r4, #48	; 0x30
    3e58:	e7e6      	b.n	3e28 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    3e5a:	f000 f9e1 	bl	4220 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    3e5e:	4c15      	ldr	r4, [pc, #84]	; (3eb4 <z_init_static_threads+0x94>)
    3e60:	e01b      	b.n	3e9a <z_init_static_threads+0x7a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
			schedule_new_thread(thread_data->init_thread,
    3e62:	6826      	ldr	r6, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    3e64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    3e68:	ea4f 79e3 	mov.w	r9, r3, asr #31
		} else {
			return (t * to_hz + off) / from_hz;
    3e6c:	ea4f 31c9 	mov.w	r1, r9, lsl #15
    3e70:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
    3e74:	03d8      	lsls	r0, r3, #15
    3e76:	f240 35e7 	movw	r5, #999	; 0x3e7
    3e7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3e7e:	2300      	movs	r3, #0
    3e80:	1940      	adds	r0, r0, r5
    3e82:	f04f 0500 	mov.w	r5, #0
    3e86:	eb45 0101 	adc.w	r1, r5, r1
    3e8a:	f7fc f939 	bl	100 <__aeabi_uldivmod>
    3e8e:	4602      	mov	r2, r0
    3e90:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    3e92:	4630      	mov	r0, r6
    3e94:	f7ff ff4e 	bl	3d34 <schedule_new_thread>
	_FOREACH_STATIC_THREAD(thread_data) {
    3e98:	3430      	adds	r4, #48	; 0x30
    3e9a:	4b07      	ldr	r3, [pc, #28]	; (3eb8 <z_init_static_threads+0x98>)
    3e9c:	429c      	cmp	r4, r3
    3e9e:	d204      	bcs.n	3eaa <z_init_static_threads+0x8a>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    3ea0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3ea2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    3ea6:	d0f7      	beq.n	3e98 <z_init_static_threads+0x78>
    3ea8:	e7db      	b.n	3e62 <z_init_static_threads+0x42>
		}
	}
	k_sched_unlock();
    3eaa:	f000 fbb7 	bl	461c <k_sched_unlock>
}
    3eae:	b006      	add	sp, #24
    3eb0:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    3eb4:	20000150 	.word	0x20000150
    3eb8:	200001b0 	.word	0x200001b0

00003ebc <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3ebc:	b508      	push	{r3, lr}
    3ebe:	e001      	b.n	3ec4 <idle+0x8>
	arch_cpu_idle();
    3ec0:	f7fd fa84 	bl	13cc <arch_cpu_idle>
	__asm__ volatile(
    3ec4:	f04f 0220 	mov.w	r2, #32
    3ec8:	f3ef 8311 	mrs	r3, BASEPRI
    3ecc:	f382 8812 	msr	BASEPRI_MAX, r2
    3ed0:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    3ed4:	f002 f9cf 	bl	6276 <z_get_next_timeout_expiry>
    3ed8:	4b03      	ldr	r3, [pc, #12]	; (3ee8 <idle+0x2c>)
    3eda:	6198      	str	r0, [r3, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    3edc:	f7fd f8e0 	bl	10a0 <pm_system_suspend>
    3ee0:	2800      	cmp	r0, #0
    3ee2:	d1ef      	bne.n	3ec4 <idle+0x8>
    3ee4:	e7ec      	b.n	3ec0 <idle+0x4>
    3ee6:	bf00      	nop
    3ee8:	20000f7c 	.word	0x20000f7c

00003eec <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    3eec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3ef0:	b083      	sub	sp, #12
    3ef2:	4604      	mov	r4, r0
    3ef4:	461d      	mov	r5, r3
    3ef6:	f04f 0320 	mov.w	r3, #32
    3efa:	f3ef 8711 	mrs	r7, BASEPRI
    3efe:	f383 8812 	msr	BASEPRI_MAX, r3
    3f02:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    3f06:	68c1      	ldr	r1, [r0, #12]
    3f08:	b999      	cbnz	r1, 3f32 <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    3f0a:	2900      	cmp	r1, #0
    3f0c:	d14f      	bne.n	3fae <z_impl_k_mutex_lock+0xc2>
    3f0e:	4b3a      	ldr	r3, [pc, #232]	; (3ff8 <z_impl_k_mutex_lock+0x10c>)
    3f10:	689b      	ldr	r3, [r3, #8]
    3f12:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    3f16:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    3f18:	3101      	adds	r1, #1
    3f1a:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    3f1c:	4b36      	ldr	r3, [pc, #216]	; (3ff8 <z_impl_k_mutex_lock+0x10c>)
    3f1e:	689b      	ldr	r3, [r3, #8]
    3f20:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    3f22:	f387 8811 	msr	BASEPRI, r7
    3f26:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    3f2a:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    3f2c:	b003      	add	sp, #12
    3f2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3f32:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    3f34:	6882      	ldr	r2, [r0, #8]
    3f36:	4b30      	ldr	r3, [pc, #192]	; (3ff8 <z_impl_k_mutex_lock+0x10c>)
    3f38:	689b      	ldr	r3, [r3, #8]
    3f3a:	429a      	cmp	r2, r3
    3f3c:	d0e5      	beq.n	3f0a <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    3f3e:	ea55 0106 	orrs.w	r1, r5, r6
    3f42:	bf0c      	ite	eq
    3f44:	f04f 0801 	moveq.w	r8, #1
    3f48:	f04f 0800 	movne.w	r8, #0
    3f4c:	d031      	beq.n	3fb2 <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
    3f4e:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    3f52:	4649      	mov	r1, r9
    3f54:	f993 000e 	ldrsb.w	r0, [r3, #14]
    3f58:	f002 f83f 	bl	5fda <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    3f5c:	4581      	cmp	r9, r0
    3f5e:	dc2f      	bgt.n	3fc0 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
    3f60:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    3f64:	9600      	str	r6, [sp, #0]
    3f66:	9501      	str	r5, [sp, #4]
    3f68:	4622      	mov	r2, r4
    3f6a:	4639      	mov	r1, r7
    3f6c:	4823      	ldr	r0, [pc, #140]	; (3ffc <z_impl_k_mutex_lock+0x110>)
    3f6e:	f000 fa9f 	bl	44b0 <z_pend_curr>
	if (got_mutex == 0) {
    3f72:	2800      	cmp	r0, #0
    3f74:	d0da      	beq.n	3f2c <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
    3f76:	f04f 0320 	mov.w	r3, #32
    3f7a:	f3ef 8511 	mrs	r5, BASEPRI
    3f7e:	f383 8812 	msr	BASEPRI_MAX, r3
    3f82:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    3f86:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3f88:	429c      	cmp	r4, r3
    3f8a:	d01f      	beq.n	3fcc <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    3f8c:	b1f3      	cbz	r3, 3fcc <z_impl_k_mutex_lock+0xe0>
    3f8e:	6921      	ldr	r1, [r4, #16]
    3f90:	f993 000e 	ldrsb.w	r0, [r3, #14]
    3f94:	f002 f821 	bl	5fda <new_prio_for_inheritance>
    3f98:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    3f9a:	4620      	mov	r0, r4
    3f9c:	f002 f828 	bl	5ff0 <adjust_owner_prio>
    3fa0:	b9b0      	cbnz	r0, 3fd0 <z_impl_k_mutex_lock+0xe4>
    3fa2:	f1b9 0f00 	cmp.w	r9, #0
    3fa6:	d015      	beq.n	3fd4 <z_impl_k_mutex_lock+0xe8>
    3fa8:	f04f 0801 	mov.w	r8, #1
    3fac:	e012      	b.n	3fd4 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    3fae:	6923      	ldr	r3, [r4, #16]
    3fb0:	e7b1      	b.n	3f16 <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
    3fb2:	f387 8811 	msr	BASEPRI, r7
    3fb6:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    3fba:	f06f 000f 	mvn.w	r0, #15
    3fbe:	e7b5      	b.n	3f2c <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
    3fc0:	4601      	mov	r1, r0
    3fc2:	4620      	mov	r0, r4
    3fc4:	f002 f814 	bl	5ff0 <adjust_owner_prio>
    3fc8:	4681      	mov	r9, r0
    3fca:	e7cb      	b.n	3f64 <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    3fcc:	6921      	ldr	r1, [r4, #16]
    3fce:	e7e4      	b.n	3f9a <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    3fd0:	f04f 0801 	mov.w	r8, #1
	if (resched) {
    3fd4:	f1b8 0f00 	cmp.w	r8, #0
    3fd8:	d106      	bne.n	3fe8 <z_impl_k_mutex_lock+0xfc>
    3fda:	f385 8811 	msr	BASEPRI, r5
    3fde:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    3fe2:	f06f 000a 	mvn.w	r0, #10
    3fe6:	e7a1      	b.n	3f2c <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
    3fe8:	4629      	mov	r1, r5
    3fea:	4804      	ldr	r0, [pc, #16]	; (3ffc <z_impl_k_mutex_lock+0x110>)
    3fec:	f000 f8fc 	bl	41e8 <z_reschedule>
	return -EAGAIN;
    3ff0:	f06f 000a 	mvn.w	r0, #10
    3ff4:	e79a      	b.n	3f2c <z_impl_k_mutex_lock+0x40>
    3ff6:	bf00      	nop
    3ff8:	20000f7c 	.word	0x20000f7c
    3ffc:	20000fa8 	.word	0x20000fa8

00004000 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    4000:	6882      	ldr	r2, [r0, #8]
    4002:	2a00      	cmp	r2, #0
    4004:	d035      	beq.n	4072 <z_impl_k_mutex_unlock+0x72>
{
    4006:	b538      	push	{r3, r4, r5, lr}
    4008:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    400a:	4b1d      	ldr	r3, [pc, #116]	; (4080 <z_impl_k_mutex_unlock+0x80>)
    400c:	689b      	ldr	r3, [r3, #8]
    400e:	429a      	cmp	r2, r3
    4010:	d132      	bne.n	4078 <z_impl_k_mutex_unlock+0x78>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    4012:	7bda      	ldrb	r2, [r3, #15]
    4014:	3a01      	subs	r2, #1
    4016:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    4018:	68c3      	ldr	r3, [r0, #12]
    401a:	2b01      	cmp	r3, #1
    401c:	d905      	bls.n	402a <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    401e:	3b01      	subs	r3, #1
    4020:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    4022:	f000 fafb 	bl	461c <k_sched_unlock>

	return 0;
    4026:	2000      	movs	r0, #0
}
    4028:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    402a:	f04f 0320 	mov.w	r3, #32
    402e:	f3ef 8511 	mrs	r5, BASEPRI
    4032:	f383 8812 	msr	BASEPRI_MAX, r3
    4036:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    403a:	6901      	ldr	r1, [r0, #16]
    403c:	f001 ffd8 	bl	5ff0 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    4040:	4620      	mov	r0, r4
    4042:	f002 f8b4 	bl	61ae <z_unpend_first_thread>
	mutex->owner = new_owner;
    4046:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    4048:	b160      	cbz	r0, 4064 <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    404a:	f990 300e 	ldrsb.w	r3, [r0, #14]
    404e:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    4050:	2300      	movs	r3, #0
    4052:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
		z_ready_thread(new_owner);
    4056:	f002 f80f 	bl	6078 <z_ready_thread>
		z_reschedule(&lock, key);
    405a:	4629      	mov	r1, r5
    405c:	4809      	ldr	r0, [pc, #36]	; (4084 <z_impl_k_mutex_unlock+0x84>)
    405e:	f000 f8c3 	bl	41e8 <z_reschedule>
    4062:	e7de      	b.n	4022 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    4064:	2300      	movs	r3, #0
    4066:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
    4068:	f385 8811 	msr	BASEPRI, r5
    406c:	f3bf 8f6f 	isb	sy
    4070:	e7d7      	b.n	4022 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    4072:	f06f 0015 	mvn.w	r0, #21
}
    4076:	4770      	bx	lr
		return -EPERM;
    4078:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    407c:	e7d4      	b.n	4028 <z_impl_k_mutex_unlock+0x28>
    407e:	bf00      	nop
    4080:	20000f7c 	.word	0x20000f7c
    4084:	20000fa8 	.word	0x20000fa8

00004088 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    4088:	b538      	push	{r3, r4, r5, lr}
    408a:	4604      	mov	r4, r0
	__asm__ volatile(
    408c:	f04f 0320 	mov.w	r3, #32
    4090:	f3ef 8511 	mrs	r5, BASEPRI
    4094:	f383 8812 	msr	BASEPRI_MAX, r3
    4098:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    409c:	f002 f887 	bl	61ae <z_unpend_first_thread>

	if (thread != NULL) {
    40a0:	b148      	cbz	r0, 40b6 <z_impl_k_sem_give+0x2e>
    40a2:	2200      	movs	r2, #0
    40a4:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    40a8:	f001 ffe6 	bl	6078 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    40ac:	4629      	mov	r1, r5
    40ae:	4807      	ldr	r0, [pc, #28]	; (40cc <z_impl_k_sem_give+0x44>)
    40b0:	f000 f89a 	bl	41e8 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    40b4:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    40b6:	68a3      	ldr	r3, [r4, #8]
    40b8:	68e2      	ldr	r2, [r4, #12]
    40ba:	4293      	cmp	r3, r2
    40bc:	d003      	beq.n	40c6 <z_impl_k_sem_give+0x3e>
    40be:	2201      	movs	r2, #1
    40c0:	4413      	add	r3, r2
    40c2:	60a3      	str	r3, [r4, #8]
}
    40c4:	e7f2      	b.n	40ac <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    40c6:	2200      	movs	r2, #0
    40c8:	e7fa      	b.n	40c0 <z_impl_k_sem_give+0x38>
    40ca:	bf00      	nop
    40cc:	20000fa8 	.word	0x20000fa8

000040d0 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    40d0:	b530      	push	{r4, r5, lr}
    40d2:	b083      	sub	sp, #12
    40d4:	461d      	mov	r5, r3
    40d6:	f04f 0320 	mov.w	r3, #32
    40da:	f3ef 8111 	mrs	r1, BASEPRI
    40de:	f383 8812 	msr	BASEPRI_MAX, r3
    40e2:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    40e6:	6883      	ldr	r3, [r0, #8]
    40e8:	b143      	cbz	r3, 40fc <z_impl_k_sem_take+0x2c>
		sem->count--;
    40ea:	3b01      	subs	r3, #1
    40ec:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    40ee:	f381 8811 	msr	BASEPRI, r1
    40f2:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    40f6:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    40f8:	b003      	add	sp, #12
    40fa:	bd30      	pop	{r4, r5, pc}
    40fc:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    40fe:	ea54 0305 	orrs.w	r3, r4, r5
    4102:	d006      	beq.n	4112 <z_impl_k_sem_take+0x42>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    4104:	e9cd 4500 	strd	r4, r5, [sp]
    4108:	4602      	mov	r2, r0
    410a:	4805      	ldr	r0, [pc, #20]	; (4120 <z_impl_k_sem_take+0x50>)
    410c:	f000 f9d0 	bl	44b0 <z_pend_curr>
	return ret;
    4110:	e7f2      	b.n	40f8 <z_impl_k_sem_take+0x28>
    4112:	f381 8811 	msr	BASEPRI, r1
    4116:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    411a:	f06f 000f 	mvn.w	r0, #15
    411e:	e7eb      	b.n	40f8 <z_impl_k_sem_take+0x28>
    4120:	20000fa8 	.word	0x20000fa8

00004124 <add_thread_timeout>:
		z_priq_wait_add(&wait_q->waitq, thread);
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
    4124:	b538      	push	{r3, r4, r5, lr}
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4126:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    412a:	bf08      	it	eq
    412c:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    4130:	d100      	bne.n	4134 <add_thread_timeout+0x10>
		z_add_thread_timeout(thread, timeout);
	}
}
    4132:	bd38      	pop	{r3, r4, r5, pc}
    4134:	4902      	ldr	r1, [pc, #8]	; (4140 <add_thread_timeout+0x1c>)
    4136:	3018      	adds	r0, #24
    4138:	f000 fc40 	bl	49bc <z_add_timeout>
    413c:	e7f9      	b.n	4132 <add_thread_timeout+0xe>
    413e:	bf00      	nop
    4140:	000060b1 	.word	0x000060b1

00004144 <z_reset_time_slice>:
{
    4144:	b508      	push	{r3, lr}
	if (slice_time != 0) {
    4146:	4b08      	ldr	r3, [pc, #32]	; (4168 <z_reset_time_slice+0x24>)
    4148:	681b      	ldr	r3, [r3, #0]
    414a:	b903      	cbnz	r3, 414e <z_reset_time_slice+0xa>
}
    414c:	bd08      	pop	{r3, pc}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    414e:	f7fe fc89 	bl	2a64 <sys_clock_elapsed>
    4152:	4603      	mov	r3, r0
    4154:	4a04      	ldr	r2, [pc, #16]	; (4168 <z_reset_time_slice+0x24>)
    4156:	6810      	ldr	r0, [r2, #0]
    4158:	4403      	add	r3, r0
    415a:	4a04      	ldr	r2, [pc, #16]	; (416c <z_reset_time_slice+0x28>)
    415c:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    415e:	2100      	movs	r1, #0
    4160:	f002 f89f 	bl	62a2 <z_set_timeout_expiry>
}
    4164:	e7f2      	b.n	414c <z_reset_time_slice+0x8>
    4166:	bf00      	nop
    4168:	20000fb0 	.word	0x20000fb0
    416c:	20000f7c 	.word	0x20000f7c

00004170 <k_sched_time_slice_set>:
{
    4170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4174:	4606      	mov	r6, r0
    4176:	4688      	mov	r8, r1
	LOCKED(&sched_spinlock) {
    4178:	2300      	movs	r3, #0
	__asm__ volatile(
    417a:	f04f 0220 	mov.w	r2, #32
    417e:	f3ef 8711 	mrs	r7, BASEPRI
    4182:	f382 8812 	msr	BASEPRI_MAX, r2
    4186:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    418a:	e009      	b.n	41a0 <k_sched_time_slice_set+0x30>
		slice_max_prio = prio;
    418c:	4b13      	ldr	r3, [pc, #76]	; (41dc <k_sched_time_slice_set+0x6c>)
    418e:	f8c3 8000 	str.w	r8, [r3]
		z_reset_time_slice();
    4192:	f7ff ffd7 	bl	4144 <z_reset_time_slice>
	__asm__ volatile(
    4196:	f387 8811 	msr	BASEPRI, r7
    419a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    419e:	2301      	movs	r3, #1
    41a0:	b9cb      	cbnz	r3, 41d6 <k_sched_time_slice_set+0x66>
		_current_cpu->slice_ticks = 0;
    41a2:	2300      	movs	r3, #0
    41a4:	4a0e      	ldr	r2, [pc, #56]	; (41e0 <k_sched_time_slice_set+0x70>)
    41a6:	6113      	str	r3, [r2, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    41a8:	0c75      	lsrs	r5, r6, #17
    41aa:	03f4      	lsls	r4, r6, #15
    41ac:	f240 30e7 	movw	r0, #999	; 0x3e7
    41b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    41b4:	2300      	movs	r3, #0
    41b6:	1820      	adds	r0, r4, r0
    41b8:	f04f 0100 	mov.w	r1, #0
    41bc:	eb45 0101 	adc.w	r1, r5, r1
    41c0:	f7fb ff9e 	bl	100 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    41c4:	4b07      	ldr	r3, [pc, #28]	; (41e4 <k_sched_time_slice_set+0x74>)
    41c6:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    41c8:	2e00      	cmp	r6, #0
    41ca:	dddf      	ble.n	418c <k_sched_time_slice_set+0x1c>
			slice_time = MAX(2, slice_time);
    41cc:	2802      	cmp	r0, #2
    41ce:	bfb8      	it	lt
    41d0:	2002      	movlt	r0, #2
    41d2:	6018      	str	r0, [r3, #0]
    41d4:	e7da      	b.n	418c <k_sched_time_slice_set+0x1c>
}
    41d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    41da:	bf00      	nop
    41dc:	20000fac 	.word	0x20000fac
    41e0:	20000f7c 	.word	0x20000f7c
    41e4:	20000fb0 	.word	0x20000fb0

000041e8 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    41e8:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    41ea:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    41ec:	b921      	cbnz	r1, 41f8 <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    41ee:	f3ef 8305 	mrs	r3, IPSR
    41f2:	b913      	cbnz	r3, 41fa <z_reschedule+0x12>
    41f4:	2101      	movs	r1, #1
    41f6:	e000      	b.n	41fa <z_reschedule+0x12>
    41f8:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    41fa:	f011 0f01 	tst.w	r1, #1
    41fe:	d007      	beq.n	4210 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
    4200:	4b06      	ldr	r3, [pc, #24]	; (421c <z_reschedule+0x34>)
    4202:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    4204:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    4206:	429a      	cmp	r2, r3
    4208:	d002      	beq.n	4210 <z_reschedule+0x28>
	ret = arch_swap(key);
    420a:	f7fd f94b 	bl	14a4 <arch_swap>
		z_swap(lock, key);
    420e:	e003      	b.n	4218 <z_reschedule+0x30>
    4210:	f380 8811 	msr	BASEPRI, r0
    4214:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    4218:	bd08      	pop	{r3, pc}
    421a:	bf00      	nop
    421c:	20000f7c 	.word	0x20000f7c

00004220 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    4220:	2300      	movs	r3, #0
	__asm__ volatile(
    4222:	f04f 0220 	mov.w	r2, #32
    4226:	f3ef 8111 	mrs	r1, BASEPRI
    422a:	f382 8812 	msr	BASEPRI_MAX, r2
    422e:	f3bf 8f6f 	isb	sy
    4232:	b953      	cbnz	r3, 424a <k_sched_lock+0x2a>
    4234:	4b05      	ldr	r3, [pc, #20]	; (424c <k_sched_lock+0x2c>)
    4236:	689a      	ldr	r2, [r3, #8]
    4238:	7bd3      	ldrb	r3, [r2, #15]
    423a:	3b01      	subs	r3, #1
    423c:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    423e:	f381 8811 	msr	BASEPRI, r1
    4242:	f3bf 8f6f 	isb	sy
    4246:	2301      	movs	r3, #1
    4248:	e7f3      	b.n	4232 <k_sched_lock+0x12>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    424a:	4770      	bx	lr
    424c:	20000f7c 	.word	0x20000f7c

00004250 <update_cache>:
{
    4250:	b538      	push	{r3, r4, r5, lr}
    4252:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
    4254:	480f      	ldr	r0, [pc, #60]	; (4294 <update_cache+0x44>)
    4256:	f001 ff08 	bl	606a <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    425a:	4605      	mov	r5, r0
    425c:	b170      	cbz	r0, 427c <update_cache+0x2c>
	if (preempt_ok != 0) {
    425e:	b984      	cbnz	r4, 4282 <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    4260:	4b0d      	ldr	r3, [pc, #52]	; (4298 <update_cache+0x48>)
    4262:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    4264:	7b5a      	ldrb	r2, [r3, #13]
    4266:	f012 0f1f 	tst.w	r2, #31
    426a:	d10a      	bne.n	4282 <update_cache+0x32>
	return node->next != NULL;
    426c:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    426e:	b942      	cbnz	r2, 4282 <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    4270:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    4272:	2a7f      	cmp	r2, #127	; 0x7f
    4274:	d905      	bls.n	4282 <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    4276:	4a08      	ldr	r2, [pc, #32]	; (4298 <update_cache+0x48>)
    4278:	61d3      	str	r3, [r2, #28]
    427a:	e00a      	b.n	4292 <update_cache+0x42>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    427c:	4b06      	ldr	r3, [pc, #24]	; (4298 <update_cache+0x48>)
    427e:	68dd      	ldr	r5, [r3, #12]
    4280:	e7ed      	b.n	425e <update_cache+0xe>
		if (thread != _current) {
    4282:	4b05      	ldr	r3, [pc, #20]	; (4298 <update_cache+0x48>)
    4284:	689b      	ldr	r3, [r3, #8]
    4286:	42ab      	cmp	r3, r5
    4288:	d001      	beq.n	428e <update_cache+0x3e>
			z_reset_time_slice();
    428a:	f7ff ff5b 	bl	4144 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    428e:	4b02      	ldr	r3, [pc, #8]	; (4298 <update_cache+0x48>)
    4290:	61dd      	str	r5, [r3, #28]
}
    4292:	bd38      	pop	{r3, r4, r5, pc}
    4294:	20000f9c 	.word	0x20000f9c
    4298:	20000f7c 	.word	0x20000f7c

0000429c <move_thread_to_end_of_prio_q>:
{
    429c:	b538      	push	{r3, r4, r5, lr}
    429e:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    42a0:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    42a2:	f990 300d 	ldrsb.w	r3, [r0, #13]
    42a6:	2b00      	cmp	r3, #0
    42a8:	db28      	blt.n	42fc <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
    42aa:	7b6b      	ldrb	r3, [r5, #13]
    42ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
    42b0:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    42b2:	4b1a      	ldr	r3, [pc, #104]	; (431c <move_thread_to_end_of_prio_q+0x80>)
    42b4:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    42b8:	429c      	cmp	r4, r3
    42ba:	d02d      	beq.n	4318 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    42bc:	b16c      	cbz	r4, 42da <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    42be:	4621      	mov	r1, r4
    42c0:	4628      	mov	r0, r5
    42c2:	f001 feab 	bl	601c <z_sched_prio_cmp>
    42c6:	2800      	cmp	r0, #0
    42c8:	dc20      	bgt.n	430c <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    42ca:	b134      	cbz	r4, 42da <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    42cc:	4b13      	ldr	r3, [pc, #76]	; (431c <move_thread_to_end_of_prio_q+0x80>)
    42ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    42d0:	429c      	cmp	r4, r3
    42d2:	d002      	beq.n	42da <move_thread_to_end_of_prio_q+0x3e>
    42d4:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    42d6:	2c00      	cmp	r4, #0
    42d8:	d1f0      	bne.n	42bc <move_thread_to_end_of_prio_q+0x20>
 * @return N/A
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
    42da:	4b10      	ldr	r3, [pc, #64]	; (431c <move_thread_to_end_of_prio_q+0x80>)
    42dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24

	node->next = list;
    42de:	f103 0120 	add.w	r1, r3, #32
    42e2:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    42e4:	606a      	str	r2, [r5, #4]

	tail->next = node;
    42e6:	6015      	str	r5, [r2, #0]
	list->tail = node;
    42e8:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    42ea:	4b0c      	ldr	r3, [pc, #48]	; (431c <move_thread_to_end_of_prio_q+0x80>)
    42ec:	6898      	ldr	r0, [r3, #8]
    42ee:	42a8      	cmp	r0, r5
    42f0:	bf14      	ite	ne
    42f2:	2000      	movne	r0, #0
    42f4:	2001      	moveq	r0, #1
    42f6:	f7ff ffab 	bl	4250 <update_cache>
}
    42fa:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    42fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    4300:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4302:	4601      	mov	r1, r0
    4304:	4806      	ldr	r0, [pc, #24]	; (4320 <move_thread_to_end_of_prio_q+0x84>)
    4306:	f001 fea8 	bl	605a <z_priq_dumb_remove>
}
    430a:	e7ce      	b.n	42aa <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    430c:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    430e:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4310:	602c      	str	r4, [r5, #0]
	prev->next = node;
    4312:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    4314:	6065      	str	r5, [r4, #4]
}
    4316:	e7e8      	b.n	42ea <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4318:	2400      	movs	r4, #0
    431a:	e7cf      	b.n	42bc <move_thread_to_end_of_prio_q+0x20>
    431c:	20000f7c 	.word	0x20000f7c
    4320:	20000f9c 	.word	0x20000f9c

00004324 <z_time_slice>:
{
    4324:	b510      	push	{r4, lr}
	__asm__ volatile(
    4326:	f04f 0320 	mov.w	r3, #32
    432a:	f3ef 8411 	mrs	r4, BASEPRI
    432e:	f383 8812 	msr	BASEPRI_MAX, r3
    4332:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    4336:	4b1c      	ldr	r3, [pc, #112]	; (43a8 <z_time_slice+0x84>)
    4338:	689b      	ldr	r3, [r3, #8]
    433a:	4a1c      	ldr	r2, [pc, #112]	; (43ac <z_time_slice+0x88>)
    433c:	6812      	ldr	r2, [r2, #0]
    433e:	4293      	cmp	r3, r2
    4340:	d01d      	beq.n	437e <z_time_slice+0x5a>
	pending_current = NULL;
    4342:	4a1a      	ldr	r2, [pc, #104]	; (43ac <z_time_slice+0x88>)
    4344:	2100      	movs	r1, #0
    4346:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
    4348:	4a19      	ldr	r2, [pc, #100]	; (43b0 <z_time_slice+0x8c>)
    434a:	6812      	ldr	r2, [r2, #0]
    434c:	b322      	cbz	r2, 4398 <z_time_slice+0x74>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    434e:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
    4350:	2a7f      	cmp	r2, #127	; 0x7f
    4352:	d821      	bhi.n	4398 <z_time_slice+0x74>
	uint8_t state = thread->base.thread_state;
    4354:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
    4356:	f012 0f1f 	tst.w	r2, #31
    435a:	d11d      	bne.n	4398 <z_time_slice+0x74>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    435c:	f993 100e 	ldrsb.w	r1, [r3, #14]
    4360:	4a14      	ldr	r2, [pc, #80]	; (43b4 <z_time_slice+0x90>)
    4362:	6812      	ldr	r2, [r2, #0]
    4364:	4291      	cmp	r1, r2
    4366:	db17      	blt.n	4398 <z_time_slice+0x74>
		&& !z_is_idle_thread_object(thread);
    4368:	4a13      	ldr	r2, [pc, #76]	; (43b8 <z_time_slice+0x94>)
    436a:	4293      	cmp	r3, r2
    436c:	d014      	beq.n	4398 <z_time_slice+0x74>
		if (ticks >= _current_cpu->slice_ticks) {
    436e:	4a0e      	ldr	r2, [pc, #56]	; (43a8 <z_time_slice+0x84>)
    4370:	6912      	ldr	r2, [r2, #16]
    4372:	4282      	cmp	r2, r0
    4374:	dd0a      	ble.n	438c <z_time_slice+0x68>
			_current_cpu->slice_ticks -= ticks;
    4376:	1a10      	subs	r0, r2, r0
    4378:	4b0b      	ldr	r3, [pc, #44]	; (43a8 <z_time_slice+0x84>)
    437a:	6118      	str	r0, [r3, #16]
    437c:	e00f      	b.n	439e <z_time_slice+0x7a>
		z_reset_time_slice();
    437e:	f7ff fee1 	bl	4144 <z_reset_time_slice>
	__asm__ volatile(
    4382:	f384 8811 	msr	BASEPRI, r4
    4386:	f3bf 8f6f 	isb	sy
		return;
    438a:	e00c      	b.n	43a6 <z_time_slice+0x82>
			move_thread_to_end_of_prio_q(_current);
    438c:	4618      	mov	r0, r3
    438e:	f7ff ff85 	bl	429c <move_thread_to_end_of_prio_q>
			z_reset_time_slice();
    4392:	f7ff fed7 	bl	4144 <z_reset_time_slice>
    4396:	e002      	b.n	439e <z_time_slice+0x7a>
		_current_cpu->slice_ticks = 0;
    4398:	4b03      	ldr	r3, [pc, #12]	; (43a8 <z_time_slice+0x84>)
    439a:	2200      	movs	r2, #0
    439c:	611a      	str	r2, [r3, #16]
    439e:	f384 8811 	msr	BASEPRI, r4
    43a2:	f3bf 8f6f 	isb	sy
}
    43a6:	bd10      	pop	{r4, pc}
    43a8:	20000f7c 	.word	0x20000f7c
    43ac:	20000fa8 	.word	0x20000fa8
    43b0:	20000fb0 	.word	0x20000fb0
    43b4:	20000fac 	.word	0x20000fac
    43b8:	20000380 	.word	0x20000380

000043bc <ready_thread>:
{
    43bc:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    43be:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    43c0:	f990 200d 	ldrsb.w	r2, [r0, #13]
    43c4:	2a00      	cmp	r2, #0
    43c6:	db2d      	blt.n	4424 <ready_thread+0x68>
    43c8:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    43ca:	f013 0f1f 	tst.w	r3, #31
    43ce:	d105      	bne.n	43dc <ready_thread+0x20>
	return node->next != NULL;
    43d0:	6982      	ldr	r2, [r0, #24]
    43d2:	b10a      	cbz	r2, 43d8 <ready_thread+0x1c>
    43d4:	2200      	movs	r2, #0
    43d6:	e002      	b.n	43de <ready_thread+0x22>
    43d8:	2201      	movs	r2, #1
    43da:	e000      	b.n	43de <ready_thread+0x22>
    43dc:	2200      	movs	r2, #0
    43de:	b30a      	cbz	r2, 4424 <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
    43e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
    43e4:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    43e6:	4b14      	ldr	r3, [pc, #80]	; (4438 <ready_thread+0x7c>)
    43e8:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    43ec:	429d      	cmp	r5, r3
    43ee:	d020      	beq.n	4432 <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    43f0:	b16d      	cbz	r5, 440e <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
    43f2:	4629      	mov	r1, r5
    43f4:	4620      	mov	r0, r4
    43f6:	f001 fe11 	bl	601c <z_sched_prio_cmp>
    43fa:	2800      	cmp	r0, #0
    43fc:	dc13      	bgt.n	4426 <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    43fe:	b135      	cbz	r5, 440e <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
    4400:	4b0d      	ldr	r3, [pc, #52]	; (4438 <ready_thread+0x7c>)
    4402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4404:	429d      	cmp	r5, r3
    4406:	d002      	beq.n	440e <ready_thread+0x52>
    4408:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    440a:	2d00      	cmp	r5, #0
    440c:	d1f0      	bne.n	43f0 <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
    440e:	4b0a      	ldr	r3, [pc, #40]	; (4438 <ready_thread+0x7c>)
    4410:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4412:	f103 0120 	add.w	r1, r3, #32
    4416:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    4418:	6062      	str	r2, [r4, #4]
	tail->next = node;
    441a:	6014      	str	r4, [r2, #0]
	list->tail = node;
    441c:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    441e:	2000      	movs	r0, #0
    4420:	f7ff ff16 	bl	4250 <update_cache>
}
    4424:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
    4426:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    4428:	6063      	str	r3, [r4, #4]
	node->next = successor;
    442a:	6025      	str	r5, [r4, #0]
	prev->next = node;
    442c:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    442e:	606c      	str	r4, [r5, #4]
}
    4430:	e7f5      	b.n	441e <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4432:	2500      	movs	r5, #0
    4434:	e7dc      	b.n	43f0 <ready_thread+0x34>
    4436:	bf00      	nop
    4438:	20000f7c 	.word	0x20000f7c

0000443c <z_sched_start>:
{
    443c:	b510      	push	{r4, lr}
	__asm__ volatile(
    443e:	f04f 0320 	mov.w	r3, #32
    4442:	f3ef 8411 	mrs	r4, BASEPRI
    4446:	f383 8812 	msr	BASEPRI_MAX, r3
    444a:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    444e:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    4450:	f013 0f04 	tst.w	r3, #4
    4454:	d104      	bne.n	4460 <z_sched_start+0x24>
	__asm__ volatile(
    4456:	f384 8811 	msr	BASEPRI, r4
    445a:	f3bf 8f6f 	isb	sy
}
    445e:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4460:	f023 0304 	bic.w	r3, r3, #4
    4464:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    4466:	f7ff ffa9 	bl	43bc <ready_thread>
	z_reschedule(&sched_spinlock, key);
    446a:	4621      	mov	r1, r4
    446c:	4801      	ldr	r0, [pc, #4]	; (4474 <z_sched_start+0x38>)
    446e:	f7ff febb 	bl	41e8 <z_reschedule>
    4472:	e7f4      	b.n	445e <z_sched_start+0x22>
    4474:	20000fac 	.word	0x20000fac

00004478 <unready_thread>:
{
    4478:	b510      	push	{r4, lr}
    447a:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    447c:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    447e:	f990 300d 	ldrsb.w	r3, [r0, #13]
    4482:	2b00      	cmp	r3, #0
    4484:	db08      	blt.n	4498 <unready_thread+0x20>
	update_cache(thread == _current);
    4486:	4b08      	ldr	r3, [pc, #32]	; (44a8 <unready_thread+0x30>)
    4488:	6898      	ldr	r0, [r3, #8]
    448a:	42a0      	cmp	r0, r4
    448c:	bf14      	ite	ne
    448e:	2000      	movne	r0, #0
    4490:	2001      	moveq	r0, #1
    4492:	f7ff fedd 	bl	4250 <update_cache>
}
    4496:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4498:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    449c:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    449e:	4601      	mov	r1, r0
    44a0:	4802      	ldr	r0, [pc, #8]	; (44ac <unready_thread+0x34>)
    44a2:	f001 fdda 	bl	605a <z_priq_dumb_remove>
}
    44a6:	e7ee      	b.n	4486 <unready_thread+0xe>
    44a8:	20000f7c 	.word	0x20000f7c
    44ac:	20000f9c 	.word	0x20000f9c

000044b0 <z_pend_curr>:
{
    44b0:	b510      	push	{r4, lr}
    44b2:	460c      	mov	r4, r1
    44b4:	4611      	mov	r1, r2
	pending_current = _current;
    44b6:	4b06      	ldr	r3, [pc, #24]	; (44d0 <z_pend_curr+0x20>)
    44b8:	6898      	ldr	r0, [r3, #8]
    44ba:	4b06      	ldr	r3, [pc, #24]	; (44d4 <z_pend_curr+0x24>)
    44bc:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    44be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    44c2:	f001 fe53 	bl	616c <pend>
    44c6:	4620      	mov	r0, r4
    44c8:	f7fc ffec 	bl	14a4 <arch_swap>
}
    44cc:	bd10      	pop	{r4, pc}
    44ce:	bf00      	nop
    44d0:	20000f7c 	.word	0x20000f7c
    44d4:	20000fa8 	.word	0x20000fa8

000044d8 <z_set_prio>:
{
    44d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    44dc:	4604      	mov	r4, r0
    44de:	460f      	mov	r7, r1
	LOCKED(&sched_spinlock) {
    44e0:	2300      	movs	r3, #0
	__asm__ volatile(
    44e2:	f04f 0220 	mov.w	r2, #32
    44e6:	f3ef 8611 	mrs	r6, BASEPRI
    44ea:	f382 8812 	msr	BASEPRI_MAX, r2
    44ee:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
    44f2:	4698      	mov	r8, r3
    44f4:	e008      	b.n	4508 <z_set_prio+0x30>
		if (need_sched) {
    44f6:	f012 0801 	ands.w	r8, r2, #1
    44fa:	d111      	bne.n	4520 <z_set_prio+0x48>
			thread->base.prio = prio;
    44fc:	73a7      	strb	r7, [r4, #14]
	__asm__ volatile(
    44fe:	f386 8811 	msr	BASEPRI, r6
    4502:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4506:	2301      	movs	r3, #1
    4508:	461a      	mov	r2, r3
    450a:	2b00      	cmp	r3, #0
    450c:	d13d      	bne.n	458a <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
    450e:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4510:	f013 0f1f 	tst.w	r3, #31
    4514:	d1ef      	bne.n	44f6 <z_set_prio+0x1e>
	return node->next != NULL;
    4516:	69a1      	ldr	r1, [r4, #24]
    4518:	2900      	cmp	r1, #0
    451a:	d1ec      	bne.n	44f6 <z_set_prio+0x1e>
    451c:	2201      	movs	r2, #1
    451e:	e7ea      	b.n	44f6 <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4520:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4524:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4526:	f8df 906c 	ldr.w	r9, [pc, #108]	; 4594 <z_set_prio+0xbc>
    452a:	4621      	mov	r1, r4
    452c:	4648      	mov	r0, r9
    452e:	f001 fd94 	bl	605a <z_priq_dumb_remove>
				thread->base.prio = prio;
    4532:	73a7      	strb	r7, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    4534:	7b63      	ldrb	r3, [r4, #13]
    4536:	f063 037f 	orn	r3, r3, #127	; 0x7f
    453a:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    453c:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4540:	454d      	cmp	r5, r9
    4542:	d020      	beq.n	4586 <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4544:	b16d      	cbz	r5, 4562 <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4546:	4629      	mov	r1, r5
    4548:	4620      	mov	r0, r4
    454a:	f001 fd67 	bl	601c <z_sched_prio_cmp>
    454e:	2800      	cmp	r0, #0
    4550:	dc13      	bgt.n	457a <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4552:	b135      	cbz	r5, 4562 <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
    4554:	4b0e      	ldr	r3, [pc, #56]	; (4590 <z_set_prio+0xb8>)
    4556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4558:	429d      	cmp	r5, r3
    455a:	d002      	beq.n	4562 <z_set_prio+0x8a>
    455c:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    455e:	2d00      	cmp	r5, #0
    4560:	d1f0      	bne.n	4544 <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
    4562:	4b0b      	ldr	r3, [pc, #44]	; (4590 <z_set_prio+0xb8>)
    4564:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4566:	f103 0120 	add.w	r1, r3, #32
    456a:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    456c:	6062      	str	r2, [r4, #4]
	tail->next = node;
    456e:	6014      	str	r4, [r2, #0]
	list->tail = node;
    4570:	625c      	str	r4, [r3, #36]	; 0x24
			update_cache(1);
    4572:	2001      	movs	r0, #1
    4574:	f7ff fe6c 	bl	4250 <update_cache>
    4578:	e7c1      	b.n	44fe <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
    457a:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    457c:	6063      	str	r3, [r4, #4]
	node->next = successor;
    457e:	6025      	str	r5, [r4, #0]
	prev->next = node;
    4580:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    4582:	606c      	str	r4, [r5, #4]
}
    4584:	e7f5      	b.n	4572 <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4586:	2500      	movs	r5, #0
    4588:	e7dc      	b.n	4544 <z_set_prio+0x6c>
}
    458a:	4640      	mov	r0, r8
    458c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    4590:	20000f7c 	.word	0x20000f7c
    4594:	20000f9c 	.word	0x20000f9c

00004598 <z_impl_k_thread_suspend>:
{
    4598:	b538      	push	{r3, r4, r5, lr}
    459a:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    459c:	3018      	adds	r0, #24
    459e:	f001 fe4c 	bl	623a <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    45a2:	2300      	movs	r3, #0
	__asm__ volatile(
    45a4:	f04f 0220 	mov.w	r2, #32
    45a8:	f3ef 8511 	mrs	r5, BASEPRI
    45ac:	f382 8812 	msr	BASEPRI_MAX, r2
    45b0:	f3bf 8f6f 	isb	sy
    45b4:	e010      	b.n	45d8 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    45b6:	7b63      	ldrb	r3, [r4, #13]
    45b8:	f043 0310 	orr.w	r3, r3, #16
    45bc:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    45be:	4b15      	ldr	r3, [pc, #84]	; (4614 <z_impl_k_thread_suspend+0x7c>)
    45c0:	6898      	ldr	r0, [r3, #8]
    45c2:	42a0      	cmp	r0, r4
    45c4:	bf14      	ite	ne
    45c6:	2000      	movne	r0, #0
    45c8:	2001      	moveq	r0, #1
    45ca:	f7ff fe41 	bl	4250 <update_cache>
	__asm__ volatile(
    45ce:	f385 8811 	msr	BASEPRI, r5
    45d2:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    45d6:	2301      	movs	r3, #1
    45d8:	b963      	cbnz	r3, 45f4 <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    45da:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    45dc:	f994 300d 	ldrsb.w	r3, [r4, #13]
    45e0:	2b00      	cmp	r3, #0
    45e2:	dae8      	bge.n	45b6 <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    45e4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    45e8:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    45ea:	4621      	mov	r1, r4
    45ec:	480a      	ldr	r0, [pc, #40]	; (4618 <z_impl_k_thread_suspend+0x80>)
    45ee:	f001 fd34 	bl	605a <z_priq_dumb_remove>
}
    45f2:	e7e0      	b.n	45b6 <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    45f4:	4b07      	ldr	r3, [pc, #28]	; (4614 <z_impl_k_thread_suspend+0x7c>)
    45f6:	689b      	ldr	r3, [r3, #8]
    45f8:	42a3      	cmp	r3, r4
    45fa:	d000      	beq.n	45fe <z_impl_k_thread_suspend+0x66>
}
    45fc:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    45fe:	f04f 0320 	mov.w	r3, #32
    4602:	f3ef 8011 	mrs	r0, BASEPRI
    4606:	f383 8812 	msr	BASEPRI_MAX, r3
    460a:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    460e:	f001 fd0f 	bl	6030 <z_reschedule_irqlock>
    4612:	e7f3      	b.n	45fc <z_impl_k_thread_suspend+0x64>
    4614:	20000f7c 	.word	0x20000f7c
    4618:	20000f9c 	.word	0x20000f9c

0000461c <k_sched_unlock>:

void k_sched_unlock(void)
{
    461c:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    461e:	2300      	movs	r3, #0
    4620:	f04f 0220 	mov.w	r2, #32
    4624:	f3ef 8411 	mrs	r4, BASEPRI
    4628:	f382 8812 	msr	BASEPRI_MAX, r2
    462c:	f3bf 8f6f 	isb	sy
    4630:	b96b      	cbnz	r3, 464e <k_sched_unlock+0x32>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    4632:	4b0c      	ldr	r3, [pc, #48]	; (4664 <k_sched_unlock+0x48>)
    4634:	689a      	ldr	r2, [r3, #8]
    4636:	7bd3      	ldrb	r3, [r2, #15]
    4638:	3301      	adds	r3, #1
    463a:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    463c:	2000      	movs	r0, #0
    463e:	f7ff fe07 	bl	4250 <update_cache>
	__asm__ volatile(
    4642:	f384 8811 	msr	BASEPRI, r4
    4646:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    464a:	2301      	movs	r3, #1
    464c:	e7f0      	b.n	4630 <k_sched_unlock+0x14>
	__asm__ volatile(
    464e:	f04f 0320 	mov.w	r3, #32
    4652:	f3ef 8011 	mrs	r0, BASEPRI
    4656:	f383 8812 	msr	BASEPRI_MAX, r3
    465a:	f3bf 8f6f 	isb	sy
    465e:	f001 fce7 	bl	6030 <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
    4662:	bd10      	pop	{r4, pc}
    4664:	20000f7c 	.word	0x20000f7c

00004668 <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
    4668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    466a:	7b43      	ldrb	r3, [r0, #13]
    466c:	f013 0f08 	tst.w	r3, #8
    4670:	d145      	bne.n	46fe <end_thread+0x96>
    4672:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    4674:	f043 0308 	orr.w	r3, r3, #8
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4678:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    467c:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    467e:	f013 0f80 	tst.w	r3, #128	; 0x80
    4682:	d114      	bne.n	46ae <end_thread+0x46>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
    4684:	68ab      	ldr	r3, [r5, #8]
    4686:	b15b      	cbz	r3, 46a0 <end_thread+0x38>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    4688:	4628      	mov	r0, r5
    468a:	f001 fcc5 	bl	6018 <pended_on_thread>
    468e:	4629      	mov	r1, r5
    4690:	f001 fce3 	bl	605a <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    4694:	7b6b      	ldrb	r3, [r5, #13]
    4696:	f023 0302 	bic.w	r3, r3, #2
    469a:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    469c:	2300      	movs	r3, #0
    469e:	60ab      	str	r3, [r5, #8]
    46a0:	f105 0018 	add.w	r0, r5, #24
    46a4:	f001 fdc9 	bl	623a <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    46a8:	f105 0758 	add.w	r7, r5, #88	; 0x58
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    46ac:	e01c      	b.n	46e8 <end_thread+0x80>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    46ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    46b2:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    46b4:	4601      	mov	r1, r0
    46b6:	4812      	ldr	r0, [pc, #72]	; (4700 <end_thread+0x98>)
    46b8:	f001 fccf 	bl	605a <z_priq_dumb_remove>
}
    46bc:	e7e2      	b.n	4684 <end_thread+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    46be:	4620      	mov	r0, r4
    46c0:	f001 fcaa 	bl	6018 <pended_on_thread>
    46c4:	4621      	mov	r1, r4
    46c6:	f001 fcc8 	bl	605a <z_priq_dumb_remove>
    46ca:	7b63      	ldrb	r3, [r4, #13]
    46cc:	f023 0302 	bic.w	r3, r3, #2
    46d0:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    46d2:	2600      	movs	r6, #0
    46d4:	60a6      	str	r6, [r4, #8]
    46d6:	f104 0018 	add.w	r0, r4, #24
    46da:	f001 fdae 	bl	623a <z_abort_timeout>
    46de:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
		ready_thread(thread);
    46e2:	4620      	mov	r0, r4
    46e4:	f7ff fe6a 	bl	43bc <ready_thread>
	return list->head == list;
    46e8:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    46ea:	42bc      	cmp	r4, r7
    46ec:	d001      	beq.n	46f2 <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    46ee:	2c00      	cmp	r4, #0
    46f0:	d1e5      	bne.n	46be <end_thread+0x56>
		update_cache(1);
    46f2:	2001      	movs	r0, #1
    46f4:	f7ff fdac 	bl	4250 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    46f8:	4628      	mov	r0, r5
    46fa:	f7ff fafb 	bl	3cf4 <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    46fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4700:	20000f9c 	.word	0x20000f9c

00004704 <z_sched_init>:
{
    4704:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
    4706:	4804      	ldr	r0, [pc, #16]	; (4718 <z_sched_init+0x14>)
    4708:	f001 fd7c 	bl	6204 <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    470c:	2100      	movs	r1, #0
    470e:	200a      	movs	r0, #10
    4710:	f7ff fd2e 	bl	4170 <k_sched_time_slice_set>
}
    4714:	bd08      	pop	{r3, pc}
    4716:	bf00      	nop
    4718:	20000f98 	.word	0x20000f98

0000471c <z_impl_k_yield>:
{
    471c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    471e:	f04f 0320 	mov.w	r3, #32
    4722:	f3ef 8611 	mrs	r6, BASEPRI
    4726:	f383 8812 	msr	BASEPRI_MAX, r3
    472a:	f3bf 8f6f 	isb	sy
		dequeue_thread(_current);
    472e:	4c1c      	ldr	r4, [pc, #112]	; (47a0 <z_impl_k_yield+0x84>)
    4730:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4732:	7b4b      	ldrb	r3, [r1, #13]
    4734:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4738:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    473a:	f104 0720 	add.w	r7, r4, #32
    473e:	4638      	mov	r0, r7
    4740:	f001 fc8b 	bl	605a <z_priq_dumb_remove>
	queue_thread(_current);
    4744:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    4746:	7b6b      	ldrb	r3, [r5, #13]
    4748:	f063 037f 	orn	r3, r3, #127	; 0x7f
    474c:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    474e:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4750:	42bc      	cmp	r4, r7
    4752:	d023      	beq.n	479c <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4754:	b16c      	cbz	r4, 4772 <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4756:	4621      	mov	r1, r4
    4758:	4628      	mov	r0, r5
    475a:	f001 fc5f 	bl	601c <z_sched_prio_cmp>
    475e:	2800      	cmp	r0, #0
    4760:	dc16      	bgt.n	4790 <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4762:	b134      	cbz	r4, 4772 <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
    4764:	4b0e      	ldr	r3, [pc, #56]	; (47a0 <z_impl_k_yield+0x84>)
    4766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4768:	429c      	cmp	r4, r3
    476a:	d002      	beq.n	4772 <z_impl_k_yield+0x56>
    476c:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    476e:	2c00      	cmp	r4, #0
    4770:	d1f0      	bne.n	4754 <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
    4772:	4b0b      	ldr	r3, [pc, #44]	; (47a0 <z_impl_k_yield+0x84>)
    4774:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4776:	f103 0120 	add.w	r1, r3, #32
    477a:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    477c:	606a      	str	r2, [r5, #4]
	tail->next = node;
    477e:	6015      	str	r5, [r2, #0]
	list->tail = node;
    4780:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    4782:	2001      	movs	r0, #1
    4784:	f7ff fd64 	bl	4250 <update_cache>
    4788:	4630      	mov	r0, r6
    478a:	f7fc fe8b 	bl	14a4 <arch_swap>
}
    478e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
    4790:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    4792:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4794:	602c      	str	r4, [r5, #0]
	prev->next = node;
    4796:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    4798:	6065      	str	r5, [r4, #4]
}
    479a:	e7f2      	b.n	4782 <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    479c:	2400      	movs	r4, #0
    479e:	e7d9      	b.n	4754 <z_impl_k_yield+0x38>
    47a0:	20000f7c 	.word	0x20000f7c

000047a4 <z_tick_sleep>:
{
    47a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    47a8:	4604      	mov	r4, r0
    47aa:	460d      	mov	r5, r1
	if (ticks == 0) {
    47ac:	ea54 0105 	orrs.w	r1, r4, r5
    47b0:	d037      	beq.n	4822 <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    47b2:	f06f 0101 	mvn.w	r1, #1
    47b6:	1a0a      	subs	r2, r1, r0
    47b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    47bc:	eb61 0305 	sbc.w	r3, r1, r5
    47c0:	2a01      	cmp	r2, #1
    47c2:	f173 0300 	sbcs.w	r3, r3, #0
    47c6:	db30      	blt.n	482a <z_tick_sleep+0x86>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    47c8:	f06f 0601 	mvn.w	r6, #1
    47cc:	1a36      	subs	r6, r6, r0
    47ce:	f04f 0320 	mov.w	r3, #32
    47d2:	f3ef 8811 	mrs	r8, BASEPRI
    47d6:	f383 8812 	msr	BASEPRI_MAX, r3
    47da:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    47de:	4f16      	ldr	r7, [pc, #88]	; (4838 <z_tick_sleep+0x94>)
    47e0:	68b8      	ldr	r0, [r7, #8]
    47e2:	4b16      	ldr	r3, [pc, #88]	; (483c <z_tick_sleep+0x98>)
    47e4:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    47e6:	f7ff fe47 	bl	4478 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    47ea:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    47ec:	4622      	mov	r2, r4
    47ee:	462b      	mov	r3, r5
    47f0:	4913      	ldr	r1, [pc, #76]	; (4840 <z_tick_sleep+0x9c>)
    47f2:	3018      	adds	r0, #24
    47f4:	f000 f8e2 	bl	49bc <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    47f8:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    47fa:	7b53      	ldrb	r3, [r2, #13]
    47fc:	f043 0310 	orr.w	r3, r3, #16
    4800:	7353      	strb	r3, [r2, #13]
    4802:	4640      	mov	r0, r8
    4804:	f7fc fe4e 	bl	14a4 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    4808:	2500      	movs	r5, #0
    480a:	f001 fd75 	bl	62f8 <sys_clock_tick_get_32>
    480e:	1a34      	subs	r4, r6, r0
    4810:	f165 0500 	sbc.w	r5, r5, #0
	if (ticks > 0) {
    4814:	2c01      	cmp	r4, #1
    4816:	f175 0300 	sbcs.w	r3, r5, #0
    481a:	da0a      	bge.n	4832 <z_tick_sleep+0x8e>
	return 0;
    481c:	2000      	movs	r0, #0
}
    481e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    4822:	f7ff ff7b 	bl	471c <z_impl_k_yield>
		return 0;
    4826:	2000      	movs	r0, #0
    4828:	e7f9      	b.n	481e <z_tick_sleep+0x7a>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    482a:	f001 fd65 	bl	62f8 <sys_clock_tick_get_32>
    482e:	1906      	adds	r6, r0, r4
    4830:	e7cd      	b.n	47ce <z_tick_sleep+0x2a>
		return ticks;
    4832:	4620      	mov	r0, r4
    4834:	e7f3      	b.n	481e <z_tick_sleep+0x7a>
    4836:	bf00      	nop
    4838:	20000f7c 	.word	0x20000f7c
    483c:	20000fa8 	.word	0x20000fa8
    4840:	000060b1 	.word	0x000060b1

00004844 <z_impl_k_sleep>:
{
    4844:	b538      	push	{r3, r4, r5, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4846:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    484a:	bf08      	it	eq
    484c:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
    4850:	d01a      	beq.n	4888 <z_impl_k_sleep+0x44>
	ticks = z_tick_sleep(ticks);
    4852:	f7ff ffa7 	bl	47a4 <z_tick_sleep>
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    4856:	4604      	mov	r4, r0
    4858:	17c5      	asrs	r5, r0, #31
			return (t * to_hz + off) / from_hz;
    485a:	0169      	lsls	r1, r5, #5
    485c:	0143      	lsls	r3, r0, #5
    485e:	ea41 62d0 	orr.w	r2, r1, r0, lsr #27
    4862:	1a18      	subs	r0, r3, r0
    4864:	eb62 0305 	sbc.w	r3, r2, r5
    4868:	009a      	lsls	r2, r3, #2
    486a:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
    486e:	0081      	lsls	r1, r0, #2
    4870:	4613      	mov	r3, r2
    4872:	1908      	adds	r0, r1, r4
    4874:	eb45 0303 	adc.w	r3, r5, r3
    4878:	00da      	lsls	r2, r3, #3
    487a:	ea42 7250 	orr.w	r2, r2, r0, lsr #29
    487e:	00c1      	lsls	r1, r0, #3
    4880:	0bc8      	lsrs	r0, r1, #15
    4882:	ea40 4042 	orr.w	r0, r0, r2, lsl #17
}
    4886:	bd38      	pop	{r3, r4, r5, pc}
		k_thread_suspend(_current);
    4888:	4b03      	ldr	r3, [pc, #12]	; (4898 <z_impl_k_sleep+0x54>)
    488a:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    488c:	f7ff fe84 	bl	4598 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    4890:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4894:	e7f7      	b.n	4886 <z_impl_k_sleep+0x42>
    4896:	bf00      	nop
    4898:	20000f7c 	.word	0x20000f7c

0000489c <z_impl_z_current_get>:
}
    489c:	4b01      	ldr	r3, [pc, #4]	; (48a4 <z_impl_z_current_get+0x8>)
    489e:	6898      	ldr	r0, [r3, #8]
    48a0:	4770      	bx	lr
    48a2:	bf00      	nop
    48a4:	20000f7c 	.word	0x20000f7c

000048a8 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    48a8:	b538      	push	{r3, r4, r5, lr}
    48aa:	f04f 0320 	mov.w	r3, #32
    48ae:	f3ef 8511 	mrs	r5, BASEPRI
    48b2:	f383 8812 	msr	BASEPRI_MAX, r3
    48b6:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    48ba:	7b43      	ldrb	r3, [r0, #13]
    48bc:	f013 0f08 	tst.w	r3, #8
    48c0:	d004      	beq.n	48cc <z_thread_abort+0x24>
	__asm__ volatile(
    48c2:	f385 8811 	msr	BASEPRI, r5
    48c6:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    48ca:	bd38      	pop	{r3, r4, r5, pc}
    48cc:	4604      	mov	r4, r0
	end_thread(thread);
    48ce:	f7ff fecb 	bl	4668 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    48d2:	4b08      	ldr	r3, [pc, #32]	; (48f4 <z_thread_abort+0x4c>)
    48d4:	689b      	ldr	r3, [r3, #8]
    48d6:	42a3      	cmp	r3, r4
    48d8:	d004      	beq.n	48e4 <z_thread_abort+0x3c>
    48da:	f385 8811 	msr	BASEPRI, r5
    48de:	f3bf 8f6f 	isb	sy
    48e2:	e7f2      	b.n	48ca <z_thread_abort+0x22>
    48e4:	f3ef 8305 	mrs	r3, IPSR
    48e8:	2b00      	cmp	r3, #0
    48ea:	d1f6      	bne.n	48da <z_thread_abort+0x32>
    48ec:	4628      	mov	r0, r5
    48ee:	f7fc fdd9 	bl	14a4 <arch_swap>
	return ret;
    48f2:	e7f2      	b.n	48da <z_thread_abort+0x32>
    48f4:	20000f7c 	.word	0x20000f7c

000048f8 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    48f8:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    48fa:	4806      	ldr	r0, [pc, #24]	; (4914 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    48fc:	4a06      	ldr	r2, [pc, #24]	; (4918 <z_data_copy+0x20>)
    48fe:	1a12      	subs	r2, r2, r0
    4900:	4906      	ldr	r1, [pc, #24]	; (491c <z_data_copy+0x24>)
    4902:	f000 feac 	bl	565e <memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    4906:	4a06      	ldr	r2, [pc, #24]	; (4920 <z_data_copy+0x28>)
    4908:	4906      	ldr	r1, [pc, #24]	; (4924 <z_data_copy+0x2c>)
    490a:	4807      	ldr	r0, [pc, #28]	; (4928 <z_data_copy+0x30>)
    490c:	f000 fea7 	bl	565e <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    4910:	bd08      	pop	{r3, pc}
    4912:	bf00      	nop
    4914:	20000000 	.word	0x20000000
    4918:	20000200 	.word	0x20000200
    491c:	0000691c 	.word	0x0000691c
    4920:	00000000 	.word	0x00000000
    4924:	0000691c 	.word	0x0000691c
    4928:	20000000 	.word	0x20000000

0000492c <first>:
	return list->head == list;
    492c:	4b03      	ldr	r3, [pc, #12]	; (493c <first+0x10>)
    492e:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4930:	4298      	cmp	r0, r3
    4932:	d000      	beq.n	4936 <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    4934:	4770      	bx	lr
    4936:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    4938:	e7fc      	b.n	4934 <first+0x8>
    493a:	bf00      	nop
    493c:	200000d4 	.word	0x200000d4

00004940 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4940:	b130      	cbz	r0, 4950 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    4942:	4a04      	ldr	r2, [pc, #16]	; (4954 <next+0x14>)
    4944:	6852      	ldr	r2, [r2, #4]
    4946:	4290      	cmp	r0, r2
    4948:	d001      	beq.n	494e <next+0xe>
    494a:	6800      	ldr	r0, [r0, #0]
    494c:	4770      	bx	lr
    494e:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    4950:	4770      	bx	lr
    4952:	bf00      	nop
    4954:	200000d4 	.word	0x200000d4

00004958 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    4958:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    495a:	4b04      	ldr	r3, [pc, #16]	; (496c <elapsed+0x14>)
    495c:	681b      	ldr	r3, [r3, #0]
    495e:	b10b      	cbz	r3, 4964 <elapsed+0xc>
    4960:	2000      	movs	r0, #0
}
    4962:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4964:	f7fe f87e 	bl	2a64 <sys_clock_elapsed>
    4968:	e7fb      	b.n	4962 <elapsed+0xa>
    496a:	bf00      	nop
    496c:	20000fb4 	.word	0x20000fb4

00004970 <next_timeout>:

static int32_t next_timeout(void)
{
    4970:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    4972:	f7ff ffdb 	bl	492c <first>
    4976:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    4978:	f7ff ffee 	bl	4958 <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
    497c:	b18c      	cbz	r4, 49a2 <next_timeout+0x32>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    497e:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    4982:	1a12      	subs	r2, r2, r0
    4984:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    4988:	2a01      	cmp	r2, #1
    498a:	f173 0100 	sbcs.w	r1, r3, #0
    498e:	db11      	blt.n	49b4 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    4990:	4610      	mov	r0, r2
    4992:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    4996:	f173 0300 	sbcs.w	r3, r3, #0
    499a:	db04      	blt.n	49a6 <next_timeout+0x36>
    499c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    49a0:	e001      	b.n	49a6 <next_timeout+0x36>
	int32_t ret = to == NULL ? MAX_WAIT
    49a2:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    49a6:	4b04      	ldr	r3, [pc, #16]	; (49b8 <next_timeout+0x48>)
    49a8:	691b      	ldr	r3, [r3, #16]
    49aa:	b113      	cbz	r3, 49b2 <next_timeout+0x42>
    49ac:	4283      	cmp	r3, r0
    49ae:	da00      	bge.n	49b2 <next_timeout+0x42>
		ret = _current_cpu->slice_ticks;
    49b0:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    49b2:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    49b4:	2000      	movs	r0, #0
    49b6:	e7f6      	b.n	49a6 <next_timeout+0x36>
    49b8:	20000f7c 	.word	0x20000f7c

000049bc <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    49bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    49c0:	b083      	sub	sp, #12
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    49c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    49c6:	bf08      	it	eq
    49c8:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    49cc:	f000 8096 	beq.w	4afc <z_add_timeout+0x140>
    49d0:	4682      	mov	sl, r0
    49d2:	4614      	mov	r4, r2
    49d4:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    49d6:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    49d8:	2300      	movs	r3, #0
	__asm__ volatile(
    49da:	f04f 0220 	mov.w	r2, #32
    49de:	f3ef 8b11 	mrs	fp, BASEPRI
    49e2:	f382 8812 	msr	BASEPRI_MAX, r2
    49e6:	f3bf 8f6f 	isb	sy
    49ea:	e02e      	b.n	4a4a <z_add_timeout+0x8e>

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
    49ec:	2201      	movs	r2, #1
    49ee:	2300      	movs	r3, #0
    49f0:	e04b      	b.n	4a8a <z_add_timeout+0xce>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    49f2:	f7ff ffb1 	bl	4958 <elapsed>
    49f6:	1822      	adds	r2, r4, r0
    49f8:	eb45 73e0 	adc.w	r3, r5, r0, asr #31
    49fc:	3201      	adds	r2, #1
    49fe:	f143 0300 	adc.w	r3, r3, #0
    4a02:	f8ca 2010 	str.w	r2, [sl, #16]
    4a06:	f8ca 3014 	str.w	r3, [sl, #20]
    4a0a:	e042      	b.n	4a92 <z_add_timeout+0xd6>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    4a0c:	9b00      	ldr	r3, [sp, #0]
    4a0e:	1ac2      	subs	r2, r0, r3
    4a10:	9b01      	ldr	r3, [sp, #4]
    4a12:	eb61 0303 	sbc.w	r3, r1, r3
    4a16:	f8cc 2010 	str.w	r2, [ip, #16]
    4a1a:	f8cc 3014 	str.w	r3, [ip, #20]
	sys_dnode_t *const prev = successor->prev;
    4a1e:	f8dc 3004 	ldr.w	r3, [ip, #4]
	node->prev = prev;
    4a22:	f8ca 3004 	str.w	r3, [sl, #4]
	node->next = successor;
    4a26:	f8ca c000 	str.w	ip, [sl]
	prev->next = node;
    4a2a:	f8c3 a000 	str.w	sl, [r3]
	successor->prev = node;
    4a2e:	f8cc a004 	str.w	sl, [ip, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    4a32:	f1bc 0f00 	cmp.w	ip, #0
    4a36:	d049      	beq.n	4acc <z_add_timeout+0x110>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    4a38:	f7ff ff78 	bl	492c <first>
    4a3c:	4582      	cmp	sl, r0
    4a3e:	d050      	beq.n	4ae2 <z_add_timeout+0x126>
	__asm__ volatile(
    4a40:	f38b 8811 	msr	BASEPRI, fp
    4a44:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    4a48:	2301      	movs	r3, #1
    4a4a:	2b00      	cmp	r3, #0
    4a4c:	d156      	bne.n	4afc <z_add_timeout+0x140>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    4a4e:	f06f 0301 	mvn.w	r3, #1
    4a52:	ebb3 0804 	subs.w	r8, r3, r4
    4a56:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    4a5a:	eb60 0905 	sbc.w	r9, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    4a5e:	f1b8 0f00 	cmp.w	r8, #0
    4a62:	f179 0300 	sbcs.w	r3, r9, #0
    4a66:	dbc4      	blt.n	49f2 <z_add_timeout+0x36>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    4a68:	4a26      	ldr	r2, [pc, #152]	; (4b04 <z_add_timeout+0x148>)
    4a6a:	6813      	ldr	r3, [r2, #0]
    4a6c:	6852      	ldr	r2, [r2, #4]
    4a6e:	18e3      	adds	r3, r4, r3
    4a70:	eb45 0202 	adc.w	r2, r5, r2
    4a74:	f06f 0101 	mvn.w	r1, #1
    4a78:	1ace      	subs	r6, r1, r3
    4a7a:	eb60 0702 	sbc.w	r7, r0, r2
			to->dticks = MAX(1, ticks);
    4a7e:	4632      	mov	r2, r6
    4a80:	463b      	mov	r3, r7
    4a82:	2e01      	cmp	r6, #1
    4a84:	f177 0100 	sbcs.w	r1, r7, #0
    4a88:	dbb0      	blt.n	49ec <z_add_timeout+0x30>
    4a8a:	f8ca 2010 	str.w	r2, [sl, #16]
    4a8e:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
    4a92:	f7ff ff4b 	bl	492c <first>
    4a96:	4684      	mov	ip, r0
    4a98:	f1bc 0f00 	cmp.w	ip, #0
    4a9c:	d0c9      	beq.n	4a32 <z_add_timeout+0x76>
			if (t->dticks > to->dticks) {
    4a9e:	e9dc 0104 	ldrd	r0, r1, [ip, #16]
    4aa2:	e9da 2304 	ldrd	r2, r3, [sl, #16]
    4aa6:	e9cd 2300 	strd	r2, r3, [sp]
    4aaa:	4282      	cmp	r2, r0
    4aac:	418b      	sbcs	r3, r1
    4aae:	dbad      	blt.n	4a0c <z_add_timeout+0x50>
			to->dticks -= t->dticks;
    4ab0:	9b00      	ldr	r3, [sp, #0]
    4ab2:	1a1a      	subs	r2, r3, r0
    4ab4:	9b01      	ldr	r3, [sp, #4]
    4ab6:	eb63 0301 	sbc.w	r3, r3, r1
    4aba:	f8ca 2010 	str.w	r2, [sl, #16]
    4abe:	f8ca 3014 	str.w	r3, [sl, #20]
		for (t = first(); t != NULL; t = next(t)) {
    4ac2:	4660      	mov	r0, ip
    4ac4:	f7ff ff3c 	bl	4940 <next>
    4ac8:	4684      	mov	ip, r0
    4aca:	e7e5      	b.n	4a98 <z_add_timeout+0xdc>
	sys_dnode_t *const tail = list->tail;
    4acc:	4b0e      	ldr	r3, [pc, #56]	; (4b08 <z_add_timeout+0x14c>)
    4ace:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    4ad0:	f8ca 3000 	str.w	r3, [sl]
	node->prev = tail;
    4ad4:	f8ca 2004 	str.w	r2, [sl, #4]
	tail->next = node;
    4ad8:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
    4adc:	f8c3 a004 	str.w	sl, [r3, #4]
}
    4ae0:	e7aa      	b.n	4a38 <z_add_timeout+0x7c>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    4ae2:	f7ff ff45 	bl	4970 <next_timeout>

			if (next_time == 0 ||
    4ae6:	4603      	mov	r3, r0
    4ae8:	b118      	cbz	r0, 4af2 <z_add_timeout+0x136>
			    _current_cpu->slice_ticks != next_time) {
    4aea:	4a08      	ldr	r2, [pc, #32]	; (4b0c <z_add_timeout+0x150>)
    4aec:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    4aee:	4282      	cmp	r2, r0
    4af0:	d0a6      	beq.n	4a40 <z_add_timeout+0x84>
				sys_clock_set_timeout(next_time, false);
    4af2:	2100      	movs	r1, #0
    4af4:	4618      	mov	r0, r3
    4af6:	f7fd ff81 	bl	29fc <sys_clock_set_timeout>
    4afa:	e7a1      	b.n	4a40 <z_add_timeout+0x84>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    4afc:	b003      	add	sp, #12
    4afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4b02:	bf00      	nop
    4b04:	200004e0 	.word	0x200004e0
    4b08:	200000d4 	.word	0x200000d4
    4b0c:	20000f7c 	.word	0x20000f7c

00004b10 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    4b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4b12:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    4b14:	f7ff fc06 	bl	4324 <z_time_slice>
	__asm__ volatile(
    4b18:	f04f 0320 	mov.w	r3, #32
    4b1c:	f3ef 8511 	mrs	r5, BASEPRI
    4b20:	f383 8812 	msr	BASEPRI_MAX, r3
    4b24:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    4b28:	4b28      	ldr	r3, [pc, #160]	; (4bcc <sys_clock_announce+0xbc>)
    4b2a:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    4b2c:	f7ff fefe 	bl	492c <first>
    4b30:	4604      	mov	r4, r0
    4b32:	b350      	cbz	r0, 4b8a <sys_clock_announce+0x7a>
    4b34:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    4b38:	4b24      	ldr	r3, [pc, #144]	; (4bcc <sys_clock_announce+0xbc>)
    4b3a:	681b      	ldr	r3, [r3, #0]
    4b3c:	17d9      	asrs	r1, r3, #31
    4b3e:	42b3      	cmp	r3, r6
    4b40:	eb71 0207 	sbcs.w	r2, r1, r7
    4b44:	db21      	blt.n	4b8a <sys_clock_announce+0x7a>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    4b46:	4a22      	ldr	r2, [pc, #136]	; (4bd0 <sys_clock_announce+0xc0>)
    4b48:	e9d2 0100 	ldrd	r0, r1, [r2]
    4b4c:	1980      	adds	r0, r0, r6
    4b4e:	eb41 71e6 	adc.w	r1, r1, r6, asr #31
    4b52:	e9c2 0100 	strd	r0, r1, [r2]
		announce_remaining -= dt;
    4b56:	1b9b      	subs	r3, r3, r6
    4b58:	4a1c      	ldr	r2, [pc, #112]	; (4bcc <sys_clock_announce+0xbc>)
    4b5a:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    4b5c:	2200      	movs	r2, #0
    4b5e:	2300      	movs	r3, #0
    4b60:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    4b64:	4620      	mov	r0, r4
    4b66:	f001 fb51 	bl	620c <remove_timeout>
	__asm__ volatile(
    4b6a:	f385 8811 	msr	BASEPRI, r5
    4b6e:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    4b72:	68a3      	ldr	r3, [r4, #8]
    4b74:	4620      	mov	r0, r4
    4b76:	4798      	blx	r3
	__asm__ volatile(
    4b78:	f04f 0320 	mov.w	r3, #32
    4b7c:	f3ef 8511 	mrs	r5, BASEPRI
    4b80:	f383 8812 	msr	BASEPRI_MAX, r3
    4b84:	f3bf 8f6f 	isb	sy
    4b88:	e7d0      	b.n	4b2c <sys_clock_announce+0x1c>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    4b8a:	b144      	cbz	r4, 4b9e <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
    4b8c:	4b0f      	ldr	r3, [pc, #60]	; (4bcc <sys_clock_announce+0xbc>)
    4b8e:	6819      	ldr	r1, [r3, #0]
    4b90:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    4b94:	1a52      	subs	r2, r2, r1
    4b96:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
    4b9a:	e9c4 2304 	strd	r2, r3, [r4, #16]
	}

	curr_tick += announce_remaining;
    4b9e:	480c      	ldr	r0, [pc, #48]	; (4bd0 <sys_clock_announce+0xc0>)
    4ba0:	490a      	ldr	r1, [pc, #40]	; (4bcc <sys_clock_announce+0xbc>)
    4ba2:	680c      	ldr	r4, [r1, #0]
    4ba4:	e9d0 2300 	ldrd	r2, r3, [r0]
    4ba8:	1912      	adds	r2, r2, r4
    4baa:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
    4bae:	e9c0 2300 	strd	r2, r3, [r0]
	announce_remaining = 0;
    4bb2:	2400      	movs	r4, #0
    4bb4:	600c      	str	r4, [r1, #0]

	sys_clock_set_timeout(next_timeout(), false);
    4bb6:	f7ff fedb 	bl	4970 <next_timeout>
    4bba:	4621      	mov	r1, r4
    4bbc:	f7fd ff1e 	bl	29fc <sys_clock_set_timeout>
	__asm__ volatile(
    4bc0:	f385 8811 	msr	BASEPRI, r5
    4bc4:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4bc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4bca:	bf00      	nop
    4bcc:	20000fb4 	.word	0x20000fb4
    4bd0:	200004e0 	.word	0x200004e0

00004bd4 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    4bd4:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    4bd6:	2100      	movs	r1, #0
	__asm__ volatile(
    4bd8:	f04f 0320 	mov.w	r3, #32
    4bdc:	f3ef 8411 	mrs	r4, BASEPRI
    4be0:	f383 8812 	msr	BASEPRI_MAX, r3
    4be4:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
    4be8:	2200      	movs	r2, #0
    4bea:	2300      	movs	r3, #0
	LOCKED(&timeout_lock) {
    4bec:	b969      	cbnz	r1, 4c0a <sys_clock_tick_get+0x36>
		t = curr_tick + sys_clock_elapsed();
    4bee:	f7fd ff39 	bl	2a64 <sys_clock_elapsed>
    4bf2:	4b07      	ldr	r3, [pc, #28]	; (4c10 <sys_clock_tick_get+0x3c>)
    4bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
    4bf8:	1812      	adds	r2, r2, r0
    4bfa:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    4bfe:	f384 8811 	msr	BASEPRI, r4
    4c02:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    4c06:	2101      	movs	r1, #1
    4c08:	e7f0      	b.n	4bec <sys_clock_tick_get+0x18>
	}
	return t;
}
    4c0a:	4610      	mov	r0, r2
    4c0c:	4619      	mov	r1, r3
    4c0e:	bd10      	pop	{r4, pc}
    4c10:	200004e0 	.word	0x200004e0

00004c14 <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
    4c14:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    4c16:	4a03      	ldr	r2, [pc, #12]	; (4c24 <boot_banner+0x10>)
    4c18:	4903      	ldr	r1, [pc, #12]	; (4c28 <boot_banner+0x14>)
    4c1a:	4804      	ldr	r0, [pc, #16]	; (4c2c <boot_banner+0x18>)
    4c1c:	f000 fa27 	bl	506e <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
    4c20:	bd08      	pop	{r3, pc}
    4c22:	bf00      	nop
    4c24:	00006660 	.word	0x00006660
    4c28:	0000685c 	.word	0x0000685c
    4c2c:	0000686c 	.word	0x0000686c

00004c30 <nrf_cc3xx_platform_init_no_rng>:
    4c30:	b510      	push	{r4, lr}
    4c32:	4c0a      	ldr	r4, [pc, #40]	; (4c5c <nrf_cc3xx_platform_init_no_rng+0x2c>)
    4c34:	6823      	ldr	r3, [r4, #0]
    4c36:	b11b      	cbz	r3, 4c40 <nrf_cc3xx_platform_init_no_rng+0x10>
    4c38:	2301      	movs	r3, #1
    4c3a:	6023      	str	r3, [r4, #0]
    4c3c:	2000      	movs	r0, #0
    4c3e:	bd10      	pop	{r4, pc}
    4c40:	f000 f8d6 	bl	4df0 <CC_LibInitNoRng>
    4c44:	2800      	cmp	r0, #0
    4c46:	d0f7      	beq.n	4c38 <nrf_cc3xx_platform_init_no_rng+0x8>
    4c48:	3801      	subs	r0, #1
    4c4a:	2806      	cmp	r0, #6
    4c4c:	d803      	bhi.n	4c56 <nrf_cc3xx_platform_init_no_rng+0x26>
    4c4e:	4b04      	ldr	r3, [pc, #16]	; (4c60 <nrf_cc3xx_platform_init_no_rng+0x30>)
    4c50:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    4c54:	bd10      	pop	{r4, pc}
    4c56:	4803      	ldr	r0, [pc, #12]	; (4c64 <nrf_cc3xx_platform_init_no_rng+0x34>)
    4c58:	bd10      	pop	{r4, pc}
    4c5a:	bf00      	nop
    4c5c:	20000fb8 	.word	0x20000fb8
    4c60:	00006894 	.word	0x00006894
    4c64:	ffff8ffe 	.word	0xffff8ffe

00004c68 <nrf_cc3xx_platform_abort>:
    4c68:	f3bf 8f4f 	dsb	sy
    4c6c:	4905      	ldr	r1, [pc, #20]	; (4c84 <nrf_cc3xx_platform_abort+0x1c>)
    4c6e:	4b06      	ldr	r3, [pc, #24]	; (4c88 <nrf_cc3xx_platform_abort+0x20>)
    4c70:	68ca      	ldr	r2, [r1, #12]
    4c72:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    4c76:	4313      	orrs	r3, r2
    4c78:	60cb      	str	r3, [r1, #12]
    4c7a:	f3bf 8f4f 	dsb	sy
    4c7e:	bf00      	nop
    4c80:	e7fd      	b.n	4c7e <nrf_cc3xx_platform_abort+0x16>
    4c82:	bf00      	nop
    4c84:	e000ed00 	.word	0xe000ed00
    4c88:	05fa0004 	.word	0x05fa0004

00004c8c <CC_PalAbort>:
    4c8c:	b4f0      	push	{r4, r5, r6, r7}
    4c8e:	4f09      	ldr	r7, [pc, #36]	; (4cb4 <CC_PalAbort+0x28>)
    4c90:	4e09      	ldr	r6, [pc, #36]	; (4cb8 <CC_PalAbort+0x2c>)
    4c92:	4c0a      	ldr	r4, [pc, #40]	; (4cbc <CC_PalAbort+0x30>)
    4c94:	4a0a      	ldr	r2, [pc, #40]	; (4cc0 <CC_PalAbort+0x34>)
    4c96:	4d0b      	ldr	r5, [pc, #44]	; (4cc4 <CC_PalAbort+0x38>)
    4c98:	490b      	ldr	r1, [pc, #44]	; (4cc8 <CC_PalAbort+0x3c>)
    4c9a:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    4c9e:	603b      	str	r3, [r7, #0]
    4ca0:	6852      	ldr	r2, [r2, #4]
    4ca2:	6033      	str	r3, [r6, #0]
    4ca4:	6023      	str	r3, [r4, #0]
    4ca6:	2400      	movs	r4, #0
    4ca8:	602b      	str	r3, [r5, #0]
    4caa:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    4cae:	bcf0      	pop	{r4, r5, r6, r7}
    4cb0:	4710      	bx	r2
    4cb2:	bf00      	nop
    4cb4:	5002b400 	.word	0x5002b400
    4cb8:	5002b404 	.word	0x5002b404
    4cbc:	5002b408 	.word	0x5002b408
    4cc0:	200000dc 	.word	0x200000dc
    4cc4:	5002b40c 	.word	0x5002b40c
    4cc8:	5002a000 	.word	0x5002a000

00004ccc <nrf_cc3xx_platform_set_abort>:
    4ccc:	e9d0 1200 	ldrd	r1, r2, [r0]
    4cd0:	4b01      	ldr	r3, [pc, #4]	; (4cd8 <nrf_cc3xx_platform_set_abort+0xc>)
    4cd2:	e9c3 1200 	strd	r1, r2, [r3]
    4cd6:	4770      	bx	lr
    4cd8:	200000dc 	.word	0x200000dc

00004cdc <mutex_free>:
    4cdc:	b510      	push	{r4, lr}
    4cde:	4604      	mov	r4, r0
    4ce0:	b130      	cbz	r0, 4cf0 <mutex_free+0x14>
    4ce2:	6863      	ldr	r3, [r4, #4]
    4ce4:	06db      	lsls	r3, r3, #27
    4ce6:	d502      	bpl.n	4cee <mutex_free+0x12>
    4ce8:	2300      	movs	r3, #0
    4cea:	6023      	str	r3, [r4, #0]
    4cec:	6063      	str	r3, [r4, #4]
    4cee:	bd10      	pop	{r4, pc}
    4cf0:	4b02      	ldr	r3, [pc, #8]	; (4cfc <mutex_free+0x20>)
    4cf2:	4803      	ldr	r0, [pc, #12]	; (4d00 <mutex_free+0x24>)
    4cf4:	685b      	ldr	r3, [r3, #4]
    4cf6:	4798      	blx	r3
    4cf8:	e7f3      	b.n	4ce2 <mutex_free+0x6>
    4cfa:	bf00      	nop
    4cfc:	200000dc 	.word	0x200000dc
    4d00:	000068b0 	.word	0x000068b0

00004d04 <mutex_unlock>:
    4d04:	b168      	cbz	r0, 4d22 <mutex_unlock+0x1e>
    4d06:	6843      	ldr	r3, [r0, #4]
    4d08:	b13b      	cbz	r3, 4d1a <mutex_unlock+0x16>
    4d0a:	06db      	lsls	r3, r3, #27
    4d0c:	d507      	bpl.n	4d1e <mutex_unlock+0x1a>
    4d0e:	f3bf 8f5f 	dmb	sy
    4d12:	2300      	movs	r3, #0
    4d14:	6003      	str	r3, [r0, #0]
    4d16:	4618      	mov	r0, r3
    4d18:	4770      	bx	lr
    4d1a:	4803      	ldr	r0, [pc, #12]	; (4d28 <mutex_unlock+0x24>)
    4d1c:	4770      	bx	lr
    4d1e:	4803      	ldr	r0, [pc, #12]	; (4d2c <mutex_unlock+0x28>)
    4d20:	4770      	bx	lr
    4d22:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    4d26:	4770      	bx	lr
    4d28:	ffff8fea 	.word	0xffff8fea
    4d2c:	ffff8fe9 	.word	0xffff8fe9

00004d30 <mutex_init>:
    4d30:	b510      	push	{r4, lr}
    4d32:	4604      	mov	r4, r0
    4d34:	b120      	cbz	r0, 4d40 <mutex_init+0x10>
    4d36:	2200      	movs	r2, #0
    4d38:	2311      	movs	r3, #17
    4d3a:	6022      	str	r2, [r4, #0]
    4d3c:	6063      	str	r3, [r4, #4]
    4d3e:	bd10      	pop	{r4, pc}
    4d40:	4801      	ldr	r0, [pc, #4]	; (4d48 <mutex_init+0x18>)
    4d42:	f7ff ffa3 	bl	4c8c <CC_PalAbort>
    4d46:	e7f6      	b.n	4d36 <mutex_init+0x6>
    4d48:	000068d8 	.word	0x000068d8

00004d4c <mutex_lock>:
    4d4c:	b1c0      	cbz	r0, 4d80 <mutex_lock+0x34>
    4d4e:	6843      	ldr	r3, [r0, #4]
    4d50:	b1a3      	cbz	r3, 4d7c <mutex_lock+0x30>
    4d52:	06db      	lsls	r3, r3, #27
    4d54:	d510      	bpl.n	4d78 <mutex_lock+0x2c>
    4d56:	2201      	movs	r2, #1
    4d58:	f3bf 8f5b 	dmb	ish
    4d5c:	e850 3f00 	ldrex	r3, [r0]
    4d60:	e840 2100 	strex	r1, r2, [r0]
    4d64:	2900      	cmp	r1, #0
    4d66:	d1f9      	bne.n	4d5c <mutex_lock+0x10>
    4d68:	f3bf 8f5b 	dmb	ish
    4d6c:	2b01      	cmp	r3, #1
    4d6e:	d0f3      	beq.n	4d58 <mutex_lock+0xc>
    4d70:	f3bf 8f5f 	dmb	sy
    4d74:	2000      	movs	r0, #0
    4d76:	4770      	bx	lr
    4d78:	4803      	ldr	r0, [pc, #12]	; (4d88 <mutex_lock+0x3c>)
    4d7a:	4770      	bx	lr
    4d7c:	4803      	ldr	r0, [pc, #12]	; (4d8c <mutex_lock+0x40>)
    4d7e:	4770      	bx	lr
    4d80:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    4d84:	4770      	bx	lr
    4d86:	bf00      	nop
    4d88:	ffff8fe9 	.word	0xffff8fe9
    4d8c:	ffff8fea 	.word	0xffff8fea

00004d90 <nrf_cc3xx_platform_set_mutexes>:
    4d90:	b570      	push	{r4, r5, r6, lr}
    4d92:	e9d0 2300 	ldrd	r2, r3, [r0]
    4d96:	4c13      	ldr	r4, [pc, #76]	; (4de4 <nrf_cc3xx_platform_set_mutexes+0x54>)
    4d98:	4d13      	ldr	r5, [pc, #76]	; (4de8 <nrf_cc3xx_platform_set_mutexes+0x58>)
    4d9a:	e9c4 2300 	strd	r2, r3, [r4]
    4d9e:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    4da2:	e9c4 6302 	strd	r6, r3, [r4, #8]
    4da6:	4b11      	ldr	r3, [pc, #68]	; (4dec <nrf_cc3xx_platform_set_mutexes+0x5c>)
    4da8:	6808      	ldr	r0, [r1, #0]
    4daa:	6018      	str	r0, [r3, #0]
    4dac:	6848      	ldr	r0, [r1, #4]
    4dae:	6058      	str	r0, [r3, #4]
    4db0:	6888      	ldr	r0, [r1, #8]
    4db2:	6098      	str	r0, [r3, #8]
    4db4:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    4db8:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    4dbc:	60de      	str	r6, [r3, #12]
    4dbe:	6118      	str	r0, [r3, #16]
    4dc0:	06cb      	lsls	r3, r1, #27
    4dc2:	d50d      	bpl.n	4de0 <nrf_cc3xx_platform_set_mutexes+0x50>
    4dc4:	2300      	movs	r3, #0
    4dc6:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    4dca:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    4dce:	f505 7088 	add.w	r0, r5, #272	; 0x110
    4dd2:	4790      	blx	r2
    4dd4:	6823      	ldr	r3, [r4, #0]
    4dd6:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    4dda:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4dde:	4718      	bx	r3
    4de0:	bd70      	pop	{r4, r5, r6, pc}
    4de2:	bf00      	nop
    4de4:	200000ec 	.word	0x200000ec
    4de8:	20000fd4 	.word	0x20000fd4
    4dec:	200000fc 	.word	0x200000fc

00004df0 <CC_LibInitNoRng>:
    4df0:	b510      	push	{r4, lr}
    4df2:	f000 f833 	bl	4e5c <CC_HalInit>
    4df6:	b120      	cbz	r0, 4e02 <CC_LibInitNoRng+0x12>
    4df8:	2403      	movs	r4, #3
    4dfa:	f000 f867 	bl	4ecc <CC_PalTerminate>
    4dfe:	4620      	mov	r0, r4
    4e00:	bd10      	pop	{r4, pc}
    4e02:	f000 f835 	bl	4e70 <CC_PalInit>
    4e06:	b990      	cbnz	r0, 4e2e <CC_LibInitNoRng+0x3e>
    4e08:	f000 f8b0 	bl	4f6c <CC_PalPowerSaveModeSelect>
    4e0c:	b990      	cbnz	r0, 4e34 <CC_LibInitNoRng+0x44>
    4e0e:	4b0f      	ldr	r3, [pc, #60]	; (4e4c <CC_LibInitNoRng+0x5c>)
    4e10:	681b      	ldr	r3, [r3, #0]
    4e12:	0e1b      	lsrs	r3, r3, #24
    4e14:	2bf0      	cmp	r3, #240	; 0xf0
    4e16:	d108      	bne.n	4e2a <CC_LibInitNoRng+0x3a>
    4e18:	4a0d      	ldr	r2, [pc, #52]	; (4e50 <CC_LibInitNoRng+0x60>)
    4e1a:	4b0e      	ldr	r3, [pc, #56]	; (4e54 <CC_LibInitNoRng+0x64>)
    4e1c:	6812      	ldr	r2, [r2, #0]
    4e1e:	429a      	cmp	r2, r3
    4e20:	d00a      	beq.n	4e38 <CC_LibInitNoRng+0x48>
    4e22:	2407      	movs	r4, #7
    4e24:	f000 f81c 	bl	4e60 <CC_HalTerminate>
    4e28:	e7e7      	b.n	4dfa <CC_LibInitNoRng+0xa>
    4e2a:	2406      	movs	r4, #6
    4e2c:	e7fa      	b.n	4e24 <CC_LibInitNoRng+0x34>
    4e2e:	2404      	movs	r4, #4
    4e30:	4620      	mov	r0, r4
    4e32:	bd10      	pop	{r4, pc}
    4e34:	2400      	movs	r4, #0
    4e36:	e7f5      	b.n	4e24 <CC_LibInitNoRng+0x34>
    4e38:	2001      	movs	r0, #1
    4e3a:	f000 f897 	bl	4f6c <CC_PalPowerSaveModeSelect>
    4e3e:	4604      	mov	r4, r0
    4e40:	2800      	cmp	r0, #0
    4e42:	d1f7      	bne.n	4e34 <CC_LibInitNoRng+0x44>
    4e44:	4b04      	ldr	r3, [pc, #16]	; (4e58 <CC_LibInitNoRng+0x68>)
    4e46:	6018      	str	r0, [r3, #0]
    4e48:	e7d9      	b.n	4dfe <CC_LibInitNoRng+0xe>
    4e4a:	bf00      	nop
    4e4c:	5002b928 	.word	0x5002b928
    4e50:	5002ba24 	.word	0x5002ba24
    4e54:	20e00000 	.word	0x20e00000
    4e58:	5002ba0c 	.word	0x5002ba0c

00004e5c <CC_HalInit>:
    4e5c:	2000      	movs	r0, #0
    4e5e:	4770      	bx	lr

00004e60 <CC_HalTerminate>:
    4e60:	2000      	movs	r0, #0
    4e62:	4770      	bx	lr

00004e64 <CC_HalMaskInterrupt>:
    4e64:	4b01      	ldr	r3, [pc, #4]	; (4e6c <CC_HalMaskInterrupt+0x8>)
    4e66:	6018      	str	r0, [r3, #0]
    4e68:	4770      	bx	lr
    4e6a:	bf00      	nop
    4e6c:	5002ba04 	.word	0x5002ba04

00004e70 <CC_PalInit>:
    4e70:	b510      	push	{r4, lr}
    4e72:	4811      	ldr	r0, [pc, #68]	; (4eb8 <CC_PalInit+0x48>)
    4e74:	f000 f848 	bl	4f08 <CC_PalMutexCreate>
    4e78:	b100      	cbz	r0, 4e7c <CC_PalInit+0xc>
    4e7a:	bd10      	pop	{r4, pc}
    4e7c:	480f      	ldr	r0, [pc, #60]	; (4ebc <CC_PalInit+0x4c>)
    4e7e:	f000 f843 	bl	4f08 <CC_PalMutexCreate>
    4e82:	2800      	cmp	r0, #0
    4e84:	d1f9      	bne.n	4e7a <CC_PalInit+0xa>
    4e86:	4c0e      	ldr	r4, [pc, #56]	; (4ec0 <CC_PalInit+0x50>)
    4e88:	4620      	mov	r0, r4
    4e8a:	f000 f83d 	bl	4f08 <CC_PalMutexCreate>
    4e8e:	2800      	cmp	r0, #0
    4e90:	d1f3      	bne.n	4e7a <CC_PalInit+0xa>
    4e92:	4b0c      	ldr	r3, [pc, #48]	; (4ec4 <CC_PalInit+0x54>)
    4e94:	480c      	ldr	r0, [pc, #48]	; (4ec8 <CC_PalInit+0x58>)
    4e96:	601c      	str	r4, [r3, #0]
    4e98:	f000 f836 	bl	4f08 <CC_PalMutexCreate>
    4e9c:	4601      	mov	r1, r0
    4e9e:	2800      	cmp	r0, #0
    4ea0:	d1eb      	bne.n	4e7a <CC_PalInit+0xa>
    4ea2:	f000 f82d 	bl	4f00 <CC_PalDmaInit>
    4ea6:	4604      	mov	r4, r0
    4ea8:	b108      	cbz	r0, 4eae <CC_PalInit+0x3e>
    4eaa:	4620      	mov	r0, r4
    4eac:	bd10      	pop	{r4, pc}
    4eae:	f000 f83f 	bl	4f30 <CC_PalPowerSaveModeInit>
    4eb2:	4620      	mov	r0, r4
    4eb4:	e7fa      	b.n	4eac <CC_PalInit+0x3c>
    4eb6:	bf00      	nop
    4eb8:	20000134 	.word	0x20000134
    4ebc:	20000128 	.word	0x20000128
    4ec0:	20000130 	.word	0x20000130
    4ec4:	20000138 	.word	0x20000138
    4ec8:	2000012c 	.word	0x2000012c

00004ecc <CC_PalTerminate>:
    4ecc:	b508      	push	{r3, lr}
    4ece:	4808      	ldr	r0, [pc, #32]	; (4ef0 <CC_PalTerminate+0x24>)
    4ed0:	f000 f824 	bl	4f1c <CC_PalMutexDestroy>
    4ed4:	4807      	ldr	r0, [pc, #28]	; (4ef4 <CC_PalTerminate+0x28>)
    4ed6:	f000 f821 	bl	4f1c <CC_PalMutexDestroy>
    4eda:	4807      	ldr	r0, [pc, #28]	; (4ef8 <CC_PalTerminate+0x2c>)
    4edc:	f000 f81e 	bl	4f1c <CC_PalMutexDestroy>
    4ee0:	4806      	ldr	r0, [pc, #24]	; (4efc <CC_PalTerminate+0x30>)
    4ee2:	f000 f81b 	bl	4f1c <CC_PalMutexDestroy>
    4ee6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    4eea:	f000 b80b 	b.w	4f04 <CC_PalDmaTerminate>
    4eee:	bf00      	nop
    4ef0:	20000134 	.word	0x20000134
    4ef4:	20000128 	.word	0x20000128
    4ef8:	20000130 	.word	0x20000130
    4efc:	2000012c 	.word	0x2000012c

00004f00 <CC_PalDmaInit>:
    4f00:	2000      	movs	r0, #0
    4f02:	4770      	bx	lr

00004f04 <CC_PalDmaTerminate>:
    4f04:	4770      	bx	lr
    4f06:	bf00      	nop

00004f08 <CC_PalMutexCreate>:
    4f08:	b508      	push	{r3, lr}
    4f0a:	4b03      	ldr	r3, [pc, #12]	; (4f18 <CC_PalMutexCreate+0x10>)
    4f0c:	6802      	ldr	r2, [r0, #0]
    4f0e:	681b      	ldr	r3, [r3, #0]
    4f10:	6810      	ldr	r0, [r2, #0]
    4f12:	4798      	blx	r3
    4f14:	2000      	movs	r0, #0
    4f16:	bd08      	pop	{r3, pc}
    4f18:	200000ec 	.word	0x200000ec

00004f1c <CC_PalMutexDestroy>:
    4f1c:	b508      	push	{r3, lr}
    4f1e:	4b03      	ldr	r3, [pc, #12]	; (4f2c <CC_PalMutexDestroy+0x10>)
    4f20:	6802      	ldr	r2, [r0, #0]
    4f22:	685b      	ldr	r3, [r3, #4]
    4f24:	6810      	ldr	r0, [r2, #0]
    4f26:	4798      	blx	r3
    4f28:	2000      	movs	r0, #0
    4f2a:	bd08      	pop	{r3, pc}
    4f2c:	200000ec 	.word	0x200000ec

00004f30 <CC_PalPowerSaveModeInit>:
    4f30:	b570      	push	{r4, r5, r6, lr}
    4f32:	4c09      	ldr	r4, [pc, #36]	; (4f58 <CC_PalPowerSaveModeInit+0x28>)
    4f34:	4d09      	ldr	r5, [pc, #36]	; (4f5c <CC_PalPowerSaveModeInit+0x2c>)
    4f36:	6920      	ldr	r0, [r4, #16]
    4f38:	68ab      	ldr	r3, [r5, #8]
    4f3a:	4798      	blx	r3
    4f3c:	b118      	cbz	r0, 4f46 <CC_PalPowerSaveModeInit+0x16>
    4f3e:	4b08      	ldr	r3, [pc, #32]	; (4f60 <CC_PalPowerSaveModeInit+0x30>)
    4f40:	4808      	ldr	r0, [pc, #32]	; (4f64 <CC_PalPowerSaveModeInit+0x34>)
    4f42:	685b      	ldr	r3, [r3, #4]
    4f44:	4798      	blx	r3
    4f46:	4a08      	ldr	r2, [pc, #32]	; (4f68 <CC_PalPowerSaveModeInit+0x38>)
    4f48:	68eb      	ldr	r3, [r5, #12]
    4f4a:	6920      	ldr	r0, [r4, #16]
    4f4c:	2100      	movs	r1, #0
    4f4e:	6011      	str	r1, [r2, #0]
    4f50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    4f54:	4718      	bx	r3
    4f56:	bf00      	nop
    4f58:	200000fc 	.word	0x200000fc
    4f5c:	200000ec 	.word	0x200000ec
    4f60:	200000dc 	.word	0x200000dc
    4f64:	000068fc 	.word	0x000068fc
    4f68:	20000fcc 	.word	0x20000fcc

00004f6c <CC_PalPowerSaveModeSelect>:
    4f6c:	b570      	push	{r4, r5, r6, lr}
    4f6e:	4d1a      	ldr	r5, [pc, #104]	; (4fd8 <CC_PalPowerSaveModeSelect+0x6c>)
    4f70:	4e1a      	ldr	r6, [pc, #104]	; (4fdc <CC_PalPowerSaveModeSelect+0x70>)
    4f72:	4604      	mov	r4, r0
    4f74:	68b2      	ldr	r2, [r6, #8]
    4f76:	6928      	ldr	r0, [r5, #16]
    4f78:	4790      	blx	r2
    4f7a:	b9f0      	cbnz	r0, 4fba <CC_PalPowerSaveModeSelect+0x4e>
    4f7c:	b15c      	cbz	r4, 4f96 <CC_PalPowerSaveModeSelect+0x2a>
    4f7e:	4c18      	ldr	r4, [pc, #96]	; (4fe0 <CC_PalPowerSaveModeSelect+0x74>)
    4f80:	6823      	ldr	r3, [r4, #0]
    4f82:	b1ab      	cbz	r3, 4fb0 <CC_PalPowerSaveModeSelect+0x44>
    4f84:	2b01      	cmp	r3, #1
    4f86:	d01a      	beq.n	4fbe <CC_PalPowerSaveModeSelect+0x52>
    4f88:	3b01      	subs	r3, #1
    4f8a:	6023      	str	r3, [r4, #0]
    4f8c:	6928      	ldr	r0, [r5, #16]
    4f8e:	68f3      	ldr	r3, [r6, #12]
    4f90:	4798      	blx	r3
    4f92:	2000      	movs	r0, #0
    4f94:	bd70      	pop	{r4, r5, r6, pc}
    4f96:	4c12      	ldr	r4, [pc, #72]	; (4fe0 <CC_PalPowerSaveModeSelect+0x74>)
    4f98:	6821      	ldr	r1, [r4, #0]
    4f9a:	b939      	cbnz	r1, 4fac <CC_PalPowerSaveModeSelect+0x40>
    4f9c:	4b11      	ldr	r3, [pc, #68]	; (4fe4 <CC_PalPowerSaveModeSelect+0x78>)
    4f9e:	4a12      	ldr	r2, [pc, #72]	; (4fe8 <CC_PalPowerSaveModeSelect+0x7c>)
    4fa0:	2001      	movs	r0, #1
    4fa2:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    4fa6:	6813      	ldr	r3, [r2, #0]
    4fa8:	2b00      	cmp	r3, #0
    4faa:	d1fc      	bne.n	4fa6 <CC_PalPowerSaveModeSelect+0x3a>
    4fac:	3101      	adds	r1, #1
    4fae:	6021      	str	r1, [r4, #0]
    4fb0:	68f3      	ldr	r3, [r6, #12]
    4fb2:	6928      	ldr	r0, [r5, #16]
    4fb4:	4798      	blx	r3
    4fb6:	2000      	movs	r0, #0
    4fb8:	bd70      	pop	{r4, r5, r6, pc}
    4fba:	480c      	ldr	r0, [pc, #48]	; (4fec <CC_PalPowerSaveModeSelect+0x80>)
    4fbc:	bd70      	pop	{r4, r5, r6, pc}
    4fbe:	4a0a      	ldr	r2, [pc, #40]	; (4fe8 <CC_PalPowerSaveModeSelect+0x7c>)
    4fc0:	6813      	ldr	r3, [r2, #0]
    4fc2:	2b00      	cmp	r3, #0
    4fc4:	d1fc      	bne.n	4fc0 <CC_PalPowerSaveModeSelect+0x54>
    4fc6:	4a07      	ldr	r2, [pc, #28]	; (4fe4 <CC_PalPowerSaveModeSelect+0x78>)
    4fc8:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    4fcc:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    4fd0:	f7ff ff48 	bl	4e64 <CC_HalMaskInterrupt>
    4fd4:	6823      	ldr	r3, [r4, #0]
    4fd6:	e7d7      	b.n	4f88 <CC_PalPowerSaveModeSelect+0x1c>
    4fd8:	200000fc 	.word	0x200000fc
    4fdc:	200000ec 	.word	0x200000ec
    4fe0:	20000fcc 	.word	0x20000fcc
    4fe4:	5002a000 	.word	0x5002a000
    4fe8:	5002b910 	.word	0x5002b910
    4fec:	ffff8fe9 	.word	0xffff8fe9

00004ff0 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    4ff0:	4770      	bx	lr

00004ff2 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    4ff2:	4602      	mov	r2, r0
    4ff4:	b158      	cbz	r0, 500e <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4ff6:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4ff8:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    4ffc:	2b01      	cmp	r3, #1
    4ffe:	d003      	beq.n	5008 <sys_notify_validate+0x16>
    5000:	2b03      	cmp	r3, #3
    5002:	d107      	bne.n	5014 <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    5004:	6803      	ldr	r3, [r0, #0]
    5006:	b143      	cbz	r3, 501a <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    5008:	2000      	movs	r0, #0
    500a:	6090      	str	r0, [r2, #8]
    500c:	4770      	bx	lr
		return -EINVAL;
    500e:	f06f 0015 	mvn.w	r0, #21
    5012:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    5014:	f06f 0015 	mvn.w	r0, #21
    5018:	4770      	bx	lr
			rv = -EINVAL;
    501a:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    501e:	4770      	bx	lr

00005020 <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    5020:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    5022:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    5024:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    5028:	6081      	str	r1, [r0, #8]
	switch (method) {
    502a:	2a03      	cmp	r2, #3
    502c:	d103      	bne.n	5036 <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    502e:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    5030:	2200      	movs	r2, #0
    5032:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    5034:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
    5036:	2000      	movs	r0, #0
    5038:	e7fa      	b.n	5030 <sys_notify_finalize+0x10>

0000503a <arch_printk_char_out>:
}
    503a:	2000      	movs	r0, #0
    503c:	4770      	bx	lr

0000503e <str_out>:
{
    503e:	b410      	push	{r4}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
    5040:	680c      	ldr	r4, [r1, #0]
    5042:	b154      	cbz	r4, 505a <str_out+0x1c>
    5044:	688a      	ldr	r2, [r1, #8]
    5046:	684b      	ldr	r3, [r1, #4]
    5048:	429a      	cmp	r2, r3
    504a:	da06      	bge.n	505a <str_out+0x1c>
	if (ctx->count == ctx->max - 1) {
    504c:	3b01      	subs	r3, #1
    504e:	429a      	cmp	r2, r3
    5050:	d008      	beq.n	5064 <str_out+0x26>
		ctx->str[ctx->count++] = c;
    5052:	1c53      	adds	r3, r2, #1
    5054:	608b      	str	r3, [r1, #8]
    5056:	54a0      	strb	r0, [r4, r2]
    5058:	e002      	b.n	5060 <str_out+0x22>
		ctx->count++;
    505a:	688b      	ldr	r3, [r1, #8]
    505c:	3301      	adds	r3, #1
    505e:	608b      	str	r3, [r1, #8]
}
    5060:	bc10      	pop	{r4}
    5062:	4770      	bx	lr
		ctx->str[ctx->count++] = '\0';
    5064:	1c53      	adds	r3, r2, #1
    5066:	608b      	str	r3, [r1, #8]
    5068:	2300      	movs	r3, #0
    506a:	54a3      	strb	r3, [r4, r2]
    506c:	e7f8      	b.n	5060 <str_out+0x22>

0000506e <printk>:
{
    506e:	b40f      	push	{r0, r1, r2, r3}
    5070:	b500      	push	{lr}
    5072:	b083      	sub	sp, #12
    5074:	a904      	add	r1, sp, #16
    5076:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
    507a:	9101      	str	r1, [sp, #4]
		vprintk(fmt, ap);
    507c:	f7fb f9da 	bl	434 <vprintk>
}
    5080:	b003      	add	sp, #12
    5082:	f85d eb04 	ldr.w	lr, [sp], #4
    5086:	b004      	add	sp, #16
    5088:	4770      	bx	lr

0000508a <snprintk>:
{
    508a:	b40c      	push	{r2, r3}
    508c:	b500      	push	{lr}
    508e:	b083      	sub	sp, #12
    5090:	ab04      	add	r3, sp, #16
    5092:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
    5096:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
    5098:	f7fb f9dc 	bl	454 <vsnprintk>
}
    509c:	b003      	add	sp, #12
    509e:	f85d eb04 	ldr.w	lr, [sp], #4
    50a2:	b002      	add	sp, #8
    50a4:	4770      	bx	lr

000050a6 <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    50a6:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    50aa:	8b01      	ldrh	r1, [r0, #24]
    50ac:	f021 0107 	bic.w	r1, r1, #7
    50b0:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    50b2:	8301      	strh	r1, [r0, #24]
}
    50b4:	4770      	bx	lr

000050b6 <notify_monitors>:
{
    50b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    50ba:	4606      	mov	r6, r0
    50bc:	460f      	mov	r7, r1
    50be:	4690      	mov	r8, r2
	return list->head;
    50c0:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    50c2:	b119      	cbz	r1, 50cc <notify_monitors+0x16>
    50c4:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    50c6:	b131      	cbz	r1, 50d6 <notify_monitors+0x20>
	return node->next;
    50c8:	680c      	ldr	r4, [r1, #0]
    50ca:	e004      	b.n	50d6 <notify_monitors+0x20>
    50cc:	460c      	mov	r4, r1
    50ce:	e002      	b.n	50d6 <notify_monitors+0x20>
    50d0:	4623      	mov	r3, r4
    50d2:	4621      	mov	r1, r4
    50d4:	461c      	mov	r4, r3
    50d6:	b159      	cbz	r1, 50f0 <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
    50d8:	684d      	ldr	r5, [r1, #4]
    50da:	4643      	mov	r3, r8
    50dc:	463a      	mov	r2, r7
    50de:	4630      	mov	r0, r6
    50e0:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    50e2:	2c00      	cmp	r4, #0
    50e4:	d0f4      	beq.n	50d0 <notify_monitors+0x1a>
    50e6:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    50e8:	2c00      	cmp	r4, #0
    50ea:	d0f2      	beq.n	50d2 <notify_monitors+0x1c>
	return node->next;
    50ec:	6823      	ldr	r3, [r4, #0]
    50ee:	e7f0      	b.n	50d2 <notify_monitors+0x1c>
}
    50f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000050f4 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    50f4:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    50f6:	f013 0307 	ands.w	r3, r3, #7
    50fa:	d103      	bne.n	5104 <process_recheck+0x10>
	return list->head;
    50fc:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    50fe:	b10a      	cbz	r2, 5104 <process_recheck+0x10>
		evt = EVT_START;
    5100:	2003      	movs	r0, #3
    5102:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    5104:	2b02      	cmp	r3, #2
    5106:	d003      	beq.n	5110 <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    5108:	2b01      	cmp	r3, #1
    510a:	d006      	beq.n	511a <process_recheck+0x26>
	int evt = EVT_NOP;
    510c:	2000      	movs	r0, #0
    510e:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    5110:	8b42      	ldrh	r2, [r0, #26]
    5112:	2a00      	cmp	r2, #0
    5114:	d1f8      	bne.n	5108 <process_recheck+0x14>
		evt = EVT_STOP;
    5116:	2004      	movs	r0, #4
    5118:	4770      	bx	lr
    511a:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    511c:	b10b      	cbz	r3, 5122 <process_recheck+0x2e>
		evt = EVT_RESET;
    511e:	2005      	movs	r0, #5
}
    5120:	4770      	bx	lr
	int evt = EVT_NOP;
    5122:	2000      	movs	r0, #0
    5124:	4770      	bx	lr

00005126 <process_complete>:
{
    5126:	b538      	push	{r3, r4, r5, lr}
    5128:	4604      	mov	r4, r0
    512a:	460d      	mov	r5, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    512c:	8b03      	ldrh	r3, [r0, #24]
	if (res < 0) {
    512e:	2a00      	cmp	r2, #0
    5130:	db07      	blt.n	5142 <process_complete+0x1c>
    5132:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    5136:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    5138:	2a01      	cmp	r2, #1
    513a:	d90e      	bls.n	515a <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
    513c:	2b04      	cmp	r3, #4
    513e:	d032      	beq.n	51a6 <process_complete+0x80>
}
    5140:	bd38      	pop	{r3, r4, r5, pc}
		*clients = mgr->clients;
    5142:	e9d0 0100 	ldrd	r0, r1, [r0]
    5146:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
    514a:	2300      	movs	r3, #0
    514c:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    514e:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    5150:	2101      	movs	r1, #1
    5152:	4620      	mov	r0, r4
    5154:	f7ff ffa7 	bl	50a6 <set_state>
    5158:	e7f2      	b.n	5140 <process_complete+0x1a>
		*clients = mgr->clients;
    515a:	e9d0 0100 	ldrd	r0, r1, [r0]
    515e:	e885 0003 	stmia.w	r5, {r0, r1}
	list->head = NULL;
    5162:	2200      	movs	r2, #0
    5164:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    5166:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    5168:	2b06      	cmp	r3, #6
    516a:	d117      	bne.n	519c <process_complete+0x76>
	return list->head;
    516c:	682b      	ldr	r3, [r5, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    516e:	b13b      	cbz	r3, 5180 <process_complete+0x5a>
				mgr->refs += 1U;
    5170:	8b62      	ldrh	r2, [r4, #26]
    5172:	3201      	adds	r2, #1
    5174:	8362      	strh	r2, [r4, #26]
Z_GENLIST_PEEK_NEXT(slist, snode)
    5176:	2b00      	cmp	r3, #0
    5178:	d0f9      	beq.n	516e <process_complete+0x48>
	return node->next;
    517a:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    517c:	2b00      	cmp	r3, #0
    517e:	d1f6      	bne.n	516e <process_complete+0x48>
			set_state(mgr, ONOFF_STATE_ON);
    5180:	2102      	movs	r1, #2
    5182:	4620      	mov	r0, r4
    5184:	f7ff ff8f 	bl	50a6 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    5188:	4620      	mov	r0, r4
    518a:	f7ff ffb3 	bl	50f4 <process_recheck>
    518e:	2800      	cmp	r0, #0
    5190:	d0d6      	beq.n	5140 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    5192:	8b23      	ldrh	r3, [r4, #24]
    5194:	f043 0320 	orr.w	r3, r3, #32
    5198:	8323      	strh	r3, [r4, #24]
    519a:	e7d1      	b.n	5140 <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
    519c:	2100      	movs	r1, #0
    519e:	4620      	mov	r0, r4
    51a0:	f7ff ff81 	bl	50a6 <set_state>
    51a4:	e7f0      	b.n	5188 <process_complete+0x62>
		set_state(mgr, ONOFF_STATE_OFF);
    51a6:	2100      	movs	r1, #0
    51a8:	f7ff ff7d 	bl	50a6 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    51ac:	4620      	mov	r0, r4
    51ae:	f7ff ffa1 	bl	50f4 <process_recheck>
    51b2:	2800      	cmp	r0, #0
    51b4:	d0c4      	beq.n	5140 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    51b6:	8b23      	ldrh	r3, [r4, #24]
    51b8:	f043 0320 	orr.w	r3, r3, #32
    51bc:	8323      	strh	r3, [r4, #24]
}
    51be:	e7bf      	b.n	5140 <process_complete+0x1a>

000051c0 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    51c0:	b158      	cbz	r0, 51da <validate_args+0x1a>
{
    51c2:	b510      	push	{r4, lr}
    51c4:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    51c6:	b159      	cbz	r1, 51e0 <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
    51c8:	1d08      	adds	r0, r1, #4
    51ca:	f7ff ff12 	bl	4ff2 <sys_notify_validate>
	if ((rv == 0)
    51ce:	b918      	cbnz	r0, 51d8 <validate_args+0x18>
	    && ((cli->notify.flags
    51d0:	68a3      	ldr	r3, [r4, #8]
    51d2:	f033 0303 	bics.w	r3, r3, #3
    51d6:	d106      	bne.n	51e6 <validate_args+0x26>
}
    51d8:	bd10      	pop	{r4, pc}
		return -EINVAL;
    51da:	f06f 0015 	mvn.w	r0, #21
}
    51de:	4770      	bx	lr
		return -EINVAL;
    51e0:	f06f 0015 	mvn.w	r0, #21
    51e4:	e7f8      	b.n	51d8 <validate_args+0x18>
		rv = -EINVAL;
    51e6:	f06f 0015 	mvn.w	r0, #21
    51ea:	e7f5      	b.n	51d8 <validate_args+0x18>

000051ec <notify_one>:
{
    51ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    51f0:	4607      	mov	r7, r0
    51f2:	460c      	mov	r4, r1
    51f4:	4616      	mov	r6, r2
    51f6:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    51f8:	4619      	mov	r1, r3
    51fa:	1d20      	adds	r0, r4, #4
    51fc:	f7ff ff10 	bl	5020 <sys_notify_finalize>
	if (cb) {
    5200:	b128      	cbz	r0, 520e <notify_one+0x22>
    5202:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    5204:	462b      	mov	r3, r5
    5206:	4632      	mov	r2, r6
    5208:	4621      	mov	r1, r4
    520a:	4638      	mov	r0, r7
    520c:	47c0      	blx	r8
}
    520e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005212 <notify_all>:
{
    5212:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5216:	4681      	mov	r9, r0
    5218:	460c      	mov	r4, r1
    521a:	4690      	mov	r8, r2
    521c:	461f      	mov	r7, r3
	while (!sys_slist_is_empty(list)) {
    521e:	e005      	b.n	522c <notify_all+0x1a>
	list->tail = node;
    5220:	6065      	str	r5, [r4, #4]
		notify_one(mgr, cli, state, res);
    5222:	463b      	mov	r3, r7
    5224:	4642      	mov	r2, r8
    5226:	4648      	mov	r0, r9
    5228:	f7ff ffe0 	bl	51ec <notify_one>
	return list->head;
    522c:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    522e:	b129      	cbz	r1, 523c <notify_all+0x2a>
	return node->next;
    5230:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    5232:	6025      	str	r5, [r4, #0]
	return list->tail;
    5234:	6866      	ldr	r6, [r4, #4]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    5236:	428e      	cmp	r6, r1
    5238:	d1f3      	bne.n	5222 <notify_all+0x10>
    523a:	e7f1      	b.n	5220 <notify_all+0xe>
}
    523c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00005240 <transition_complete>:
{
    5240:	b510      	push	{r4, lr}
	__asm__ volatile(
    5242:	f04f 0420 	mov.w	r4, #32
    5246:	f3ef 8211 	mrs	r2, BASEPRI
    524a:	f384 8812 	msr	BASEPRI_MAX, r4
    524e:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    5252:	6141      	str	r1, [r0, #20]
	process_event(mgr, EVT_COMPLETE, key);
    5254:	2101      	movs	r1, #1
    5256:	f7fb f913 	bl	480 <process_event>
}
    525a:	bd10      	pop	{r4, pc}

0000525c <onoff_manager_init>:
	if ((mgr == NULL)
    525c:	4603      	mov	r3, r0
    525e:	b168      	cbz	r0, 527c <onoff_manager_init+0x20>
	    || (transitions == NULL)
    5260:	b179      	cbz	r1, 5282 <onoff_manager_init+0x26>
	    || (transitions->start == NULL)
    5262:	680a      	ldr	r2, [r1, #0]
    5264:	b182      	cbz	r2, 5288 <onoff_manager_init+0x2c>
	    || (transitions->stop == NULL)) {
    5266:	684a      	ldr	r2, [r1, #4]
    5268:	b18a      	cbz	r2, 528e <onoff_manager_init+0x32>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    526a:	2000      	movs	r0, #0
    526c:	6018      	str	r0, [r3, #0]
    526e:	6058      	str	r0, [r3, #4]
    5270:	6098      	str	r0, [r3, #8]
    5272:	60d8      	str	r0, [r3, #12]
    5274:	6158      	str	r0, [r3, #20]
    5276:	6198      	str	r0, [r3, #24]
    5278:	6119      	str	r1, [r3, #16]
	return 0;
    527a:	4770      	bx	lr
		return -EINVAL;
    527c:	f06f 0015 	mvn.w	r0, #21
    5280:	4770      	bx	lr
    5282:	f06f 0015 	mvn.w	r0, #21
    5286:	4770      	bx	lr
    5288:	f06f 0015 	mvn.w	r0, #21
    528c:	4770      	bx	lr
    528e:	f06f 0015 	mvn.w	r0, #21
}
    5292:	4770      	bx	lr

00005294 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    5294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5296:	4604      	mov	r4, r0
    5298:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    529a:	f7ff ff91 	bl	51c0 <validate_args>

	if (rv < 0) {
    529e:	1e06      	subs	r6, r0, #0
    52a0:	db37      	blt.n	5312 <onoff_request+0x7e>
    52a2:	f04f 0320 	mov.w	r3, #32
    52a6:	f3ef 8211 	mrs	r2, BASEPRI
    52aa:	f383 8812 	msr	BASEPRI_MAX, r3
    52ae:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    52b2:	8b25      	ldrh	r5, [r4, #24]
    52b4:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    52b8:	8b63      	ldrh	r3, [r4, #26]
    52ba:	f64f 71ff 	movw	r1, #65535	; 0xffff
    52be:	428b      	cmp	r3, r1
    52c0:	d02f      	beq.n	5322 <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    52c2:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
    52c4:	2d02      	cmp	r5, #2
    52c6:	d00c      	beq.n	52e2 <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    52c8:	b18d      	cbz	r5, 52ee <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
    52ca:	2d04      	cmp	r5, #4
    52cc:	d00f      	beq.n	52ee <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
    52ce:	2d06      	cmp	r5, #6
    52d0:	d00d      	beq.n	52ee <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
    52d2:	2d05      	cmp	r5, #5
    52d4:	d01f      	beq.n	5316 <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
    52d6:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    52da:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    52dc:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    52de:	4608      	mov	r0, r1
    52e0:	e00a      	b.n	52f8 <onoff_request+0x64>
		mgr->refs += 1U;
    52e2:	3301      	adds	r3, #1
    52e4:	8363      	strh	r3, [r4, #26]
		notify = true;
    52e6:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
    52e8:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
    52ea:	4618      	mov	r0, r3
    52ec:	e004      	b.n	52f8 <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
    52ee:	fab5 f385 	clz	r3, r5
    52f2:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
    52f4:	2100      	movs	r1, #0
		add_client = true;
    52f6:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
    52f8:	b128      	cbz	r0, 5306 <onoff_request+0x72>
	parent->next = child;
    52fa:	2000      	movs	r0, #0
    52fc:	6038      	str	r0, [r7, #0]
	return list->tail;
    52fe:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    5300:	b1a8      	cbz	r0, 532e <onoff_request+0x9a>
	parent->next = child;
    5302:	6007      	str	r7, [r0, #0]
	list->tail = node;
    5304:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    5306:	b9ab      	cbnz	r3, 5334 <onoff_request+0xa0>
	__asm__ volatile(
    5308:	f382 8811 	msr	BASEPRI, r2
    530c:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    5310:	b9a9      	cbnz	r1, 533e <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    5312:	4630      	mov	r0, r6
    5314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
    5316:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
    531a:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    531c:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    531e:	4608      	mov	r0, r1
    5320:	e7ea      	b.n	52f8 <onoff_request+0x64>
		rv = -EAGAIN;
    5322:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
    5326:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    5328:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    532a:	4608      	mov	r0, r1
    532c:	e7e4      	b.n	52f8 <onoff_request+0x64>
    532e:	6067      	str	r7, [r4, #4]
	list->head = node;
    5330:	6027      	str	r7, [r4, #0]
}
    5332:	e7e8      	b.n	5306 <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
    5334:	2102      	movs	r1, #2
    5336:	4620      	mov	r0, r4
    5338:	f7fb f8a2 	bl	480 <process_event>
    533c:	e7e9      	b.n	5312 <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
    533e:	2300      	movs	r3, #0
    5340:	462a      	mov	r2, r5
    5342:	4639      	mov	r1, r7
    5344:	4620      	mov	r0, r4
    5346:	f7ff ff51 	bl	51ec <notify_one>
    534a:	e7e2      	b.n	5312 <onoff_request+0x7e>

0000534c <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    534c:	b508      	push	{r3, lr}
    534e:	4604      	mov	r4, r0
    5350:	4608      	mov	r0, r1
    5352:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    5354:	461a      	mov	r2, r3
    5356:	47a0      	blx	r4
	return z_impl_z_current_get();
    5358:	f7ff faa0 	bl	489c <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    535c:	f7fc fb2c 	bl	19b8 <z_impl_k_thread_abort>

00005360 <extract_decimal>:
{
    5360:	b410      	push	{r4}
    5362:	4604      	mov	r4, r0
	const char *sp = *str;
    5364:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    5366:	2000      	movs	r0, #0
	while (isdigit((int)(unsigned char)*sp)) {
    5368:	7813      	ldrb	r3, [r2, #0]
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    536a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    536e:	2909      	cmp	r1, #9
    5370:	d806      	bhi.n	5380 <extract_decimal+0x20>
		val = 10U * val + *sp++ - '0';
    5372:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    5376:	3201      	adds	r2, #1
    5378:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    537c:	3830      	subs	r0, #48	; 0x30
    537e:	e7f3      	b.n	5368 <extract_decimal+0x8>
	*str = sp;
    5380:	6022      	str	r2, [r4, #0]
}
    5382:	bc10      	pop	{r4}
    5384:	4770      	bx	lr

00005386 <encode_uint>:
{
    5386:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    538a:	b083      	sub	sp, #12
    538c:	4604      	mov	r4, r0
    538e:	460d      	mov	r5, r1
    5390:	9201      	str	r2, [sp, #4]
    5392:	469a      	mov	sl, r3
    5394:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    5398:	78d3      	ldrb	r3, [r2, #3]
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    539a:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    539e:	2b6f      	cmp	r3, #111	; 0x6f
    53a0:	d00f      	beq.n	53c2 <encode_uint+0x3c>
    53a2:	d906      	bls.n	53b2 <encode_uint+0x2c>
    53a4:	2b70      	cmp	r3, #112	; 0x70
    53a6:	d00f      	beq.n	53c8 <encode_uint+0x42>
    53a8:	2b78      	cmp	r3, #120	; 0x78
    53aa:	d110      	bne.n	53ce <encode_uint+0x48>
		return 16;
    53ac:	f04f 0910 	mov.w	r9, #16
    53b0:	e026      	b.n	5400 <encode_uint+0x7a>
	switch (specifier) {
    53b2:	2b58      	cmp	r3, #88	; 0x58
    53b4:	d002      	beq.n	53bc <encode_uint+0x36>
    53b6:	f04f 090a 	mov.w	r9, #10
    53ba:	e021      	b.n	5400 <encode_uint+0x7a>
		return 16;
    53bc:	f04f 0910 	mov.w	r9, #16
    53c0:	e01e      	b.n	5400 <encode_uint+0x7a>
		return 8;
    53c2:	f04f 0908 	mov.w	r9, #8
    53c6:	e01b      	b.n	5400 <encode_uint+0x7a>
		return 16;
    53c8:	f04f 0910 	mov.w	r9, #16
    53cc:	e018      	b.n	5400 <encode_uint+0x7a>
	switch (specifier) {
    53ce:	f04f 090a 	mov.w	r9, #10
	char *bp = bps + (bpe - bps);
    53d2:	e015      	b.n	5400 <encode_uint+0x7a>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    53d4:	f1bb 0f19 	cmp.w	fp, #25
    53d8:	d820      	bhi.n	541c <encode_uint+0x96>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    53da:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    53dc:	3237      	adds	r2, #55	; 0x37
    53de:	b2d2      	uxtb	r2, r2
    53e0:	f808 2d01 	strb.w	r2, [r8, #-1]!
		value /= radix;
    53e4:	4632      	mov	r2, r6
    53e6:	463b      	mov	r3, r7
    53e8:	4620      	mov	r0, r4
    53ea:	4629      	mov	r1, r5
    53ec:	f7fa fe88 	bl	100 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    53f0:	42bd      	cmp	r5, r7
    53f2:	bf08      	it	eq
    53f4:	42b4      	cmpeq	r4, r6
    53f6:	d315      	bcc.n	5424 <encode_uint+0x9e>
    53f8:	45d0      	cmp	r8, sl
    53fa:	d913      	bls.n	5424 <encode_uint+0x9e>
		value /= radix;
    53fc:	4604      	mov	r4, r0
    53fe:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    5400:	464e      	mov	r6, r9
    5402:	2700      	movs	r7, #0
    5404:	464a      	mov	r2, r9
    5406:	463b      	mov	r3, r7
    5408:	4620      	mov	r0, r4
    540a:	4629      	mov	r1, r5
    540c:	f7fa fe78 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5410:	2a09      	cmp	r2, #9
    5412:	d8df      	bhi.n	53d4 <encode_uint+0x4e>
    5414:	b2d2      	uxtb	r2, r2
    5416:	3230      	adds	r2, #48	; 0x30
    5418:	b2d2      	uxtb	r2, r2
    541a:	e7e1      	b.n	53e0 <encode_uint+0x5a>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    541c:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    541e:	3257      	adds	r2, #87	; 0x57
    5420:	b2d2      	uxtb	r2, r2
    5422:	e7dd      	b.n	53e0 <encode_uint+0x5a>
	if (conv->flag_hash) {
    5424:	9b01      	ldr	r3, [sp, #4]
    5426:	781b      	ldrb	r3, [r3, #0]
    5428:	f013 0f20 	tst.w	r3, #32
    542c:	d005      	beq.n	543a <encode_uint+0xb4>
		if (radix == 8) {
    542e:	f1b9 0f08 	cmp.w	r9, #8
    5432:	d006      	beq.n	5442 <encode_uint+0xbc>
		} else if (radix == 16) {
    5434:	f1b9 0f10 	cmp.w	r9, #16
    5438:	d009      	beq.n	544e <encode_uint+0xc8>
}
    543a:	4640      	mov	r0, r8
    543c:	b003      	add	sp, #12
    543e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    5442:	9a01      	ldr	r2, [sp, #4]
    5444:	7893      	ldrb	r3, [r2, #2]
    5446:	f043 0308 	orr.w	r3, r3, #8
    544a:	7093      	strb	r3, [r2, #2]
    544c:	e7f5      	b.n	543a <encode_uint+0xb4>
			conv->altform_0c = true;
    544e:	9a01      	ldr	r2, [sp, #4]
    5450:	7893      	ldrb	r3, [r2, #2]
    5452:	f043 0310 	orr.w	r3, r3, #16
    5456:	7093      	strb	r3, [r2, #2]
    5458:	e7ef      	b.n	543a <encode_uint+0xb4>

0000545a <outs>:
{
    545a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    545e:	4607      	mov	r7, r0
    5460:	460e      	mov	r6, r1
    5462:	4614      	mov	r4, r2
    5464:	4698      	mov	r8, r3
	size_t count = 0;
    5466:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    5468:	e006      	b.n	5478 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    546a:	4631      	mov	r1, r6
    546c:	f814 0b01 	ldrb.w	r0, [r4], #1
    5470:	47b8      	blx	r7
		if (rc < 0) {
    5472:	2800      	cmp	r0, #0
    5474:	db09      	blt.n	548a <outs+0x30>
		++count;
    5476:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    5478:	4544      	cmp	r4, r8
    547a:	d3f6      	bcc.n	546a <outs+0x10>
    547c:	f1b8 0f00 	cmp.w	r8, #0
    5480:	d102      	bne.n	5488 <outs+0x2e>
    5482:	7823      	ldrb	r3, [r4, #0]
    5484:	2b00      	cmp	r3, #0
    5486:	d1f0      	bne.n	546a <outs+0x10>
	return (int)count;
    5488:	4628      	mov	r0, r5
}
    548a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000548e <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    548e:	4770      	bx	lr

00005490 <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    5490:	2200      	movs	r2, #0
    5492:	6002      	str	r2, [r0, #0]
    5494:	6042      	str	r2, [r0, #4]
    5496:	6082      	str	r2, [r0, #8]
}
    5498:	4770      	bx	lr

0000549a <abort_function>:
{
    549a:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    549c:	2000      	movs	r0, #0
    549e:	f7fb fd85 	bl	fac <sys_reboot>

000054a2 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    54a2:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    54a4:	f000 fd01 	bl	5eaa <z_fatal_error>
}
    54a8:	bd08      	pop	{r3, pc}

000054aa <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    54aa:	b508      	push	{r3, lr}
    54ac:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    54ae:	6800      	ldr	r0, [r0, #0]
    54b0:	f7ff fff7 	bl	54a2 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    54b4:	bd08      	pop	{r3, pc}

000054b6 <z_irq_spurious>:
 * called.
 *
 * @return N/A
 */
void z_irq_spurious(const void *unused)
{
    54b6:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    54b8:	2100      	movs	r1, #0
    54ba:	2001      	movs	r0, #1
    54bc:	f7ff fff1 	bl	54a2 <z_arm_fatal_error>
}
    54c0:	bd08      	pop	{r3, pc}

000054c2 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    54c2:	b508      	push	{r3, lr}
	handler();
    54c4:	f7fb ffce 	bl	1464 <z_SysNmiOnReset>
	z_arm_int_exit();
    54c8:	f7fc f8ca 	bl	1660 <z_arm_exc_exit>
}
    54cc:	bd08      	pop	{r3, pc}

000054ce <memory_fault_recoverable>:
}
    54ce:	2000      	movs	r0, #0
    54d0:	4770      	bx	lr

000054d2 <debug_monitor>:
	*recoverable = false;
    54d2:	2300      	movs	r3, #0
    54d4:	700b      	strb	r3, [r1, #0]
}
    54d6:	4770      	bx	lr

000054d8 <fault_handle>:
{
    54d8:	b508      	push	{r3, lr}
	*recoverable = false;
    54da:	2300      	movs	r3, #0
    54dc:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    54de:	1ecb      	subs	r3, r1, #3
    54e0:	2b09      	cmp	r3, #9
    54e2:	d81a      	bhi.n	551a <fault_handle+0x42>
    54e4:	e8df f003 	tbb	[pc, r3]
    54e8:	110d0905 	.word	0x110d0905
    54ec:	19191919 	.word	0x19191919
    54f0:	1419      	.short	0x1419
		reason = hard_fault(esf, recoverable);
    54f2:	4611      	mov	r1, r2
    54f4:	f7fc f944 	bl	1780 <hard_fault>
		break;
    54f8:	e010      	b.n	551c <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
    54fa:	2100      	movs	r1, #0
    54fc:	f7fc f8fa 	bl	16f4 <mem_manage_fault>
		break;
    5500:	e00c      	b.n	551c <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
    5502:	2100      	movs	r1, #0
    5504:	f7fc f8ba 	bl	167c <bus_fault>
		break;
    5508:	e008      	b.n	551c <fault_handle+0x44>
		reason = usage_fault(esf);
    550a:	f7fc f8e1 	bl	16d0 <usage_fault>
		break;
    550e:	e005      	b.n	551c <fault_handle+0x44>
		debug_monitor(esf, recoverable);
    5510:	4611      	mov	r1, r2
    5512:	f7ff ffde 	bl	54d2 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    5516:	2000      	movs	r0, #0
		break;
    5518:	e000      	b.n	551c <fault_handle+0x44>
	*recoverable = false;
    551a:	2000      	movs	r0, #0
}
    551c:	bd08      	pop	{r3, pc}

0000551e <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
    551e:	6843      	ldr	r3, [r0, #4]
    5520:	1e5a      	subs	r2, r3, #1
		&&
    5522:	4213      	tst	r3, r2
    5524:	d106      	bne.n	5534 <mpu_partition_is_valid+0x16>
		&&
    5526:	2b1f      	cmp	r3, #31
    5528:	d906      	bls.n	5538 <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
    552a:	6803      	ldr	r3, [r0, #0]
		&&
    552c:	421a      	tst	r2, r3
    552e:	d005      	beq.n	553c <mpu_partition_is_valid+0x1e>
    5530:	2000      	movs	r0, #0
    5532:	4770      	bx	lr
    5534:	2000      	movs	r0, #0
    5536:	4770      	bx	lr
    5538:	2000      	movs	r0, #0
    553a:	4770      	bx	lr
    553c:	2001      	movs	r0, #1
}
    553e:	4770      	bx	lr

00005540 <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
    5540:	2807      	cmp	r0, #7
    5542:	d805      	bhi.n	5550 <region_allocate_and_init+0x10>
{
    5544:	b510      	push	{r4, lr}
    5546:	4604      	mov	r4, r0
	region_init(index, region_conf);
    5548:	f7fc fa6c 	bl	1a24 <region_init>
	return index;
    554c:	4620      	mov	r0, r4
}
    554e:	bd10      	pop	{r4, pc}
		return -EINVAL;
    5550:	f06f 0015 	mvn.w	r0, #21
}
    5554:	4770      	bx	lr

00005556 <mpu_configure_region>:
{
    5556:	b500      	push	{lr}
    5558:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    555a:	680b      	ldr	r3, [r1, #0]
    555c:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    555e:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    5560:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
    5562:	2b20      	cmp	r3, #32
    5564:	d912      	bls.n	558c <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
    5566:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    556a:	d811      	bhi.n	5590 <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    556c:	3b01      	subs	r3, #1
    556e:	fab3 f383 	clz	r3, r3
    5572:	f1c3 031f 	rsb	r3, r3, #31
    5576:	005b      	lsls	r3, r3, #1
    5578:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    557c:	4313      	orrs	r3, r2
    557e:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    5580:	a901      	add	r1, sp, #4
    5582:	f7ff ffdd 	bl	5540 <region_allocate_and_init>
}
    5586:	b005      	add	sp, #20
    5588:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
    558c:	2308      	movs	r3, #8
    558e:	e7f5      	b.n	557c <mpu_configure_region+0x26>
		return REGION_4G;
    5590:	233e      	movs	r3, #62	; 0x3e
    5592:	e7f3      	b.n	557c <mpu_configure_region+0x26>

00005594 <mpu_configure_regions>:
{
    5594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5598:	4680      	mov	r8, r0
    559a:	460f      	mov	r7, r1
    559c:	4699      	mov	r9, r3
	int reg_index = start_reg_index;
    559e:	4616      	mov	r6, r2
	for (i = 0; i < regions_num; i++) {
    55a0:	2500      	movs	r5, #0
    55a2:	e009      	b.n	55b8 <mpu_configure_regions+0x24>
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    55a4:	4621      	mov	r1, r4
    55a6:	b2f0      	uxtb	r0, r6
    55a8:	f7ff ffd5 	bl	5556 <mpu_configure_region>
    55ac:	4606      	mov	r6, r0
		if (reg_index == -EINVAL) {
    55ae:	f110 0f16 	cmn.w	r0, #22
    55b2:	d014      	beq.n	55de <mpu_configure_regions+0x4a>
		reg_index++;
    55b4:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
    55b6:	3501      	adds	r5, #1
    55b8:	42bd      	cmp	r5, r7
    55ba:	da10      	bge.n	55de <mpu_configure_regions+0x4a>
		if (regions[i].size == 0U) {
    55bc:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    55c0:	eb08 0484 	add.w	r4, r8, r4, lsl #2
    55c4:	6862      	ldr	r2, [r4, #4]
    55c6:	2a00      	cmp	r2, #0
    55c8:	d0f5      	beq.n	55b6 <mpu_configure_regions+0x22>
		if (do_sanity_check &&
    55ca:	f1b9 0f00 	cmp.w	r9, #0
    55ce:	d0e9      	beq.n	55a4 <mpu_configure_regions+0x10>
				(!mpu_partition_is_valid(&regions[i]))) {
    55d0:	4620      	mov	r0, r4
    55d2:	f7ff ffa4 	bl	551e <mpu_partition_is_valid>
		if (do_sanity_check &&
    55d6:	2800      	cmp	r0, #0
    55d8:	d1e4      	bne.n	55a4 <mpu_configure_regions+0x10>
			return -EINVAL;
    55da:	f06f 0615 	mvn.w	r6, #21
}
    55de:	4630      	mov	r0, r6
    55e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000055e4 <arm_core_mpu_configure_static_mpu_regions>:
{
    55e4:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    55e6:	f7fc fa2d 	bl	1a44 <mpu_configure_static_mpu_regions>
}
    55ea:	bd08      	pop	{r3, pc}

000055ec <arm_core_mpu_configure_dynamic_mpu_regions>:
{
    55ec:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
    55ee:	f7fc fa33 	bl	1a58 <mpu_configure_dynamic_mpu_regions>
}
    55f2:	bd08      	pop	{r3, pc}

000055f4 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    55f4:	4602      	mov	r2, r0
    55f6:	780b      	ldrb	r3, [r1, #0]
    55f8:	b11b      	cbz	r3, 5602 <strcpy+0xe>
		*d = *s;
    55fa:	f802 3b01 	strb.w	r3, [r2], #1
		d++;
		s++;
    55fe:	3101      	adds	r1, #1
    5600:	e7f9      	b.n	55f6 <strcpy+0x2>
	}

	*d = '\0';
    5602:	7013      	strb	r3, [r2, #0]

	return dest;
}
    5604:	4770      	bx	lr

00005606 <strncpy>:

char *strncpy(char *ZRESTRICT d, const char *ZRESTRICT s, size_t n)
{
	char *dest = d;

	while ((n > 0) && *s != '\0') {
    5606:	4603      	mov	r3, r0
    5608:	b1a2      	cbz	r2, 5634 <strncpy+0x2e>
{
    560a:	b410      	push	{r4}
	while ((n > 0) && *s != '\0') {
    560c:	780c      	ldrb	r4, [r1, #0]
    560e:	b12c      	cbz	r4, 561c <strncpy+0x16>
		*d = *s;
    5610:	f803 4b01 	strb.w	r4, [r3], #1
		s++;
    5614:	3101      	adds	r1, #1
		d++;
		n--;
    5616:	3a01      	subs	r2, #1
	while ((n > 0) && *s != '\0') {
    5618:	2a00      	cmp	r2, #0
    561a:	d1f7      	bne.n	560c <strncpy+0x6>
	}

	while (n > 0) {
    561c:	b122      	cbz	r2, 5628 <strncpy+0x22>
		*d = '\0';
    561e:	2100      	movs	r1, #0
    5620:	f803 1b01 	strb.w	r1, [r3], #1
		d++;
		n--;
    5624:	3a01      	subs	r2, #1
    5626:	e7f9      	b.n	561c <strncpy+0x16>
	}

	return dest;
}
    5628:	bc10      	pop	{r4}
    562a:	4770      	bx	lr
		*d = '\0';
    562c:	2100      	movs	r1, #0
    562e:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    5632:	3a01      	subs	r2, #1
	while (n > 0) {
    5634:	2a00      	cmp	r2, #0
    5636:	d1f9      	bne.n	562c <strncpy+0x26>
    5638:	4770      	bx	lr

0000563a <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    563a:	4603      	mov	r3, r0
	size_t n = 0;
    563c:	2000      	movs	r0, #0

	while (*s != '\0') {
    563e:	781a      	ldrb	r2, [r3, #0]
    5640:	b112      	cbz	r2, 5648 <strlen+0xe>
		s++;
    5642:	3301      	adds	r3, #1
		n++;
    5644:	3001      	adds	r0, #1
    5646:	e7fa      	b.n	563e <strlen+0x4>
	}

	return n;
}
    5648:	4770      	bx	lr

0000564a <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    564a:	4603      	mov	r3, r0
	size_t n = 0;
    564c:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    564e:	781a      	ldrb	r2, [r3, #0]
    5650:	b122      	cbz	r2, 565c <strnlen+0x12>
    5652:	4288      	cmp	r0, r1
    5654:	d202      	bcs.n	565c <strnlen+0x12>
		s++;
    5656:	3301      	adds	r3, #1
		n++;
    5658:	3001      	adds	r0, #1
    565a:	e7f8      	b.n	564e <strnlen+0x4>
	}

	return n;
}
    565c:	4770      	bx	lr

0000565e <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    565e:	b410      	push	{r4}
	const unsigned char *s_byte = (const unsigned char *)s;

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    5660:	ea80 0301 	eor.w	r3, r0, r1
    5664:	f013 0f03 	tst.w	r3, #3
    5668:	d001      	beq.n	566e <memcpy+0x10>
	unsigned char *d_byte = (unsigned char *)d;
    566a:	4603      	mov	r3, r0
    566c:	e017      	b.n	569e <memcpy+0x40>
    566e:	4603      	mov	r3, r0

		/* do byte-sized copying until word-aligned or finished */

		while (((uintptr_t)d_byte) & mask) {
    5670:	f013 0f03 	tst.w	r3, #3
    5674:	d00b      	beq.n	568e <memcpy+0x30>
			if (n == 0) {
    5676:	b1a2      	cbz	r2, 56a2 <memcpy+0x44>
				return d;
			}
			*(d_byte++) = *(s_byte++);
    5678:	f811 4b01 	ldrb.w	r4, [r1], #1
    567c:	f803 4b01 	strb.w	r4, [r3], #1
			n--;
    5680:	3a01      	subs	r2, #1
    5682:	e7f5      	b.n	5670 <memcpy+0x12>

		mem_word_t *d_word = (mem_word_t *)d_byte;
		const mem_word_t *s_word = (const mem_word_t *)s_byte;

		while (n >= sizeof(mem_word_t)) {
			*(d_word++) = *(s_word++);
    5684:	f851 4b04 	ldr.w	r4, [r1], #4
    5688:	f843 4b04 	str.w	r4, [r3], #4
			n -= sizeof(mem_word_t);
    568c:	3a04      	subs	r2, #4
		while (n >= sizeof(mem_word_t)) {
    568e:	2a03      	cmp	r2, #3
    5690:	d8f8      	bhi.n	5684 <memcpy+0x26>
    5692:	e004      	b.n	569e <memcpy+0x40>
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
		*(d_byte++) = *(s_byte++);
    5694:	f811 4b01 	ldrb.w	r4, [r1], #1
    5698:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    569c:	3a01      	subs	r2, #1
	while (n > 0) {
    569e:	2a00      	cmp	r2, #0
    56a0:	d1f8      	bne.n	5694 <memcpy+0x36>
	}

	return d;
}
    56a2:	bc10      	pop	{r4}
    56a4:	4770      	bx	lr

000056a6 <memset>:
 *
 * @return pointer to start of buffer
 */

void *memset(void *buf, int c, size_t n)
{
    56a6:	b410      	push	{r4}
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    56a8:	b2cc      	uxtb	r4, r1
	unsigned char *d_byte = (unsigned char *)buf;
    56aa:	4603      	mov	r3, r0

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    56ac:	f013 0f03 	tst.w	r3, #3
    56b0:	d004      	beq.n	56bc <memset+0x16>
		if (n == 0) {
    56b2:	b19a      	cbz	r2, 56dc <memset+0x36>
			return buf;
		}
		*(d_byte++) = c_byte;
    56b4:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    56b8:	3a01      	subs	r2, #1
    56ba:	e7f7      	b.n	56ac <memset+0x6>
	}

	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;
    56bc:	b2c9      	uxtb	r1, r1

	c_word |= c_word << 8;
    56be:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
	c_word |= c_word << 16;
    56c2:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    56c6:	2a03      	cmp	r2, #3
    56c8:	d906      	bls.n	56d8 <memset+0x32>
		*(d_word++) = c_word;
    56ca:	f843 1b04 	str.w	r1, [r3], #4
		n -= sizeof(mem_word_t);
    56ce:	3a04      	subs	r2, #4
    56d0:	e7f9      	b.n	56c6 <memset+0x20>

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
		*(d_byte++) = c_byte;
    56d2:	f803 4b01 	strb.w	r4, [r3], #1
		n--;
    56d6:	3a01      	subs	r2, #1
	while (n > 0) {
    56d8:	2a00      	cmp	r2, #0
    56da:	d1fa      	bne.n	56d2 <memset+0x2c>
	}

	return buf;
}
    56dc:	bc10      	pop	{r4}
    56de:	4770      	bx	lr

000056e0 <_stdout_hook_default>:
}
    56e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    56e4:	4770      	bx	lr

000056e6 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    56e6:	b084      	sub	sp, #16
    56e8:	ab04      	add	r3, sp, #16
    56ea:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    56ee:	f89d 3004 	ldrb.w	r3, [sp, #4]
    56f2:	2b06      	cmp	r3, #6
    56f4:	d001      	beq.n	56fa <pm_power_state_set+0x14>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    56f6:	b004      	add	sp, #16
    56f8:	4770      	bx	lr
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    56fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    56fe:	2201      	movs	r2, #1
    5700:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    5704:	f3bf 8f4f 	dsb	sy
        __WFE();
    5708:	bf20      	wfe
    while (true)
    570a:	e7fd      	b.n	5708 <pm_power_state_set+0x22>

0000570c <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    570c:	b084      	sub	sp, #16
    570e:	ab04      	add	r3, sp, #16
    5710:	e903 0007 	stmdb	r3, {r0, r1, r2}
    5714:	2300      	movs	r3, #0
    5716:	f383 8811 	msr	BASEPRI, r3
    571a:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    571e:	b004      	add	sp, #16
    5720:	4770      	bx	lr

00005722 <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    5722:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    5724:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    5728:	0089      	lsls	r1, r1, #2
    572a:	3138      	adds	r1, #56	; 0x38
}
    572c:	4408      	add	r0, r1
    572e:	4770      	bx	lr

00005730 <get_sub_config>:
	const struct nrf_clock_control_config *config =
    5730:	6840      	ldr	r0, [r0, #4]
}
    5732:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    5736:	4770      	bx	lr

00005738 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    5738:	6900      	ldr	r0, [r0, #16]
	return &data->mgr[type];
    573a:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
}
    573e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    5742:	4770      	bx	lr

00005744 <get_status>:
{
    5744:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
    5746:	b2c9      	uxtb	r1, r1
    5748:	f7ff ffeb 	bl	5722 <get_sub_data>
    574c:	6880      	ldr	r0, [r0, #8]
}
    574e:	f000 0007 	and.w	r0, r0, #7
    5752:	bd08      	pop	{r3, pc}

00005754 <set_off_state>:
	__asm__ volatile(
    5754:	f04f 0320 	mov.w	r3, #32
    5758:	f3ef 8211 	mrs	r2, BASEPRI
    575c:	f383 8812 	msr	BASEPRI_MAX, r3
    5760:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5764:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    5766:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    576a:	d001      	beq.n	5770 <set_off_state+0x1c>
    576c:	428b      	cmp	r3, r1
    576e:	d107      	bne.n	5780 <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    5770:	2301      	movs	r3, #1
    5772:	6003      	str	r3, [r0, #0]
	int err = 0;
    5774:	2000      	movs	r0, #0
	__asm__ volatile(
    5776:	f382 8811 	msr	BASEPRI, r2
    577a:	f3bf 8f6f 	isb	sy
}
    577e:	4770      	bx	lr
		err = -EPERM;
    5780:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5784:	e7f7      	b.n	5776 <set_off_state+0x22>

00005786 <set_starting_state>:
{
    5786:	b410      	push	{r4}
	__asm__ volatile(
    5788:	f04f 0320 	mov.w	r3, #32
    578c:	f3ef 8211 	mrs	r2, BASEPRI
    5790:	f383 8812 	msr	BASEPRI_MAX, r3
    5794:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5798:	6803      	ldr	r3, [r0, #0]
    579a:	f003 04c0 	and.w	r4, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    579e:	f003 0307 	and.w	r3, r3, #7
    57a2:	2b01      	cmp	r3, #1
    57a4:	d009      	beq.n	57ba <set_starting_state+0x34>
	} else if (current_ctx != ctx) {
    57a6:	428c      	cmp	r4, r1
    57a8:	d00a      	beq.n	57c0 <set_starting_state+0x3a>
		err = -EPERM;
    57aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	__asm__ volatile(
    57ae:	f382 8811 	msr	BASEPRI, r2
    57b2:	f3bf 8f6f 	isb	sy
}
    57b6:	bc10      	pop	{r4}
    57b8:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    57ba:	6001      	str	r1, [r0, #0]
	int err = 0;
    57bc:	2000      	movs	r0, #0
    57be:	e7f6      	b.n	57ae <set_starting_state+0x28>
		err = -EALREADY;
    57c0:	f06f 0077 	mvn.w	r0, #119	; 0x77
    57c4:	e7f3      	b.n	57ae <set_starting_state+0x28>

000057c6 <set_on_state>:
	__asm__ volatile(
    57c6:	f04f 0320 	mov.w	r3, #32
    57ca:	f3ef 8211 	mrs	r2, BASEPRI
    57ce:	f383 8812 	msr	BASEPRI_MAX, r3
    57d2:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    57d6:	6803      	ldr	r3, [r0, #0]
    57d8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    57dc:	f043 0302 	orr.w	r3, r3, #2
    57e0:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    57e2:	f382 8811 	msr	BASEPRI, r2
    57e6:	f3bf 8f6f 	isb	sy
}
    57ea:	4770      	bx	lr

000057ec <clkstarted_handle>:
{
    57ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    57ee:	4606      	mov	r6, r0
    57f0:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    57f2:	f7ff ff96 	bl	5722 <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    57f6:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    57f8:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    57fa:	2300      	movs	r3, #0
    57fc:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    5800:	f7ff ffe1 	bl	57c6 <set_on_state>
	if (callback) {
    5804:	b11d      	cbz	r5, 580e <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    5806:	463a      	mov	r2, r7
    5808:	4621      	mov	r1, r4
    580a:	4630      	mov	r0, r6
    580c:	47a8      	blx	r5
}
    580e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005810 <stop>:
{
    5810:	b570      	push	{r4, r5, r6, lr}
    5812:	4606      	mov	r6, r0
    5814:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    5816:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    5818:	4621      	mov	r1, r4
    581a:	f7ff ff82 	bl	5722 <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
    581e:	4629      	mov	r1, r5
    5820:	3008      	adds	r0, #8
    5822:	f7ff ff97 	bl	5754 <set_off_state>
	if (err < 0) {
    5826:	2800      	cmp	r0, #0
    5828:	db06      	blt.n	5838 <stop+0x28>
	get_sub_config(dev, type)->stop();
    582a:	4621      	mov	r1, r4
    582c:	4630      	mov	r0, r6
    582e:	f7ff ff7f 	bl	5730 <get_sub_config>
    5832:	6843      	ldr	r3, [r0, #4]
    5834:	4798      	blx	r3
	return 0;
    5836:	2000      	movs	r0, #0
}
    5838:	bd70      	pop	{r4, r5, r6, pc}

0000583a <api_stop>:
{
    583a:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    583c:	2280      	movs	r2, #128	; 0x80
    583e:	f7ff ffe7 	bl	5810 <stop>
}
    5842:	bd08      	pop	{r3, pc}

00005844 <async_start>:
{
    5844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5848:	4606      	mov	r6, r0
    584a:	4690      	mov	r8, r2
    584c:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    584e:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    5850:	4629      	mov	r1, r5
    5852:	f7ff ff66 	bl	5722 <get_sub_data>
    5856:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    5858:	9906      	ldr	r1, [sp, #24]
    585a:	3008      	adds	r0, #8
    585c:	f7ff ff93 	bl	5786 <set_starting_state>
	if (err < 0) {
    5860:	2800      	cmp	r0, #0
    5862:	db09      	blt.n	5878 <async_start+0x34>
	subdata->cb = cb;
    5864:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    5868:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    586a:	4629      	mov	r1, r5
    586c:	4630      	mov	r0, r6
    586e:	f7ff ff5f 	bl	5730 <get_sub_config>
    5872:	6803      	ldr	r3, [r0, #0]
    5874:	4798      	blx	r3
	return 0;
    5876:	2000      	movs	r0, #0
}
    5878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000587c <api_start>:
{
    587c:	b510      	push	{r4, lr}
    587e:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    5880:	2480      	movs	r4, #128	; 0x80
    5882:	9400      	str	r4, [sp, #0]
    5884:	f7ff ffde 	bl	5844 <async_start>
}
    5888:	b002      	add	sp, #8
    588a:	bd10      	pop	{r4, pc}

0000588c <onoff_started_callback>:
{
    588c:	b510      	push	{r4, lr}
    588e:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    5890:	b2c9      	uxtb	r1, r1
    5892:	f7ff ff51 	bl	5738 <get_onoff_manager>
	notify(mgr, 0);
    5896:	2100      	movs	r1, #0
    5898:	47a0      	blx	r4
}
    589a:	bd10      	pop	{r4, pc}

0000589c <hfclk_start>:
{
    589c:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    589e:	2001      	movs	r0, #1
    58a0:	f7fd fab4 	bl	2e0c <nrfx_clock_start>
}
    58a4:	bd08      	pop	{r3, pc}

000058a6 <lfclk_start>:
{
    58a6:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    58a8:	2000      	movs	r0, #0
    58aa:	f7fd faaf 	bl	2e0c <nrfx_clock_start>
}
    58ae:	bd08      	pop	{r3, pc}

000058b0 <hfclk_stop>:
{
    58b0:	b508      	push	{r3, lr}
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    58b2:	2001      	movs	r0, #1
    58b4:	f7fd fae2 	bl	2e7c <nrfx_clock_stop>
}
    58b8:	bd08      	pop	{r3, pc}

000058ba <lfclk_stop>:
{
    58ba:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    58bc:	2000      	movs	r0, #0
    58be:	f7fd fadd 	bl	2e7c <nrfx_clock_stop>
}
    58c2:	bd08      	pop	{r3, pc}

000058c4 <blocking_start_callback>:
{
    58c4:	b508      	push	{r3, lr}
    58c6:	4610      	mov	r0, r2
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    58c8:	f7fe fbde 	bl	4088 <z_impl_k_sem_give>
}
    58cc:	bd08      	pop	{r3, pc}

000058ce <get_pull>:
	if (flags & GPIO_PULL_UP) {
    58ce:	f010 0f10 	tst.w	r0, #16
    58d2:	d104      	bne.n	58de <get_pull+0x10>
	} else if (flags & GPIO_PULL_DOWN) {
    58d4:	f010 0f20 	tst.w	r0, #32
    58d8:	d103      	bne.n	58e2 <get_pull+0x14>
	return NRF_GPIO_PIN_NOPULL;
    58da:	2000      	movs	r0, #0
    58dc:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLUP;
    58de:	2003      	movs	r0, #3
    58e0:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLDOWN;
    58e2:	2001      	movs	r0, #1
}
    58e4:	4770      	bx	lr

000058e6 <gpio_nrfx_port_get_raw>:
	return port->config;
    58e6:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    58e8:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    58ea:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    58ee:	600b      	str	r3, [r1, #0]
}
    58f0:	2000      	movs	r0, #0
    58f2:	4770      	bx	lr

000058f4 <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    58f4:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    58f6:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    58f8:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    58fc:	4042      	eors	r2, r0
    58fe:	400a      	ands	r2, r1
    5900:	4042      	eors	r2, r0
    p_reg->OUT = value;
    5902:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    5906:	2000      	movs	r0, #0
    5908:	4770      	bx	lr

0000590a <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    590a:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    590c:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    590e:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
}
    5912:	2000      	movs	r0, #0
    5914:	4770      	bx	lr

00005916 <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    5916:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5918:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    591a:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    591e:	2000      	movs	r0, #0
    5920:	4770      	bx	lr

00005922 <gpio_nrfx_port_toggle_bits>:
	return port->config;
    5922:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5924:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    5926:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    592a:	404b      	eors	r3, r1
    p_reg->OUT = value;
    592c:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    5930:	2000      	movs	r0, #0
    5932:	4770      	bx	lr

00005934 <get_trigger>:
	if (mode == GPIO_INT_MODE_LEVEL) {
    5934:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
    5938:	d007      	beq.n	594a <get_trigger+0x16>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    593a:	f5b1 2fc0 	cmp.w	r1, #393216	; 0x60000
    593e:	d00d      	beq.n	595c <get_trigger+0x28>
    5940:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
    5944:	d008      	beq.n	5958 <get_trigger+0x24>
    5946:	2001      	movs	r0, #1
}
    5948:	4770      	bx	lr
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    594a:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
    594e:	d001      	beq.n	5954 <get_trigger+0x20>
    5950:	2005      	movs	r0, #5
    5952:	4770      	bx	lr
    5954:	2004      	movs	r0, #4
    5956:	4770      	bx	lr
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    5958:	2002      	movs	r0, #2
    595a:	4770      	bx	lr
    595c:	2003      	movs	r0, #3
    595e:	4770      	bx	lr

00005960 <gpio_nrfx_manage_callback>:
{
    5960:	b470      	push	{r4, r5, r6}
	return port->data;
    5962:	6900      	ldr	r0, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    5964:	1d05      	adds	r5, r0, #4
	return list->head;
    5966:	6843      	ldr	r3, [r0, #4]
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
    5968:	b1db      	cbz	r3, 59a2 <gpio_nrfx_manage_callback+0x42>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    596a:	460e      	mov	r6, r1
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    596c:	2400      	movs	r4, #0
    596e:	e00a      	b.n	5986 <gpio_nrfx_manage_callback+0x26>
	return node->next;
    5970:	680b      	ldr	r3, [r1, #0]
	list->head = node;
    5972:	6043      	str	r3, [r0, #4]
	return list->tail;
    5974:	686c      	ldr	r4, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    5976:	42a1      	cmp	r1, r4
    5978:	d10f      	bne.n	599a <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
    597a:	606b      	str	r3, [r5, #4]
}
    597c:	e00d      	b.n	599a <gpio_nrfx_manage_callback+0x3a>
	list->tail = node;
    597e:	606c      	str	r4, [r5, #4]
}
    5980:	e00b      	b.n	599a <gpio_nrfx_manage_callback+0x3a>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5982:	461c      	mov	r4, r3
    5984:	681b      	ldr	r3, [r3, #0]
    5986:	b15b      	cbz	r3, 59a0 <gpio_nrfx_manage_callback+0x40>
    5988:	429e      	cmp	r6, r3
    598a:	d1fa      	bne.n	5982 <gpio_nrfx_manage_callback+0x22>
Z_GENLIST_REMOVE(slist, snode)
    598c:	2c00      	cmp	r4, #0
    598e:	d0ef      	beq.n	5970 <gpio_nrfx_manage_callback+0x10>
	return node->next;
    5990:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
    5992:	6023      	str	r3, [r4, #0]
	return list->tail;
    5994:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    5996:	4299      	cmp	r1, r3
    5998:	d0f1      	beq.n	597e <gpio_nrfx_manage_callback+0x1e>
	parent->next = child;
    599a:	2300      	movs	r3, #0
    599c:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    599e:	e000      	b.n	59a2 <gpio_nrfx_manage_callback+0x42>
			if (!set) {
    59a0:	b152      	cbz	r2, 59b8 <gpio_nrfx_manage_callback+0x58>
				return -EINVAL;
			}
		}
	}

	if (set) {
    59a2:	b162      	cbz	r2, 59be <gpio_nrfx_manage_callback+0x5e>
	return list->head;
    59a4:	6843      	ldr	r3, [r0, #4]
	parent->next = child;
    59a6:	600b      	str	r3, [r1, #0]
	list->head = node;
    59a8:	6041      	str	r1, [r0, #4]
	return list->tail;
    59aa:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    59ac:	b10b      	cbz	r3, 59b2 <gpio_nrfx_manage_callback+0x52>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    59ae:	2000      	movs	r0, #0
    59b0:	e006      	b.n	59c0 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    59b2:	6069      	str	r1, [r5, #4]
    59b4:	2000      	movs	r0, #0
}
    59b6:	e003      	b.n	59c0 <gpio_nrfx_manage_callback+0x60>
				return -EINVAL;
    59b8:	f06f 0015 	mvn.w	r0, #21
    59bc:	e000      	b.n	59c0 <gpio_nrfx_manage_callback+0x60>
	return 0;
    59be:	2000      	movs	r0, #0
}
    59c0:	bc70      	pop	{r4, r5, r6}
    59c2:	4770      	bx	lr

000059c4 <nrfx_gpio_handler>:
{
    59c4:	b570      	push	{r4, r5, r6, lr}
    *p_pin = pin_number & 0x1F;
    59c6:	f000 041f 	and.w	r4, r0, #31
	const struct device *port = get_dev(port_id);
    59ca:	0940      	lsrs	r0, r0, #5
    59cc:	f7fc faf8 	bl	1fc0 <get_dev>
	if (port == NULL) {
    59d0:	b1d8      	cbz	r0, 5a0a <nrfx_gpio_handler+0x46>
    59d2:	4606      	mov	r6, r0
	return port->data;
    59d4:	6903      	ldr	r3, [r0, #16]
	gpio_fire_callbacks(list, port, BIT(pin));
    59d6:	2501      	movs	r5, #1
    59d8:	40a5      	lsls	r5, r4
	return list->head;
    59da:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    59dc:	b119      	cbz	r1, 59e6 <nrfx_gpio_handler+0x22>
    59de:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    59e0:	b149      	cbz	r1, 59f6 <nrfx_gpio_handler+0x32>
	return node->next;
    59e2:	680c      	ldr	r4, [r1, #0]
    59e4:	e007      	b.n	59f6 <nrfx_gpio_handler+0x32>
    59e6:	460c      	mov	r4, r1
    59e8:	e005      	b.n	59f6 <nrfx_gpio_handler+0x32>
    59ea:	b164      	cbz	r4, 5a06 <nrfx_gpio_handler+0x42>
    59ec:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    59ee:	b104      	cbz	r4, 59f2 <nrfx_gpio_handler+0x2e>
	return node->next;
    59f0:	6823      	ldr	r3, [r4, #0]
    59f2:	4621      	mov	r1, r4
    59f4:	461c      	mov	r4, r3
    59f6:	b141      	cbz	r1, 5a0a <nrfx_gpio_handler+0x46>
		if (cb->pin_mask & pins) {
    59f8:	688a      	ldr	r2, [r1, #8]
    59fa:	402a      	ands	r2, r5
    59fc:	d0f5      	beq.n	59ea <nrfx_gpio_handler+0x26>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    59fe:	684b      	ldr	r3, [r1, #4]
    5a00:	4630      	mov	r0, r6
    5a02:	4798      	blx	r3
    5a04:	e7f1      	b.n	59ea <nrfx_gpio_handler+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5a06:	4623      	mov	r3, r4
    5a08:	e7f3      	b.n	59f2 <nrfx_gpio_handler+0x2e>
}
    5a0a:	bd70      	pop	{r4, r5, r6, pc}

00005a0c <endtx_isr>:
	return dev->config;
    5a0c:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5a0e:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    5a10:	f04f 0120 	mov.w	r1, #32
    5a14:	f3ef 8211 	mrs	r2, BASEPRI
    5a18:	f381 8812 	msr	BASEPRI_MAX, r1
    5a1c:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5a20:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    5a24:	b131      	cbz	r1, 5a34 <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5a26:	2100      	movs	r1, #0
    5a28:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    5a2c:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5a30:	2101      	movs	r1, #1
    5a32:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    5a34:	f382 8811 	msr	BASEPRI, r2
    5a38:	f3bf 8f6f 	isb	sy
}
    5a3c:	4770      	bx	lr

00005a3e <uarte_nrfx_isr_int>:
{
    5a3e:	b538      	push	{r3, r4, r5, lr}
    5a40:	4604      	mov	r4, r0
	return dev->config;
    5a42:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5a44:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
    5a46:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    5a4a:	f413 7f80 	tst.w	r3, #256	; 0x100
    5a4e:	d002      	beq.n	5a56 <uarte_nrfx_isr_int+0x18>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5a50:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
    5a54:	b9db      	cbnz	r3, 5a8e <uarte_nrfx_isr_int+0x50>
	return dev->config;
    5a56:	6863      	ldr	r3, [r4, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5a58:	685b      	ldr	r3, [r3, #4]
    5a5a:	f013 0f10 	tst.w	r3, #16
    5a5e:	d015      	beq.n	5a8c <uarte_nrfx_isr_int+0x4e>
	__asm__ volatile(
    5a60:	f04f 0220 	mov.w	r2, #32
    5a64:	f3ef 8311 	mrs	r3, BASEPRI
    5a68:	f382 8812 	msr	BASEPRI_MAX, r2
    5a6c:	f3bf 8f6f 	isb	sy
    5a70:	f8d5 2158 	ldr.w	r2, [r5, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    5a74:	b112      	cbz	r2, 5a7c <uarte_nrfx_isr_int+0x3e>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5a76:	2200      	movs	r2, #0
    5a78:	f8c5 2500 	str.w	r2, [r5, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    5a7c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    5a80:	f8c5 2308 	str.w	r2, [r5, #776]	; 0x308
	__asm__ volatile(
    5a84:	f383 8811 	msr	BASEPRI, r3
    5a88:	f3bf 8f6f 	isb	sy
}
    5a8c:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
    5a8e:	f7ff ffbd 	bl	5a0c <endtx_isr>
    5a92:	e7e0      	b.n	5a56 <uarte_nrfx_isr_int+0x18>

00005a94 <uarte_nrfx_configure>:
{
    5a94:	b570      	push	{r4, r5, r6, lr}
    5a96:	b082      	sub	sp, #8
    5a98:	4605      	mov	r5, r0
    5a9a:	460c      	mov	r4, r1
	switch (cfg->stop_bits) {
    5a9c:	794b      	ldrb	r3, [r1, #5]
    5a9e:	2b01      	cmp	r3, #1
    5aa0:	d006      	beq.n	5ab0 <uarte_nrfx_configure+0x1c>
    5aa2:	2b03      	cmp	r3, #3
    5aa4:	d011      	beq.n	5aca <uarte_nrfx_configure+0x36>
    5aa6:	f06f 0385 	mvn.w	r3, #133	; 0x85
}
    5aaa:	4618      	mov	r0, r3
    5aac:	b002      	add	sp, #8
    5aae:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    5ab0:	2300      	movs	r3, #0
    5ab2:	f88d 3006 	strb.w	r3, [sp, #6]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    5ab6:	79a3      	ldrb	r3, [r4, #6]
    5ab8:	2b03      	cmp	r3, #3
    5aba:	d138      	bne.n	5b2e <uarte_nrfx_configure+0x9a>
	switch (cfg->flow_ctrl) {
    5abc:	79e3      	ldrb	r3, [r4, #7]
    5abe:	b143      	cbz	r3, 5ad2 <uarte_nrfx_configure+0x3e>
    5ac0:	2b01      	cmp	r3, #1
    5ac2:	d010      	beq.n	5ae6 <uarte_nrfx_configure+0x52>
    5ac4:	f06f 0385 	mvn.w	r3, #133	; 0x85
    5ac8:	e7ef      	b.n	5aaa <uarte_nrfx_configure+0x16>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    5aca:	2310      	movs	r3, #16
    5acc:	f88d 3006 	strb.w	r3, [sp, #6]
		break;
    5ad0:	e7f1      	b.n	5ab6 <uarte_nrfx_configure+0x22>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    5ad2:	2300      	movs	r3, #0
    5ad4:	f88d 3004 	strb.w	r3, [sp, #4]
	switch (cfg->parity) {
    5ad8:	7923      	ldrb	r3, [r4, #4]
    5ada:	b143      	cbz	r3, 5aee <uarte_nrfx_configure+0x5a>
    5adc:	2b02      	cmp	r3, #2
    5ade:	d022      	beq.n	5b26 <uarte_nrfx_configure+0x92>
    5ae0:	f06f 0385 	mvn.w	r3, #133	; 0x85
    5ae4:	e7e1      	b.n	5aaa <uarte_nrfx_configure+0x16>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    5ae6:	2301      	movs	r3, #1
    5ae8:	f88d 3004 	strb.w	r3, [sp, #4]
		break;
    5aec:	e7f4      	b.n	5ad8 <uarte_nrfx_configure+0x44>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    5aee:	2300      	movs	r3, #0
    5af0:	f88d 3005 	strb.w	r3, [sp, #5]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    5af4:	6821      	ldr	r1, [r4, #0]
    5af6:	4628      	mov	r0, r5
    5af8:	f7fc fc66 	bl	23c8 <baudrate_set>
    5afc:	4603      	mov	r3, r0
    5afe:	b9c8      	cbnz	r0, 5b34 <uarte_nrfx_configure+0xa0>
	return dev->config;
    5b00:	686a      	ldr	r2, [r5, #4]
	return config->uarte_regs;
    5b02:	6810      	ldr	r0, [r2, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    5b04:	f89d 1005 	ldrb.w	r1, [sp, #5]
                    | (uint32_t)p_cfg->stop
    5b08:	f89d 6006 	ldrb.w	r6, [sp, #6]
                    | (uint32_t)p_cfg->hwfc;
    5b0c:	f89d 2004 	ldrb.w	r2, [sp, #4]
    5b10:	4331      	orrs	r1, r6
    5b12:	430a      	orrs	r2, r1
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    5b14:	f8c0 256c 	str.w	r2, [r0, #1388]	; 0x56c
	return dev->data;
    5b18:	692a      	ldr	r2, [r5, #16]
	get_dev_data(dev)->uart_config = *cfg;
    5b1a:	3204      	adds	r2, #4
    5b1c:	e894 0003 	ldmia.w	r4, {r0, r1}
    5b20:	e882 0003 	stmia.w	r2, {r0, r1}
	return 0;
    5b24:	e7c1      	b.n	5aaa <uarte_nrfx_configure+0x16>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    5b26:	230e      	movs	r3, #14
    5b28:	f88d 3005 	strb.w	r3, [sp, #5]
		break;
    5b2c:	e7e2      	b.n	5af4 <uarte_nrfx_configure+0x60>
		return -ENOTSUP;
    5b2e:	f06f 0385 	mvn.w	r3, #133	; 0x85
    5b32:	e7ba      	b.n	5aaa <uarte_nrfx_configure+0x16>
		return -ENOTSUP;
    5b34:	f06f 0385 	mvn.w	r3, #133	; 0x85
    5b38:	e7b7      	b.n	5aaa <uarte_nrfx_configure+0x16>

00005b3a <uarte_nrfx_config_get>:
{
    5b3a:	460b      	mov	r3, r1
	return dev->data;
    5b3c:	6902      	ldr	r2, [r0, #16]
	*cfg = get_dev_data(dev)->uart_config;
    5b3e:	6891      	ldr	r1, [r2, #8]
    5b40:	6850      	ldr	r0, [r2, #4]
    5b42:	e883 0003 	stmia.w	r3, {r0, r1}
}
    5b46:	2000      	movs	r0, #0
    5b48:	4770      	bx	lr

00005b4a <uarte_nrfx_err_check>:
	return dev->config;
    5b4a:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5b4c:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    5b4e:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    5b52:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    5b56:	4770      	bx	lr

00005b58 <is_tx_ready>:
	return dev->config;
    5b58:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5b5a:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    5b5c:	685b      	ldr	r3, [r3, #4]
    5b5e:	f003 0302 	and.w	r3, r3, #2
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5b62:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    5b66:	b929      	cbnz	r1, 5b74 <is_tx_ready+0x1c>
    5b68:	b933      	cbnz	r3, 5b78 <is_tx_ready+0x20>
    5b6a:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    5b6e:	b92b      	cbnz	r3, 5b7c <is_tx_ready+0x24>
    5b70:	2000      	movs	r0, #0
    5b72:	4770      	bx	lr
    5b74:	2001      	movs	r0, #1
    5b76:	4770      	bx	lr
    5b78:	2000      	movs	r0, #0
    5b7a:	4770      	bx	lr
    5b7c:	2001      	movs	r0, #1
}
    5b7e:	4770      	bx	lr

00005b80 <uarte_enable>:
	return dev->config;
    5b80:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5b82:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    5b84:	2208      	movs	r2, #8
    5b86:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    5b8a:	4770      	bx	lr

00005b8c <tx_start>:
{
    5b8c:	b510      	push	{r4, lr}
	return dev->config;
    5b8e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5b90:	681c      	ldr	r4, [r3, #0]

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5b92:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5b96:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5b9a:	2300      	movs	r3, #0
    5b9c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
    5ba0:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
    5ba4:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
    5ba8:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
	return dev->config;
    5bac:	6843      	ldr	r3, [r0, #4]
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5bae:	685b      	ldr	r3, [r3, #4]
    5bb0:	f013 0f10 	tst.w	r3, #16
    5bb4:	d102      	bne.n	5bbc <tx_start+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5bb6:	2301      	movs	r3, #1
    5bb8:	60a3      	str	r3, [r4, #8]
}
    5bba:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    5bbc:	2101      	movs	r1, #1
    5bbe:	f7ff ffdf 	bl	5b80 <uarte_enable>
    p_reg->INTENSET = mask;
    5bc2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    5bc6:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    5bca:	e7f4      	b.n	5bb6 <tx_start+0x2a>

00005bcc <uarte_nrfx_poll_in>:
{
    5bcc:	b410      	push	{r4}
	return dev->data;
    5bce:	6904      	ldr	r4, [r0, #16]
	return dev->config;
    5bd0:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5bd2:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5bd4:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5bd8:	b152      	cbz	r2, 5bf0 <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
    5bda:	7c62      	ldrb	r2, [r4, #17]
    5bdc:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5bde:	2000      	movs	r0, #0
    5be0:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    5be4:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5be8:	2201      	movs	r2, #1
    5bea:	601a      	str	r2, [r3, #0]
}
    5bec:	bc10      	pop	{r4}
    5bee:	4770      	bx	lr
		return -1;
    5bf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5bf4:	e7fa      	b.n	5bec <uarte_nrfx_poll_in+0x20>

00005bf6 <wait_tx_ready>:
{
    5bf6:	b570      	push	{r4, r5, r6, lr}
    5bf8:	4606      	mov	r6, r0
    5bfa:	e014      	b.n	5c26 <wait_tx_ready+0x30>
		if (res) {
    5bfc:	b17d      	cbz	r5, 5c1e <wait_tx_ready+0x28>
	__asm__ volatile(
    5bfe:	f04f 0320 	mov.w	r3, #32
    5c02:	f3ef 8411 	mrs	r4, BASEPRI
    5c06:	f383 8812 	msr	BASEPRI_MAX, r3
    5c0a:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    5c0e:	4630      	mov	r0, r6
    5c10:	f7ff ffa2 	bl	5b58 <is_tx_ready>
    5c14:	b9a0      	cbnz	r0, 5c40 <wait_tx_ready+0x4a>
	__asm__ volatile(
    5c16:	f384 8811 	msr	BASEPRI, r4
    5c1a:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
    5c1e:	2021      	movs	r0, #33	; 0x21
    5c20:	2100      	movs	r1, #0
    5c22:	f7fe fe0f 	bl	4844 <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    5c26:	2464      	movs	r4, #100	; 0x64
    5c28:	4630      	mov	r0, r6
    5c2a:	f7ff ff95 	bl	5b58 <is_tx_ready>
    5c2e:	4605      	mov	r5, r0
    5c30:	2800      	cmp	r0, #0
    5c32:	d1e3      	bne.n	5bfc <wait_tx_ready+0x6>
    5c34:	2001      	movs	r0, #1
    5c36:	f000 f8f8 	bl	5e2a <nrfx_busy_wait>
    5c3a:	3c01      	subs	r4, #1
    5c3c:	d1f4      	bne.n	5c28 <wait_tx_ready+0x32>
    5c3e:	e7dd      	b.n	5bfc <wait_tx_ready+0x6>
}
    5c40:	4620      	mov	r0, r4
    5c42:	bd70      	pop	{r4, r5, r6, pc}

00005c44 <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    5c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c46:	4604      	mov	r4, r0
	return dev->config;
    5c48:	6846      	ldr	r6, [r0, #4]
	return config->uarte_regs;
    5c4a:	6835      	ldr	r5, [r6, #0]
	return dev->data;
    5c4c:	6907      	ldr	r7, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5c4e:	2100      	movs	r1, #0
    5c50:	f8c5 1500 	str.w	r1, [r5, #1280]	; 0x500
	struct uarte_nrfx_data *data = get_dev_data(dev);
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    5c54:	6038      	str	r0, [r7, #0]
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
	if (err < 0) {
		return err;
	}
#else
	uarte_nrfx_pins_configure(dev, false);
    5c56:	f7fc fae9 	bl	222c <uarte_nrfx_pins_configure>
	return dev->data;
    5c5a:	6921      	ldr	r1, [r4, #16]
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    5c5c:	3104      	adds	r1, #4
    5c5e:	4620      	mov	r0, r4
    5c60:	f7ff ff18 	bl	5a94 <uarte_nrfx_configure>
	if (err) {
    5c64:	4604      	mov	r4, r0
    5c66:	bb68      	cbnz	r0, 5cc4 <uarte_instance_init+0x80>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    5c68:	6873      	ldr	r3, [r6, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    5c6a:	f013 0f02 	tst.w	r3, #2
    5c6e:	d12b      	bne.n	5cc8 <uarte_instance_init+0x84>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    5c70:	2308      	movs	r3, #8
    5c72:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    5c76:	7a33      	ldrb	r3, [r6, #8]
    5c78:	b95b      	cbnz	r3, 5c92 <uarte_instance_init+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5c7a:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    5c7e:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    5c82:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    5c86:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    5c8a:	2301      	movs	r3, #1
    5c8c:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5c90:	602b      	str	r3, [r5, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    5c92:	6873      	ldr	r3, [r6, #4]
    5c94:	f013 0f02 	tst.w	r3, #2
    5c98:	d103      	bne.n	5ca2 <uarte_instance_init+0x5e>
    p_reg->INTENSET = mask;
    5c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
    5c9e:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5ca2:	6873      	ldr	r3, [r6, #4]
    5ca4:	f013 0f10 	tst.w	r3, #16
    5ca8:	d003      	beq.n	5cb2 <uarte_instance_init+0x6e>
    5caa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    5cae:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    5cb2:	3710      	adds	r7, #16
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5cb4:	f8c5 7544 	str.w	r7, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5cb8:	2300      	movs	r3, #0
    5cba:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5cbe:	2301      	movs	r3, #1
    5cc0:	60ab      	str	r3, [r5, #8]
    5cc2:	60eb      	str	r3, [r5, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    5cc4:	4620      	mov	r0, r4
    5cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = endtx_stoptx_ppi_init(uarte, data);
    5cc8:	4639      	mov	r1, r7
    5cca:	4628      	mov	r0, r5
    5ccc:	f7fc fc5c 	bl	2588 <endtx_stoptx_ppi_init>
		if (err < 0) {
    5cd0:	2800      	cmp	r0, #0
    5cd2:	dacd      	bge.n	5c70 <uarte_instance_init+0x2c>
			return err;
    5cd4:	4604      	mov	r4, r0
    5cd6:	e7f5      	b.n	5cc4 <uarte_instance_init+0x80>

00005cd8 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    5cd8:	b510      	push	{r4, lr}
    5cda:	4604      	mov	r4, r0
    5cdc:	2200      	movs	r2, #0
    5cde:	2101      	movs	r1, #1
    5ce0:	2002      	movs	r0, #2
    5ce2:	f7fb fba9 	bl	1438 <z_arm_irq_priority_set>
    5ce6:	2002      	movs	r0, #2
    5ce8:	f7fb fb88 	bl	13fc <arch_irq_enable>
    5cec:	2100      	movs	r1, #0
    5cee:	4620      	mov	r0, r4
    5cf0:	f7ff ffa8 	bl	5c44 <uarte_instance_init>
    5cf4:	bd10      	pop	{r4, pc}

00005cf6 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    5cf6:	b510      	push	{r4, lr}
    5cf8:	4604      	mov	r4, r0
    5cfa:	2200      	movs	r2, #0
    5cfc:	2101      	movs	r1, #1
    5cfe:	2028      	movs	r0, #40	; 0x28
    5d00:	f7fb fb9a 	bl	1438 <z_arm_irq_priority_set>
    5d04:	2028      	movs	r0, #40	; 0x28
    5d06:	f7fb fb79 	bl	13fc <arch_irq_enable>
    5d0a:	2100      	movs	r1, #0
    5d0c:	4620      	mov	r0, r4
    5d0e:	f7ff ff99 	bl	5c44 <uarte_instance_init>
    5d12:	bd10      	pop	{r4, pc}

00005d14 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    5d14:	4770      	bx	lr

00005d16 <counter_sub>:
	return (a - b) & COUNTER_MAX;
    5d16:	1a40      	subs	r0, r0, r1
}
    5d18:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    5d1c:	4770      	bx	lr

00005d1e <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    5d1e:	f100 0350 	add.w	r3, r0, #80	; 0x50
    5d22:	009b      	lsls	r3, r3, #2
    5d24:	b29b      	uxth	r3, r3
    5d26:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5d2a:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    5d2e:	2200      	movs	r2, #0
    5d30:	601a      	str	r2, [r3, #0]
    5d32:	681b      	ldr	r3, [r3, #0]
}
    5d34:	4770      	bx	lr

00005d36 <absolute_time_to_cc>:
}
    5d36:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    5d3a:	4770      	bx	lr

00005d3c <full_int_lock>:
	__asm__ volatile(
    5d3c:	f04f 0320 	mov.w	r3, #32
    5d40:	f3ef 8011 	mrs	r0, BASEPRI
    5d44:	f383 8812 	msr	BASEPRI_MAX, r3
    5d48:	f3bf 8f6f 	isb	sy
}
    5d4c:	4770      	bx	lr

00005d4e <full_int_unlock>:
	__asm__ volatile(
    5d4e:	f380 8811 	msr	BASEPRI, r0
    5d52:	f3bf 8f6f 	isb	sy
}
    5d56:	4770      	bx	lr

00005d58 <set_absolute_alarm>:
{
    5d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5d5a:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
    5d5c:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
    5d60:	f7fc fc40 	bl	25e4 <get_comparator>
    5d64:	4607      	mov	r7, r0
    5d66:	e019      	b.n	5d9c <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
    5d68:	2013      	movs	r0, #19
    5d6a:	f000 fac9 	bl	6300 <z_impl_k_busy_wait>
}
    5d6e:	e022      	b.n	5db6 <set_absolute_alarm+0x5e>
		event_clear(chan);
    5d70:	4630      	mov	r0, r6
    5d72:	f7ff ffd4 	bl	5d1e <event_clear>
		event_enable(chan);
    5d76:	4630      	mov	r0, r6
    5d78:	f7fc fc3c 	bl	25f4 <event_enable>
		set_comparator(chan, cc_val);
    5d7c:	4629      	mov	r1, r5
    5d7e:	4630      	mov	r0, r6
    5d80:	f7fc fc26 	bl	25d0 <set_comparator>
		now2 = counter();
    5d84:	f7fc fc4a 	bl	261c <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    5d88:	4284      	cmp	r4, r0
    5d8a:	d01e      	beq.n	5dca <set_absolute_alarm+0x72>
    5d8c:	1c81      	adds	r1, r0, #2
    5d8e:	4628      	mov	r0, r5
    5d90:	f7ff ffc1 	bl	5d16 <counter_sub>
	} while ((now2 != now) &&
    5d94:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    5d98:	d917      	bls.n	5dca <set_absolute_alarm+0x72>
		prev_cc = cc_val;
    5d9a:	462f      	mov	r7, r5
		now = counter();
    5d9c:	f7fc fc3e 	bl	261c <counter>
    5da0:	4604      	mov	r4, r0
		set_comparator(chan, now);
    5da2:	4601      	mov	r1, r0
    5da4:	4630      	mov	r0, r6
    5da6:	f7fc fc13 	bl	25d0 <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
    5daa:	4621      	mov	r1, r4
    5dac:	4638      	mov	r0, r7
    5dae:	f7ff ffb2 	bl	5d16 <counter_sub>
    5db2:	2801      	cmp	r0, #1
    5db4:	d0d8      	beq.n	5d68 <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    5db6:	1ca7      	adds	r7, r4, #2
    5db8:	4639      	mov	r1, r7
    5dba:	4628      	mov	r0, r5
    5dbc:	f7ff ffab 	bl	5d16 <counter_sub>
    5dc0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    5dc4:	d9d4      	bls.n	5d70 <set_absolute_alarm+0x18>
			cc_val = now + 2;
    5dc6:	463d      	mov	r5, r7
    5dc8:	e7d2      	b.n	5d70 <set_absolute_alarm+0x18>
}
    5dca:	4628      	mov	r0, r5
    5dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005dce <compare_set>:
{
    5dce:	b5f0      	push	{r4, r5, r6, r7, lr}
    5dd0:	b083      	sub	sp, #12
    5dd2:	4604      	mov	r4, r0
    5dd4:	4617      	mov	r7, r2
    5dd6:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    5dd8:	f7fc fc26 	bl	2628 <compare_int_lock>
    5ddc:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    5dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5de0:	9301      	str	r3, [sp, #4]
    5de2:	9b08      	ldr	r3, [sp, #32]
    5de4:	9300      	str	r3, [sp, #0]
    5de6:	463a      	mov	r2, r7
    5de8:	462b      	mov	r3, r5
    5dea:	4620      	mov	r0, r4
    5dec:	f7fc fd0a 	bl	2804 <compare_set_nolocks>
    5df0:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    5df2:	4631      	mov	r1, r6
    5df4:	4620      	mov	r0, r4
    5df6:	f7fc fc7b 	bl	26f0 <compare_int_unlock>
}
    5dfa:	4628      	mov	r0, r5
    5dfc:	b003      	add	sp, #12
    5dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005e00 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    5e00:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    5e02:	2000      	movs	r0, #0
    5e04:	f7fb feb2 	bl	1b6c <sys_arch_reboot>

00005e08 <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
    5e08:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    5e0a:	f7fe ff11 	bl	4c30 <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
    5e0e:	bd08      	pop	{r3, pc}

00005e10 <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
    5e10:	b510      	push	{r4, lr}
    5e12:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    5e14:	f7fb fa02 	bl	121c <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    5e18:	f7fb fabe 	bl	1398 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
    5e1c:	4620      	mov	r0, r4
    5e1e:	f7ff fff3 	bl	5e08 <hw_cc3xx_init_internal>
	return res;
}
    5e22:	bd10      	pop	{r4, pc}

00005e24 <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
    5e24:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    5e26:	4780      	blx	r0
}
    5e28:	bd08      	pop	{r3, pc}

00005e2a <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    5e2a:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    5e2c:	f000 fa68 	bl	6300 <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
    5e30:	bd08      	pop	{r3, pc}

00005e32 <nrfx_clock_enable>:
{
    5e32:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5e34:	2000      	movs	r0, #0
    5e36:	f7fb faf1 	bl	141c <arch_irq_is_enabled>
    5e3a:	b100      	cbz	r0, 5e3e <nrfx_clock_enable+0xc>
}
    5e3c:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    5e3e:	f7fb fadd 	bl	13fc <arch_irq_enable>
    5e42:	e7fb      	b.n	5e3c <nrfx_clock_enable+0xa>

00005e44 <pin_is_task_output>:
{
    5e44:	b510      	push	{r4, lr}
    5e46:	4604      	mov	r4, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    5e48:	f7fd f902 	bl	3050 <pin_is_output>
    5e4c:	b128      	cbz	r0, 5e5a <pin_is_task_output+0x16>
    5e4e:	4620      	mov	r0, r4
    5e50:	f7fd f8e8 	bl	3024 <pin_in_use_by_te>
    5e54:	b118      	cbz	r0, 5e5e <pin_is_task_output+0x1a>
    5e56:	2001      	movs	r0, #1
    5e58:	e000      	b.n	5e5c <pin_is_task_output+0x18>
    5e5a:	2000      	movs	r0, #0
}
    5e5c:	bd10      	pop	{r4, pc}
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    5e5e:	2000      	movs	r0, #0
    5e60:	e7fc      	b.n	5e5c <pin_is_task_output+0x18>

00005e62 <pin_is_input>:
{
    5e62:	b508      	push	{r3, lr}
    return !pin_is_output(pin);
    5e64:	f7fd f8f4 	bl	3050 <pin_is_output>
    5e68:	f080 0001 	eor.w	r0, r0, #1
}
    5e6c:	b2c0      	uxtb	r0, r0
    5e6e:	bd08      	pop	{r3, pc}

00005e70 <gpiote_polarity_to_trigger>:
}
    5e70:	4770      	bx	lr

00005e72 <gpiote_trigger_to_polarity>:
}
    5e72:	4770      	bx	lr

00005e74 <is_level>:
}
    5e74:	2803      	cmp	r0, #3
    5e76:	bf94      	ite	ls
    5e78:	2000      	movls	r0, #0
    5e7a:	2001      	movhi	r0, #1
    5e7c:	4770      	bx	lr

00005e7e <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
    5e7e:	b508      	push	{r3, lr}
  _DoInit();
    5e80:	f7fd fd92 	bl	39a8 <_DoInit>
}
    5e84:	bd08      	pop	{r3, pc}

00005e86 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    5e86:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    5e88:	f7ff fff9 	bl	5e7e <SEGGER_RTT_Init>

	return 0;
}
    5e8c:	2000      	movs	r0, #0
    5e8e:	bd08      	pop	{r3, pc}

00005e90 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    5e90:	b148      	cbz	r0, 5ea6 <z_device_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    5e92:	68c3      	ldr	r3, [r0, #12]
    5e94:	8818      	ldrh	r0, [r3, #0]
    5e96:	f3c0 0008 	ubfx	r0, r0, #0, #9
    5e9a:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    5e9e:	bf14      	ite	ne
    5ea0:	2000      	movne	r0, #0
    5ea2:	2001      	moveq	r0, #1
    5ea4:	4770      	bx	lr
		return false;
    5ea6:	2000      	movs	r0, #0
}
    5ea8:	4770      	bx	lr

00005eaa <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    5eaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5eac:	4605      	mov	r5, r0
    5eae:	460e      	mov	r6, r1
	__asm__ volatile(
    5eb0:	f04f 0320 	mov.w	r3, #32
    5eb4:	f3ef 8711 	mrs	r7, BASEPRI
    5eb8:	f383 8812 	msr	BASEPRI_MAX, r3
    5ebc:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    5ec0:	f7fe fcec 	bl	489c <z_impl_z_current_get>
    5ec4:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    5ec6:	4631      	mov	r1, r6
    5ec8:	4628      	mov	r0, r5
    5eca:	f7ff ff99 	bl	5e00 <k_sys_fatal_error_handler>
	__asm__ volatile(
    5ece:	f387 8811 	msr	BASEPRI, r7
    5ed2:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    5ed6:	4620      	mov	r0, r4
    5ed8:	f7fb fd6e 	bl	19b8 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    5edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005ede <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    5ede:	68c2      	ldr	r2, [r0, #12]
    5ee0:	6903      	ldr	r3, [r0, #16]
    5ee2:	431a      	orrs	r2, r3
    5ee4:	f012 0203 	ands.w	r2, r2, #3
    5ee8:	d10d      	bne.n	5f06 <create_free_list+0x28>
	slab->free_list = NULL;
    5eea:	2100      	movs	r1, #0
    5eec:	6141      	str	r1, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    5eee:	e005      	b.n	5efc <create_free_list+0x1e>
		*(char **)p = slab->free_list;
    5ef0:	6941      	ldr	r1, [r0, #20]
    5ef2:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
    5ef4:	6143      	str	r3, [r0, #20]
		p += slab->block_size;
    5ef6:	68c1      	ldr	r1, [r0, #12]
    5ef8:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    5efa:	3201      	adds	r2, #1
    5efc:	6881      	ldr	r1, [r0, #8]
    5efe:	4291      	cmp	r1, r2
    5f00:	d8f6      	bhi.n	5ef0 <create_free_list+0x12>
	return 0;
    5f02:	2000      	movs	r0, #0
    5f04:	4770      	bx	lr
		return -EINVAL;
    5f06:	f06f 0015 	mvn.w	r0, #21
}
    5f0a:	4770      	bx	lr

00005f0c <k_mem_slab_init>:
{
    5f0c:	b510      	push	{r4, lr}
    5f0e:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
    5f10:	6083      	str	r3, [r0, #8]
	slab->block_size = block_size;
    5f12:	60c2      	str	r2, [r0, #12]
	slab->buffer = buffer;
    5f14:	6101      	str	r1, [r0, #16]
	slab->num_used = 0U;
    5f16:	2300      	movs	r3, #0
    5f18:	6183      	str	r3, [r0, #24]
	rc = create_free_list(slab);
    5f1a:	f7ff ffe0 	bl	5ede <create_free_list>
	if (rc < 0) {
    5f1e:	2800      	cmp	r0, #0
    5f20:	db01      	blt.n	5f26 <k_mem_slab_init+0x1a>
	list->head = (sys_dnode_t *)list;
    5f22:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
    5f24:	6064      	str	r4, [r4, #4]
}
    5f26:	bd10      	pop	{r4, pc}

00005f28 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    5f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5f2a:	4604      	mov	r4, r0
    5f2c:	460d      	mov	r5, r1
	__asm__ volatile(
    5f2e:	f04f 0320 	mov.w	r3, #32
    5f32:	f3ef 8611 	mrs	r6, BASEPRI
    5f36:	f383 8812 	msr	BASEPRI_MAX, r3
    5f3a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    5f3e:	6943      	ldr	r3, [r0, #20]
    5f40:	b163      	cbz	r3, 5f5c <k_mem_slab_free+0x34>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
    5f42:	682b      	ldr	r3, [r5, #0]
    5f44:	6962      	ldr	r2, [r4, #20]
    5f46:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    5f48:	682b      	ldr	r3, [r5, #0]
    5f4a:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    5f4c:	69a3      	ldr	r3, [r4, #24]
    5f4e:	3b01      	subs	r3, #1
    5f50:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    5f52:	f386 8811 	msr	BASEPRI, r6
    5f56:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    5f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5f5c:	f100 0708 	add.w	r7, r0, #8
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    5f60:	f000 f925 	bl	61ae <z_unpend_first_thread>
		if (pending_thread != NULL) {
    5f64:	2800      	cmp	r0, #0
    5f66:	d0ec      	beq.n	5f42 <k_mem_slab_free+0x1a>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    5f68:	682a      	ldr	r2, [r5, #0]
    5f6a:	2100      	movs	r1, #0
    5f6c:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    5f70:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    5f72:	f000 f881 	bl	6078 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    5f76:	4631      	mov	r1, r6
    5f78:	4638      	mov	r0, r7
    5f7a:	f7fe f935 	bl	41e8 <z_reschedule>
			return;
    5f7e:	e7ec      	b.n	5f5a <k_mem_slab_free+0x32>

00005f80 <setup_thread_stack>:
{
    5f80:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    5f82:	3207      	adds	r2, #7
    5f84:	f022 0207 	bic.w	r2, r2, #7
    5f88:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    5f8c:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
    5f90:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
    5f94:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
    5f98:	2200      	movs	r2, #0
    5f9a:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
}
    5f9e:	18c8      	adds	r0, r1, r3
    5fa0:	bc10      	pop	{r4}
    5fa2:	4770      	bx	lr

00005fa4 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    5fa4:	f3ef 8005 	mrs	r0, IPSR
}
    5fa8:	3800      	subs	r0, #0
    5faa:	bf18      	it	ne
    5fac:	2001      	movne	r0, #1
    5fae:	4770      	bx	lr

00005fb0 <z_impl_k_thread_start>:
{
    5fb0:	b508      	push	{r3, lr}
	z_sched_start(thread);
    5fb2:	f7fe fa43 	bl	443c <z_sched_start>
}
    5fb6:	bd08      	pop	{r3, pc}

00005fb8 <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
    5fb8:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
    5fba:	2400      	movs	r4, #0
    5fbc:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
    5fbe:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    5fc0:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
    5fc2:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
    5fc4:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
    5fc6:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
    5fc8:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
    5fca:	bc10      	pop	{r4}
    5fcc:	4770      	bx	lr

00005fce <z_pm_save_idle_exit>:
{
    5fce:	b508      	push	{r3, lr}
	pm_system_resume();
    5fd0:	f7fb f800 	bl	fd4 <pm_system_resume>
	sys_clock_idle_exit();
    5fd4:	f7ff fe9e 	bl	5d14 <sys_clock_idle_exit>
}
    5fd8:	bd08      	pop	{r3, pc}

00005fda <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
    5fda:	4288      	cmp	r0, r1
    5fdc:	da00      	bge.n	5fe0 <new_prio_for_inheritance+0x6>
    5fde:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    5fe0:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
    5fe4:	db01      	blt.n	5fea <new_prio_for_inheritance+0x10>
    5fe6:	4608      	mov	r0, r1
    5fe8:	4770      	bx	lr
    5fea:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
    5fee:	4770      	bx	lr

00005ff0 <adjust_owner_prio>:
{
    5ff0:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
    5ff2:	6880      	ldr	r0, [r0, #8]
    5ff4:	f990 300e 	ldrsb.w	r3, [r0, #14]
    5ff8:	428b      	cmp	r3, r1
    5ffa:	d101      	bne.n	6000 <adjust_owner_prio+0x10>
	return false;
    5ffc:	2000      	movs	r0, #0
}
    5ffe:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
    6000:	f7fe fa6a 	bl	44d8 <z_set_prio>
    6004:	e7fb      	b.n	5ffe <adjust_owner_prio+0xe>

00006006 <z_impl_k_mutex_init>:
{
    6006:	4603      	mov	r3, r0
	mutex->owner = NULL;
    6008:	2000      	movs	r0, #0
    600a:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
    600c:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
    600e:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
    6010:	605b      	str	r3, [r3, #4]
}
    6012:	4770      	bx	lr

00006014 <thread_active_elsewhere>:
}
    6014:	2000      	movs	r0, #0
    6016:	4770      	bx	lr

00006018 <pended_on_thread>:
}
    6018:	6880      	ldr	r0, [r0, #8]
    601a:	4770      	bx	lr

0000601c <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
    601c:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    6020:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
    6024:	4283      	cmp	r3, r0
    6026:	d001      	beq.n	602c <z_sched_prio_cmp+0x10>
		return b2 - b1;
    6028:	1ac0      	subs	r0, r0, r3
    602a:	4770      	bx	lr
	return 0;
    602c:	2000      	movs	r0, #0
}
    602e:	4770      	bx	lr

00006030 <z_reschedule_irqlock>:
{
    6030:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    6032:	4603      	mov	r3, r0
    6034:	b920      	cbnz	r0, 6040 <z_reschedule_irqlock+0x10>
    6036:	f3ef 8205 	mrs	r2, IPSR
    603a:	b942      	cbnz	r2, 604e <z_reschedule_irqlock+0x1e>
    603c:	2201      	movs	r2, #1
    603e:	e000      	b.n	6042 <z_reschedule_irqlock+0x12>
    6040:	2200      	movs	r2, #0
	if (resched(key)) {
    6042:	b932      	cbnz	r2, 6052 <z_reschedule_irqlock+0x22>
    6044:	f383 8811 	msr	BASEPRI, r3
    6048:	f3bf 8f6f 	isb	sy
}
    604c:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    604e:	2200      	movs	r2, #0
    6050:	e7f7      	b.n	6042 <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    6052:	4618      	mov	r0, r3
    6054:	f7fb fa26 	bl	14a4 <arch_swap>
	return ret;
    6058:	e7f8      	b.n	604c <z_reschedule_irqlock+0x1c>

0000605a <z_priq_dumb_remove>:
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    605a:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
    605c:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
    605e:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    6060:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6062:	2300      	movs	r3, #0
    6064:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    6066:	604b      	str	r3, [r1, #4]
}
    6068:	4770      	bx	lr

0000606a <z_priq_dumb_best>:
{
    606a:	4603      	mov	r3, r0
	return list->head == list;
    606c:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    606e:	4283      	cmp	r3, r0
    6070:	d000      	beq.n	6074 <z_priq_dumb_best+0xa>
}
    6072:	4770      	bx	lr
	struct k_thread *thread = NULL;
    6074:	2000      	movs	r0, #0
	return thread;
    6076:	e7fc      	b.n	6072 <z_priq_dumb_best+0x8>

00006078 <z_ready_thread>:
{
    6078:	b538      	push	{r3, r4, r5, lr}
    607a:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    607c:	2300      	movs	r3, #0
	__asm__ volatile(
    607e:	f04f 0220 	mov.w	r2, #32
    6082:	f3ef 8511 	mrs	r5, BASEPRI
    6086:	f382 8812 	msr	BASEPRI_MAX, r2
    608a:	f3bf 8f6f 	isb	sy
    608e:	e007      	b.n	60a0 <z_ready_thread+0x28>
			ready_thread(thread);
    6090:	4620      	mov	r0, r4
    6092:	f7fe f993 	bl	43bc <ready_thread>
	__asm__ volatile(
    6096:	f385 8811 	msr	BASEPRI, r5
    609a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    609e:	2301      	movs	r3, #1
    60a0:	b92b      	cbnz	r3, 60ae <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
    60a2:	4620      	mov	r0, r4
    60a4:	f7ff ffb6 	bl	6014 <thread_active_elsewhere>
    60a8:	2800      	cmp	r0, #0
    60aa:	d1f4      	bne.n	6096 <z_ready_thread+0x1e>
    60ac:	e7f0      	b.n	6090 <z_ready_thread+0x18>
}
    60ae:	bd38      	pop	{r3, r4, r5, pc}

000060b0 <z_thread_timeout>:
{
    60b0:	b570      	push	{r4, r5, r6, lr}
    60b2:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    60b4:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
    60b8:	2300      	movs	r3, #0
	__asm__ volatile(
    60ba:	f04f 0220 	mov.w	r2, #32
    60be:	f3ef 8611 	mrs	r6, BASEPRI
    60c2:	f382 8812 	msr	BASEPRI_MAX, r2
    60c6:	f3bf 8f6f 	isb	sy
    60ca:	e019      	b.n	6100 <z_thread_timeout+0x50>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    60cc:	4628      	mov	r0, r5
    60ce:	f7ff ffa3 	bl	6018 <pended_on_thread>
    60d2:	4629      	mov	r1, r5
    60d4:	f7ff ffc1 	bl	605a <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    60d8:	7b6b      	ldrb	r3, [r5, #13]
    60da:	f023 0302 	bic.w	r3, r3, #2
    60de:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    60e0:	2300      	movs	r3, #0
    60e2:	60ab      	str	r3, [r5, #8]
	thread->base.thread_state &= ~_THREAD_PRESTART;
    60e4:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    60e8:	f003 03eb 	and.w	r3, r3, #235	; 0xeb
    60ec:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    60f0:	4628      	mov	r0, r5
    60f2:	f7fe f963 	bl	43bc <ready_thread>
	__asm__ volatile(
    60f6:	f386 8811 	msr	BASEPRI, r6
    60fa:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    60fe:	2301      	movs	r3, #1
    6100:	b94b      	cbnz	r3, 6116 <z_thread_timeout+0x66>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    6102:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    6106:	f013 0f28 	tst.w	r3, #40	; 0x28
    610a:	d1f4      	bne.n	60f6 <z_thread_timeout+0x46>
			if (thread->base.pended_on != NULL) {
    610c:	f854 3c10 	ldr.w	r3, [r4, #-16]
    6110:	2b00      	cmp	r3, #0
    6112:	d1db      	bne.n	60cc <z_thread_timeout+0x1c>
    6114:	e7e6      	b.n	60e4 <z_thread_timeout+0x34>
}
    6116:	bd70      	pop	{r4, r5, r6, pc}

00006118 <add_to_waitq_locked>:
{
    6118:	b570      	push	{r4, r5, r6, lr}
    611a:	4605      	mov	r5, r0
    611c:	460e      	mov	r6, r1
	unready_thread(thread);
    611e:	f7fe f9ab 	bl	4478 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    6122:	7b6b      	ldrb	r3, [r5, #13]
    6124:	f043 0302 	orr.w	r3, r3, #2
    6128:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    612a:	b1b6      	cbz	r6, 615a <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
    612c:	60ae      	str	r6, [r5, #8]
	return list->head == list;
    612e:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6130:	42a6      	cmp	r6, r4
    6132:	d019      	beq.n	6168 <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6134:	b164      	cbz	r4, 6150 <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
    6136:	4621      	mov	r1, r4
    6138:	4628      	mov	r0, r5
    613a:	f7ff ff6f 	bl	601c <z_sched_prio_cmp>
    613e:	2800      	cmp	r0, #0
    6140:	dc0c      	bgt.n	615c <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6142:	b12c      	cbz	r4, 6150 <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
    6144:	6873      	ldr	r3, [r6, #4]
    6146:	429c      	cmp	r4, r3
    6148:	d002      	beq.n	6150 <add_to_waitq_locked+0x38>
    614a:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    614c:	2c00      	cmp	r4, #0
    614e:	d1f1      	bne.n	6134 <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
    6150:	6873      	ldr	r3, [r6, #4]
	node->next = list;
    6152:	602e      	str	r6, [r5, #0]
	node->prev = tail;
    6154:	606b      	str	r3, [r5, #4]
	tail->next = node;
    6156:	601d      	str	r5, [r3, #0]
	list->tail = node;
    6158:	6075      	str	r5, [r6, #4]
}
    615a:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
    615c:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    615e:	606b      	str	r3, [r5, #4]
	node->next = successor;
    6160:	602c      	str	r4, [r5, #0]
	prev->next = node;
    6162:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    6164:	6065      	str	r5, [r4, #4]
}
    6166:	e7f8      	b.n	615a <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6168:	2400      	movs	r4, #0
    616a:	e7e3      	b.n	6134 <add_to_waitq_locked+0x1c>

0000616c <pend>:
{
    616c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    6170:	4605      	mov	r5, r0
    6172:	460f      	mov	r7, r1
    6174:	4691      	mov	r9, r2
    6176:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
    6178:	2400      	movs	r4, #0
	__asm__ volatile(
    617a:	f04f 0320 	mov.w	r3, #32
    617e:	f3ef 8611 	mrs	r6, BASEPRI
    6182:	f383 8812 	msr	BASEPRI_MAX, r3
    6186:	f3bf 8f6f 	isb	sy
    618a:	b94c      	cbnz	r4, 61a0 <pend+0x34>
		add_to_waitq_locked(thread, wait_q);
    618c:	4639      	mov	r1, r7
    618e:	4628      	mov	r0, r5
    6190:	f7ff ffc2 	bl	6118 <add_to_waitq_locked>
	__asm__ volatile(
    6194:	f386 8811 	msr	BASEPRI, r6
    6198:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    619c:	2401      	movs	r4, #1
    619e:	e7f4      	b.n	618a <pend+0x1e>
	add_thread_timeout(thread, timeout);
    61a0:	464a      	mov	r2, r9
    61a2:	4643      	mov	r3, r8
    61a4:	4628      	mov	r0, r5
    61a6:	f7fd ffbd 	bl	4124 <add_thread_timeout>
}
    61aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000061ae <z_unpend_first_thread>:
{
    61ae:	b570      	push	{r4, r5, r6, lr}
    61b0:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    61b2:	2300      	movs	r3, #0
	__asm__ volatile(
    61b4:	f04f 0220 	mov.w	r2, #32
    61b8:	f3ef 8511 	mrs	r5, BASEPRI
    61bc:	f382 8812 	msr	BASEPRI_MAX, r2
    61c0:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
    61c4:	461c      	mov	r4, r3
    61c6:	e013      	b.n	61f0 <z_unpend_first_thread+0x42>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    61c8:	f7ff ff26 	bl	6018 <pended_on_thread>
    61cc:	4621      	mov	r1, r4
    61ce:	f7ff ff44 	bl	605a <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    61d2:	7b63      	ldrb	r3, [r4, #13]
    61d4:	f023 0302 	bic.w	r3, r3, #2
    61d8:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    61da:	2300      	movs	r3, #0
    61dc:	60a3      	str	r3, [r4, #8]
	return z_abort_timeout(&thread->base.timeout);
    61de:	f104 0018 	add.w	r0, r4, #24
    61e2:	f000 f82a 	bl	623a <z_abort_timeout>
	__asm__ volatile(
    61e6:	f385 8811 	msr	BASEPRI, r5
    61ea:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    61ee:	2301      	movs	r3, #1
    61f0:	b933      	cbnz	r3, 6200 <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
    61f2:	4630      	mov	r0, r6
    61f4:	f7ff ff39 	bl	606a <z_priq_dumb_best>
		if (thread != NULL) {
    61f8:	4604      	mov	r4, r0
    61fa:	2800      	cmp	r0, #0
    61fc:	d1e4      	bne.n	61c8 <z_unpend_first_thread+0x1a>
    61fe:	e7f2      	b.n	61e6 <z_unpend_first_thread+0x38>
}
    6200:	4620      	mov	r0, r4
    6202:	bd70      	pop	{r4, r5, r6, pc}

00006204 <init_ready_q>:
	sys_dlist_init(&rq->runq);
    6204:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
    6206:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
    6208:	6083      	str	r3, [r0, #8]
}
    620a:	4770      	bx	lr

0000620c <remove_timeout>:
{
    620c:	b538      	push	{r3, r4, r5, lr}
    620e:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    6210:	f7fe fb96 	bl	4940 <next>
    6214:	b148      	cbz	r0, 622a <remove_timeout+0x1e>
    6216:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
    6218:	6920      	ldr	r0, [r4, #16]
    621a:	6965      	ldr	r5, [r4, #20]
    621c:	6913      	ldr	r3, [r2, #16]
    621e:	6951      	ldr	r1, [r2, #20]
    6220:	181b      	adds	r3, r3, r0
    6222:	eb45 0101 	adc.w	r1, r5, r1
    6226:	6113      	str	r3, [r2, #16]
    6228:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
    622a:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    622c:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
    622e:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    6230:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6232:	2300      	movs	r3, #0
    6234:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    6236:	6063      	str	r3, [r4, #4]
}
    6238:	bd38      	pop	{r3, r4, r5, pc}

0000623a <z_abort_timeout>:
{
    623a:	b570      	push	{r4, r5, r6, lr}
    623c:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    623e:	2300      	movs	r3, #0
	__asm__ volatile(
    6240:	f04f 0220 	mov.w	r2, #32
    6244:	f3ef 8611 	mrs	r6, BASEPRI
    6248:	f382 8812 	msr	BASEPRI_MAX, r2
    624c:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    6250:	f06f 0015 	mvn.w	r0, #21
    6254:	e008      	b.n	6268 <z_abort_timeout+0x2e>
			remove_timeout(to);
    6256:	4620      	mov	r0, r4
    6258:	f7ff ffd8 	bl	620c <remove_timeout>
			ret = 0;
    625c:	4628      	mov	r0, r5
	__asm__ volatile(
    625e:	f386 8811 	msr	BASEPRI, r6
    6262:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    6266:	2301      	movs	r3, #1
    6268:	461d      	mov	r5, r3
    626a:	b91b      	cbnz	r3, 6274 <z_abort_timeout+0x3a>
	return node->next != NULL;
    626c:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    626e:	2b00      	cmp	r3, #0
    6270:	d1f1      	bne.n	6256 <z_abort_timeout+0x1c>
    6272:	e7f4      	b.n	625e <z_abort_timeout+0x24>
}
    6274:	bd70      	pop	{r4, r5, r6, pc}

00006276 <z_get_next_timeout_expiry>:
{
    6276:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
    6278:	2300      	movs	r3, #0
	__asm__ volatile(
    627a:	f04f 0220 	mov.w	r2, #32
    627e:	f3ef 8411 	mrs	r4, BASEPRI
    6282:	f382 8812 	msr	BASEPRI_MAX, r2
    6286:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
    628a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	LOCKED(&timeout_lock) {
    628e:	b93b      	cbnz	r3, 62a0 <z_get_next_timeout_expiry+0x2a>
		ret = next_timeout();
    6290:	f7fe fb6e 	bl	4970 <next_timeout>
	__asm__ volatile(
    6294:	f384 8811 	msr	BASEPRI, r4
    6298:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    629c:	2301      	movs	r3, #1
    629e:	e7f6      	b.n	628e <z_get_next_timeout_expiry+0x18>
}
    62a0:	bd10      	pop	{r4, pc}

000062a2 <z_set_timeout_expiry>:
{
    62a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    62a4:	4606      	mov	r6, r0
    62a6:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
    62a8:	2300      	movs	r3, #0
	__asm__ volatile(
    62aa:	f04f 0220 	mov.w	r2, #32
    62ae:	f3ef 8511 	mrs	r5, BASEPRI
    62b2:	f382 8812 	msr	BASEPRI_MAX, r2
    62b6:	f3bf 8f6f 	isb	sy
    62ba:	e00a      	b.n	62d2 <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
    62bc:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
    62be:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    62c2:	2801      	cmp	r0, #1
    62c4:	dd00      	ble.n	62c8 <z_set_timeout_expiry+0x26>
    62c6:	b97c      	cbnz	r4, 62e8 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
    62c8:	f385 8811 	msr	BASEPRI, r5
    62cc:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    62d0:	2301      	movs	r3, #1
    62d2:	461c      	mov	r4, r3
    62d4:	b97b      	cbnz	r3, 62f6 <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
    62d6:	f7fe fb4b 	bl	4970 <next_timeout>
			      || (ticks <= next_to);
    62da:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    62de:	d0ed      	beq.n	62bc <z_set_timeout_expiry+0x1a>
    62e0:	42b0      	cmp	r0, r6
    62e2:	dbec      	blt.n	62be <z_set_timeout_expiry+0x1c>
    62e4:	2401      	movs	r4, #1
    62e6:	e7ea      	b.n	62be <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    62e8:	4639      	mov	r1, r7
    62ea:	42b0      	cmp	r0, r6
    62ec:	bfa8      	it	ge
    62ee:	4630      	movge	r0, r6
    62f0:	f7fc fb84 	bl	29fc <sys_clock_set_timeout>
    62f4:	e7e8      	b.n	62c8 <z_set_timeout_expiry+0x26>
}
    62f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000062f8 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    62f8:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    62fa:	f7fe fc6b 	bl	4bd4 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    62fe:	bd08      	pop	{r3, pc}

00006300 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    6300:	b900      	cbnz	r0, 6304 <z_impl_k_busy_wait+0x4>
    6302:	4770      	bx	lr
{
    6304:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    6306:	f7fb fc47 	bl	1b98 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    630a:	bd08      	pop	{r3, pc}

0000630c <main>:
	return sys_clock_cycle_get_64();
}

static ALWAYS_INLINE void arch_nop(void)
{
	__asm__ volatile("nop");
    630c:	bf00      	nop

void __weak main(void)
{
	/* NOP default main() if the application does not provide one. */
	arch_nop();
}
    630e:	4770      	bx	lr

00006310 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    6310:	f7fc bc4c 	b.w	2bac <SystemInit>
