<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="255" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="114" />
   <name preferredWidth="242" />
   <export preferredWidth="157" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1938" height="1060" x="-9" y="-9" />
 <hdlexample language="VERILOG" />
 <generation
   path="C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/test_vga" />
</preferences>
