Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  3 05:16:19 2020
| Host         : DESKTOP-RF4TK3V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.244        0.000                      0                  211        0.261        0.000                      0                  211        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.244        0.000                      0                  211        0.261        0.000                      0                  211        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 bc0/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.056ns (30.247%)  route 2.435ns (69.753%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.552     5.136    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  bc0/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.657     6.249    bc0/M_ctr_q_reg[19]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.373 r  bc0/io_led_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.658     7.031    bc0/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.181 r  bc0/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     7.765    bc0/M_last_q_i_2_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.326     8.091 r  bc0/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.536     8.627    bc0/sel
    SLICE_X33Y53         FDRE                                         r  bc0/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.435    14.839    bc0/CLK
    SLICE_X33Y53         FDRE                                         r  bc0/M_ctr_q_reg[0]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.872    bc0/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 bc0/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.056ns (30.247%)  route 2.435ns (69.753%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.552     5.136    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  bc0/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.657     6.249    bc0/M_ctr_q_reg[19]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.373 r  bc0/io_led_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.658     7.031    bc0/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.181 r  bc0/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     7.765    bc0/M_last_q_i_2_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.326     8.091 r  bc0/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.536     8.627    bc0/sel
    SLICE_X33Y53         FDRE                                         r  bc0/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.435    14.839    bc0/CLK
    SLICE_X33Y53         FDRE                                         r  bc0/M_ctr_q_reg[1]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.872    bc0/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 bc0/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.056ns (30.247%)  route 2.435ns (69.753%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.552     5.136    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  bc0/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.657     6.249    bc0/M_ctr_q_reg[19]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.373 r  bc0/io_led_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.658     7.031    bc0/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.181 r  bc0/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     7.765    bc0/M_last_q_i_2_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.326     8.091 r  bc0/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.536     8.627    bc0/sel
    SLICE_X33Y53         FDRE                                         r  bc0/M_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.435    14.839    bc0/CLK
    SLICE_X33Y53         FDRE                                         r  bc0/M_ctr_q_reg[2]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.872    bc0/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 bc0/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.056ns (30.247%)  route 2.435ns (69.753%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.552     5.136    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  bc0/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.657     6.249    bc0/M_ctr_q_reg[19]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.373 r  bc0/io_led_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.658     7.031    bc0/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.181 r  bc0/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     7.765    bc0/M_last_q_i_2_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.326     8.091 r  bc0/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.536     8.627    bc0/sel
    SLICE_X33Y53         FDRE                                         r  bc0/M_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.435    14.839    bc0/CLK
    SLICE_X33Y53         FDRE                                         r  bc0/M_ctr_q_reg[3]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.872    bc0/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 bc0/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.056ns (30.408%)  route 2.417ns (69.592%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.552     5.136    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  bc0/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.657     6.249    bc0/M_ctr_q_reg[19]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.373 r  bc0/io_led_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.658     7.031    bc0/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.181 r  bc0/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     7.765    bc0/M_last_q_i_2_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.326     8.091 r  bc0/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.518     8.609    bc0/sel
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.435    14.839    bc0/CLK
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X33Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.872    bc0/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 bc0/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.056ns (30.408%)  route 2.417ns (69.592%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.552     5.136    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  bc0/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.657     6.249    bc0/M_ctr_q_reg[19]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.373 r  bc0/io_led_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.658     7.031    bc0/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.181 r  bc0/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     7.765    bc0/M_last_q_i_2_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.326     8.091 r  bc0/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.518     8.609    bc0/sel
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.435    14.839    bc0/CLK
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X33Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.872    bc0/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 bc0/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.056ns (30.408%)  route 2.417ns (69.592%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.552     5.136    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  bc0/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.657     6.249    bc0/M_ctr_q_reg[19]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.373 r  bc0/io_led_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.658     7.031    bc0/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.181 r  bc0/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     7.765    bc0/M_last_q_i_2_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.326     8.091 r  bc0/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.518     8.609    bc0/sel
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.435    14.839    bc0/CLK
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X33Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.872    bc0/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 bc0/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.056ns (30.408%)  route 2.417ns (69.592%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.552     5.136    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  bc0/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.657     6.249    bc0/M_ctr_q_reg[19]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.373 r  bc0/io_led_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.658     7.031    bc0/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.181 r  bc0/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     7.765    bc0/M_last_q_i_2_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.326     8.091 r  bc0/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.518     8.609    bc0/sel
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.435    14.839    bc0/CLK
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[15]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X33Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.872    bc0/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 bc0/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.056ns (30.476%)  route 2.409ns (69.524%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.552     5.136    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  bc0/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.657     6.249    bc0/M_ctr_q_reg[19]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.373 r  bc0/io_led_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.658     7.031    bc0/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.181 r  bc0/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     7.765    bc0/M_last_q_i_2_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.326     8.091 r  bc0/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.510     8.601    bc0/sel
    SLICE_X33Y55         FDRE                                         r  bc0/M_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.435    14.839    bc0/CLK
    SLICE_X33Y55         FDRE                                         r  bc0/M_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X33Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.872    bc0/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 bc0/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.056ns (30.476%)  route 2.409ns (69.524%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.552     5.136    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  bc0/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.657     6.249    bc0/M_ctr_q_reg[19]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.373 r  bc0/io_led_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.658     7.031    bc0/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X32Y56         LUT5 (Prop_lut5_I4_O)        0.150     7.181 r  bc0/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     7.765    bc0/M_last_q_i_2_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.326     8.091 r  bc0/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.510     8.601    bc0/sel
    SLICE_X33Y55         FDRE                                         r  bc0/M_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.435    14.839    bc0/CLK
    SLICE_X33Y55         FDRE                                         r  bc0/M_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X33Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.872    bc0/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bc0/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.560     1.504    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  bc0/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.117     1.762    bc0/M_ctr_q_reg[19]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  bc0/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    bc0/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.828     2.018    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X33Y57         FDRE (Hold_fdre_C_D)         0.105     1.609    bc0/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bc0/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.505    bc0/CLK
    SLICE_X33Y54         FDRE                                         r  bc0/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  bc0/M_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.117     1.763    bc0/M_ctr_q_reg[7]
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  bc0/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    bc0/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X33Y54         FDRE                                         r  bc0/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.829     2.019    bc0/CLK
    SLICE_X33Y54         FDRE                                         r  bc0/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.105     1.610    bc0/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sega/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sega/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.588     1.532    sega/ctr/CLK
    SLICE_X61Y63         FDRE                                         r  sega/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 f  sega/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.168     1.841    sega/ctr/M_ctr_q__0[0]
    SLICE_X61Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  sega/ctr/M_ctr_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.886    sega/ctr/M_ctr_d[0]
    SLICE_X61Y63         FDRE                                         r  sega/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.856     2.046    sega/ctr/CLK
    SLICE_X61Y63         FDRE                                         r  sega/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.091     1.623    sega/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 segc/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segc/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.535    segc/ctr/CLK
    SLICE_X63Y61         FDRE                                         r  segc/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  segc/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.168     1.844    segc/ctr/M_ctr_q__2[0]
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.889 r  segc/ctr/M_ctr_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.889    segc/ctr/M_ctr_d[0]
    SLICE_X63Y61         FDRE                                         r  segc/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.861     2.051    segc/ctr/CLK
    SLICE_X63Y61         FDRE                                         r  segc/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.091     1.626    segc/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bc0/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.505    bc0/CLK
    SLICE_X33Y55         FDRE                                         r  bc0/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  bc0/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.765    bc0/M_ctr_q_reg[11]
    SLICE_X33Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  bc0/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    bc0/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X33Y55         FDRE                                         r  bc0/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.829     2.019    bc0/CLK
    SLICE_X33Y55         FDRE                                         r  bc0/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.105     1.610    bc0/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bc0/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.505    bc0/CLK
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  bc0/M_ctr_q_reg[15]/Q
                         net (fo=3, routed)           0.119     1.765    bc0/M_ctr_q_reg[15]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  bc0/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    bc0/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.829     2.019    bc0/CLK
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.105     1.610    bc0/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segb/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segb/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.590     1.534    segb/ctr/CLK
    SLICE_X60Y61         FDRE                                         r  segb/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.698 f  segb/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.175     1.873    segb/ctr/M_ctr_q__1[0]
    SLICE_X60Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.918 r  segb/ctr/M_ctr_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.918    segb/ctr/M_ctr_d[0]
    SLICE_X60Y61         FDRE                                         r  segb/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.860     2.049    segb/ctr/CLK
    SLICE_X60Y61         FDRE                                         r  segb/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.120     1.654    segb/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bc0/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.505    bc0/CLK
    SLICE_X33Y53         FDRE                                         r  bc0/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  bc0/M_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.120     1.766    bc0/M_ctr_q_reg[3]
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  bc0/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.874    bc0/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X33Y53         FDRE                                         r  bc0/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.829     2.019    bc0/CLK
    SLICE_X33Y53         FDRE                                         r  bc0/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.105     1.610    bc0/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bc0/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.561     1.505    bc0/CLK
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  bc0/M_ctr_q_reg[12]/Q
                         net (fo=3, routed)           0.114     1.760    bc0/M_ctr_q_reg[12]
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  bc0/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    bc0/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.829     2.019    bc0/CLK
    SLICE_X33Y56         FDRE                                         r  bc0/M_ctr_q_reg[12]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X33Y56         FDRE (Hold_fdre_C_D)         0.105     1.610    bc0/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bc0/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.560     1.504    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  bc0/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.116     1.761    bc0/M_ctr_q_reg[16]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  bc0/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    bc0/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.828     2.018    bc0/CLK
    SLICE_X33Y57         FDRE                                         r  bc0/M_ctr_q_reg[16]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X33Y57         FDRE (Hold_fdre_C_D)         0.105     1.609    bc0/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y63   FSM_sequential_M_state_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y56   FSM_sequential_M_state_q_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y53   bc0/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y55   bc0/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y55   bc0/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y56   bc0/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y56   bc0/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y56   bc0/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y56   bc0/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   FSM_sequential_M_state_q_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y53   bc0/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y55   bc0/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y55   bc0/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y56   bc0/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y56   bc0/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y56   bc0/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y56   bc0/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y57   bc0/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y57   bc0/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   FSM_sequential_M_state_q_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y53   bc0/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y55   bc0/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y55   bc0/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y56   bc0/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y56   bc0/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y56   bc0/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y56   bc0/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y53   bc0/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y53   bc0/M_ctr_q_reg[2]/C



