/**
 * @file cs47l63_spec.h
 *
 * @brief Constants and Types from CS47L63 datasheet
 *
 * @copyright
 * Copyright (c) Cirrus Logic 2021 All Rights Reserved, http://www.cirrus.com/
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

#ifndef CS47L63_SPEC_H
#define CS47L63_SPEC_H

#ifdef __cplusplus
extern "C" {
#endif

/***********************************************************************************************************************
 * INCLUDES
 **********************************************************************************************************************/
#include <stdint.h>

/***********************************************************************************************************************
 * GENERIC ENUMS, STRUCTS, UNIONS, TYPEDEFS
 **********************************************************************************************************************/
/**
 * Generic Value-to-Code Encoding Data Structure
 */
struct cs47l63_register_encoding
{
    uint32_t value; ///< Real-world value needing to be encoded
    uint8_t code;   ///< Code corresponding to value
};

typedef union
{
    uint32_t word;

    struct {
        uint32_t halo_word    : 24;
        uint32_t reserved     : 8;
    };
} dsp_reg_t;

/***********************************************************************************************************************
 * LITERALS, CONSTANTS, MACROS, ENUMS, STRUCTS, UNIONS, TYPEDEFS
 **********************************************************************************************************************/
/**
 * @defgroup CS47L63_DATASHEET
 * @brief All stuff from the datasheet
 *
 * @{
 */

/*
 * Register values.
 */
#define CS47L63_DEVID                                        0x000000
#define CS47L63_REVID                                        0x000004
#define CS47L63_FABID                                        0x000008
#define CS47L63_RELID                                        0x00000C
#define CS47L63_OTPID                                        0x000010
#define CS47L63_SFT_RESET                                    0x000020
#define CS47L63_TEST_KEY_CTRL                                0x000030
#define CS47L63_USER_KEY_CTRL                                0x000034
#define CS47L63_CTRL_ASYNC0                                  0x000040
#define CS47L63_CTRL_ASYNC1                                  0x000044
#define CS47L63_CTRL_ASYNC2                                  0x000048
#define CS47L63_CTRL_ASYNC3                                  0x00004C
#define CS47L63_CTRL_IF_CONFIG1                              0x000080
#define CS47L63_CTRL_IF_STATUS1                              0x000084
#define CS47L63_CTRL_IF_STATUS2                              0x000088
#define CS47L63_CTRL_IF_CONFIG2                              0x000090
#define CS47L63_CTRL_IF_DEBUG1                               0x0000A0
#define CS47L63_CTRL_IF_DEBUG2                               0x0000A4
#define CS47L63_CTRL_IF_DEBUG3                               0x0000A8
#define CS47L63_CIF_MON1                                     0x0000C0
#define CS47L63_CIF_MON2                                     0x0000C4
#define CS47L63_CIF_MON_PADDR                                0x0000C8
#define CS47L63_CTRL_IF_SPARE1                               0x0000D4
#define CS47L63_CTRL_IF_I2C                                  0x0000D8
#define CS47L63_CTRL_IF_I2C_2_CONTROL                        0x0000E0
#define CS47L63_APB_MSTR_DSP_BRIDGE_ERR                      0x0000F4
#define CS47L63_CIF1_BRIDGE_ERR                              0x0000F8
#define CS47L63_CIF2_BRIDGE_ERR                              0x0000FC
#define CS47L63_OTP_CTRL0                                    0x000400
#define CS47L63_OTP_CTRL1                                    0x000404
#define CS47L63_OTP_CTRL3                                    0x000408
#define CS47L63_OTP_CTRL4                                    0x00040C
#define CS47L63_OTP_CTRL5                                    0x000410
#define CS47L63_OTP_CTRL6                                    0x000414
#define CS47L63_OTP_CTRL7                                    0x000418
#define CS47L63_OTP_CTRL8                                    0x00041C
#define CS47L63_MCU_CTRL0                                    0x000800
#define CS47L63_MCU_CTRL1                                    0x000804
#define CS47L63_MCU_CTRL2                                    0x000808
#define CS47L63_MCU_CTRL3                                    0x00080C
#define CS47L63_MCU_CTRL4                                    0x000810
#define CS47L63_MCU_CTRL5                                    0x000814
#define CS47L63_GPIO_STATUS1                                 0x000C00
#define CS47L63_GPIO1_CTRL1                                  0x000C08
#define CS47L63_GPIO2_CTRL1                                  0x000C0C
#define CS47L63_GPIO3_CTRL1                                  0x000C10
#define CS47L63_GPIO4_CTRL1                                  0x000C14
#define CS47L63_GPIO5_CTRL1                                  0x000C18
#define CS47L63_GPIO6_CTRL1                                  0x000C1C
#define CS47L63_GPIO7_CTRL1                                  0x000C20
#define CS47L63_GPIO8_CTRL1                                  0x000C24
#define CS47L63_GPIO9_CTRL1                                  0x000C28
#define CS47L63_GPIO10_CTRL1                                 0x000C2C
#define CS47L63_GPIO11_CTRL1                                 0x000C30
#define CS47L63_GPIO12_CTRL1                                 0x000C34
#define CS47L63_SPI1_CFG_1                                   0x001004
#define CS47L63_OUTPUT_SYS_CLK                               0x001020
#define CS47L63_OUTPUT_ASYNC_CLK                             0x001024
#define CS47L63_CLKGEN_PAD_CTRL                              0x001030
#define CS47L63_PDM_PAD_CTRL                                 0x001034
#define CS47L63_MISC_TST_CTRL1                               0x00103C
#define CS47L63_OUTPUT_DSP_CLK                               0x00104C
#define CS47L63_PAD_CTRL_SPARE                               0x001060
#define CS47L63_CLOCK32K                                     0x001400
#define CS47L63_SYSTEM_CLOCK1                                0x001404
#define CS47L63_SYSTEM_CLOCK2                                0x001408
#define CS47L63_SYSTEM_CLOCK3                                0x00140C
#define CS47L63_SYSTEM_CLOCK4                                0x001410
#define CS47L63_SYSTEM_CLOCK5                                0x001414
#define CS47L63_SYSTEM_CLOCK6                                0x001418
#define CS47L63_SYSTEM_CLOCK7                                0x00141C
#define CS47L63_SAMPLE_RATE1                                 0x001420
#define CS47L63_SAMPLE_RATE2                                 0x001424
#define CS47L63_SAMPLE_RATE3                                 0x001428
#define CS47L63_SAMPLE_RATE4                                 0x00142C
#define CS47L63_SAMPLE_RATE_STATUS1                          0x001440
#define CS47L63_SAMPLE_RATE_STATUS2                          0x001444
#define CS47L63_SAMPLE_RATE_STATUS3                          0x001448
#define CS47L63_SAMPLE_RATE_STATUS4                          0x00144C
#define CS47L63_ASYNC_CLOCK1                                 0x001460
#define CS47L63_ASYNC_CLOCK2                                 0x001464
#define CS47L63_ASYNC_CLOCK3                                 0x001468
#define CS47L63_ASYNC_CLOCK4                                 0x00146C
#define CS47L63_ASYNC_CLOCK5                                 0x001470
#define CS47L63_ASYNC_CLOCK6                                 0x001474
#define CS47L63_ASYNC_SAMPLE_RATE1                           0x001480
#define CS47L63_ASYNC_SAMPLE_RATE2                           0x001484
#define CS47L63_ASYNC_SAMPLE_RATE_STATUS1                    0x0014A0
#define CS47L63_ASYNC_SAMPLE_RATE_STATUS2                    0x0014A4
#define CS47L63_DSP_CLOCK1                                   0x001510
#define CS47L63_DSP_CLOCK2                                   0x001514
#define CS47L63_DSP_CLOCK3                                   0x00151C
#define CS47L63_DSP_CLOCK4                                   0x001520
#define CS47L63_DSP_CLOCK5                                   0x001524
#define CS47L63_DSP_CLOCK6                                   0x001528
#define CS47L63_RATE_ESTIMATOR1                              0x001530
#define CS47L63_RATE_ESTIMATOR2                              0x001534
#define CS47L63_RATE_ESTIMATOR3                              0x001538
#define CS47L63_RATE_ESTIMATOR4                              0x00153C
#define CS47L63_RATE_ESTIMATOR5                              0x001540
#define CS47L63_RATE_ESTIMATOR6                              0x001544
#define CS47L63_RATE_ESTIMATOR7                              0x001548
#define CS47L63_FLL1_CONTROL1                                0x001C00
#define CS47L63_FLL1_CONTROL2                                0x001C04
#define CS47L63_FLL1_CONTROL3                                0x001C08
#define CS47L63_FLL1_CONTROL4                                0x001C0C
#define CS47L63_FLL1_CONTROL5                                0x001C10
#define CS47L63_FLL1_CONTROL6                                0x001C14
#define CS47L63_FLL1_CONTROL7                                0x001C18
#define CS47L63_FLL1_DIGITAL_TEST1                           0x001C30
#define CS47L63_FLL1_DIGITAL_TEST2                           0x001C34
#define CS47L63_FLL1_DIGITAL_TEST3                           0x001C38
#define CS47L63_FLL1_DIGITAL_TEST4                           0x001C3C
#define CS47L63_FLL1_DIGITAL_TEST5                           0x001C40
#define CS47L63_FLL1_ANALOGUE_TEST1                          0x001C48
#define CS47L63_FLL1_GPIO_CLOCK                              0x001CA0
#define CS47L63_FLL2_CONTROL1                                0x001D00
#define CS47L63_FLL2_CONTROL2                                0x001D04
#define CS47L63_FLL2_CONTROL3                                0x001D08
#define CS47L63_FLL2_CONTROL4                                0x001D0C
#define CS47L63_FLL2_CONTROL5                                0x001D10
#define CS47L63_FLL2_CONTROL6                                0x001D14
#define CS47L63_FLL2_CONTROL7                                0x001D18
#define CS47L63_FLL2_DIGITAL_TEST1                           0x001D30
#define CS47L63_FLL2_DIGITAL_TEST2                           0x001D34
#define CS47L63_FLL2_DIGITAL_TEST3                           0x001D38
#define CS47L63_FLL2_DIGITAL_TEST4                           0x001D3C
#define CS47L63_FLL2_DIGITAL_TEST5                           0x001D40
#define CS47L63_FLL2_ANALOGUE_TEST1                          0x001D48
#define CS47L63_FLL2_GPIO_CLOCK                              0x001DA0
#define CS47L63_OTP_PROM                                     0x002404
#define CS47L63_LDO2_CTRL1                                   0x002408
#define CS47L63_MICBIAS_CTRL1                                0x002410
#define CS47L63_MICBIAS_CTRL5                                0x002418
#define CS47L63_MICBIAS_TST_CTRL1                            0x002420
#define CS47L63_MICBIAS_TST_CTRL4                            0x002424
#define CS47L63_MICBIAS_STATUS1                              0x002428
#define CS47L63_HP1L_CTRL                                    0x002430
#define CS47L63_HP_OCD_CTRL1                                 0x0024AC
#define CS47L63_HP_OCD_STAT1                                 0x0024B0
#define CS47L63_HP_OCD_TEST1                                 0x0024B4
#define CS47L63_HP_OCD_TEST2                                 0x0024B8
#define CS47L63_BANDGAP_CONTROL1                             0x002600
#define CS47L63_BANDGAP_CONTROL2                             0x002604
#define CS47L63_RCO_CTRL1                                    0x002620
#define CS47L63_RCO_CTRL2                                    0x002624
#define CS47L63_SUB_ANA_SPARE                                0x002670
#define CS47L63_ADC_TST1                                     0x002674
#define CS47L63_DAC_FILTP_CTRL                               0x002678
#define CS47L63_MICD_CLAMP_CONTROL                           0x002700
#define CS47L63_MICB_AOD_CTRL                                0x002708
#define CS47L63_IRQ1_CTRL_AOD                                0x002710
#define CS47L63_AOD_PAD_CTRL                                 0x002718
#define CS47L63_IRQ1_EINT_AOD                                0x002720
#define CS47L63_IRQ1_MASK_AOD                                0x002728
#define CS47L63_INPUT_CONTROL                                0x004000
#define CS47L63_INPUT_STATUS                                 0x004004
#define CS47L63_INPUT_RATE_CONTROL                           0x004008
#define CS47L63_INPUT_CONTROL2                               0x00400C
#define CS47L63_DMIC_TEST                                    0x004010
#define CS47L63_INPUT_CONTROL3                               0x004014
#define CS47L63_INPUT1_CONTROL1                              0x004020
#define CS47L63_IN1L_CONTROL1                                0x004024
#define CS47L63_IN1L_CONTROL2                                0x004028
#define CS47L63_IN1R_CONTROL1                                0x004044
#define CS47L63_IN1R_CONTROL2                                0x004048
#define CS47L63_INPUT2_CONTROL1                              0x004060
#define CS47L63_IN2L_CONTROL1                                0x004064
#define CS47L63_IN2L_CONTROL2                                0x004068
#define CS47L63_IN2R_CONTROL1                                0x004084
#define CS47L63_IN2R_CONTROL2                                0x004088
#define CS47L63_IN_SIG_DET_CONTROL                           0x004240
#define CS47L63_INPUT_HPF_CONTROL                            0x004244
#define CS47L63_INPUT_VOL_CONTROL                            0x004248
#define CS47L63_ANC_SRC                                      0x004280
#define CS47L63_ADC_ANA_CONTROL4                             0x0042BC
#define CS47L63_INPUT_DITH_CONTROL                           0x004400
#define CS47L63_IN1_CIC_TEST                                 0x004464
#define CS47L63_IN2_CIC_TEST                                 0x004468
#define CS47L63_INPUT_MIDMODE_CONTROL                        0x00449C
#define CS47L63_INPUT_TEST1                                  0x0044B0
#define CS47L63_INPUT_TEST2                                  0x0044B4
#define CS47L63_ADC_VCO_CAL1                                 0x0044C0
#define CS47L63_ADC_TEST1                                    0x0044C4
#define CS47L63_ADC_TEST2                                    0x0044C8
#define CS47L63_ADC_CAP_TRIM                                 0x0044CC
#define CS47L63_ADC1L_TRIM_RD                                0x0044D0
#define CS47L63_ADC1R_TRIM_RD                                0x0044D4
#define CS47L63_ADC2L_TRIM_RD                                0x0044D8
#define CS47L63_ADC2R_TRIM_RD                                0x0044DC
#define CS47L63_ADC_QUICK_CHARGE1                            0x0044F8
#define CS47L63_ADC_QUICK_CHARGE2                            0x0044FC
#define CS47L63_ADC_DAC_CONTROL                              0x004600
#define CS47L63_ADC_DITH_CONTROL                             0x004604
#define CS47L63_ADC_INTEG_CTRL                               0x004608
#define CS47L63_ADC_INTEG_STATUS                             0x00460C
#define CS47L63_ADC_VCO_CAL2                                 0x004610
#define CS47L63_ADC_VCO_CAL3                                 0x004614
#define CS47L63_ADC_VCO_CAL4                                 0x004618
#define CS47L63_ADC_VCO_TRIM1                                0x004620
#define CS47L63_ADC_VCO_COUNT1                               0x004624
#define CS47L63_ADC_VCO_TRIM2                                0x004628
#define CS47L63_ADC_VCO_COUNT2                               0x00462C
#define CS47L63_ADC_VCO_TRIM3                                0x004630
#define CS47L63_ADC_VCO_COUNT3                               0x004634
#define CS47L63_ADC_VCO_TRIM4                                0x004638
#define CS47L63_ADC_VCO_COUNT4                               0x00463C
#define CS47L63_ADC_VCO_CAL10                                0x004660
#define CS47L63_ADC_VCO_CAL11                                0x004664
#define CS47L63_ADC_VCO_CAL12                                0x004668
#define CS47L63_ADC_VCO_CAL13                                0x00466C
#define CS47L63_ADC_VCO_CAL14                                0x004670
#define CS47L63_ADC_TEST3                                    0x004680
#define CS47L63_ADC_TEST4                                    0x004684
#define CS47L63_ADC1L_ANA_CONTROL1                           0x004688
#define CS47L63_ADC1R_ANA_CONTROL1                           0x00468C
#define CS47L63_ADC2L_ANA_CONTROL1                           0x004690
#define CS47L63_ADC2R_ANA_CONTROL1                           0x004694
#define CS47L63_ADC1L_LP_CONTROL1                            0x0046A0
#define CS47L63_ADC1R_LP_CONTROL1                            0x0046A4
#define CS47L63_ADC2L_LP_CONTROL1                            0x0046A8
#define CS47L63_ADC2R_LP_CONTROL1                            0x0046AC
#define CS47L63_ADC_TEST5                                    0x0046C0
#define CS47L63_ADC_TEST6                                    0x0046C4
#define CS47L63_ADC_ANA_CONTROL1                             0x0046C8
#define CS47L63_ADC_ANA_CONTROL2                             0x0046CC
#define CS47L63_ADC_PGA_CONTROL1                             0x0046D0
#define CS47L63_ADC_PGA_TEST                                 0x0046D4
#define CS47L63_ADC_PGA_CONTROL2                             0x0046D8
#define CS47L63_ADC_ANA_CONTROL5                             0x0046DC
#define CS47L63_ADC_TEST7                                    0x0046E0
#define CS47L63_ADC1LLP_TRIM                                 0x0046F0
#define CS47L63_ADC1RLP_TRIM                                 0x0046F4
#define CS47L63_ADC2LLP_TRIM                                 0x0046F8
#define CS47L63_ADC2RLP_TRIM                                 0x0046FC
#define CS47L63_OUTPUT_ENABLE_1                              0x004804
#define CS47L63_OUTPUT_STATUS_1                              0x004808
#define CS47L63_OUTPUT_CONTROL_1                             0x00480C
#define CS47L63_OUTPUT_VOLUME_RAMP                           0x004810
#define CS47L63_OUT1L_ENABLE_1                               0x004814
#define CS47L63_OUT1L_VOLUME_1                               0x004818
#define CS47L63_OUT1L_VOLUME_2                               0x00481C
#define CS47L63_OUT1L_CONTROL_1                              0x004820
#define CS47L63_OUTPUT_AEC_ENABLE_1                          0x004A18
#define CS47L63_OUTPUT_AEC_STATUS_1                          0x004A1C
#define CS47L63_OUTPUT_AEC_CONTROL_1                         0x004A20
#define CS47L63_OUTPUT_NG_CONTROL_1                          0x004A24
#define CS47L63_OUTPUT_ANC_CTRL_1                            0x004A2C
#define CS47L63_OUTPUT_ANC_CTRL_2                            0x004A30
#define CS47L63_DAC_SR_DETECT                                0x004B00
#define CS47L63_DAC_TEST_CONTROL_2                           0x004B04
#define CS47L63_DAC_TEST_1                                   0x004B08
#define CS47L63_DAC_TEST_CONTROL_1                           0x004B20
#define CS47L63_OUTPUT_FILTER_CONTROL_1                      0x004B24
#define CS47L63_DAC_COMP_1                                   0x004B30
#define CS47L63_DAC_COMP_2                                   0x004B34
#define CS47L63_OUT1_COMP_COEFF                              0x004B3C
#define CS47L63_FRF_COEFF_1L_1                               0x004B60
#define CS47L63_FRF_COEFF_1L_2                               0x004B64
#define CS47L63_EDRE_ENABLE                                  0x004CA0
#define CS47L63_EDRE_MANUAL                                  0x004CA4
#define CS47L63_EDRE1_THRESH_1                               0x004CA8
#define CS47L63_EDRE_DEBOUNCE_1                              0x004CB0
#define CS47L63_EDRE_TEST_1                                  0x004CB4
#define CS47L63_EDRE_TEST_3                                  0x004CBC
#define CS47L63_DAC_BYP_TEST_1                               0x004D64
#define CS47L63_DAC_IF_CONTROL_1                             0x004D68
#define CS47L63_DAC_IF_CONTROL_2                             0x004D6C
#define CS47L63_DAC_IF_TEST_1                                0x004D70
#define CS47L63_DAC_IF_TRIM_1                                0x004D74
#define CS47L63_DAC_IF_CONTROL_3                             0x004D78
#define CS47L63_ASP1_ENABLES1                                0x006000
#define CS47L63_ASP1_CONTROL1                                0x006004
#define CS47L63_ASP1_CONTROL2                                0x006008
#define CS47L63_ASP1_CONTROL3                                0x00600C
#define CS47L63_ASP1_FRAME_CONTROL1                          0x006010
#define CS47L63_ASP1_FRAME_CONTROL2                          0x006014
#define CS47L63_ASP1_FRAME_CONTROL5                          0x006020
#define CS47L63_ASP1_FRAME_CONTROL6                          0x006024
#define CS47L63_ASP1_DATA_CONTROL1                           0x006030
#define CS47L63_ASP1_DATA_CONTROL5                           0x006040
#define CS47L63_ASP1_LATENCY1                                0x006050
#define CS47L63_ASP1_FSYNC_CONTROL1                          0x006060
#define CS47L63_ASP1_FSYNC_CONTROL2                          0x006064
#define CS47L63_ASP1_FSYNC_STATUS1                           0x006068
#define CS47L63_ASP1_TEST1                                   0x00606C
#define CS47L63_ASP1_CLOCK_OVD1                              0x006070
#define CS47L63_ASP2_ENABLES1                                0x006080
#define CS47L63_ASP2_CONTROL1                                0x006084
#define CS47L63_ASP2_CONTROL2                                0x006088
#define CS47L63_ASP2_CONTROL3                                0x00608C
#define CS47L63_ASP2_FRAME_CONTROL1                          0x006090
#define CS47L63_ASP2_FRAME_CONTROL5                          0x0060A0
#define CS47L63_ASP2_DATA_CONTROL1                           0x0060B0
#define CS47L63_ASP2_DATA_CONTROL5                           0x0060C0
#define CS47L63_ASP2_LATENCY1                                0x0060D0
#define CS47L63_ASP2_FSYNC_CONTROL1                          0x0060E0
#define CS47L63_ASP2_FSYNC_CONTROL2                          0x0060E4
#define CS47L63_ASP2_FSYNC_STATUS1                           0x0060E8
#define CS47L63_ASP2_TEST1                                   0x0060EC
#define CS47L63_ASP2_CLOCK_OVD1                              0x0060F0
#define CS47L63_MIXER_CLK_OVD                                0x008000
#define CS47L63_MIXER_BYPASS                                 0x008004
#define CS47L63_PWM1_INPUT1                                  0x008080
#define CS47L63_PWM1_INPUT2                                  0x008084
#define CS47L63_PWM1_INPUT3                                  0x008088
#define CS47L63_PWM1_INPUT4                                  0x00808C
#define CS47L63_PWM2_INPUT1                                  0x008090
#define CS47L63_PWM2_INPUT2                                  0x008094
#define CS47L63_PWM2_INPUT3                                  0x008098
#define CS47L63_PWM2_INPUT4                                  0x00809C
#define CS47L63_OUT1L_INPUT1                                 0x008100
#define CS47L63_OUT1L_INPUT2                                 0x008104
#define CS47L63_OUT1L_INPUT3                                 0x008108
#define CS47L63_OUT1L_INPUT4                                 0x00810C
#define CS47L63_ASP1TX1_INPUT1                               0x008200
#define CS47L63_ASP1TX1_INPUT2                               0x008204
#define CS47L63_ASP1TX1_INPUT3                               0x008208
#define CS47L63_ASP1TX1_INPUT4                               0x00820C
#define CS47L63_ASP1TX2_INPUT1                               0x008210
#define CS47L63_ASP1TX2_INPUT2                               0x008214
#define CS47L63_ASP1TX2_INPUT3                               0x008218
#define CS47L63_ASP1TX2_INPUT4                               0x00821C
#define CS47L63_ASP1TX3_INPUT1                               0x008220
#define CS47L63_ASP1TX3_INPUT2                               0x008224
#define CS47L63_ASP1TX3_INPUT3                               0x008228
#define CS47L63_ASP1TX3_INPUT4                               0x00822C
#define CS47L63_ASP1TX4_INPUT1                               0x008230
#define CS47L63_ASP1TX4_INPUT2                               0x008234
#define CS47L63_ASP1TX4_INPUT3                               0x008238
#define CS47L63_ASP1TX4_INPUT4                               0x00823C
#define CS47L63_ASP1TX5_INPUT1                               0x008240
#define CS47L63_ASP1TX5_INPUT2                               0x008244
#define CS47L63_ASP1TX5_INPUT3                               0x008248
#define CS47L63_ASP1TX5_INPUT4                               0x00824C
#define CS47L63_ASP1TX6_INPUT1                               0x008250
#define CS47L63_ASP1TX6_INPUT2                               0x008254
#define CS47L63_ASP1TX6_INPUT3                               0x008258
#define CS47L63_ASP1TX6_INPUT4                               0x00825C
#define CS47L63_ASP1TX7_INPUT1                               0x008260
#define CS47L63_ASP1TX7_INPUT2                               0x008264
#define CS47L63_ASP1TX7_INPUT3                               0x008268
#define CS47L63_ASP1TX7_INPUT4                               0x00826C
#define CS47L63_ASP1TX8_INPUT1                               0x008270
#define CS47L63_ASP1TX8_INPUT2                               0x008274
#define CS47L63_ASP1TX8_INPUT3                               0x008278
#define CS47L63_ASP1TX8_INPUT4                               0x00827C
#define CS47L63_ASP2TX1_INPUT1                               0x008300
#define CS47L63_ASP2TX1_INPUT2                               0x008304
#define CS47L63_ASP2TX1_INPUT3                               0x008308
#define CS47L63_ASP2TX1_INPUT4                               0x00830C
#define CS47L63_ASP2TX2_INPUT1                               0x008310
#define CS47L63_ASP2TX2_INPUT2                               0x008314
#define CS47L63_ASP2TX2_INPUT3                               0x008318
#define CS47L63_ASP2TX2_INPUT4                               0x00831C
#define CS47L63_ASP2TX3_INPUT1                               0x008320
#define CS47L63_ASP2TX3_INPUT2                               0x008324
#define CS47L63_ASP2TX3_INPUT3                               0x008328
#define CS47L63_ASP2TX3_INPUT4                               0x00832C
#define CS47L63_ASP2TX4_INPUT1                               0x008330
#define CS47L63_ASP2TX4_INPUT2                               0x008334
#define CS47L63_ASP2TX4_INPUT3                               0x008338
#define CS47L63_ASP2TX4_INPUT4                               0x00833C
#define CS47L63_ASRC1_IN1L_INPUT1                            0x008880
#define CS47L63_ASRC1_IN1R_INPUT1                            0x008890
#define CS47L63_ASRC1_IN2L_INPUT1                            0x0088A0
#define CS47L63_ASRC1_IN2R_INPUT1                            0x0088B0
#define CS47L63_LSRC2_INL_INPUT1                             0x0088C0
#define CS47L63_LSRC2_INR_INPUT1                             0x0088D0
#define CS47L63_LSRC3_INL_INPUT1                             0x008900
#define CS47L63_LSRC3_INR_INPUT1                             0x008910
#define CS47L63_ISRC1INT1_INPUT1                             0x008980
#define CS47L63_ISRC1INT2_INPUT1                             0x008990
#define CS47L63_ISRC1INT3_INPUT1                             0x0089A0
#define CS47L63_ISRC1INT4_INPUT1                             0x0089B0
#define CS47L63_ISRC1DEC1_INPUT1                             0x0089C0
#define CS47L63_ISRC1DEC2_INPUT1                             0x0089D0
#define CS47L63_ISRC1DEC3_INPUT1                             0x0089E0
#define CS47L63_ISRC1DEC4_INPUT1                             0x0089F0
#define CS47L63_ISRC2INT1_INPUT1                             0x008A00
#define CS47L63_ISRC2INT2_INPUT1                             0x008A10
#define CS47L63_ISRC2DEC1_INPUT1                             0x008A40
#define CS47L63_ISRC2DEC2_INPUT1                             0x008A50
#define CS47L63_ISRC3INT1_INPUT1                             0x008A80
#define CS47L63_ISRC3INT2_INPUT1                             0x008A90
#define CS47L63_ISRC3DEC1_INPUT1                             0x008AC0
#define CS47L63_ISRC3DEC2_INPUT1                             0x008AD0
#define CS47L63_EQ1_INPUT1                                   0x008B80
#define CS47L63_EQ1_INPUT2                                   0x008B84
#define CS47L63_EQ1_INPUT3                                   0x008B88
#define CS47L63_EQ1_INPUT4                                   0x008B8C
#define CS47L63_EQ2_INPUT1                                   0x008B90
#define CS47L63_EQ2_INPUT2                                   0x008B94
#define CS47L63_EQ2_INPUT3                                   0x008B98
#define CS47L63_EQ2_INPUT4                                   0x008B9C
#define CS47L63_EQ3_INPUT1                                   0x008BA0
#define CS47L63_EQ3_INPUT2                                   0x008BA4
#define CS47L63_EQ3_INPUT3                                   0x008BA8
#define CS47L63_EQ3_INPUT4                                   0x008BAC
#define CS47L63_EQ4_INPUT1                                   0x008BB0
#define CS47L63_EQ4_INPUT2                                   0x008BB4
#define CS47L63_EQ4_INPUT3                                   0x008BB8
#define CS47L63_EQ4_INPUT4                                   0x008BBC
#define CS47L63_DRC1L_INPUT1                                 0x008C00
#define CS47L63_DRC1L_INPUT2                                 0x008C04
#define CS47L63_DRC1L_INPUT3                                 0x008C08
#define CS47L63_DRC1L_INPUT4                                 0x008C0C
#define CS47L63_DRC1R_INPUT1                                 0x008C10
#define CS47L63_DRC1R_INPUT2                                 0x008C14
#define CS47L63_DRC1R_INPUT3                                 0x008C18
#define CS47L63_DRC1R_INPUT4                                 0x008C1C
#define CS47L63_DRC2L_INPUT1                                 0x008C20
#define CS47L63_DRC2L_INPUT2                                 0x008C24
#define CS47L63_DRC2L_INPUT3                                 0x008C28
#define CS47L63_DRC2L_INPUT4                                 0x008C2C
#define CS47L63_DRC2R_INPUT1                                 0x008C30
#define CS47L63_DRC2R_INPUT2                                 0x008C34
#define CS47L63_DRC2R_INPUT3                                 0x008C38
#define CS47L63_DRC2R_INPUT4                                 0x008C3C
#define CS47L63_LHPF1_INPUT1                                 0x008C80
#define CS47L63_LHPF1_INPUT2                                 0x008C84
#define CS47L63_LHPF1_INPUT3                                 0x008C88
#define CS47L63_LHPF1_INPUT4                                 0x008C8C
#define CS47L63_LHPF2_INPUT1                                 0x008C90
#define CS47L63_LHPF2_INPUT2                                 0x008C94
#define CS47L63_LHPF2_INPUT3                                 0x008C98
#define CS47L63_LHPF2_INPUT4                                 0x008C9C
#define CS47L63_LHPF3_INPUT1                                 0x008CA0
#define CS47L63_LHPF3_INPUT2                                 0x008CA4
#define CS47L63_LHPF3_INPUT3                                 0x008CA8
#define CS47L63_LHPF3_INPUT4                                 0x008CAC
#define CS47L63_LHPF4_INPUT1                                 0x008CB0
#define CS47L63_LHPF4_INPUT2                                 0x008CB4
#define CS47L63_LHPF4_INPUT3                                 0x008CB8
#define CS47L63_LHPF4_INPUT4                                 0x008CBC
#define CS47L63_DSP1RX1_INPUT1                               0x009000
#define CS47L63_DSP1RX1_INPUT2                               0x009004
#define CS47L63_DSP1RX1_INPUT3                               0x009008
#define CS47L63_DSP1RX1_INPUT4                               0x00900C
#define CS47L63_DSP1RX2_INPUT1                               0x009010
#define CS47L63_DSP1RX2_INPUT2                               0x009014
#define CS47L63_DSP1RX2_INPUT3                               0x009018
#define CS47L63_DSP1RX2_INPUT4                               0x00901C
#define CS47L63_DSP1RX3_INPUT1                               0x009020
#define CS47L63_DSP1RX3_INPUT2                               0x009024
#define CS47L63_DSP1RX3_INPUT3                               0x009028
#define CS47L63_DSP1RX3_INPUT4                               0x00902C
#define CS47L63_DSP1RX4_INPUT1                               0x009030
#define CS47L63_DSP1RX4_INPUT2                               0x009034
#define CS47L63_DSP1RX4_INPUT3                               0x009038
#define CS47L63_DSP1RX4_INPUT4                               0x00903C
#define CS47L63_DSP1RX5_INPUT1                               0x009040
#define CS47L63_DSP1RX5_INPUT2                               0x009044
#define CS47L63_DSP1RX5_INPUT3                               0x009048
#define CS47L63_DSP1RX5_INPUT4                               0x00904C
#define CS47L63_DSP1RX6_INPUT1                               0x009050
#define CS47L63_DSP1RX6_INPUT2                               0x009054
#define CS47L63_DSP1RX6_INPUT3                               0x009058
#define CS47L63_DSP1RX6_INPUT4                               0x00905C
#define CS47L63_DSP1RX7_INPUT1                               0x009060
#define CS47L63_DSP1RX7_INPUT2                               0x009064
#define CS47L63_DSP1RX7_INPUT3                               0x009068
#define CS47L63_DSP1RX7_INPUT4                               0x00906C
#define CS47L63_DSP1RX8_INPUT1                               0x009070
#define CS47L63_DSP1RX8_INPUT2                               0x009074
#define CS47L63_DSP1RX8_INPUT3                               0x009078
#define CS47L63_DSP1RX8_INPUT4                               0x00907C
#define CS47L63_ASRC1_ENABLE                                 0x00A000
#define CS47L63_ASRC1_STATUS                                 0x00A004
#define CS47L63_ASRC1_CONTROL1                               0x00A008
#define CS47L63_ASRC1_DEBUG1                                 0x00A040
#define CS47L63_ASRC1_DEBUG2                                 0x00A044
#define CS47L63_ASRC1_DEBUG3                                 0x00A048
#define CS47L63_ASRC1_DEBUG4                                 0x00A04C
#define CS47L63_LSRC2_ENABLE                                 0x00A080
#define CS47L63_LSRC2_CONTROL                                0x00A088
#define CS47L63_LSRC2_STATUS_REG0                            0x00A08C
#define CS47L63_LSRC2_TEST_REG0                              0x00A090
#define CS47L63_LSRC2_CONTROL2                               0x00A094
#define CS47L63_LSRC2_TEST_REG6                              0x00A098
#define CS47L63_LSRC2_TEST_REGA                              0x00A09C
#define CS47L63_LSRC2_TEST_REGE                              0x00A0A0
#define CS47L63_LSRC2_TEST_REG12                             0x00A0A4
#define CS47L63_LSRC2_TEST_REG1A                             0x00A0A8
#define CS47L63_LSRC3_ENABLE                                 0x00A100
#define CS47L63_LSRC3_CONTROL                                0x00A108
#define CS47L63_LSRC3_STATUS_REG0                            0x00A10C
#define CS47L63_LSRC3_TEST_REG0                              0x00A110
#define CS47L63_LSRC3_CONTROL2                               0x00A114
#define CS47L63_LSRC3_TEST_REG6                              0x00A118
#define CS47L63_LSRC3_TEST_REGA                              0x00A11C
#define CS47L63_LSRC3_TEST_REGE                              0x00A120
#define CS47L63_LSRC3_TEST_REG12                             0x00A124
#define CS47L63_LSRC3_TEST_REG1A                             0x00A128
#define CS47L63_ISRC1_CONTROL1                               0x00A400
#define CS47L63_ISRC1_CONTROL2                               0x00A404
#define CS47L63_ISRC1_DEBUG1                                 0x00A410
#define CS47L63_ISRC2_CONTROL1                               0x00A510
#define CS47L63_ISRC2_CONTROL2                               0x00A514
#define CS47L63_ISRC2_DEBUG1                                 0x00A520
#define CS47L63_ISRC3_CONTROL1                               0x00A620
#define CS47L63_ISRC3_CONTROL2                               0x00A624
#define CS47L63_ISRC3_DEBUG1                                 0x00A630
#define CS47L63_FX_SAMPLE_RATE                               0x00A800
#define CS47L63_FX_STATUS                                    0x00A804
#define CS47L63_EQ_CONTROL1                                  0x00A808
#define CS47L63_EQ_CONTROL2                                  0x00A80C
#define CS47L63_EQ1_GAIN1                                    0x00A810
#define CS47L63_EQ1_GAIN2                                    0x00A814
#define CS47L63_EQ1_BAND1_COEFF1                             0x00A818
#define CS47L63_EQ1_BAND1_COEFF2                             0x00A81C
#define CS47L63_EQ1_BAND1_PG                                 0x00A820
#define CS47L63_EQ1_BAND2_COEFF1                             0x00A824
#define CS47L63_EQ1_BAND2_COEFF2                             0x00A828
#define CS47L63_EQ1_BAND2_PG                                 0x00A82C
#define CS47L63_EQ1_BAND3_COEFF1                             0x00A830
#define CS47L63_EQ1_BAND3_COEFF2                             0x00A834
#define CS47L63_EQ1_BAND3_PG                                 0x00A838
#define CS47L63_EQ1_BAND4_COEFF1                             0x00A83C
#define CS47L63_EQ1_BAND4_COEFF2                             0x00A840
#define CS47L63_EQ1_BAND4_PG                                 0x00A844
#define CS47L63_EQ1_BAND5_COEFF1                             0x00A848
#define CS47L63_EQ1_BAND5_PG                                 0x00A850
#define CS47L63_EQ2_GAIN1                                    0x00A854
#define CS47L63_EQ2_GAIN2                                    0x00A858
#define CS47L63_EQ2_BAND1_COEFF1                             0x00A85C
#define CS47L63_EQ2_BAND1_COEFF2                             0x00A860
#define CS47L63_EQ2_BAND1_PG                                 0x00A864
#define CS47L63_EQ2_BAND2_COEFF1                             0x00A868
#define CS47L63_EQ2_BAND2_COEFF2                             0x00A86C
#define CS47L63_EQ2_BAND2_PG                                 0x00A870
#define CS47L63_EQ2_BAND3_COEFF1                             0x00A874
#define CS47L63_EQ2_BAND3_COEFF2                             0x00A878
#define CS47L63_EQ2_BAND3_PG                                 0x00A87C
#define CS47L63_EQ2_BAND4_COEFF1                             0x00A880
#define CS47L63_EQ2_BAND4_COEFF2                             0x00A884
#define CS47L63_EQ2_BAND4_PG                                 0x00A888
#define CS47L63_EQ2_BAND5_COEFF1                             0x00A88C
#define CS47L63_EQ2_BAND5_PG                                 0x00A894
#define CS47L63_EQ3_GAIN1                                    0x00A898
#define CS47L63_EQ3_GAIN2                                    0x00A89C
#define CS47L63_EQ3_BAND1_COEFF1                             0x00A8A0
#define CS47L63_EQ3_BAND1_COEFF2                             0x00A8A4
#define CS47L63_EQ3_BAND1_PG                                 0x00A8A8
#define CS47L63_EQ3_BAND2_COEFF1                             0x00A8AC
#define CS47L63_EQ3_BAND2_COEFF2                             0x00A8B0
#define CS47L63_EQ3_BAND2_PG                                 0x00A8B4
#define CS47L63_EQ3_BAND3_COEFF1                             0x00A8B8
#define CS47L63_EQ3_BAND3_COEFF2                             0x00A8BC
#define CS47L63_EQ3_BAND3_PG                                 0x00A8C0
#define CS47L63_EQ3_BAND4_COEFF1                             0x00A8C4
#define CS47L63_EQ3_BAND4_COEFF2                             0x00A8C8
#define CS47L63_EQ3_BAND4_PG                                 0x00A8CC
#define CS47L63_EQ3_BAND5_COEFF1                             0x00A8D0
#define CS47L63_EQ3_BAND5_PG                                 0x00A8D8
#define CS47L63_EQ4_GAIN1                                    0x00A8DC
#define CS47L63_EQ4_GAIN2                                    0x00A8E0
#define CS47L63_EQ4_BAND1_COEFF1                             0x00A8E4
#define CS47L63_EQ4_BAND1_COEFF2                             0x00A8E8
#define CS47L63_EQ4_BAND1_PG                                 0x00A8EC
#define CS47L63_EQ4_BAND2_COEFF1                             0x00A8F0
#define CS47L63_EQ4_BAND2_COEFF2                             0x00A8F4
#define CS47L63_EQ4_BAND2_PG                                 0x00A8F8
#define CS47L63_EQ4_BAND3_COEFF1                             0x00A8FC
#define CS47L63_EQ4_BAND3_COEFF2                             0x00A900
#define CS47L63_EQ4_BAND3_PG                                 0x00A904
#define CS47L63_EQ4_BAND4_COEFF1                             0x00A908
#define CS47L63_EQ4_BAND4_COEFF2                             0x00A90C
#define CS47L63_EQ4_BAND4_PG                                 0x00A910
#define CS47L63_EQ4_BAND5_COEFF1                             0x00A914
#define CS47L63_EQ4_BAND5_PG                                 0x00A91C
#define CS47L63_LHPF_CONTROL1                                0x00AA30
#define CS47L63_LHPF_CONTROL2                                0x00AA34
#define CS47L63_LHPF1_COEFF                                  0x00AA38
#define CS47L63_LHPF2_COEFF                                  0x00AA3C
#define CS47L63_LHPF3_COEFF                                  0x00AA40
#define CS47L63_LHPF4_COEFF                                  0x00AA44
#define CS47L63_FX_TEST                                      0x00AA60
#define CS47L63_DRC1_CONTROL1                                0x00AB00
#define CS47L63_DRC1_CONTROL2                                0x00AB04
#define CS47L63_DRC1_CONTROL3                                0x00AB08
#define CS47L63_DRC1_CONTROL4                                0x00AB0C
#define CS47L63_DRC1_CONTROL5                                0x00AB10
#define CS47L63_DRC2_CONTROL1                                0x00AB14
#define CS47L63_DRC2_CONTROL2                                0x00AB18
#define CS47L63_DRC2_CONTROL3                                0x00AB1C
#define CS47L63_DRC2_CONTROL4                                0x00AB20
#define CS47L63_DRC2_CONTROL5                                0x00AB24
#define CS47L63_TONE_GENERATOR1                              0x00B000
#define CS47L63_TONE_GENERATOR2                              0x00B004
#define CS47L63_TONE_GENERATOR3                              0x00B008
#define CS47L63_COMFORT_NOISE_GENERATOR                      0x00B400
#define CS47L63_PWM_DRIVE_1                                  0x00C000
#define CS47L63_PWM_DRIVE_2                                  0x00C004
#define CS47L63_PWM_DRIVE_3                                  0x00C008
#define CS47L63_ANC_CTRL_1                                   0x00C800
#define CS47L63_ANC_CTRL_2                                   0x00C804
#define CS47L63_ANC_CTRL_3                                   0x00C808
#define CS47L63_ANC_CTRL_4                                   0x00C900
#define CS47L63_ANC_CTRL_5                                   0x00C904
#define CS47L63_ANC_CTRL_6                                   0x00C908
#define CS47L63_ANC_CTRL_7                                   0x00C90C
#define CS47L63_ANC_CTRL_8                                   0x00C910
#define CS47L63_ANC_CTRL_9                                   0x00C914
#define CS47L63_ANC_CTRL_10                                  0x00C918
#define CS47L63_ANC_CTRL_11                                  0x00C91C
#define CS47L63_ANC_CTRL_12                                  0x00C920
#define CS47L63_ANC_CTRL_13                                  0x00C924
#define CS47L63_ANC_L_CTRL_1                                 0x00CA00
#define CS47L63_ANC_L_CTRL_2                                 0x00CA04
#define CS47L63_ANC_L_CTRL_3                                 0x00CA08
#define CS47L63_ANC_L_CTRL_4                                 0x00CA0C
#define CS47L63_ANC_L_CTRL_5                                 0x00CA10
#define CS47L63_ANC_L_CTRL_6                                 0x00CA14
#define CS47L63_ANC_L_CTRL_7                                 0x00CA18
#define CS47L63_ANC_L_CTRL_8                                 0x00CA1C
#define CS47L63_ANC_L_CTRL_9                                 0x00CA20
#define CS47L63_ANC_L_CTRL_10                                0x00CA24
#define CS47L63_ANC_L_CTRL_11                                0x00CA28
#define CS47L63_ANC_L_CTRL_12                                0x00CA2C
#define CS47L63_ANC_L_CTRL_13                                0x00CA30
#define CS47L63_ANC_L_CTRL_14                                0x00CA34
#define CS47L63_ANC_L_CTRL_15                                0x00CA38
#define CS47L63_ANC_L_CTRL_16                                0x00CA3C
#define CS47L63_ANC_L_CTRL_17                                0x00CA40
#define CS47L63_ANC_L_CTRL_18                                0x00CA44
#define CS47L63_ANC_L_CTRL_19                                0x00CA48
#define CS47L63_ANC_L_CTRL_20                                0x00CA4C
#define CS47L63_ANC_L_CTRL_21                                0x00CA50
#define CS47L63_ANC_L_CTRL_22                                0x00CA54
#define CS47L63_ANC_L_CTRL_23                                0x00CA58
#define CS47L63_ANC_L_CTRL_24                                0x00CA5C
#define CS47L63_ANC_L_CTRL_25                                0x00CA60
#define CS47L63_ANC_L_CTRL_26                                0x00CA64
#define CS47L63_ANC_L_CTRL_27                                0x00CA68
#define CS47L63_ANC_L_CTRL_28                                0x00CA6C
#define CS47L63_ANC_L_CTRL_29                                0x00CA70
#define CS47L63_ANC_L_CTRL_30                                0x00CA74
#define CS47L63_ANC_L_CTRL_31                                0x00CA78
#define CS47L63_ANC_L_CTRL_32                                0x00CA7C
#define CS47L63_ANC_L_CTRL_33                                0x00CA80
#define CS47L63_ANC_L_CTRL_34                                0x00CA84
#define CS47L63_ANC_L_CTRL_35                                0x00CA88
#define CS47L63_ANC_L_CTRL_36                                0x00CA8C
#define CS47L63_ANC_L_CTRL_37                                0x00CA90
#define CS47L63_ANC_L_CTRL_38                                0x00CA94
#define CS47L63_ANC_L_CTRL_39                                0x00CA98
#define CS47L63_ANC_L_CTRL_40                                0x00CA9C
#define CS47L63_ANC_L_CTRL_41                                0x00CAA0
#define CS47L63_ANC_L_CTRL_42                                0x00CAA4
#define CS47L63_ANC_L_CTRL_43                                0x00CAA8
#define CS47L63_ANC_L_CTRL_44                                0x00CAAC
#define CS47L63_ANC_L_CTRL_45                                0x00CAB0
#define CS47L63_ANC_L_CTRL_46                                0x00CAB4
#define CS47L63_ANC_L_CTRL_47                                0x00CAB8
#define CS47L63_ANC_L_CTRL_48                                0x00CABC
#define CS47L63_ANC_L_CTRL_49                                0x00CAC0
#define CS47L63_ANC_L_CTRL_50                                0x00CAC4
#define CS47L63_ANC_L_CTRL_51                                0x00CAC8
#define CS47L63_ANC_L_CTRL_52                                0x00CACC
#define CS47L63_ANC_L_CTRL_53                                0x00CAD0
#define CS47L63_ANC_L_CTRL_54                                0x00CAD4
#define CS47L63_ANC_L_CTRL_55                                0x00CAD8
#define CS47L63_ANC_L_CTRL_56                                0x00CADC
#define CS47L63_ANC_L_CTRL_57                                0x00CAE0
#define CS47L63_ANC_L_CTRL_58                                0x00CAE4
#define CS47L63_ANC_L_CTRL_59                                0x00CAE8
#define CS47L63_ANC_L_CTRL_60                                0x00CAEC
#define CS47L63_ANC_L_CTRL_61                                0x00CAF0
#define CS47L63_ANC_L_CTRL_DEBUG                             0x00CAF4
#define CS47L63_ANC_L_CTRL_62                                0x00CAF8
#define CS47L63_ANC_L_CTRL_63                                0x00CAFC
#define CS47L63_ANC_L_CTRL_64                                0x00CB00
#define CS47L63_ANC_L_CTRL_65                                0x00CB04
#define CS47L63_ANC_L_CTRL_66                                0x00CB08
#define CS47L63_ANC_L_FF_IIR_CONTROL                         0x00CD20
#define CS47L63_ANC_L_FF_IIR_COEFF_UPDATE                    0x00CD24
#define CS47L63_ANC_L_FF_IIR1_B0                             0x00CD2C
#define CS47L63_ANC_L_FF_IIR1_B1                             0x00CD30
#define CS47L63_ANC_L_FF_IIR1_B2                             0x00CD34
#define CS47L63_ANC_L_FF_IIR1_A1                             0x00CD38
#define CS47L63_ANC_L_FF_IIR1_A2                             0x00CD3C
#define CS47L63_ANC_L_FF_IIR2_B0                             0x00CD4C
#define CS47L63_ANC_L_FF_IIR2_B1                             0x00CD50
#define CS47L63_ANC_L_FF_IIR2_B2                             0x00CD54
#define CS47L63_ANC_L_FF_IIR2_A1                             0x00CD58
#define CS47L63_ANC_L_FF_IIR2_A2                             0x00CD5C
#define CS47L63_ANC_L_FILT_DEBUG                             0x00CD68
#define CS47L63_BISR_CTRL                                    0x016C00
#define CS47L63_BISR_WR_ADDR_OFFSET                          0x016C04
#define CS47L63_BISR_RD_ADDR_OFFSET                          0x016C08
#define CS47L63_DSP1_CTRL_SETUP                              0x017008
#define CS47L63_DSP1_XM_SRAM_IBUS_SETUP_0                    0x01700C
#define CS47L63_DSP1_XM_SRAM_IBUS_SETUP_1                    0x017010
#define CS47L63_DSP1_XM_SRAM_IBUS_SETUP_2                    0x017014
#define CS47L63_DSP1_XM_SRAM_IBUS_SETUP_3                    0x017018
#define CS47L63_DSP1_XM_SRAM_IBUS_SETUP_4                    0x01701C
#define CS47L63_DSP1_XM_SRAM_IBUS_SETUP_5                    0x017020
#define CS47L63_DSP1_XM_SRAM_IBUS_SETUP_6                    0x017024
#define CS47L63_DSP1_XM_SRAM_IBUS_SETUP_7                    0x017028
#define CS47L63_DSP1_XM_SRAM_IBUS_SETUP_8                    0x01702C
#define CS47L63_DSP1_XM_SRAM_IBUS_SETUP_9                    0x017030
#define CS47L63_DSP1_XM_SRAM_IBUS_SETUP_10                   0x017034
#define CS47L63_DSP1_XM_SRAM_IBUS_SETUP_11                   0x017038
#define CS47L63_DSP1_YM_SRAM_IBUS_SETUP_0                    0x01703C
#define CS47L63_DSP1_YM_SRAM_IBUS_SETUP_1                    0x017040
#define CS47L63_DSP1_YM_SRAM_IBUS_SETUP_2                    0x017044
#define CS47L63_DSP1_YM_SRAM_IBUS_SETUP_3                    0x017048
#define CS47L63_DSP1_YM_SRAM_IBUS_SETUP_4                    0x01704C
#define CS47L63_DSP1_YM_SRAM_IBUS_SETUP_5                    0x017050
#define CS47L63_DSP1_YM_SRAM_IBUS_SETUP_6                    0x017054
#define CS47L63_DSP1_PM_SRAM_IBUS_SETUP_0                    0x017058
#define CS47L63_DSP1_PM_SRAM_IBUS_SETUP_1                    0x01705C
#define CS47L63_DSP1_PM_SRAM_IBUS_SETUP_2                    0x017060
#define CS47L63_DSP1_PM_SRAM_IBUS_SETUP_3                    0x017064
#define CS47L63_DSP1_PM_SRAM_IBUS_SETUP_4                    0x017068
#define CS47L63_DSP1_PM_SRAM_IBUS_SETUP_5                    0x01706C
#define CS47L63_DEV_ID_OVD                                   0x017500
#define CS47L63_DEV_ID                                       0x017504
#define CS47L63_REV_ID                                       0x017508
#define CS47L63_FAB_ID                                       0x01750C
#define CS47L63_REL_ID                                       0x017510
#define CS47L63_SLIM_MANU_ID                                 0x017514
#define CS47L63_SW_MANU_ID                                   0x017518
#define CS47L63_PRODUCT_ID                                   0x01751C
#define CS47L63_DSP_STREAM_ARB_RESYNC_CTRL                   0x017530
#define CS47L63_DIE_STS1                                     0x017540
#define CS47L63_DIE_STS2                                     0x017544
#define CS47L63_DVS_STS                                      0x017548
#define CS47L63_GPIO_DEBUG_CTRL                              0x017550
#define CS47L63_FLL_DSP_CTRL                                 0x017560
#define CS47L63_CHIP_SPEC_SPARE                              0x017570
#define CS47L63_CIF_PAD_CTRL1                                0x017580
#define CS47L63_CIF_PAD_DBG1                                 0x017584
#define CS47L63_IRQ1_CFG                                     0x018000
#define CS47L63_IRQ1_STATUS                                  0x018004
#define CS47L63_IRQ1_EINT_1                                  0x018010
#define CS47L63_IRQ1_EINT_2                                  0x018014
#define CS47L63_IRQ1_EINT_3                                  0x018018
#define CS47L63_IRQ1_EINT_5                                  0x018020
#define CS47L63_IRQ1_EINT_6                                  0x018024
#define CS47L63_IRQ1_EINT_7                                  0x018028
#define CS47L63_IRQ1_EINT_9                                  0x018030
#define CS47L63_IRQ1_EINT_10                                 0x018034
#define CS47L63_IRQ1_EINT_11                                 0x018038
#define CS47L63_IRQ1_EINT_12                                 0x01803C
#define CS47L63_IRQ1_EINT_13                                 0x018040
#define CS47L63_IRQ1_EINT_14                                 0x018044
#define CS47L63_IRQ1_EINT_15                                 0x018048
#define CS47L63_IRQ1_EINT_17                                 0x018050
#define CS47L63_IRQ1_EINT_18                                 0x018054
#define CS47L63_IRQ1_STS_1                                   0x018090
#define CS47L63_IRQ1_STS_2                                   0x018094
#define CS47L63_IRQ1_STS_3                                   0x018098
#define CS47L63_IRQ1_STS_5                                   0x0180A0
#define CS47L63_IRQ1_STS_6                                   0x0180A4
#define CS47L63_IRQ1_STS_7                                   0x0180A8
#define CS47L63_IRQ1_STS_9                                   0x0180B0
#define CS47L63_IRQ1_STS_10                                  0x0180B4
#define CS47L63_IRQ1_STS_11                                  0x0180B8
#define CS47L63_IRQ1_STS_12                                  0x0180BC
#define CS47L63_IRQ1_STS_13                                  0x0180C0
#define CS47L63_IRQ1_STS_14                                  0x0180C4
#define CS47L63_IRQ1_STS_15                                  0x0180C8
#define CS47L63_IRQ1_STS_17                                  0x0180D0
#define CS47L63_IRQ1_MASK_1                                  0x018110
#define CS47L63_IRQ1_MASK_2                                  0x018114
#define CS47L63_IRQ1_MASK_3                                  0x018118
#define CS47L63_IRQ1_MASK_5                                  0x018120
#define CS47L63_IRQ1_MASK_6                                  0x018124
#define CS47L63_IRQ1_MASK_7                                  0x018128
#define CS47L63_IRQ1_MASK_9                                  0x018130
#define CS47L63_IRQ1_MASK_10                                 0x018134
#define CS47L63_IRQ1_MASK_11                                 0x018138
#define CS47L63_IRQ1_MASK_12                                 0x01813C
#define CS47L63_IRQ1_MASK_13                                 0x018140
#define CS47L63_IRQ1_MASK_14                                 0x018144
#define CS47L63_IRQ1_MASK_15                                 0x018148
#define CS47L63_IRQ1_MASK_17                                 0x018150
#define CS47L63_IRQ1_MASK_18                                 0x018154
#define CS47L63_IRQ1_EDGE_11                                 0x018238
#define CS47L63_IRQ1_EDGE_17                                 0x018250
#define CS47L63_IRQ3_CFG                                     0x018800
#define CS47L63_IRQ3_STATUS                                  0x018804
#define CS47L63_IRQ3_EINT_1                                  0x018810
#define CS47L63_IRQ3_EINT_2                                  0x018814
#define CS47L63_IRQ3_STS_1                                   0x018820
#define CS47L63_IRQ3_STS_2                                   0x018824
#define CS47L63_IRQ3_MASK_1                                  0x018830
#define CS47L63_IRQ3_MASK_2                                  0x018834
#define CS47L63_DSP1_XMEM_PACKED_0                          0x2000000
#define CS47L63_DSP1_XMEM_PACKED_1                          0x2000004
#define CS47L63_DSP1_XMEM_PACKED_2                          0x2000008
#define CS47L63_DSP1_XMEM_PACKED_67578                      0x2041FE8
#define CS47L63_DSP1_XMEM_PACKED_67579                      0x2041FEC
#define CS47L63_DSP1_XMEM_PACKED_67580                      0x2041FF0
#define CS47L63_DSP1_XMEM_UNPACKED32_0                      0x2400000
#define CS47L63_DSP1_XMEM_UNPACKED32_1                      0x2400004
#define CS47L63_DSP1_XMEM_UNPACKED32_45053                  0x242BFF4
#define CS47L63_DSP1_XMEM_UNPACKED32_45054                  0x242BFF8
#define CS47L63_DSP1_TIMESTAMP_COUNT                        0x25C0800
#define CS47L63_DSP1_SYS_INFO_ID                            0x25E0000
#define CS47L63_DSP1_SYS_INFO_VERSION                       0x25E0004
#define CS47L63_DSP1_SYS_INFO_CORE_ID                       0x25E0008
#define CS47L63_DSP1_SYS_INFO_AHB_ADDR                      0x25E000C
#define CS47L63_DSP1_SYS_INFO_XM_SRAM_SIZE                  0x25E0010
#define CS47L63_DSP1_SYS_INFO_YM_SRAM_SIZE                  0x25E0018
#define CS47L63_DSP1_SYS_INFO_PM_SRAM_SIZE                  0x25E0020
#define CS47L63_DSP1_SYS_INFO_PM_BOOT_SIZE                  0x25E0028
#define CS47L63_DSP1_SYS_INFO_FEATURES                      0x25E002C
#define CS47L63_DSP1_SYS_INFO_FIR_FILTERS                   0x25E0030
#define CS47L63_DSP1_SYS_INFO_LMS_FILTERS                   0x25E0034
#define CS47L63_DSP1_SYS_INFO_XM_BANK_SIZE                  0x25E0038
#define CS47L63_DSP1_SYS_INFO_YM_BANK_SIZE                  0x25E003C
#define CS47L63_DSP1_SYS_INFO_PM_BANK_SIZE                  0x25E0040
#define CS47L63_DSP1_AHBM_WINDOW0_CONTROL_0                 0x25E2000
#define CS47L63_DSP1_AHBM_WINDOW0_CONTROL_1                 0x25E2004
#define CS47L63_DSP1_AHBM_WINDOW1_CONTROL_0                 0x25E2008
#define CS47L63_DSP1_AHBM_WINDOW1_CONTROL_1                 0x25E200C
#define CS47L63_DSP1_AHBM_WINDOW2_CONTROL_0                 0x25E2010
#define CS47L63_DSP1_AHBM_WINDOW2_CONTROL_1                 0x25E2014
#define CS47L63_DSP1_AHBM_WINDOW3_CONTROL_0                 0x25E2018
#define CS47L63_DSP1_AHBM_WINDOW3_CONTROL_1                 0x25E201C
#define CS47L63_DSP1_AHBM_WINDOW4_CONTROL_0                 0x25E2020
#define CS47L63_DSP1_AHBM_WINDOW4_CONTROL_1                 0x25E2024
#define CS47L63_DSP1_AHBM_WINDOW5_CONTROL_0                 0x25E2028
#define CS47L63_DSP1_AHBM_WINDOW5_CONTROL_1                 0x25E202C
#define CS47L63_DSP1_AHBM_WINDOW6_CONTROL_0                 0x25E2030
#define CS47L63_DSP1_AHBM_WINDOW6_CONTROL_1                 0x25E2034
#define CS47L63_DSP1_AHBM_WINDOW7_CONTROL_0                 0x25E2038
#define CS47L63_DSP1_AHBM_WINDOW7_CONTROL_1                 0x25E203C
#define CS47L63_DSP1_AHBM_WINDOW_DEBUG_0                    0x25E2040
#define CS47L63_DSP1_AHBM_WINDOW_DEBUG_1                    0x25E2044
#define CS47L63_DSP1_XMEM_UNPACKED24_0                      0x2800000
#define CS47L63_DSP1_XMEM_UNPACKED24_1                      0x2800004
#define CS47L63_DSP1_XMEM_UNPACKED24_2                      0x2800008
#define CS47L63_DSP1_XMEM_UNPACKED24_3                      0x280000C
#define CS47L63_DSP1_XMEM_UNPACKED24_90106                  0x2857FE8
#define CS47L63_DSP1_XMEM_UNPACKED24_90107                  0x2857FEC
#define CS47L63_DSP1_XMEM_UNPACKED24_90108                  0x2857FF0
#define CS47L63_DSP1_XMEM_UNPACKED24_90109                  0x2857FF4
#define CS47L63_DSP1_CLOCK_FREQ                             0x2B80000
#define CS47L63_DSP1_CLOCK_STATUS                           0x2B80008
#define CS47L63_DSP1_CORE_SOFT_RESET                        0x2B80010
#define CS47L63_DSP1_DEBUG                                  0x2B80040
#define CS47L63_DSP1_TIMER_CONTROL                          0x2B80048
#define CS47L63_DSP1_STREAM_ARB_CONTROL                     0x2B80050
#define CS47L63_DSP1_SAMPLE_RATE_RX1                        0x2B80080
#define CS47L63_DSP1_SAMPLE_RATE_RX2                        0x2B80088
#define CS47L63_DSP1_SAMPLE_RATE_RX3                        0x2B80090
#define CS47L63_DSP1_SAMPLE_RATE_RX4                        0x2B80098
#define CS47L63_DSP1_SAMPLE_RATE_RX5                        0x2B800A0
#define CS47L63_DSP1_SAMPLE_RATE_RX6                        0x2B800A8
#define CS47L63_DSP1_SAMPLE_RATE_RX7                        0x2B800B0
#define CS47L63_DSP1_SAMPLE_RATE_RX8                        0x2B800B8
#define CS47L63_DSP1_SAMPLE_RATE_TX1                        0x2B80280
#define CS47L63_DSP1_SAMPLE_RATE_TX2                        0x2B80288
#define CS47L63_DSP1_SAMPLE_RATE_TX3                        0x2B80290
#define CS47L63_DSP1_SAMPLE_RATE_TX4                        0x2B80298
#define CS47L63_DSP1_SAMPLE_RATE_TX5                        0x2B802A0
#define CS47L63_DSP1_SAMPLE_RATE_TX6                        0x2B802A8
#define CS47L63_DSP1_SAMPLE_RATE_TX7                        0x2B802B0
#define CS47L63_DSP1_SAMPLE_RATE_TX8                        0x2B802B8
#define CS47L63_DSP1_NMI_CONTROL1                           0x2B80480
#define CS47L63_DSP1_NMI_CONTROL2                           0x2B80488
#define CS47L63_DSP1_NMI_CONTROL3                           0x2B80490
#define CS47L63_DSP1_NMI_CONTROL4                           0x2B80498
#define CS47L63_DSP1_NMI_CONTROL5                           0x2B804A0
#define CS47L63_DSP1_NMI_CONTROL6                           0x2B804A8
#define CS47L63_DSP1_NMI_CONTROL7                           0x2B804B0
#define CS47L63_DSP1_NMI_CONTROL8                           0x2B804B8
#define CS47L63_DSP1_RESUME_CONTROL                         0x2B80500
#define CS47L63_DSP1_IRQ1_CONTROL                           0x2B80508
#define CS47L63_DSP1_IRQ2_CONTROL                           0x2B80510
#define CS47L63_DSP1_IRQ3_CONTROL                           0x2B80518
#define CS47L63_DSP1_IRQ4_CONTROL                           0x2B80520
#define CS47L63_DSP1_IRQ5_CONTROL                           0x2B80528
#define CS47L63_DSP1_IRQ6_CONTROL                           0x2B80530
#define CS47L63_DSP1_IRQ7_CONTROL                           0x2B80538
#define CS47L63_DSP1_IRQ8_CONTROL                           0x2B80540
#define CS47L63_DSP1_IRQ9_CONTROL                           0x2B80548
#define CS47L63_DSP1_IRQ10_CONTROL                          0x2B80550
#define CS47L63_DSP1_IRQ11_CONTROL                          0x2B80558
#define CS47L63_DSP1_IRQ12_CONTROL                          0x2B80560
#define CS47L63_DSP1_IRQ13_CONTROL                          0x2B80568
#define CS47L63_DSP1_IRQ14_CONTROL                          0x2B80570
#define CS47L63_DSP1_IRQ15_CONTROL                          0x2B80578
#define CS47L63_DSP1_IRQ16_CONTROL                          0x2B80580
#define CS47L63_DSP1_IRQ17_CONTROL                          0x2B80588
#define CS47L63_DSP1_IRQ18_CONTROL                          0x2B80590
#define CS47L63_DSP1_IRQ19_CONTROL                          0x2B80598
#define CS47L63_DSP1_IRQ20_CONTROL                          0x2B805A0
#define CS47L63_DSP1_IRQ21_CONTROL                          0x2B805A8
#define CS47L63_DSP1_IRQ22_CONTROL                          0x2B805B0
#define CS47L63_DSP1_IRQ23_CONTROL                          0x2B805B8
#define CS47L63_DSP1_SCRATCH1                               0x2B805C0
#define CS47L63_DSP1_SCRATCH2                               0x2B805C8
#define CS47L63_DSP1_SCRATCH3                               0x2B805D0
#define CS47L63_DSP1_SCRATCH4                               0x2B805D8
#define CS47L63_DSP1_CCM_CORE_CONTROL                       0x2BC1000
#define CS47L63_DSP1_CCM_CLK_OVERRIDE                       0x2BC1008
#define CS47L63_DSP1_MPU_XMEM_ACCESS_0                      0x2BC3000
#define CS47L63_DSP1_MPU_YMEM_ACCESS_0                      0x2BC3004
#define CS47L63_DSP1_MPU_WINDOW_ACCESS_0                    0x2BC3008
#define CS47L63_DSP1_MPU_XREG_ACCESS_0                      0x2BC300C
#define CS47L63_DSP1_MPU_YREG_ACCESS_0                      0x2BC3014
#define CS47L63_DSP1_MPU_XMEM_ACCESS_1                      0x2BC3018
#define CS47L63_DSP1_MPU_YMEM_ACCESS_1                      0x2BC301C
#define CS47L63_DSP1_MPU_WINDOW_ACCESS_1                    0x2BC3020
#define CS47L63_DSP1_MPU_XREG_ACCESS_1                      0x2BC3024
#define CS47L63_DSP1_MPU_YREG_ACCESS_1                      0x2BC302C
#define CS47L63_DSP1_MPU_XMEM_ACCESS_2                      0x2BC3030
#define CS47L63_DSP1_MPU_YMEM_ACCESS_2                      0x2BC3034
#define CS47L63_DSP1_MPU_WINDOW_ACCESS_2                    0x2BC3038
#define CS47L63_DSP1_MPU_XREG_ACCESS_2                      0x2BC303C
#define CS47L63_DSP1_MPU_YREG_ACCESS_2                      0x2BC3044
#define CS47L63_DSP1_MPU_XMEM_ACCESS_3                      0x2BC3048
#define CS47L63_DSP1_MPU_YMEM_ACCESS_3                      0x2BC304C
#define CS47L63_DSP1_MPU_WINDOW_ACCESS_3                    0x2BC3050
#define CS47L63_DSP1_MPU_XREG_ACCESS_3                      0x2BC3054
#define CS47L63_DSP1_MPU_YREG_ACCESS_3                      0x2BC305C
#define CS47L63_DSP1_MPU_XM_VIO_ADDR                        0x2BC3100
#define CS47L63_DSP1_MPU_XM_VIO_STATUS                      0x2BC3104
#define CS47L63_DSP1_MPU_YM_VIO_ADDR                        0x2BC3108
#define CS47L63_DSP1_MPU_YM_VIO_STATUS                      0x2BC310C
#define CS47L63_DSP1_MPU_PM_VIO_ADDR                        0x2BC3110
#define CS47L63_DSP1_MPU_PM_VIO_STATUS                      0x2BC3114
#define CS47L63_DSP1_MPU_LOCK_CONFIG                        0x2BC3140
#define CS47L63_DSP1_MPU_WDT_RESET_CONTROL                  0x2BC3180
#define CS47L63_DSP1_STREAM_ARB_RESYNC_MSK1                 0x2BC5A00
#define CS47L63_DSP1_WDT_CONTROL                            0x2BC7000
#define CS47L63_DSP1_WDT_STATUS                             0x2BC7008
#define CS47L63_DSP1_YMEM_PACKED_0                          0x2C00000
#define CS47L63_DSP1_YMEM_PACKED_1                          0x2C00004
#define CS47L63_DSP1_YMEM_PACKED_2                          0x2C00008
#define CS47L63_DSP1_YMEM_PACKED_36858                      0x2C23FE8
#define CS47L63_DSP1_YMEM_PACKED_36859                      0x2C23FEC
#define CS47L63_DSP1_YMEM_PACKED_36860                      0x2C23FF0
#define CS47L63_DSP1_YMEM_UNPACKED32_0                      0x3000000
#define CS47L63_DSP1_YMEM_UNPACKED32_1                      0x3000004
#define CS47L63_DSP1_YMEM_UNPACKED32_24573                  0x3017FF4
#define CS47L63_DSP1_YMEM_UNPACKED32_24574                  0x3017FF8
#define CS47L63_DSP1_YMEM_UNPACKED24_0                      0x3400000
#define CS47L63_DSP1_YMEM_UNPACKED24_1                      0x3400004
#define CS47L63_DSP1_YMEM_UNPACKED24_2                      0x3400008
#define CS47L63_DSP1_YMEM_UNPACKED24_3                      0x340000C
#define CS47L63_DSP1_YMEM_UNPACKED24_49146                  0x342FFE8
#define CS47L63_DSP1_YMEM_UNPACKED24_49147                  0x342FFEC
#define CS47L63_DSP1_YMEM_UNPACKED24_49148                  0x342FFF0
#define CS47L63_DSP1_YMEM_UNPACKED24_49149                  0x342FFF4
#define CS47L63_DSP1_PMEM_0                                 0x3800000
#define CS47L63_DSP1_PMEM_1                                 0x3800004
#define CS47L63_DSP1_PMEM_2                                 0x3800008
#define CS47L63_DSP1_PMEM_3                                 0x380000C
#define CS47L63_DSP1_PMEM_4                                 0x3800010
#define CS47L63_DSP1_PMEM_51190                             0x3831FD8
#define CS47L63_DSP1_PMEM_51191                             0x3831FDC
#define CS47L63_DSP1_PMEM_51192                             0x3831FE0
#define CS47L63_DSP1_PMEM_51193                             0x3831FE4
#define CS47L63_DSP1_PMEM_51194                             0x3831FE8

/*
 * DSP registers relative offsets
 */
#define CS47L63_DSP_BASE_ADDR                               (CS47L63_DSP1_CLOCK_FREQ)
#define CS47L63_DSP_OFF_CLOCK_FREQ                          (CS47L63_DSP1_CLOCK_FREQ - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_CLOCK_STATUS                        (CS47L63_DSP1_CLOCK_STATUS - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_CORE_SOFT_RESET                     (CS47L63_DSP1_CORE_SOFT_RESET - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_DEBUG                               (CS47L63_DSP1_DEBUG - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_TIMER_CONTROL                       (CS47L63_DSP1_TIMER_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_STREAM_ARB_CONTROL                  (CS47L63_DSP1_STREAM_ARB_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_RX1                     (CS47L63_DSP1_SAMPLE_RATE_RX1 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_RX2                     (CS47L63_DSP1_SAMPLE_RATE_RX2 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_RX3                     (CS47L63_DSP1_SAMPLE_RATE_RX3 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_RX4                     (CS47L63_DSP1_SAMPLE_RATE_RX4 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_RX5                     (CS47L63_DSP1_SAMPLE_RATE_RX5 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_RX6                     (CS47L63_DSP1_SAMPLE_RATE_RX6 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_RX7                     (CS47L63_DSP1_SAMPLE_RATE_RX7 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_RX8                     (CS47L63_DSP1_SAMPLE_RATE_RX8 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_TX1                     (CS47L63_DSP1_SAMPLE_RATE_TX1 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_TX2                     (CS47L63_DSP1_SAMPLE_RATE_TX2 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_TX3                     (CS47L63_DSP1_SAMPLE_RATE_TX3 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_TX4                     (CS47L63_DSP1_SAMPLE_RATE_TX4 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_TX5                     (CS47L63_DSP1_SAMPLE_RATE_TX5 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_TX6                     (CS47L63_DSP1_SAMPLE_RATE_TX6 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_TX7                     (CS47L63_DSP1_SAMPLE_RATE_TX7 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SAMPLE_RATE_TX8                     (CS47L63_DSP1_SAMPLE_RATE_TX8 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_NMI_CONTROL1                        (CS47L63_DSP1_NMI_CONTROL1 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_NMI_CONTROL2                        (CS47L63_DSP1_NMI_CONTROL2 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_NMI_CONTROL3                        (CS47L63_DSP1_NMI_CONTROL3 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_NMI_CONTROL4                        (CS47L63_DSP1_NMI_CONTROL4 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_NMI_CONTROL5                        (CS47L63_DSP1_NMI_CONTROL5 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_NMI_CONTROL6                        (CS47L63_DSP1_NMI_CONTROL6 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_NMI_CONTROL7                        (CS47L63_DSP1_NMI_CONTROL7 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_NMI_CONTROL8                        (CS47L63_DSP1_NMI_CONTROL8 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_RESUME_CONTROL                      (CS47L63_DSP1_RESUME_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ1_CONTROL                        (CS47L63_DSP1_IRQ1_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ2_CONTROL                        (CS47L63_DSP1_IRQ2_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ3_CONTROL                        (CS47L63_DSP1_IRQ3_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ4_CONTROL                        (CS47L63_DSP1_IRQ4_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ5_CONTROL                        (CS47L63_DSP1_IRQ5_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ6_CONTROL                        (CS47L63_DSP1_IRQ6_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ7_CONTROL                        (CS47L63_DSP1_IRQ7_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ8_CONTROL                        (CS47L63_DSP1_IRQ8_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ9_CONTROL                        (CS47L63_DSP1_IRQ9_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ10_CONTROL                       (CS47L63_DSP1_IRQ10_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ11_CONTROL                       (CS47L63_DSP1_IRQ11_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ12_CONTROL                       (CS47L63_DSP1_IRQ12_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ13_CONTROL                       (CS47L63_DSP1_IRQ13_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ14_CONTROL                       (CS47L63_DSP1_IRQ14_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ15_CONTROL                       (CS47L63_DSP1_IRQ15_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ16_CONTROL                       (CS47L63_DSP1_IRQ16_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ17_CONTROL                       (CS47L63_DSP1_IRQ17_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ18_CONTROL                       (CS47L63_DSP1_IRQ18_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ19_CONTROL                       (CS47L63_DSP1_IRQ19_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ20_CONTROL                       (CS47L63_DSP1_IRQ20_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ21_CONTROL                       (CS47L63_DSP1_IRQ21_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ22_CONTROL                       (CS47L63_DSP1_IRQ22_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_IRQ23_CONTROL                       (CS47L63_DSP1_IRQ23_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SCRATCH1                            (CS47L63_DSP1_SCRATCH1 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SCRATCH2                            (CS47L63_DSP1_SCRATCH2 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SCRATCH3                            (CS47L63_DSP1_SCRATCH3 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_SCRATCH4                            (CS47L63_DSP1_SCRATCH4 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_CCM_CORE_CONTROL                    (CS47L63_DSP1_CCM_CORE_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_CCM_CLK_OVERRIDE                    (CS47L63_DSP1_CCM_CLK_OVERRIDE - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_XMEM_ACCESS_0                   (CS47L63_DSP1_MPU_XMEM_ACCESS_0 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_YMEM_ACCESS_0                   (CS47L63_DSP1_MPU_YMEM_ACCESS_0 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_WINDOW_ACCESS_0                 (CS47L63_DSP1_MPU_WINDOW_ACCESS_0 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_XREG_ACCESS_0                   (CS47L63_DSP1_MPU_XREG_ACCESS_0 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_YREG_ACCESS_0                   (CS47L63_DSP1_MPU_YREG_ACCESS_0 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_XMEM_ACCESS_1                   (CS47L63_DSP1_MPU_XMEM_ACCESS_1 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_YMEM_ACCESS_1                   (CS47L63_DSP1_MPU_YMEM_ACCESS_1 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_WINDOW_ACCESS_1                 (CS47L63_DSP1_MPU_WINDOW_ACCESS_1 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_XREG_ACCESS_1                   (CS47L63_DSP1_MPU_XREG_ACCESS_1 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_YREG_ACCESS_1                   (CS47L63_DSP1_MPU_YREG_ACCESS_1 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_XMEM_ACCESS_2                   (CS47L63_DSP1_MPU_XMEM_ACCESS_2 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_YMEM_ACCESS_2                   (CS47L63_DSP1_MPU_YMEM_ACCESS_2 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_WINDOW_ACCESS_2                 (CS47L63_DSP1_MPU_WINDOW_ACCESS_2 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_XREG_ACCESS_2                   (CS47L63_DSP1_MPU_XREG_ACCESS_2 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_YREG_ACCESS_2                   (CS47L63_DSP1_MPU_YREG_ACCESS_2 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_XMEM_ACCESS_3                   (CS47L63_DSP1_MPU_XMEM_ACCESS_3 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_YMEM_ACCESS_3                   (CS47L63_DSP1_MPU_YMEM_ACCESS_3 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_WINDOW_ACCESS_3                 (CS47L63_DSP1_MPU_WINDOW_ACCESS_3 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_XREG_ACCESS_3                   (CS47L63_DSP1_MPU_XREG_ACCESS_3 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_YREG_ACCESS_3                   (CS47L63_DSP1_MPU_YREG_ACCESS_3 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_XM_VIO_ADDR                     (CS47L63_DSP1_MPU_XM_VIO_ADDR - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_XM_VIO_STATUS                   (CS47L63_DSP1_MPU_XM_VIO_STATUS - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_YM_VIO_ADDR                     (CS47L63_DSP1_MPU_YM_VIO_ADDR - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_YM_VIO_STATUS                   (CS47L63_DSP1_MPU_YM_VIO_STATUS - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_PM_VIO_ADDR                     (CS47L63_DSP1_MPU_PM_VIO_ADDR - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_PM_VIO_STATUS                   (CS47L63_DSP1_MPU_PM_VIO_STATUS - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_LOCK_CONFIG                     (CS47L63_DSP1_MPU_LOCK_CONFIG - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_MPU_WDT_RESET_CONTROL               (CS47L63_DSP1_MPU_WDT_RESET_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_STREAM_ARB_RESYNC_MSK1              (CS47L63_DSP1_STREAM_ARB_RESYNC_MSK1 - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_WDT_CONTROL                         (CS47L63_DSP1_WDT_CONTROL - CS47L63_DSP_BASE_ADDR)
#define CS47L63_DSP_OFF_WDT_STATUS                          (CS47L63_DSP1_WDT_STATUS - CS47L63_DSP_BASE_ADDR)


/*
 * Field Definitions.
 */

/*
 * R0 (0x00) - DEVID
 */
#define CS47L63_DEVID_MASK                                 0x00FFFFFF  /* DEVID - [23:0] */
#define CS47L63_DEVID_SHIFT                                         0  /* DEVID - [23:0] */
#define CS47L63_DEVID_WIDTH                                        24  /* DEVID - [23:0] */

/*
 * R1 (0x04) - REVID
 */
#define CS47L63_AREVID                                     0x000000F0  /* AREVID - [7:4] */
#define CS47L63_AREVID_MASK                                0x000000F0  /* AREVID - [7:4] */
#define CS47L63_AREVID_SHIFT                                        4  /* AREVID - [7:4] */
#define CS47L63_AREVID_WIDTH                                        4  /* AREVID - [7:4] */
#define CS47L63_MTLREVID                                   0x0000000F  /* MTLREVID - [3:0] */
#define CS47L63_MTLREVID_MASK                              0x0000000F  /* MTLREVID - [3:0] */
#define CS47L63_MTLREVID_SHIFT                                      0  /* MTLREVID - [3:0] */
#define CS47L63_MTLREVID_WIDTH                                      4  /* MTLREVID - [3:0] */

/*
 * R2 (0x08) - FABID
 */
#define CS47L63_FABID_MASK                                 0x000000FF  /* FABID - [7:0] */
#define CS47L63_FABID_SHIFT                                         0  /* FABID - [7:0] */
#define CS47L63_FABID_WIDTH                                         8  /* FABID - [7:0] */

/*
 * R3 (0x0C) - RELID
 */
#define CS47L63_RELID_MASK                                 0x000000FF  /* RELID - [7:0] */
#define CS47L63_RELID_SHIFT                                         0  /* RELID - [7:0] */
#define CS47L63_RELID_WIDTH                                         8  /* RELID - [7:0] */

/*
 * R4 (0x10) - OTPID
 */
#define CS47L63_OTPID_MASK                                 0x0000000F  /* OTPID - [3:0] */
#define CS47L63_OTPID_SHIFT                                         0  /* OTPID - [3:0] */
#define CS47L63_OTPID_WIDTH                                         4  /* OTPID - [3:0] */

/*
 * R5 (0x20) - SFT_RESET
 */
#define CS47L63_SFT_RESET_MASK                             0xFF000000  /* SFT_RESET - [31:24] */
#define CS47L63_SFT_RESET_SHIFT                                    24  /* SFT_RESET - [31:24] */
#define CS47L63_SFT_RESET_WIDTH                                     8  /* SFT_RESET - [31:24] */

/*
 * R6 (0x30) - TEST_KEY_CTRL
 */
#define CS47L63_TEST_KEY_CTRL_MASK                         0x000000FF  /* TEST_KEY_CTRL - [7:0] */
#define CS47L63_TEST_KEY_CTRL_SHIFT                                 0  /* TEST_KEY_CTRL - [7:0] */
#define CS47L63_TEST_KEY_CTRL_WIDTH                                 8  /* TEST_KEY_CTRL - [7:0] */

/*
 * R7 (0x34) - USER_KEY_CTRL
 */
#define CS47L63_USER_KEY_CTRL_MASK                         0x000000FF  /* USER_KEY_CTRL - [7:0] */
#define CS47L63_USER_KEY_CTRL_SHIFT                                 0  /* USER_KEY_CTRL - [7:0] */
#define CS47L63_USER_KEY_CTRL_WIDTH                                 8  /* USER_KEY_CTRL - [7:0] */

/*
 * R8 (0x40) - CTRL_ASYNC0
 */
#define CS47L63_ASYNC_BIT7                                 0x00000080  /* ASYNC_BIT7 */
#define CS47L63_ASYNC_BIT7_MASK                            0x00000080  /* ASYNC_BIT7 */
#define CS47L63_ASYNC_BIT7_SHIFT                                    7  /* ASYNC_BIT7 */
#define CS47L63_ASYNC_BIT7_WIDTH                                    1  /* ASYNC_BIT7 */
#define CS47L63_ASYNC_BIT6                                 0x00000040  /* ASYNC_BIT6 */
#define CS47L63_ASYNC_BIT6_MASK                            0x00000040  /* ASYNC_BIT6 */
#define CS47L63_ASYNC_BIT6_SHIFT                                    6  /* ASYNC_BIT6 */
#define CS47L63_ASYNC_BIT6_WIDTH                                    1  /* ASYNC_BIT6 */
#define CS47L63_ASYNC_BIT5                                 0x00000020  /* ASYNC_BIT5 */
#define CS47L63_ASYNC_BIT5_MASK                            0x00000020  /* ASYNC_BIT5 */
#define CS47L63_ASYNC_BIT5_SHIFT                                    5  /* ASYNC_BIT5 */
#define CS47L63_ASYNC_BIT5_WIDTH                                    1  /* ASYNC_BIT5 */
#define CS47L63_ASYNC_BIT4                                 0x00000010  /* ASYNC_BIT4 */
#define CS47L63_ASYNC_BIT4_MASK                            0x00000010  /* ASYNC_BIT4 */
#define CS47L63_ASYNC_BIT4_SHIFT                                    4  /* ASYNC_BIT4 */
#define CS47L63_ASYNC_BIT4_WIDTH                                    1  /* ASYNC_BIT4 */
#define CS47L63_ASYNC_BIT3                                 0x00000008  /* ASYNC_BIT3 */
#define CS47L63_ASYNC_BIT3_MASK                            0x00000008  /* ASYNC_BIT3 */
#define CS47L63_ASYNC_BIT3_SHIFT                                    3  /* ASYNC_BIT3 */
#define CS47L63_ASYNC_BIT3_WIDTH                                    1  /* ASYNC_BIT3 */
#define CS47L63_ASYNC_BIT2                                 0x00000004  /* ASYNC_BIT2 */
#define CS47L63_ASYNC_BIT2_MASK                            0x00000004  /* ASYNC_BIT2 */
#define CS47L63_ASYNC_BIT2_SHIFT                                    2  /* ASYNC_BIT2 */
#define CS47L63_ASYNC_BIT2_WIDTH                                    1  /* ASYNC_BIT2 */
#define CS47L63_ASYNC_BIT1                                 0x00000002  /* ASYNC_BIT1 */
#define CS47L63_ASYNC_BIT1_MASK                            0x00000002  /* ASYNC_BIT1 */
#define CS47L63_ASYNC_BIT1_SHIFT                                    1  /* ASYNC_BIT1 */
#define CS47L63_ASYNC_BIT1_WIDTH                                    1  /* ASYNC_BIT1 */
#define CS47L63_ASYNC_BIT0                                 0x00000001  /* ASYNC_BIT0 */
#define CS47L63_ASYNC_BIT0_MASK                            0x00000001  /* ASYNC_BIT0 */
#define CS47L63_ASYNC_BIT0_SHIFT                                    0  /* ASYNC_BIT0 */
#define CS47L63_ASYNC_BIT0_WIDTH                                    1  /* ASYNC_BIT0 */

/*
 * R9 (0x44) - CTRL_ASYNC1
 */
#define CS47L63_ASYNC_BIT15                                0x00000080  /* ASYNC_BIT15 */
#define CS47L63_ASYNC_BIT15_MASK                           0x00000080  /* ASYNC_BIT15 */
#define CS47L63_ASYNC_BIT15_SHIFT                                   7  /* ASYNC_BIT15 */
#define CS47L63_ASYNC_BIT15_WIDTH                                   1  /* ASYNC_BIT15 */
#define CS47L63_ASYNC_BIT14                                0x00000040  /* ASYNC_BIT14 */
#define CS47L63_ASYNC_BIT14_MASK                           0x00000040  /* ASYNC_BIT14 */
#define CS47L63_ASYNC_BIT14_SHIFT                                   6  /* ASYNC_BIT14 */
#define CS47L63_ASYNC_BIT14_WIDTH                                   1  /* ASYNC_BIT14 */
#define CS47L63_ASYNC_BIT13                                0x00000020  /* ASYNC_BIT13 */
#define CS47L63_ASYNC_BIT13_MASK                           0x00000020  /* ASYNC_BIT13 */
#define CS47L63_ASYNC_BIT13_SHIFT                                   5  /* ASYNC_BIT13 */
#define CS47L63_ASYNC_BIT13_WIDTH                                   1  /* ASYNC_BIT13 */
#define CS47L63_ASYNC_BIT12                                0x00000010  /* ASYNC_BIT12 */
#define CS47L63_ASYNC_BIT12_MASK                           0x00000010  /* ASYNC_BIT12 */
#define CS47L63_ASYNC_BIT12_SHIFT                                   4  /* ASYNC_BIT12 */
#define CS47L63_ASYNC_BIT12_WIDTH                                   1  /* ASYNC_BIT12 */
#define CS47L63_ASYNC_BIT11                                0x00000008  /* ASYNC_BIT11 */
#define CS47L63_ASYNC_BIT11_MASK                           0x00000008  /* ASYNC_BIT11 */
#define CS47L63_ASYNC_BIT11_SHIFT                                   3  /* ASYNC_BIT11 */
#define CS47L63_ASYNC_BIT11_WIDTH                                   1  /* ASYNC_BIT11 */
#define CS47L63_ASYNC_BIT10                                0x00000004  /* ASYNC_BIT10 */
#define CS47L63_ASYNC_BIT10_MASK                           0x00000004  /* ASYNC_BIT10 */
#define CS47L63_ASYNC_BIT10_SHIFT                                   2  /* ASYNC_BIT10 */
#define CS47L63_ASYNC_BIT10_WIDTH                                   1  /* ASYNC_BIT10 */
#define CS47L63_ASYNC_BIT9                                 0x00000002  /* ASYNC_BIT9 */
#define CS47L63_ASYNC_BIT9_MASK                            0x00000002  /* ASYNC_BIT9 */
#define CS47L63_ASYNC_BIT9_SHIFT                                    1  /* ASYNC_BIT9 */
#define CS47L63_ASYNC_BIT9_WIDTH                                    1  /* ASYNC_BIT9 */
#define CS47L63_ASYNC_BIT8                                 0x00000001  /* ASYNC_BIT8 */
#define CS47L63_ASYNC_BIT8_MASK                            0x00000001  /* ASYNC_BIT8 */
#define CS47L63_ASYNC_BIT8_SHIFT                                    0  /* ASYNC_BIT8 */
#define CS47L63_ASYNC_BIT8_WIDTH                                    1  /* ASYNC_BIT8 */

/*
 * R10 (0x48) - CTRL_ASYNC2
 */
#define CS47L63_ASYNC_BIT23                                0x00000080  /* ASYNC_BIT23 */
#define CS47L63_ASYNC_BIT23_MASK                           0x00000080  /* ASYNC_BIT23 */
#define CS47L63_ASYNC_BIT23_SHIFT                                   7  /* ASYNC_BIT23 */
#define CS47L63_ASYNC_BIT23_WIDTH                                   1  /* ASYNC_BIT23 */
#define CS47L63_ASYNC_BIT22                                0x00000040  /* ASYNC_BIT22 */
#define CS47L63_ASYNC_BIT22_MASK                           0x00000040  /* ASYNC_BIT22 */
#define CS47L63_ASYNC_BIT22_SHIFT                                   6  /* ASYNC_BIT22 */
#define CS47L63_ASYNC_BIT22_WIDTH                                   1  /* ASYNC_BIT22 */
#define CS47L63_ASYNC_BIT21                                0x00000020  /* ASYNC_BIT21 */
#define CS47L63_ASYNC_BIT21_MASK                           0x00000020  /* ASYNC_BIT21 */
#define CS47L63_ASYNC_BIT21_SHIFT                                   5  /* ASYNC_BIT21 */
#define CS47L63_ASYNC_BIT21_WIDTH                                   1  /* ASYNC_BIT21 */
#define CS47L63_ASYNC_BIT20                                0x00000010  /* ASYNC_BIT20 */
#define CS47L63_ASYNC_BIT20_MASK                           0x00000010  /* ASYNC_BIT20 */
#define CS47L63_ASYNC_BIT20_SHIFT                                   4  /* ASYNC_BIT20 */
#define CS47L63_ASYNC_BIT20_WIDTH                                   1  /* ASYNC_BIT20 */
#define CS47L63_ASYNC_BIT19                                0x00000008  /* ASYNC_BIT19 */
#define CS47L63_ASYNC_BIT19_MASK                           0x00000008  /* ASYNC_BIT19 */
#define CS47L63_ASYNC_BIT19_SHIFT                                   3  /* ASYNC_BIT19 */
#define CS47L63_ASYNC_BIT19_WIDTH                                   1  /* ASYNC_BIT19 */
#define CS47L63_ASYNC_BIT18                                0x00000004  /* ASYNC_BIT18 */
#define CS47L63_ASYNC_BIT18_MASK                           0x00000004  /* ASYNC_BIT18 */
#define CS47L63_ASYNC_BIT18_SHIFT                                   2  /* ASYNC_BIT18 */
#define CS47L63_ASYNC_BIT18_WIDTH                                   1  /* ASYNC_BIT18 */
#define CS47L63_ASYNC_BIT17                                0x00000002  /* ASYNC_BIT17 */
#define CS47L63_ASYNC_BIT17_MASK                           0x00000002  /* ASYNC_BIT17 */
#define CS47L63_ASYNC_BIT17_SHIFT                                   1  /* ASYNC_BIT17 */
#define CS47L63_ASYNC_BIT17_WIDTH                                   1  /* ASYNC_BIT17 */
#define CS47L63_ASYNC_BIT16                                0x00000001  /* ASYNC_BIT16 */
#define CS47L63_ASYNC_BIT16_MASK                           0x00000001  /* ASYNC_BIT16 */
#define CS47L63_ASYNC_BIT16_SHIFT                                   0  /* ASYNC_BIT16 */
#define CS47L63_ASYNC_BIT16_WIDTH                                   1  /* ASYNC_BIT16 */

/*
 * R11 (0x4C) - CTRL_ASYNC3
 */
#define CS47L63_ASYNC_BIT31                                0x00000080  /* ASYNC_BIT31 */
#define CS47L63_ASYNC_BIT31_MASK                           0x00000080  /* ASYNC_BIT31 */
#define CS47L63_ASYNC_BIT31_SHIFT                                   7  /* ASYNC_BIT31 */
#define CS47L63_ASYNC_BIT31_WIDTH                                   1  /* ASYNC_BIT31 */
#define CS47L63_ASYNC_BIT30                                0x00000040  /* ASYNC_BIT30 */
#define CS47L63_ASYNC_BIT30_MASK                           0x00000040  /* ASYNC_BIT30 */
#define CS47L63_ASYNC_BIT30_SHIFT                                   6  /* ASYNC_BIT30 */
#define CS47L63_ASYNC_BIT30_WIDTH                                   1  /* ASYNC_BIT30 */
#define CS47L63_ASYNC_BIT29                                0x00000020  /* ASYNC_BIT29 */
#define CS47L63_ASYNC_BIT29_MASK                           0x00000020  /* ASYNC_BIT29 */
#define CS47L63_ASYNC_BIT29_SHIFT                                   5  /* ASYNC_BIT29 */
#define CS47L63_ASYNC_BIT29_WIDTH                                   1  /* ASYNC_BIT29 */
#define CS47L63_ASYNC_BIT28                                0x00000010  /* ASYNC_BIT28 */
#define CS47L63_ASYNC_BIT28_MASK                           0x00000010  /* ASYNC_BIT28 */
#define CS47L63_ASYNC_BIT28_SHIFT                                   4  /* ASYNC_BIT28 */
#define CS47L63_ASYNC_BIT28_WIDTH                                   1  /* ASYNC_BIT28 */
#define CS47L63_ASYNC_BIT27                                0x00000008  /* ASYNC_BIT27 */
#define CS47L63_ASYNC_BIT27_MASK                           0x00000008  /* ASYNC_BIT27 */
#define CS47L63_ASYNC_BIT27_SHIFT                                   3  /* ASYNC_BIT27 */
#define CS47L63_ASYNC_BIT27_WIDTH                                   1  /* ASYNC_BIT27 */
#define CS47L63_ASYNC_BIT26                                0x00000004  /* ASYNC_BIT26 */
#define CS47L63_ASYNC_BIT26_MASK                           0x00000004  /* ASYNC_BIT26 */
#define CS47L63_ASYNC_BIT26_SHIFT                                   2  /* ASYNC_BIT26 */
#define CS47L63_ASYNC_BIT26_WIDTH                                   1  /* ASYNC_BIT26 */
#define CS47L63_ASYNC_BIT25                                0x00000002  /* ASYNC_BIT25 */
#define CS47L63_ASYNC_BIT25_MASK                           0x00000002  /* ASYNC_BIT25 */
#define CS47L63_ASYNC_BIT25_SHIFT                                   1  /* ASYNC_BIT25 */
#define CS47L63_ASYNC_BIT25_WIDTH                                   1  /* ASYNC_BIT25 */
#define CS47L63_ASYNC_BIT24                                0x00000001  /* ASYNC_BIT24 */
#define CS47L63_ASYNC_BIT24_MASK                           0x00000001  /* ASYNC_BIT24 */
#define CS47L63_ASYNC_BIT24_SHIFT                                   0  /* ASYNC_BIT24 */
#define CS47L63_ASYNC_BIT24_WIDTH                                   1  /* ASYNC_BIT24 */

/*
 * R12 (0x80) - CTRL_IF_CONFIG1
 */
#define CS47L63_SPI1_CFG                                   0x00010000  /* SPI1_CFG */
#define CS47L63_SPI1_CFG_MASK                              0x00010000  /* SPI1_CFG */
#define CS47L63_SPI1_CFG_SHIFT                                     16  /* SPI1_CFG */
#define CS47L63_SPI1_CFG_WIDTH                                      1  /* SPI1_CFG */
#define CS47L63_SPI1_4WIRE                                 0x00000001  /* SPI1_4WIRE */
#define CS47L63_SPI1_4WIRE_MASK                            0x00000001  /* SPI1_4WIRE */
#define CS47L63_SPI1_4WIRE_SHIFT                                    0  /* SPI1_4WIRE */
#define CS47L63_SPI1_4WIRE_WIDTH                                    1  /* SPI1_4WIRE */

/*
 * R13 (0x84) - CTRL_IF_STATUS1
 */
#define CS47L63_CIF2_BUSY                                  0x00000002  /* CIF2_BUSY */
#define CS47L63_CIF2_BUSY_MASK                             0x00000002  /* CIF2_BUSY */
#define CS47L63_CIF2_BUSY_SHIFT                                     1  /* CIF2_BUSY */
#define CS47L63_CIF2_BUSY_WIDTH                                     1  /* CIF2_BUSY */
#define CS47L63_SPI1_BUSY                                  0x00000001  /* SPI1_BUSY */
#define CS47L63_SPI1_BUSY_MASK                             0x00000001  /* SPI1_BUSY */
#define CS47L63_SPI1_BUSY_SHIFT                                     0  /* SPI1_BUSY */
#define CS47L63_SPI1_BUSY_WIDTH                                     1  /* SPI1_BUSY */

/*
 * R14 (0x88) - CTRL_IF_STATUS2
 */
#define CS47L63_CIF2_NO_ACK                                0x02000000  /* CIF2_NO_ACK */
#define CS47L63_CIF2_NO_ACK_MASK                           0x02000000  /* CIF2_NO_ACK */
#define CS47L63_CIF2_NO_ACK_SHIFT                                  25  /* CIF2_NO_ACK */
#define CS47L63_CIF2_NO_ACK_WIDTH                                   1  /* CIF2_NO_ACK */
#define CS47L63_CIF2_BUS_CLASH                             0x00020000  /* CIF2_BUS_CLASH */
#define CS47L63_CIF2_BUS_CLASH_MASK                        0x00020000  /* CIF2_BUS_CLASH */
#define CS47L63_CIF2_BUS_CLASH_SHIFT                               17  /* CIF2_BUS_CLASH */
#define CS47L63_CIF2_BUS_CLASH_WIDTH                                1  /* CIF2_BUS_CLASH */
#define CS47L63_CIF2_UNEXP_STOP_ERR                        0x00000200  /* CIF2_UNEXP_STOP_ERR */
#define CS47L63_CIF2_UNEXP_STOP_ERR_MASK                   0x00000200  /* CIF2_UNEXP_STOP_ERR */
#define CS47L63_CIF2_UNEXP_STOP_ERR_SHIFT                           9  /* CIF2_UNEXP_STOP_ERR */
#define CS47L63_CIF2_UNEXP_STOP_ERR_WIDTH                           1  /* CIF2_UNEXP_STOP_ERR */
#define CS47L63_CIF2_UNEXP_START_ERR                       0x00000002  /* CIF2_UNEXP_START_ERR */
#define CS47L63_CIF2_UNEXP_START_ERR_MASK                  0x00000002  /* CIF2_UNEXP_START_ERR */
#define CS47L63_CIF2_UNEXP_START_ERR_SHIFT                          1  /* CIF2_UNEXP_START_ERR */
#define CS47L63_CIF2_UNEXP_START_ERR_WIDTH                          1  /* CIF2_UNEXP_START_ERR */

/*
 * R15 (0x90) - CTRL_IF_CONFIG2
 */
#define CS47L63_SPI1_DPHA_MASK                             0x00000001  /* SPI1_DPHA */
#define CS47L63_SPI1_DPHA_SHIFT                                     0  /* SPI1_DPHA */
#define CS47L63_SPI1_DPHA_WIDTH                                     1  /* SPI1_DPHA */

/*
 * R16 (0xA0) - CTRL_IF_DEBUG1
 */
#define CS47L63_USER_KEY                                   0x00000002  /* USER_KEY */
#define CS47L63_USER_KEY_MASK                              0x00000002  /* USER_KEY */
#define CS47L63_USER_KEY_SHIFT                                      1  /* USER_KEY */
#define CS47L63_USER_KEY_WIDTH                                      1  /* USER_KEY */
#define CS47L63_TEST_KEY                                   0x00000001  /* TEST_KEY */
#define CS47L63_TEST_KEY_MASK                              0x00000001  /* TEST_KEY */
#define CS47L63_TEST_KEY_SHIFT                                      0  /* TEST_KEY */
#define CS47L63_TEST_KEY_WIDTH                                      1  /* TEST_KEY */

/*
 * R17 (0xA4) - CTRL_IF_DEBUG2
 */
#define CS47L63_OTP_MST_PENABLE                            0x00000010  /* OTP_MST_PENABLE */
#define CS47L63_OTP_MST_PENABLE_MASK                       0x00000010  /* OTP_MST_PENABLE */
#define CS47L63_OTP_MST_PENABLE_SHIFT                               4  /* OTP_MST_PENABLE */
#define CS47L63_OTP_MST_PENABLE_WIDTH                               1  /* OTP_MST_PENABLE */
#define CS47L63_MCU_MST_PENABLE                            0x00000008  /* MCU_MST_PENABLE */
#define CS47L63_MCU_MST_PENABLE_MASK                       0x00000008  /* MCU_MST_PENABLE */
#define CS47L63_MCU_MST_PENABLE_SHIFT                               3  /* MCU_MST_PENABLE */
#define CS47L63_MCU_MST_PENABLE_WIDTH                               1  /* MCU_MST_PENABLE */
#define CS47L63_DSP_PENABLE                                0x00000004  /* DSP_PENABLE */
#define CS47L63_DSP_PENABLE_MASK                           0x00000004  /* DSP_PENABLE */
#define CS47L63_DSP_PENABLE_SHIFT                                   2  /* DSP_PENABLE */
#define CS47L63_DSP_PENABLE_WIDTH                                   1  /* DSP_PENABLE */
#define CS47L63_CIF2_PENABLE                               0x00000002  /* CIF2_PENABLE */
#define CS47L63_CIF2_PENABLE_MASK                          0x00000002  /* CIF2_PENABLE */
#define CS47L63_CIF2_PENABLE_SHIFT                                  1  /* CIF2_PENABLE */
#define CS47L63_CIF2_PENABLE_WIDTH                                  1  /* CIF2_PENABLE */
#define CS47L63_CIF1_PENABLE                               0x00000001  /* CIF1_PENABLE */
#define CS47L63_CIF1_PENABLE_MASK                          0x00000001  /* CIF1_PENABLE */
#define CS47L63_CIF1_PENABLE_SHIFT                                  0  /* CIF1_PENABLE */
#define CS47L63_CIF1_PENABLE_WIDTH                                  1  /* CIF1_PENABLE */

/*
 * R18 (0xA8) - CTRL_IF_DEBUG3
 */
#define CS47L63_CTRL_SCRATCH_MASK                          0xFFFFFFFF  /* CTRL_SCRATCH - [31:0] */
#define CS47L63_CTRL_SCRATCH_SHIFT                                  0  /* CTRL_SCRATCH - [31:0] */
#define CS47L63_CTRL_SCRATCH_WIDTH                                 32  /* CTRL_SCRATCH - [31:0] */

/*
 * R19 (0xC0) - CIF_MON1
 */
#define CS47L63_CIF_MON_TIMEOUT                            0x00003F00  /* CIF_MON_TIMEOUT - [13:8] */
#define CS47L63_CIF_MON_TIMEOUT_MASK                       0x00003F00  /* CIF_MON_TIMEOUT - [13:8] */
#define CS47L63_CIF_MON_TIMEOUT_SHIFT                               8  /* CIF_MON_TIMEOUT - [13:8] */
#define CS47L63_CIF_MON_TIMEOUT_WIDTH                               6  /* CIF_MON_TIMEOUT - [13:8] */
#define CS47L63_CIF_MON_ADDR_CLR                           0x00000004  /* CIF_MON_ADDR_CLR */
#define CS47L63_CIF_MON_ADDR_CLR_MASK                      0x00000004  /* CIF_MON_ADDR_CLR */
#define CS47L63_CIF_MON_ADDR_CLR_SHIFT                              2  /* CIF_MON_ADDR_CLR */
#define CS47L63_CIF_MON_ADDR_CLR_WIDTH                              1  /* CIF_MON_ADDR_CLR */
#define CS47L63_CIF_MON_CLR_EN                             0x00000002  /* CIF_MON_CLR_EN */
#define CS47L63_CIF_MON_CLR_EN_MASK                        0x00000002  /* CIF_MON_CLR_EN */
#define CS47L63_CIF_MON_CLR_EN_SHIFT                                1  /* CIF_MON_CLR_EN */
#define CS47L63_CIF_MON_CLR_EN_WIDTH                                1  /* CIF_MON_CLR_EN */
#define CS47L63_CIF_MON_IRQ_EN                             0x00000001  /* CIF_MON_IRQ_EN */
#define CS47L63_CIF_MON_IRQ_EN_MASK                        0x00000001  /* CIF_MON_IRQ_EN */
#define CS47L63_CIF_MON_IRQ_EN_SHIFT                                0  /* CIF_MON_IRQ_EN */
#define CS47L63_CIF_MON_IRQ_EN_WIDTH                                1  /* CIF_MON_IRQ_EN */

/*
 * R20 (0xC4) - CIF_MON2
 */
#define CS47L63_CIF_MON_STS_MASK                           0x0000003F  /* CIF_MON_STS - [5:0] */
#define CS47L63_CIF_MON_STS_SHIFT                                   0  /* CIF_MON_STS - [5:0] */
#define CS47L63_CIF_MON_STS_WIDTH                                   6  /* CIF_MON_STS - [5:0] */

/*
 * R21 (0xC8) - CIF_MON_PADDR
 */
#define CS47L63_CIF_MON_PADDR_MASK                         0xFFFFFFFF  /* CIF_MON_PADDR - [31:0] */
#define CS47L63_CIF_MON_PADDR_SHIFT                                 0  /* CIF_MON_PADDR - [31:0] */
#define CS47L63_CIF_MON_PADDR_WIDTH                                32  /* CIF_MON_PADDR - [31:0] */

/*
 * R22 (0xD4) - CTRL_IF_SPARE1
 */
#define CS47L63_CTRL_SPARE_01_MASK                         0xFFFFFFFF  /* CTRL_SPARE_01 - [31:0] */
#define CS47L63_CTRL_SPARE_01_SHIFT                                 0  /* CTRL_SPARE_01 - [31:0] */
#define CS47L63_CTRL_SPARE_01_WIDTH                                32  /* CTRL_SPARE_01 - [31:0] */

/*
 * R23 (0xD8) - CTRL_IF_I2C
 */
#define CS47L63_STRETCH_TIMEOUT_MASK                       0x00000007  /* STRETCH_TIMEOUT - [2:0] */
#define CS47L63_STRETCH_TIMEOUT_SHIFT                               0  /* STRETCH_TIMEOUT - [2:0] */
#define CS47L63_STRETCH_TIMEOUT_WIDTH                               3  /* STRETCH_TIMEOUT - [2:0] */

/*
 * R24 (0xE0) - CTRL_IF_I2C_2_CONTROL
 */
#define CS47L63_CIF2_USE_REG_DEV_ID                        0x00000080  /* CIF2_USE_REG_DEV_ID */
#define CS47L63_CIF2_USE_REG_DEV_ID_MASK                   0x00000080  /* CIF2_USE_REG_DEV_ID */
#define CS47L63_CIF2_USE_REG_DEV_ID_SHIFT                           7  /* CIF2_USE_REG_DEV_ID */
#define CS47L63_CIF2_USE_REG_DEV_ID_WIDTH                           1  /* CIF2_USE_REG_DEV_ID */
#define CS47L63_CIF2_I2C_DEV_ID                            0x0000007F  /* CIF2_I2C_DEV_ID - [6:0] */
#define CS47L63_CIF2_I2C_DEV_ID_MASK                       0x0000007F  /* CIF2_I2C_DEV_ID - [6:0] */
#define CS47L63_CIF2_I2C_DEV_ID_SHIFT                               0  /* CIF2_I2C_DEV_ID - [6:0] */
#define CS47L63_CIF2_I2C_DEV_ID_WIDTH                               7  /* CIF2_I2C_DEV_ID - [6:0] */

/*
 * R25 (0xF4) - APB_MSTR_DSP_BRIDGE_ERR
 */
#define CS47L63_DSP_BRIDGE_ERR_ADDR_MASK                   0xFFFFFFFF  /* DSP_BRIDGE_ERR_ADDR - [31:0] */
#define CS47L63_DSP_BRIDGE_ERR_ADDR_SHIFT                           0  /* DSP_BRIDGE_ERR_ADDR - [31:0] */
#define CS47L63_DSP_BRIDGE_ERR_ADDR_WIDTH                          32  /* DSP_BRIDGE_ERR_ADDR - [31:0] */

/*
 * R26 (0xF8) - CIF1_BRIDGE_ERR
 */
#define CS47L63_CIF1_AHB_BRIDGE_ERR_ADDR_MASK              0xFFFFFFFF  /* CIF1_AHB_BRIDGE_ERR_ADDR - [31:0] */
#define CS47L63_CIF1_AHB_BRIDGE_ERR_ADDR_SHIFT                      0  /* CIF1_AHB_BRIDGE_ERR_ADDR - [31:0] */
#define CS47L63_CIF1_AHB_BRIDGE_ERR_ADDR_WIDTH                     32  /* CIF1_AHB_BRIDGE_ERR_ADDR - [31:0] */

/*
 * R27 (0xFC) - CIF2_BRIDGE_ERR
 */
#define CS47L63_CIF2_AHB_BRIDGE_ERR_ADDR_MASK              0xFFFFFFFF  /* CIF2_AHB_BRIDGE_ERR_ADDR - [31:0] */
#define CS47L63_CIF2_AHB_BRIDGE_ERR_ADDR_SHIFT                      0  /* CIF2_AHB_BRIDGE_ERR_ADDR - [31:0] */
#define CS47L63_CIF2_AHB_BRIDGE_ERR_ADDR_WIDTH                     32  /* CIF2_AHB_BRIDGE_ERR_ADDR - [31:0] */

/*
 * R28 (0x400) - OTP_CTRL0
 */
#define CS47L63_OTP_MR                                     0x00010000  /* OTP_MR */
#define CS47L63_OTP_MR_MASK                                0x00010000  /* OTP_MR */
#define CS47L63_OTP_MR_SHIFT                                       16  /* OTP_MR */
#define CS47L63_OTP_MR_WIDTH                                        1  /* OTP_MR */
#define CS47L63_OTP_ECC_EN                                 0x00000400  /* OTP_ECC_EN */
#define CS47L63_OTP_ECC_EN_MASK                            0x00000400  /* OTP_ECC_EN */
#define CS47L63_OTP_ECC_EN_SHIFT                                   10  /* OTP_ECC_EN */
#define CS47L63_OTP_ECC_EN_WIDTH                                    1  /* OTP_ECC_EN */
#define CS47L63_OTP_DUTY_CYCLE                             0x00000300  /* OTP_DUTY_CYCLE - [9:8] */
#define CS47L63_OTP_DUTY_CYCLE_MASK                        0x00000300  /* OTP_DUTY_CYCLE - [9:8] */
#define CS47L63_OTP_DUTY_CYCLE_SHIFT                                8  /* OTP_DUTY_CYCLE - [9:8] */
#define CS47L63_OTP_DUTY_CYCLE_WIDTH                                2  /* OTP_DUTY_CYCLE - [9:8] */
#define CS47L63_OTP_WRITE_ABORT                            0x00000010  /* OTP_WRITE_ABORT */
#define CS47L63_OTP_WRITE_ABORT_MASK                       0x00000010  /* OTP_WRITE_ABORT */
#define CS47L63_OTP_WRITE_ABORT_SHIFT                               4  /* OTP_WRITE_ABORT */
#define CS47L63_OTP_WRITE_ABORT_WIDTH                               1  /* OTP_WRITE_ABORT */
#define CS47L63_OTP_PREFETCH                               0x00000008  /* OTP_PREFETCH */
#define CS47L63_OTP_PREFETCH_MASK                          0x00000008  /* OTP_PREFETCH */
#define CS47L63_OTP_PREFETCH_SHIFT                                  3  /* OTP_PREFETCH */
#define CS47L63_OTP_PREFETCH_WIDTH                                  1  /* OTP_PREFETCH */
#define CS47L63_OTP_REWRITE_ONES                           0x00000004  /* OTP_REWRITE_ONES */
#define CS47L63_OTP_REWRITE_ONES_MASK                      0x00000004  /* OTP_REWRITE_ONES */
#define CS47L63_OTP_REWRITE_ONES_SHIFT                              2  /* OTP_REWRITE_ONES */
#define CS47L63_OTP_REWRITE_ONES_WIDTH                              1  /* OTP_REWRITE_ONES */
#define CS47L63_OTP_WRITE_EN                               0x00000002  /* OTP_WRITE_EN */
#define CS47L63_OTP_WRITE_EN_MASK                          0x00000002  /* OTP_WRITE_EN */
#define CS47L63_OTP_WRITE_EN_SHIFT                                  1  /* OTP_WRITE_EN */
#define CS47L63_OTP_WRITE_EN_WIDTH                                  1  /* OTP_WRITE_EN */

/*
 * R29 (0x404) - OTP_CTRL1
 */
#define CS47L63_OTP_ABORT                                  0x00008000  /* OTP_ABORT */
#define CS47L63_OTP_ABORT_MASK                             0x00008000  /* OTP_ABORT */
#define CS47L63_OTP_ABORT_SHIFT                                    15  /* OTP_ABORT */
#define CS47L63_OTP_ABORT_WIDTH                                     1  /* OTP_ABORT */
#define CS47L63_OTP_VERIFY_FRC                             0x00000002  /* OTP_VERIFY_FRC */
#define CS47L63_OTP_VERIFY_FRC_MASK                        0x00000002  /* OTP_VERIFY_FRC */
#define CS47L63_OTP_VERIFY_FRC_SHIFT                                1  /* OTP_VERIFY_FRC */
#define CS47L63_OTP_VERIFY_FRC_WIDTH                                1  /* OTP_VERIFY_FRC */
#define CS47L63_OTP_BOOT_FRC                               0x00000001  /* OTP_BOOT_FRC */
#define CS47L63_OTP_BOOT_FRC_MASK                          0x00000001  /* OTP_BOOT_FRC */
#define CS47L63_OTP_BOOT_FRC_SHIFT                                  0  /* OTP_BOOT_FRC */
#define CS47L63_OTP_BOOT_FRC_WIDTH                                  1  /* OTP_BOOT_FRC */

/*
 * R30 (0x408) - OTP_CTRL3
 */
#define CS47L63_OTP_SEC_HDR_ERR                            0x80000000  /* OTP_SEC_HDR_ERR */
#define CS47L63_OTP_SEC_HDR_ERR_MASK                       0x80000000  /* OTP_SEC_HDR_ERR */
#define CS47L63_OTP_SEC_HDR_ERR_SHIFT                              31  /* OTP_SEC_HDR_ERR */
#define CS47L63_OTP_SEC_HDR_ERR_WIDTH                               1  /* OTP_SEC_HDR_ERR */
#define CS47L63_OTP_ADDR_LAST                              0x01FF0000  /* OTP_ADDR_LAST - [24:16] */
#define CS47L63_OTP_ADDR_LAST_MASK                         0x01FF0000  /* OTP_ADDR_LAST - [24:16] */
#define CS47L63_OTP_ADDR_LAST_SHIFT                                16  /* OTP_ADDR_LAST - [24:16] */
#define CS47L63_OTP_ADDR_LAST_WIDTH                                 9  /* OTP_ADDR_LAST - [24:16] */
#define CS47L63_OTP_WR_ERR                                 0x00008000  /* OTP_WR_ERR */
#define CS47L63_OTP_WR_ERR_MASK                            0x00008000  /* OTP_WR_ERR */
#define CS47L63_OTP_WR_ERR_SHIFT                                   15  /* OTP_WR_ERR */
#define CS47L63_OTP_WR_ERR_WIDTH                                    1  /* OTP_WR_ERR */
#define CS47L63_OTP_ERROR_ADDR                             0x000001FF  /* OTP_ERROR_ADDR - [8:0] */
#define CS47L63_OTP_ERROR_ADDR_MASK                        0x000001FF  /* OTP_ERROR_ADDR - [8:0] */
#define CS47L63_OTP_ERROR_ADDR_SHIFT                                0  /* OTP_ERROR_ADDR - [8:0] */
#define CS47L63_OTP_ERROR_ADDR_WIDTH                                9  /* OTP_ERROR_ADDR - [8:0] */

/*
 * R31 (0x40C) - OTP_CTRL4
 */
#define CS47L63_OTP_BUSY_MASK                              0x00000001  /* OTP_BUSY */
#define CS47L63_OTP_BUSY_SHIFT                                      0  /* OTP_BUSY */
#define CS47L63_OTP_BUSY_WIDTH                                      1  /* OTP_BUSY */

/*
 * R32 (0x410) - OTP_CTRL5
 */
#define CS47L63_OTP_BOOT_BUS_ERR_ABORT                     0x00000020  /* OTP_BOOT_BUS_ERR_ABORT */
#define CS47L63_OTP_BOOT_BUS_ERR_ABORT_MASK                0x00000020  /* OTP_BOOT_BUS_ERR_ABORT */
#define CS47L63_OTP_BOOT_BUS_ERR_ABORT_SHIFT                        5  /* OTP_BOOT_BUS_ERR_ABORT */
#define CS47L63_OTP_BOOT_BUS_ERR_ABORT_WIDTH                        1  /* OTP_BOOT_BUS_ERR_ABORT */
#define CS47L63_OTP_BOOT_TIMEOUT_ABORT                     0x00000010  /* OTP_BOOT_TIMEOUT_ABORT */
#define CS47L63_OTP_BOOT_TIMEOUT_ABORT_MASK                0x00000010  /* OTP_BOOT_TIMEOUT_ABORT */
#define CS47L63_OTP_BOOT_TIMEOUT_ABORT_SHIFT                        4  /* OTP_BOOT_TIMEOUT_ABORT */
#define CS47L63_OTP_BOOT_TIMEOUT_ABORT_WIDTH                        1  /* OTP_BOOT_TIMEOUT_ABORT */
#define CS47L63_OTP_BOOT_TIMEOUT_MAX_COUNT                 0x00000007  /* OTP_BOOT_TIMEOUT_MAX_COUNT - [2:0] */
#define CS47L63_OTP_BOOT_TIMEOUT_MAX_COUNT_MASK            0x00000007  /* OTP_BOOT_TIMEOUT_MAX_COUNT - [2:0] */
#define CS47L63_OTP_BOOT_TIMEOUT_MAX_COUNT_SHIFT                    0  /* OTP_BOOT_TIMEOUT_MAX_COUNT - [2:0] */
#define CS47L63_OTP_BOOT_TIMEOUT_MAX_COUNT_WIDTH                    3  /* OTP_BOOT_TIMEOUT_MAX_COUNT - [2:0] */

/*
 * R33 (0x414) - OTP_CTRL6
 */
#define CS47L63_OTP_ECC_ERR_BIT                            0xE0000000  /* OTP_ECC_ERR_BIT - [31:29] */
#define CS47L63_OTP_ECC_ERR_BIT_MASK                       0xE0000000  /* OTP_ECC_ERR_BIT - [31:29] */
#define CS47L63_OTP_ECC_ERR_BIT_SHIFT                              29  /* OTP_ECC_ERR_BIT - [31:29] */
#define CS47L63_OTP_ECC_ERR_BIT_WIDTH                               3  /* OTP_ECC_ERR_BIT - [31:29] */
#define CS47L63_OTP_ECC_ERR_BYTE                           0x01FF0000  /* OTP_ECC_ERR_BYTE - [24:16] */
#define CS47L63_OTP_ECC_ERR_BYTE_MASK                      0x01FF0000  /* OTP_ECC_ERR_BYTE - [24:16] */
#define CS47L63_OTP_ECC_ERR_BYTE_SHIFT                             16  /* OTP_ECC_ERR_BYTE - [24:16] */
#define CS47L63_OTP_ECC_ERR_BYTE_WIDTH                              9  /* OTP_ECC_ERR_BYTE - [24:16] */
#define CS47L63_OTP_ECC_PARITY_ERR_BIT                     0x000000F0  /* OTP_ECC_PARITY_ERR_BIT - [7:4] */
#define CS47L63_OTP_ECC_PARITY_ERR_BIT_MASK                0x000000F0  /* OTP_ECC_PARITY_ERR_BIT - [7:4] */
#define CS47L63_OTP_ECC_PARITY_ERR_BIT_SHIFT                        4  /* OTP_ECC_PARITY_ERR_BIT - [7:4] */
#define CS47L63_OTP_ECC_PARITY_ERR_BIT_WIDTH                        4  /* OTP_ECC_PARITY_ERR_BIT - [7:4] */
#define CS47L63_OTP_ECC_PARITY_ERR                         0x00000008  /* OTP_ECC_PARITY_ERR */
#define CS47L63_OTP_ECC_PARITY_ERR_MASK                    0x00000008  /* OTP_ECC_PARITY_ERR */
#define CS47L63_OTP_ECC_PARITY_ERR_SHIFT                            3  /* OTP_ECC_PARITY_ERR */
#define CS47L63_OTP_ECC_PARITY_ERR_WIDTH                            1  /* OTP_ECC_PARITY_ERR */
#define CS47L63_OTP_ECC_ERR_STS                            0x00000006  /* OTP_ECC_ERR_STS - [2:1] */
#define CS47L63_OTP_ECC_ERR_STS_MASK                       0x00000006  /* OTP_ECC_ERR_STS - [2:1] */
#define CS47L63_OTP_ECC_ERR_STS_SHIFT                               1  /* OTP_ECC_ERR_STS - [2:1] */
#define CS47L63_OTP_ECC_ERR_STS_WIDTH                               2  /* OTP_ECC_ERR_STS - [2:1] */
#define CS47L63_OTP_ECC_DONE_STS                           0x00000001  /* OTP_ECC_DONE_STS */
#define CS47L63_OTP_ECC_DONE_STS_MASK                      0x00000001  /* OTP_ECC_DONE_STS */
#define CS47L63_OTP_ECC_DONE_STS_SHIFT                              0  /* OTP_ECC_DONE_STS */
#define CS47L63_OTP_ECC_DONE_STS_WIDTH                              1  /* OTP_ECC_DONE_STS */

/*
 * R34 (0x418) - OTP_CTRL7
 */
#define CS47L63_OTPID_STS                                  0x00000F00  /* OTPID_STS - [11:8] */
#define CS47L63_OTPID_STS_MASK                             0x00000F00  /* OTPID_STS - [11:8] */
#define CS47L63_OTPID_STS_SHIFT                                     8  /* OTPID_STS - [11:8] */
#define CS47L63_OTPID_STS_WIDTH                                     4  /* OTPID_STS - [11:8] */
#define CS47L63_OTPID_PARITY_ERR_BIT                       0x00000060  /* OTPID_PARITY_ERR_BIT - [6:5] */
#define CS47L63_OTPID_PARITY_ERR_BIT_MASK                  0x00000060  /* OTPID_PARITY_ERR_BIT - [6:5] */
#define CS47L63_OTPID_PARITY_ERR_BIT_SHIFT                          5  /* OTPID_PARITY_ERR_BIT - [6:5] */
#define CS47L63_OTPID_PARITY_ERR_BIT_WIDTH                          2  /* OTPID_PARITY_ERR_BIT - [6:5] */
#define CS47L63_OTPID_ERR_BIT                              0x00000018  /* OTPID_ERR_BIT - [4:3] */
#define CS47L63_OTPID_ERR_BIT_MASK                         0x00000018  /* OTPID_ERR_BIT - [4:3] */
#define CS47L63_OTPID_ERR_BIT_SHIFT                                 3  /* OTPID_ERR_BIT - [4:3] */
#define CS47L63_OTPID_ERR_BIT_WIDTH                                 2  /* OTPID_ERR_BIT - [4:3] */
#define CS47L63_OTPID_PARITY_ERR                           0x00000004  /* OTPID_PARITY_ERR */
#define CS47L63_OTPID_PARITY_ERR_MASK                      0x00000004  /* OTPID_PARITY_ERR */
#define CS47L63_OTPID_PARITY_ERR_SHIFT                              2  /* OTPID_PARITY_ERR */
#define CS47L63_OTPID_PARITY_ERR_WIDTH                              1  /* OTPID_PARITY_ERR */
#define CS47L63_OTPID_ERR_STS                              0x00000003  /* OTPID_ERR_STS - [1:0] */
#define CS47L63_OTPID_ERR_STS_MASK                         0x00000003  /* OTPID_ERR_STS - [1:0] */
#define CS47L63_OTPID_ERR_STS_SHIFT                                 0  /* OTPID_ERR_STS - [1:0] */
#define CS47L63_OTPID_ERR_STS_WIDTH                                 2  /* OTPID_ERR_STS - [1:0] */

/*
 * R35 (0x41C) - OTP_CTRL8
 */
#define CS47L63_OTP_BOOT_BUS_ERR                           0x00000040  /* OTP_BOOT_BUS_ERR */
#define CS47L63_OTP_BOOT_BUS_ERR_MASK                      0x00000040  /* OTP_BOOT_BUS_ERR */
#define CS47L63_OTP_BOOT_BUS_ERR_SHIFT                              6  /* OTP_BOOT_BUS_ERR */
#define CS47L63_OTP_BOOT_BUS_ERR_WIDTH                              1  /* OTP_BOOT_BUS_ERR */
#define CS47L63_OTP_HDR_STS                                0x00000020  /* OTP_HDR_STS */
#define CS47L63_OTP_HDR_STS_MASK                           0x00000020  /* OTP_HDR_STS */
#define CS47L63_OTP_HDR_STS_SHIFT                                   5  /* OTP_HDR_STS */
#define CS47L63_OTP_HDR_STS_WIDTH                                   1  /* OTP_HDR_STS */
#define CS47L63_OTP_HDR_ERR                                0x00000010  /* OTP_HDR_ERR */
#define CS47L63_OTP_HDR_ERR_MASK                           0x00000010  /* OTP_HDR_ERR */
#define CS47L63_OTP_HDR_ERR_SHIFT                                   4  /* OTP_HDR_ERR */
#define CS47L63_OTP_HDR_ERR_WIDTH                                   1  /* OTP_HDR_ERR */
#define CS47L63_OTP_BOOT_DONE_STS                          0x00000004  /* OTP_BOOT_DONE_STS */
#define CS47L63_OTP_BOOT_DONE_STS_MASK                     0x00000004  /* OTP_BOOT_DONE_STS */
#define CS47L63_OTP_BOOT_DONE_STS_SHIFT                             2  /* OTP_BOOT_DONE_STS */
#define CS47L63_OTP_BOOT_DONE_STS_WIDTH                             1  /* OTP_BOOT_DONE_STS */
#define CS47L63_OTP_BOOT_ERR                               0x00000002  /* OTP_BOOT_ERR */
#define CS47L63_OTP_BOOT_ERR_MASK                          0x00000002  /* OTP_BOOT_ERR */
#define CS47L63_OTP_BOOT_ERR_SHIFT                                  1  /* OTP_BOOT_ERR */
#define CS47L63_OTP_BOOT_ERR_WIDTH                                  1  /* OTP_BOOT_ERR */
#define CS47L63_OTP_BOOT_TIMEOUT_ERR                       0x00000001  /* OTP_BOOT_TIMEOUT_ERR */
#define CS47L63_OTP_BOOT_TIMEOUT_ERR_MASK                  0x00000001  /* OTP_BOOT_TIMEOUT_ERR */
#define CS47L63_OTP_BOOT_TIMEOUT_ERR_SHIFT                          0  /* OTP_BOOT_TIMEOUT_ERR */
#define CS47L63_OTP_BOOT_TIMEOUT_ERR_WIDTH                          1  /* OTP_BOOT_TIMEOUT_ERR */

/*
 * R36 (0x800) - MCU_CTRL0
 */
#define CS47L63_MCU_CLK_32K_EN                             0x00000100  /* MCU_CLK_32K_EN */
#define CS47L63_MCU_CLK_32K_EN_MASK                        0x00000100  /* MCU_CLK_32K_EN */
#define CS47L63_MCU_CLK_32K_EN_SHIFT                                8  /* MCU_CLK_32K_EN */
#define CS47L63_MCU_CLK_32K_EN_WIDTH                                1  /* MCU_CLK_32K_EN */
#define CS47L63_MCU_RESET                                  0x00000004  /* MCU_RESET */
#define CS47L63_MCU_RESET_MASK                             0x00000004  /* MCU_RESET */
#define CS47L63_MCU_RESET_SHIFT                                     2  /* MCU_RESET */
#define CS47L63_MCU_RESET_WIDTH                                     1  /* MCU_RESET */
#define CS47L63_MCU_EN                                     0x00000001  /* MCU_EN */
#define CS47L63_MCU_EN_MASK                                0x00000001  /* MCU_EN */
#define CS47L63_MCU_EN_SHIFT                                        0  /* MCU_EN */
#define CS47L63_MCU_EN_WIDTH                                        1  /* MCU_EN */

/*
 * R37 (0x804) - MCU_CTRL1
 */
#define CS47L63_MCU_STS                                    0x0000FF00  /* MCU_STS - [15:8] */
#define CS47L63_MCU_STS_MASK                               0x0000FF00  /* MCU_STS - [15:8] */
#define CS47L63_MCU_STS_SHIFT                                       8  /* MCU_STS - [15:8] */
#define CS47L63_MCU_STS_WIDTH                                       8  /* MCU_STS - [15:8] */
#define CS47L63_MCU_PAUSE_STS                              0x00000002  /* MCU_PAUSE_STS */
#define CS47L63_MCU_PAUSE_STS_MASK                         0x00000002  /* MCU_PAUSE_STS */
#define CS47L63_MCU_PAUSE_STS_SHIFT                                 1  /* MCU_PAUSE_STS */
#define CS47L63_MCU_PAUSE_STS_WIDTH                                 1  /* MCU_PAUSE_STS */

/*
 * R38 (0x808) - MCU_CTRL2
 */
#define CS47L63_MCU_CLK_EN_OVRD                            0x00000004  /* MCU_CLK_EN_OVRD */
#define CS47L63_MCU_CLK_EN_OVRD_MASK                       0x00000004  /* MCU_CLK_EN_OVRD */
#define CS47L63_MCU_CLK_EN_OVRD_SHIFT                               2  /* MCU_CLK_EN_OVRD */
#define CS47L63_MCU_CLK_EN_OVRD_WIDTH                               1  /* MCU_CLK_EN_OVRD */
#define CS47L63_MCU_PAUSE                                  0x00000002  /* MCU_PAUSE */
#define CS47L63_MCU_PAUSE_MASK                             0x00000002  /* MCU_PAUSE */
#define CS47L63_MCU_PAUSE_SHIFT                                     1  /* MCU_PAUSE */
#define CS47L63_MCU_PAUSE_WIDTH                                     1  /* MCU_PAUSE */
#define CS47L63_MCU_MEMTEST                                0x00000001  /* MCU_MEMTEST */
#define CS47L63_MCU_MEMTEST_MASK                           0x00000001  /* MCU_MEMTEST */
#define CS47L63_MCU_MEMTEST_SHIFT                                   0  /* MCU_MEMTEST */
#define CS47L63_MCU_MEMTEST_WIDTH                                   1  /* MCU_MEMTEST */

/*
 * R39 (0x80C) - MCU_CTRL3
 */
#define CS47L63_MCU_MEM_ERR_ADDR                           0xFFFF0000  /* MCU_MEM_ERR_ADDR - [31:16] */
#define CS47L63_MCU_MEM_ERR_ADDR_MASK                      0xFFFF0000  /* MCU_MEM_ERR_ADDR - [31:16] */
#define CS47L63_MCU_MEM_ERR_ADDR_SHIFT                             16  /* MCU_MEM_ERR_ADDR - [31:16] */
#define CS47L63_MCU_MEM_ERR_ADDR_WIDTH                             16  /* MCU_MEM_ERR_ADDR - [31:16] */
#define CS47L63_MCU_DMEM_ERR                               0x00000004  /* MCU_DMEM_ERR */
#define CS47L63_MCU_DMEM_ERR_MASK                          0x00000004  /* MCU_DMEM_ERR */
#define CS47L63_MCU_DMEM_ERR_SHIFT                                  2  /* MCU_DMEM_ERR */
#define CS47L63_MCU_DMEM_ERR_WIDTH                                  1  /* MCU_DMEM_ERR */
#define CS47L63_MCU_PMEM_ERR                               0x00000002  /* MCU_PMEM_ERR */
#define CS47L63_MCU_PMEM_ERR_MASK                          0x00000002  /* MCU_PMEM_ERR */
#define CS47L63_MCU_PMEM_ERR_SHIFT                                  1  /* MCU_PMEM_ERR */
#define CS47L63_MCU_PMEM_ERR_WIDTH                                  1  /* MCU_PMEM_ERR */
#define CS47L63_MCU_BUS_ERR                                0x00000001  /* MCU_BUS_ERR */
#define CS47L63_MCU_BUS_ERR_MASK                           0x00000001  /* MCU_BUS_ERR */
#define CS47L63_MCU_BUS_ERR_SHIFT                                   0  /* MCU_BUS_ERR */
#define CS47L63_MCU_BUS_ERR_WIDTH                                   1  /* MCU_BUS_ERR */

/*
 * R40 (0x810) - MCU_CTRL4
 */
#define CS47L63_MCU_BUS_ERR_ADDR_MASK                      0xFFFFFFFF  /* MCU_BUS_ERR_ADDR - [31:0] */
#define CS47L63_MCU_BUS_ERR_ADDR_SHIFT                              0  /* MCU_BUS_ERR_ADDR - [31:0] */
#define CS47L63_MCU_BUS_ERR_ADDR_WIDTH                             32  /* MCU_BUS_ERR_ADDR - [31:0] */

/*
 * R41 (0x814) - MCU_CTRL5
 */
#define CS47L63_MCU_BUS_ERR_CMD                            0x00FF0000  /* MCU_BUS_ERR_CMD - [23:16] */
#define CS47L63_MCU_BUS_ERR_CMD_MASK                       0x00FF0000  /* MCU_BUS_ERR_CMD - [23:16] */
#define CS47L63_MCU_BUS_ERR_CMD_SHIFT                              16  /* MCU_BUS_ERR_CMD - [23:16] */
#define CS47L63_MCU_BUS_ERR_CMD_WIDTH                               8  /* MCU_BUS_ERR_CMD - [23:16] */
#define CS47L63_MCU_ERR_PC                                 0x0000FFFF  /* MCU_ERR_PC - [15:0] */
#define CS47L63_MCU_ERR_PC_MASK                            0x0000FFFF  /* MCU_ERR_PC - [15:0] */
#define CS47L63_MCU_ERR_PC_SHIFT                                    0  /* MCU_ERR_PC - [15:0] */
#define CS47L63_MCU_ERR_PC_WIDTH                                   16  /* MCU_ERR_PC - [15:0] */

/*
 * R42 (0xC00) - GPIO_STATUS1
 */
#define CS47L63_GP12_STS                                   0x00000800  /* GP12_STS */
#define CS47L63_GP12_STS_MASK                              0x00000800  /* GP12_STS */
#define CS47L63_GP12_STS_SHIFT                                     11  /* GP12_STS */
#define CS47L63_GP12_STS_WIDTH                                      1  /* GP12_STS */
#define CS47L63_GP11_STS                                   0x00000400  /* GP11_STS */
#define CS47L63_GP11_STS_MASK                              0x00000400  /* GP11_STS */
#define CS47L63_GP11_STS_SHIFT                                     10  /* GP11_STS */
#define CS47L63_GP11_STS_WIDTH                                      1  /* GP11_STS */
#define CS47L63_GP10_STS                                   0x00000200  /* GP10_STS */
#define CS47L63_GP10_STS_MASK                              0x00000200  /* GP10_STS */
#define CS47L63_GP10_STS_SHIFT                                      9  /* GP10_STS */
#define CS47L63_GP10_STS_WIDTH                                      1  /* GP10_STS */
#define CS47L63_GP9_STS                                    0x00000100  /* GP9_STS */
#define CS47L63_GP9_STS_MASK                               0x00000100  /* GP9_STS */
#define CS47L63_GP9_STS_SHIFT                                       8  /* GP9_STS */
#define CS47L63_GP9_STS_WIDTH                                       1  /* GP9_STS */
#define CS47L63_GP8_STS                                    0x00000080  /* GP8_STS */
#define CS47L63_GP8_STS_MASK                               0x00000080  /* GP8_STS */
#define CS47L63_GP8_STS_SHIFT                                       7  /* GP8_STS */
#define CS47L63_GP8_STS_WIDTH                                       1  /* GP8_STS */
#define CS47L63_GP7_STS                                    0x00000040  /* GP7_STS */
#define CS47L63_GP7_STS_MASK                               0x00000040  /* GP7_STS */
#define CS47L63_GP7_STS_SHIFT                                       6  /* GP7_STS */
#define CS47L63_GP7_STS_WIDTH                                       1  /* GP7_STS */
#define CS47L63_GP6_STS                                    0x00000020  /* GP6_STS */
#define CS47L63_GP6_STS_MASK                               0x00000020  /* GP6_STS */
#define CS47L63_GP6_STS_SHIFT                                       5  /* GP6_STS */
#define CS47L63_GP6_STS_WIDTH                                       1  /* GP6_STS */
#define CS47L63_GP5_STS                                    0x00000010  /* GP5_STS */
#define CS47L63_GP5_STS_MASK                               0x00000010  /* GP5_STS */
#define CS47L63_GP5_STS_SHIFT                                       4  /* GP5_STS */
#define CS47L63_GP5_STS_WIDTH                                       1  /* GP5_STS */
#define CS47L63_GP4_STS                                    0x00000008  /* GP4_STS */
#define CS47L63_GP4_STS_MASK                               0x00000008  /* GP4_STS */
#define CS47L63_GP4_STS_SHIFT                                       3  /* GP4_STS */
#define CS47L63_GP4_STS_WIDTH                                       1  /* GP4_STS */
#define CS47L63_GP3_STS                                    0x00000004  /* GP3_STS */
#define CS47L63_GP3_STS_MASK                               0x00000004  /* GP3_STS */
#define CS47L63_GP3_STS_SHIFT                                       2  /* GP3_STS */
#define CS47L63_GP3_STS_WIDTH                                       1  /* GP3_STS */
#define CS47L63_GP2_STS                                    0x00000002  /* GP2_STS */
#define CS47L63_GP2_STS_MASK                               0x00000002  /* GP2_STS */
#define CS47L63_GP2_STS_SHIFT                                       1  /* GP2_STS */
#define CS47L63_GP2_STS_WIDTH                                       1  /* GP2_STS */
#define CS47L63_GP1_STS                                    0x00000001  /* GP1_STS */
#define CS47L63_GP1_STS_MASK                               0x00000001  /* GP1_STS */
#define CS47L63_GP1_STS_SHIFT                                       0  /* GP1_STS */
#define CS47L63_GP1_STS_WIDTH                                       1  /* GP1_STS */

/*
 * R43 (0xC08) - GPIO1_CTRL1
 */
#define CS47L63_GP1_DIR                                    0x80000000  /* GP1_DIR */
#define CS47L63_GP1_DIR_MASK                               0x80000000  /* GP1_DIR */
#define CS47L63_GP1_DIR_SHIFT                                      31  /* GP1_DIR */
#define CS47L63_GP1_DIR_WIDTH                                       1  /* GP1_DIR */
#define CS47L63_GP1_PU                                     0x40000000  /* GP1_PU */
#define CS47L63_GP1_PU_MASK                                0x40000000  /* GP1_PU */
#define CS47L63_GP1_PU_SHIFT                                       30  /* GP1_PU */
#define CS47L63_GP1_PU_WIDTH                                        1  /* GP1_PU */
#define CS47L63_GP1_PD                                     0x20000000  /* GP1_PD */
#define CS47L63_GP1_PD_MASK                                0x20000000  /* GP1_PD */
#define CS47L63_GP1_PD_SHIFT                                       29  /* GP1_PD */
#define CS47L63_GP1_PD_WIDTH                                        1  /* GP1_PD */
#define CS47L63_GP1_DRV_STR                                0x01000000  /* GP1_DRV_STR */
#define CS47L63_GP1_DRV_STR_MASK                           0x01000000  /* GP1_DRV_STR */
#define CS47L63_GP1_DRV_STR_SHIFT                                  24  /* GP1_DRV_STR */
#define CS47L63_GP1_DRV_STR_WIDTH                                   1  /* GP1_DRV_STR */
#define CS47L63_GP1_DBTIME                                 0x000F0000  /* GP1_DBTIME - [19:16] */
#define CS47L63_GP1_DBTIME_MASK                            0x000F0000  /* GP1_DBTIME - [19:16] */
#define CS47L63_GP1_DBTIME_SHIFT                                   16  /* GP1_DBTIME - [19:16] */
#define CS47L63_GP1_DBTIME_WIDTH                                    4  /* GP1_DBTIME - [19:16] */
#define CS47L63_GP1_LVL                                    0x00008000  /* GP1_LVL */
#define CS47L63_GP1_LVL_MASK                               0x00008000  /* GP1_LVL */
#define CS47L63_GP1_LVL_SHIFT                                      15  /* GP1_LVL */
#define CS47L63_GP1_LVL_WIDTH                                       1  /* GP1_LVL */
#define CS47L63_GP1_OP_CFG                                 0x00004000  /* GP1_OP_CFG */
#define CS47L63_GP1_OP_CFG_MASK                            0x00004000  /* GP1_OP_CFG */
#define CS47L63_GP1_OP_CFG_SHIFT                                   14  /* GP1_OP_CFG */
#define CS47L63_GP1_OP_CFG_WIDTH                                    1  /* GP1_OP_CFG */
#define CS47L63_GP1_DB                                     0x00002000  /* GP1_DB */
#define CS47L63_GP1_DB_MASK                                0x00002000  /* GP1_DB */
#define CS47L63_GP1_DB_SHIFT                                       13  /* GP1_DB */
#define CS47L63_GP1_DB_WIDTH                                        1  /* GP1_DB */
#define CS47L63_GP1_POL                                    0x00001000  /* GP1_POL */
#define CS47L63_GP1_POL_MASK                               0x00001000  /* GP1_POL */
#define CS47L63_GP1_POL_SHIFT                                      12  /* GP1_POL */
#define CS47L63_GP1_POL_WIDTH                                       1  /* GP1_POL */
#define CS47L63_GP1_FN                                     0x000007FF  /* GP1_FN - [10:0] */
#define CS47L63_GP1_FN_MASK                                0x000007FF  /* GP1_FN - [10:0] */
#define CS47L63_GP1_FN_SHIFT                                        0  /* GP1_FN - [10:0] */
#define CS47L63_GP1_FN_WIDTH                                       11  /* GP1_FN - [10:0] */

/*
 * R44 (0xC0C) - GPIO2_CTRL1
 */
#define CS47L63_GP2_DIR                                    0x80000000  /* GP2_DIR */
#define CS47L63_GP2_DIR_MASK                               0x80000000  /* GP2_DIR */
#define CS47L63_GP2_DIR_SHIFT                                      31  /* GP2_DIR */
#define CS47L63_GP2_DIR_WIDTH                                       1  /* GP2_DIR */
#define CS47L63_GP2_PU                                     0x40000000  /* GP2_PU */
#define CS47L63_GP2_PU_MASK                                0x40000000  /* GP2_PU */
#define CS47L63_GP2_PU_SHIFT                                       30  /* GP2_PU */
#define CS47L63_GP2_PU_WIDTH                                        1  /* GP2_PU */
#define CS47L63_GP2_PD                                     0x20000000  /* GP2_PD */
#define CS47L63_GP2_PD_MASK                                0x20000000  /* GP2_PD */
#define CS47L63_GP2_PD_SHIFT                                       29  /* GP2_PD */
#define CS47L63_GP2_PD_WIDTH                                        1  /* GP2_PD */
#define CS47L63_GP2_DRV_STR                                0x01000000  /* GP2_DRV_STR */
#define CS47L63_GP2_DRV_STR_MASK                           0x01000000  /* GP2_DRV_STR */
#define CS47L63_GP2_DRV_STR_SHIFT                                  24  /* GP2_DRV_STR */
#define CS47L63_GP2_DRV_STR_WIDTH                                   1  /* GP2_DRV_STR */
#define CS47L63_GP2_DBTIME                                 0x000F0000  /* GP2_DBTIME - [19:16] */
#define CS47L63_GP2_DBTIME_MASK                            0x000F0000  /* GP2_DBTIME - [19:16] */
#define CS47L63_GP2_DBTIME_SHIFT                                   16  /* GP2_DBTIME - [19:16] */
#define CS47L63_GP2_DBTIME_WIDTH                                    4  /* GP2_DBTIME - [19:16] */
#define CS47L63_GP2_LVL                                    0x00008000  /* GP2_LVL */
#define CS47L63_GP2_LVL_MASK                               0x00008000  /* GP2_LVL */
#define CS47L63_GP2_LVL_SHIFT                                      15  /* GP2_LVL */
#define CS47L63_GP2_LVL_WIDTH                                       1  /* GP2_LVL */
#define CS47L63_GP2_OP_CFG                                 0x00004000  /* GP2_OP_CFG */
#define CS47L63_GP2_OP_CFG_MASK                            0x00004000  /* GP2_OP_CFG */
#define CS47L63_GP2_OP_CFG_SHIFT                                   14  /* GP2_OP_CFG */
#define CS47L63_GP2_OP_CFG_WIDTH                                    1  /* GP2_OP_CFG */
#define CS47L63_GP2_DB                                     0x00002000  /* GP2_DB */
#define CS47L63_GP2_DB_MASK                                0x00002000  /* GP2_DB */
#define CS47L63_GP2_DB_SHIFT                                       13  /* GP2_DB */
#define CS47L63_GP2_DB_WIDTH                                        1  /* GP2_DB */
#define CS47L63_GP2_POL                                    0x00001000  /* GP2_POL */
#define CS47L63_GP2_POL_MASK                               0x00001000  /* GP2_POL */
#define CS47L63_GP2_POL_SHIFT                                      12  /* GP2_POL */
#define CS47L63_GP2_POL_WIDTH                                       1  /* GP2_POL */
#define CS47L63_GP2_FN                                     0x000007FF  /* GP2_FN - [10:0] */
#define CS47L63_GP2_FN_MASK                                0x000007FF  /* GP2_FN - [10:0] */
#define CS47L63_GP2_FN_SHIFT                                        0  /* GP2_FN - [10:0] */
#define CS47L63_GP2_FN_WIDTH                                       11  /* GP2_FN - [10:0] */

/*
 * R45 (0xC10) - GPIO3_CTRL1
 */
#define CS47L63_GP3_DIR                                    0x80000000  /* GP3_DIR */
#define CS47L63_GP3_DIR_MASK                               0x80000000  /* GP3_DIR */
#define CS47L63_GP3_DIR_SHIFT                                      31  /* GP3_DIR */
#define CS47L63_GP3_DIR_WIDTH                                       1  /* GP3_DIR */
#define CS47L63_GP3_PU                                     0x40000000  /* GP3_PU */
#define CS47L63_GP3_PU_MASK                                0x40000000  /* GP3_PU */
#define CS47L63_GP3_PU_SHIFT                                       30  /* GP3_PU */
#define CS47L63_GP3_PU_WIDTH                                        1  /* GP3_PU */
#define CS47L63_GP3_PD                                     0x20000000  /* GP3_PD */
#define CS47L63_GP3_PD_MASK                                0x20000000  /* GP3_PD */
#define CS47L63_GP3_PD_SHIFT                                       29  /* GP3_PD */
#define CS47L63_GP3_PD_WIDTH                                        1  /* GP3_PD */
#define CS47L63_GP3_DRV_STR                                0x01000000  /* GP3_DRV_STR */
#define CS47L63_GP3_DRV_STR_MASK                           0x01000000  /* GP3_DRV_STR */
#define CS47L63_GP3_DRV_STR_SHIFT                                  24  /* GP3_DRV_STR */
#define CS47L63_GP3_DRV_STR_WIDTH                                   1  /* GP3_DRV_STR */
#define CS47L63_GP3_DBTIME                                 0x000F0000  /* GP3_DBTIME - [19:16] */
#define CS47L63_GP3_DBTIME_MASK                            0x000F0000  /* GP3_DBTIME - [19:16] */
#define CS47L63_GP3_DBTIME_SHIFT                                   16  /* GP3_DBTIME - [19:16] */
#define CS47L63_GP3_DBTIME_WIDTH                                    4  /* GP3_DBTIME - [19:16] */
#define CS47L63_GP3_LVL                                    0x00008000  /* GP3_LVL */
#define CS47L63_GP3_LVL_MASK                               0x00008000  /* GP3_LVL */
#define CS47L63_GP3_LVL_SHIFT                                      15  /* GP3_LVL */
#define CS47L63_GP3_LVL_WIDTH                                       1  /* GP3_LVL */
#define CS47L63_GP3_OP_CFG                                 0x00004000  /* GP3_OP_CFG */
#define CS47L63_GP3_OP_CFG_MASK                            0x00004000  /* GP3_OP_CFG */
#define CS47L63_GP3_OP_CFG_SHIFT                                   14  /* GP3_OP_CFG */
#define CS47L63_GP3_OP_CFG_WIDTH                                    1  /* GP3_OP_CFG */
#define CS47L63_GP3_DB                                     0x00002000  /* GP3_DB */
#define CS47L63_GP3_DB_MASK                                0x00002000  /* GP3_DB */
#define CS47L63_GP3_DB_SHIFT                                       13  /* GP3_DB */
#define CS47L63_GP3_DB_WIDTH                                        1  /* GP3_DB */
#define CS47L63_GP3_POL                                    0x00001000  /* GP3_POL */
#define CS47L63_GP3_POL_MASK                               0x00001000  /* GP3_POL */
#define CS47L63_GP3_POL_SHIFT                                      12  /* GP3_POL */
#define CS47L63_GP3_POL_WIDTH                                       1  /* GP3_POL */
#define CS47L63_GP3_FN                                     0x000007FF  /* GP3_FN - [10:0] */
#define CS47L63_GP3_FN_MASK                                0x000007FF  /* GP3_FN - [10:0] */
#define CS47L63_GP3_FN_SHIFT                                        0  /* GP3_FN - [10:0] */
#define CS47L63_GP3_FN_WIDTH                                       11  /* GP3_FN - [10:0] */

/*
 * R46 (0xC14) - GPIO4_CTRL1
 */
#define CS47L63_GP4_DIR                                    0x80000000  /* GP4_DIR */
#define CS47L63_GP4_DIR_MASK                               0x80000000  /* GP4_DIR */
#define CS47L63_GP4_DIR_SHIFT                                      31  /* GP4_DIR */
#define CS47L63_GP4_DIR_WIDTH                                       1  /* GP4_DIR */
#define CS47L63_GP4_PU                                     0x40000000  /* GP4_PU */
#define CS47L63_GP4_PU_MASK                                0x40000000  /* GP4_PU */
#define CS47L63_GP4_PU_SHIFT                                       30  /* GP4_PU */
#define CS47L63_GP4_PU_WIDTH                                        1  /* GP4_PU */
#define CS47L63_GP4_PD                                     0x20000000  /* GP4_PD */
#define CS47L63_GP4_PD_MASK                                0x20000000  /* GP4_PD */
#define CS47L63_GP4_PD_SHIFT                                       29  /* GP4_PD */
#define CS47L63_GP4_PD_WIDTH                                        1  /* GP4_PD */
#define CS47L63_GP4_DRV_STR                                0x01000000  /* GP4_DRV_STR */
#define CS47L63_GP4_DRV_STR_MASK                           0x01000000  /* GP4_DRV_STR */
#define CS47L63_GP4_DRV_STR_SHIFT                                  24  /* GP4_DRV_STR */
#define CS47L63_GP4_DRV_STR_WIDTH                                   1  /* GP4_DRV_STR */
#define CS47L63_GP4_DBTIME                                 0x000F0000  /* GP4_DBTIME - [19:16] */
#define CS47L63_GP4_DBTIME_MASK                            0x000F0000  /* GP4_DBTIME - [19:16] */
#define CS47L63_GP4_DBTIME_SHIFT                                   16  /* GP4_DBTIME - [19:16] */
#define CS47L63_GP4_DBTIME_WIDTH                                    4  /* GP4_DBTIME - [19:16] */
#define CS47L63_GP4_LVL                                    0x00008000  /* GP4_LVL */
#define CS47L63_GP4_LVL_MASK                               0x00008000  /* GP4_LVL */
#define CS47L63_GP4_LVL_SHIFT                                      15  /* GP4_LVL */
#define CS47L63_GP4_LVL_WIDTH                                       1  /* GP4_LVL */
#define CS47L63_GP4_OP_CFG                                 0x00004000  /* GP4_OP_CFG */
#define CS47L63_GP4_OP_CFG_MASK                            0x00004000  /* GP4_OP_CFG */
#define CS47L63_GP4_OP_CFG_SHIFT                                   14  /* GP4_OP_CFG */
#define CS47L63_GP4_OP_CFG_WIDTH                                    1  /* GP4_OP_CFG */
#define CS47L63_GP4_DB                                     0x00002000  /* GP4_DB */
#define CS47L63_GP4_DB_MASK                                0x00002000  /* GP4_DB */
#define CS47L63_GP4_DB_SHIFT                                       13  /* GP4_DB */
#define CS47L63_GP4_DB_WIDTH                                        1  /* GP4_DB */
#define CS47L63_GP4_POL                                    0x00001000  /* GP4_POL */
#define CS47L63_GP4_POL_MASK                               0x00001000  /* GP4_POL */
#define CS47L63_GP4_POL_SHIFT                                      12  /* GP4_POL */
#define CS47L63_GP4_POL_WIDTH                                       1  /* GP4_POL */
#define CS47L63_GP4_FN                                     0x000007FF  /* GP4_FN - [10:0] */
#define CS47L63_GP4_FN_MASK                                0x000007FF  /* GP4_FN - [10:0] */
#define CS47L63_GP4_FN_SHIFT                                        0  /* GP4_FN - [10:0] */
#define CS47L63_GP4_FN_WIDTH                                       11  /* GP4_FN - [10:0] */

/*
 * R47 (0xC18) - GPIO5_CTRL1
 */
#define CS47L63_GP5_DIR                                    0x80000000  /* GP5_DIR */
#define CS47L63_GP5_DIR_MASK                               0x80000000  /* GP5_DIR */
#define CS47L63_GP5_DIR_SHIFT                                      31  /* GP5_DIR */
#define CS47L63_GP5_DIR_WIDTH                                       1  /* GP5_DIR */
#define CS47L63_GP5_PU                                     0x40000000  /* GP5_PU */
#define CS47L63_GP5_PU_MASK                                0x40000000  /* GP5_PU */
#define CS47L63_GP5_PU_SHIFT                                       30  /* GP5_PU */
#define CS47L63_GP5_PU_WIDTH                                        1  /* GP5_PU */
#define CS47L63_GP5_PD                                     0x20000000  /* GP5_PD */
#define CS47L63_GP5_PD_MASK                                0x20000000  /* GP5_PD */
#define CS47L63_GP5_PD_SHIFT                                       29  /* GP5_PD */
#define CS47L63_GP5_PD_WIDTH                                        1  /* GP5_PD */
#define CS47L63_GP5_DRV_STR                                0x01000000  /* GP5_DRV_STR */
#define CS47L63_GP5_DRV_STR_MASK                           0x01000000  /* GP5_DRV_STR */
#define CS47L63_GP5_DRV_STR_SHIFT                                  24  /* GP5_DRV_STR */
#define CS47L63_GP5_DRV_STR_WIDTH                                   1  /* GP5_DRV_STR */
#define CS47L63_GP5_DBTIME                                 0x000F0000  /* GP5_DBTIME - [19:16] */
#define CS47L63_GP5_DBTIME_MASK                            0x000F0000  /* GP5_DBTIME - [19:16] */
#define CS47L63_GP5_DBTIME_SHIFT                                   16  /* GP5_DBTIME - [19:16] */
#define CS47L63_GP5_DBTIME_WIDTH                                    4  /* GP5_DBTIME - [19:16] */
#define CS47L63_GP5_LVL                                    0x00008000  /* GP5_LVL */
#define CS47L63_GP5_LVL_MASK                               0x00008000  /* GP5_LVL */
#define CS47L63_GP5_LVL_SHIFT                                      15  /* GP5_LVL */
#define CS47L63_GP5_LVL_WIDTH                                       1  /* GP5_LVL */
#define CS47L63_GP5_OP_CFG                                 0x00004000  /* GP5_OP_CFG */
#define CS47L63_GP5_OP_CFG_MASK                            0x00004000  /* GP5_OP_CFG */
#define CS47L63_GP5_OP_CFG_SHIFT                                   14  /* GP5_OP_CFG */
#define CS47L63_GP5_OP_CFG_WIDTH                                    1  /* GP5_OP_CFG */
#define CS47L63_GP5_DB                                     0x00002000  /* GP5_DB */
#define CS47L63_GP5_DB_MASK                                0x00002000  /* GP5_DB */
#define CS47L63_GP5_DB_SHIFT                                       13  /* GP5_DB */
#define CS47L63_GP5_DB_WIDTH                                        1  /* GP5_DB */
#define CS47L63_GP5_POL                                    0x00001000  /* GP5_POL */
#define CS47L63_GP5_POL_MASK                               0x00001000  /* GP5_POL */
#define CS47L63_GP5_POL_SHIFT                                      12  /* GP5_POL */
#define CS47L63_GP5_POL_WIDTH                                       1  /* GP5_POL */
#define CS47L63_GP5_FN                                     0x000007FF  /* GP5_FN - [10:0] */
#define CS47L63_GP5_FN_MASK                                0x000007FF  /* GP5_FN - [10:0] */
#define CS47L63_GP5_FN_SHIFT                                        0  /* GP5_FN - [10:0] */
#define CS47L63_GP5_FN_WIDTH                                       11  /* GP5_FN - [10:0] */

/*
 * R48 (0xC1C) - GPIO6_CTRL1
 */
#define CS47L63_GP6_DIR                                    0x80000000  /* GP6_DIR */
#define CS47L63_GP6_DIR_MASK                               0x80000000  /* GP6_DIR */
#define CS47L63_GP6_DIR_SHIFT                                      31  /* GP6_DIR */
#define CS47L63_GP6_DIR_WIDTH                                       1  /* GP6_DIR */
#define CS47L63_GP6_PU                                     0x40000000  /* GP6_PU */
#define CS47L63_GP6_PU_MASK                                0x40000000  /* GP6_PU */
#define CS47L63_GP6_PU_SHIFT                                       30  /* GP6_PU */
#define CS47L63_GP6_PU_WIDTH                                        1  /* GP6_PU */
#define CS47L63_GP6_PD                                     0x20000000  /* GP6_PD */
#define CS47L63_GP6_PD_MASK                                0x20000000  /* GP6_PD */
#define CS47L63_GP6_PD_SHIFT                                       29  /* GP6_PD */
#define CS47L63_GP6_PD_WIDTH                                        1  /* GP6_PD */
#define CS47L63_GP6_DRV_STR                                0x01000000  /* GP6_DRV_STR */
#define CS47L63_GP6_DRV_STR_MASK                           0x01000000  /* GP6_DRV_STR */
#define CS47L63_GP6_DRV_STR_SHIFT                                  24  /* GP6_DRV_STR */
#define CS47L63_GP6_DRV_STR_WIDTH                                   1  /* GP6_DRV_STR */
#define CS47L63_GP6_DBTIME                                 0x000F0000  /* GP6_DBTIME - [19:16] */
#define CS47L63_GP6_DBTIME_MASK                            0x000F0000  /* GP6_DBTIME - [19:16] */
#define CS47L63_GP6_DBTIME_SHIFT                                   16  /* GP6_DBTIME - [19:16] */
#define CS47L63_GP6_DBTIME_WIDTH                                    4  /* GP6_DBTIME - [19:16] */
#define CS47L63_GP6_LVL                                    0x00008000  /* GP6_LVL */
#define CS47L63_GP6_LVL_MASK                               0x00008000  /* GP6_LVL */
#define CS47L63_GP6_LVL_SHIFT                                      15  /* GP6_LVL */
#define CS47L63_GP6_LVL_WIDTH                                       1  /* GP6_LVL */
#define CS47L63_GP6_OP_CFG                                 0x00004000  /* GP6_OP_CFG */
#define CS47L63_GP6_OP_CFG_MASK                            0x00004000  /* GP6_OP_CFG */
#define CS47L63_GP6_OP_CFG_SHIFT                                   14  /* GP6_OP_CFG */
#define CS47L63_GP6_OP_CFG_WIDTH                                    1  /* GP6_OP_CFG */
#define CS47L63_GP6_DB                                     0x00002000  /* GP6_DB */
#define CS47L63_GP6_DB_MASK                                0x00002000  /* GP6_DB */
#define CS47L63_GP6_DB_SHIFT                                       13  /* GP6_DB */
#define CS47L63_GP6_DB_WIDTH                                        1  /* GP6_DB */
#define CS47L63_GP6_POL                                    0x00001000  /* GP6_POL */
#define CS47L63_GP6_POL_MASK                               0x00001000  /* GP6_POL */
#define CS47L63_GP6_POL_SHIFT                                      12  /* GP6_POL */
#define CS47L63_GP6_POL_WIDTH                                       1  /* GP6_POL */
#define CS47L63_GP6_FN                                     0x000007FF  /* GP6_FN - [10:0] */
#define CS47L63_GP6_FN_MASK                                0x000007FF  /* GP6_FN - [10:0] */
#define CS47L63_GP6_FN_SHIFT                                        0  /* GP6_FN - [10:0] */
#define CS47L63_GP6_FN_WIDTH                                       11  /* GP6_FN - [10:0] */

/*
 * R49 (0xC20) - GPIO7_CTRL1
 */
#define CS47L63_GP7_DIR                                    0x80000000  /* GP7_DIR */
#define CS47L63_GP7_DIR_MASK                               0x80000000  /* GP7_DIR */
#define CS47L63_GP7_DIR_SHIFT                                      31  /* GP7_DIR */
#define CS47L63_GP7_DIR_WIDTH                                       1  /* GP7_DIR */
#define CS47L63_GP7_PU                                     0x40000000  /* GP7_PU */
#define CS47L63_GP7_PU_MASK                                0x40000000  /* GP7_PU */
#define CS47L63_GP7_PU_SHIFT                                       30  /* GP7_PU */
#define CS47L63_GP7_PU_WIDTH                                        1  /* GP7_PU */
#define CS47L63_GP7_PD                                     0x20000000  /* GP7_PD */
#define CS47L63_GP7_PD_MASK                                0x20000000  /* GP7_PD */
#define CS47L63_GP7_PD_SHIFT                                       29  /* GP7_PD */
#define CS47L63_GP7_PD_WIDTH                                        1  /* GP7_PD */
#define CS47L63_GP7_DRV_STR                                0x01000000  /* GP7_DRV_STR */
#define CS47L63_GP7_DRV_STR_MASK                           0x01000000  /* GP7_DRV_STR */
#define CS47L63_GP7_DRV_STR_SHIFT                                  24  /* GP7_DRV_STR */
#define CS47L63_GP7_DRV_STR_WIDTH                                   1  /* GP7_DRV_STR */
#define CS47L63_GP7_DBTIME                                 0x000F0000  /* GP7_DBTIME - [19:16] */
#define CS47L63_GP7_DBTIME_MASK                            0x000F0000  /* GP7_DBTIME - [19:16] */
#define CS47L63_GP7_DBTIME_SHIFT                                   16  /* GP7_DBTIME - [19:16] */
#define CS47L63_GP7_DBTIME_WIDTH                                    4  /* GP7_DBTIME - [19:16] */
#define CS47L63_GP7_LVL                                    0x00008000  /* GP7_LVL */
#define CS47L63_GP7_LVL_MASK                               0x00008000  /* GP7_LVL */
#define CS47L63_GP7_LVL_SHIFT                                      15  /* GP7_LVL */
#define CS47L63_GP7_LVL_WIDTH                                       1  /* GP7_LVL */
#define CS47L63_GP7_OP_CFG                                 0x00004000  /* GP7_OP_CFG */
#define CS47L63_GP7_OP_CFG_MASK                            0x00004000  /* GP7_OP_CFG */
#define CS47L63_GP7_OP_CFG_SHIFT                                   14  /* GP7_OP_CFG */
#define CS47L63_GP7_OP_CFG_WIDTH                                    1  /* GP7_OP_CFG */
#define CS47L63_GP7_DB                                     0x00002000  /* GP7_DB */
#define CS47L63_GP7_DB_MASK                                0x00002000  /* GP7_DB */
#define CS47L63_GP7_DB_SHIFT                                       13  /* GP7_DB */
#define CS47L63_GP7_DB_WIDTH                                        1  /* GP7_DB */
#define CS47L63_GP7_POL                                    0x00001000  /* GP7_POL */
#define CS47L63_GP7_POL_MASK                               0x00001000  /* GP7_POL */
#define CS47L63_GP7_POL_SHIFT                                      12  /* GP7_POL */
#define CS47L63_GP7_POL_WIDTH                                       1  /* GP7_POL */
#define CS47L63_GP7_FN                                     0x000007FF  /* GP7_FN - [10:0] */
#define CS47L63_GP7_FN_MASK                                0x000007FF  /* GP7_FN - [10:0] */
#define CS47L63_GP7_FN_SHIFT                                        0  /* GP7_FN - [10:0] */
#define CS47L63_GP7_FN_WIDTH                                       11  /* GP7_FN - [10:0] */

/*
 * R50 (0xC24) - GPIO8_CTRL1
 */
#define CS47L63_GP8_DIR                                    0x80000000  /* GP8_DIR */
#define CS47L63_GP8_DIR_MASK                               0x80000000  /* GP8_DIR */
#define CS47L63_GP8_DIR_SHIFT                                      31  /* GP8_DIR */
#define CS47L63_GP8_DIR_WIDTH                                       1  /* GP8_DIR */
#define CS47L63_GP8_PU                                     0x40000000  /* GP8_PU */
#define CS47L63_GP8_PU_MASK                                0x40000000  /* GP8_PU */
#define CS47L63_GP8_PU_SHIFT                                       30  /* GP8_PU */
#define CS47L63_GP8_PU_WIDTH                                        1  /* GP8_PU */
#define CS47L63_GP8_PD                                     0x20000000  /* GP8_PD */
#define CS47L63_GP8_PD_MASK                                0x20000000  /* GP8_PD */
#define CS47L63_GP8_PD_SHIFT                                       29  /* GP8_PD */
#define CS47L63_GP8_PD_WIDTH                                        1  /* GP8_PD */
#define CS47L63_GP8_DRV_STR                                0x01000000  /* GP8_DRV_STR */
#define CS47L63_GP8_DRV_STR_MASK                           0x01000000  /* GP8_DRV_STR */
#define CS47L63_GP8_DRV_STR_SHIFT                                  24  /* GP8_DRV_STR */
#define CS47L63_GP8_DRV_STR_WIDTH                                   1  /* GP8_DRV_STR */
#define CS47L63_GP8_DBTIME                                 0x000F0000  /* GP8_DBTIME - [19:16] */
#define CS47L63_GP8_DBTIME_MASK                            0x000F0000  /* GP8_DBTIME - [19:16] */
#define CS47L63_GP8_DBTIME_SHIFT                                   16  /* GP8_DBTIME - [19:16] */
#define CS47L63_GP8_DBTIME_WIDTH                                    4  /* GP8_DBTIME - [19:16] */
#define CS47L63_GP8_LVL                                    0x00008000  /* GP8_LVL */
#define CS47L63_GP8_LVL_MASK                               0x00008000  /* GP8_LVL */
#define CS47L63_GP8_LVL_SHIFT                                      15  /* GP8_LVL */
#define CS47L63_GP8_LVL_WIDTH                                       1  /* GP8_LVL */
#define CS47L63_GP8_OP_CFG                                 0x00004000  /* GP8_OP_CFG */
#define CS47L63_GP8_OP_CFG_MASK                            0x00004000  /* GP8_OP_CFG */
#define CS47L63_GP8_OP_CFG_SHIFT                                   14  /* GP8_OP_CFG */
#define CS47L63_GP8_OP_CFG_WIDTH                                    1  /* GP8_OP_CFG */
#define CS47L63_GP8_DB                                     0x00002000  /* GP8_DB */
#define CS47L63_GP8_DB_MASK                                0x00002000  /* GP8_DB */
#define CS47L63_GP8_DB_SHIFT                                       13  /* GP8_DB */
#define CS47L63_GP8_DB_WIDTH                                        1  /* GP8_DB */
#define CS47L63_GP8_POL                                    0x00001000  /* GP8_POL */
#define CS47L63_GP8_POL_MASK                               0x00001000  /* GP8_POL */
#define CS47L63_GP8_POL_SHIFT                                      12  /* GP8_POL */
#define CS47L63_GP8_POL_WIDTH                                       1  /* GP8_POL */
#define CS47L63_GP8_FN                                     0x000007FF  /* GP8_FN - [10:0] */
#define CS47L63_GP8_FN_MASK                                0x000007FF  /* GP8_FN - [10:0] */
#define CS47L63_GP8_FN_SHIFT                                        0  /* GP8_FN - [10:0] */
#define CS47L63_GP8_FN_WIDTH                                       11  /* GP8_FN - [10:0] */

/*
 * R51 (0xC28) - GPIO9_CTRL1
 */
#define CS47L63_GP9_DIR                                    0x80000000  /* GP9_DIR */
#define CS47L63_GP9_DIR_MASK                               0x80000000  /* GP9_DIR */
#define CS47L63_GP9_DIR_SHIFT                                      31  /* GP9_DIR */
#define CS47L63_GP9_DIR_WIDTH                                       1  /* GP9_DIR */
#define CS47L63_GP9_PU                                     0x40000000  /* GP9_PU */
#define CS47L63_GP9_PU_MASK                                0x40000000  /* GP9_PU */
#define CS47L63_GP9_PU_SHIFT                                       30  /* GP9_PU */
#define CS47L63_GP9_PU_WIDTH                                        1  /* GP9_PU */
#define CS47L63_GP9_PD                                     0x20000000  /* GP9_PD */
#define CS47L63_GP9_PD_MASK                                0x20000000  /* GP9_PD */
#define CS47L63_GP9_PD_SHIFT                                       29  /* GP9_PD */
#define CS47L63_GP9_PD_WIDTH                                        1  /* GP9_PD */
#define CS47L63_GP9_DRV_STR                                0x01000000  /* GP9_DRV_STR */
#define CS47L63_GP9_DRV_STR_MASK                           0x01000000  /* GP9_DRV_STR */
#define CS47L63_GP9_DRV_STR_SHIFT                                  24  /* GP9_DRV_STR */
#define CS47L63_GP9_DRV_STR_WIDTH                                   1  /* GP9_DRV_STR */
#define CS47L63_GP9_DBTIME                                 0x000F0000  /* GP9_DBTIME - [19:16] */
#define CS47L63_GP9_DBTIME_MASK                            0x000F0000  /* GP9_DBTIME - [19:16] */
#define CS47L63_GP9_DBTIME_SHIFT                                   16  /* GP9_DBTIME - [19:16] */
#define CS47L63_GP9_DBTIME_WIDTH                                    4  /* GP9_DBTIME - [19:16] */
#define CS47L63_GP9_LVL                                    0x00008000  /* GP9_LVL */
#define CS47L63_GP9_LVL_MASK                               0x00008000  /* GP9_LVL */
#define CS47L63_GP9_LVL_SHIFT                                      15  /* GP9_LVL */
#define CS47L63_GP9_LVL_WIDTH                                       1  /* GP9_LVL */
#define CS47L63_GP9_OP_CFG                                 0x00004000  /* GP9_OP_CFG */
#define CS47L63_GP9_OP_CFG_MASK                            0x00004000  /* GP9_OP_CFG */
#define CS47L63_GP9_OP_CFG_SHIFT                                   14  /* GP9_OP_CFG */
#define CS47L63_GP9_OP_CFG_WIDTH                                    1  /* GP9_OP_CFG */
#define CS47L63_GP9_DB                                     0x00002000  /* GP9_DB */
#define CS47L63_GP9_DB_MASK                                0x00002000  /* GP9_DB */
#define CS47L63_GP9_DB_SHIFT                                       13  /* GP9_DB */
#define CS47L63_GP9_DB_WIDTH                                        1  /* GP9_DB */
#define CS47L63_GP9_POL                                    0x00001000  /* GP9_POL */
#define CS47L63_GP9_POL_MASK                               0x00001000  /* GP9_POL */
#define CS47L63_GP9_POL_SHIFT                                      12  /* GP9_POL */
#define CS47L63_GP9_POL_WIDTH                                       1  /* GP9_POL */
#define CS47L63_GP9_FN                                     0x000007FF  /* GP9_FN - [10:0] */
#define CS47L63_GP9_FN_MASK                                0x000007FF  /* GP9_FN - [10:0] */
#define CS47L63_GP9_FN_SHIFT                                        0  /* GP9_FN - [10:0] */
#define CS47L63_GP9_FN_WIDTH                                       11  /* GP9_FN - [10:0] */

/*
 * R52 (0xC2C) - GPIO10_CTRL1
 */
#define CS47L63_GP10_DIR                                   0x80000000  /* GP10_DIR */
#define CS47L63_GP10_DIR_MASK                              0x80000000  /* GP10_DIR */
#define CS47L63_GP10_DIR_SHIFT                                     31  /* GP10_DIR */
#define CS47L63_GP10_DIR_WIDTH                                      1  /* GP10_DIR */
#define CS47L63_GP10_PU                                    0x40000000  /* GP10_PU */
#define CS47L63_GP10_PU_MASK                               0x40000000  /* GP10_PU */
#define CS47L63_GP10_PU_SHIFT                                      30  /* GP10_PU */
#define CS47L63_GP10_PU_WIDTH                                       1  /* GP10_PU */
#define CS47L63_GP10_PD                                    0x20000000  /* GP10_PD */
#define CS47L63_GP10_PD_MASK                               0x20000000  /* GP10_PD */
#define CS47L63_GP10_PD_SHIFT                                      29  /* GP10_PD */
#define CS47L63_GP10_PD_WIDTH                                       1  /* GP10_PD */
#define CS47L63_GP10_DRV_STR                               0x01000000  /* GP10_DRV_STR */
#define CS47L63_GP10_DRV_STR_MASK                          0x01000000  /* GP10_DRV_STR */
#define CS47L63_GP10_DRV_STR_SHIFT                                 24  /* GP10_DRV_STR */
#define CS47L63_GP10_DRV_STR_WIDTH                                  1  /* GP10_DRV_STR */
#define CS47L63_GP10_DBTIME                                0x000F0000  /* GP10_DBTIME - [19:16] */
#define CS47L63_GP10_DBTIME_MASK                           0x000F0000  /* GP10_DBTIME - [19:16] */
#define CS47L63_GP10_DBTIME_SHIFT                                  16  /* GP10_DBTIME - [19:16] */
#define CS47L63_GP10_DBTIME_WIDTH                                   4  /* GP10_DBTIME - [19:16] */
#define CS47L63_GP10_LVL                                   0x00008000  /* GP10_LVL */
#define CS47L63_GP10_LVL_MASK                              0x00008000  /* GP10_LVL */
#define CS47L63_GP10_LVL_SHIFT                                     15  /* GP10_LVL */
#define CS47L63_GP10_LVL_WIDTH                                      1  /* GP10_LVL */
#define CS47L63_GP10_OP_CFG                                0x00004000  /* GP10_OP_CFG */
#define CS47L63_GP10_OP_CFG_MASK                           0x00004000  /* GP10_OP_CFG */
#define CS47L63_GP10_OP_CFG_SHIFT                                  14  /* GP10_OP_CFG */
#define CS47L63_GP10_OP_CFG_WIDTH                                   1  /* GP10_OP_CFG */
#define CS47L63_GP10_DB                                    0x00002000  /* GP10_DB */
#define CS47L63_GP10_DB_MASK                               0x00002000  /* GP10_DB */
#define CS47L63_GP10_DB_SHIFT                                      13  /* GP10_DB */
#define CS47L63_GP10_DB_WIDTH                                       1  /* GP10_DB */
#define CS47L63_GP10_POL                                   0x00001000  /* GP10_POL */
#define CS47L63_GP10_POL_MASK                              0x00001000  /* GP10_POL */
#define CS47L63_GP10_POL_SHIFT                                     12  /* GP10_POL */
#define CS47L63_GP10_POL_WIDTH                                      1  /* GP10_POL */
#define CS47L63_GP10_FN                                    0x000007FF  /* GP10_FN - [10:0] */
#define CS47L63_GP10_FN_MASK                               0x000007FF  /* GP10_FN - [10:0] */
#define CS47L63_GP10_FN_SHIFT                                       0  /* GP10_FN - [10:0] */
#define CS47L63_GP10_FN_WIDTH                                      11  /* GP10_FN - [10:0] */

/*
 * R53 (0xC30) - GPIO11_CTRL1
 */
#define CS47L63_GP11_DIR                                   0x80000000  /* GP11_DIR */
#define CS47L63_GP11_DIR_MASK                              0x80000000  /* GP11_DIR */
#define CS47L63_GP11_DIR_SHIFT                                     31  /* GP11_DIR */
#define CS47L63_GP11_DIR_WIDTH                                      1  /* GP11_DIR */
#define CS47L63_GP11_PU                                    0x40000000  /* GP11_PU */
#define CS47L63_GP11_PU_MASK                               0x40000000  /* GP11_PU */
#define CS47L63_GP11_PU_SHIFT                                      30  /* GP11_PU */
#define CS47L63_GP11_PU_WIDTH                                       1  /* GP11_PU */
#define CS47L63_GP11_PD                                    0x20000000  /* GP11_PD */
#define CS47L63_GP11_PD_MASK                               0x20000000  /* GP11_PD */
#define CS47L63_GP11_PD_SHIFT                                      29  /* GP11_PD */
#define CS47L63_GP11_PD_WIDTH                                       1  /* GP11_PD */
#define CS47L63_GP11_DRV_STR                               0x01000000  /* GP11_DRV_STR */
#define CS47L63_GP11_DRV_STR_MASK                          0x01000000  /* GP11_DRV_STR */
#define CS47L63_GP11_DRV_STR_SHIFT                                 24  /* GP11_DRV_STR */
#define CS47L63_GP11_DRV_STR_WIDTH                                  1  /* GP11_DRV_STR */
#define CS47L63_GP11_DBTIME                                0x000F0000  /* GP11_DBTIME - [19:16] */
#define CS47L63_GP11_DBTIME_MASK                           0x000F0000  /* GP11_DBTIME - [19:16] */
#define CS47L63_GP11_DBTIME_SHIFT                                  16  /* GP11_DBTIME - [19:16] */
#define CS47L63_GP11_DBTIME_WIDTH                                   4  /* GP11_DBTIME - [19:16] */
#define CS47L63_GP11_LVL                                   0x00008000  /* GP11_LVL */
#define CS47L63_GP11_LVL_MASK                              0x00008000  /* GP11_LVL */
#define CS47L63_GP11_LVL_SHIFT                                     15  /* GP11_LVL */
#define CS47L63_GP11_LVL_WIDTH                                      1  /* GP11_LVL */
#define CS47L63_GP11_OP_CFG                                0x00004000  /* GP11_OP_CFG */
#define CS47L63_GP11_OP_CFG_MASK                           0x00004000  /* GP11_OP_CFG */
#define CS47L63_GP11_OP_CFG_SHIFT                                  14  /* GP11_OP_CFG */
#define CS47L63_GP11_OP_CFG_WIDTH                                   1  /* GP11_OP_CFG */
#define CS47L63_GP11_DB                                    0x00002000  /* GP11_DB */
#define CS47L63_GP11_DB_MASK                               0x00002000  /* GP11_DB */
#define CS47L63_GP11_DB_SHIFT                                      13  /* GP11_DB */
#define CS47L63_GP11_DB_WIDTH                                       1  /* GP11_DB */
#define CS47L63_GP11_POL                                   0x00001000  /* GP11_POL */
#define CS47L63_GP11_POL_MASK                              0x00001000  /* GP11_POL */
#define CS47L63_GP11_POL_SHIFT                                     12  /* GP11_POL */
#define CS47L63_GP11_POL_WIDTH                                      1  /* GP11_POL */
#define CS47L63_GP11_FN                                    0x000007FF  /* GP11_FN - [10:0] */
#define CS47L63_GP11_FN_MASK                               0x000007FF  /* GP11_FN - [10:0] */
#define CS47L63_GP11_FN_SHIFT                                       0  /* GP11_FN - [10:0] */
#define CS47L63_GP11_FN_WIDTH                                      11  /* GP11_FN - [10:0] */

/*
 * R54 (0xC34) - GPIO12_CTRL1
 */
#define CS47L63_GP12_DIR                                   0x80000000  /* GP12_DIR */
#define CS47L63_GP12_DIR_MASK                              0x80000000  /* GP12_DIR */
#define CS47L63_GP12_DIR_SHIFT                                     31  /* GP12_DIR */
#define CS47L63_GP12_DIR_WIDTH                                      1  /* GP12_DIR */
#define CS47L63_GP12_PU                                    0x40000000  /* GP12_PU */
#define CS47L63_GP12_PU_MASK                               0x40000000  /* GP12_PU */
#define CS47L63_GP12_PU_SHIFT                                      30  /* GP12_PU */
#define CS47L63_GP12_PU_WIDTH                                       1  /* GP12_PU */
#define CS47L63_GP12_PD                                    0x20000000  /* GP12_PD */
#define CS47L63_GP12_PD_MASK                               0x20000000  /* GP12_PD */
#define CS47L63_GP12_PD_SHIFT                                      29  /* GP12_PD */
#define CS47L63_GP12_PD_WIDTH                                       1  /* GP12_PD */
#define CS47L63_GP12_DRV_STR                               0x01000000  /* GP12_DRV_STR */
#define CS47L63_GP12_DRV_STR_MASK                          0x01000000  /* GP12_DRV_STR */
#define CS47L63_GP12_DRV_STR_SHIFT                                 24  /* GP12_DRV_STR */
#define CS47L63_GP12_DRV_STR_WIDTH                                  1  /* GP12_DRV_STR */
#define CS47L63_GP12_DBTIME                                0x000F0000  /* GP12_DBTIME - [19:16] */
#define CS47L63_GP12_DBTIME_MASK                           0x000F0000  /* GP12_DBTIME - [19:16] */
#define CS47L63_GP12_DBTIME_SHIFT                                  16  /* GP12_DBTIME - [19:16] */
#define CS47L63_GP12_DBTIME_WIDTH                                   4  /* GP12_DBTIME - [19:16] */
#define CS47L63_GP12_LVL                                   0x00008000  /* GP12_LVL */
#define CS47L63_GP12_LVL_MASK                              0x00008000  /* GP12_LVL */
#define CS47L63_GP12_LVL_SHIFT                                     15  /* GP12_LVL */
#define CS47L63_GP12_LVL_WIDTH                                      1  /* GP12_LVL */
#define CS47L63_GP12_OP_CFG                                0x00004000  /* GP12_OP_CFG */
#define CS47L63_GP12_OP_CFG_MASK                           0x00004000  /* GP12_OP_CFG */
#define CS47L63_GP12_OP_CFG_SHIFT                                  14  /* GP12_OP_CFG */
#define CS47L63_GP12_OP_CFG_WIDTH                                   1  /* GP12_OP_CFG */
#define CS47L63_GP12_DB                                    0x00002000  /* GP12_DB */
#define CS47L63_GP12_DB_MASK                               0x00002000  /* GP12_DB */
#define CS47L63_GP12_DB_SHIFT                                      13  /* GP12_DB */
#define CS47L63_GP12_DB_WIDTH                                       1  /* GP12_DB */
#define CS47L63_GP12_POL                                   0x00001000  /* GP12_POL */
#define CS47L63_GP12_POL_MASK                              0x00001000  /* GP12_POL */
#define CS47L63_GP12_POL_SHIFT                                     12  /* GP12_POL */
#define CS47L63_GP12_POL_WIDTH                                      1  /* GP12_POL */
#define CS47L63_GP12_FN                                    0x000007FF  /* GP12_FN - [10:0] */
#define CS47L63_GP12_FN_MASK                               0x000007FF  /* GP12_FN - [10:0] */
#define CS47L63_GP12_FN_SHIFT                                       0  /* GP12_FN - [10:0] */
#define CS47L63_GP12_FN_WIDTH                                      11  /* GP12_FN - [10:0] */

/*
 * R55 (0x1004) - SPI1_CFG_1
 */
#define CS47L63_SPI1_MOSI_SDA_DRV_STR                      0x00000200  /* SPI1_MOSI_SDA_DRV_STR */
#define CS47L63_SPI1_MOSI_SDA_DRV_STR_MASK                 0x00000200  /* SPI1_MOSI_SDA_DRV_STR */
#define CS47L63_SPI1_MOSI_SDA_DRV_STR_SHIFT                         9  /* SPI1_MOSI_SDA_DRV_STR */
#define CS47L63_SPI1_MOSI_SDA_DRV_STR_WIDTH                         1  /* SPI1_MOSI_SDA_DRV_STR */
#define CS47L63_SPI1_MISO_SCL_DRV_STR                      0x00000100  /* SPI1_MISO_SCL_DRV_STR */
#define CS47L63_SPI1_MISO_SCL_DRV_STR_MASK                 0x00000100  /* SPI1_MISO_SCL_DRV_STR */
#define CS47L63_SPI1_MISO_SCL_DRV_STR_SHIFT                         8  /* SPI1_MISO_SCL_DRV_STR */
#define CS47L63_SPI1_MISO_SCL_DRV_STR_WIDTH                         1  /* SPI1_MISO_SCL_DRV_STR */
#define CS47L63_SPI1_MISO_SCL_PD                           0x00000080  /* SPI1_MISO_SCL_PD */
#define CS47L63_SPI1_MISO_SCL_PD_MASK                      0x00000080  /* SPI1_MISO_SCL_PD */
#define CS47L63_SPI1_MISO_SCL_PD_SHIFT                              7  /* SPI1_MISO_SCL_PD */
#define CS47L63_SPI1_MISO_SCL_PD_WIDTH                              1  /* SPI1_MISO_SCL_PD */

/*
 * R56 (0x1020) - OUTPUT_SYS_CLK
 */
#define CS47L63_OPCLK_EN                                   0x00008000  /* OPCLK_EN */
#define CS47L63_OPCLK_EN_MASK                              0x00008000  /* OPCLK_EN */
#define CS47L63_OPCLK_EN_SHIFT                                     15  /* OPCLK_EN */
#define CS47L63_OPCLK_EN_WIDTH                                      1  /* OPCLK_EN */
#define CS47L63_OPCLK_DIV                                  0x000000F8  /* OPCLK_DIV - [7:3] */
#define CS47L63_OPCLK_DIV_MASK                             0x000000F8  /* OPCLK_DIV - [7:3] */
#define CS47L63_OPCLK_DIV_SHIFT                                     3  /* OPCLK_DIV - [7:3] */
#define CS47L63_OPCLK_DIV_WIDTH                                     5  /* OPCLK_DIV - [7:3] */
#define CS47L63_OPCLK_SEL                                  0x00000007  /* OPCLK_SEL - [2:0] */
#define CS47L63_OPCLK_SEL_MASK                             0x00000007  /* OPCLK_SEL - [2:0] */
#define CS47L63_OPCLK_SEL_SHIFT                                     0  /* OPCLK_SEL - [2:0] */
#define CS47L63_OPCLK_SEL_WIDTH                                     3  /* OPCLK_SEL - [2:0] */

/*
 * R57 (0x1024) - OUTPUT_ASYNC_CLK
 */
#define CS47L63_OPCLK_ASYNC_ENA                            0x00008000  /* OPCLK_ASYNC_ENA */
#define CS47L63_OPCLK_ASYNC_ENA_MASK                       0x00008000  /* OPCLK_ASYNC_ENA */
#define CS47L63_OPCLK_ASYNC_ENA_SHIFT                              15  /* OPCLK_ASYNC_ENA */
#define CS47L63_OPCLK_ASYNC_ENA_WIDTH                               1  /* OPCLK_ASYNC_ENA */
#define CS47L63_OPCLK_ASYNC_DIV                            0x000000F8  /* OPCLK_ASYNC_DIV - [7:3] */
#define CS47L63_OPCLK_ASYNC_DIV_MASK                       0x000000F8  /* OPCLK_ASYNC_DIV - [7:3] */
#define CS47L63_OPCLK_ASYNC_DIV_SHIFT                               3  /* OPCLK_ASYNC_DIV - [7:3] */
#define CS47L63_OPCLK_ASYNC_DIV_WIDTH                               5  /* OPCLK_ASYNC_DIV - [7:3] */
#define CS47L63_OPCLK_ASYNC_SEL                            0x00000007  /* OPCLK_ASYNC_SEL - [2:0] */
#define CS47L63_OPCLK_ASYNC_SEL_MASK                       0x00000007  /* OPCLK_ASYNC_SEL - [2:0] */
#define CS47L63_OPCLK_ASYNC_SEL_SHIFT                               0  /* OPCLK_ASYNC_SEL - [2:0] */
#define CS47L63_OPCLK_ASYNC_SEL_WIDTH                               3  /* OPCLK_ASYNC_SEL - [2:0] */

/*
 * R58 (0x1030) - CLKGEN_PAD_CTRL
 */
#define CS47L63_MCLK2_PD                                   0x00000100  /* MCLK2_PD */
#define CS47L63_MCLK2_PD_MASK                              0x00000100  /* MCLK2_PD */
#define CS47L63_MCLK2_PD_SHIFT                                      8  /* MCLK2_PD */
#define CS47L63_MCLK2_PD_WIDTH                                      1  /* MCLK2_PD */
#define CS47L63_MCLK1_PD                                   0x00000080  /* MCLK1_PD */
#define CS47L63_MCLK1_PD_MASK                              0x00000080  /* MCLK1_PD */
#define CS47L63_MCLK1_PD_SHIFT                                      7  /* MCLK1_PD */
#define CS47L63_MCLK1_PD_WIDTH                                      1  /* MCLK1_PD */

/*
 * R59 (0x1034) - PDM_PAD_CTRL
 */
#define CS47L63_IN2_PDMDATA_PD                             0x00000020  /* IN2_PDMDATA_PD */
#define CS47L63_IN2_PDMDATA_PD_MASK                        0x00000020  /* IN2_PDMDATA_PD */
#define CS47L63_IN2_PDMDATA_PD_SHIFT                                5  /* IN2_PDMDATA_PD */
#define CS47L63_IN2_PDMDATA_PD_WIDTH                                1  /* IN2_PDMDATA_PD */
#define CS47L63_IN1_PDMDATA_PD                             0x00000010  /* IN1_PDMDATA_PD */
#define CS47L63_IN1_PDMDATA_PD_MASK                        0x00000010  /* IN1_PDMDATA_PD */
#define CS47L63_IN1_PDMDATA_PD_SHIFT                                4  /* IN1_PDMDATA_PD */
#define CS47L63_IN1_PDMDATA_PD_WIDTH                                1  /* IN1_PDMDATA_PD */

/*
 * R60 (0x103C) - MISC_TST_CTRL1
 */
#define CS47L63_DSP_JTAG_MODE                              0x00010000  /* DSP_JTAG_MODE */
#define CS47L63_DSP_JTAG_MODE_MASK                         0x00010000  /* DSP_JTAG_MODE */
#define CS47L63_DSP_JTAG_MODE_SHIFT                                16  /* DSP_JTAG_MODE */
#define CS47L63_DSP_JTAG_MODE_WIDTH                                 1  /* DSP_JTAG_MODE */
#define CS47L63_TST_SPRAM_RWM_CTRL                         0x000001C0  /* TST_SPRAM_RWM_CTRL - [8:6] */
#define CS47L63_TST_SPRAM_RWM_CTRL_MASK                    0x000001C0  /* TST_SPRAM_RWM_CTRL - [8:6] */
#define CS47L63_TST_SPRAM_RWM_CTRL_SHIFT                            6  /* TST_SPRAM_RWM_CTRL - [8:6] */
#define CS47L63_TST_SPRAM_RWM_CTRL_WIDTH                            3  /* TST_SPRAM_RWM_CTRL - [8:6] */
#define CS47L63_TST_DPRAM_RWM_CTRL                         0x00000038  /* TST_DPRAM_RWM_CTRL - [5:3] */
#define CS47L63_TST_DPRAM_RWM_CTRL_MASK                    0x00000038  /* TST_DPRAM_RWM_CTRL - [5:3] */
#define CS47L63_TST_DPRAM_RWM_CTRL_SHIFT                            3  /* TST_DPRAM_RWM_CTRL - [5:3] */
#define CS47L63_TST_DPRAM_RWM_CTRL_WIDTH                            3  /* TST_DPRAM_RWM_CTRL - [5:3] */
#define CS47L63_TST_ROM_RM_CTRL                            0x00000007  /* TST_ROM_RM_CTRL - [2:0] */
#define CS47L63_TST_ROM_RM_CTRL_MASK                       0x00000007  /* TST_ROM_RM_CTRL - [2:0] */
#define CS47L63_TST_ROM_RM_CTRL_SHIFT                               0  /* TST_ROM_RM_CTRL - [2:0] */
#define CS47L63_TST_ROM_RM_CTRL_WIDTH                               3  /* TST_ROM_RM_CTRL - [2:0] */

/*
 * R61 (0x104C) - OUTPUT_DSP_CLK
 */
#define CS47L63_OPCLK_DSP_EN                               0x00008000  /* OPCLK_DSP_EN */
#define CS47L63_OPCLK_DSP_EN_MASK                          0x00008000  /* OPCLK_DSP_EN */
#define CS47L63_OPCLK_DSP_EN_SHIFT                                 15  /* OPCLK_DSP_EN */
#define CS47L63_OPCLK_DSP_EN_WIDTH                                  1  /* OPCLK_DSP_EN */
#define CS47L63_OPCLK_DSP_DIV                              0x000000F8  /* OPCLK_DSP_DIV - [7:3] */
#define CS47L63_OPCLK_DSP_DIV_MASK                         0x000000F8  /* OPCLK_DSP_DIV - [7:3] */
#define CS47L63_OPCLK_DSP_DIV_SHIFT                                 3  /* OPCLK_DSP_DIV - [7:3] */
#define CS47L63_OPCLK_DSP_DIV_WIDTH                                 5  /* OPCLK_DSP_DIV - [7:3] */
#define CS47L63_OPCLK_DSP_SEL                              0x00000007  /* OPCLK_DSP_SEL - [2:0] */
#define CS47L63_OPCLK_DSP_SEL_MASK                         0x00000007  /* OPCLK_DSP_SEL - [2:0] */
#define CS47L63_OPCLK_DSP_SEL_SHIFT                                 0  /* OPCLK_DSP_SEL - [2:0] */
#define CS47L63_OPCLK_DSP_SEL_WIDTH                                 3  /* OPCLK_DSP_SEL - [2:0] */

/*
 * R62 (0x1060) - PAD_CTRL_SPARE
 */
#define CS47L63_PAD_CTRL_SPARE_MASK                        0x000000FF  /* PAD_CTRL_SPARE - [7:0] */
#define CS47L63_PAD_CTRL_SPARE_SHIFT                                0  /* PAD_CTRL_SPARE - [7:0] */
#define CS47L63_PAD_CTRL_SPARE_WIDTH                                8  /* PAD_CTRL_SPARE - [7:0] */

/*
 * R63 (0x1400) - CLOCK32K
 */
#define CS47L63_CLK_32K_EN                                 0x00000040  /* CLK_32K_EN */
#define CS47L63_CLK_32K_EN_MASK                            0x00000040  /* CLK_32K_EN */
#define CS47L63_CLK_32K_EN_SHIFT                                    6  /* CLK_32K_EN */
#define CS47L63_CLK_32K_EN_WIDTH                                    1  /* CLK_32K_EN */
#define CS47L63_CLK_32K_SRC                                0x00000003  /* CLK_32K_SRC - [1:0] */
#define CS47L63_CLK_32K_SRC_MASK                           0x00000003  /* CLK_32K_SRC - [1:0] */
#define CS47L63_CLK_32K_SRC_SHIFT                                   0  /* CLK_32K_SRC - [1:0] */
#define CS47L63_CLK_32K_SRC_WIDTH                                   2  /* CLK_32K_SRC - [1:0] */

/*
 * R64 (0x1404) - SYSTEM_CLOCK1
 */
#define CS47L63_SYSCLK_FRAC                                0x00008000  /* SYSCLK_FRAC */
#define CS47L63_SYSCLK_FRAC_MASK                           0x00008000  /* SYSCLK_FRAC */
#define CS47L63_SYSCLK_FRAC_SHIFT                                  15  /* SYSCLK_FRAC */
#define CS47L63_SYSCLK_FRAC_WIDTH                                   1  /* SYSCLK_FRAC */
#define CS47L63_SYSCLK_FREQ                                0x00000700  /* SYSCLK_FREQ - [10:8] */
#define CS47L63_SYSCLK_FREQ_MASK                           0x00000700  /* SYSCLK_FREQ - [10:8] */
#define CS47L63_SYSCLK_FREQ_SHIFT                                   8  /* SYSCLK_FREQ - [10:8] */
#define CS47L63_SYSCLK_FREQ_WIDTH                                   3  /* SYSCLK_FREQ - [10:8] */
#define CS47L63_SYSCLK_EN                                  0x00000040  /* SYSCLK_EN */
#define CS47L63_SYSCLK_EN_MASK                             0x00000040  /* SYSCLK_EN */
#define CS47L63_SYSCLK_EN_SHIFT                                     6  /* SYSCLK_EN */
#define CS47L63_SYSCLK_EN_WIDTH                                     1  /* SYSCLK_EN */
#define CS47L63_SYSCLK_SRC                                 0x0000001F  /* SYSCLK_SRC - [4:0] */
#define CS47L63_SYSCLK_SRC_MASK                            0x0000001F  /* SYSCLK_SRC - [4:0] */
#define CS47L63_SYSCLK_SRC_SHIFT                                    0  /* SYSCLK_SRC - [4:0] */
#define CS47L63_SYSCLK_SRC_WIDTH                                    5  /* SYSCLK_SRC - [4:0] */

/*
 * R65 (0x1408) - SYSTEM_CLOCK2
 */
#define CS47L63_SYSCLK_FREQ_STS                            0x00000700  /* SYSCLK_FREQ_STS - [10:8] */
#define CS47L63_SYSCLK_FREQ_STS_MASK                       0x00000700  /* SYSCLK_FREQ_STS - [10:8] */
#define CS47L63_SYSCLK_FREQ_STS_SHIFT                               8  /* SYSCLK_FREQ_STS - [10:8] */
#define CS47L63_SYSCLK_FREQ_STS_WIDTH                               3  /* SYSCLK_FREQ_STS - [10:8] */
#define CS47L63_SYSCLK_STS                                 0x00000040  /* SYSCLK_STS */
#define CS47L63_SYSCLK_STS_MASK                            0x00000040  /* SYSCLK_STS */
#define CS47L63_SYSCLK_STS_SHIFT                                    6  /* SYSCLK_STS */
#define CS47L63_SYSCLK_STS_WIDTH                                    1  /* SYSCLK_STS */
#define CS47L63_SYSCLK_SRC_STS                             0x0000001F  /* SYSCLK_SRC_STS - [4:0] */
#define CS47L63_SYSCLK_SRC_STS_MASK                        0x0000001F  /* SYSCLK_SRC_STS - [4:0] */
#define CS47L63_SYSCLK_SRC_STS_SHIFT                                0  /* SYSCLK_SRC_STS - [4:0] */
#define CS47L63_SYSCLK_SRC_STS_WIDTH                                5  /* SYSCLK_SRC_STS - [4:0] */

/*
 * R66 (0x140C) - SYSTEM_CLOCK3
 */
#define CS47L63_MST_RDY_CLK_100M                           0x00002000  /* MST_RDY_CLK_100M */
#define CS47L63_MST_RDY_CLK_100M_MASK                      0x00002000  /* MST_RDY_CLK_100M */
#define CS47L63_MST_RDY_CLK_100M_SHIFT                             13  /* MST_RDY_CLK_100M */
#define CS47L63_MST_RDY_CLK_100M_WIDTH                              1  /* MST_RDY_CLK_100M */
#define CS47L63_MST_RDY_CLK_50M                            0x00000800  /* MST_RDY_CLK_50M */
#define CS47L63_MST_RDY_CLK_50M_MASK                       0x00000800  /* MST_RDY_CLK_50M */
#define CS47L63_MST_RDY_CLK_50M_SHIFT                              11  /* MST_RDY_CLK_50M */
#define CS47L63_MST_RDY_CLK_50M_WIDTH                               1  /* MST_RDY_CLK_50M */
#define CS47L63_MST_RDY_CLK_24M                            0x00000400  /* MST_RDY_CLK_24M */
#define CS47L63_MST_RDY_CLK_24M_MASK                       0x00000400  /* MST_RDY_CLK_24M */
#define CS47L63_MST_RDY_CLK_24M_SHIFT                              10  /* MST_RDY_CLK_24M */
#define CS47L63_MST_RDY_CLK_24M_WIDTH                               1  /* MST_RDY_CLK_24M */
#define CS47L63_MST_RDY_CLK_12M                            0x00000200  /* MST_RDY_CLK_12M */
#define CS47L63_MST_RDY_CLK_12M_MASK                       0x00000200  /* MST_RDY_CLK_12M */
#define CS47L63_MST_RDY_CLK_12M_SHIFT                               9  /* MST_RDY_CLK_12M */
#define CS47L63_MST_RDY_CLK_12M_WIDTH                               1  /* MST_RDY_CLK_12M */
#define CS47L63_MST_RDY_CLK_6M                             0x00000100  /* MST_RDY_CLK_6M */
#define CS47L63_MST_RDY_CLK_6M_MASK                        0x00000100  /* MST_RDY_CLK_6M */
#define CS47L63_MST_RDY_CLK_6M_SHIFT                                8  /* MST_RDY_CLK_6M */
#define CS47L63_MST_RDY_CLK_6M_WIDTH                                1  /* MST_RDY_CLK_6M */
#define CS47L63_MST_REQ_CLK_100M                           0x00000020  /* MST_REQ_CLK_100M */
#define CS47L63_MST_REQ_CLK_100M_MASK                      0x00000020  /* MST_REQ_CLK_100M */
#define CS47L63_MST_REQ_CLK_100M_SHIFT                              5  /* MST_REQ_CLK_100M */
#define CS47L63_MST_REQ_CLK_100M_WIDTH                              1  /* MST_REQ_CLK_100M */
#define CS47L63_MST_REQ_CLK_50M                            0x00000008  /* MST_REQ_CLK_50M */
#define CS47L63_MST_REQ_CLK_50M_MASK                       0x00000008  /* MST_REQ_CLK_50M */
#define CS47L63_MST_REQ_CLK_50M_SHIFT                               3  /* MST_REQ_CLK_50M */
#define CS47L63_MST_REQ_CLK_50M_WIDTH                               1  /* MST_REQ_CLK_50M */
#define CS47L63_MST_REQ_CLK_24M                            0x00000004  /* MST_REQ_CLK_24M */
#define CS47L63_MST_REQ_CLK_24M_MASK                       0x00000004  /* MST_REQ_CLK_24M */
#define CS47L63_MST_REQ_CLK_24M_SHIFT                               2  /* MST_REQ_CLK_24M */
#define CS47L63_MST_REQ_CLK_24M_WIDTH                               1  /* MST_REQ_CLK_24M */
#define CS47L63_MST_REQ_CLK_12M                            0x00000002  /* MST_REQ_CLK_12M */
#define CS47L63_MST_REQ_CLK_12M_MASK                       0x00000002  /* MST_REQ_CLK_12M */
#define CS47L63_MST_REQ_CLK_12M_SHIFT                               1  /* MST_REQ_CLK_12M */
#define CS47L63_MST_REQ_CLK_12M_WIDTH                               1  /* MST_REQ_CLK_12M */
#define CS47L63_MST_REQ_CLK_6M                             0x00000001  /* MST_REQ_CLK_6M */
#define CS47L63_MST_REQ_CLK_6M_MASK                        0x00000001  /* MST_REQ_CLK_6M */
#define CS47L63_MST_REQ_CLK_6M_SHIFT                                0  /* MST_REQ_CLK_6M */
#define CS47L63_MST_REQ_CLK_6M_WIDTH                                1  /* MST_REQ_CLK_6M */

/*
 * R67 (0x1410) - SYSTEM_CLOCK4
 */
#define CS47L63_INHIBIT_OSC                                0x00000008  /* INHIBIT_OSC */
#define CS47L63_INHIBIT_OSC_MASK                           0x00000008  /* INHIBIT_OSC */
#define CS47L63_INHIBIT_OSC_SHIFT                                   3  /* INHIBIT_OSC */
#define CS47L63_INHIBIT_OSC_WIDTH                                   1  /* INHIBIT_OSC */
#define CS47L63_CLK_CTRL_FRC                               0x00000002  /* CLK_CTRL_FRC */
#define CS47L63_CLK_CTRL_FRC_MASK                          0x00000002  /* CLK_CTRL_FRC */
#define CS47L63_CLK_CTRL_FRC_SHIFT                                  1  /* CLK_CTRL_FRC */
#define CS47L63_CLK_CTRL_FRC_WIDTH                                  1  /* CLK_CTRL_FRC */
#define CS47L63_SYSCLK_DET_FRC                             0x00000001  /* SYSCLK_DET_FRC */
#define CS47L63_SYSCLK_DET_FRC_MASK                        0x00000001  /* SYSCLK_DET_FRC */
#define CS47L63_SYSCLK_DET_FRC_SHIFT                                0  /* SYSCLK_DET_FRC */
#define CS47L63_SYSCLK_DET_FRC_WIDTH                                1  /* SYSCLK_DET_FRC */

/*
 * R68 (0x1414) - SYSTEM_CLOCK5
 */
#define CS47L63_FRAME_SYS_MSTR_TRACKER_DIS                 0x00000800  /* FRAME_SYS_MSTR_TRACKER_DIS */
#define CS47L63_FRAME_SYS_MSTR_TRACKER_DIS_MASK            0x00000800  /* FRAME_SYS_MSTR_TRACKER_DIS */
#define CS47L63_FRAME_SYS_MSTR_TRACKER_DIS_SHIFT                   11  /* FRAME_SYS_MSTR_TRACKER_DIS */
#define CS47L63_FRAME_SYS_MSTR_TRACKER_DIS_WIDTH                    1  /* FRAME_SYS_MSTR_TRACKER_DIS */
#define CS47L63_FRAME_SYS_SLV_CNT                          0x000007FE  /* FRAME_SYS_SLV_CNT - [10:1] */
#define CS47L63_FRAME_SYS_SLV_CNT_MASK                     0x000007FE  /* FRAME_SYS_SLV_CNT - [10:1] */
#define CS47L63_FRAME_SYS_SLV_CNT_SHIFT                             1  /* FRAME_SYS_SLV_CNT - [10:1] */
#define CS47L63_FRAME_SYS_SLV_CNT_WIDTH                            10  /* FRAME_SYS_SLV_CNT - [10:1] */
#define CS47L63_FRAME_SYS_EN                               0x00000001  /* FRAME_SYS_EN */
#define CS47L63_FRAME_SYS_EN_MASK                          0x00000001  /* FRAME_SYS_EN */
#define CS47L63_FRAME_SYS_EN_SHIFT                                  0  /* FRAME_SYS_EN */
#define CS47L63_FRAME_SYS_EN_WIDTH                                  1  /* FRAME_SYS_EN */

/*
 * R69 (0x1418) - SYSTEM_CLOCK6
 */
#define CS47L63_SYS_FRAME_SLV_MASK                         0x00000003  /* SYS_FRAME_SLV - [1:0] */
#define CS47L63_SYS_FRAME_SLV_SHIFT                                 0  /* SYS_FRAME_SLV - [1:0] */
#define CS47L63_SYS_FRAME_SLV_WIDTH                                 2  /* SYS_FRAME_SLV - [1:0] */

/*
 * R70 (0x141C) - SYSTEM_CLOCK7
 */
#define CS47L63_SYS_FRAME_SLV_STATE                        0x00000030  /* SYS_FRAME_SLV_STATE - [5:4] */
#define CS47L63_SYS_FRAME_SLV_STATE_MASK                   0x00000030  /* SYS_FRAME_SLV_STATE - [5:4] */
#define CS47L63_SYS_FRAME_SLV_STATE_SHIFT                           4  /* SYS_FRAME_SLV_STATE - [5:4] */
#define CS47L63_SYS_FRAME_SLV_STATE_WIDTH                           2  /* SYS_FRAME_SLV_STATE - [5:4] */
#define CS47L63_SYS_FRAME_SLV_STS                          0x00000003  /* SYS_FRAME_SLV_STS - [1:0] */
#define CS47L63_SYS_FRAME_SLV_STS_MASK                     0x00000003  /* SYS_FRAME_SLV_STS - [1:0] */
#define CS47L63_SYS_FRAME_SLV_STS_SHIFT                             0  /* SYS_FRAME_SLV_STS - [1:0] */
#define CS47L63_SYS_FRAME_SLV_STS_WIDTH                             2  /* SYS_FRAME_SLV_STS - [1:0] */

/*
 * R71 (0x1420) - SAMPLE_RATE1
 */
#define CS47L63_SAMPLE_RATE_1_MASK                         0x0000001F  /* SAMPLE_RATE_1 - [4:0] */
#define CS47L63_SAMPLE_RATE_1_SHIFT                                 0  /* SAMPLE_RATE_1 - [4:0] */
#define CS47L63_SAMPLE_RATE_1_WIDTH                                 5  /* SAMPLE_RATE_1 - [4:0] */

/*
 * R72 (0x1424) - SAMPLE_RATE2
 */
#define CS47L63_SAMPLE_RATE_2_MASK                         0x0000001F  /* SAMPLE_RATE_2 - [4:0] */
#define CS47L63_SAMPLE_RATE_2_SHIFT                                 0  /* SAMPLE_RATE_2 - [4:0] */
#define CS47L63_SAMPLE_RATE_2_WIDTH                                 5  /* SAMPLE_RATE_2 - [4:0] */

/*
 * R73 (0x1428) - SAMPLE_RATE3
 */
#define CS47L63_SAMPLE_RATE_3_MASK                         0x0000001F  /* SAMPLE_RATE_3 - [4:0] */
#define CS47L63_SAMPLE_RATE_3_SHIFT                                 0  /* SAMPLE_RATE_3 - [4:0] */
#define CS47L63_SAMPLE_RATE_3_WIDTH                                 5  /* SAMPLE_RATE_3 - [4:0] */

/*
 * R74 (0x142C) - SAMPLE_RATE4
 */
#define CS47L63_SAMPLE_RATE_4_MASK                         0x0000001F  /* SAMPLE_RATE_4 - [4:0] */
#define CS47L63_SAMPLE_RATE_4_SHIFT                                 0  /* SAMPLE_RATE_4 - [4:0] */
#define CS47L63_SAMPLE_RATE_4_WIDTH                                 5  /* SAMPLE_RATE_4 - [4:0] */

/*
 * R75 (0x1440) - SAMPLE_RATE_STATUS1
 */
#define CS47L63_SAMPLE_RATE_1_STS_MASK                     0x0000001F  /* SAMPLE_RATE_1_STS - [4:0] */
#define CS47L63_SAMPLE_RATE_1_STS_SHIFT                             0  /* SAMPLE_RATE_1_STS - [4:0] */
#define CS47L63_SAMPLE_RATE_1_STS_WIDTH                             5  /* SAMPLE_RATE_1_STS - [4:0] */

/*
 * R76 (0x1444) - SAMPLE_RATE_STATUS2
 */
#define CS47L63_SAMPLE_RATE_2_STS_MASK                     0x0000001F  /* SAMPLE_RATE_2_STS - [4:0] */
#define CS47L63_SAMPLE_RATE_2_STS_SHIFT                             0  /* SAMPLE_RATE_2_STS - [4:0] */
#define CS47L63_SAMPLE_RATE_2_STS_WIDTH                             5  /* SAMPLE_RATE_2_STS - [4:0] */

/*
 * R77 (0x1448) - SAMPLE_RATE_STATUS3
 */
#define CS47L63_SAMPLE_RATE_3_STS_MASK                     0x0000001F  /* SAMPLE_RATE_3_STS - [4:0] */
#define CS47L63_SAMPLE_RATE_3_STS_SHIFT                             0  /* SAMPLE_RATE_3_STS - [4:0] */
#define CS47L63_SAMPLE_RATE_3_STS_WIDTH                             5  /* SAMPLE_RATE_3_STS - [4:0] */

/*
 * R78 (0x144C) - SAMPLE_RATE_STATUS4
 */
#define CS47L63_SAMPLE_RATE_4_STS_MASK                     0x0000001F  /* SAMPLE_RATE_4_STS - [4:0] */
#define CS47L63_SAMPLE_RATE_4_STS_SHIFT                             0  /* SAMPLE_RATE_4_STS - [4:0] */
#define CS47L63_SAMPLE_RATE_4_STS_WIDTH                             5  /* SAMPLE_RATE_4_STS - [4:0] */

/*
 * R79 (0x1460) - ASYNC_CLOCK1
 */
#define CS47L63_ASYNC_CLK_FREQ                             0x00000700  /* ASYNC_CLK_FREQ - [10:8] */
#define CS47L63_ASYNC_CLK_FREQ_MASK                        0x00000700  /* ASYNC_CLK_FREQ - [10:8] */
#define CS47L63_ASYNC_CLK_FREQ_SHIFT                                8  /* ASYNC_CLK_FREQ - [10:8] */
#define CS47L63_ASYNC_CLK_FREQ_WIDTH                                3  /* ASYNC_CLK_FREQ - [10:8] */
#define CS47L63_ASYNC_CLK_EN                               0x00000040  /* ASYNC_CLK_EN */
#define CS47L63_ASYNC_CLK_EN_MASK                          0x00000040  /* ASYNC_CLK_EN */
#define CS47L63_ASYNC_CLK_EN_SHIFT                                  6  /* ASYNC_CLK_EN */
#define CS47L63_ASYNC_CLK_EN_WIDTH                                  1  /* ASYNC_CLK_EN */
#define CS47L63_ASYNC_CLK_SRC                              0x0000001F  /* ASYNC_CLK_SRC - [4:0] */
#define CS47L63_ASYNC_CLK_SRC_MASK                         0x0000001F  /* ASYNC_CLK_SRC - [4:0] */
#define CS47L63_ASYNC_CLK_SRC_SHIFT                                 0  /* ASYNC_CLK_SRC - [4:0] */
#define CS47L63_ASYNC_CLK_SRC_WIDTH                                 5  /* ASYNC_CLK_SRC - [4:0] */

/*
 * R80 (0x1464) - ASYNC_CLOCK2
 */
#define CS47L63_ASYNC_CLK_FREQ_STS                         0x00000700  /* ASYNC_CLK_FREQ_STS - [10:8] */
#define CS47L63_ASYNC_CLK_FREQ_STS_MASK                    0x00000700  /* ASYNC_CLK_FREQ_STS - [10:8] */
#define CS47L63_ASYNC_CLK_FREQ_STS_SHIFT                            8  /* ASYNC_CLK_FREQ_STS - [10:8] */
#define CS47L63_ASYNC_CLK_FREQ_STS_WIDTH                            3  /* ASYNC_CLK_FREQ_STS - [10:8] */
#define CS47L63_ASYNC_CLK_STS                              0x00000040  /* ASYNC_CLK_STS */
#define CS47L63_ASYNC_CLK_STS_MASK                         0x00000040  /* ASYNC_CLK_STS */
#define CS47L63_ASYNC_CLK_STS_SHIFT                                 6  /* ASYNC_CLK_STS */
#define CS47L63_ASYNC_CLK_STS_WIDTH                                 1  /* ASYNC_CLK_STS */
#define CS47L63_ASYNC_CLK_SRC_STS                          0x0000001F  /* ASYNC_CLK_SRC_STS - [4:0] */
#define CS47L63_ASYNC_CLK_SRC_STS_MASK                     0x0000001F  /* ASYNC_CLK_SRC_STS - [4:0] */
#define CS47L63_ASYNC_CLK_SRC_STS_SHIFT                             0  /* ASYNC_CLK_SRC_STS - [4:0] */
#define CS47L63_ASYNC_CLK_SRC_STS_WIDTH                             5  /* ASYNC_CLK_SRC_STS - [4:0] */

/*
 * R81 (0x1468) - ASYNC_CLOCK3
 */
#define CS47L63_MST_RDY_CLK_ASYNC_100M                     0x00002000  /* MST_RDY_CLK_ASYNC_100M */
#define CS47L63_MST_RDY_CLK_ASYNC_100M_MASK                0x00002000  /* MST_RDY_CLK_ASYNC_100M */
#define CS47L63_MST_RDY_CLK_ASYNC_100M_SHIFT                       13  /* MST_RDY_CLK_ASYNC_100M */
#define CS47L63_MST_RDY_CLK_ASYNC_100M_WIDTH                        1  /* MST_RDY_CLK_ASYNC_100M */
#define CS47L63_MST_RDY_CLK_ASYNC_50M                      0x00000800  /* MST_RDY_CLK_ASYNC_50M */
#define CS47L63_MST_RDY_CLK_ASYNC_50M_MASK                 0x00000800  /* MST_RDY_CLK_ASYNC_50M */
#define CS47L63_MST_RDY_CLK_ASYNC_50M_SHIFT                        11  /* MST_RDY_CLK_ASYNC_50M */
#define CS47L63_MST_RDY_CLK_ASYNC_50M_WIDTH                         1  /* MST_RDY_CLK_ASYNC_50M */
#define CS47L63_MST_RDY_CLK_ASYNC_24M                      0x00000400  /* MST_RDY_CLK_ASYNC_24M */
#define CS47L63_MST_RDY_CLK_ASYNC_24M_MASK                 0x00000400  /* MST_RDY_CLK_ASYNC_24M */
#define CS47L63_MST_RDY_CLK_ASYNC_24M_SHIFT                        10  /* MST_RDY_CLK_ASYNC_24M */
#define CS47L63_MST_RDY_CLK_ASYNC_24M_WIDTH                         1  /* MST_RDY_CLK_ASYNC_24M */
#define CS47L63_MST_RDY_CLK_ASYNC_12M                      0x00000200  /* MST_RDY_CLK_ASYNC_12M */
#define CS47L63_MST_RDY_CLK_ASYNC_12M_MASK                 0x00000200  /* MST_RDY_CLK_ASYNC_12M */
#define CS47L63_MST_RDY_CLK_ASYNC_12M_SHIFT                         9  /* MST_RDY_CLK_ASYNC_12M */
#define CS47L63_MST_RDY_CLK_ASYNC_12M_WIDTH                         1  /* MST_RDY_CLK_ASYNC_12M */
#define CS47L63_MST_RDY_CLK_ASYNC_6M                       0x00000100  /* MST_RDY_CLK_ASYNC_6M */
#define CS47L63_MST_RDY_CLK_ASYNC_6M_MASK                  0x00000100  /* MST_RDY_CLK_ASYNC_6M */
#define CS47L63_MST_RDY_CLK_ASYNC_6M_SHIFT                          8  /* MST_RDY_CLK_ASYNC_6M */
#define CS47L63_MST_RDY_CLK_ASYNC_6M_WIDTH                          1  /* MST_RDY_CLK_ASYNC_6M */
#define CS47L63_MST_REQ_CLK_ASYNC_100M                     0x00000020  /* MST_REQ_CLK_ASYNC_100M */
#define CS47L63_MST_REQ_CLK_ASYNC_100M_MASK                0x00000020  /* MST_REQ_CLK_ASYNC_100M */
#define CS47L63_MST_REQ_CLK_ASYNC_100M_SHIFT                        5  /* MST_REQ_CLK_ASYNC_100M */
#define CS47L63_MST_REQ_CLK_ASYNC_100M_WIDTH                        1  /* MST_REQ_CLK_ASYNC_100M */
#define CS47L63_MST_REQ_CLK_ASYNC_50M                      0x00000008  /* MST_REQ_CLK_ASYNC_50M */
#define CS47L63_MST_REQ_CLK_ASYNC_50M_MASK                 0x00000008  /* MST_REQ_CLK_ASYNC_50M */
#define CS47L63_MST_REQ_CLK_ASYNC_50M_SHIFT                         3  /* MST_REQ_CLK_ASYNC_50M */
#define CS47L63_MST_REQ_CLK_ASYNC_50M_WIDTH                         1  /* MST_REQ_CLK_ASYNC_50M */
#define CS47L63_MST_REQ_CLK_ASYNC_24M                      0x00000004  /* MST_REQ_CLK_ASYNC_24M */
#define CS47L63_MST_REQ_CLK_ASYNC_24M_MASK                 0x00000004  /* MST_REQ_CLK_ASYNC_24M */
#define CS47L63_MST_REQ_CLK_ASYNC_24M_SHIFT                         2  /* MST_REQ_CLK_ASYNC_24M */
#define CS47L63_MST_REQ_CLK_ASYNC_24M_WIDTH                         1  /* MST_REQ_CLK_ASYNC_24M */
#define CS47L63_MST_REQ_CLK_ASYNC_12M                      0x00000002  /* MST_REQ_CLK_ASYNC_12M */
#define CS47L63_MST_REQ_CLK_ASYNC_12M_MASK                 0x00000002  /* MST_REQ_CLK_ASYNC_12M */
#define CS47L63_MST_REQ_CLK_ASYNC_12M_SHIFT                         1  /* MST_REQ_CLK_ASYNC_12M */
#define CS47L63_MST_REQ_CLK_ASYNC_12M_WIDTH                         1  /* MST_REQ_CLK_ASYNC_12M */
#define CS47L63_MST_REQ_CLK_ASYNC_6M                       0x00000001  /* MST_REQ_CLK_ASYNC_6M */
#define CS47L63_MST_REQ_CLK_ASYNC_6M_MASK                  0x00000001  /* MST_REQ_CLK_ASYNC_6M */
#define CS47L63_MST_REQ_CLK_ASYNC_6M_SHIFT                          0  /* MST_REQ_CLK_ASYNC_6M */
#define CS47L63_MST_REQ_CLK_ASYNC_6M_WIDTH                          1  /* MST_REQ_CLK_ASYNC_6M */

/*
 * R82 (0x146C) - ASYNC_CLOCK4
 */
#define CS47L63_FRAME_ASYNC_MSTR_TRACKER_DIS               0x00000800  /* FRAME_ASYNC_MSTR_TRACKER_DIS */
#define CS47L63_FRAME_ASYNC_MSTR_TRACKER_DIS_MASK          0x00000800  /* FRAME_ASYNC_MSTR_TRACKER_DIS */
#define CS47L63_FRAME_ASYNC_MSTR_TRACKER_DIS_SHIFT                 11  /* FRAME_ASYNC_MSTR_TRACKER_DIS */
#define CS47L63_FRAME_ASYNC_MSTR_TRACKER_DIS_WIDTH                  1  /* FRAME_ASYNC_MSTR_TRACKER_DIS */
#define CS47L63_FRAME_ASYNC_SLV_CNT                        0x000007FE  /* FRAME_ASYNC_SLV_CNT - [10:1] */
#define CS47L63_FRAME_ASYNC_SLV_CNT_MASK                   0x000007FE  /* FRAME_ASYNC_SLV_CNT - [10:1] */
#define CS47L63_FRAME_ASYNC_SLV_CNT_SHIFT                           1  /* FRAME_ASYNC_SLV_CNT - [10:1] */
#define CS47L63_FRAME_ASYNC_SLV_CNT_WIDTH                          10  /* FRAME_ASYNC_SLV_CNT - [10:1] */
#define CS47L63_FRAME_ASYNC_EN                             0x00000001  /* FRAME_ASYNC_EN */
#define CS47L63_FRAME_ASYNC_EN_MASK                        0x00000001  /* FRAME_ASYNC_EN */
#define CS47L63_FRAME_ASYNC_EN_SHIFT                                0  /* FRAME_ASYNC_EN */
#define CS47L63_FRAME_ASYNC_EN_WIDTH                                1  /* FRAME_ASYNC_EN */

/*
 * R83 (0x1470) - ASYNC_CLOCK5
 */
#define CS47L63_ASYNC_FRAME_SLV_MASK                       0x00000003  /* ASYNC_FRAME_SLV - [1:0] */
#define CS47L63_ASYNC_FRAME_SLV_SHIFT                               0  /* ASYNC_FRAME_SLV - [1:0] */
#define CS47L63_ASYNC_FRAME_SLV_WIDTH                               2  /* ASYNC_FRAME_SLV - [1:0] */

/*
 * R84 (0x1474) - ASYNC_CLOCK6
 */
#define CS47L63_ASYNC_FRAME_SLV_STATE                      0x00000030  /* ASYNC_FRAME_SLV_STATE - [5:4] */
#define CS47L63_ASYNC_FRAME_SLV_STATE_MASK                 0x00000030  /* ASYNC_FRAME_SLV_STATE - [5:4] */
#define CS47L63_ASYNC_FRAME_SLV_STATE_SHIFT                         4  /* ASYNC_FRAME_SLV_STATE - [5:4] */
#define CS47L63_ASYNC_FRAME_SLV_STATE_WIDTH                         2  /* ASYNC_FRAME_SLV_STATE - [5:4] */
#define CS47L63_ASYNC_FRAME_SLV_STS                        0x00000003  /* ASYNC_FRAME_SLV_STS - [1:0] */
#define CS47L63_ASYNC_FRAME_SLV_STS_MASK                   0x00000003  /* ASYNC_FRAME_SLV_STS - [1:0] */
#define CS47L63_ASYNC_FRAME_SLV_STS_SHIFT                           0  /* ASYNC_FRAME_SLV_STS - [1:0] */
#define CS47L63_ASYNC_FRAME_SLV_STS_WIDTH                           2  /* ASYNC_FRAME_SLV_STS - [1:0] */

/*
 * R85 (0x1480) - ASYNC_SAMPLE_RATE1
 */
#define CS47L63_ASYNC_SAMPLE_RATE_1_MASK                   0x0000001F  /* ASYNC_SAMPLE_RATE_1 - [4:0] */
#define CS47L63_ASYNC_SAMPLE_RATE_1_SHIFT                           0  /* ASYNC_SAMPLE_RATE_1 - [4:0] */
#define CS47L63_ASYNC_SAMPLE_RATE_1_WIDTH                           5  /* ASYNC_SAMPLE_RATE_1 - [4:0] */

/*
 * R86 (0x1484) - ASYNC_SAMPLE_RATE2
 */
#define CS47L63_ASYNC_SAMPLE_RATE_2_MASK                   0x0000001F  /* ASYNC_SAMPLE_RATE_2 - [4:0] */
#define CS47L63_ASYNC_SAMPLE_RATE_2_SHIFT                           0  /* ASYNC_SAMPLE_RATE_2 - [4:0] */
#define CS47L63_ASYNC_SAMPLE_RATE_2_WIDTH                           5  /* ASYNC_SAMPLE_RATE_2 - [4:0] */

/*
 * R87 (0x14A0) - ASYNC_SAMPLE_RATE_STATUS1
 */
#define CS47L63_ASYNC_SAMPLE_RATE_1_STS_MASK               0x0000001F  /* ASYNC_SAMPLE_RATE_1_STS - [4:0] */
#define CS47L63_ASYNC_SAMPLE_RATE_1_STS_SHIFT                       0  /* ASYNC_SAMPLE_RATE_1_STS - [4:0] */
#define CS47L63_ASYNC_SAMPLE_RATE_1_STS_WIDTH                       5  /* ASYNC_SAMPLE_RATE_1_STS - [4:0] */

/*
 * R88 (0x14A4) - ASYNC_SAMPLE_RATE_STATUS2
 */
#define CS47L63_ASYNC_SAMPLE_RATE_2_STS_MASK               0x0000001F  /* ASYNC_SAMPLE_RATE_2_STS - [4:0] */
#define CS47L63_ASYNC_SAMPLE_RATE_2_STS_SHIFT                       0  /* ASYNC_SAMPLE_RATE_2_STS - [4:0] */
#define CS47L63_ASYNC_SAMPLE_RATE_2_STS_WIDTH                       5  /* ASYNC_SAMPLE_RATE_2_STS - [4:0] */

/*
 * R89 (0x1510) - DSP_CLOCK1
 */
#define CS47L63_DSP_CLK_FREQ                               0xFFFF0000  /* DSP_CLK_FREQ - [31:16] */
#define CS47L63_DSP_CLK_FREQ_MASK                          0xFFFF0000  /* DSP_CLK_FREQ - [31:16] */
#define CS47L63_DSP_CLK_FREQ_SHIFT                                 16  /* DSP_CLK_FREQ - [31:16] */
#define CS47L63_DSP_CLK_FREQ_WIDTH                                 16  /* DSP_CLK_FREQ - [31:16] */
#define CS47L63_DSP_CLK_EN                                 0x00000040  /* DSP_CLK_EN */
#define CS47L63_DSP_CLK_EN_MASK                            0x00000040  /* DSP_CLK_EN */
#define CS47L63_DSP_CLK_EN_SHIFT                                    6  /* DSP_CLK_EN */
#define CS47L63_DSP_CLK_EN_WIDTH                                    1  /* DSP_CLK_EN */
#define CS47L63_DSP_CLK_SRC                                0x0000001F  /* DSP_CLK_SRC - [4:0] */
#define CS47L63_DSP_CLK_SRC_MASK                           0x0000001F  /* DSP_CLK_SRC - [4:0] */
#define CS47L63_DSP_CLK_SRC_SHIFT                                   0  /* DSP_CLK_SRC - [4:0] */
#define CS47L63_DSP_CLK_SRC_WIDTH                                   5  /* DSP_CLK_SRC - [4:0] */

/*
 * R90 (0x1514) - DSP_CLOCK2
 */
#define CS47L63_DSP_AO_FREQ_MASK                           0x0000FFFF  /* DSP_AO_FREQ - [15:0] */
#define CS47L63_DSP_AO_FREQ_SHIFT                                   0  /* DSP_AO_FREQ - [15:0] */
#define CS47L63_DSP_AO_FREQ_WIDTH                                  16  /* DSP_AO_FREQ - [15:0] */

/*
 * R91 (0x151C) - DSP_CLOCK3
 */
#define CS47L63_DSP_CLK_FREQ_STS_MASK                      0x0000FFFF  /* DSP_CLK_FREQ_STS - [15:0] */
#define CS47L63_DSP_CLK_FREQ_STS_SHIFT                              0  /* DSP_CLK_FREQ_STS - [15:0] */
#define CS47L63_DSP_CLK_FREQ_STS_WIDTH                             16  /* DSP_CLK_FREQ_STS - [15:0] */

/*
 * R92 (0x1520) - DSP_CLOCK4
 */
#define CS47L63_DSP_CLK_STS                                0x00000040  /* DSP_CLK_STS */
#define CS47L63_DSP_CLK_STS_MASK                           0x00000040  /* DSP_CLK_STS */
#define CS47L63_DSP_CLK_STS_SHIFT                                   6  /* DSP_CLK_STS */
#define CS47L63_DSP_CLK_STS_WIDTH                                   1  /* DSP_CLK_STS */
#define CS47L63_DSP_CLK_SRC_STS                            0x0000001F  /* DSP_CLK_SRC_STS - [4:0] */
#define CS47L63_DSP_CLK_SRC_STS_MASK                       0x0000001F  /* DSP_CLK_SRC_STS - [4:0] */
#define CS47L63_DSP_CLK_SRC_STS_SHIFT                               0  /* DSP_CLK_SRC_STS - [4:0] */
#define CS47L63_DSP_CLK_SRC_STS_WIDTH                               5  /* DSP_CLK_SRC_STS - [4:0] */

/*
 * R93 (0x1524) - DSP_CLOCK5
 */
#define CS47L63_MST_RDY_CLK_DSP                            0x00001F00  /* MST_RDY_CLK_DSP - [12:8] */
#define CS47L63_MST_RDY_CLK_DSP_MASK                       0x00001F00  /* MST_RDY_CLK_DSP - [12:8] */
#define CS47L63_MST_RDY_CLK_DSP_SHIFT                               8  /* MST_RDY_CLK_DSP - [12:8] */
#define CS47L63_MST_RDY_CLK_DSP_WIDTH                               5  /* MST_RDY_CLK_DSP - [12:8] */
#define CS47L63_MST_REQ_CLK_DSP                            0x0000001F  /* MST_REQ_CLK_DSP - [4:0] */
#define CS47L63_MST_REQ_CLK_DSP_MASK                       0x0000001F  /* MST_REQ_CLK_DSP - [4:0] */
#define CS47L63_MST_REQ_CLK_DSP_SHIFT                               0  /* MST_REQ_CLK_DSP - [4:0] */
#define CS47L63_MST_REQ_CLK_DSP_WIDTH                               5  /* MST_REQ_CLK_DSP - [4:0] */

/*
 * R94 (0x1528) - DSP_CLOCK6
 */
#define CS47L63_DSP_CLK_FREQ_LEGACY                        0x00000700  /* DSP_CLK_FREQ_LEGACY - [10:8] */
#define CS47L63_DSP_CLK_FREQ_LEGACY_MASK                   0x00000700  /* DSP_CLK_FREQ_LEGACY - [10:8] */
#define CS47L63_DSP_CLK_FREQ_LEGACY_SHIFT                           8  /* DSP_CLK_FREQ_LEGACY - [10:8] */
#define CS47L63_DSP_CLK_FREQ_LEGACY_WIDTH                           3  /* DSP_CLK_FREQ_LEGACY - [10:8] */
#define CS47L63_FRAME_DSP_EN                               0x00000001  /* FRAME_DSP_EN */
#define CS47L63_FRAME_DSP_EN_MASK                          0x00000001  /* FRAME_DSP_EN */
#define CS47L63_FRAME_DSP_EN_SHIFT                                  0  /* FRAME_DSP_EN */
#define CS47L63_FRAME_DSP_EN_WIDTH                                  1  /* FRAME_DSP_EN */

/*
 * R95 (0x1530) - RATE_ESTIMATOR1
 */
#define CS47L63_TRIG_ON_STARTUP                            0x00000010  /* TRIG_ON_STARTUP */
#define CS47L63_TRIG_ON_STARTUP_MASK                       0x00000010  /* TRIG_ON_STARTUP */
#define CS47L63_TRIG_ON_STARTUP_SHIFT                               4  /* TRIG_ON_STARTUP */
#define CS47L63_TRIG_ON_STARTUP_WIDTH                               1  /* TRIG_ON_STARTUP */
#define CS47L63_FSYNC_SRC                                  0x0000000E  /* FSYNC_SRC - [3:1] */
#define CS47L63_FSYNC_SRC_MASK                             0x0000000E  /* FSYNC_SRC - [3:1] */
#define CS47L63_FSYNC_SRC_SHIFT                                     1  /* FSYNC_SRC - [3:1] */
#define CS47L63_FSYNC_SRC_WIDTH                                     3  /* FSYNC_SRC - [3:1] */
#define CS47L63_RATE_EST_EN                                0x00000001  /* RATE_EST_EN */
#define CS47L63_RATE_EST_EN_MASK                           0x00000001  /* RATE_EST_EN */
#define CS47L63_RATE_EST_EN_SHIFT                                   0  /* RATE_EST_EN */
#define CS47L63_RATE_EST_EN_WIDTH                                   1  /* RATE_EST_EN */

/*
 * R96 (0x1534) - RATE_ESTIMATOR2
 */
#define CS47L63_SAMPLE_RATE_DETECT_A_MASK                  0x0000001F  /* SAMPLE_RATE_DETECT_A - [4:0] */
#define CS47L63_SAMPLE_RATE_DETECT_A_SHIFT                          0  /* SAMPLE_RATE_DETECT_A - [4:0] */
#define CS47L63_SAMPLE_RATE_DETECT_A_WIDTH                          5  /* SAMPLE_RATE_DETECT_A - [4:0] */

/*
 * R97 (0x1538) - RATE_ESTIMATOR3
 */
#define CS47L63_SAMPLE_RATE_DETECT_B_MASK                  0x0000001F  /* SAMPLE_RATE_DETECT_B - [4:0] */
#define CS47L63_SAMPLE_RATE_DETECT_B_SHIFT                          0  /* SAMPLE_RATE_DETECT_B - [4:0] */
#define CS47L63_SAMPLE_RATE_DETECT_B_WIDTH                          5  /* SAMPLE_RATE_DETECT_B - [4:0] */

/*
 * R98 (0x153C) - RATE_ESTIMATOR4
 */
#define CS47L63_SAMPLE_RATE_DETECT_C_MASK                  0x0000001F  /* SAMPLE_RATE_DETECT_C - [4:0] */
#define CS47L63_SAMPLE_RATE_DETECT_C_SHIFT                          0  /* SAMPLE_RATE_DETECT_C - [4:0] */
#define CS47L63_SAMPLE_RATE_DETECT_C_WIDTH                          5  /* SAMPLE_RATE_DETECT_C - [4:0] */

/*
 * R99 (0x1540) - RATE_ESTIMATOR5
 */
#define CS47L63_SAMPLE_RATE_DETECT_D_MASK                  0x0000001F  /* SAMPLE_RATE_DETECT_D - [4:0] */
#define CS47L63_SAMPLE_RATE_DETECT_D_SHIFT                          0  /* SAMPLE_RATE_DETECT_D - [4:0] */
#define CS47L63_SAMPLE_RATE_DETECT_D_WIDTH                          5  /* SAMPLE_RATE_DETECT_D - [4:0] */

/*
 * R100 (0x1544) - RATE_ESTIMATOR6
 */
#define CS47L63_COMPARE_WINDOW                             0x00000F00  /* COMPARE_WINDOW - [11:8] */
#define CS47L63_COMPARE_WINDOW_MASK                        0x00000F00  /* COMPARE_WINDOW - [11:8] */
#define CS47L63_COMPARE_WINDOW_SHIFT                                8  /* COMPARE_WINDOW - [11:8] */
#define CS47L63_COMPARE_WINDOW_WIDTH                                4  /* COMPARE_WINDOW - [11:8] */
#define CS47L63_STATE_WINDOW                               0x00000078  /* STATE_WINDOW - [6:3] */
#define CS47L63_STATE_WINDOW_MASK                          0x00000078  /* STATE_WINDOW - [6:3] */
#define CS47L63_STATE_WINDOW_SHIFT                                  3  /* STATE_WINDOW - [6:3] */
#define CS47L63_STATE_WINDOW_WIDTH                                  4  /* STATE_WINDOW - [6:3] */
#define CS47L63_FRAMES_TO_COUNT                            0x00000007  /* FRAMES_TO_COUNT - [2:0] */
#define CS47L63_FRAMES_TO_COUNT_MASK                       0x00000007  /* FRAMES_TO_COUNT - [2:0] */
#define CS47L63_FRAMES_TO_COUNT_SHIFT                               0  /* FRAMES_TO_COUNT - [2:0] */
#define CS47L63_FRAMES_TO_COUNT_WIDTH                               3  /* FRAMES_TO_COUNT - [2:0] */

/*
 * R101 (0x1548) - RATE_ESTIMATOR7
 */
#define CS47L63_TRIG_SR_D                                  0x00000008  /* TRIG_SR_D */
#define CS47L63_TRIG_SR_D_MASK                             0x00000008  /* TRIG_SR_D */
#define CS47L63_TRIG_SR_D_SHIFT                                     3  /* TRIG_SR_D */
#define CS47L63_TRIG_SR_D_WIDTH                                     1  /* TRIG_SR_D */
#define CS47L63_TRIG_SR_C                                  0x00000004  /* TRIG_SR_C */
#define CS47L63_TRIG_SR_C_MASK                             0x00000004  /* TRIG_SR_C */
#define CS47L63_TRIG_SR_C_SHIFT                                     2  /* TRIG_SR_C */
#define CS47L63_TRIG_SR_C_WIDTH                                     1  /* TRIG_SR_C */
#define CS47L63_TRIG_SR_B                                  0x00000002  /* TRIG_SR_B */
#define CS47L63_TRIG_SR_B_MASK                             0x00000002  /* TRIG_SR_B */
#define CS47L63_TRIG_SR_B_SHIFT                                     1  /* TRIG_SR_B */
#define CS47L63_TRIG_SR_B_WIDTH                                     1  /* TRIG_SR_B */
#define CS47L63_TRIG_SR_A                                  0x00000001  /* TRIG_SR_A */
#define CS47L63_TRIG_SR_A_MASK                             0x00000001  /* TRIG_SR_A */
#define CS47L63_TRIG_SR_A_SHIFT                                     0  /* TRIG_SR_A */
#define CS47L63_TRIG_SR_A_WIDTH                                     1  /* TRIG_SR_A */

/*
 * R102 (0x1C00) - FLL1_CONTROL1
 */
#define CS47L63_FLL1_CTRL_UPD                              0x00000004  /* FLL1_CTRL_UPD */
#define CS47L63_FLL1_CTRL_UPD_MASK                         0x00000004  /* FLL1_CTRL_UPD */
#define CS47L63_FLL1_CTRL_UPD_SHIFT                                 2  /* FLL1_CTRL_UPD */
#define CS47L63_FLL1_CTRL_UPD_WIDTH                                 1  /* FLL1_CTRL_UPD */
#define CS47L63_FLL1_HOLD                                  0x00000002  /* FLL1_HOLD */
#define CS47L63_FLL1_HOLD_MASK                             0x00000002  /* FLL1_HOLD */
#define CS47L63_FLL1_HOLD_SHIFT                                     1  /* FLL1_HOLD */
#define CS47L63_FLL1_HOLD_WIDTH                                     1  /* FLL1_HOLD */
#define CS47L63_FLL1_EN                                    0x00000001  /* FLL1_EN */
#define CS47L63_FLL1_EN_MASK                               0x00000001  /* FLL1_EN */
#define CS47L63_FLL1_EN_SHIFT                                       0  /* FLL1_EN */
#define CS47L63_FLL1_EN_WIDTH                                       1  /* FLL1_EN */

/*
 * R103 (0x1C04) - FLL1_CONTROL2
 */
#define CS47L63_FLL1_LOCKDET_THR                           0xF0000000  /* FLL1_LOCKDET_THR - [31:28] */
#define CS47L63_FLL1_LOCKDET_THR_MASK                      0xF0000000  /* FLL1_LOCKDET_THR - [31:28] */
#define CS47L63_FLL1_LOCKDET_THR_SHIFT                             28  /* FLL1_LOCKDET_THR - [31:28] */
#define CS47L63_FLL1_LOCKDET_THR_WIDTH                              4  /* FLL1_LOCKDET_THR - [31:28] */
#define CS47L63_FLL1_LOCKDET                               0x08000000  /* FLL1_LOCKDET */
#define CS47L63_FLL1_LOCKDET_MASK                          0x08000000  /* FLL1_LOCKDET */
#define CS47L63_FLL1_LOCKDET_SHIFT                                 27  /* FLL1_LOCKDET */
#define CS47L63_FLL1_LOCKDET_WIDTH                                  1  /* FLL1_LOCKDET */
#define CS47L63_FLL1_CLK_VCO_FAST_SRC                      0x03000000  /* FLL1_CLK_VCO_FAST_SRC - [25:24] */
#define CS47L63_FLL1_CLK_VCO_FAST_SRC_MASK                 0x03000000  /* FLL1_CLK_VCO_FAST_SRC - [25:24] */
#define CS47L63_FLL1_CLK_VCO_FAST_SRC_SHIFT                        24  /* FLL1_CLK_VCO_FAST_SRC - [25:24] */
#define CS47L63_FLL1_CLK_VCO_FAST_SRC_WIDTH                         2  /* FLL1_CLK_VCO_FAST_SRC - [25:24] */
#define CS47L63_FLL1_PHASEDET                              0x00400000  /* FLL1_PHASEDET */
#define CS47L63_FLL1_PHASEDET_MASK                         0x00400000  /* FLL1_PHASEDET */
#define CS47L63_FLL1_PHASEDET_SHIFT                                22  /* FLL1_PHASEDET */
#define CS47L63_FLL1_PHASEDET_WIDTH                                 1  /* FLL1_PHASEDET */
#define CS47L63_FLL1_REFDET                                0x00200000  /* FLL1_REFDET */
#define CS47L63_FLL1_REFDET_MASK                           0x00200000  /* FLL1_REFDET */
#define CS47L63_FLL1_REFDET_SHIFT                                  21  /* FLL1_REFDET */
#define CS47L63_FLL1_REFDET_WIDTH                                   1  /* FLL1_REFDET */
#define CS47L63_FLL1_REFCLK_DIV                            0x00030000  /* FLL1_REFCLK_DIV - [17:16] */
#define CS47L63_FLL1_REFCLK_DIV_MASK                       0x00030000  /* FLL1_REFCLK_DIV - [17:16] */
#define CS47L63_FLL1_REFCLK_DIV_SHIFT                              16  /* FLL1_REFCLK_DIV - [17:16] */
#define CS47L63_FLL1_REFCLK_DIV_WIDTH                               2  /* FLL1_REFCLK_DIV - [17:16] */
#define CS47L63_FLL1_REFCLK_SRC                            0x0000F000  /* FLL1_REFCLK_SRC - [15:12] */
#define CS47L63_FLL1_REFCLK_SRC_MASK                       0x0000F000  /* FLL1_REFCLK_SRC - [15:12] */
#define CS47L63_FLL1_REFCLK_SRC_SHIFT                              12  /* FLL1_REFCLK_SRC - [15:12] */
#define CS47L63_FLL1_REFCLK_SRC_WIDTH                               4  /* FLL1_REFCLK_SRC - [15:12] */
#define CS47L63_FLL1_N                                     0x000003FF  /* FLL1_N - [9:0] */
#define CS47L63_FLL1_N_MASK                                0x000003FF  /* FLL1_N - [9:0] */
#define CS47L63_FLL1_N_SHIFT                                        0  /* FLL1_N - [9:0] */
#define CS47L63_FLL1_N_WIDTH                                       10  /* FLL1_N - [9:0] */

/*
 * R104 (0x1C08) - FLL1_CONTROL3
 */
#define CS47L63_FLL1_LAMBDA                                0xFFFF0000  /* FLL1_LAMBDA - [31:16] */
#define CS47L63_FLL1_LAMBDA_MASK                           0xFFFF0000  /* FLL1_LAMBDA - [31:16] */
#define CS47L63_FLL1_LAMBDA_SHIFT                                  16  /* FLL1_LAMBDA - [31:16] */
#define CS47L63_FLL1_LAMBDA_WIDTH                                  16  /* FLL1_LAMBDA - [31:16] */
#define CS47L63_FLL1_THETA                                 0x0000FFFF  /* FLL1_THETA - [15:0] */
#define CS47L63_FLL1_THETA_MASK                            0x0000FFFF  /* FLL1_THETA - [15:0] */
#define CS47L63_FLL1_THETA_SHIFT                                    0  /* FLL1_THETA - [15:0] */
#define CS47L63_FLL1_THETA_WIDTH                                   16  /* FLL1_THETA - [15:0] */

/*
 * R105 (0x1C0C) - FLL1_CONTROL4
 */
#define CS47L63_FLL1_PD_GAIN_FINE                          0xF0000000  /* FLL1_PD_GAIN_FINE - [31:28] */
#define CS47L63_FLL1_PD_GAIN_FINE_MASK                     0xF0000000  /* FLL1_PD_GAIN_FINE - [31:28] */
#define CS47L63_FLL1_PD_GAIN_FINE_SHIFT                            28  /* FLL1_PD_GAIN_FINE - [31:28] */
#define CS47L63_FLL1_PD_GAIN_FINE_WIDTH                             4  /* FLL1_PD_GAIN_FINE - [31:28] */
#define CS47L63_FLL1_PD_GAIN_COARSE                        0x0F000000  /* FLL1_PD_GAIN_COARSE - [27:24] */
#define CS47L63_FLL1_PD_GAIN_COARSE_MASK                   0x0F000000  /* FLL1_PD_GAIN_COARSE - [27:24] */
#define CS47L63_FLL1_PD_GAIN_COARSE_SHIFT                          24  /* FLL1_PD_GAIN_COARSE - [27:24] */
#define CS47L63_FLL1_PD_GAIN_COARSE_WIDTH                           4  /* FLL1_PD_GAIN_COARSE - [27:24] */
#define CS47L63_FLL1_FD_GAIN_FINE                          0x00F00000  /* FLL1_FD_GAIN_FINE - [23:20] */
#define CS47L63_FLL1_FD_GAIN_FINE_MASK                     0x00F00000  /* FLL1_FD_GAIN_FINE - [23:20] */
#define CS47L63_FLL1_FD_GAIN_FINE_SHIFT                            20  /* FLL1_FD_GAIN_FINE - [23:20] */
#define CS47L63_FLL1_FD_GAIN_FINE_WIDTH                             4  /* FLL1_FD_GAIN_FINE - [23:20] */
#define CS47L63_FLL1_FD_GAIN_COARSE                        0x000F0000  /* FLL1_FD_GAIN_COARSE - [19:16] */
#define CS47L63_FLL1_FD_GAIN_COARSE_MASK                   0x000F0000  /* FLL1_FD_GAIN_COARSE - [19:16] */
#define CS47L63_FLL1_FD_GAIN_COARSE_SHIFT                          16  /* FLL1_FD_GAIN_COARSE - [19:16] */
#define CS47L63_FLL1_FD_GAIN_COARSE_WIDTH                           4  /* FLL1_FD_GAIN_COARSE - [19:16] */
#define CS47L63_FLL1_INTEG_DLY_MODE                        0x00004000  /* FLL1_INTEG_DLY_MODE */
#define CS47L63_FLL1_INTEG_DLY_MODE_MASK                   0x00004000  /* FLL1_INTEG_DLY_MODE */
#define CS47L63_FLL1_INTEG_DLY_MODE_SHIFT                          14  /* FLL1_INTEG_DLY_MODE */
#define CS47L63_FLL1_INTEG_DLY_MODE_WIDTH                           1  /* FLL1_INTEG_DLY_MODE */
#define CS47L63_FLL1_HP                                    0x00003000  /* FLL1_HP - [13:12] */
#define CS47L63_FLL1_HP_MASK                               0x00003000  /* FLL1_HP - [13:12] */
#define CS47L63_FLL1_HP_SHIFT                                      12  /* FLL1_HP - [13:12] */
#define CS47L63_FLL1_HP_WIDTH                                       2  /* FLL1_HP - [13:12] */
#define CS47L63_FLL1_FB_DIV                                0x000003FF  /* FLL1_FB_DIV - [9:0] */
#define CS47L63_FLL1_FB_DIV_MASK                           0x000003FF  /* FLL1_FB_DIV - [9:0] */
#define CS47L63_FLL1_FB_DIV_SHIFT                                   0  /* FLL1_FB_DIV - [9:0] */
#define CS47L63_FLL1_FB_DIV_WIDTH                                  10  /* FLL1_FB_DIV - [9:0] */

/*
 * R106 (0x1C10) - FLL1_CONTROL5
 */
#define CS47L63_FLL1_FRC_INTEG_UPD                         0x00008000  /* FLL1_FRC_INTEG_UPD */
#define CS47L63_FLL1_FRC_INTEG_UPD_MASK                    0x00008000  /* FLL1_FRC_INTEG_UPD */
#define CS47L63_FLL1_FRC_INTEG_UPD_SHIFT                           15  /* FLL1_FRC_INTEG_UPD */
#define CS47L63_FLL1_FRC_INTEG_UPD_WIDTH                            1  /* FLL1_FRC_INTEG_UPD */
#define CS47L63_FLL1_FRC_INTEG_VAL                         0x00003FFF  /* FLL1_FRC_INTEG_VAL - [13:0] */
#define CS47L63_FLL1_FRC_INTEG_VAL_MASK                    0x00003FFF  /* FLL1_FRC_INTEG_VAL - [13:0] */
#define CS47L63_FLL1_FRC_INTEG_VAL_SHIFT                            0  /* FLL1_FRC_INTEG_VAL - [13:0] */
#define CS47L63_FLL1_FRC_INTEG_VAL_WIDTH                           14  /* FLL1_FRC_INTEG_VAL - [13:0] */

/*
 * R107 (0x1C14) - FLL1_CONTROL6
 */
#define CS47L63_FLL1_INTEG_VALID                           0x00008000  /* FLL1_INTEG_VALID */
#define CS47L63_FLL1_INTEG_VALID_MASK                      0x00008000  /* FLL1_INTEG_VALID */
#define CS47L63_FLL1_INTEG_VALID_SHIFT                             15  /* FLL1_INTEG_VALID */
#define CS47L63_FLL1_INTEG_VALID_WIDTH                              1  /* FLL1_INTEG_VALID */
#define CS47L63_FLL1_INTEG                                 0x00003FFF  /* FLL1_INTEG - [13:0] */
#define CS47L63_FLL1_INTEG_MASK                            0x00003FFF  /* FLL1_INTEG - [13:0] */
#define CS47L63_FLL1_INTEG_SHIFT                                    0  /* FLL1_INTEG - [13:0] */
#define CS47L63_FLL1_INTEG_WIDTH                                   14  /* FLL1_INTEG - [13:0] */

/*
 * R108 (0x1C18) - FLL1_CONTROL7
 */
#define CS47L63_FLL1_LOCKDET_PHASE_EN                      0x00000002  /* FLL1_LOCKDET_PHASE_EN */
#define CS47L63_FLL1_LOCKDET_PHASE_EN_MASK                 0x00000002  /* FLL1_LOCKDET_PHASE_EN */
#define CS47L63_FLL1_LOCKDET_PHASE_EN_SHIFT                         1  /* FLL1_LOCKDET_PHASE_EN */
#define CS47L63_FLL1_LOCKDET_PHASE_EN_WIDTH                         1  /* FLL1_LOCKDET_PHASE_EN */
#define CS47L63_FLL1_PROTECT_EN                            0x00000001  /* FLL1_PROTECT_EN */
#define CS47L63_FLL1_PROTECT_EN_MASK                       0x00000001  /* FLL1_PROTECT_EN */
#define CS47L63_FLL1_PROTECT_EN_SHIFT                               0  /* FLL1_PROTECT_EN */
#define CS47L63_FLL1_PROTECT_EN_WIDTH                               1  /* FLL1_PROTECT_EN */

/*
 * R109 (0x1C30) - FLL1_DIGITAL_TEST1
 */
#define CS47L63_FLL1_TR_RATE                               0x0000C000  /* FLL1_TR_RATE - [15:14] */
#define CS47L63_FLL1_TR_RATE_MASK                          0x0000C000  /* FLL1_TR_RATE - [15:14] */
#define CS47L63_FLL1_TR_RATE_SHIFT                                 14  /* FLL1_TR_RATE - [15:14] */
#define CS47L63_FLL1_TR_RATE_WIDTH                                  2  /* FLL1_TR_RATE - [15:14] */
#define CS47L63_FLL1_FRC_INTEG_SEL                         0x00001000  /* FLL1_FRC_INTEG_SEL */
#define CS47L63_FLL1_FRC_INTEG_SEL_MASK                    0x00001000  /* FLL1_FRC_INTEG_SEL */
#define CS47L63_FLL1_FRC_INTEG_SEL_SHIFT                           12  /* FLL1_FRC_INTEG_SEL */
#define CS47L63_FLL1_FRC_INTEG_SEL_WIDTH                            1  /* FLL1_FRC_INTEG_SEL */
#define CS47L63_FLL1_HS_DITH_TUNE                          0x00000F00  /* FLL1_HS_DITH_TUNE - [11:8] */
#define CS47L63_FLL1_HS_DITH_TUNE_MASK                     0x00000F00  /* FLL1_HS_DITH_TUNE - [11:8] */
#define CS47L63_FLL1_HS_DITH_TUNE_SHIFT                             8  /* FLL1_HS_DITH_TUNE - [11:8] */
#define CS47L63_FLL1_HS_DITH_TUNE_WIDTH                             4  /* FLL1_HS_DITH_TUNE - [11:8] */
#define CS47L63_FLL1_LS_DITH_TUNE_SHAPED                   0x000000F0  /* FLL1_LS_DITH_TUNE_SHAPED - [7:4] */
#define CS47L63_FLL1_LS_DITH_TUNE_SHAPED_MASK              0x000000F0  /* FLL1_LS_DITH_TUNE_SHAPED - [7:4] */
#define CS47L63_FLL1_LS_DITH_TUNE_SHAPED_SHIFT                      4  /* FLL1_LS_DITH_TUNE_SHAPED - [7:4] */
#define CS47L63_FLL1_LS_DITH_TUNE_SHAPED_WIDTH                      4  /* FLL1_LS_DITH_TUNE_SHAPED - [7:4] */
#define CS47L63_FLL1_LS_DITH_TUNE_NONSHAPED                0x0000000F  /* FLL1_LS_DITH_TUNE_NONSHAPED - [3:0] */
#define CS47L63_FLL1_LS_DITH_TUNE_NONSHAPED_MASK           0x0000000F  /* FLL1_LS_DITH_TUNE_NONSHAPED - [3:0] */
#define CS47L63_FLL1_LS_DITH_TUNE_NONSHAPED_SHIFT                   0  /* FLL1_LS_DITH_TUNE_NONSHAPED - [3:0] */
#define CS47L63_FLL1_LS_DITH_TUNE_NONSHAPED_WIDTH                   4  /* FLL1_LS_DITH_TUNE_NONSHAPED - [3:0] */

/*
 * R110 (0x1C34) - FLL1_DIGITAL_TEST2
 */
#define CS47L63_FLL1_TESTOUT_EN                            0x00008000  /* FLL1_TESTOUT_EN */
#define CS47L63_FLL1_TESTOUT_EN_MASK                       0x00008000  /* FLL1_TESTOUT_EN */
#define CS47L63_FLL1_TESTOUT_EN_SHIFT                              15  /* FLL1_TESTOUT_EN */
#define CS47L63_FLL1_TESTOUT_EN_WIDTH                               1  /* FLL1_TESTOUT_EN */
#define CS47L63_FLL1_FB_DIV_SDM_DITH_TUNE                  0x00007000  /* FLL1_FB_DIV_SDM_DITH_TUNE - [14:12] */
#define CS47L63_FLL1_FB_DIV_SDM_DITH_TUNE_MASK             0x00007000  /* FLL1_FB_DIV_SDM_DITH_TUNE - [14:12] */
#define CS47L63_FLL1_FB_DIV_SDM_DITH_TUNE_SHIFT                    12  /* FLL1_FB_DIV_SDM_DITH_TUNE - [14:12] */
#define CS47L63_FLL1_FB_DIV_SDM_DITH_TUNE_WIDTH                     3  /* FLL1_FB_DIV_SDM_DITH_TUNE - [14:12] */
#define CS47L63_FLL1_FB_DIV_SDM_FF_EN                      0x00000800  /* FLL1_FB_DIV_SDM_FF_EN */
#define CS47L63_FLL1_FB_DIV_SDM_FF_EN_MASK                 0x00000800  /* FLL1_FB_DIV_SDM_FF_EN */
#define CS47L63_FLL1_FB_DIV_SDM_FF_EN_SHIFT                        11  /* FLL1_FB_DIV_SDM_FF_EN */
#define CS47L63_FLL1_FB_DIV_SDM_FF_EN_WIDTH                         1  /* FLL1_FB_DIV_SDM_FF_EN */
#define CS47L63_FLL1_FB_DIV_SDM_ORD2_EN                    0x00000400  /* FLL1_FB_DIV_SDM_ORD2_EN */
#define CS47L63_FLL1_FB_DIV_SDM_ORD2_EN_MASK               0x00000400  /* FLL1_FB_DIV_SDM_ORD2_EN */
#define CS47L63_FLL1_FB_DIV_SDM_ORD2_EN_SHIFT                      10  /* FLL1_FB_DIV_SDM_ORD2_EN */
#define CS47L63_FLL1_FB_DIV_SDM_ORD2_EN_WIDTH                       1  /* FLL1_FB_DIV_SDM_ORD2_EN */
#define CS47L63_FLL1_WLR_SDM_EN                            0x00000200  /* FLL1_WLR_SDM_EN */
#define CS47L63_FLL1_WLR_SDM_EN_MASK                       0x00000200  /* FLL1_WLR_SDM_EN */
#define CS47L63_FLL1_WLR_SDM_EN_SHIFT                               9  /* FLL1_WLR_SDM_EN */
#define CS47L63_FLL1_WLR_SDM_EN_WIDTH                               1  /* FLL1_WLR_SDM_EN */
#define CS47L63_FLL1_SYNC_EFS_EN                           0x00000100  /* FLL1_SYNC_EFS_EN */
#define CS47L63_FLL1_SYNC_EFS_EN_MASK                      0x00000100  /* FLL1_SYNC_EFS_EN */
#define CS47L63_FLL1_SYNC_EFS_EN_SHIFT                              8  /* FLL1_SYNC_EFS_EN */
#define CS47L63_FLL1_SYNC_EFS_EN_WIDTH                              1  /* FLL1_SYNC_EFS_EN */
#define CS47L63_FLL1_LS_DITH_EN                            0x00000080  /* FLL1_LS_DITH_EN */
#define CS47L63_FLL1_LS_DITH_EN_MASK                       0x00000080  /* FLL1_LS_DITH_EN */
#define CS47L63_FLL1_LS_DITH_EN_SHIFT                               7  /* FLL1_LS_DITH_EN */
#define CS47L63_FLL1_LS_DITH_EN_WIDTH                               1  /* FLL1_LS_DITH_EN */
#define CS47L63_FLL1_HS_DITH_EN                            0x00000040  /* FLL1_HS_DITH_EN */
#define CS47L63_FLL1_HS_DITH_EN_MASK                       0x00000040  /* FLL1_HS_DITH_EN */
#define CS47L63_FLL1_HS_DITH_EN_SHIFT                               6  /* FLL1_HS_DITH_EN */
#define CS47L63_FLL1_HS_DITH_EN_WIDTH                               1  /* FLL1_HS_DITH_EN */
#define CS47L63_FLL1_OSF_EN                                0x00000020  /* FLL1_OSF_EN */
#define CS47L63_FLL1_OSF_EN_MASK                           0x00000020  /* FLL1_OSF_EN */
#define CS47L63_FLL1_OSF_EN_SHIFT                                   5  /* FLL1_OSF_EN */
#define CS47L63_FLL1_OSF_EN_WIDTH                                   1  /* FLL1_OSF_EN */
#define CS47L63_FLL1_DFSAT_EN                              0x00000010  /* FLL1_DFSAT_EN */
#define CS47L63_FLL1_DFSAT_EN_MASK                         0x00000010  /* FLL1_DFSAT_EN */
#define CS47L63_FLL1_DFSAT_EN_SHIFT                                 4  /* FLL1_DFSAT_EN */
#define CS47L63_FLL1_DFSAT_EN_WIDTH                                 1  /* FLL1_DFSAT_EN */
#define CS47L63_FLL1_AUTO_DFSAT_EN                         0x00000008  /* FLL1_AUTO_DFSAT_EN */
#define CS47L63_FLL1_AUTO_DFSAT_EN_MASK                    0x00000008  /* FLL1_AUTO_DFSAT_EN */
#define CS47L63_FLL1_AUTO_DFSAT_EN_SHIFT                            3  /* FLL1_AUTO_DFSAT_EN */
#define CS47L63_FLL1_AUTO_DFSAT_EN_WIDTH                            1  /* FLL1_AUTO_DFSAT_EN */
#define CS47L63_FLL1_CLK_VCO_FAST_SRC_OVRD                 0x00000004  /* FLL1_CLK_VCO_FAST_SRC_OVRD */
#define CS47L63_FLL1_CLK_VCO_FAST_SRC_OVRD_MASK            0x00000004  /* FLL1_CLK_VCO_FAST_SRC_OVRD */
#define CS47L63_FLL1_CLK_VCO_FAST_SRC_OVRD_SHIFT                    2  /* FLL1_CLK_VCO_FAST_SRC_OVRD */
#define CS47L63_FLL1_CLK_VCO_FAST_SRC_OVRD_WIDTH                    1  /* FLL1_CLK_VCO_FAST_SRC_OVRD */

/*
 * R111 (0x1C38) - FLL1_DIGITAL_TEST3
 */
#define CS47L63_FLL1_FRC_LSB_CTRL                          0x0000FF00  /* FLL1_FRC_LSB_CTRL - [15:8] */
#define CS47L63_FLL1_FRC_LSB_CTRL_MASK                     0x0000FF00  /* FLL1_FRC_LSB_CTRL - [15:8] */
#define CS47L63_FLL1_FRC_LSB_CTRL_SHIFT                             8  /* FLL1_FRC_LSB_CTRL - [15:8] */
#define CS47L63_FLL1_FRC_LSB_CTRL_WIDTH                             8  /* FLL1_FRC_LSB_CTRL - [15:8] */
#define CS47L63_FLL1_FRC_NCO_VAL                           0x000000FC  /* FLL1_FRC_NCO_VAL - [7:2] */
#define CS47L63_FLL1_FRC_NCO_VAL_MASK                      0x000000FC  /* FLL1_FRC_NCO_VAL - [7:2] */
#define CS47L63_FLL1_FRC_NCO_VAL_SHIFT                              2  /* FLL1_FRC_NCO_VAL - [7:2] */
#define CS47L63_FLL1_FRC_NCO_VAL_WIDTH                              6  /* FLL1_FRC_NCO_VAL - [7:2] */
#define CS47L63_FLL1_FRC_NCO                               0x00000002  /* FLL1_FRC_NCO */
#define CS47L63_FLL1_FRC_NCO_MASK                          0x00000002  /* FLL1_FRC_NCO */
#define CS47L63_FLL1_FRC_NCO_SHIFT                                  1  /* FLL1_FRC_NCO */
#define CS47L63_FLL1_FRC_NCO_WIDTH                                  1  /* FLL1_FRC_NCO */
#define CS47L63_FLL1_NCO_HYST                              0x00000001  /* FLL1_NCO_HYST */
#define CS47L63_FLL1_NCO_HYST_MASK                         0x00000001  /* FLL1_NCO_HYST */
#define CS47L63_FLL1_NCO_HYST_SHIFT                                 0  /* FLL1_NCO_HYST */
#define CS47L63_FLL1_NCO_HYST_WIDTH                                 1  /* FLL1_NCO_HYST */

/*
 * R112 (0x1C3C) - FLL1_DIGITAL_TEST4
 */
#define CS47L63_FLL1_NCO_RD_EN_MASK                        0x00000001  /* FLL1_NCO_RD_EN */
#define CS47L63_FLL1_NCO_RD_EN_SHIFT                                0  /* FLL1_NCO_RD_EN */
#define CS47L63_FLL1_NCO_RD_EN_WIDTH                                1  /* FLL1_NCO_RD_EN */

/*
 * R113 (0x1C40) - FLL1_DIGITAL_TEST5
 */
#define CS47L63_FLL1_LSB_CTRL_RD                           0x0000FF00  /* FLL1_LSB_CTRL_RD - [15:8] */
#define CS47L63_FLL1_LSB_CTRL_RD_MASK                      0x0000FF00  /* FLL1_LSB_CTRL_RD - [15:8] */
#define CS47L63_FLL1_LSB_CTRL_RD_SHIFT                              8  /* FLL1_LSB_CTRL_RD - [15:8] */
#define CS47L63_FLL1_LSB_CTRL_RD_WIDTH                              8  /* FLL1_LSB_CTRL_RD - [15:8] */
#define CS47L63_FLL1_NCO_RD                                0x000000FC  /* FLL1_NCO_RD - [7:2] */
#define CS47L63_FLL1_NCO_RD_MASK                           0x000000FC  /* FLL1_NCO_RD - [7:2] */
#define CS47L63_FLL1_NCO_RD_SHIFT                                   2  /* FLL1_NCO_RD - [7:2] */
#define CS47L63_FLL1_NCO_RD_WIDTH                                   6  /* FLL1_NCO_RD - [7:2] */

/*
 * R114 (0x1C48) - FLL1_ANALOGUE_TEST1
 */
#define CS47L63_FLL1_PRECHARGE                             0x00008000  /* FLL1_PRECHARGE */
#define CS47L63_FLL1_PRECHARGE_MASK                        0x00008000  /* FLL1_PRECHARGE */
#define CS47L63_FLL1_PRECHARGE_SHIFT                               15  /* FLL1_PRECHARGE */
#define CS47L63_FLL1_PRECHARGE_WIDTH                                1  /* FLL1_PRECHARGE */
#define CS47L63_FLL1_HALF_RATE                             0x00004000  /* FLL1_HALF_RATE */
#define CS47L63_FLL1_HALF_RATE_MASK                        0x00004000  /* FLL1_HALF_RATE */
#define CS47L63_FLL1_HALF_RATE_SHIFT                               14  /* FLL1_HALF_RATE */
#define CS47L63_FLL1_HALF_RATE_WIDTH                                1  /* FLL1_HALF_RATE */
#define CS47L63_FLL1_SAVE_STEER                            0x00002000  /* FLL1_SAVE_STEER */
#define CS47L63_FLL1_SAVE_STEER_MASK                       0x00002000  /* FLL1_SAVE_STEER */
#define CS47L63_FLL1_SAVE_STEER_SHIFT                              13  /* FLL1_SAVE_STEER */
#define CS47L63_FLL1_SAVE_STEER_WIDTH                               1  /* FLL1_SAVE_STEER */
#define CS47L63_FLL1_SPARE                                 0x00001E00  /* FLL1_SPARE - [12:9] */
#define CS47L63_FLL1_SPARE_MASK                            0x00001E00  /* FLL1_SPARE - [12:9] */
#define CS47L63_FLL1_SPARE_SHIFT                                    9  /* FLL1_SPARE - [12:9] */
#define CS47L63_FLL1_SPARE_WIDTH                                    4  /* FLL1_SPARE - [12:9] */
#define CS47L63_FLL1_OSC_EN                                0x00000100  /* FLL1_OSC_EN */
#define CS47L63_FLL1_OSC_EN_MASK                           0x00000100  /* FLL1_OSC_EN */
#define CS47L63_FLL1_OSC_EN_SHIFT                                   8  /* FLL1_OSC_EN */
#define CS47L63_FLL1_OSC_EN_WIDTH                                   1  /* FLL1_OSC_EN */
#define CS47L63_FLL1_COARSE_CTRL                           0x000000C0  /* FLL1_COARSE_CTRL - [7:6] */
#define CS47L63_FLL1_COARSE_CTRL_MASK                      0x000000C0  /* FLL1_COARSE_CTRL - [7:6] */
#define CS47L63_FLL1_COARSE_CTRL_SHIFT                              6  /* FLL1_COARSE_CTRL - [7:6] */
#define CS47L63_FLL1_COARSE_CTRL_WIDTH                              2  /* FLL1_COARSE_CTRL - [7:6] */
#define CS47L63_FLL1_ILS_BIAS                              0x00000030  /* FLL1_ILS_BIAS - [5:4] */
#define CS47L63_FLL1_ILS_BIAS_MASK                         0x00000030  /* FLL1_ILS_BIAS - [5:4] */
#define CS47L63_FLL1_ILS_BIAS_SHIFT                                 4  /* FLL1_ILS_BIAS - [5:4] */
#define CS47L63_FLL1_ILS_BIAS_WIDTH                                 2  /* FLL1_ILS_BIAS - [5:4] */
#define CS47L63_FLL1_IDAC_BIAS                             0x0000000C  /* FLL1_IDAC_BIAS - [3:2] */
#define CS47L63_FLL1_IDAC_BIAS_MASK                        0x0000000C  /* FLL1_IDAC_BIAS - [3:2] */
#define CS47L63_FLL1_IDAC_BIAS_SHIFT                                2  /* FLL1_IDAC_BIAS - [3:2] */
#define CS47L63_FLL1_IDAC_BIAS_WIDTH                                2  /* FLL1_IDAC_BIAS - [3:2] */
#define CS47L63_FLL1_POLE_SHIFT                            0x00000003  /* FLL1_POLE_SHIFT - [1:0] */
#define CS47L63_FLL1_POLE_SHIFT_MASK                       0x00000003  /* FLL1_POLE_SHIFT - [1:0] */
#define CS47L63_FLL1_POLE_SHIFT_SHIFT                               0  /* FLL1_POLE_SHIFT - [1:0] */
#define CS47L63_FLL1_POLE_SHIFT_WIDTH                               2  /* FLL1_POLE_SHIFT - [1:0] */

/*
 * R115 (0x1CA0) - FLL1_GPIO_CLOCK
 */
#define CS47L63_FLL1_GPCLK_SRC                             0x00000C00  /* FLL1_GPCLK_SRC - [11:10] */
#define CS47L63_FLL1_GPCLK_SRC_MASK                        0x00000C00  /* FLL1_GPCLK_SRC - [11:10] */
#define CS47L63_FLL1_GPCLK_SRC_SHIFT                               10  /* FLL1_GPCLK_SRC - [11:10] */
#define CS47L63_FLL1_GPCLK_SRC_WIDTH                                2  /* FLL1_GPCLK_SRC - [11:10] */
#define CS47L63_FLL1_GPCLK_DIV                             0x000000FE  /* FLL1_GPCLK_DIV - [7:1] */
#define CS47L63_FLL1_GPCLK_DIV_MASK                        0x000000FE  /* FLL1_GPCLK_DIV - [7:1] */
#define CS47L63_FLL1_GPCLK_DIV_SHIFT                                1  /* FLL1_GPCLK_DIV - [7:1] */
#define CS47L63_FLL1_GPCLK_DIV_WIDTH                                7  /* FLL1_GPCLK_DIV - [7:1] */
#define CS47L63_FLL1_GPCLK_EN                              0x00000001  /* FLL1_GPCLK_EN */
#define CS47L63_FLL1_GPCLK_EN_MASK                         0x00000001  /* FLL1_GPCLK_EN */
#define CS47L63_FLL1_GPCLK_EN_SHIFT                                 0  /* FLL1_GPCLK_EN */
#define CS47L63_FLL1_GPCLK_EN_WIDTH                                 1  /* FLL1_GPCLK_EN */

/*
 * R116 (0x1D00) - FLL2_CONTROL1
 */
#define CS47L63_FLL2_CTRL_UPD                              0x00000004  /* FLL2_CTRL_UPD */
#define CS47L63_FLL2_CTRL_UPD_MASK                         0x00000004  /* FLL2_CTRL_UPD */
#define CS47L63_FLL2_CTRL_UPD_SHIFT                                 2  /* FLL2_CTRL_UPD */
#define CS47L63_FLL2_CTRL_UPD_WIDTH                                 1  /* FLL2_CTRL_UPD */
#define CS47L63_FLL2_HOLD                                  0x00000002  /* FLL2_HOLD */
#define CS47L63_FLL2_HOLD_MASK                             0x00000002  /* FLL2_HOLD */
#define CS47L63_FLL2_HOLD_SHIFT                                     1  /* FLL2_HOLD */
#define CS47L63_FLL2_HOLD_WIDTH                                     1  /* FLL2_HOLD */
#define CS47L63_FLL2_EN                                    0x00000001  /* FLL2_EN */
#define CS47L63_FLL2_EN_MASK                               0x00000001  /* FLL2_EN */
#define CS47L63_FLL2_EN_SHIFT                                       0  /* FLL2_EN */
#define CS47L63_FLL2_EN_WIDTH                                       1  /* FLL2_EN */

/*
 * R117 (0x1D04) - FLL2_CONTROL2
 */
#define CS47L63_FLL2_LOCKDET_THR                           0xF0000000  /* FLL2_LOCKDET_THR - [31:28] */
#define CS47L63_FLL2_LOCKDET_THR_MASK                      0xF0000000  /* FLL2_LOCKDET_THR - [31:28] */
#define CS47L63_FLL2_LOCKDET_THR_SHIFT                             28  /* FLL2_LOCKDET_THR - [31:28] */
#define CS47L63_FLL2_LOCKDET_THR_WIDTH                              4  /* FLL2_LOCKDET_THR - [31:28] */
#define CS47L63_FLL2_LOCKDET                               0x08000000  /* FLL2_LOCKDET */
#define CS47L63_FLL2_LOCKDET_MASK                          0x08000000  /* FLL2_LOCKDET */
#define CS47L63_FLL2_LOCKDET_SHIFT                                 27  /* FLL2_LOCKDET */
#define CS47L63_FLL2_LOCKDET_WIDTH                                  1  /* FLL2_LOCKDET */
#define CS47L63_FLL2_CLK_VCO_FAST_SRC                      0x03000000  /* FLL2_CLK_VCO_FAST_SRC - [25:24] */
#define CS47L63_FLL2_CLK_VCO_FAST_SRC_MASK                 0x03000000  /* FLL2_CLK_VCO_FAST_SRC - [25:24] */
#define CS47L63_FLL2_CLK_VCO_FAST_SRC_SHIFT                        24  /* FLL2_CLK_VCO_FAST_SRC - [25:24] */
#define CS47L63_FLL2_CLK_VCO_FAST_SRC_WIDTH                         2  /* FLL2_CLK_VCO_FAST_SRC - [25:24] */
#define CS47L63_FLL2_PHASEDET                              0x00400000  /* FLL2_PHASEDET */
#define CS47L63_FLL2_PHASEDET_MASK                         0x00400000  /* FLL2_PHASEDET */
#define CS47L63_FLL2_PHASEDET_SHIFT                                22  /* FLL2_PHASEDET */
#define CS47L63_FLL2_PHASEDET_WIDTH                                 1  /* FLL2_PHASEDET */
#define CS47L63_FLL2_REFDET                                0x00200000  /* FLL2_REFDET */
#define CS47L63_FLL2_REFDET_MASK                           0x00200000  /* FLL2_REFDET */
#define CS47L63_FLL2_REFDET_SHIFT                                  21  /* FLL2_REFDET */
#define CS47L63_FLL2_REFDET_WIDTH                                   1  /* FLL2_REFDET */
#define CS47L63_FLL2_REFCLK_DIV                            0x00030000  /* FLL2_REFCLK_DIV - [17:16] */
#define CS47L63_FLL2_REFCLK_DIV_MASK                       0x00030000  /* FLL2_REFCLK_DIV - [17:16] */
#define CS47L63_FLL2_REFCLK_DIV_SHIFT                              16  /* FLL2_REFCLK_DIV - [17:16] */
#define CS47L63_FLL2_REFCLK_DIV_WIDTH                               2  /* FLL2_REFCLK_DIV - [17:16] */
#define CS47L63_FLL2_REFCLK_SRC                            0x0000F000  /* FLL2_REFCLK_SRC - [15:12] */
#define CS47L63_FLL2_REFCLK_SRC_MASK                       0x0000F000  /* FLL2_REFCLK_SRC - [15:12] */
#define CS47L63_FLL2_REFCLK_SRC_SHIFT                              12  /* FLL2_REFCLK_SRC - [15:12] */
#define CS47L63_FLL2_REFCLK_SRC_WIDTH                               4  /* FLL2_REFCLK_SRC - [15:12] */
#define CS47L63_FLL2_N                                     0x000003FF  /* FLL2_N - [9:0] */
#define CS47L63_FLL2_N_MASK                                0x000003FF  /* FLL2_N - [9:0] */
#define CS47L63_FLL2_N_SHIFT                                        0  /* FLL2_N - [9:0] */
#define CS47L63_FLL2_N_WIDTH                                       10  /* FLL2_N - [9:0] */

/*
 * R118 (0x1D08) - FLL2_CONTROL3
 */
#define CS47L63_FLL2_LAMBDA                                0xFFFF0000  /* FLL2_LAMBDA - [31:16] */
#define CS47L63_FLL2_LAMBDA_MASK                           0xFFFF0000  /* FLL2_LAMBDA - [31:16] */
#define CS47L63_FLL2_LAMBDA_SHIFT                                  16  /* FLL2_LAMBDA - [31:16] */
#define CS47L63_FLL2_LAMBDA_WIDTH                                  16  /* FLL2_LAMBDA - [31:16] */
#define CS47L63_FLL2_THETA                                 0x0000FFFF  /* FLL2_THETA - [15:0] */
#define CS47L63_FLL2_THETA_MASK                            0x0000FFFF  /* FLL2_THETA - [15:0] */
#define CS47L63_FLL2_THETA_SHIFT                                    0  /* FLL2_THETA - [15:0] */
#define CS47L63_FLL2_THETA_WIDTH                                   16  /* FLL2_THETA - [15:0] */

/*
 * R119 (0x1D0C) - FLL2_CONTROL4
 */
#define CS47L63_FLL2_PD_GAIN_FINE                          0xF0000000  /* FLL2_PD_GAIN_FINE - [31:28] */
#define CS47L63_FLL2_PD_GAIN_FINE_MASK                     0xF0000000  /* FLL2_PD_GAIN_FINE - [31:28] */
#define CS47L63_FLL2_PD_GAIN_FINE_SHIFT                            28  /* FLL2_PD_GAIN_FINE - [31:28] */
#define CS47L63_FLL2_PD_GAIN_FINE_WIDTH                             4  /* FLL2_PD_GAIN_FINE - [31:28] */
#define CS47L63_FLL2_PD_GAIN_COARSE                        0x0F000000  /* FLL2_PD_GAIN_COARSE - [27:24] */
#define CS47L63_FLL2_PD_GAIN_COARSE_MASK                   0x0F000000  /* FLL2_PD_GAIN_COARSE - [27:24] */
#define CS47L63_FLL2_PD_GAIN_COARSE_SHIFT                          24  /* FLL2_PD_GAIN_COARSE - [27:24] */
#define CS47L63_FLL2_PD_GAIN_COARSE_WIDTH                           4  /* FLL2_PD_GAIN_COARSE - [27:24] */
#define CS47L63_FLL2_FD_GAIN_FINE                          0x00F00000  /* FLL2_FD_GAIN_FINE - [23:20] */
#define CS47L63_FLL2_FD_GAIN_FINE_MASK                     0x00F00000  /* FLL2_FD_GAIN_FINE - [23:20] */
#define CS47L63_FLL2_FD_GAIN_FINE_SHIFT                            20  /* FLL2_FD_GAIN_FINE - [23:20] */
#define CS47L63_FLL2_FD_GAIN_FINE_WIDTH                             4  /* FLL2_FD_GAIN_FINE - [23:20] */
#define CS47L63_FLL2_FD_GAIN_COARSE                        0x000F0000  /* FLL2_FD_GAIN_COARSE - [19:16] */
#define CS47L63_FLL2_FD_GAIN_COARSE_MASK                   0x000F0000  /* FLL2_FD_GAIN_COARSE - [19:16] */
#define CS47L63_FLL2_FD_GAIN_COARSE_SHIFT                          16  /* FLL2_FD_GAIN_COARSE - [19:16] */
#define CS47L63_FLL2_FD_GAIN_COARSE_WIDTH                           4  /* FLL2_FD_GAIN_COARSE - [19:16] */
#define CS47L63_FLL2_INTEG_DLY_MODE                        0x00004000  /* FLL2_INTEG_DLY_MODE */
#define CS47L63_FLL2_INTEG_DLY_MODE_MASK                   0x00004000  /* FLL2_INTEG_DLY_MODE */
#define CS47L63_FLL2_INTEG_DLY_MODE_SHIFT                          14  /* FLL2_INTEG_DLY_MODE */
#define CS47L63_FLL2_INTEG_DLY_MODE_WIDTH                           1  /* FLL2_INTEG_DLY_MODE */
#define CS47L63_FLL2_HP                                    0x00003000  /* FLL2_HP - [13:12] */
#define CS47L63_FLL2_HP_MASK                               0x00003000  /* FLL2_HP - [13:12] */
#define CS47L63_FLL2_HP_SHIFT                                      12  /* FLL2_HP - [13:12] */
#define CS47L63_FLL2_HP_WIDTH                                       2  /* FLL2_HP - [13:12] */
#define CS47L63_FLL2_FB_DIV                                0x000003FF  /* FLL2_FB_DIV - [9:0] */
#define CS47L63_FLL2_FB_DIV_MASK                           0x000003FF  /* FLL2_FB_DIV - [9:0] */
#define CS47L63_FLL2_FB_DIV_SHIFT                                   0  /* FLL2_FB_DIV - [9:0] */
#define CS47L63_FLL2_FB_DIV_WIDTH                                  10  /* FLL2_FB_DIV - [9:0] */

/*
 * R120 (0x1D10) - FLL2_CONTROL5
 */
#define CS47L63_FLL2_FRC_INTEG_UPD                         0x00008000  /* FLL2_FRC_INTEG_UPD */
#define CS47L63_FLL2_FRC_INTEG_UPD_MASK                    0x00008000  /* FLL2_FRC_INTEG_UPD */
#define CS47L63_FLL2_FRC_INTEG_UPD_SHIFT                           15  /* FLL2_FRC_INTEG_UPD */
#define CS47L63_FLL2_FRC_INTEG_UPD_WIDTH                            1  /* FLL2_FRC_INTEG_UPD */
#define CS47L63_FLL2_FRC_INTEG_VAL                         0x00003FFF  /* FLL2_FRC_INTEG_VAL - [13:0] */
#define CS47L63_FLL2_FRC_INTEG_VAL_MASK                    0x00003FFF  /* FLL2_FRC_INTEG_VAL - [13:0] */
#define CS47L63_FLL2_FRC_INTEG_VAL_SHIFT                            0  /* FLL2_FRC_INTEG_VAL - [13:0] */
#define CS47L63_FLL2_FRC_INTEG_VAL_WIDTH                           14  /* FLL2_FRC_INTEG_VAL - [13:0] */

/*
 * R121 (0x1D14) - FLL2_CONTROL6
 */
#define CS47L63_FLL2_INTEG_VALID                           0x00008000  /* FLL2_INTEG_VALID */
#define CS47L63_FLL2_INTEG_VALID_MASK                      0x00008000  /* FLL2_INTEG_VALID */
#define CS47L63_FLL2_INTEG_VALID_SHIFT                             15  /* FLL2_INTEG_VALID */
#define CS47L63_FLL2_INTEG_VALID_WIDTH                              1  /* FLL2_INTEG_VALID */
#define CS47L63_FLL2_INTEG                                 0x00003FFF  /* FLL2_INTEG - [13:0] */
#define CS47L63_FLL2_INTEG_MASK                            0x00003FFF  /* FLL2_INTEG - [13:0] */
#define CS47L63_FLL2_INTEG_SHIFT                                    0  /* FLL2_INTEG - [13:0] */
#define CS47L63_FLL2_INTEG_WIDTH                                   14  /* FLL2_INTEG - [13:0] */

/*
 * R122 (0x1D18) - FLL2_CONTROL7
 */
#define CS47L63_FLL2_LOCKDET_PHASE_EN                      0x00000002  /* FLL2_LOCKDET_PHASE_EN */
#define CS47L63_FLL2_LOCKDET_PHASE_EN_MASK                 0x00000002  /* FLL2_LOCKDET_PHASE_EN */
#define CS47L63_FLL2_LOCKDET_PHASE_EN_SHIFT                         1  /* FLL2_LOCKDET_PHASE_EN */
#define CS47L63_FLL2_LOCKDET_PHASE_EN_WIDTH                         1  /* FLL2_LOCKDET_PHASE_EN */
#define CS47L63_FLL2_PROTECT_EN                            0x00000001  /* FLL2_PROTECT_EN */
#define CS47L63_FLL2_PROTECT_EN_MASK                       0x00000001  /* FLL2_PROTECT_EN */
#define CS47L63_FLL2_PROTECT_EN_SHIFT                               0  /* FLL2_PROTECT_EN */
#define CS47L63_FLL2_PROTECT_EN_WIDTH                               1  /* FLL2_PROTECT_EN */

/*
 * R123 (0x1D30) - FLL2_DIGITAL_TEST1
 */
#define CS47L63_FLL2_TR_RATE                               0x0000C000  /* FLL2_TR_RATE - [15:14] */
#define CS47L63_FLL2_TR_RATE_MASK                          0x0000C000  /* FLL2_TR_RATE - [15:14] */
#define CS47L63_FLL2_TR_RATE_SHIFT                                 14  /* FLL2_TR_RATE - [15:14] */
#define CS47L63_FLL2_TR_RATE_WIDTH                                  2  /* FLL2_TR_RATE - [15:14] */
#define CS47L63_FLL2_FRC_INTEG_SEL                         0x00001000  /* FLL2_FRC_INTEG_SEL */
#define CS47L63_FLL2_FRC_INTEG_SEL_MASK                    0x00001000  /* FLL2_FRC_INTEG_SEL */
#define CS47L63_FLL2_FRC_INTEG_SEL_SHIFT                           12  /* FLL2_FRC_INTEG_SEL */
#define CS47L63_FLL2_FRC_INTEG_SEL_WIDTH                            1  /* FLL2_FRC_INTEG_SEL */
#define CS47L63_FLL2_HS_DITH_TUNE                          0x00000F00  /* FLL2_HS_DITH_TUNE - [11:8] */
#define CS47L63_FLL2_HS_DITH_TUNE_MASK                     0x00000F00  /* FLL2_HS_DITH_TUNE - [11:8] */
#define CS47L63_FLL2_HS_DITH_TUNE_SHIFT                             8  /* FLL2_HS_DITH_TUNE - [11:8] */
#define CS47L63_FLL2_HS_DITH_TUNE_WIDTH                             4  /* FLL2_HS_DITH_TUNE - [11:8] */
#define CS47L63_FLL2_LS_DITH_TUNE_SHAPED                   0x000000F0  /* FLL2_LS_DITH_TUNE_SHAPED - [7:4] */
#define CS47L63_FLL2_LS_DITH_TUNE_SHAPED_MASK              0x000000F0  /* FLL2_LS_DITH_TUNE_SHAPED - [7:4] */
#define CS47L63_FLL2_LS_DITH_TUNE_SHAPED_SHIFT                      4  /* FLL2_LS_DITH_TUNE_SHAPED - [7:4] */
#define CS47L63_FLL2_LS_DITH_TUNE_SHAPED_WIDTH                      4  /* FLL2_LS_DITH_TUNE_SHAPED - [7:4] */
#define CS47L63_FLL2_LS_DITH_TUNE_NONSHAPED                0x0000000F  /* FLL2_LS_DITH_TUNE_NONSHAPED - [3:0] */
#define CS47L63_FLL2_LS_DITH_TUNE_NONSHAPED_MASK           0x0000000F  /* FLL2_LS_DITH_TUNE_NONSHAPED - [3:0] */
#define CS47L63_FLL2_LS_DITH_TUNE_NONSHAPED_SHIFT                   0  /* FLL2_LS_DITH_TUNE_NONSHAPED - [3:0] */
#define CS47L63_FLL2_LS_DITH_TUNE_NONSHAPED_WIDTH                   4  /* FLL2_LS_DITH_TUNE_NONSHAPED - [3:0] */

/*
 * R124 (0x1D34) - FLL2_DIGITAL_TEST2
 */
#define CS47L63_FLL2_TESTOUT_EN                            0x00008000  /* FLL2_TESTOUT_EN */
#define CS47L63_FLL2_TESTOUT_EN_MASK                       0x00008000  /* FLL2_TESTOUT_EN */
#define CS47L63_FLL2_TESTOUT_EN_SHIFT                              15  /* FLL2_TESTOUT_EN */
#define CS47L63_FLL2_TESTOUT_EN_WIDTH                               1  /* FLL2_TESTOUT_EN */
#define CS47L63_FLL2_FB_DIV_SDM_DITH_TUNE                  0x00007000  /* FLL2_FB_DIV_SDM_DITH_TUNE - [14:12] */
#define CS47L63_FLL2_FB_DIV_SDM_DITH_TUNE_MASK             0x00007000  /* FLL2_FB_DIV_SDM_DITH_TUNE - [14:12] */
#define CS47L63_FLL2_FB_DIV_SDM_DITH_TUNE_SHIFT                    12  /* FLL2_FB_DIV_SDM_DITH_TUNE - [14:12] */
#define CS47L63_FLL2_FB_DIV_SDM_DITH_TUNE_WIDTH                     3  /* FLL2_FB_DIV_SDM_DITH_TUNE - [14:12] */
#define CS47L63_FLL2_FB_DIV_SDM_FF_EN                      0x00000800  /* FLL2_FB_DIV_SDM_FF_EN */
#define CS47L63_FLL2_FB_DIV_SDM_FF_EN_MASK                 0x00000800  /* FLL2_FB_DIV_SDM_FF_EN */
#define CS47L63_FLL2_FB_DIV_SDM_FF_EN_SHIFT                        11  /* FLL2_FB_DIV_SDM_FF_EN */
#define CS47L63_FLL2_FB_DIV_SDM_FF_EN_WIDTH                         1  /* FLL2_FB_DIV_SDM_FF_EN */
#define CS47L63_FLL2_FB_DIV_SDM_ORD2_EN                    0x00000400  /* FLL2_FB_DIV_SDM_ORD2_EN */
#define CS47L63_FLL2_FB_DIV_SDM_ORD2_EN_MASK               0x00000400  /* FLL2_FB_DIV_SDM_ORD2_EN */
#define CS47L63_FLL2_FB_DIV_SDM_ORD2_EN_SHIFT                      10  /* FLL2_FB_DIV_SDM_ORD2_EN */
#define CS47L63_FLL2_FB_DIV_SDM_ORD2_EN_WIDTH                       1  /* FLL2_FB_DIV_SDM_ORD2_EN */
#define CS47L63_FLL2_WLR_SDM_EN                            0x00000200  /* FLL2_WLR_SDM_EN */
#define CS47L63_FLL2_WLR_SDM_EN_MASK                       0x00000200  /* FLL2_WLR_SDM_EN */
#define CS47L63_FLL2_WLR_SDM_EN_SHIFT                               9  /* FLL2_WLR_SDM_EN */
#define CS47L63_FLL2_WLR_SDM_EN_WIDTH                               1  /* FLL2_WLR_SDM_EN */
#define CS47L63_FLL2_SYNC_EFS_EN                           0x00000100  /* FLL2_SYNC_EFS_EN */
#define CS47L63_FLL2_SYNC_EFS_EN_MASK                      0x00000100  /* FLL2_SYNC_EFS_EN */
#define CS47L63_FLL2_SYNC_EFS_EN_SHIFT                              8  /* FLL2_SYNC_EFS_EN */
#define CS47L63_FLL2_SYNC_EFS_EN_WIDTH                              1  /* FLL2_SYNC_EFS_EN */
#define CS47L63_FLL2_LS_DITH_EN                            0x00000080  /* FLL2_LS_DITH_EN */
#define CS47L63_FLL2_LS_DITH_EN_MASK                       0x00000080  /* FLL2_LS_DITH_EN */
#define CS47L63_FLL2_LS_DITH_EN_SHIFT                               7  /* FLL2_LS_DITH_EN */
#define CS47L63_FLL2_LS_DITH_EN_WIDTH                               1  /* FLL2_LS_DITH_EN */
#define CS47L63_FLL2_HS_DITH_EN                            0x00000040  /* FLL2_HS_DITH_EN */
#define CS47L63_FLL2_HS_DITH_EN_MASK                       0x00000040  /* FLL2_HS_DITH_EN */
#define CS47L63_FLL2_HS_DITH_EN_SHIFT                               6  /* FLL2_HS_DITH_EN */
#define CS47L63_FLL2_HS_DITH_EN_WIDTH                               1  /* FLL2_HS_DITH_EN */
#define CS47L63_FLL2_OSF_EN                                0x00000020  /* FLL2_OSF_EN */
#define CS47L63_FLL2_OSF_EN_MASK                           0x00000020  /* FLL2_OSF_EN */
#define CS47L63_FLL2_OSF_EN_SHIFT                                   5  /* FLL2_OSF_EN */
#define CS47L63_FLL2_OSF_EN_WIDTH                                   1  /* FLL2_OSF_EN */
#define CS47L63_FLL2_DFSAT_EN                              0x00000010  /* FLL2_DFSAT_EN */
#define CS47L63_FLL2_DFSAT_EN_MASK                         0x00000010  /* FLL2_DFSAT_EN */
#define CS47L63_FLL2_DFSAT_EN_SHIFT                                 4  /* FLL2_DFSAT_EN */
#define CS47L63_FLL2_DFSAT_EN_WIDTH                                 1  /* FLL2_DFSAT_EN */
#define CS47L63_FLL2_AUTO_DFSAT_EN                         0x00000008  /* FLL2_AUTO_DFSAT_EN */
#define CS47L63_FLL2_AUTO_DFSAT_EN_MASK                    0x00000008  /* FLL2_AUTO_DFSAT_EN */
#define CS47L63_FLL2_AUTO_DFSAT_EN_SHIFT                            3  /* FLL2_AUTO_DFSAT_EN */
#define CS47L63_FLL2_AUTO_DFSAT_EN_WIDTH                            1  /* FLL2_AUTO_DFSAT_EN */
#define CS47L63_FLL2_CLK_VCO_FAST_SRC_OVRD                 0x00000004  /* FLL2_CLK_VCO_FAST_SRC_OVRD */
#define CS47L63_FLL2_CLK_VCO_FAST_SRC_OVRD_MASK            0x00000004  /* FLL2_CLK_VCO_FAST_SRC_OVRD */
#define CS47L63_FLL2_CLK_VCO_FAST_SRC_OVRD_SHIFT                    2  /* FLL2_CLK_VCO_FAST_SRC_OVRD */
#define CS47L63_FLL2_CLK_VCO_FAST_SRC_OVRD_WIDTH                    1  /* FLL2_CLK_VCO_FAST_SRC_OVRD */

/*
 * R125 (0x1D38) - FLL2_DIGITAL_TEST3
 */
#define CS47L63_FLL2_FRC_LSB_CTRL                          0x0000FF00  /* FLL2_FRC_LSB_CTRL - [15:8] */
#define CS47L63_FLL2_FRC_LSB_CTRL_MASK                     0x0000FF00  /* FLL2_FRC_LSB_CTRL - [15:8] */
#define CS47L63_FLL2_FRC_LSB_CTRL_SHIFT                             8  /* FLL2_FRC_LSB_CTRL - [15:8] */
#define CS47L63_FLL2_FRC_LSB_CTRL_WIDTH                             8  /* FLL2_FRC_LSB_CTRL - [15:8] */
#define CS47L63_FLL2_FRC_NCO_VAL                           0x000000FC  /* FLL2_FRC_NCO_VAL - [7:2] */
#define CS47L63_FLL2_FRC_NCO_VAL_MASK                      0x000000FC  /* FLL2_FRC_NCO_VAL - [7:2] */
#define CS47L63_FLL2_FRC_NCO_VAL_SHIFT                              2  /* FLL2_FRC_NCO_VAL - [7:2] */
#define CS47L63_FLL2_FRC_NCO_VAL_WIDTH                              6  /* FLL2_FRC_NCO_VAL - [7:2] */
#define CS47L63_FLL2_FRC_NCO                               0x00000002  /* FLL2_FRC_NCO */
#define CS47L63_FLL2_FRC_NCO_MASK                          0x00000002  /* FLL2_FRC_NCO */
#define CS47L63_FLL2_FRC_NCO_SHIFT                                  1  /* FLL2_FRC_NCO */
#define CS47L63_FLL2_FRC_NCO_WIDTH                                  1  /* FLL2_FRC_NCO */
#define CS47L63_FLL2_NCO_HYST                              0x00000001  /* FLL2_NCO_HYST */
#define CS47L63_FLL2_NCO_HYST_MASK                         0x00000001  /* FLL2_NCO_HYST */
#define CS47L63_FLL2_NCO_HYST_SHIFT                                 0  /* FLL2_NCO_HYST */
#define CS47L63_FLL2_NCO_HYST_WIDTH                                 1  /* FLL2_NCO_HYST */

/*
 * R126 (0x1D3C) - FLL2_DIGITAL_TEST4
 */
#define CS47L63_FLL2_NCO_RD_EN_MASK                        0x00000001  /* FLL2_NCO_RD_EN */
#define CS47L63_FLL2_NCO_RD_EN_SHIFT                                0  /* FLL2_NCO_RD_EN */
#define CS47L63_FLL2_NCO_RD_EN_WIDTH                                1  /* FLL2_NCO_RD_EN */

/*
 * R127 (0x1D40) - FLL2_DIGITAL_TEST5
 */
#define CS47L63_FLL2_LSB_CTRL_RD                           0x0000FF00  /* FLL2_LSB_CTRL_RD - [15:8] */
#define CS47L63_FLL2_LSB_CTRL_RD_MASK                      0x0000FF00  /* FLL2_LSB_CTRL_RD - [15:8] */
#define CS47L63_FLL2_LSB_CTRL_RD_SHIFT                              8  /* FLL2_LSB_CTRL_RD - [15:8] */
#define CS47L63_FLL2_LSB_CTRL_RD_WIDTH                              8  /* FLL2_LSB_CTRL_RD - [15:8] */
#define CS47L63_FLL2_NCO_RD                                0x000000FC  /* FLL2_NCO_RD - [7:2] */
#define CS47L63_FLL2_NCO_RD_MASK                           0x000000FC  /* FLL2_NCO_RD - [7:2] */
#define CS47L63_FLL2_NCO_RD_SHIFT                                   2  /* FLL2_NCO_RD - [7:2] */
#define CS47L63_FLL2_NCO_RD_WIDTH                                   6  /* FLL2_NCO_RD - [7:2] */

/*
 * R128 (0x1D48) - FLL2_ANALOGUE_TEST1
 */
#define CS47L63_FLL2_PRECHARGE                             0x00008000  /* FLL2_PRECHARGE */
#define CS47L63_FLL2_PRECHARGE_MASK                        0x00008000  /* FLL2_PRECHARGE */
#define CS47L63_FLL2_PRECHARGE_SHIFT                               15  /* FLL2_PRECHARGE */
#define CS47L63_FLL2_PRECHARGE_WIDTH                                1  /* FLL2_PRECHARGE */
#define CS47L63_FLL2_HALF_RATE                             0x00004000  /* FLL2_HALF_RATE */
#define CS47L63_FLL2_HALF_RATE_MASK                        0x00004000  /* FLL2_HALF_RATE */
#define CS47L63_FLL2_HALF_RATE_SHIFT                               14  /* FLL2_HALF_RATE */
#define CS47L63_FLL2_HALF_RATE_WIDTH                                1  /* FLL2_HALF_RATE */
#define CS47L63_FLL2_SAVE_STEER                            0x00002000  /* FLL2_SAVE_STEER */
#define CS47L63_FLL2_SAVE_STEER_MASK                       0x00002000  /* FLL2_SAVE_STEER */
#define CS47L63_FLL2_SAVE_STEER_SHIFT                              13  /* FLL2_SAVE_STEER */
#define CS47L63_FLL2_SAVE_STEER_WIDTH                               1  /* FLL2_SAVE_STEER */
#define CS47L63_FLL2_SPARE                                 0x00001E00  /* FLL2_SPARE - [12:9] */
#define CS47L63_FLL2_SPARE_MASK                            0x00001E00  /* FLL2_SPARE - [12:9] */
#define CS47L63_FLL2_SPARE_SHIFT                                    9  /* FLL2_SPARE - [12:9] */
#define CS47L63_FLL2_SPARE_WIDTH                                    4  /* FLL2_SPARE - [12:9] */
#define CS47L63_FLL2_OSC_EN                                0x00000100  /* FLL2_OSC_EN */
#define CS47L63_FLL2_OSC_EN_MASK                           0x00000100  /* FLL2_OSC_EN */
#define CS47L63_FLL2_OSC_EN_SHIFT                                   8  /* FLL2_OSC_EN */
#define CS47L63_FLL2_OSC_EN_WIDTH                                   1  /* FLL2_OSC_EN */
#define CS47L63_FLL2_COARSE_CTRL                           0x000000C0  /* FLL2_COARSE_CTRL - [7:6] */
#define CS47L63_FLL2_COARSE_CTRL_MASK                      0x000000C0  /* FLL2_COARSE_CTRL - [7:6] */
#define CS47L63_FLL2_COARSE_CTRL_SHIFT                              6  /* FLL2_COARSE_CTRL - [7:6] */
#define CS47L63_FLL2_COARSE_CTRL_WIDTH                              2  /* FLL2_COARSE_CTRL - [7:6] */
#define CS47L63_FLL2_ILS_BIAS                              0x00000030  /* FLL2_ILS_BIAS - [5:4] */
#define CS47L63_FLL2_ILS_BIAS_MASK                         0x00000030  /* FLL2_ILS_BIAS - [5:4] */
#define CS47L63_FLL2_ILS_BIAS_SHIFT                                 4  /* FLL2_ILS_BIAS - [5:4] */
#define CS47L63_FLL2_ILS_BIAS_WIDTH                                 2  /* FLL2_ILS_BIAS - [5:4] */
#define CS47L63_FLL2_IDAC_BIAS                             0x0000000C  /* FLL2_IDAC_BIAS - [3:2] */
#define CS47L63_FLL2_IDAC_BIAS_MASK                        0x0000000C  /* FLL2_IDAC_BIAS - [3:2] */
#define CS47L63_FLL2_IDAC_BIAS_SHIFT                                2  /* FLL2_IDAC_BIAS - [3:2] */
#define CS47L63_FLL2_IDAC_BIAS_WIDTH                                2  /* FLL2_IDAC_BIAS - [3:2] */
#define CS47L63_FLL2_POLE_SHIFT                            0x00000003  /* FLL2_POLE_SHIFT - [1:0] */
#define CS47L63_FLL2_POLE_SHIFT_MASK                       0x00000003  /* FLL2_POLE_SHIFT - [1:0] */
#define CS47L63_FLL2_POLE_SHIFT_SHIFT                               0  /* FLL2_POLE_SHIFT - [1:0] */
#define CS47L63_FLL2_POLE_SHIFT_WIDTH                               2  /* FLL2_POLE_SHIFT - [1:0] */

/*
 * R129 (0x1DA0) - FLL2_GPIO_CLOCK
 */
#define CS47L63_FLL2_GPCLK_SRC                             0x00000C00  /* FLL2_GPCLK_SRC - [11:10] */
#define CS47L63_FLL2_GPCLK_SRC_MASK                        0x00000C00  /* FLL2_GPCLK_SRC - [11:10] */
#define CS47L63_FLL2_GPCLK_SRC_SHIFT                               10  /* FLL2_GPCLK_SRC - [11:10] */
#define CS47L63_FLL2_GPCLK_SRC_WIDTH                                2  /* FLL2_GPCLK_SRC - [11:10] */
#define CS47L63_FLL2_GPCLK_DIV                             0x000000FE  /* FLL2_GPCLK_DIV - [7:1] */
#define CS47L63_FLL2_GPCLK_DIV_MASK                        0x000000FE  /* FLL2_GPCLK_DIV - [7:1] */
#define CS47L63_FLL2_GPCLK_DIV_SHIFT                                1  /* FLL2_GPCLK_DIV - [7:1] */
#define CS47L63_FLL2_GPCLK_DIV_WIDTH                                7  /* FLL2_GPCLK_DIV - [7:1] */
#define CS47L63_FLL2_GPCLK_EN                              0x00000001  /* FLL2_GPCLK_EN */
#define CS47L63_FLL2_GPCLK_EN_MASK                         0x00000001  /* FLL2_GPCLK_EN */
#define CS47L63_FLL2_GPCLK_EN_SHIFT                                 0  /* FLL2_GPCLK_EN */
#define CS47L63_FLL2_GPCLK_EN_WIDTH                                 1  /* FLL2_GPCLK_EN */

/*
 * R130 (0x2404) - OTP_PROM
 */
#define CS47L63_OTP_PROG_PWR_EN_MASK                       0x00008000  /* OTP_PROG_PWR_EN */
#define CS47L63_OTP_PROG_PWR_EN_SHIFT                              15  /* OTP_PROG_PWR_EN */
#define CS47L63_OTP_PROG_PWR_EN_WIDTH                               1  /* OTP_PROG_PWR_EN */

/*
 * R131 (0x2408) - LDO2_CTRL1
 */
#define CS47L63_LDO2_VSEL                                  0x000000E0  /* LDO2_VSEL - [7:5] */
#define CS47L63_LDO2_VSEL_MASK                             0x000000E0  /* LDO2_VSEL - [7:5] */
#define CS47L63_LDO2_VSEL_SHIFT                                     5  /* LDO2_VSEL - [7:5] */
#define CS47L63_LDO2_VSEL_WIDTH                                     3  /* LDO2_VSEL - [7:5] */
#define CS47L63_LDO2_RES_HIZ                               0x00000008  /* LDO2_RES_HIZ */
#define CS47L63_LDO2_RES_HIZ_MASK                          0x00000008  /* LDO2_RES_HIZ */
#define CS47L63_LDO2_RES_HIZ_SHIFT                                  3  /* LDO2_RES_HIZ */
#define CS47L63_LDO2_RES_HIZ_WIDTH                                  1  /* LDO2_RES_HIZ */
#define CS47L63_LDO2_DISCH                                 0x00000004  /* LDO2_DISCH */
#define CS47L63_LDO2_DISCH_MASK                            0x00000004  /* LDO2_DISCH */
#define CS47L63_LDO2_DISCH_SHIFT                                    2  /* LDO2_DISCH */
#define CS47L63_LDO2_DISCH_WIDTH                                    1  /* LDO2_DISCH */
#define CS47L63_LDO2_EN                                    0x00000001  /* LDO2_EN */
#define CS47L63_LDO2_EN_MASK                               0x00000001  /* LDO2_EN */
#define CS47L63_LDO2_EN_SHIFT                                       0  /* LDO2_EN */
#define CS47L63_LDO2_EN_WIDTH                                       1  /* LDO2_EN */

/*
 * R132 (0x2410) - MICBIAS_CTRL1
 */
#define CS47L63_MICB1_EXT_CAP                              0x00008000  /* MICB1_EXT_CAP */
#define CS47L63_MICB1_EXT_CAP_MASK                         0x00008000  /* MICB1_EXT_CAP */
#define CS47L63_MICB1_EXT_CAP_SHIFT                                15  /* MICB1_EXT_CAP */
#define CS47L63_MICB1_EXT_CAP_WIDTH                                 1  /* MICB1_EXT_CAP */
#define CS47L63_MICB1_SPARE                                0x00000800  /* MICB1_SPARE */
#define CS47L63_MICB1_SPARE_MASK                           0x00000800  /* MICB1_SPARE */
#define CS47L63_MICB1_SPARE_SHIFT                                  11  /* MICB1_SPARE */
#define CS47L63_MICB1_SPARE_WIDTH                                   1  /* MICB1_SPARE */
#define CS47L63_MICB1_LVL                                  0x000001E0  /* MICB1_LVL - [8:5] */
#define CS47L63_MICB1_LVL_MASK                             0x000001E0  /* MICB1_LVL - [8:5] */
#define CS47L63_MICB1_LVL_SHIFT                                     5  /* MICB1_LVL - [8:5] */
#define CS47L63_MICB1_LVL_WIDTH                                     4  /* MICB1_LVL - [8:5] */
#define CS47L63_MICB1_FAST                                 0x00000010  /* MICB1_FAST */
#define CS47L63_MICB1_FAST_MASK                            0x00000010  /* MICB1_FAST */
#define CS47L63_MICB1_FAST_SHIFT                                    4  /* MICB1_FAST */
#define CS47L63_MICB1_FAST_WIDTH                                    1  /* MICB1_FAST */
#define CS47L63_MICB1_RATE                                 0x00000008  /* MICB1_RATE */
#define CS47L63_MICB1_RATE_MASK                            0x00000008  /* MICB1_RATE */
#define CS47L63_MICB1_RATE_SHIFT                                    3  /* MICB1_RATE */
#define CS47L63_MICB1_RATE_WIDTH                                    1  /* MICB1_RATE */
#define CS47L63_MICB1_DISCH                                0x00000004  /* MICB1_DISCH */
#define CS47L63_MICB1_DISCH_MASK                           0x00000004  /* MICB1_DISCH */
#define CS47L63_MICB1_DISCH_SHIFT                                   2  /* MICB1_DISCH */
#define CS47L63_MICB1_DISCH_WIDTH                                   1  /* MICB1_DISCH */
#define CS47L63_MICB1_BYPASS                               0x00000002  /* MICB1_BYPASS */
#define CS47L63_MICB1_BYPASS_MASK                          0x00000002  /* MICB1_BYPASS */
#define CS47L63_MICB1_BYPASS_SHIFT                                  1  /* MICB1_BYPASS */
#define CS47L63_MICB1_BYPASS_WIDTH                                  1  /* MICB1_BYPASS */
#define CS47L63_MICB1_EN                                   0x00000001  /* MICB1_EN */
#define CS47L63_MICB1_EN_MASK                              0x00000001  /* MICB1_EN */
#define CS47L63_MICB1_EN_SHIFT                                      0  /* MICB1_EN */
#define CS47L63_MICB1_EN_WIDTH                                      1  /* MICB1_EN */

/*
 * R133 (0x2418) - MICBIAS_CTRL5
 */
#define CS47L63_MICB1C_SRC                                 0x00000400  /* MICB1C_SRC */
#define CS47L63_MICB1C_SRC_MASK                            0x00000400  /* MICB1C_SRC */
#define CS47L63_MICB1C_SRC_SHIFT                                   10  /* MICB1C_SRC */
#define CS47L63_MICB1C_SRC_WIDTH                                    1  /* MICB1C_SRC */
#define CS47L63_MICB1C_DISCH                               0x00000200  /* MICB1C_DISCH */
#define CS47L63_MICB1C_DISCH_MASK                          0x00000200  /* MICB1C_DISCH */
#define CS47L63_MICB1C_DISCH_SHIFT                                  9  /* MICB1C_DISCH */
#define CS47L63_MICB1C_DISCH_WIDTH                                  1  /* MICB1C_DISCH */
#define CS47L63_MICB1C_EN                                  0x00000100  /* MICB1C_EN */
#define CS47L63_MICB1C_EN_MASK                             0x00000100  /* MICB1C_EN */
#define CS47L63_MICB1C_EN_SHIFT                                     8  /* MICB1C_EN */
#define CS47L63_MICB1C_EN_WIDTH                                     1  /* MICB1C_EN */
#define CS47L63_MICB1B_SRC                                 0x00000040  /* MICB1B_SRC */
#define CS47L63_MICB1B_SRC_MASK                            0x00000040  /* MICB1B_SRC */
#define CS47L63_MICB1B_SRC_SHIFT                                    6  /* MICB1B_SRC */
#define CS47L63_MICB1B_SRC_WIDTH                                    1  /* MICB1B_SRC */
#define CS47L63_MICB1B_DISCH                               0x00000020  /* MICB1B_DISCH */
#define CS47L63_MICB1B_DISCH_MASK                          0x00000020  /* MICB1B_DISCH */
#define CS47L63_MICB1B_DISCH_SHIFT                                  5  /* MICB1B_DISCH */
#define CS47L63_MICB1B_DISCH_WIDTH                                  1  /* MICB1B_DISCH */
#define CS47L63_MICB1B_EN                                  0x00000010  /* MICB1B_EN */
#define CS47L63_MICB1B_EN_MASK                             0x00000010  /* MICB1B_EN */
#define CS47L63_MICB1B_EN_SHIFT                                     4  /* MICB1B_EN */
#define CS47L63_MICB1B_EN_WIDTH                                     1  /* MICB1B_EN */
#define CS47L63_MICB1A_SRC                                 0x00000004  /* MICB1A_SRC */
#define CS47L63_MICB1A_SRC_MASK                            0x00000004  /* MICB1A_SRC */
#define CS47L63_MICB1A_SRC_SHIFT                                    2  /* MICB1A_SRC */
#define CS47L63_MICB1A_SRC_WIDTH                                    1  /* MICB1A_SRC */
#define CS47L63_MICB1A_DISCH                               0x00000002  /* MICB1A_DISCH */
#define CS47L63_MICB1A_DISCH_MASK                          0x00000002  /* MICB1A_DISCH */
#define CS47L63_MICB1A_DISCH_SHIFT                                  1  /* MICB1A_DISCH */
#define CS47L63_MICB1A_DISCH_WIDTH                                  1  /* MICB1A_DISCH */
#define CS47L63_MICB1A_EN                                  0x00000001  /* MICB1A_EN */
#define CS47L63_MICB1A_EN_MASK                             0x00000001  /* MICB1A_EN */
#define CS47L63_MICB1A_EN_SHIFT                                     0  /* MICB1A_EN */
#define CS47L63_MICB1A_EN_WIDTH                                     1  /* MICB1A_EN */

/*
 * R134 (0x2420) - MICBIAS_TST_CTRL1
 */
#define CS47L63_MICB1B_OFFSET                              0x06000000  /* MICB1B_OFFSET - [26:25] */
#define CS47L63_MICB1B_OFFSET_MASK                         0x06000000  /* MICB1B_OFFSET - [26:25] */
#define CS47L63_MICB1B_OFFSET_SHIFT                                25  /* MICB1B_OFFSET - [26:25] */
#define CS47L63_MICB1B_OFFSET_WIDTH                                 2  /* MICB1B_OFFSET - [26:25] */
#define CS47L63_MICB1B_STS                                 0x01000000  /* MICB1B_STS */
#define CS47L63_MICB1B_STS_MASK                            0x01000000  /* MICB1B_STS */
#define CS47L63_MICB1B_STS_SHIFT                                   24  /* MICB1B_STS */
#define CS47L63_MICB1B_STS_WIDTH                                    1  /* MICB1B_STS */
#define CS47L63_MICB1B_ILIM_FRC_VAL                        0x00400000  /* MICB1B_ILIM_FRC_VAL */
#define CS47L63_MICB1B_ILIM_FRC_VAL_MASK                   0x00400000  /* MICB1B_ILIM_FRC_VAL */
#define CS47L63_MICB1B_ILIM_FRC_VAL_SHIFT                          22  /* MICB1B_ILIM_FRC_VAL */
#define CS47L63_MICB1B_ILIM_FRC_VAL_WIDTH                           1  /* MICB1B_ILIM_FRC_VAL */
#define CS47L63_MICB1B_ILIM_FRC                            0x00200000  /* MICB1B_ILIM_FRC */
#define CS47L63_MICB1B_ILIM_FRC_MASK                       0x00200000  /* MICB1B_ILIM_FRC */
#define CS47L63_MICB1B_ILIM_FRC_SHIFT                              21  /* MICB1B_ILIM_FRC */
#define CS47L63_MICB1B_ILIM_FRC_WIDTH                               1  /* MICB1B_ILIM_FRC */
#define CS47L63_MICB1B_ILIM_TRIG_DELAY                     0x001C0000  /* MICB1B_ILIM_TRIG_DELAY - [20:18] */
#define CS47L63_MICB1B_ILIM_TRIG_DELAY_MASK                0x001C0000  /* MICB1B_ILIM_TRIG_DELAY - [20:18] */
#define CS47L63_MICB1B_ILIM_TRIG_DELAY_SHIFT                       18  /* MICB1B_ILIM_TRIG_DELAY - [20:18] */
#define CS47L63_MICB1B_ILIM_TRIG_DELAY_WIDTH                        3  /* MICB1B_ILIM_TRIG_DELAY - [20:18] */
#define CS47L63_MICB1B_ILIM_TRIG_SEL                       0x00020000  /* MICB1B_ILIM_TRIG_SEL */
#define CS47L63_MICB1B_ILIM_TRIG_SEL_MASK                  0x00020000  /* MICB1B_ILIM_TRIG_SEL */
#define CS47L63_MICB1B_ILIM_TRIG_SEL_SHIFT                         17  /* MICB1B_ILIM_TRIG_SEL */
#define CS47L63_MICB1B_ILIM_TRIG_SEL_WIDTH                          1  /* MICB1B_ILIM_TRIG_SEL */
#define CS47L63_MICB1B_ILIM_EN                             0x00010000  /* MICB1B_ILIM_EN */
#define CS47L63_MICB1B_ILIM_EN_MASK                        0x00010000  /* MICB1B_ILIM_EN */
#define CS47L63_MICB1B_ILIM_EN_SHIFT                               16  /* MICB1B_ILIM_EN */
#define CS47L63_MICB1B_ILIM_EN_WIDTH                                1  /* MICB1B_ILIM_EN */
#define CS47L63_MICB1A_OFFSET                              0x00000600  /* MICB1A_OFFSET - [10:9] */
#define CS47L63_MICB1A_OFFSET_MASK                         0x00000600  /* MICB1A_OFFSET - [10:9] */
#define CS47L63_MICB1A_OFFSET_SHIFT                                 9  /* MICB1A_OFFSET - [10:9] */
#define CS47L63_MICB1A_OFFSET_WIDTH                                 2  /* MICB1A_OFFSET - [10:9] */
#define CS47L63_MICB1A_STS                                 0x00000100  /* MICB1A_STS */
#define CS47L63_MICB1A_STS_MASK                            0x00000100  /* MICB1A_STS */
#define CS47L63_MICB1A_STS_SHIFT                                    8  /* MICB1A_STS */
#define CS47L63_MICB1A_STS_WIDTH                                    1  /* MICB1A_STS */
#define CS47L63_MICB1A_ILIM_FRC_VAL                        0x00000040  /* MICB1A_ILIM_FRC_VAL */
#define CS47L63_MICB1A_ILIM_FRC_VAL_MASK                   0x00000040  /* MICB1A_ILIM_FRC_VAL */
#define CS47L63_MICB1A_ILIM_FRC_VAL_SHIFT                           6  /* MICB1A_ILIM_FRC_VAL */
#define CS47L63_MICB1A_ILIM_FRC_VAL_WIDTH                           1  /* MICB1A_ILIM_FRC_VAL */
#define CS47L63_MICB1A_ILIM_FRC                            0x00000020  /* MICB1A_ILIM_FRC */
#define CS47L63_MICB1A_ILIM_FRC_MASK                       0x00000020  /* MICB1A_ILIM_FRC */
#define CS47L63_MICB1A_ILIM_FRC_SHIFT                               5  /* MICB1A_ILIM_FRC */
#define CS47L63_MICB1A_ILIM_FRC_WIDTH                               1  /* MICB1A_ILIM_FRC */
#define CS47L63_MICB1A_ILIM_TRIG_DELAY                     0x0000001C  /* MICB1A_ILIM_TRIG_DELAY - [4:2] */
#define CS47L63_MICB1A_ILIM_TRIG_DELAY_MASK                0x0000001C  /* MICB1A_ILIM_TRIG_DELAY - [4:2] */
#define CS47L63_MICB1A_ILIM_TRIG_DELAY_SHIFT                        2  /* MICB1A_ILIM_TRIG_DELAY - [4:2] */
#define CS47L63_MICB1A_ILIM_TRIG_DELAY_WIDTH                        3  /* MICB1A_ILIM_TRIG_DELAY - [4:2] */
#define CS47L63_MICB1A_ILIM_TRIG_SEL                       0x00000002  /* MICB1A_ILIM_TRIG_SEL */
#define CS47L63_MICB1A_ILIM_TRIG_SEL_MASK                  0x00000002  /* MICB1A_ILIM_TRIG_SEL */
#define CS47L63_MICB1A_ILIM_TRIG_SEL_SHIFT                          1  /* MICB1A_ILIM_TRIG_SEL */
#define CS47L63_MICB1A_ILIM_TRIG_SEL_WIDTH                          1  /* MICB1A_ILIM_TRIG_SEL */
#define CS47L63_MICB1A_ILIM_EN                             0x00000001  /* MICB1A_ILIM_EN */
#define CS47L63_MICB1A_ILIM_EN_MASK                        0x00000001  /* MICB1A_ILIM_EN */
#define CS47L63_MICB1A_ILIM_EN_SHIFT                                0  /* MICB1A_ILIM_EN */
#define CS47L63_MICB1A_ILIM_EN_WIDTH                                1  /* MICB1A_ILIM_EN */

/*
 * R135 (0x2424) - MICBIAS_TST_CTRL4
 */
#define CS47L63_MICB1C_OFFSET                              0x00000600  /* MICB1C_OFFSET - [10:9] */
#define CS47L63_MICB1C_OFFSET_MASK                         0x00000600  /* MICB1C_OFFSET - [10:9] */
#define CS47L63_MICB1C_OFFSET_SHIFT                                 9  /* MICB1C_OFFSET - [10:9] */
#define CS47L63_MICB1C_OFFSET_WIDTH                                 2  /* MICB1C_OFFSET - [10:9] */
#define CS47L63_MICB1C_STS                                 0x00000100  /* MICB1C_STS */
#define CS47L63_MICB1C_STS_MASK                            0x00000100  /* MICB1C_STS */
#define CS47L63_MICB1C_STS_SHIFT                                    8  /* MICB1C_STS */
#define CS47L63_MICB1C_STS_WIDTH                                    1  /* MICB1C_STS */
#define CS47L63_MICB1C_ILIM_FRC_VAL                        0x00000040  /* MICB1C_ILIM_FRC_VAL */
#define CS47L63_MICB1C_ILIM_FRC_VAL_MASK                   0x00000040  /* MICB1C_ILIM_FRC_VAL */
#define CS47L63_MICB1C_ILIM_FRC_VAL_SHIFT                           6  /* MICB1C_ILIM_FRC_VAL */
#define CS47L63_MICB1C_ILIM_FRC_VAL_WIDTH                           1  /* MICB1C_ILIM_FRC_VAL */
#define CS47L63_MICB1C_ILIM_FRC                            0x00000020  /* MICB1C_ILIM_FRC */
#define CS47L63_MICB1C_ILIM_FRC_MASK                       0x00000020  /* MICB1C_ILIM_FRC */
#define CS47L63_MICB1C_ILIM_FRC_SHIFT                               5  /* MICB1C_ILIM_FRC */
#define CS47L63_MICB1C_ILIM_FRC_WIDTH                               1  /* MICB1C_ILIM_FRC */
#define CS47L63_MICB1C_ILIM_TRIG_DELAY                     0x0000001C  /* MICB1C_ILIM_TRIG_DELAY - [4:2] */
#define CS47L63_MICB1C_ILIM_TRIG_DELAY_MASK                0x0000001C  /* MICB1C_ILIM_TRIG_DELAY - [4:2] */
#define CS47L63_MICB1C_ILIM_TRIG_DELAY_SHIFT                        2  /* MICB1C_ILIM_TRIG_DELAY - [4:2] */
#define CS47L63_MICB1C_ILIM_TRIG_DELAY_WIDTH                        3  /* MICB1C_ILIM_TRIG_DELAY - [4:2] */
#define CS47L63_MICB1C_ILIM_TRIG_SEL                       0x00000002  /* MICB1C_ILIM_TRIG_SEL */
#define CS47L63_MICB1C_ILIM_TRIG_SEL_MASK                  0x00000002  /* MICB1C_ILIM_TRIG_SEL */
#define CS47L63_MICB1C_ILIM_TRIG_SEL_SHIFT                          1  /* MICB1C_ILIM_TRIG_SEL */
#define CS47L63_MICB1C_ILIM_TRIG_SEL_WIDTH                          1  /* MICB1C_ILIM_TRIG_SEL */
#define CS47L63_MICB1C_ILIM_EN                             0x00000001  /* MICB1C_ILIM_EN */
#define CS47L63_MICB1C_ILIM_EN_MASK                        0x00000001  /* MICB1C_ILIM_EN */
#define CS47L63_MICB1C_ILIM_EN_SHIFT                                0  /* MICB1C_ILIM_EN */
#define CS47L63_MICB1C_ILIM_EN_WIDTH                                1  /* MICB1C_ILIM_EN */

/*
 * R136 (0x2428) - MICBIAS_STATUS1
 */
#define CS47L63_MICB1C_SC_STS                              0x00000100  /* MICB1C_SC_STS */
#define CS47L63_MICB1C_SC_STS_MASK                         0x00000100  /* MICB1C_SC_STS */
#define CS47L63_MICB1C_SC_STS_SHIFT                                 8  /* MICB1C_SC_STS */
#define CS47L63_MICB1C_SC_STS_WIDTH                                 1  /* MICB1C_SC_STS */
#define CS47L63_MICB1B_SC_STS                              0x00000010  /* MICB1B_SC_STS */
#define CS47L63_MICB1B_SC_STS_MASK                         0x00000010  /* MICB1B_SC_STS */
#define CS47L63_MICB1B_SC_STS_SHIFT                                 4  /* MICB1B_SC_STS */
#define CS47L63_MICB1B_SC_STS_WIDTH                                 1  /* MICB1B_SC_STS */
#define CS47L63_MICB1A_SC_STS                              0x00000001  /* MICB1A_SC_STS */
#define CS47L63_MICB1A_SC_STS_MASK                         0x00000001  /* MICB1A_SC_STS */
#define CS47L63_MICB1A_SC_STS_SHIFT                                 0  /* MICB1A_SC_STS */
#define CS47L63_MICB1A_SC_STS_WIDTH                                 1  /* MICB1A_SC_STS */

/*
 * R137 (0x2430) - HP1L_CTRL
 */
#define CS47L63_HP1L_SHUTDOWN_DONE                         0x00008000  /* HP1L_SHUTDOWN_DONE */
#define CS47L63_HP1L_SHUTDOWN_DONE_MASK                    0x00008000  /* HP1L_SHUTDOWN_DONE */
#define CS47L63_HP1L_SHUTDOWN_DONE_SHIFT                           15  /* HP1L_SHUTDOWN_DONE */
#define CS47L63_HP1L_SHUTDOWN_DONE_WIDTH                            1  /* HP1L_SHUTDOWN_DONE */
#define CS47L63_HP1L_STARTUP_DONE                          0x00000020  /* HP1L_STARTUP_DONE */
#define CS47L63_HP1L_STARTUP_DONE_MASK                     0x00000020  /* HP1L_STARTUP_DONE */
#define CS47L63_HP1L_STARTUP_DONE_SHIFT                             5  /* HP1L_STARTUP_DONE */
#define CS47L63_HP1L_STARTUP_DONE_WIDTH                             1  /* HP1L_STARTUP_DONE */

/*
 * R138 (0x24AC) - HP_OCD_CTRL1
 */
#define CS47L63_HP1L_SAFE_MODE_ENTER_EN                    0x00010000  /* HP1L_SAFE_MODE_ENTER_EN */
#define CS47L63_HP1L_SAFE_MODE_ENTER_EN_MASK               0x00010000  /* HP1L_SAFE_MODE_ENTER_EN */
#define CS47L63_HP1L_SAFE_MODE_ENTER_EN_SHIFT                      16  /* HP1L_SAFE_MODE_ENTER_EN */
#define CS47L63_HP1L_SAFE_MODE_ENTER_EN_WIDTH                       1  /* HP1L_SAFE_MODE_ENTER_EN */
#define CS47L63_HP1L_OCD_SAFE_MODE_CLR                     0x00000100  /* HP1L_OCD_SAFE_MODE_CLR */
#define CS47L63_HP1L_OCD_SAFE_MODE_CLR_MASK                0x00000100  /* HP1L_OCD_SAFE_MODE_CLR */
#define CS47L63_HP1L_OCD_SAFE_MODE_CLR_SHIFT                        8  /* HP1L_OCD_SAFE_MODE_CLR */
#define CS47L63_HP1L_OCD_SAFE_MODE_CLR_WIDTH                        1  /* HP1L_OCD_SAFE_MODE_CLR */
#define CS47L63_HP1L_OCD_EN                                0x00000001  /* HP1L_OCD_EN */
#define CS47L63_HP1L_OCD_EN_MASK                           0x00000001  /* HP1L_OCD_EN */
#define CS47L63_HP1L_OCD_EN_SHIFT                                   0  /* HP1L_OCD_EN */
#define CS47L63_HP1L_OCD_EN_WIDTH                                   1  /* HP1L_OCD_EN */

/*
 * R139 (0x24B0) - HP_OCD_STAT1
 */
#define CS47L63_HP1L_OCD_SAFE_MODE_STAT_MASK               0x00000001  /* HP1L_OCD_SAFE_MODE_STAT */
#define CS47L63_HP1L_OCD_SAFE_MODE_STAT_SHIFT                       0  /* HP1L_OCD_SAFE_MODE_STAT */
#define CS47L63_HP1L_OCD_SAFE_MODE_STAT_WIDTH                       1  /* HP1L_OCD_SAFE_MODE_STAT */

/*
 * R140 (0x24B4) - HP_OCD_TEST1
 */
#define CS47L63_OCD_FLAG_DEBOUNCE                          0x00000700  /* OCD_FLAG_DEBOUNCE - [10:8] */
#define CS47L63_OCD_FLAG_DEBOUNCE_MASK                     0x00000700  /* OCD_FLAG_DEBOUNCE - [10:8] */
#define CS47L63_OCD_FLAG_DEBOUNCE_SHIFT                             8  /* OCD_FLAG_DEBOUNCE - [10:8] */
#define CS47L63_OCD_FLAG_DEBOUNCE_WIDTH                             3  /* OCD_FLAG_DEBOUNCE - [10:8] */
#define CS47L63_USE_NOUT_PMOS                              0x00000080  /* USE_NOUT_PMOS */
#define CS47L63_USE_NOUT_PMOS_MASK                         0x00000080  /* USE_NOUT_PMOS */
#define CS47L63_USE_NOUT_PMOS_SHIFT                                 7  /* USE_NOUT_PMOS */
#define CS47L63_USE_NOUT_PMOS_WIDTH                                 1  /* USE_NOUT_PMOS */
#define CS47L63_USE_NOUT_NMOS                              0x00000040  /* USE_NOUT_NMOS */
#define CS47L63_USE_NOUT_NMOS_MASK                         0x00000040  /* USE_NOUT_NMOS */
#define CS47L63_USE_NOUT_NMOS_SHIFT                                 6  /* USE_NOUT_NMOS */
#define CS47L63_USE_NOUT_NMOS_WIDTH                                 1  /* USE_NOUT_NMOS */
#define CS47L63_USE_POUT_PMOS                              0x00000020  /* USE_POUT_PMOS */
#define CS47L63_USE_POUT_PMOS_MASK                         0x00000020  /* USE_POUT_PMOS */
#define CS47L63_USE_POUT_PMOS_SHIFT                                 5  /* USE_POUT_PMOS */
#define CS47L63_USE_POUT_PMOS_WIDTH                                 1  /* USE_POUT_PMOS */
#define CS47L63_USE_POUT_NMOS                              0x00000010  /* USE_POUT_NMOS */
#define CS47L63_USE_POUT_NMOS_MASK                         0x00000010  /* USE_POUT_NMOS */
#define CS47L63_USE_POUT_NMOS_SHIFT                                 4  /* USE_POUT_NMOS */
#define CS47L63_USE_POUT_NMOS_WIDTH                                 1  /* USE_POUT_NMOS */
#define CS47L63_OCD_PMOS_TRIM                              0x0000000C  /* OCD_PMOS_TRIM - [3:2] */
#define CS47L63_OCD_PMOS_TRIM_MASK                         0x0000000C  /* OCD_PMOS_TRIM - [3:2] */
#define CS47L63_OCD_PMOS_TRIM_SHIFT                                 2  /* OCD_PMOS_TRIM - [3:2] */
#define CS47L63_OCD_PMOS_TRIM_WIDTH                                 2  /* OCD_PMOS_TRIM - [3:2] */
#define CS47L63_OCD_NMOS_TRIM                              0x00000003  /* OCD_NMOS_TRIM - [1:0] */
#define CS47L63_OCD_NMOS_TRIM_MASK                         0x00000003  /* OCD_NMOS_TRIM - [1:0] */
#define CS47L63_OCD_NMOS_TRIM_SHIFT                                 0  /* OCD_NMOS_TRIM - [1:0] */
#define CS47L63_OCD_NMOS_TRIM_WIDTH                                 2  /* OCD_NMOS_TRIM - [1:0] */

/*
 * R141 (0x24B8) - HP_OCD_TEST2
 */
#define CS47L63_OCD_DB_NOUT_PMOS_STAT                      0x00000008  /* OCD_DB_NOUT_PMOS_STAT */
#define CS47L63_OCD_DB_NOUT_PMOS_STAT_MASK                 0x00000008  /* OCD_DB_NOUT_PMOS_STAT */
#define CS47L63_OCD_DB_NOUT_PMOS_STAT_SHIFT                         3  /* OCD_DB_NOUT_PMOS_STAT */
#define CS47L63_OCD_DB_NOUT_PMOS_STAT_WIDTH                         1  /* OCD_DB_NOUT_PMOS_STAT */
#define CS47L63_OCD_DB_NOUT_NMOS_STAT                      0x00000004  /* OCD_DB_NOUT_NMOS_STAT */
#define CS47L63_OCD_DB_NOUT_NMOS_STAT_MASK                 0x00000004  /* OCD_DB_NOUT_NMOS_STAT */
#define CS47L63_OCD_DB_NOUT_NMOS_STAT_SHIFT                         2  /* OCD_DB_NOUT_NMOS_STAT */
#define CS47L63_OCD_DB_NOUT_NMOS_STAT_WIDTH                         1  /* OCD_DB_NOUT_NMOS_STAT */
#define CS47L63_OCD_DB_POUT_PMOS_STAT                      0x00000002  /* OCD_DB_POUT_PMOS_STAT */
#define CS47L63_OCD_DB_POUT_PMOS_STAT_MASK                 0x00000002  /* OCD_DB_POUT_PMOS_STAT */
#define CS47L63_OCD_DB_POUT_PMOS_STAT_SHIFT                         1  /* OCD_DB_POUT_PMOS_STAT */
#define CS47L63_OCD_DB_POUT_PMOS_STAT_WIDTH                         1  /* OCD_DB_POUT_PMOS_STAT */
#define CS47L63_OCD_DB_POUT_NMOS_STAT                      0x00000001  /* OCD_DB_POUT_NMOS_STAT */
#define CS47L63_OCD_DB_POUT_NMOS_STAT_MASK                 0x00000001  /* OCD_DB_POUT_NMOS_STAT */
#define CS47L63_OCD_DB_POUT_NMOS_STAT_SHIFT                         0  /* OCD_DB_POUT_NMOS_STAT */
#define CS47L63_OCD_DB_POUT_NMOS_STAT_WIDTH                         1  /* OCD_DB_POUT_NMOS_STAT */

/*
 * R142 (0x2600) - BANDGAP_CONTROL1
 */
#define CS47L63_BG_EN                                      0x00000004  /* BG_EN */
#define CS47L63_BG_EN_MASK                                 0x00000004  /* BG_EN */
#define CS47L63_BG_EN_SHIFT                                         2  /* BG_EN */
#define CS47L63_BG_EN_WIDTH                                         1  /* BG_EN */
#define CS47L63_BGEN_EN                                    0x00000002  /* BGEN_EN */
#define CS47L63_BGEN_EN_MASK                               0x00000002  /* BGEN_EN */
#define CS47L63_BGEN_EN_SHIFT                                       1  /* BGEN_EN */
#define CS47L63_BGEN_EN_WIDTH                                       1  /* BGEN_EN */
#define CS47L63_BG_VREF_OK                                 0x00000001  /* BG_VREF_OK */
#define CS47L63_BG_VREF_OK_MASK                            0x00000001  /* BG_VREF_OK */
#define CS47L63_BG_VREF_OK_SHIFT                                    0  /* BG_VREF_OK */
#define CS47L63_BG_VREF_OK_WIDTH                                    1  /* BG_VREF_OK */

/*
 * R143 (0x2604) - BANDGAP_CONTROL2
 */
#define CS47L63_BG_TST_EN                                  0x00008000  /* BG_TST_EN */
#define CS47L63_BG_TST_EN_MASK                             0x00008000  /* BG_TST_EN */
#define CS47L63_BG_TST_EN_SHIFT                                    15  /* BG_TST_EN */
#define CS47L63_BG_TST_EN_WIDTH                                     1  /* BG_TST_EN */
#define CS47L63_BG_TST_MODE                                0x00007000  /* BG_TST_MODE - [14:12] */
#define CS47L63_BG_TST_MODE_MASK                           0x00007000  /* BG_TST_MODE - [14:12] */
#define CS47L63_BG_TST_MODE_SHIFT                                  12  /* BG_TST_MODE - [14:12] */
#define CS47L63_BG_TST_MODE_WIDTH                                   3  /* BG_TST_MODE - [14:12] */
#define CS47L63_BG_FRC_EN                                  0x00000800  /* BG_FRC_EN */
#define CS47L63_BG_FRC_EN_MASK                             0x00000800  /* BG_FRC_EN */
#define CS47L63_BG_FRC_EN_SHIFT                                    11  /* BG_FRC_EN */
#define CS47L63_BG_FRC_EN_WIDTH                                     1  /* BG_FRC_EN */
#define CS47L63_BGEN_FRC_EN                                0x00000400  /* BGEN_FRC_EN */
#define CS47L63_BGEN_FRC_EN_MASK                           0x00000400  /* BGEN_FRC_EN */
#define CS47L63_BGEN_FRC_EN_SHIFT                                  10  /* BGEN_FRC_EN */
#define CS47L63_BGEN_FRC_EN_WIDTH                                   1  /* BGEN_FRC_EN */
#define CS47L63_BG_USER_TRIM                               0x000000F0  /* BG_USER_TRIM - [7:4] */
#define CS47L63_BG_USER_TRIM_MASK                          0x000000F0  /* BG_USER_TRIM - [7:4] */
#define CS47L63_BG_USER_TRIM_SHIFT                                  4  /* BG_USER_TRIM - [7:4] */
#define CS47L63_BG_USER_TRIM_WIDTH                                  4  /* BG_USER_TRIM - [7:4] */

/*
 * R144 (0x2620) - RCO_CTRL1
 */
#define CS47L63_RCO_EN                                     0x00000001  /* RCO_EN */
#define CS47L63_RCO_EN_MASK                                0x00000001  /* RCO_EN */
#define CS47L63_RCO_EN_SHIFT                                        0  /* RCO_EN */
#define CS47L63_RCO_EN_WIDTH                                        1  /* RCO_EN */

/*
 * R145 (0x2624) - RCO_CTRL2
 */
#define CS47L63_CP_RCO_CAL_CODE_DEFAULT                    0x007F0000  /* CP_RCO_CAL_CODE_DEFAULT - [22:16] */
#define CS47L63_CP_RCO_CAL_CODE_DEFAULT_MASK               0x007F0000  /* CP_RCO_CAL_CODE_DEFAULT - [22:16] */
#define CS47L63_CP_RCO_CAL_CODE_DEFAULT_SHIFT                      16  /* CP_RCO_CAL_CODE_DEFAULT - [22:16] */
#define CS47L63_CP_RCO_CAL_CODE_DEFAULT_WIDTH                       7  /* CP_RCO_CAL_CODE_DEFAULT - [22:16] */
#define CS47L63_DS_LPWR_RCOSC_LDO_OTP_TRIM                 0x0000F000  /* DS_LPWR_RCOSC_LDO_OTP_TRIM - [15:12] */
#define CS47L63_DS_LPWR_RCOSC_LDO_OTP_TRIM_MASK            0x0000F000  /* DS_LPWR_RCOSC_LDO_OTP_TRIM - [15:12] */
#define CS47L63_DS_LPWR_RCOSC_LDO_OTP_TRIM_SHIFT                   12  /* DS_LPWR_RCOSC_LDO_OTP_TRIM - [15:12] */
#define CS47L63_DS_LPWR_RCOSC_LDO_OTP_TRIM_WIDTH                    4  /* DS_LPWR_RCOSC_LDO_OTP_TRIM - [15:12] */
#define CS47L63_DS_LPWR_RCOSC_VIS_EN                       0x00000200  /* DS_LPWR_RCOSC_VIS_EN */
#define CS47L63_DS_LPWR_RCOSC_VIS_EN_MASK                  0x00000200  /* DS_LPWR_RCOSC_VIS_EN */
#define CS47L63_DS_LPWR_RCOSC_VIS_EN_SHIFT                          9  /* DS_LPWR_RCOSC_VIS_EN */
#define CS47L63_DS_LPWR_RCOSC_VIS_EN_WIDTH                          1  /* DS_LPWR_RCOSC_VIS_EN */
#define CS47L63_DS_LPWR_RCOSC_VIS_MULT2                    0x00000100  /* DS_LPWR_RCOSC_VIS_MULT2 */
#define CS47L63_DS_LPWR_RCOSC_VIS_MULT2_MASK               0x00000100  /* DS_LPWR_RCOSC_VIS_MULT2 */
#define CS47L63_DS_LPWR_RCOSC_VIS_MULT2_SHIFT                       8  /* DS_LPWR_RCOSC_VIS_MULT2 */
#define CS47L63_DS_LPWR_RCOSC_VIS_MULT2_WIDTH                       1  /* DS_LPWR_RCOSC_VIS_MULT2 */
#define CS47L63_DS_LPWR_RCOSC_LDO_IBIAS_TRIM               0x000000C0  /* DS_LPWR_RCOSC_LDO_IBIAS_TRIM - [7:6] */
#define CS47L63_DS_LPWR_RCOSC_LDO_IBIAS_TRIM_MASK          0x000000C0  /* DS_LPWR_RCOSC_LDO_IBIAS_TRIM - [7:6] */
#define CS47L63_DS_LPWR_RCOSC_LDO_IBIAS_TRIM_SHIFT                  6  /* DS_LPWR_RCOSC_LDO_IBIAS_TRIM - [7:6] */
#define CS47L63_DS_LPWR_RCOSC_LDO_IBIAS_TRIM_WIDTH                  2  /* DS_LPWR_RCOSC_LDO_IBIAS_TRIM - [7:6] */
#define CS47L63_DS_LPWR_RCOSC_IBIAS_TRIM                   0x00000030  /* DS_LPWR_RCOSC_IBIAS_TRIM - [5:4] */
#define CS47L63_DS_LPWR_RCOSC_IBIAS_TRIM_MASK              0x00000030  /* DS_LPWR_RCOSC_IBIAS_TRIM - [5:4] */
#define CS47L63_DS_LPWR_RCOSC_IBIAS_TRIM_SHIFT                      4  /* DS_LPWR_RCOSC_IBIAS_TRIM - [5:4] */
#define CS47L63_DS_LPWR_RCOSC_IBIAS_TRIM_WIDTH                      2  /* DS_LPWR_RCOSC_IBIAS_TRIM - [5:4] */
#define CS47L63_DS_LPWR_RCOSC_LDO_STARTUP                  0x00000004  /* DS_LPWR_RCOSC_LDO_STARTUP */
#define CS47L63_DS_LPWR_RCOSC_LDO_STARTUP_MASK             0x00000004  /* DS_LPWR_RCOSC_LDO_STARTUP */
#define CS47L63_DS_LPWR_RCOSC_LDO_STARTUP_SHIFT                     2  /* DS_LPWR_RCOSC_LDO_STARTUP */
#define CS47L63_DS_LPWR_RCOSC_LDO_STARTUP_WIDTH                     1  /* DS_LPWR_RCOSC_LDO_STARTUP */
#define CS47L63_DS_LPWR_RCOSC_LDO_BYPASS                   0x00000002  /* DS_LPWR_RCOSC_LDO_BYPASS */
#define CS47L63_DS_LPWR_RCOSC_LDO_BYPASS_MASK              0x00000002  /* DS_LPWR_RCOSC_LDO_BYPASS */
#define CS47L63_DS_LPWR_RCOSC_LDO_BYPASS_SHIFT                      1  /* DS_LPWR_RCOSC_LDO_BYPASS */
#define CS47L63_DS_LPWR_RCOSC_LDO_BYPASS_WIDTH                      1  /* DS_LPWR_RCOSC_LDO_BYPASS */
#define CS47L63_CP_RCO_CG_OVERRIDE                         0x00000001  /* CP_RCO_CG_OVERRIDE */
#define CS47L63_CP_RCO_CG_OVERRIDE_MASK                    0x00000001  /* CP_RCO_CG_OVERRIDE */
#define CS47L63_CP_RCO_CG_OVERRIDE_SHIFT                            0  /* CP_RCO_CG_OVERRIDE */
#define CS47L63_CP_RCO_CG_OVERRIDE_WIDTH                            1  /* CP_RCO_CG_OVERRIDE */

/*
 * R146 (0x2670) - SUB_ANA_SPARE
 */
#define CS47L63_SUB_ANA_SPARE_MASK                         0x000000FF  /* SUB_ANA_SPARE - [7:0] */
#define CS47L63_SUB_ANA_SPARE_SHIFT                                 0  /* SUB_ANA_SPARE - [7:0] */
#define CS47L63_SUB_ANA_SPARE_WIDTH                                 8  /* SUB_ANA_SPARE - [7:0] */

/*
 * R147 (0x2674) - ADC_TST1
 */
#define CS47L63_PGA2R_IN_SEL                               0x00040000  /* PGA2R_IN_SEL */
#define CS47L63_PGA2R_IN_SEL_MASK                          0x00040000  /* PGA2R_IN_SEL */
#define CS47L63_PGA2R_IN_SEL_SHIFT                                 18  /* PGA2R_IN_SEL */
#define CS47L63_PGA2R_IN_SEL_WIDTH                                  1  /* PGA2R_IN_SEL */
#define CS47L63_PGA2L_IN_SEL                               0x00020000  /* PGA2L_IN_SEL */
#define CS47L63_PGA2L_IN_SEL_MASK                          0x00020000  /* PGA2L_IN_SEL */
#define CS47L63_PGA2L_IN_SEL_SHIFT                                 17  /* PGA2L_IN_SEL */
#define CS47L63_PGA2L_IN_SEL_WIDTH                                  1  /* PGA2L_IN_SEL */
#define CS47L63_PGA1R_IN_SEL                               0x00010000  /* PGA1R_IN_SEL */
#define CS47L63_PGA1R_IN_SEL_MASK                          0x00010000  /* PGA1R_IN_SEL */
#define CS47L63_PGA1R_IN_SEL_SHIFT                                 16  /* PGA1R_IN_SEL */
#define CS47L63_PGA1R_IN_SEL_WIDTH                                  1  /* PGA1R_IN_SEL */
#define CS47L63_ADC2R_HALFDITH                             0x00000800  /* ADC2R_HALFDITH */
#define CS47L63_ADC2R_HALFDITH_MASK                        0x00000800  /* ADC2R_HALFDITH */
#define CS47L63_ADC2R_HALFDITH_SHIFT                               11  /* ADC2R_HALFDITH */
#define CS47L63_ADC2R_HALFDITH_WIDTH                                1  /* ADC2R_HALFDITH */
#define CS47L63_ADC2L_HALFDITH                             0x00000400  /* ADC2L_HALFDITH */
#define CS47L63_ADC2L_HALFDITH_MASK                        0x00000400  /* ADC2L_HALFDITH */
#define CS47L63_ADC2L_HALFDITH_SHIFT                               10  /* ADC2L_HALFDITH */
#define CS47L63_ADC2L_HALFDITH_WIDTH                                1  /* ADC2L_HALFDITH */
#define CS47L63_ADC1R_HALFDITH                             0x00000200  /* ADC1R_HALFDITH */
#define CS47L63_ADC1R_HALFDITH_MASK                        0x00000200  /* ADC1R_HALFDITH */
#define CS47L63_ADC1R_HALFDITH_SHIFT                                9  /* ADC1R_HALFDITH */
#define CS47L63_ADC1R_HALFDITH_WIDTH                                1  /* ADC1R_HALFDITH */
#define CS47L63_ADC1L_HALFDITH                             0x00000100  /* ADC1L_HALFDITH */
#define CS47L63_ADC1L_HALFDITH_MASK                        0x00000100  /* ADC1L_HALFDITH */
#define CS47L63_ADC1L_HALFDITH_SHIFT                                8  /* ADC1L_HALFDITH */
#define CS47L63_ADC1L_HALFDITH_WIDTH                                1  /* ADC1L_HALFDITH */
#define CS47L63_ADC2R_X4RIN                                0x00000008  /* ADC2R_X4RIN */
#define CS47L63_ADC2R_X4RIN_MASK                           0x00000008  /* ADC2R_X4RIN */
#define CS47L63_ADC2R_X4RIN_SHIFT                                   3  /* ADC2R_X4RIN */
#define CS47L63_ADC2R_X4RIN_WIDTH                                   1  /* ADC2R_X4RIN */
#define CS47L63_ADC2L_X4RIN                                0x00000004  /* ADC2L_X4RIN */
#define CS47L63_ADC2L_X4RIN_MASK                           0x00000004  /* ADC2L_X4RIN */
#define CS47L63_ADC2L_X4RIN_SHIFT                                   2  /* ADC2L_X4RIN */
#define CS47L63_ADC2L_X4RIN_WIDTH                                   1  /* ADC2L_X4RIN */
#define CS47L63_ADC1R_X4RIN                                0x00000002  /* ADC1R_X4RIN */
#define CS47L63_ADC1R_X4RIN_MASK                           0x00000002  /* ADC1R_X4RIN */
#define CS47L63_ADC1R_X4RIN_SHIFT                                   1  /* ADC1R_X4RIN */
#define CS47L63_ADC1R_X4RIN_WIDTH                                   1  /* ADC1R_X4RIN */
#define CS47L63_ADC1L_X4RIN                                0x00000001  /* ADC1L_X4RIN */
#define CS47L63_ADC1L_X4RIN_MASK                           0x00000001  /* ADC1L_X4RIN */
#define CS47L63_ADC1L_X4RIN_SHIFT                                   0  /* ADC1L_X4RIN */
#define CS47L63_ADC1L_X4RIN_WIDTH                                   1  /* ADC1L_X4RIN */

/*
 * R148 (0x2678) - DAC_FILTP_CTRL
 */
#define CS47L63_FILTP_QUICKCHARGE_TRIM                     0x0000000C  /* FILTP_QUICKCHARGE_TRIM - [3:2] */
#define CS47L63_FILTP_QUICKCHARGE_TRIM_MASK                0x0000000C  /* FILTP_QUICKCHARGE_TRIM - [3:2] */
#define CS47L63_FILTP_QUICKCHARGE_TRIM_SHIFT                        2  /* FILTP_QUICKCHARGE_TRIM - [3:2] */
#define CS47L63_FILTP_QUICKCHARGE_TRIM_WIDTH                        2  /* FILTP_QUICKCHARGE_TRIM - [3:2] */
#define CS47L63_FILTP_QUICKCHARGE                          0x00000002  /* FILTP_QUICKCHARGE */
#define CS47L63_FILTP_QUICKCHARGE_MASK                     0x00000002  /* FILTP_QUICKCHARGE */
#define CS47L63_FILTP_QUICKCHARGE_SHIFT                             1  /* FILTP_QUICKCHARGE */
#define CS47L63_FILTP_QUICKCHARGE_WIDTH                             1  /* FILTP_QUICKCHARGE */
#define CS47L63_FILTP_DISCHARGE                            0x00000001  /* FILTP_DISCHARGE */
#define CS47L63_FILTP_DISCHARGE_MASK                       0x00000001  /* FILTP_DISCHARGE */
#define CS47L63_FILTP_DISCHARGE_SHIFT                               0  /* FILTP_DISCHARGE */
#define CS47L63_FILTP_DISCHARGE_WIDTH                               1  /* FILTP_DISCHARGE */

/*
 * R149 (0x2700) - MICD_CLAMP_CONTROL
 */
#define CS47L63_MICD_CLAMP2_OVD                            0x00000200  /* MICD_CLAMP2_OVD */
#define CS47L63_MICD_CLAMP2_OVD_MASK                       0x00000200  /* MICD_CLAMP2_OVD */
#define CS47L63_MICD_CLAMP2_OVD_SHIFT                               9  /* MICD_CLAMP2_OVD */
#define CS47L63_MICD_CLAMP2_OVD_WIDTH                               1  /* MICD_CLAMP2_OVD */
#define CS47L63_MICD_CLAMP2_MODE                           0x000001C0  /* MICD_CLAMP2_MODE - [8:6] */
#define CS47L63_MICD_CLAMP2_MODE_MASK                      0x000001C0  /* MICD_CLAMP2_MODE - [8:6] */
#define CS47L63_MICD_CLAMP2_MODE_SHIFT                              6  /* MICD_CLAMP2_MODE - [8:6] */
#define CS47L63_MICD_CLAMP2_MODE_WIDTH                              3  /* MICD_CLAMP2_MODE - [8:6] */
#define CS47L63_AOD_SPARE4                                 0x00000020  /* AOD_SPARE4 */
#define CS47L63_AOD_SPARE4_MASK                            0x00000020  /* AOD_SPARE4 */
#define CS47L63_AOD_SPARE4_SHIFT                                    5  /* AOD_SPARE4 */
#define CS47L63_AOD_SPARE4_WIDTH                                    1  /* AOD_SPARE4 */
#define CS47L63_MICD_CLAMP_OVD                             0x00000010  /* MICD_CLAMP_OVD */
#define CS47L63_MICD_CLAMP_OVD_MASK                        0x00000010  /* MICD_CLAMP_OVD */
#define CS47L63_MICD_CLAMP_OVD_SHIFT                                4  /* MICD_CLAMP_OVD */
#define CS47L63_MICD_CLAMP_OVD_WIDTH                                1  /* MICD_CLAMP_OVD */
#define CS47L63_MICD_CLAMP_MODE                            0x0000000F  /* MICD_CLAMP_MODE - [3:0] */
#define CS47L63_MICD_CLAMP_MODE_MASK                       0x0000000F  /* MICD_CLAMP_MODE - [3:0] */
#define CS47L63_MICD_CLAMP_MODE_SHIFT                               0  /* MICD_CLAMP_MODE - [3:0] */
#define CS47L63_MICD_CLAMP_MODE_WIDTH                               4  /* MICD_CLAMP_MODE - [3:0] */

/*
 * R150 (0x2708) - MICB_AOD_CTRL
 */
#define CS47L63_MICB1A_AOD_EN                              0x00004000  /* MICB1A_AOD_EN */
#define CS47L63_MICB1A_AOD_EN_MASK                         0x00004000  /* MICB1A_AOD_EN */
#define CS47L63_MICB1A_AOD_EN_SHIFT                                14  /* MICB1A_AOD_EN */
#define CS47L63_MICB1A_AOD_EN_WIDTH                                 1  /* MICB1A_AOD_EN */
#define CS47L63_JD3_COMP_FRC                               0x00002000  /* JD3_COMP_FRC */
#define CS47L63_JD3_COMP_FRC_MASK                          0x00002000  /* JD3_COMP_FRC */
#define CS47L63_JD3_COMP_FRC_SHIFT                                 13  /* JD3_COMP_FRC */
#define CS47L63_JD3_COMP_FRC_WIDTH                                  1  /* JD3_COMP_FRC */
#define CS47L63_JD3_COMP_HYST_ENA                          0x00001000  /* JD3_COMP_HYST_ENA */
#define CS47L63_JD3_COMP_HYST_ENA_MASK                     0x00001000  /* JD3_COMP_HYST_ENA */
#define CS47L63_JD3_COMP_HYST_ENA_SHIFT                            12  /* JD3_COMP_HYST_ENA */
#define CS47L63_JD3_COMP_HYST_ENA_WIDTH                             1  /* JD3_COMP_HYST_ENA */
#define CS47L63_JD2_COMP_FRC                               0x00000800  /* JD2_COMP_FRC */
#define CS47L63_JD2_COMP_FRC_MASK                          0x00000800  /* JD2_COMP_FRC */
#define CS47L63_JD2_COMP_FRC_SHIFT                                 11  /* JD2_COMP_FRC */
#define CS47L63_JD2_COMP_FRC_WIDTH                                  1  /* JD2_COMP_FRC */
#define CS47L63_JD1_COMP_FRC                               0x00000400  /* JD1_COMP_FRC */
#define CS47L63_JD1_COMP_FRC_MASK                          0x00000400  /* JD1_COMP_FRC */
#define CS47L63_JD1_COMP_FRC_SHIFT                                 10  /* JD1_COMP_FRC */
#define CS47L63_JD1_COMP_FRC_WIDTH                                  1  /* JD1_COMP_FRC */
#define CS47L63_JD2_COMP_HYST_EN                           0x00000200  /* JD2_COMP_HYST_EN */
#define CS47L63_JD2_COMP_HYST_EN_MASK                      0x00000200  /* JD2_COMP_HYST_EN */
#define CS47L63_JD2_COMP_HYST_EN_SHIFT                              9  /* JD2_COMP_HYST_EN */
#define CS47L63_JD2_COMP_HYST_EN_WIDTH                              1  /* JD2_COMP_HYST_EN */
#define CS47L63_JD1_COMP_HYST_EN                           0x00000100  /* JD1_COMP_HYST_EN */
#define CS47L63_JD1_COMP_HYST_EN_MASK                      0x00000100  /* JD1_COMP_HYST_EN */
#define CS47L63_JD1_COMP_HYST_EN_SHIFT                              8  /* JD1_COMP_HYST_EN */
#define CS47L63_JD1_COMP_HYST_EN_WIDTH                              1  /* JD1_COMP_HYST_EN */
#define CS47L63_JD3_ENA                                    0x00000004  /* JD3_ENA */
#define CS47L63_JD3_ENA_MASK                               0x00000004  /* JD3_ENA */
#define CS47L63_JD3_ENA_SHIFT                                       2  /* JD3_ENA */
#define CS47L63_JD3_ENA_WIDTH                                       1  /* JD3_ENA */
#define CS47L63_JD2_ENA                                    0x00000002  /* JD2_ENA */
#define CS47L63_JD2_ENA_MASK                               0x00000002  /* JD2_ENA */
#define CS47L63_JD2_ENA_SHIFT                                       1  /* JD2_ENA */
#define CS47L63_JD2_ENA_WIDTH                                       1  /* JD2_ENA */
#define CS47L63_JD1_ENA                                    0x00000001  /* JD1_ENA */
#define CS47L63_JD1_ENA_MASK                               0x00000001  /* JD1_ENA */
#define CS47L63_JD1_ENA_SHIFT                                       0  /* JD1_ENA */
#define CS47L63_JD1_ENA_WIDTH                                       1  /* JD1_ENA */

/*
 * R151 (0x2710) - IRQ1_CTRL_AOD
 */
#define CS47L63_AOD_SPARE1                                 0x00004000  /* AOD_SPARE1 */
#define CS47L63_AOD_SPARE1_MASK                            0x00004000  /* AOD_SPARE1 */
#define CS47L63_AOD_SPARE1_SHIFT                                   14  /* AOD_SPARE1 */
#define CS47L63_AOD_SPARE1_WIDTH                                    1  /* AOD_SPARE1 */
#define CS47L63_AOD_SPARE0                                 0x00002000  /* AOD_SPARE0 */
#define CS47L63_AOD_SPARE0_MASK                            0x00002000  /* AOD_SPARE0 */
#define CS47L63_AOD_SPARE0_SHIFT                                   13  /* AOD_SPARE0 */
#define CS47L63_AOD_SPARE0_WIDTH                                    1  /* AOD_SPARE0 */
#define CS47L63_ISOLATE_AOD                                0x00001000  /* ISOLATE_AOD */
#define CS47L63_ISOLATE_AOD_MASK                           0x00001000  /* ISOLATE_AOD */
#define CS47L63_ISOLATE_AOD_SHIFT                                  12  /* ISOLATE_AOD */
#define CS47L63_ISOLATE_AOD_WIDTH                                   1  /* ISOLATE_AOD */
#define CS47L63_IRQ1_MASK                                  0x00000800  /* IRQ1_MASK */
#define CS47L63_IRQ1_MASK_MASK                             0x00000800  /* IRQ1_MASK */
#define CS47L63_IRQ1_MASK_SHIFT                                    11  /* IRQ1_MASK */
#define CS47L63_IRQ1_MASK_WIDTH                                     1  /* IRQ1_MASK */
#define CS47L63_IRQ_POL                                    0x00000400  /* IRQ_POL */
#define CS47L63_IRQ_POL_MASK                               0x00000400  /* IRQ_POL */
#define CS47L63_IRQ_POL_SHIFT                                      10  /* IRQ_POL */
#define CS47L63_IRQ_POL_WIDTH                                       1  /* IRQ_POL */
#define CS47L63_IRQ_OP_CFG                                 0x00000200  /* IRQ_OP_CFG */
#define CS47L63_IRQ_OP_CFG_MASK                            0x00000200  /* IRQ_OP_CFG */
#define CS47L63_IRQ_OP_CFG_SHIFT                                    9  /* IRQ_OP_CFG */
#define CS47L63_IRQ_OP_CFG_WIDTH                                    1  /* IRQ_OP_CFG */

/*
 * R152 (0x2718) - AOD_PAD_CTRL
 */
#define CS47L63_JTAG_DFT_MODE                              0x00008000  /* JTAG_DFT_MODE */
#define CS47L63_JTAG_DFT_MODE_MASK                         0x00008000  /* JTAG_DFT_MODE */
#define CS47L63_JTAG_DFT_MODE_SHIFT                                15  /* JTAG_DFT_MODE */
#define CS47L63_JTAG_DFT_MODE_WIDTH                                 1  /* JTAG_DFT_MODE */
#define CS47L63_AOD_SPARE7                                 0x00004000  /* AOD_SPARE7 */
#define CS47L63_AOD_SPARE7_MASK                            0x00004000  /* AOD_SPARE7 */
#define CS47L63_AOD_SPARE7_SHIFT                                   14  /* AOD_SPARE7 */
#define CS47L63_AOD_SPARE7_WIDTH                                    1  /* AOD_SPARE7 */
#define CS47L63_LDO1ENA_PD                                 0x00002000  /* LDO1ENA_PD */
#define CS47L63_LDO1ENA_PD_MASK                            0x00002000  /* LDO1ENA_PD */
#define CS47L63_LDO1ENA_PD_SHIFT                                   13  /* LDO1ENA_PD */
#define CS47L63_LDO1ENA_PD_WIDTH                                    1  /* LDO1ENA_PD */
#define CS47L63_LDO1ENA_PU                                 0x00001000  /* LDO1ENA_PU */
#define CS47L63_LDO1ENA_PU_MASK                            0x00001000  /* LDO1ENA_PU */
#define CS47L63_LDO1ENA_PU_SHIFT                                   12  /* LDO1ENA_PU */
#define CS47L63_LDO1ENA_PU_WIDTH                                    1  /* LDO1ENA_PU */
#define CS47L63_RESET_PU                                   0x00000002  /* RESET_PU */
#define CS47L63_RESET_PU_MASK                              0x00000002  /* RESET_PU */
#define CS47L63_RESET_PU_SHIFT                                      1  /* RESET_PU */
#define CS47L63_RESET_PU_WIDTH                                      1  /* RESET_PU */
#define CS47L63_RESET_PD                                   0x00000001  /* RESET_PD */
#define CS47L63_RESET_PD_MASK                              0x00000001  /* RESET_PD */
#define CS47L63_RESET_PD_SHIFT                                      0  /* RESET_PD */
#define CS47L63_RESET_PD_WIDTH                                      1  /* RESET_PD */

/*
 * R153 (0x2720) - IRQ1_EINT_AOD
 */
#define CS47L63_MICD_CLAMP2_FALL_EINT1                     0x00000800  /* MICD_CLAMP2_FALL_EINT1 */
#define CS47L63_MICD_CLAMP2_FALL_EINT1_MASK                0x00000800  /* MICD_CLAMP2_FALL_EINT1 */
#define CS47L63_MICD_CLAMP2_FALL_EINT1_SHIFT                       11  /* MICD_CLAMP2_FALL_EINT1 */
#define CS47L63_MICD_CLAMP2_FALL_EINT1_WIDTH                        1  /* MICD_CLAMP2_FALL_EINT1 */
#define CS47L63_MICD_CLAMP2_RISE_EINT1                     0x00000400  /* MICD_CLAMP2_RISE_EINT1 */
#define CS47L63_MICD_CLAMP2_RISE_EINT1_MASK                0x00000400  /* MICD_CLAMP2_RISE_EINT1 */
#define CS47L63_MICD_CLAMP2_RISE_EINT1_SHIFT                       10  /* MICD_CLAMP2_RISE_EINT1 */
#define CS47L63_MICD_CLAMP2_RISE_EINT1_WIDTH                        1  /* MICD_CLAMP2_RISE_EINT1 */
#define CS47L63_JD3_FALL_EINT1                             0x00000200  /* JD3_FALL_EINT1 */
#define CS47L63_JD3_FALL_EINT1_MASK                        0x00000200  /* JD3_FALL_EINT1 */
#define CS47L63_JD3_FALL_EINT1_SHIFT                                9  /* JD3_FALL_EINT1 */
#define CS47L63_JD3_FALL_EINT1_WIDTH                                1  /* JD3_FALL_EINT1 */
#define CS47L63_JD3_RISE_EINT1                             0x00000100  /* JD3_RISE_EINT1 */
#define CS47L63_JD3_RISE_EINT1_MASK                        0x00000100  /* JD3_RISE_EINT1 */
#define CS47L63_JD3_RISE_EINT1_SHIFT                                8  /* JD3_RISE_EINT1 */
#define CS47L63_JD3_RISE_EINT1_WIDTH                                1  /* JD3_RISE_EINT1 */
#define CS47L63_MICD_CLAMP_FALL_EINT1                      0x00000020  /* MICD_CLAMP_FALL_EINT1 */
#define CS47L63_MICD_CLAMP_FALL_EINT1_MASK                 0x00000020  /* MICD_CLAMP_FALL_EINT1 */
#define CS47L63_MICD_CLAMP_FALL_EINT1_SHIFT                         5  /* MICD_CLAMP_FALL_EINT1 */
#define CS47L63_MICD_CLAMP_FALL_EINT1_WIDTH                         1  /* MICD_CLAMP_FALL_EINT1 */
#define CS47L63_MICD_CLAMP_RISE_EINT1                      0x00000010  /* MICD_CLAMP_RISE_EINT1 */
#define CS47L63_MICD_CLAMP_RISE_EINT1_MASK                 0x00000010  /* MICD_CLAMP_RISE_EINT1 */
#define CS47L63_MICD_CLAMP_RISE_EINT1_SHIFT                         4  /* MICD_CLAMP_RISE_EINT1 */
#define CS47L63_MICD_CLAMP_RISE_EINT1_WIDTH                         1  /* MICD_CLAMP_RISE_EINT1 */
#define CS47L63_JD2_FALL_EINT1                             0x00000008  /* JD2_FALL_EINT1 */
#define CS47L63_JD2_FALL_EINT1_MASK                        0x00000008  /* JD2_FALL_EINT1 */
#define CS47L63_JD2_FALL_EINT1_SHIFT                                3  /* JD2_FALL_EINT1 */
#define CS47L63_JD2_FALL_EINT1_WIDTH                                1  /* JD2_FALL_EINT1 */
#define CS47L63_JD2_RISE_EINT1                             0x00000004  /* JD2_RISE_EINT1 */
#define CS47L63_JD2_RISE_EINT1_MASK                        0x00000004  /* JD2_RISE_EINT1 */
#define CS47L63_JD2_RISE_EINT1_SHIFT                                2  /* JD2_RISE_EINT1 */
#define CS47L63_JD2_RISE_EINT1_WIDTH                                1  /* JD2_RISE_EINT1 */
#define CS47L63_JD1_FALL_EINT1                             0x00000002  /* JD1_FALL_EINT1 */
#define CS47L63_JD1_FALL_EINT1_MASK                        0x00000002  /* JD1_FALL_EINT1 */
#define CS47L63_JD1_FALL_EINT1_SHIFT                                1  /* JD1_FALL_EINT1 */
#define CS47L63_JD1_FALL_EINT1_WIDTH                                1  /* JD1_FALL_EINT1 */
#define CS47L63_JD1_RISE_EINT1                             0x00000001  /* JD1_RISE_EINT1 */
#define CS47L63_JD1_RISE_EINT1_MASK                        0x00000001  /* JD1_RISE_EINT1 */
#define CS47L63_JD1_RISE_EINT1_SHIFT                                0  /* JD1_RISE_EINT1 */
#define CS47L63_JD1_RISE_EINT1_WIDTH                                1  /* JD1_RISE_EINT1 */

/*
 * R154 (0x2728) - IRQ1_MASK_AOD
 */
#define CS47L63_MICD_CLAMP2_FALL_MASK1                     0x00000800  /* MICD_CLAMP2_FALL_MASK1 */
#define CS47L63_MICD_CLAMP2_FALL_MASK1_MASK                0x00000800  /* MICD_CLAMP2_FALL_MASK1 */
#define CS47L63_MICD_CLAMP2_FALL_MASK1_SHIFT                       11  /* MICD_CLAMP2_FALL_MASK1 */
#define CS47L63_MICD_CLAMP2_FALL_MASK1_WIDTH                        1  /* MICD_CLAMP2_FALL_MASK1 */
#define CS47L63_MICD_CLAMP2_RISE_MASK1                     0x00000400  /* MICD_CLAMP2_RISE_MASK1 */
#define CS47L63_MICD_CLAMP2_RISE_MASK1_MASK                0x00000400  /* MICD_CLAMP2_RISE_MASK1 */
#define CS47L63_MICD_CLAMP2_RISE_MASK1_SHIFT                       10  /* MICD_CLAMP2_RISE_MASK1 */
#define CS47L63_MICD_CLAMP2_RISE_MASK1_WIDTH                        1  /* MICD_CLAMP2_RISE_MASK1 */
#define CS47L63_JD3_FALL_MASK1                             0x00000200  /* JD3_FALL_MASK1 */
#define CS47L63_JD3_FALL_MASK1_MASK                        0x00000200  /* JD3_FALL_MASK1 */
#define CS47L63_JD3_FALL_MASK1_SHIFT                                9  /* JD3_FALL_MASK1 */
#define CS47L63_JD3_FALL_MASK1_WIDTH                                1  /* JD3_FALL_MASK1 */
#define CS47L63_JD3_RISE_MASK1                             0x00000100  /* JD3_RISE_MASK1 */
#define CS47L63_JD3_RISE_MASK1_MASK                        0x00000100  /* JD3_RISE_MASK1 */
#define CS47L63_JD3_RISE_MASK1_SHIFT                                8  /* JD3_RISE_MASK1 */
#define CS47L63_JD3_RISE_MASK1_WIDTH                                1  /* JD3_RISE_MASK1 */
#define CS47L63_MICD_CLAMP_FALL_MASK1                      0x00000020  /* MICD_CLAMP_FALL_MASK1 */
#define CS47L63_MICD_CLAMP_FALL_MASK1_MASK                 0x00000020  /* MICD_CLAMP_FALL_MASK1 */
#define CS47L63_MICD_CLAMP_FALL_MASK1_SHIFT                         5  /* MICD_CLAMP_FALL_MASK1 */
#define CS47L63_MICD_CLAMP_FALL_MASK1_WIDTH                         1  /* MICD_CLAMP_FALL_MASK1 */
#define CS47L63_MICD_CLAMP_RISE_MASK1                      0x00000010  /* MICD_CLAMP_RISE_MASK1 */
#define CS47L63_MICD_CLAMP_RISE_MASK1_MASK                 0x00000010  /* MICD_CLAMP_RISE_MASK1 */
#define CS47L63_MICD_CLAMP_RISE_MASK1_SHIFT                         4  /* MICD_CLAMP_RISE_MASK1 */
#define CS47L63_MICD_CLAMP_RISE_MASK1_WIDTH                         1  /* MICD_CLAMP_RISE_MASK1 */
#define CS47L63_JD2_FALL_MASK1                             0x00000008  /* JD2_FALL_MASK1 */
#define CS47L63_JD2_FALL_MASK1_MASK                        0x00000008  /* JD2_FALL_MASK1 */
#define CS47L63_JD2_FALL_MASK1_SHIFT                                3  /* JD2_FALL_MASK1 */
#define CS47L63_JD2_FALL_MASK1_WIDTH                                1  /* JD2_FALL_MASK1 */
#define CS47L63_JD2_RISE_MASK1                             0x00000004  /* JD2_RISE_MASK1 */
#define CS47L63_JD2_RISE_MASK1_MASK                        0x00000004  /* JD2_RISE_MASK1 */
#define CS47L63_JD2_RISE_MASK1_SHIFT                                2  /* JD2_RISE_MASK1 */
#define CS47L63_JD2_RISE_MASK1_WIDTH                                1  /* JD2_RISE_MASK1 */
#define CS47L63_JD1_FALL_MASK1                             0x00000002  /* JD1_FALL_MASK1 */
#define CS47L63_JD1_FALL_MASK1_MASK                        0x00000002  /* JD1_FALL_MASK1 */
#define CS47L63_JD1_FALL_MASK1_SHIFT                                1  /* JD1_FALL_MASK1 */
#define CS47L63_JD1_FALL_MASK1_WIDTH                                1  /* JD1_FALL_MASK1 */
#define CS47L63_JD1_RISE_MASK1                             0x00000001  /* JD1_RISE_MASK1 */
#define CS47L63_JD1_RISE_MASK1_MASK                        0x00000001  /* JD1_RISE_MASK1 */
#define CS47L63_JD1_RISE_MASK1_SHIFT                                0  /* JD1_RISE_MASK1 */
#define CS47L63_JD1_RISE_MASK1_WIDTH                                1  /* JD1_RISE_MASK1 */

/*
 * R155 (0x4000) - INPUT_CONTROL
 */
#define CS47L63_IN2L_EN                                    0x00000008  /* IN2L_EN */
#define CS47L63_IN2L_EN_MASK                               0x00000008  /* IN2L_EN */
#define CS47L63_IN2L_EN_SHIFT                                       3  /* IN2L_EN */
#define CS47L63_IN2L_EN_WIDTH                                       1  /* IN2L_EN */
#define CS47L63_IN2R_EN                                    0x00000004  /* IN2R_EN */
#define CS47L63_IN2R_EN_MASK                               0x00000004  /* IN2R_EN */
#define CS47L63_IN2R_EN_SHIFT                                       2  /* IN2R_EN */
#define CS47L63_IN2R_EN_WIDTH                                       1  /* IN2R_EN */
#define CS47L63_IN1L_EN                                    0x00000002  /* IN1L_EN */
#define CS47L63_IN1L_EN_MASK                               0x00000002  /* IN1L_EN */
#define CS47L63_IN1L_EN_SHIFT                                       1  /* IN1L_EN */
#define CS47L63_IN1L_EN_WIDTH                                       1  /* IN1L_EN */
#define CS47L63_IN1R_EN                                    0x00000001  /* IN1R_EN */
#define CS47L63_IN1R_EN_MASK                               0x00000001  /* IN1R_EN */
#define CS47L63_IN1R_EN_SHIFT                                       0  /* IN1R_EN */
#define CS47L63_IN1R_EN_WIDTH                                       1  /* IN1R_EN */

/*
 * R156 (0x4004) - INPUT_STATUS
 */
#define CS47L63_IN2L_STS                                   0x00000008  /* IN2L_STS */
#define CS47L63_IN2L_STS_MASK                              0x00000008  /* IN2L_STS */
#define CS47L63_IN2L_STS_SHIFT                                      3  /* IN2L_STS */
#define CS47L63_IN2L_STS_WIDTH                                      1  /* IN2L_STS */
#define CS47L63_IN2R_STS                                   0x00000004  /* IN2R_STS */
#define CS47L63_IN2R_STS_MASK                              0x00000004  /* IN2R_STS */
#define CS47L63_IN2R_STS_SHIFT                                      2  /* IN2R_STS */
#define CS47L63_IN2R_STS_WIDTH                                      1  /* IN2R_STS */
#define CS47L63_IN1L_STS                                   0x00000002  /* IN1L_STS */
#define CS47L63_IN1L_STS_MASK                              0x00000002  /* IN1L_STS */
#define CS47L63_IN1L_STS_SHIFT                                      1  /* IN1L_STS */
#define CS47L63_IN1L_STS_WIDTH                                      1  /* IN1L_STS */
#define CS47L63_IN1R_STS                                   0x00000001  /* IN1R_STS */
#define CS47L63_IN1R_STS_MASK                              0x00000001  /* IN1R_STS */
#define CS47L63_IN1R_STS_SHIFT                                      0  /* IN1R_STS */
#define CS47L63_IN1R_STS_WIDTH                                      1  /* IN1R_STS */

/*
 * R157 (0x4008) - INPUT_RATE_CONTROL
 */
#define CS47L63_IN_RATE                                    0x0000F800  /* IN_RATE - [15:11] */
#define CS47L63_IN_RATE_MASK                               0x0000F800  /* IN_RATE - [15:11] */
#define CS47L63_IN_RATE_SHIFT                                      11  /* IN_RATE - [15:11] */
#define CS47L63_IN_RATE_WIDTH                                       5  /* IN_RATE - [15:11] */
#define CS47L63_IN_RATE_MODE                               0x00000400  /* IN_RATE_MODE */
#define CS47L63_IN_RATE_MODE_MASK                          0x00000400  /* IN_RATE_MODE */
#define CS47L63_IN_RATE_MODE_SHIFT                                 10  /* IN_RATE_MODE */
#define CS47L63_IN_RATE_MODE_WIDTH                                  1  /* IN_RATE_MODE */

/*
 * R158 (0x400C) - INPUT_CONTROL2
 */
#define CS47L63_PDM_FLLCLK_SRC_MASK                        0x0000000F  /* PDM_FLLCLK_SRC - [3:0] */
#define CS47L63_PDM_FLLCLK_SRC_SHIFT                                0  /* PDM_FLLCLK_SRC - [3:0] */
#define CS47L63_PDM_FLLCLK_SRC_WIDTH                                4  /* PDM_FLLCLK_SRC - [3:0] */

/*
 * R159 (0x4010) - DMIC_TEST
 */
#define CS47L63_DMIC2_LOOPBACK                             0x00000002  /* DMIC2_LOOPBACK */
#define CS47L63_DMIC2_LOOPBACK_MASK                        0x00000002  /* DMIC2_LOOPBACK */
#define CS47L63_DMIC2_LOOPBACK_SHIFT                                1  /* DMIC2_LOOPBACK */
#define CS47L63_DMIC2_LOOPBACK_WIDTH                                1  /* DMIC2_LOOPBACK */
#define CS47L63_DMIC1_LOOPBACK                             0x00000001  /* DMIC1_LOOPBACK */
#define CS47L63_DMIC1_LOOPBACK_MASK                        0x00000001  /* DMIC1_LOOPBACK */
#define CS47L63_DMIC1_LOOPBACK_SHIFT                                0  /* DMIC1_LOOPBACK */
#define CS47L63_DMIC1_LOOPBACK_WIDTH                                1  /* DMIC1_LOOPBACK */

/*
 * R160 (0x4014) - INPUT_CONTROL3
 */
#define CS47L63_IN_VU_MASK                                 0x20000000  /* IN_VU */
#define CS47L63_IN_VU_SHIFT                                        29  /* IN_VU */
#define CS47L63_IN_VU_WIDTH                                         1  /* IN_VU */

/*
 * R161 (0x4020) - INPUT1_CONTROL1
 */
#define CS47L63_IN1_SWAP_CHAN                              0x00300000  /* IN1_SWAP_CHAN - [21:20] */
#define CS47L63_IN1_SWAP_CHAN_MASK                         0x00300000  /* IN1_SWAP_CHAN - [21:20] */
#define CS47L63_IN1_SWAP_CHAN_SHIFT                                20  /* IN1_SWAP_CHAN - [21:20] */
#define CS47L63_IN1_SWAP_CHAN_WIDTH                                 2  /* IN1_SWAP_CHAN - [21:20] */
#define CS47L63_IN1_OSR                                    0x00070000  /* IN1_OSR - [18:16] */
#define CS47L63_IN1_OSR_MASK                               0x00070000  /* IN1_OSR - [18:16] */
#define CS47L63_IN1_OSR_SHIFT                                      16  /* IN1_OSR - [18:16] */
#define CS47L63_IN1_OSR_WIDTH                                       3  /* IN1_OSR - [18:16] */
#define CS47L63_IN1_PDM_SUP                                0x00000300  /* IN1_PDM_SUP - [9:8] */
#define CS47L63_IN1_PDM_SUP_MASK                           0x00000300  /* IN1_PDM_SUP - [9:8] */
#define CS47L63_IN1_PDM_SUP_SHIFT                                   8  /* IN1_PDM_SUP - [9:8] */
#define CS47L63_IN1_PDM_SUP_WIDTH                                   2  /* IN1_PDM_SUP - [9:8] */
#define CS47L63_IN1_PDMCLK_MSTR                            0x00000020  /* IN1_PDMCLK_MSTR */
#define CS47L63_IN1_PDMCLK_MSTR_MASK                       0x00000020  /* IN1_PDMCLK_MSTR */
#define CS47L63_IN1_PDMCLK_MSTR_SHIFT                               5  /* IN1_PDMCLK_MSTR */
#define CS47L63_IN1_PDMCLK_MSTR_WIDTH                               1  /* IN1_PDMCLK_MSTR */
#define CS47L63_IN1_MODE                                   0x00000001  /* IN1_MODE */
#define CS47L63_IN1_MODE_MASK                              0x00000001  /* IN1_MODE */
#define CS47L63_IN1_MODE_SHIFT                                      0  /* IN1_MODE */
#define CS47L63_IN1_MODE_WIDTH                                      1  /* IN1_MODE */

/*
 * R162 (0x4024) - IN1L_CONTROL1
 */
#define CS47L63_IN1L_SRC                                   0x30000000  /* IN1L_SRC - [29:28] */
#define CS47L63_IN1L_SRC_MASK                              0x30000000  /* IN1L_SRC - [29:28] */
#define CS47L63_IN1L_SRC_SHIFT                                     28  /* IN1L_SRC - [29:28] */
#define CS47L63_IN1L_SRC_WIDTH                                      2  /* IN1L_SRC - [29:28] */
#define CS47L63_IN1L_RATE                                  0x0000F800  /* IN1L_RATE - [15:11] */
#define CS47L63_IN1L_RATE_MASK                             0x0000F800  /* IN1L_RATE - [15:11] */
#define CS47L63_IN1L_RATE_SHIFT                                    11  /* IN1L_RATE - [15:11] */
#define CS47L63_IN1L_RATE_WIDTH                                     5  /* IN1L_RATE - [15:11] */
#define CS47L63_IN1L_HPF                                   0x00000004  /* IN1L_HPF */
#define CS47L63_IN1L_HPF_MASK                              0x00000004  /* IN1L_HPF */
#define CS47L63_IN1L_HPF_SHIFT                                      2  /* IN1L_HPF */
#define CS47L63_IN1L_HPF_WIDTH                                      1  /* IN1L_HPF */
#define CS47L63_IN1L_SIG_DET_EN                            0x00000002  /* IN1L_SIG_DET_EN */
#define CS47L63_IN1L_SIG_DET_EN_MASK                       0x00000002  /* IN1L_SIG_DET_EN */
#define CS47L63_IN1L_SIG_DET_EN_SHIFT                               1  /* IN1L_SIG_DET_EN */
#define CS47L63_IN1L_SIG_DET_EN_WIDTH                               1  /* IN1L_SIG_DET_EN */
#define CS47L63_IN1L_LP_MODE                               0x00000001  /* IN1L_LP_MODE */
#define CS47L63_IN1L_LP_MODE_MASK                          0x00000001  /* IN1L_LP_MODE */
#define CS47L63_IN1L_LP_MODE_SHIFT                                  0  /* IN1L_LP_MODE */
#define CS47L63_IN1L_LP_MODE_WIDTH                                  1  /* IN1L_LP_MODE */

/*
 * R163 (0x4028) - IN1L_CONTROL2
 */
#define CS47L63_IN1L_MUTE                                  0x10000000  /* IN1L_MUTE */
#define CS47L63_IN1L_MUTE_MASK                             0x10000000  /* IN1L_MUTE */
#define CS47L63_IN1L_MUTE_SHIFT                                    28  /* IN1L_MUTE */
#define CS47L63_IN1L_MUTE_WIDTH                                     1  /* IN1L_MUTE */
#define CS47L63_IN1L_VOL                                   0x00FF0000  /* IN1L_VOL - [23:16] */
#define CS47L63_IN1L_VOL_MASK                              0x00FF0000  /* IN1L_VOL - [23:16] */
#define CS47L63_IN1L_VOL_SHIFT                                     16  /* IN1L_VOL - [23:16] */
#define CS47L63_IN1L_VOL_WIDTH                                      8  /* IN1L_VOL - [23:16] */
#define CS47L63_IN1L_PGA_VOL                               0x000000FE  /* IN1L_PGA_VOL - [7:1] */
#define CS47L63_IN1L_PGA_VOL_MASK                          0x000000FE  /* IN1L_PGA_VOL - [7:1] */
#define CS47L63_IN1L_PGA_VOL_SHIFT                                  1  /* IN1L_PGA_VOL - [7:1] */
#define CS47L63_IN1L_PGA_VOL_WIDTH                                  7  /* IN1L_PGA_VOL - [7:1] */

/*
 * R164 (0x4044) - IN1R_CONTROL1
 */
#define CS47L63_IN1R_SRC                                   0x30000000  /* IN1R_SRC - [29:28] */
#define CS47L63_IN1R_SRC_MASK                              0x30000000  /* IN1R_SRC - [29:28] */
#define CS47L63_IN1R_SRC_SHIFT                                     28  /* IN1R_SRC - [29:28] */
#define CS47L63_IN1R_SRC_WIDTH                                      2  /* IN1R_SRC - [29:28] */
#define CS47L63_IN1R_RATE                                  0x0000F800  /* IN1R_RATE - [15:11] */
#define CS47L63_IN1R_RATE_MASK                             0x0000F800  /* IN1R_RATE - [15:11] */
#define CS47L63_IN1R_RATE_SHIFT                                    11  /* IN1R_RATE - [15:11] */
#define CS47L63_IN1R_RATE_WIDTH                                     5  /* IN1R_RATE - [15:11] */
#define CS47L63_IN1R_HPF                                   0x00000004  /* IN1R_HPF */
#define CS47L63_IN1R_HPF_MASK                              0x00000004  /* IN1R_HPF */
#define CS47L63_IN1R_HPF_SHIFT                                      2  /* IN1R_HPF */
#define CS47L63_IN1R_HPF_WIDTH                                      1  /* IN1R_HPF */
#define CS47L63_IN1R_SIG_DET_EN                            0x00000002  /* IN1R_SIG_DET_EN */
#define CS47L63_IN1R_SIG_DET_EN_MASK                       0x00000002  /* IN1R_SIG_DET_EN */
#define CS47L63_IN1R_SIG_DET_EN_SHIFT                               1  /* IN1R_SIG_DET_EN */
#define CS47L63_IN1R_SIG_DET_EN_WIDTH                               1  /* IN1R_SIG_DET_EN */
#define CS47L63_IN1R_LP_MODE                               0x00000001  /* IN1R_LP_MODE */
#define CS47L63_IN1R_LP_MODE_MASK                          0x00000001  /* IN1R_LP_MODE */
#define CS47L63_IN1R_LP_MODE_SHIFT                                  0  /* IN1R_LP_MODE */
#define CS47L63_IN1R_LP_MODE_WIDTH                                  1  /* IN1R_LP_MODE */

/*
 * R165 (0x4048) - IN1R_CONTROL2
 */
#define CS47L63_IN1R_MUTE                                  0x10000000  /* IN1R_MUTE */
#define CS47L63_IN1R_MUTE_MASK                             0x10000000  /* IN1R_MUTE */
#define CS47L63_IN1R_MUTE_SHIFT                                    28  /* IN1R_MUTE */
#define CS47L63_IN1R_MUTE_WIDTH                                     1  /* IN1R_MUTE */
#define CS47L63_IN1R_VOL                                   0x00FF0000  /* IN1R_VOL - [23:16] */
#define CS47L63_IN1R_VOL_MASK                              0x00FF0000  /* IN1R_VOL - [23:16] */
#define CS47L63_IN1R_VOL_SHIFT                                     16  /* IN1R_VOL - [23:16] */
#define CS47L63_IN1R_VOL_WIDTH                                      8  /* IN1R_VOL - [23:16] */
#define CS47L63_IN1R_PGA_VOL                               0x000000FE  /* IN1R_PGA_VOL - [7:1] */
#define CS47L63_IN1R_PGA_VOL_MASK                          0x000000FE  /* IN1R_PGA_VOL - [7:1] */
#define CS47L63_IN1R_PGA_VOL_SHIFT                                  1  /* IN1R_PGA_VOL - [7:1] */
#define CS47L63_IN1R_PGA_VOL_WIDTH                                  7  /* IN1R_PGA_VOL - [7:1] */

/*
 * R166 (0x4060) - INPUT2_CONTROL1
 */
#define CS47L63_IN2_SWAP_CHAN                              0x00300000  /* IN2_SWAP_CHAN - [21:20] */
#define CS47L63_IN2_SWAP_CHAN_MASK                         0x00300000  /* IN2_SWAP_CHAN - [21:20] */
#define CS47L63_IN2_SWAP_CHAN_SHIFT                                20  /* IN2_SWAP_CHAN - [21:20] */
#define CS47L63_IN2_SWAP_CHAN_WIDTH                                 2  /* IN2_SWAP_CHAN - [21:20] */
#define CS47L63_IN2_OSR                                    0x00070000  /* IN2_OSR - [18:16] */
#define CS47L63_IN2_OSR_MASK                               0x00070000  /* IN2_OSR - [18:16] */
#define CS47L63_IN2_OSR_SHIFT                                      16  /* IN2_OSR - [18:16] */
#define CS47L63_IN2_OSR_WIDTH                                       3  /* IN2_OSR - [18:16] */
#define CS47L63_IN2_PDM_SUP                                0x00000300  /* IN2_PDM_SUP - [9:8] */
#define CS47L63_IN2_PDM_SUP_MASK                           0x00000300  /* IN2_PDM_SUP - [9:8] */
#define CS47L63_IN2_PDM_SUP_SHIFT                                   8  /* IN2_PDM_SUP - [9:8] */
#define CS47L63_IN2_PDM_SUP_WIDTH                                   2  /* IN2_PDM_SUP - [9:8] */
#define CS47L63_IN2_PDMCLK_MSTR                            0x00000020  /* IN2_PDMCLK_MSTR */
#define CS47L63_IN2_PDMCLK_MSTR_MASK                       0x00000020  /* IN2_PDMCLK_MSTR */
#define CS47L63_IN2_PDMCLK_MSTR_SHIFT                               5  /* IN2_PDMCLK_MSTR */
#define CS47L63_IN2_PDMCLK_MSTR_WIDTH                               1  /* IN2_PDMCLK_MSTR */
#define CS47L63_IN2_MODE                                   0x00000001  /* IN2_MODE */
#define CS47L63_IN2_MODE_MASK                              0x00000001  /* IN2_MODE */
#define CS47L63_IN2_MODE_SHIFT                                      0  /* IN2_MODE */
#define CS47L63_IN2_MODE_WIDTH                                      1  /* IN2_MODE */

/*
 * R167 (0x4064) - IN2L_CONTROL1
 */
#define CS47L63_IN2L_SRC                                   0x30000000  /* IN2L_SRC - [29:28] */
#define CS47L63_IN2L_SRC_MASK                              0x30000000  /* IN2L_SRC - [29:28] */
#define CS47L63_IN2L_SRC_SHIFT                                     28  /* IN2L_SRC - [29:28] */
#define CS47L63_IN2L_SRC_WIDTH                                      2  /* IN2L_SRC - [29:28] */
#define CS47L63_IN2L_RATE                                  0x0000F800  /* IN2L_RATE - [15:11] */
#define CS47L63_IN2L_RATE_MASK                             0x0000F800  /* IN2L_RATE - [15:11] */
#define CS47L63_IN2L_RATE_SHIFT                                    11  /* IN2L_RATE - [15:11] */
#define CS47L63_IN2L_RATE_WIDTH                                     5  /* IN2L_RATE - [15:11] */
#define CS47L63_IN2L_HPF                                   0x00000004  /* IN2L_HPF */
#define CS47L63_IN2L_HPF_MASK                              0x00000004  /* IN2L_HPF */
#define CS47L63_IN2L_HPF_SHIFT                                      2  /* IN2L_HPF */
#define CS47L63_IN2L_HPF_WIDTH                                      1  /* IN2L_HPF */
#define CS47L63_IN2L_SIG_DET_EN                            0x00000002  /* IN2L_SIG_DET_EN */
#define CS47L63_IN2L_SIG_DET_EN_MASK                       0x00000002  /* IN2L_SIG_DET_EN */
#define CS47L63_IN2L_SIG_DET_EN_SHIFT                               1  /* IN2L_SIG_DET_EN */
#define CS47L63_IN2L_SIG_DET_EN_WIDTH                               1  /* IN2L_SIG_DET_EN */
#define CS47L63_IN2L_LP_MODE                               0x00000001  /* IN2L_LP_MODE */
#define CS47L63_IN2L_LP_MODE_MASK                          0x00000001  /* IN2L_LP_MODE */
#define CS47L63_IN2L_LP_MODE_SHIFT                                  0  /* IN2L_LP_MODE */
#define CS47L63_IN2L_LP_MODE_WIDTH                                  1  /* IN2L_LP_MODE */

/*
 * R168 (0x4068) - IN2L_CONTROL2
 */
#define CS47L63_IN2L_MUTE                                  0x10000000  /* IN2L_MUTE */
#define CS47L63_IN2L_MUTE_MASK                             0x10000000  /* IN2L_MUTE */
#define CS47L63_IN2L_MUTE_SHIFT                                    28  /* IN2L_MUTE */
#define CS47L63_IN2L_MUTE_WIDTH                                     1  /* IN2L_MUTE */
#define CS47L63_IN2L_VOL                                   0x00FF0000  /* IN2L_VOL - [23:16] */
#define CS47L63_IN2L_VOL_MASK                              0x00FF0000  /* IN2L_VOL - [23:16] */
#define CS47L63_IN2L_VOL_SHIFT                                     16  /* IN2L_VOL - [23:16] */
#define CS47L63_IN2L_VOL_WIDTH                                      8  /* IN2L_VOL - [23:16] */
#define CS47L63_IN2L_PGA_VOL                               0x000000FE  /* IN2L_PGA_VOL - [7:1] */
#define CS47L63_IN2L_PGA_VOL_MASK                          0x000000FE  /* IN2L_PGA_VOL - [7:1] */
#define CS47L63_IN2L_PGA_VOL_SHIFT                                  1  /* IN2L_PGA_VOL - [7:1] */
#define CS47L63_IN2L_PGA_VOL_WIDTH                                  7  /* IN2L_PGA_VOL - [7:1] */

/*
 * R169 (0x4084) - IN2R_CONTROL1
 */
#define CS47L63_IN2R_SRC                                   0x30000000  /* IN2R_SRC - [29:28] */
#define CS47L63_IN2R_SRC_MASK                              0x30000000  /* IN2R_SRC - [29:28] */
#define CS47L63_IN2R_SRC_SHIFT                                     28  /* IN2R_SRC - [29:28] */
#define CS47L63_IN2R_SRC_WIDTH                                      2  /* IN2R_SRC - [29:28] */
#define CS47L63_IN2R_RATE                                  0x0000F800  /* IN2R_RATE - [15:11] */
#define CS47L63_IN2R_RATE_MASK                             0x0000F800  /* IN2R_RATE - [15:11] */
#define CS47L63_IN2R_RATE_SHIFT                                    11  /* IN2R_RATE - [15:11] */
#define CS47L63_IN2R_RATE_WIDTH                                     5  /* IN2R_RATE - [15:11] */
#define CS47L63_IN2R_HPF                                   0x00000004  /* IN2R_HPF */
#define CS47L63_IN2R_HPF_MASK                              0x00000004  /* IN2R_HPF */
#define CS47L63_IN2R_HPF_SHIFT                                      2  /* IN2R_HPF */
#define CS47L63_IN2R_HPF_WIDTH                                      1  /* IN2R_HPF */
#define CS47L63_IN2R_SIG_DET_EN                            0x00000002  /* IN2R_SIG_DET_EN */
#define CS47L63_IN2R_SIG_DET_EN_MASK                       0x00000002  /* IN2R_SIG_DET_EN */
#define CS47L63_IN2R_SIG_DET_EN_SHIFT                               1  /* IN2R_SIG_DET_EN */
#define CS47L63_IN2R_SIG_DET_EN_WIDTH                               1  /* IN2R_SIG_DET_EN */
#define CS47L63_IN2R_LP_MODE                               0x00000001  /* IN2R_LP_MODE */
#define CS47L63_IN2R_LP_MODE_MASK                          0x00000001  /* IN2R_LP_MODE */
#define CS47L63_IN2R_LP_MODE_SHIFT                                  0  /* IN2R_LP_MODE */
#define CS47L63_IN2R_LP_MODE_WIDTH                                  1  /* IN2R_LP_MODE */

/*
 * R170 (0x4088) - IN2R_CONTROL2
 */
#define CS47L63_IN2R_MUTE                                  0x10000000  /* IN2R_MUTE */
#define CS47L63_IN2R_MUTE_MASK                             0x10000000  /* IN2R_MUTE */
#define CS47L63_IN2R_MUTE_SHIFT                                    28  /* IN2R_MUTE */
#define CS47L63_IN2R_MUTE_WIDTH                                     1  /* IN2R_MUTE */
#define CS47L63_IN2R_VOL                                   0x00FF0000  /* IN2R_VOL - [23:16] */
#define CS47L63_IN2R_VOL_MASK                              0x00FF0000  /* IN2R_VOL - [23:16] */
#define CS47L63_IN2R_VOL_SHIFT                                     16  /* IN2R_VOL - [23:16] */
#define CS47L63_IN2R_VOL_WIDTH                                      8  /* IN2R_VOL - [23:16] */
#define CS47L63_IN2R_PGA_VOL                               0x000000FE  /* IN2R_PGA_VOL - [7:1] */
#define CS47L63_IN2R_PGA_VOL_MASK                          0x000000FE  /* IN2R_PGA_VOL - [7:1] */
#define CS47L63_IN2R_PGA_VOL_SHIFT                                  1  /* IN2R_PGA_VOL - [7:1] */
#define CS47L63_IN2R_PGA_VOL_WIDTH                                  7  /* IN2R_PGA_VOL - [7:1] */

/*
 * R171 (0x4240) - IN_SIG_DET_CONTROL
 */
#define CS47L63_IN_SIG_DET_THR                             0x000001F0  /* IN_SIG_DET_THR - [8:4] */
#define CS47L63_IN_SIG_DET_THR_MASK                        0x000001F0  /* IN_SIG_DET_THR - [8:4] */
#define CS47L63_IN_SIG_DET_THR_SHIFT                                4  /* IN_SIG_DET_THR - [8:4] */
#define CS47L63_IN_SIG_DET_THR_WIDTH                                5  /* IN_SIG_DET_THR - [8:4] */
#define CS47L63_IN_SIG_DET_HOLD                            0x0000000F  /* IN_SIG_DET_HOLD - [3:0] */
#define CS47L63_IN_SIG_DET_HOLD_MASK                       0x0000000F  /* IN_SIG_DET_HOLD - [3:0] */
#define CS47L63_IN_SIG_DET_HOLD_SHIFT                               0  /* IN_SIG_DET_HOLD - [3:0] */
#define CS47L63_IN_SIG_DET_HOLD_WIDTH                               4  /* IN_SIG_DET_HOLD - [3:0] */

/*
 * R172 (0x4244) - INPUT_HPF_CONTROL
 */
#define CS47L63_IN_HPF_CUT_MASK                            0x00000007  /* IN_HPF_CUT - [2:0] */
#define CS47L63_IN_HPF_CUT_SHIFT                                    0  /* IN_HPF_CUT - [2:0] */
#define CS47L63_IN_HPF_CUT_WIDTH                                    3  /* IN_HPF_CUT - [2:0] */

/*
 * R173 (0x4248) - INPUT_VOL_CONTROL
 */
#define CS47L63_IN_VD_RAMP                                 0x00000070  /* IN_VD_RAMP - [6:4] */
#define CS47L63_IN_VD_RAMP_MASK                            0x00000070  /* IN_VD_RAMP - [6:4] */
#define CS47L63_IN_VD_RAMP_SHIFT                                    4  /* IN_VD_RAMP - [6:4] */
#define CS47L63_IN_VD_RAMP_WIDTH                                    3  /* IN_VD_RAMP - [6:4] */
#define CS47L63_IN_VI_RAMP                                 0x00000007  /* IN_VI_RAMP - [2:0] */
#define CS47L63_IN_VI_RAMP_MASK                            0x00000007  /* IN_VI_RAMP - [2:0] */
#define CS47L63_IN_VI_RAMP_SHIFT                                    0  /* IN_VI_RAMP - [2:0] */
#define CS47L63_IN_VI_RAMP_WIDTH                                    3  /* IN_VI_RAMP - [2:0] */

/*
 * R174 (0x4280) - ANC_SRC
 */
#define CS47L63_IN_ANC_R_SRC                               0x00000070  /* IN_ANC_R_SRC - [6:4] */
#define CS47L63_IN_ANC_R_SRC_MASK                          0x00000070  /* IN_ANC_R_SRC - [6:4] */
#define CS47L63_IN_ANC_R_SRC_SHIFT                                  4  /* IN_ANC_R_SRC - [6:4] */
#define CS47L63_IN_ANC_R_SRC_WIDTH                                  3  /* IN_ANC_R_SRC - [6:4] */
#define CS47L63_IN_ANC_L_SRC                               0x00000007  /* IN_ANC_L_SRC - [2:0] */
#define CS47L63_IN_ANC_L_SRC_MASK                          0x00000007  /* IN_ANC_L_SRC - [2:0] */
#define CS47L63_IN_ANC_L_SRC_SHIFT                                  0  /* IN_ANC_L_SRC - [2:0] */
#define CS47L63_IN_ANC_L_SRC_WIDTH                                  3  /* IN_ANC_L_SRC - [2:0] */

/*
 * R175 (0x42BC) - ADC_ANA_CONTROL4
 */
#define CS47L63_ADC_DEM_DATA                               0x000000FE  /* ADC_DEM_DATA - [7:1] */
#define CS47L63_ADC_DEM_DATA_MASK                          0x000000FE  /* ADC_DEM_DATA - [7:1] */
#define CS47L63_ADC_DEM_DATA_SHIFT                                  1  /* ADC_DEM_DATA - [7:1] */
#define CS47L63_ADC_DEM_DATA_WIDTH                                  7  /* ADC_DEM_DATA - [7:1] */
#define CS47L63_ADC_DEM_FRC                                0x00000001  /* ADC_DEM_FRC */
#define CS47L63_ADC_DEM_FRC_MASK                           0x00000001  /* ADC_DEM_FRC */
#define CS47L63_ADC_DEM_FRC_SHIFT                                   0  /* ADC_DEM_FRC */
#define CS47L63_ADC_DEM_FRC_WIDTH                                   1  /* ADC_DEM_FRC */

/*
 * R176 (0x4400) - INPUT_DITH_CONTROL
 */
#define CS47L63_THOTH_DITHER_DISABLE                       0x00000010  /* THOTH_DITHER_DISABLE */
#define CS47L63_THOTH_DITHER_DISABLE_MASK                  0x00000010  /* THOTH_DITHER_DISABLE */
#define CS47L63_THOTH_DITHER_DISABLE_SHIFT                          4  /* THOTH_DITHER_DISABLE */
#define CS47L63_THOTH_DITHER_DISABLE_WIDTH                          1  /* THOTH_DITHER_DISABLE */
#define CS47L63_WARP_DITHER_EN                             0x00000002  /* WARP_DITHER_EN */
#define CS47L63_WARP_DITHER_EN_MASK                        0x00000002  /* WARP_DITHER_EN */
#define CS47L63_WARP_DITHER_EN_SHIFT                                1  /* WARP_DITHER_EN */
#define CS47L63_WARP_DITHER_EN_WIDTH                                1  /* WARP_DITHER_EN */
#define CS47L63_OP_DITHER_EN                               0x00000001  /* OP_DITHER_EN */
#define CS47L63_OP_DITHER_EN_MASK                          0x00000001  /* OP_DITHER_EN */
#define CS47L63_OP_DITHER_EN_SHIFT                                  0  /* OP_DITHER_EN */
#define CS47L63_OP_DITHER_EN_WIDTH                                  1  /* OP_DITHER_EN */

/*
 * R177 (0x4464) - IN1_CIC_TEST
 */
#define CS47L63_IN1_CIC_OF_TEST                            0x00000010  /* IN1_CIC_OF_TEST */
#define CS47L63_IN1_CIC_OF_TEST_MASK                       0x00000010  /* IN1_CIC_OF_TEST */
#define CS47L63_IN1_CIC_OF_TEST_SHIFT                               4  /* IN1_CIC_OF_TEST */
#define CS47L63_IN1_CIC_OF_TEST_WIDTH                               1  /* IN1_CIC_OF_TEST */
#define CS47L63_IN1_CIC_OF_EN                              0x00000008  /* IN1_CIC_OF_EN */
#define CS47L63_IN1_CIC_OF_EN_MASK                         0x00000008  /* IN1_CIC_OF_EN */
#define CS47L63_IN1_CIC_OF_EN_SHIFT                                 3  /* IN1_CIC_OF_EN */
#define CS47L63_IN1_CIC_OF_EN_WIDTH                                 1  /* IN1_CIC_OF_EN */

/*
 * R178 (0x4468) - IN2_CIC_TEST
 */
#define CS47L63_IN2_CIC_OF_TEST                            0x00000010  /* IN2_CIC_OF_TEST */
#define CS47L63_IN2_CIC_OF_TEST_MASK                       0x00000010  /* IN2_CIC_OF_TEST */
#define CS47L63_IN2_CIC_OF_TEST_SHIFT                               4  /* IN2_CIC_OF_TEST */
#define CS47L63_IN2_CIC_OF_TEST_WIDTH                               1  /* IN2_CIC_OF_TEST */
#define CS47L63_IN2_CIC_OF_EN                              0x00000008  /* IN2_CIC_OF_EN */
#define CS47L63_IN2_CIC_OF_EN_MASK                         0x00000008  /* IN2_CIC_OF_EN */
#define CS47L63_IN2_CIC_OF_EN_SHIFT                                 3  /* IN2_CIC_OF_EN */
#define CS47L63_IN2_CIC_OF_EN_WIDTH                                 1  /* IN2_CIC_OF_EN */

/*
 * R179 (0x449C) - INPUT_MIDMODE_CONTROL
 */
#define CS47L63_ADC2L_MMODE_OPT                            0x000000C0  /* ADC2L_MMODE_OPT - [7:6] */
#define CS47L63_ADC2L_MMODE_OPT_MASK                       0x000000C0  /* ADC2L_MMODE_OPT - [7:6] */
#define CS47L63_ADC2L_MMODE_OPT_SHIFT                               6  /* ADC2L_MMODE_OPT - [7:6] */
#define CS47L63_ADC2L_MMODE_OPT_WIDTH                               2  /* ADC2L_MMODE_OPT - [7:6] */
#define CS47L63_ADC2R_MMODE_OPT                            0x00000030  /* ADC2R_MMODE_OPT - [5:4] */
#define CS47L63_ADC2R_MMODE_OPT_MASK                       0x00000030  /* ADC2R_MMODE_OPT - [5:4] */
#define CS47L63_ADC2R_MMODE_OPT_SHIFT                               4  /* ADC2R_MMODE_OPT - [5:4] */
#define CS47L63_ADC2R_MMODE_OPT_WIDTH                               2  /* ADC2R_MMODE_OPT - [5:4] */
#define CS47L63_ADC1L_MMODE_OPT                            0x0000000C  /* ADC1L_MMODE_OPT - [3:2] */
#define CS47L63_ADC1L_MMODE_OPT_MASK                       0x0000000C  /* ADC1L_MMODE_OPT - [3:2] */
#define CS47L63_ADC1L_MMODE_OPT_SHIFT                               2  /* ADC1L_MMODE_OPT - [3:2] */
#define CS47L63_ADC1L_MMODE_OPT_WIDTH                               2  /* ADC1L_MMODE_OPT - [3:2] */
#define CS47L63_ADC1R_MMODE_OPT                            0x00000003  /* ADC1R_MMODE_OPT - [1:0] */
#define CS47L63_ADC1R_MMODE_OPT_MASK                       0x00000003  /* ADC1R_MMODE_OPT - [1:0] */
#define CS47L63_ADC1R_MMODE_OPT_SHIFT                               0  /* ADC1R_MMODE_OPT - [1:0] */
#define CS47L63_ADC1R_MMODE_OPT_WIDTH                               2  /* ADC1R_MMODE_OPT - [1:0] */

/*
 * R180 (0x44B0) - INPUT_TEST1
 */
#define CS47L63_ADC_WARP_CLK_MANUAL                        0x00004000  /* ADC_WARP_CLK_MANUAL */
#define CS47L63_ADC_WARP_CLK_MANUAL_MASK                   0x00004000  /* ADC_WARP_CLK_MANUAL */
#define CS47L63_ADC_WARP_CLK_MANUAL_SHIFT                          14  /* ADC_WARP_CLK_MANUAL */
#define CS47L63_ADC_WARP_CLK_MANUAL_WIDTH                           1  /* ADC_WARP_CLK_MANUAL */
#define CS47L63_ADCHR_CLK_MANUAL                           0x00002000  /* ADCHR_CLK_MANUAL */
#define CS47L63_ADCHR_CLK_MANUAL_MASK                      0x00002000  /* ADCHR_CLK_MANUAL */
#define CS47L63_ADCHR_CLK_MANUAL_SHIFT                             13  /* ADCHR_CLK_MANUAL */
#define CS47L63_ADCHR_CLK_MANUAL_WIDTH                              1  /* ADCHR_CLK_MANUAL */
#define CS47L63_IN_VF_FRC                                  0x00000800  /* IN_VF_FRC */
#define CS47L63_IN_VF_FRC_MASK                             0x00000800  /* IN_VF_FRC */
#define CS47L63_IN_VF_FRC_SHIFT                                    11  /* IN_VF_FRC */
#define CS47L63_IN_VF_FRC_WIDTH                                     1  /* IN_VF_FRC */
#define CS47L63_IN_VF_OVR                                  0x00000400  /* IN_VF_OVR */
#define CS47L63_IN_VF_OVR_MASK                             0x00000400  /* IN_VF_OVR */
#define CS47L63_IN_VF_OVR_SHIFT                                    10  /* IN_VF_OVR */
#define CS47L63_IN_VF_OVR_WIDTH                                     1  /* IN_VF_OVR */
#define CS47L63_IN_COMP_COEFF_16                           0x00000200  /* IN_COMP_COEFF_16 */
#define CS47L63_IN_COMP_COEFF_16_MASK                      0x00000200  /* IN_COMP_COEFF_16 */
#define CS47L63_IN_COMP_COEFF_16_SHIFT                              9  /* IN_COMP_COEFF_16 */
#define CS47L63_IN_COMP_COEFF_16_WIDTH                              1  /* IN_COMP_COEFF_16 */
#define CS47L63_IN_COMP_COEFF_SEL                          0x00000100  /* IN_COMP_COEFF_SEL */
#define CS47L63_IN_COMP_COEFF_SEL_MASK                     0x00000100  /* IN_COMP_COEFF_SEL */
#define CS47L63_IN_COMP_COEFF_SEL_SHIFT                             8  /* IN_COMP_COEFF_SEL */
#define CS47L63_IN_COMP_COEFF_SEL_WIDTH                             1  /* IN_COMP_COEFF_SEL */
#define CS47L63_ADC_WARP_CLK_SEL                           0x00000070  /* ADC_WARP_CLK_SEL - [6:4] */
#define CS47L63_ADC_WARP_CLK_SEL_MASK                      0x00000070  /* ADC_WARP_CLK_SEL - [6:4] */
#define CS47L63_ADC_WARP_CLK_SEL_SHIFT                              4  /* ADC_WARP_CLK_SEL - [6:4] */
#define CS47L63_ADC_WARP_CLK_SEL_WIDTH                              3  /* ADC_WARP_CLK_SEL - [6:4] */
#define CS47L63_ADCHR_CLK_SEL                              0x0000000E  /* ADCHR_CLK_SEL - [3:1] */
#define CS47L63_ADCHR_CLK_SEL_MASK                         0x0000000E  /* ADCHR_CLK_SEL - [3:1] */
#define CS47L63_ADCHR_CLK_SEL_SHIFT                                 1  /* ADCHR_CLK_SEL - [3:1] */
#define CS47L63_ADCHR_CLK_SEL_WIDTH                                 3  /* ADCHR_CLK_SEL - [3:1] */

/*
 * R181 (0x44B4) - INPUT_TEST2
 */
#define CS47L63_IN_COMP_COEFF_MASK                         0x0000FFFF  /* IN_COMP_COEFF - [15:0] */
#define CS47L63_IN_COMP_COEFF_SHIFT                                 0  /* IN_COMP_COEFF - [15:0] */
#define CS47L63_IN_COMP_COEFF_WIDTH                                16  /* IN_COMP_COEFF - [15:0] */

/*
 * R182 (0x44C0) - ADC_VCO_CAL1
 */
#define CS47L63_VCO_CAL_TARGET                             0x00003F00  /* VCO_CAL_TARGET - [13:8] */
#define CS47L63_VCO_CAL_TARGET_MASK                        0x00003F00  /* VCO_CAL_TARGET - [13:8] */
#define CS47L63_VCO_CAL_TARGET_SHIFT                                8  /* VCO_CAL_TARGET - [13:8] */
#define CS47L63_VCO_CAL_TARGET_WIDTH                                6  /* VCO_CAL_TARGET - [13:8] */
#define CS47L63_TST_ADC_DITH                               0x00000010  /* TST_ADC_DITH */
#define CS47L63_TST_ADC_DITH_MASK                          0x00000010  /* TST_ADC_DITH */
#define CS47L63_TST_ADC_DITH_SHIFT                                  4  /* TST_ADC_DITH */
#define CS47L63_TST_ADC_DITH_WIDTH                                  1  /* TST_ADC_DITH */
#define CS47L63_TST_VCO_DIV                                0x00000003  /* TST_VCO_DIV - [1:0] */
#define CS47L63_TST_VCO_DIV_MASK                           0x00000003  /* TST_VCO_DIV - [1:0] */
#define CS47L63_TST_VCO_DIV_SHIFT                                   0  /* TST_VCO_DIV - [1:0] */
#define CS47L63_TST_VCO_DIV_WIDTH                                   2  /* TST_VCO_DIV - [1:0] */

/*
 * R183 (0x44C4) - ADC_TEST1
 */
#define CS47L63_ADC_IF_DRE_GAIN_EN                         0x00010000  /* ADC_IF_DRE_GAIN_EN */
#define CS47L63_ADC_IF_DRE_GAIN_EN_MASK                    0x00010000  /* ADC_IF_DRE_GAIN_EN */
#define CS47L63_ADC_IF_DRE_GAIN_EN_SHIFT                           16  /* ADC_IF_DRE_GAIN_EN */
#define CS47L63_ADC_IF_DRE_GAIN_EN_WIDTH                            1  /* ADC_IF_DRE_GAIN_EN */
#define CS47L63_ADC_IF_DATA_OVR                            0x0000C000  /* ADC_IF_DATA_OVR - [15:14] */
#define CS47L63_ADC_IF_DATA_OVR_MASK                       0x0000C000  /* ADC_IF_DATA_OVR - [15:14] */
#define CS47L63_ADC_IF_DATA_OVR_SHIFT                              14  /* ADC_IF_DATA_OVR - [15:14] */
#define CS47L63_ADC_IF_DATA_OVR_WIDTH                               2  /* ADC_IF_DATA_OVR - [15:14] */
#define CS47L63_ADC_IF_DATA_FRC                            0x00002000  /* ADC_IF_DATA_FRC */
#define CS47L63_ADC_IF_DATA_FRC_MASK                       0x00002000  /* ADC_IF_DATA_FRC */
#define CS47L63_ADC_IF_DATA_FRC_SHIFT                              13  /* ADC_IF_DATA_FRC */
#define CS47L63_ADC_IF_DATA_FRC_WIDTH                               1  /* ADC_IF_DATA_FRC */
#define CS47L63_ADC_IF_DEM_BI                              0x00001000  /* ADC_IF_DEM_BI */
#define CS47L63_ADC_IF_DEM_BI_MASK                         0x00001000  /* ADC_IF_DEM_BI */
#define CS47L63_ADC_IF_DEM_BI_SHIFT                                12  /* ADC_IF_DEM_BI */
#define CS47L63_ADC_IF_DEM_BI_WIDTH                                 1  /* ADC_IF_DEM_BI */
#define CS47L63_ADC_IF_DEM_BYPASS                          0x00000800  /* ADC_IF_DEM_BYPASS */
#define CS47L63_ADC_IF_DEM_BYPASS_MASK                     0x00000800  /* ADC_IF_DEM_BYPASS */
#define CS47L63_ADC_IF_DEM_BYPASS_SHIFT                            11  /* ADC_IF_DEM_BYPASS */
#define CS47L63_ADC_IF_DEM_BYPASS_WIDTH                             1  /* ADC_IF_DEM_BYPASS */
#define CS47L63_ADC_IF_DEBUG2_SEL                          0x00000700  /* ADC_IF_DEBUG2_SEL - [10:8] */
#define CS47L63_ADC_IF_DEBUG2_SEL_MASK                     0x00000700  /* ADC_IF_DEBUG2_SEL - [10:8] */
#define CS47L63_ADC_IF_DEBUG2_SEL_SHIFT                             8  /* ADC_IF_DEBUG2_SEL - [10:8] */
#define CS47L63_ADC_IF_DEBUG2_SEL_WIDTH                             3  /* ADC_IF_DEBUG2_SEL - [10:8] */
#define CS47L63_ADC_IF_DEBUG1_SEL                          0x00000078  /* ADC_IF_DEBUG1_SEL - [6:3] */
#define CS47L63_ADC_IF_DEBUG1_SEL_MASK                     0x00000078  /* ADC_IF_DEBUG1_SEL - [6:3] */
#define CS47L63_ADC_IF_DEBUG1_SEL_SHIFT                             3  /* ADC_IF_DEBUG1_SEL - [6:3] */
#define CS47L63_ADC_IF_DEBUG1_SEL_WIDTH                             4  /* ADC_IF_DEBUG1_SEL - [6:3] */
#define CS47L63_ADC_IF_INV                                 0x00000004  /* ADC_IF_INV */
#define CS47L63_ADC_IF_INV_MASK                            0x00000004  /* ADC_IF_INV */
#define CS47L63_ADC_IF_INV_SHIFT                                    2  /* ADC_IF_INV */
#define CS47L63_ADC_IF_INV_WIDTH                                    1  /* ADC_IF_INV */
#define CS47L63_ADC_DITHN_EN                               0x00000002  /* ADC_DITHN_EN */
#define CS47L63_ADC_DITHN_EN_MASK                          0x00000002  /* ADC_DITHN_EN */
#define CS47L63_ADC_DITHN_EN_SHIFT                                  1  /* ADC_DITHN_EN */
#define CS47L63_ADC_DITHN_EN_WIDTH                                  1  /* ADC_DITHN_EN */
#define CS47L63_ADC_DITHP_EN                               0x00000001  /* ADC_DITHP_EN */
#define CS47L63_ADC_DITHP_EN_MASK                          0x00000001  /* ADC_DITHP_EN */
#define CS47L63_ADC_DITHP_EN_SHIFT                                  0  /* ADC_DITHP_EN */
#define CS47L63_ADC_DITHP_EN_WIDTH                                  1  /* ADC_DITHP_EN */

/*
 * R184 (0x44C8) - ADC_TEST2
 */
#define CS47L63_ADC_IF_INTER_DELAY3                        0x00000700  /* ADC_IF_INTER_DELAY3 - [10:8] */
#define CS47L63_ADC_IF_INTER_DELAY3_MASK                   0x00000700  /* ADC_IF_INTER_DELAY3 - [10:8] */
#define CS47L63_ADC_IF_INTER_DELAY3_SHIFT                           8  /* ADC_IF_INTER_DELAY3 - [10:8] */
#define CS47L63_ADC_IF_INTER_DELAY3_WIDTH                           3  /* ADC_IF_INTER_DELAY3 - [10:8] */
#define CS47L63_ADC_IF_INTER_DELAY2                        0x00000038  /* ADC_IF_INTER_DELAY2 - [5:3] */
#define CS47L63_ADC_IF_INTER_DELAY2_MASK                   0x00000038  /* ADC_IF_INTER_DELAY2 - [5:3] */
#define CS47L63_ADC_IF_INTER_DELAY2_SHIFT                           3  /* ADC_IF_INTER_DELAY2 - [5:3] */
#define CS47L63_ADC_IF_INTER_DELAY2_WIDTH                           3  /* ADC_IF_INTER_DELAY2 - [5:3] */
#define CS47L63_ADC_IF_INTER_DELAY1                        0x00000007  /* ADC_IF_INTER_DELAY1 - [2:0] */
#define CS47L63_ADC_IF_INTER_DELAY1_MASK                   0x00000007  /* ADC_IF_INTER_DELAY1 - [2:0] */
#define CS47L63_ADC_IF_INTER_DELAY1_SHIFT                           0  /* ADC_IF_INTER_DELAY1 - [2:0] */
#define CS47L63_ADC_IF_INTER_DELAY1_WIDTH                           3  /* ADC_IF_INTER_DELAY1 - [2:0] */

/*
 * R185 (0x44CC) - ADC_CAP_TRIM
 */
#define CS47L63_ADC_C_TRIM_VAL_MASK                        0x0000001F  /* ADC_C_TRIM_VAL - [4:0] */
#define CS47L63_ADC_C_TRIM_VAL_SHIFT                                0  /* ADC_C_TRIM_VAL - [4:0] */
#define CS47L63_ADC_C_TRIM_VAL_WIDTH                                5  /* ADC_C_TRIM_VAL - [4:0] */

/*
 * R186 (0x44D0) - ADC1L_TRIM_RD
 */
#define CS47L63_ADC1L_TRIM_RD_MASK                         0x0000003F  /* ADC1L_TRIM_RD - [5:0] */
#define CS47L63_ADC1L_TRIM_RD_SHIFT                                 0  /* ADC1L_TRIM_RD - [5:0] */
#define CS47L63_ADC1L_TRIM_RD_WIDTH                                 6  /* ADC1L_TRIM_RD - [5:0] */

/*
 * R187 (0x44D4) - ADC1R_TRIM_RD
 */
#define CS47L63_ADC1R_TRIM_RD_MASK                         0x0000003F  /* ADC1R_TRIM_RD - [5:0] */
#define CS47L63_ADC1R_TRIM_RD_SHIFT                                 0  /* ADC1R_TRIM_RD - [5:0] */
#define CS47L63_ADC1R_TRIM_RD_WIDTH                                 6  /* ADC1R_TRIM_RD - [5:0] */

/*
 * R188 (0x44D8) - ADC2L_TRIM_RD
 */
#define CS47L63_ADC2L_TRIM_RD_MASK                         0x0000003F  /* ADC2L_TRIM_RD - [5:0] */
#define CS47L63_ADC2L_TRIM_RD_SHIFT                                 0  /* ADC2L_TRIM_RD - [5:0] */
#define CS47L63_ADC2L_TRIM_RD_WIDTH                                 6  /* ADC2L_TRIM_RD - [5:0] */

/*
 * R189 (0x44DC) - ADC2R_TRIM_RD
 */
#define CS47L63_ADC2R_TRIM_RD_MASK                         0x0000003F  /* ADC2R_TRIM_RD - [5:0] */
#define CS47L63_ADC2R_TRIM_RD_SHIFT                                 0  /* ADC2R_TRIM_RD - [5:0] */
#define CS47L63_ADC2R_TRIM_RD_WIDTH                                 6  /* ADC2R_TRIM_RD - [5:0] */

/*
 * R190 (0x44F8) - ADC_QUICK_CHARGE1
 */
#define CS47L63_IN_QCHG_WAIT_MASK                          0x0000000F  /* IN_QCHG_WAIT - [3:0] */
#define CS47L63_IN_QCHG_WAIT_SHIFT                                  0  /* IN_QCHG_WAIT - [3:0] */
#define CS47L63_IN_QCHG_WAIT_WIDTH                                  4  /* IN_QCHG_WAIT - [3:0] */

/*
 * R191 (0x44FC) - ADC_QUICK_CHARGE2
 */
#define CS47L63_IN2R_QCHG_EN_FRC                           0x00000080  /* IN2R_QCHG_EN_FRC */
#define CS47L63_IN2R_QCHG_EN_FRC_MASK                      0x00000080  /* IN2R_QCHG_EN_FRC */
#define CS47L63_IN2R_QCHG_EN_FRC_SHIFT                              7  /* IN2R_QCHG_EN_FRC */
#define CS47L63_IN2R_QCHG_EN_FRC_WIDTH                              1  /* IN2R_QCHG_EN_FRC */
#define CS47L63_IN2R_QCHG_EN_OVR                           0x00000040  /* IN2R_QCHG_EN_OVR */
#define CS47L63_IN2R_QCHG_EN_OVR_MASK                      0x00000040  /* IN2R_QCHG_EN_OVR */
#define CS47L63_IN2R_QCHG_EN_OVR_SHIFT                              6  /* IN2R_QCHG_EN_OVR */
#define CS47L63_IN2R_QCHG_EN_OVR_WIDTH                              1  /* IN2R_QCHG_EN_OVR */
#define CS47L63_IN2L_QCHG_EN_FRC                           0x00000020  /* IN2L_QCHG_EN_FRC */
#define CS47L63_IN2L_QCHG_EN_FRC_MASK                      0x00000020  /* IN2L_QCHG_EN_FRC */
#define CS47L63_IN2L_QCHG_EN_FRC_SHIFT                              5  /* IN2L_QCHG_EN_FRC */
#define CS47L63_IN2L_QCHG_EN_FRC_WIDTH                              1  /* IN2L_QCHG_EN_FRC */
#define CS47L63_IN2L_QCHG_EN_OVR                           0x00000010  /* IN2L_QCHG_EN_OVR */
#define CS47L63_IN2L_QCHG_EN_OVR_MASK                      0x00000010  /* IN2L_QCHG_EN_OVR */
#define CS47L63_IN2L_QCHG_EN_OVR_SHIFT                              4  /* IN2L_QCHG_EN_OVR */
#define CS47L63_IN2L_QCHG_EN_OVR_WIDTH                              1  /* IN2L_QCHG_EN_OVR */
#define CS47L63_IN1R_QCHG_EN_FRC                           0x00000008  /* IN1R_QCHG_EN_FRC */
#define CS47L63_IN1R_QCHG_EN_FRC_MASK                      0x00000008  /* IN1R_QCHG_EN_FRC */
#define CS47L63_IN1R_QCHG_EN_FRC_SHIFT                              3  /* IN1R_QCHG_EN_FRC */
#define CS47L63_IN1R_QCHG_EN_FRC_WIDTH                              1  /* IN1R_QCHG_EN_FRC */
#define CS47L63_IN1R_QCHG_EN_OVR                           0x00000004  /* IN1R_QCHG_EN_OVR */
#define CS47L63_IN1R_QCHG_EN_OVR_MASK                      0x00000004  /* IN1R_QCHG_EN_OVR */
#define CS47L63_IN1R_QCHG_EN_OVR_SHIFT                              2  /* IN1R_QCHG_EN_OVR */
#define CS47L63_IN1R_QCHG_EN_OVR_WIDTH                              1  /* IN1R_QCHG_EN_OVR */
#define CS47L63_IN1L_QCHG_EN_FRC                           0x00000002  /* IN1L_QCHG_EN_FRC */
#define CS47L63_IN1L_QCHG_EN_FRC_MASK                      0x00000002  /* IN1L_QCHG_EN_FRC */
#define CS47L63_IN1L_QCHG_EN_FRC_SHIFT                              1  /* IN1L_QCHG_EN_FRC */
#define CS47L63_IN1L_QCHG_EN_FRC_WIDTH                              1  /* IN1L_QCHG_EN_FRC */
#define CS47L63_IN1L_QCHG_EN_OVR                           0x00000001  /* IN1L_QCHG_EN_OVR */
#define CS47L63_IN1L_QCHG_EN_OVR_MASK                      0x00000001  /* IN1L_QCHG_EN_OVR */
#define CS47L63_IN1L_QCHG_EN_OVR_SHIFT                              0  /* IN1L_QCHG_EN_OVR */
#define CS47L63_IN1L_QCHG_EN_OVR_WIDTH                              1  /* IN1L_QCHG_EN_OVR */

/*
 * R192 (0x4600) - ADC_DAC_CONTROL
 */
#define CS47L63_ADC_DAC_DEL                                0x00000006  /* ADC_DAC_DEL - [2:1] */
#define CS47L63_ADC_DAC_DEL_MASK                           0x00000006  /* ADC_DAC_DEL - [2:1] */
#define CS47L63_ADC_DAC_DEL_SHIFT                                   1  /* ADC_DAC_DEL - [2:1] */
#define CS47L63_ADC_DAC_DEL_WIDTH                                   2  /* ADC_DAC_DEL - [2:1] */
#define CS47L63_ADC_DAC_DEL_MODE                           0x00000001  /* ADC_DAC_DEL_MODE */
#define CS47L63_ADC_DAC_DEL_MODE_MASK                      0x00000001  /* ADC_DAC_DEL_MODE */
#define CS47L63_ADC_DAC_DEL_MODE_SHIFT                              0  /* ADC_DAC_DEL_MODE */
#define CS47L63_ADC_DAC_DEL_MODE_WIDTH                              1  /* ADC_DAC_DEL_MODE */

/*
 * R193 (0x4604) - ADC_DITH_CONTROL
 */
#define CS47L63_ADC_DITHN_OVR_EN                           0x00000020  /* ADC_DITHN_OVR_EN */
#define CS47L63_ADC_DITHN_OVR_EN_MASK                      0x00000020  /* ADC_DITHN_OVR_EN */
#define CS47L63_ADC_DITHN_OVR_EN_SHIFT                              5  /* ADC_DITHN_OVR_EN */
#define CS47L63_ADC_DITHN_OVR_EN_WIDTH                              1  /* ADC_DITHN_OVR_EN */
#define CS47L63_ADC_DITHP_OVR_EN                           0x00000010  /* ADC_DITHP_OVR_EN */
#define CS47L63_ADC_DITHP_OVR_EN_MASK                      0x00000010  /* ADC_DITHP_OVR_EN */
#define CS47L63_ADC_DITHP_OVR_EN_SHIFT                              4  /* ADC_DITHP_OVR_EN */
#define CS47L63_ADC_DITHP_OVR_EN_WIDTH                              1  /* ADC_DITHP_OVR_EN */
#define CS47L63_ADC_DITH_OVR                               0x0000000F  /* ADC_DITH_OVR - [3:0] */
#define CS47L63_ADC_DITH_OVR_MASK                          0x0000000F  /* ADC_DITH_OVR - [3:0] */
#define CS47L63_ADC_DITH_OVR_SHIFT                                  0  /* ADC_DITH_OVR - [3:0] */
#define CS47L63_ADC_DITH_OVR_WIDTH                                  4  /* ADC_DITH_OVR - [3:0] */

/*
 * R194 (0x4608) - ADC_INTEG_CTRL
 */
#define CS47L63_ADC_INTEG_START                            0x00008000  /* ADC_INTEG_START */
#define CS47L63_ADC_INTEG_START_MASK                       0x00008000  /* ADC_INTEG_START */
#define CS47L63_ADC_INTEG_START_SHIFT                              15  /* ADC_INTEG_START */
#define CS47L63_ADC_INTEG_START_WIDTH                               1  /* ADC_INTEG_START */
#define CS47L63_ADC_IF_INTEG_SEL                           0x00007800  /* ADC_IF_INTEG_SEL - [14:11] */
#define CS47L63_ADC_IF_INTEG_SEL_MASK                      0x00007800  /* ADC_IF_INTEG_SEL - [14:11] */
#define CS47L63_ADC_IF_INTEG_SEL_SHIFT                             11  /* ADC_IF_INTEG_SEL - [14:11] */
#define CS47L63_ADC_IF_INTEG_SEL_WIDTH                              4  /* ADC_IF_INTEG_SEL - [14:11] */

/*
 * R195 (0x460C) - ADC_INTEG_STATUS
 */
#define CS47L63_ADC_IF_INTEG_MASK                          0x000007FF  /* ADC_IF_INTEG - [10:0] */
#define CS47L63_ADC_IF_INTEG_SHIFT                                  0  /* ADC_IF_INTEG - [10:0] */
#define CS47L63_ADC_IF_INTEG_WIDTH                                 11  /* ADC_IF_INTEG - [10:0] */

/*
 * R196 (0x4610) - ADC_VCO_CAL2
 */
#define CS47L63_ADC2L_VCO_CAL_EN                           0x00000008  /* ADC2L_VCO_CAL_EN */
#define CS47L63_ADC2L_VCO_CAL_EN_MASK                      0x00000008  /* ADC2L_VCO_CAL_EN */
#define CS47L63_ADC2L_VCO_CAL_EN_SHIFT                              3  /* ADC2L_VCO_CAL_EN */
#define CS47L63_ADC2L_VCO_CAL_EN_WIDTH                              1  /* ADC2L_VCO_CAL_EN */
#define CS47L63_ADC2R_VCO_CAL_EN                           0x00000004  /* ADC2R_VCO_CAL_EN */
#define CS47L63_ADC2R_VCO_CAL_EN_MASK                      0x00000004  /* ADC2R_VCO_CAL_EN */
#define CS47L63_ADC2R_VCO_CAL_EN_SHIFT                              2  /* ADC2R_VCO_CAL_EN */
#define CS47L63_ADC2R_VCO_CAL_EN_WIDTH                              1  /* ADC2R_VCO_CAL_EN */
#define CS47L63_ADC1L_VCO_CAL_EN                           0x00000002  /* ADC1L_VCO_CAL_EN */
#define CS47L63_ADC1L_VCO_CAL_EN_MASK                      0x00000002  /* ADC1L_VCO_CAL_EN */
#define CS47L63_ADC1L_VCO_CAL_EN_SHIFT                              1  /* ADC1L_VCO_CAL_EN */
#define CS47L63_ADC1L_VCO_CAL_EN_WIDTH                              1  /* ADC1L_VCO_CAL_EN */
#define CS47L63_ADC1R_VCO_CAL_EN                           0x00000001  /* ADC1R_VCO_CAL_EN */
#define CS47L63_ADC1R_VCO_CAL_EN_MASK                      0x00000001  /* ADC1R_VCO_CAL_EN */
#define CS47L63_ADC1R_VCO_CAL_EN_SHIFT                              0  /* ADC1R_VCO_CAL_EN */
#define CS47L63_ADC1R_VCO_CAL_EN_WIDTH                              1  /* ADC1R_VCO_CAL_EN */

/*
 * R197 (0x4614) - ADC_VCO_CAL3
 */
#define CS47L63_ADC2L_VCO_CAL_START                        0x00000008  /* ADC2L_VCO_CAL_START */
#define CS47L63_ADC2L_VCO_CAL_START_MASK                   0x00000008  /* ADC2L_VCO_CAL_START */
#define CS47L63_ADC2L_VCO_CAL_START_SHIFT                           3  /* ADC2L_VCO_CAL_START */
#define CS47L63_ADC2L_VCO_CAL_START_WIDTH                           1  /* ADC2L_VCO_CAL_START */
#define CS47L63_ADC2R_VCO_CAL_START                        0x00000004  /* ADC2R_VCO_CAL_START */
#define CS47L63_ADC2R_VCO_CAL_START_MASK                   0x00000004  /* ADC2R_VCO_CAL_START */
#define CS47L63_ADC2R_VCO_CAL_START_SHIFT                           2  /* ADC2R_VCO_CAL_START */
#define CS47L63_ADC2R_VCO_CAL_START_WIDTH                           1  /* ADC2R_VCO_CAL_START */
#define CS47L63_ADC1L_VCO_CAL_START                        0x00000002  /* ADC1L_VCO_CAL_START */
#define CS47L63_ADC1L_VCO_CAL_START_MASK                   0x00000002  /* ADC1L_VCO_CAL_START */
#define CS47L63_ADC1L_VCO_CAL_START_SHIFT                           1  /* ADC1L_VCO_CAL_START */
#define CS47L63_ADC1L_VCO_CAL_START_WIDTH                           1  /* ADC1L_VCO_CAL_START */
#define CS47L63_ADC1R_VCO_CAL_START                        0x00000001  /* ADC1R_VCO_CAL_START */
#define CS47L63_ADC1R_VCO_CAL_START_MASK                   0x00000001  /* ADC1R_VCO_CAL_START */
#define CS47L63_ADC1R_VCO_CAL_START_SHIFT                           0  /* ADC1R_VCO_CAL_START */
#define CS47L63_ADC1R_VCO_CAL_START_WIDTH                           1  /* ADC1R_VCO_CAL_START */

/*
 * R198 (0x4618) - ADC_VCO_CAL4
 */
#define CS47L63_ADC2L_VCO_CAL_DONE                         0x00000008  /* ADC2L_VCO_CAL_DONE */
#define CS47L63_ADC2L_VCO_CAL_DONE_MASK                    0x00000008  /* ADC2L_VCO_CAL_DONE */
#define CS47L63_ADC2L_VCO_CAL_DONE_SHIFT                            3  /* ADC2L_VCO_CAL_DONE */
#define CS47L63_ADC2L_VCO_CAL_DONE_WIDTH                            1  /* ADC2L_VCO_CAL_DONE */
#define CS47L63_ADC2R_VCO_CAL_DONE                         0x00000004  /* ADC2R_VCO_CAL_DONE */
#define CS47L63_ADC2R_VCO_CAL_DONE_MASK                    0x00000004  /* ADC2R_VCO_CAL_DONE */
#define CS47L63_ADC2R_VCO_CAL_DONE_SHIFT                            2  /* ADC2R_VCO_CAL_DONE */
#define CS47L63_ADC2R_VCO_CAL_DONE_WIDTH                            1  /* ADC2R_VCO_CAL_DONE */
#define CS47L63_ADC1L_VCO_CAL_DONE                         0x00000002  /* ADC1L_VCO_CAL_DONE */
#define CS47L63_ADC1L_VCO_CAL_DONE_MASK                    0x00000002  /* ADC1L_VCO_CAL_DONE */
#define CS47L63_ADC1L_VCO_CAL_DONE_SHIFT                            1  /* ADC1L_VCO_CAL_DONE */
#define CS47L63_ADC1L_VCO_CAL_DONE_WIDTH                            1  /* ADC1L_VCO_CAL_DONE */
#define CS47L63_ADC1R_VCO_CAL_DONE                         0x00000001  /* ADC1R_VCO_CAL_DONE */
#define CS47L63_ADC1R_VCO_CAL_DONE_MASK                    0x00000001  /* ADC1R_VCO_CAL_DONE */
#define CS47L63_ADC1R_VCO_CAL_DONE_SHIFT                            0  /* ADC1R_VCO_CAL_DONE */
#define CS47L63_ADC1R_VCO_CAL_DONE_WIDTH                            1  /* ADC1R_VCO_CAL_DONE */

/*
 * R199 (0x4620) - ADC_VCO_TRIM1
 */
#define CS47L63_ADC1L_VCO_TRIM_FRC                         0x00000040  /* ADC1L_VCO_TRIM_FRC */
#define CS47L63_ADC1L_VCO_TRIM_FRC_MASK                    0x00000040  /* ADC1L_VCO_TRIM_FRC */
#define CS47L63_ADC1L_VCO_TRIM_FRC_SHIFT                            6  /* ADC1L_VCO_TRIM_FRC */
#define CS47L63_ADC1L_VCO_TRIM_FRC_WIDTH                            1  /* ADC1L_VCO_TRIM_FRC */
#define CS47L63_ADC1L_VCO_TRIM_OVR                         0x0000003F  /* ADC1L_VCO_TRIM_OVR - [5:0] */
#define CS47L63_ADC1L_VCO_TRIM_OVR_MASK                    0x0000003F  /* ADC1L_VCO_TRIM_OVR - [5:0] */
#define CS47L63_ADC1L_VCO_TRIM_OVR_SHIFT                            0  /* ADC1L_VCO_TRIM_OVR - [5:0] */
#define CS47L63_ADC1L_VCO_TRIM_OVR_WIDTH                            6  /* ADC1L_VCO_TRIM_OVR - [5:0] */

/*
 * R200 (0x4624) - ADC_VCO_COUNT1
 */
#define CS47L63_ADC1L_COUNT_RD_MASK                        0x00007F00  /* ADC1L_COUNT_RD - [14:8] */
#define CS47L63_ADC1L_COUNT_RD_SHIFT                                8  /* ADC1L_COUNT_RD - [14:8] */
#define CS47L63_ADC1L_COUNT_RD_WIDTH                                7  /* ADC1L_COUNT_RD - [14:8] */

/*
 * R201 (0x4628) - ADC_VCO_TRIM2
 */
#define CS47L63_ADC1R_VCO_TRIM_FRC                         0x00000040  /* ADC1R_VCO_TRIM_FRC */
#define CS47L63_ADC1R_VCO_TRIM_FRC_MASK                    0x00000040  /* ADC1R_VCO_TRIM_FRC */
#define CS47L63_ADC1R_VCO_TRIM_FRC_SHIFT                            6  /* ADC1R_VCO_TRIM_FRC */
#define CS47L63_ADC1R_VCO_TRIM_FRC_WIDTH                            1  /* ADC1R_VCO_TRIM_FRC */
#define CS47L63_ADC1R_VCO_TRIM_OVR                         0x0000003F  /* ADC1R_VCO_TRIM_OVR - [5:0] */
#define CS47L63_ADC1R_VCO_TRIM_OVR_MASK                    0x0000003F  /* ADC1R_VCO_TRIM_OVR - [5:0] */
#define CS47L63_ADC1R_VCO_TRIM_OVR_SHIFT                            0  /* ADC1R_VCO_TRIM_OVR - [5:0] */
#define CS47L63_ADC1R_VCO_TRIM_OVR_WIDTH                            6  /* ADC1R_VCO_TRIM_OVR - [5:0] */

/*
 * R202 (0x462C) - ADC_VCO_COUNT2
 */
#define CS47L63_ADC1R_COUNT_RD_MASK                        0x00007F00  /* ADC1R_COUNT_RD - [14:8] */
#define CS47L63_ADC1R_COUNT_RD_SHIFT                                8  /* ADC1R_COUNT_RD - [14:8] */
#define CS47L63_ADC1R_COUNT_RD_WIDTH                                7  /* ADC1R_COUNT_RD - [14:8] */

/*
 * R203 (0x4630) - ADC_VCO_TRIM3
 */
#define CS47L63_ADC2L_VCO_TRIM_FRC                         0x00000040  /* ADC2L_VCO_TRIM_FRC */
#define CS47L63_ADC2L_VCO_TRIM_FRC_MASK                    0x00000040  /* ADC2L_VCO_TRIM_FRC */
#define CS47L63_ADC2L_VCO_TRIM_FRC_SHIFT                            6  /* ADC2L_VCO_TRIM_FRC */
#define CS47L63_ADC2L_VCO_TRIM_FRC_WIDTH                            1  /* ADC2L_VCO_TRIM_FRC */
#define CS47L63_ADC2L_VCO_TRIM_OVR                         0x0000003F  /* ADC2L_VCO_TRIM_OVR - [5:0] */
#define CS47L63_ADC2L_VCO_TRIM_OVR_MASK                    0x0000003F  /* ADC2L_VCO_TRIM_OVR - [5:0] */
#define CS47L63_ADC2L_VCO_TRIM_OVR_SHIFT                            0  /* ADC2L_VCO_TRIM_OVR - [5:0] */
#define CS47L63_ADC2L_VCO_TRIM_OVR_WIDTH                            6  /* ADC2L_VCO_TRIM_OVR - [5:0] */

/*
 * R204 (0x4634) - ADC_VCO_COUNT3
 */
#define CS47L63_ADC2L_COUNT_RD_MASK                        0x00007F00  /* ADC2L_COUNT_RD - [14:8] */
#define CS47L63_ADC2L_COUNT_RD_SHIFT                                8  /* ADC2L_COUNT_RD - [14:8] */
#define CS47L63_ADC2L_COUNT_RD_WIDTH                                7  /* ADC2L_COUNT_RD - [14:8] */

/*
 * R205 (0x4638) - ADC_VCO_TRIM4
 */
#define CS47L63_ADC2R_VCO_TRIM_FRC                         0x00000040  /* ADC2R_VCO_TRIM_FRC */
#define CS47L63_ADC2R_VCO_TRIM_FRC_MASK                    0x00000040  /* ADC2R_VCO_TRIM_FRC */
#define CS47L63_ADC2R_VCO_TRIM_FRC_SHIFT                            6  /* ADC2R_VCO_TRIM_FRC */
#define CS47L63_ADC2R_VCO_TRIM_FRC_WIDTH                            1  /* ADC2R_VCO_TRIM_FRC */
#define CS47L63_ADC2R_VCO_TRIM_OVR                         0x0000003F  /* ADC2R_VCO_TRIM_OVR - [5:0] */
#define CS47L63_ADC2R_VCO_TRIM_OVR_MASK                    0x0000003F  /* ADC2R_VCO_TRIM_OVR - [5:0] */
#define CS47L63_ADC2R_VCO_TRIM_OVR_SHIFT                            0  /* ADC2R_VCO_TRIM_OVR - [5:0] */
#define CS47L63_ADC2R_VCO_TRIM_OVR_WIDTH                            6  /* ADC2R_VCO_TRIM_OVR - [5:0] */

/*
 * R206 (0x463C) - ADC_VCO_COUNT4
 */
#define CS47L63_ADC2R_COUNT_RD_MASK                        0x00007F00  /* ADC2R_COUNT_RD - [14:8] */
#define CS47L63_ADC2R_COUNT_RD_SHIFT                                8  /* ADC2R_COUNT_RD - [14:8] */
#define CS47L63_ADC2R_COUNT_RD_WIDTH                                7  /* ADC2R_COUNT_RD - [14:8] */

/*
 * R207 (0x4660) - ADC_VCO_CAL10
 */
#define CS47L63_ADC_VCO_TRIM_MP                            0x00003F00  /* ADC_VCO_TRIM_MP - [13:8] */
#define CS47L63_ADC_VCO_TRIM_MP_MASK                       0x00003F00  /* ADC_VCO_TRIM_MP - [13:8] */
#define CS47L63_ADC_VCO_TRIM_MP_SHIFT                               8  /* ADC_VCO_TRIM_MP - [13:8] */
#define CS47L63_ADC_VCO_TRIM_MP_WIDTH                               6  /* ADC_VCO_TRIM_MP - [13:8] */
#define CS47L63_ADC_VCO_TRIM_HP                            0x0000003F  /* ADC_VCO_TRIM_HP - [5:0] */
#define CS47L63_ADC_VCO_TRIM_HP_MASK                       0x0000003F  /* ADC_VCO_TRIM_HP - [5:0] */
#define CS47L63_ADC_VCO_TRIM_HP_SHIFT                               0  /* ADC_VCO_TRIM_HP - [5:0] */
#define CS47L63_ADC_VCO_TRIM_HP_WIDTH                               6  /* ADC_VCO_TRIM_HP - [5:0] */

/*
 * R208 (0x4664) - ADC_VCO_CAL11
 */
#define CS47L63_ADC_VCO_TRIM_LP                            0x00003F00  /* ADC_VCO_TRIM_LP - [13:8] */
#define CS47L63_ADC_VCO_TRIM_LP_MASK                       0x00003F00  /* ADC_VCO_TRIM_LP - [13:8] */
#define CS47L63_ADC_VCO_TRIM_LP_SHIFT                               8  /* ADC_VCO_TRIM_LP - [13:8] */
#define CS47L63_ADC_VCO_TRIM_LP_WIDTH                               6  /* ADC_VCO_TRIM_LP - [13:8] */
#define CS47L63_ADC2L_VCO_CAL_INV                          0x00000008  /* ADC2L_VCO_CAL_INV */
#define CS47L63_ADC2L_VCO_CAL_INV_MASK                     0x00000008  /* ADC2L_VCO_CAL_INV */
#define CS47L63_ADC2L_VCO_CAL_INV_SHIFT                             3  /* ADC2L_VCO_CAL_INV */
#define CS47L63_ADC2L_VCO_CAL_INV_WIDTH                             1  /* ADC2L_VCO_CAL_INV */
#define CS47L63_ADC2R_VCO_CAL_INV                          0x00000004  /* ADC2R_VCO_CAL_INV */
#define CS47L63_ADC2R_VCO_CAL_INV_MASK                     0x00000004  /* ADC2R_VCO_CAL_INV */
#define CS47L63_ADC2R_VCO_CAL_INV_SHIFT                             2  /* ADC2R_VCO_CAL_INV */
#define CS47L63_ADC2R_VCO_CAL_INV_WIDTH                             1  /* ADC2R_VCO_CAL_INV */
#define CS47L63_ADC1L_VCO_CAL_INV                          0x00000002  /* ADC1L_VCO_CAL_INV */
#define CS47L63_ADC1L_VCO_CAL_INV_MASK                     0x00000002  /* ADC1L_VCO_CAL_INV */
#define CS47L63_ADC1L_VCO_CAL_INV_SHIFT                             1  /* ADC1L_VCO_CAL_INV */
#define CS47L63_ADC1L_VCO_CAL_INV_WIDTH                             1  /* ADC1L_VCO_CAL_INV */
#define CS47L63_ADC1R_VCO_CAL_INV                          0x00000001  /* ADC1R_VCO_CAL_INV */
#define CS47L63_ADC1R_VCO_CAL_INV_MASK                     0x00000001  /* ADC1R_VCO_CAL_INV */
#define CS47L63_ADC1R_VCO_CAL_INV_SHIFT                             0  /* ADC1R_VCO_CAL_INV */
#define CS47L63_ADC1R_VCO_CAL_INV_WIDTH                             1  /* ADC1R_VCO_CAL_INV */

/*
 * R209 (0x4668) - ADC_VCO_CAL12
 */
#define CS47L63_ADC_VCO_ITERATE_TC                         0x00001F00  /* ADC_VCO_ITERATE_TC - [12:8] */
#define CS47L63_ADC_VCO_ITERATE_TC_MASK                    0x00001F00  /* ADC_VCO_ITERATE_TC - [12:8] */
#define CS47L63_ADC_VCO_ITERATE_TC_SHIFT                            8  /* ADC_VCO_ITERATE_TC - [12:8] */
#define CS47L63_ADC_VCO_ITERATE_TC_WIDTH                            5  /* ADC_VCO_ITERATE_TC - [12:8] */
#define CS47L63_ADC_VCO_WAIT_TC                            0x0000001F  /* ADC_VCO_WAIT_TC - [4:0] */
#define CS47L63_ADC_VCO_WAIT_TC_MASK                       0x0000001F  /* ADC_VCO_WAIT_TC - [4:0] */
#define CS47L63_ADC_VCO_WAIT_TC_SHIFT                               0  /* ADC_VCO_WAIT_TC - [4:0] */
#define CS47L63_ADC_VCO_WAIT_TC_WIDTH                               5  /* ADC_VCO_WAIT_TC - [4:0] */

/*
 * R210 (0x466C) - ADC_VCO_CAL13
 */
#define CS47L63_ADC_MSK_VCO_CNT1                           0x00000010  /* ADC_MSK_VCO_CNT1 */
#define CS47L63_ADC_MSK_VCO_CNT1_MASK                      0x00000010  /* ADC_MSK_VCO_CNT1 */
#define CS47L63_ADC_MSK_VCO_CNT1_SHIFT                              4  /* ADC_MSK_VCO_CNT1 */
#define CS47L63_ADC_MSK_VCO_CNT1_WIDTH                              1  /* ADC_MSK_VCO_CNT1 */
#define CS47L63_ADC_MSK_VCO_CNT2                           0x00000008  /* ADC_MSK_VCO_CNT2 */
#define CS47L63_ADC_MSK_VCO_CNT2_MASK                      0x00000008  /* ADC_MSK_VCO_CNT2 */
#define CS47L63_ADC_MSK_VCO_CNT2_SHIFT                              3  /* ADC_MSK_VCO_CNT2 */
#define CS47L63_ADC_MSK_VCO_CNT2_WIDTH                              1  /* ADC_MSK_VCO_CNT2 */
#define CS47L63_ADC_DAC_CALIDUS_OUT_17_16                  0x00000006  /* ADC_DAC_CALIDUS_OUT_17_16 - [2:1] */
#define CS47L63_ADC_DAC_CALIDUS_OUT_17_16_MASK             0x00000006  /* ADC_DAC_CALIDUS_OUT_17_16 - [2:1] */
#define CS47L63_ADC_DAC_CALIDUS_OUT_17_16_SHIFT                     1  /* ADC_DAC_CALIDUS_OUT_17_16 - [2:1] */
#define CS47L63_ADC_DAC_CALIDUS_OUT_17_16_WIDTH                     2  /* ADC_DAC_CALIDUS_OUT_17_16 - [2:1] */
#define CS47L63_ADC_DAC_CALIDUS_OE                         0x00000001  /* ADC_DAC_CALIDUS_OE */
#define CS47L63_ADC_DAC_CALIDUS_OE_MASK                    0x00000001  /* ADC_DAC_CALIDUS_OE */
#define CS47L63_ADC_DAC_CALIDUS_OE_SHIFT                            0  /* ADC_DAC_CALIDUS_OE */
#define CS47L63_ADC_DAC_CALIDUS_OE_WIDTH                            1  /* ADC_DAC_CALIDUS_OE */

/*
 * R211 (0x4670) - ADC_VCO_CAL14
 */
#define CS47L63_ADC_DAC_CALIDUS_OUT_MASK                   0x0000FFFF  /* ADC_DAC_CALIDUS_OUT - [15:0] */
#define CS47L63_ADC_DAC_CALIDUS_OUT_SHIFT                           0  /* ADC_DAC_CALIDUS_OUT - [15:0] */
#define CS47L63_ADC_DAC_CALIDUS_OUT_WIDTH                          16  /* ADC_DAC_CALIDUS_OUT - [15:0] */

/*
 * R212 (0x4680) - ADC_TEST3
 */
#define CS47L63_ADC_VCO_SPARE                              0x00000300  /* ADC_VCO_SPARE - [9:8] */
#define CS47L63_ADC_VCO_SPARE_MASK                         0x00000300  /* ADC_VCO_SPARE - [9:8] */
#define CS47L63_ADC_VCO_SPARE_SHIFT                                 8  /* ADC_VCO_SPARE - [9:8] */
#define CS47L63_ADC_VCO_SPARE_WIDTH                                 2  /* ADC_VCO_SPARE - [9:8] */
#define CS47L63_ADC_VCO_BIAS_LP                            0x00000030  /* ADC_VCO_BIAS_LP - [5:4] */
#define CS47L63_ADC_VCO_BIAS_LP_MASK                       0x00000030  /* ADC_VCO_BIAS_LP - [5:4] */
#define CS47L63_ADC_VCO_BIAS_LP_SHIFT                               4  /* ADC_VCO_BIAS_LP - [5:4] */
#define CS47L63_ADC_VCO_BIAS_LP_WIDTH                               2  /* ADC_VCO_BIAS_LP - [5:4] */
#define CS47L63_ADC_VCO_BIAS_MP                            0x0000000C  /* ADC_VCO_BIAS_MP - [3:2] */
#define CS47L63_ADC_VCO_BIAS_MP_MASK                       0x0000000C  /* ADC_VCO_BIAS_MP - [3:2] */
#define CS47L63_ADC_VCO_BIAS_MP_SHIFT                               2  /* ADC_VCO_BIAS_MP - [3:2] */
#define CS47L63_ADC_VCO_BIAS_MP_WIDTH                               2  /* ADC_VCO_BIAS_MP - [3:2] */
#define CS47L63_ADC_VCO_BIAS_HP                            0x00000003  /* ADC_VCO_BIAS_HP - [1:0] */
#define CS47L63_ADC_VCO_BIAS_HP_MASK                       0x00000003  /* ADC_VCO_BIAS_HP - [1:0] */
#define CS47L63_ADC_VCO_BIAS_HP_SHIFT                               0  /* ADC_VCO_BIAS_HP - [1:0] */
#define CS47L63_ADC_VCO_BIAS_HP_WIDTH                               2  /* ADC_VCO_BIAS_HP - [1:0] */

/*
 * R213 (0x4684) - ADC_TEST4
 */
#define CS47L63_ADC_INT_BIAS_MP3                           0x00003800  /* ADC_INT_BIAS_MP3 - [13:11] */
#define CS47L63_ADC_INT_BIAS_MP3_MASK                      0x00003800  /* ADC_INT_BIAS_MP3 - [13:11] */
#define CS47L63_ADC_INT_BIAS_MP3_SHIFT                             11  /* ADC_INT_BIAS_MP3 - [13:11] */
#define CS47L63_ADC_INT_BIAS_MP3_WIDTH                              3  /* ADC_INT_BIAS_MP3 - [13:11] */
#define CS47L63_ADC_INT_BIAS_MP2                           0x00000700  /* ADC_INT_BIAS_MP2 - [10:8] */
#define CS47L63_ADC_INT_BIAS_MP2_MASK                      0x00000700  /* ADC_INT_BIAS_MP2 - [10:8] */
#define CS47L63_ADC_INT_BIAS_MP2_SHIFT                              8  /* ADC_INT_BIAS_MP2 - [10:8] */
#define CS47L63_ADC_INT_BIAS_MP2_WIDTH                              3  /* ADC_INT_BIAS_MP2 - [10:8] */
#define CS47L63_ADC_INT_BIAS_MP1                           0x00000038  /* ADC_INT_BIAS_MP1 - [5:3] */
#define CS47L63_ADC_INT_BIAS_MP1_MASK                      0x00000038  /* ADC_INT_BIAS_MP1 - [5:3] */
#define CS47L63_ADC_INT_BIAS_MP1_SHIFT                              3  /* ADC_INT_BIAS_MP1 - [5:3] */
#define CS47L63_ADC_INT_BIAS_MP1_WIDTH                              3  /* ADC_INT_BIAS_MP1 - [5:3] */
#define CS47L63_ADC_INT_BIAS_HP                            0x00000007  /* ADC_INT_BIAS_HP - [2:0] */
#define CS47L63_ADC_INT_BIAS_HP_MASK                       0x00000007  /* ADC_INT_BIAS_HP - [2:0] */
#define CS47L63_ADC_INT_BIAS_HP_SHIFT                               0  /* ADC_INT_BIAS_HP - [2:0] */
#define CS47L63_ADC_INT_BIAS_HP_WIDTH                               3  /* ADC_INT_BIAS_HP - [2:0] */

/*
 * R214 (0x4688) - ADC1L_ANA_CONTROL1
 */
#define CS47L63_ADC1L_INT_EN_DLY                           0x00000E00  /* ADC1L_INT_EN_DLY - [11:9] */
#define CS47L63_ADC1L_INT_EN_DLY_MASK                      0x00000E00  /* ADC1L_INT_EN_DLY - [11:9] */
#define CS47L63_ADC1L_INT_EN_DLY_SHIFT                              9  /* ADC1L_INT_EN_DLY - [11:9] */
#define CS47L63_ADC1L_INT_EN_DLY_WIDTH                              3  /* ADC1L_INT_EN_DLY - [11:9] */
#define CS47L63_ADC1L_INT_EN_DLY_BYP                       0x00000100  /* ADC1L_INT_EN_DLY_BYP */
#define CS47L63_ADC1L_INT_EN_DLY_BYP_MASK                  0x00000100  /* ADC1L_INT_EN_DLY_BYP */
#define CS47L63_ADC1L_INT_EN_DLY_BYP_SHIFT                          8  /* ADC1L_INT_EN_DLY_BYP */
#define CS47L63_ADC1L_INT_EN_DLY_BYP_WIDTH                          1  /* ADC1L_INT_EN_DLY_BYP */
#define CS47L63_ADC1L_DAC_EN_FRC                           0x00000080  /* ADC1L_DAC_EN_FRC */
#define CS47L63_ADC1L_DAC_EN_FRC_MASK                      0x00000080  /* ADC1L_DAC_EN_FRC */
#define CS47L63_ADC1L_DAC_EN_FRC_SHIFT                              7  /* ADC1L_DAC_EN_FRC */
#define CS47L63_ADC1L_DAC_EN_FRC_WIDTH                              1  /* ADC1L_DAC_EN_FRC */
#define CS47L63_ADC1L_DAC_EN_OVR                           0x00000040  /* ADC1L_DAC_EN_OVR */
#define CS47L63_ADC1L_DAC_EN_OVR_MASK                      0x00000040  /* ADC1L_DAC_EN_OVR */
#define CS47L63_ADC1L_DAC_EN_OVR_SHIFT                              6  /* ADC1L_DAC_EN_OVR */
#define CS47L63_ADC1L_DAC_EN_OVR_WIDTH                              1  /* ADC1L_DAC_EN_OVR */
#define CS47L63_ADC1L_VCOP_EN_FRC                          0x00000020  /* ADC1L_VCOP_EN_FRC */
#define CS47L63_ADC1L_VCOP_EN_FRC_MASK                     0x00000020  /* ADC1L_VCOP_EN_FRC */
#define CS47L63_ADC1L_VCOP_EN_FRC_SHIFT                             5  /* ADC1L_VCOP_EN_FRC */
#define CS47L63_ADC1L_VCOP_EN_FRC_WIDTH                             1  /* ADC1L_VCOP_EN_FRC */
#define CS47L63_ADC1L_VCOP_EN_OVR                          0x00000010  /* ADC1L_VCOP_EN_OVR */
#define CS47L63_ADC1L_VCOP_EN_OVR_MASK                     0x00000010  /* ADC1L_VCOP_EN_OVR */
#define CS47L63_ADC1L_VCOP_EN_OVR_SHIFT                             4  /* ADC1L_VCOP_EN_OVR */
#define CS47L63_ADC1L_VCOP_EN_OVR_WIDTH                             1  /* ADC1L_VCOP_EN_OVR */
#define CS47L63_ADC1L_VCON_EN_FRC                          0x00000008  /* ADC1L_VCON_EN_FRC */
#define CS47L63_ADC1L_VCON_EN_FRC_MASK                     0x00000008  /* ADC1L_VCON_EN_FRC */
#define CS47L63_ADC1L_VCON_EN_FRC_SHIFT                             3  /* ADC1L_VCON_EN_FRC */
#define CS47L63_ADC1L_VCON_EN_FRC_WIDTH                             1  /* ADC1L_VCON_EN_FRC */
#define CS47L63_ADC1L_VCON_EN_OVR                          0x00000004  /* ADC1L_VCON_EN_OVR */
#define CS47L63_ADC1L_VCON_EN_OVR_MASK                     0x00000004  /* ADC1L_VCON_EN_OVR */
#define CS47L63_ADC1L_VCON_EN_OVR_SHIFT                             2  /* ADC1L_VCON_EN_OVR */
#define CS47L63_ADC1L_VCON_EN_OVR_WIDTH                             1  /* ADC1L_VCON_EN_OVR */
#define CS47L63_ADC1L_INT_EN_FRC                           0x00000002  /* ADC1L_INT_EN_FRC */
#define CS47L63_ADC1L_INT_EN_FRC_MASK                      0x00000002  /* ADC1L_INT_EN_FRC */
#define CS47L63_ADC1L_INT_EN_FRC_SHIFT                              1  /* ADC1L_INT_EN_FRC */
#define CS47L63_ADC1L_INT_EN_FRC_WIDTH                              1  /* ADC1L_INT_EN_FRC */
#define CS47L63_ADC1L_INT_EN_OVR                           0x00000001  /* ADC1L_INT_EN_OVR */
#define CS47L63_ADC1L_INT_EN_OVR_MASK                      0x00000001  /* ADC1L_INT_EN_OVR */
#define CS47L63_ADC1L_INT_EN_OVR_SHIFT                              0  /* ADC1L_INT_EN_OVR */
#define CS47L63_ADC1L_INT_EN_OVR_WIDTH                              1  /* ADC1L_INT_EN_OVR */

/*
 * R215 (0x468C) - ADC1R_ANA_CONTROL1
 */
#define CS47L63_ADC1R_INT_EN_DLY                           0x00000E00  /* ADC1R_INT_EN_DLY - [11:9] */
#define CS47L63_ADC1R_INT_EN_DLY_MASK                      0x00000E00  /* ADC1R_INT_EN_DLY - [11:9] */
#define CS47L63_ADC1R_INT_EN_DLY_SHIFT                              9  /* ADC1R_INT_EN_DLY - [11:9] */
#define CS47L63_ADC1R_INT_EN_DLY_WIDTH                              3  /* ADC1R_INT_EN_DLY - [11:9] */
#define CS47L63_ADC1R_INT_EN_DLY_BYP                       0x00000100  /* ADC1R_INT_EN_DLY_BYP */
#define CS47L63_ADC1R_INT_EN_DLY_BYP_MASK                  0x00000100  /* ADC1R_INT_EN_DLY_BYP */
#define CS47L63_ADC1R_INT_EN_DLY_BYP_SHIFT                          8  /* ADC1R_INT_EN_DLY_BYP */
#define CS47L63_ADC1R_INT_EN_DLY_BYP_WIDTH                          1  /* ADC1R_INT_EN_DLY_BYP */
#define CS47L63_ADC1R_DAC_EN_FRC                           0x00000080  /* ADC1R_DAC_EN_FRC */
#define CS47L63_ADC1R_DAC_EN_FRC_MASK                      0x00000080  /* ADC1R_DAC_EN_FRC */
#define CS47L63_ADC1R_DAC_EN_FRC_SHIFT                              7  /* ADC1R_DAC_EN_FRC */
#define CS47L63_ADC1R_DAC_EN_FRC_WIDTH                              1  /* ADC1R_DAC_EN_FRC */
#define CS47L63_ADC1R_DAC_EN_OVR                           0x00000040  /* ADC1R_DAC_EN_OVR */
#define CS47L63_ADC1R_DAC_EN_OVR_MASK                      0x00000040  /* ADC1R_DAC_EN_OVR */
#define CS47L63_ADC1R_DAC_EN_OVR_SHIFT                              6  /* ADC1R_DAC_EN_OVR */
#define CS47L63_ADC1R_DAC_EN_OVR_WIDTH                              1  /* ADC1R_DAC_EN_OVR */
#define CS47L63_ADC1R_VCOP_EN_FRC                          0x00000020  /* ADC1R_VCOP_EN_FRC */
#define CS47L63_ADC1R_VCOP_EN_FRC_MASK                     0x00000020  /* ADC1R_VCOP_EN_FRC */
#define CS47L63_ADC1R_VCOP_EN_FRC_SHIFT                             5  /* ADC1R_VCOP_EN_FRC */
#define CS47L63_ADC1R_VCOP_EN_FRC_WIDTH                             1  /* ADC1R_VCOP_EN_FRC */
#define CS47L63_ADC1R_VCOP_EN_OVR                          0x00000010  /* ADC1R_VCOP_EN_OVR */
#define CS47L63_ADC1R_VCOP_EN_OVR_MASK                     0x00000010  /* ADC1R_VCOP_EN_OVR */
#define CS47L63_ADC1R_VCOP_EN_OVR_SHIFT                             4  /* ADC1R_VCOP_EN_OVR */
#define CS47L63_ADC1R_VCOP_EN_OVR_WIDTH                             1  /* ADC1R_VCOP_EN_OVR */
#define CS47L63_ADC1R_VCON_EN_FRC                          0x00000008  /* ADC1R_VCON_EN_FRC */
#define CS47L63_ADC1R_VCON_EN_FRC_MASK                     0x00000008  /* ADC1R_VCON_EN_FRC */
#define CS47L63_ADC1R_VCON_EN_FRC_SHIFT                             3  /* ADC1R_VCON_EN_FRC */
#define CS47L63_ADC1R_VCON_EN_FRC_WIDTH                             1  /* ADC1R_VCON_EN_FRC */
#define CS47L63_ADC1R_VCON_EN_OVR                          0x00000004  /* ADC1R_VCON_EN_OVR */
#define CS47L63_ADC1R_VCON_EN_OVR_MASK                     0x00000004  /* ADC1R_VCON_EN_OVR */
#define CS47L63_ADC1R_VCON_EN_OVR_SHIFT                             2  /* ADC1R_VCON_EN_OVR */
#define CS47L63_ADC1R_VCON_EN_OVR_WIDTH                             1  /* ADC1R_VCON_EN_OVR */
#define CS47L63_ADC1R_INT_EN_FRC                           0x00000002  /* ADC1R_INT_EN_FRC */
#define CS47L63_ADC1R_INT_EN_FRC_MASK                      0x00000002  /* ADC1R_INT_EN_FRC */
#define CS47L63_ADC1R_INT_EN_FRC_SHIFT                              1  /* ADC1R_INT_EN_FRC */
#define CS47L63_ADC1R_INT_EN_FRC_WIDTH                              1  /* ADC1R_INT_EN_FRC */
#define CS47L63_ADC1R_INT_EN_OVR                           0x00000001  /* ADC1R_INT_EN_OVR */
#define CS47L63_ADC1R_INT_EN_OVR_MASK                      0x00000001  /* ADC1R_INT_EN_OVR */
#define CS47L63_ADC1R_INT_EN_OVR_SHIFT                              0  /* ADC1R_INT_EN_OVR */
#define CS47L63_ADC1R_INT_EN_OVR_WIDTH                              1  /* ADC1R_INT_EN_OVR */

/*
 * R216 (0x4690) - ADC2L_ANA_CONTROL1
 */
#define CS47L63_ADC2L_INT_EN_DLY                           0x00000E00  /* ADC2L_INT_EN_DLY - [11:9] */
#define CS47L63_ADC2L_INT_EN_DLY_MASK                      0x00000E00  /* ADC2L_INT_EN_DLY - [11:9] */
#define CS47L63_ADC2L_INT_EN_DLY_SHIFT                              9  /* ADC2L_INT_EN_DLY - [11:9] */
#define CS47L63_ADC2L_INT_EN_DLY_WIDTH                              3  /* ADC2L_INT_EN_DLY - [11:9] */
#define CS47L63_ADC2L_INT_EN_DLY_BYP                       0x00000100  /* ADC2L_INT_EN_DLY_BYP */
#define CS47L63_ADC2L_INT_EN_DLY_BYP_MASK                  0x00000100  /* ADC2L_INT_EN_DLY_BYP */
#define CS47L63_ADC2L_INT_EN_DLY_BYP_SHIFT                          8  /* ADC2L_INT_EN_DLY_BYP */
#define CS47L63_ADC2L_INT_EN_DLY_BYP_WIDTH                          1  /* ADC2L_INT_EN_DLY_BYP */
#define CS47L63_ADC2L_DAC_EN_FRC                           0x00000080  /* ADC2L_DAC_EN_FRC */
#define CS47L63_ADC2L_DAC_EN_FRC_MASK                      0x00000080  /* ADC2L_DAC_EN_FRC */
#define CS47L63_ADC2L_DAC_EN_FRC_SHIFT                              7  /* ADC2L_DAC_EN_FRC */
#define CS47L63_ADC2L_DAC_EN_FRC_WIDTH                              1  /* ADC2L_DAC_EN_FRC */
#define CS47L63_ADC2L_DAC_EN_OVR                           0x00000040  /* ADC2L_DAC_EN_OVR */
#define CS47L63_ADC2L_DAC_EN_OVR_MASK                      0x00000040  /* ADC2L_DAC_EN_OVR */
#define CS47L63_ADC2L_DAC_EN_OVR_SHIFT                              6  /* ADC2L_DAC_EN_OVR */
#define CS47L63_ADC2L_DAC_EN_OVR_WIDTH                              1  /* ADC2L_DAC_EN_OVR */
#define CS47L63_ADC2L_VCOP_EN_FRC                          0x00000020  /* ADC2L_VCOP_EN_FRC */
#define CS47L63_ADC2L_VCOP_EN_FRC_MASK                     0x00000020  /* ADC2L_VCOP_EN_FRC */
#define CS47L63_ADC2L_VCOP_EN_FRC_SHIFT                             5  /* ADC2L_VCOP_EN_FRC */
#define CS47L63_ADC2L_VCOP_EN_FRC_WIDTH                             1  /* ADC2L_VCOP_EN_FRC */
#define CS47L63_ADC2L_VCOP_EN_OVR                          0x00000010  /* ADC2L_VCOP_EN_OVR */
#define CS47L63_ADC2L_VCOP_EN_OVR_MASK                     0x00000010  /* ADC2L_VCOP_EN_OVR */
#define CS47L63_ADC2L_VCOP_EN_OVR_SHIFT                             4  /* ADC2L_VCOP_EN_OVR */
#define CS47L63_ADC2L_VCOP_EN_OVR_WIDTH                             1  /* ADC2L_VCOP_EN_OVR */
#define CS47L63_ADC2L_VCON_EN_FRC                          0x00000008  /* ADC2L_VCON_EN_FRC */
#define CS47L63_ADC2L_VCON_EN_FRC_MASK                     0x00000008  /* ADC2L_VCON_EN_FRC */
#define CS47L63_ADC2L_VCON_EN_FRC_SHIFT                             3  /* ADC2L_VCON_EN_FRC */
#define CS47L63_ADC2L_VCON_EN_FRC_WIDTH                             1  /* ADC2L_VCON_EN_FRC */
#define CS47L63_ADC2L_VCON_EN_OVR                          0x00000004  /* ADC2L_VCON_EN_OVR */
#define CS47L63_ADC2L_VCON_EN_OVR_MASK                     0x00000004  /* ADC2L_VCON_EN_OVR */
#define CS47L63_ADC2L_VCON_EN_OVR_SHIFT                             2  /* ADC2L_VCON_EN_OVR */
#define CS47L63_ADC2L_VCON_EN_OVR_WIDTH                             1  /* ADC2L_VCON_EN_OVR */
#define CS47L63_ADC2L_INT_EN_FRC                           0x00000002  /* ADC2L_INT_EN_FRC */
#define CS47L63_ADC2L_INT_EN_FRC_MASK                      0x00000002  /* ADC2L_INT_EN_FRC */
#define CS47L63_ADC2L_INT_EN_FRC_SHIFT                              1  /* ADC2L_INT_EN_FRC */
#define CS47L63_ADC2L_INT_EN_FRC_WIDTH                              1  /* ADC2L_INT_EN_FRC */
#define CS47L63_ADC2L_INT_EN_OVR                           0x00000001  /* ADC2L_INT_EN_OVR */
#define CS47L63_ADC2L_INT_EN_OVR_MASK                      0x00000001  /* ADC2L_INT_EN_OVR */
#define CS47L63_ADC2L_INT_EN_OVR_SHIFT                              0  /* ADC2L_INT_EN_OVR */
#define CS47L63_ADC2L_INT_EN_OVR_WIDTH                              1  /* ADC2L_INT_EN_OVR */

/*
 * R217 (0x4694) - ADC2R_ANA_CONTROL1
 */
#define CS47L63_ADC2R_INT_EN_DLY                           0x00000E00  /* ADC2R_INT_EN_DLY - [11:9] */
#define CS47L63_ADC2R_INT_EN_DLY_MASK                      0x00000E00  /* ADC2R_INT_EN_DLY - [11:9] */
#define CS47L63_ADC2R_INT_EN_DLY_SHIFT                              9  /* ADC2R_INT_EN_DLY - [11:9] */
#define CS47L63_ADC2R_INT_EN_DLY_WIDTH                              3  /* ADC2R_INT_EN_DLY - [11:9] */
#define CS47L63_ADC2R_INT_EN_DLY_BYP                       0x00000100  /* ADC2R_INT_EN_DLY_BYP */
#define CS47L63_ADC2R_INT_EN_DLY_BYP_MASK                  0x00000100  /* ADC2R_INT_EN_DLY_BYP */
#define CS47L63_ADC2R_INT_EN_DLY_BYP_SHIFT                          8  /* ADC2R_INT_EN_DLY_BYP */
#define CS47L63_ADC2R_INT_EN_DLY_BYP_WIDTH                          1  /* ADC2R_INT_EN_DLY_BYP */
#define CS47L63_ADC2R_DAC_EN_FRC                           0x00000080  /* ADC2R_DAC_EN_FRC */
#define CS47L63_ADC2R_DAC_EN_FRC_MASK                      0x00000080  /* ADC2R_DAC_EN_FRC */
#define CS47L63_ADC2R_DAC_EN_FRC_SHIFT                              7  /* ADC2R_DAC_EN_FRC */
#define CS47L63_ADC2R_DAC_EN_FRC_WIDTH                              1  /* ADC2R_DAC_EN_FRC */
#define CS47L63_ADC2R_DAC_EN_OVR                           0x00000040  /* ADC2R_DAC_EN_OVR */
#define CS47L63_ADC2R_DAC_EN_OVR_MASK                      0x00000040  /* ADC2R_DAC_EN_OVR */
#define CS47L63_ADC2R_DAC_EN_OVR_SHIFT                              6  /* ADC2R_DAC_EN_OVR */
#define CS47L63_ADC2R_DAC_EN_OVR_WIDTH                              1  /* ADC2R_DAC_EN_OVR */
#define CS47L63_ADC2R_VCOP_EN_FRC                          0x00000020  /* ADC2R_VCOP_EN_FRC */
#define CS47L63_ADC2R_VCOP_EN_FRC_MASK                     0x00000020  /* ADC2R_VCOP_EN_FRC */
#define CS47L63_ADC2R_VCOP_EN_FRC_SHIFT                             5  /* ADC2R_VCOP_EN_FRC */
#define CS47L63_ADC2R_VCOP_EN_FRC_WIDTH                             1  /* ADC2R_VCOP_EN_FRC */
#define CS47L63_ADC2R_VCOP_EN_OVR                          0x00000010  /* ADC2R_VCOP_EN_OVR */
#define CS47L63_ADC2R_VCOP_EN_OVR_MASK                     0x00000010  /* ADC2R_VCOP_EN_OVR */
#define CS47L63_ADC2R_VCOP_EN_OVR_SHIFT                             4  /* ADC2R_VCOP_EN_OVR */
#define CS47L63_ADC2R_VCOP_EN_OVR_WIDTH                             1  /* ADC2R_VCOP_EN_OVR */
#define CS47L63_ADC2R_VCON_EN_FRC                          0x00000008  /* ADC2R_VCON_EN_FRC */
#define CS47L63_ADC2R_VCON_EN_FRC_MASK                     0x00000008  /* ADC2R_VCON_EN_FRC */
#define CS47L63_ADC2R_VCON_EN_FRC_SHIFT                             3  /* ADC2R_VCON_EN_FRC */
#define CS47L63_ADC2R_VCON_EN_FRC_WIDTH                             1  /* ADC2R_VCON_EN_FRC */
#define CS47L63_ADC2R_VCON_EN_OVR                          0x00000004  /* ADC2R_VCON_EN_OVR */
#define CS47L63_ADC2R_VCON_EN_OVR_MASK                     0x00000004  /* ADC2R_VCON_EN_OVR */
#define CS47L63_ADC2R_VCON_EN_OVR_SHIFT                             2  /* ADC2R_VCON_EN_OVR */
#define CS47L63_ADC2R_VCON_EN_OVR_WIDTH                             1  /* ADC2R_VCON_EN_OVR */
#define CS47L63_ADC2R_INT_EN_FRC                           0x00000002  /* ADC2R_INT_EN_FRC */
#define CS47L63_ADC2R_INT_EN_FRC_MASK                      0x00000002  /* ADC2R_INT_EN_FRC */
#define CS47L63_ADC2R_INT_EN_FRC_SHIFT                              1  /* ADC2R_INT_EN_FRC */
#define CS47L63_ADC2R_INT_EN_FRC_WIDTH                              1  /* ADC2R_INT_EN_FRC */
#define CS47L63_ADC2R_INT_EN_OVR                           0x00000001  /* ADC2R_INT_EN_OVR */
#define CS47L63_ADC2R_INT_EN_OVR_MASK                      0x00000001  /* ADC2R_INT_EN_OVR */
#define CS47L63_ADC2R_INT_EN_OVR_SHIFT                              0  /* ADC2R_INT_EN_OVR */
#define CS47L63_ADC2R_INT_EN_OVR_WIDTH                              1  /* ADC2R_INT_EN_OVR */

/*
 * R218 (0x46A0) - ADC1L_LP_CONTROL1
 */
#define CS47L63_ADC1_ATB_INTEGL                            0x00002000  /* ADC1_ATB_INTEGL */
#define CS47L63_ADC1_ATB_INTEGL_MASK                       0x00002000  /* ADC1_ATB_INTEGL */
#define CS47L63_ADC1_ATB_INTEGL_SHIFT                              13  /* ADC1_ATB_INTEGL */
#define CS47L63_ADC1_ATB_INTEGL_WIDTH                               1  /* ADC1_ATB_INTEGL */
#define CS47L63_ADC1_ATB_INL                               0x00001000  /* ADC1_ATB_INL */
#define CS47L63_ADC1_ATB_INL_MASK                          0x00001000  /* ADC1_ATB_INL */
#define CS47L63_ADC1_ATB_INL_SHIFT                                 12  /* ADC1_ATB_INL */
#define CS47L63_ADC1_ATB_INL_WIDTH                                  1  /* ADC1_ATB_INL */
#define CS47L63_IN1L_DAC_LOWIDD_EN                         0x00000200  /* IN1L_DAC_LOWIDD_EN */
#define CS47L63_IN1L_DAC_LOWIDD_EN_MASK                    0x00000200  /* IN1L_DAC_LOWIDD_EN */
#define CS47L63_IN1L_DAC_LOWIDD_EN_SHIFT                            9  /* IN1L_DAC_LOWIDD_EN */
#define CS47L63_IN1L_DAC_LOWIDD_EN_WIDTH                            1  /* IN1L_DAC_LOWIDD_EN */
#define CS47L63_IN1L_DAC_LOWCAP_EN                         0x00000100  /* IN1L_DAC_LOWCAP_EN */
#define CS47L63_IN1L_DAC_LOWCAP_EN_MASK                    0x00000100  /* IN1L_DAC_LOWCAP_EN */
#define CS47L63_IN1L_DAC_LOWCAP_EN_SHIFT                            8  /* IN1L_DAC_LOWCAP_EN */
#define CS47L63_IN1L_DAC_LOWCAP_EN_WIDTH                            1  /* IN1L_DAC_LOWCAP_EN */
#define CS47L63_IN1L_NIALL_MODE                            0x00000003  /* IN1L_NIALL_MODE - [1:0] */
#define CS47L63_IN1L_NIALL_MODE_MASK                       0x00000003  /* IN1L_NIALL_MODE - [1:0] */
#define CS47L63_IN1L_NIALL_MODE_SHIFT                               0  /* IN1L_NIALL_MODE - [1:0] */
#define CS47L63_IN1L_NIALL_MODE_WIDTH                               2  /* IN1L_NIALL_MODE - [1:0] */

/*
 * R219 (0x46A4) - ADC1R_LP_CONTROL1
 */
#define CS47L63_ADC1_ATB_INTEGR                            0x00002000  /* ADC1_ATB_INTEGR */
#define CS47L63_ADC1_ATB_INTEGR_MASK                       0x00002000  /* ADC1_ATB_INTEGR */
#define CS47L63_ADC1_ATB_INTEGR_SHIFT                              13  /* ADC1_ATB_INTEGR */
#define CS47L63_ADC1_ATB_INTEGR_WIDTH                               1  /* ADC1_ATB_INTEGR */
#define CS47L63_ADC1_ATB_INR                               0x00001000  /* ADC1_ATB_INR */
#define CS47L63_ADC1_ATB_INR_MASK                          0x00001000  /* ADC1_ATB_INR */
#define CS47L63_ADC1_ATB_INR_SHIFT                                 12  /* ADC1_ATB_INR */
#define CS47L63_ADC1_ATB_INR_WIDTH                                  1  /* ADC1_ATB_INR */
#define CS47L63_ADC1R_SPARE_0                              0x00000200  /* ADC1R_SPARE_0 */
#define CS47L63_ADC1R_SPARE_0_MASK                         0x00000200  /* ADC1R_SPARE_0 */
#define CS47L63_ADC1R_SPARE_0_SHIFT                                 9  /* ADC1R_SPARE_0 */
#define CS47L63_ADC1R_SPARE_0_WIDTH                                 1  /* ADC1R_SPARE_0 */
#define CS47L63_ADC1R_SPARE_1                              0x00000100  /* ADC1R_SPARE_1 */
#define CS47L63_ADC1R_SPARE_1_MASK                         0x00000100  /* ADC1R_SPARE_1 */
#define CS47L63_ADC1R_SPARE_1_SHIFT                                 8  /* ADC1R_SPARE_1 */
#define CS47L63_ADC1R_SPARE_1_WIDTH                                 1  /* ADC1R_SPARE_1 */
#define CS47L63_IN1R_NIALL_MODE                            0x00000003  /* IN1R_NIALL_MODE - [1:0] */
#define CS47L63_IN1R_NIALL_MODE_MASK                       0x00000003  /* IN1R_NIALL_MODE - [1:0] */
#define CS47L63_IN1R_NIALL_MODE_SHIFT                               0  /* IN1R_NIALL_MODE - [1:0] */
#define CS47L63_IN1R_NIALL_MODE_WIDTH                               2  /* IN1R_NIALL_MODE - [1:0] */

/*
 * R220 (0x46A8) - ADC2L_LP_CONTROL1
 */
#define CS47L63_ADC2_ATB_INTEGL                            0x00002000  /* ADC2_ATB_INTEGL */
#define CS47L63_ADC2_ATB_INTEGL_MASK                       0x00002000  /* ADC2_ATB_INTEGL */
#define CS47L63_ADC2_ATB_INTEGL_SHIFT                              13  /* ADC2_ATB_INTEGL */
#define CS47L63_ADC2_ATB_INTEGL_WIDTH                               1  /* ADC2_ATB_INTEGL */
#define CS47L63_ADC2_ATB_INL                               0x00001000  /* ADC2_ATB_INL */
#define CS47L63_ADC2_ATB_INL_MASK                          0x00001000  /* ADC2_ATB_INL */
#define CS47L63_ADC2_ATB_INL_SHIFT                                 12  /* ADC2_ATB_INL */
#define CS47L63_ADC2_ATB_INL_WIDTH                                  1  /* ADC2_ATB_INL */
#define CS47L63_ADC2L_SPARE_0                              0x00000200  /* ADC2L_SPARE_0 */
#define CS47L63_ADC2L_SPARE_0_MASK                         0x00000200  /* ADC2L_SPARE_0 */
#define CS47L63_ADC2L_SPARE_0_SHIFT                                 9  /* ADC2L_SPARE_0 */
#define CS47L63_ADC2L_SPARE_0_WIDTH                                 1  /* ADC2L_SPARE_0 */
#define CS47L63_ADC2L_SPARE_1                              0x00000100  /* ADC2L_SPARE_1 */
#define CS47L63_ADC2L_SPARE_1_MASK                         0x00000100  /* ADC2L_SPARE_1 */
#define CS47L63_ADC2L_SPARE_1_SHIFT                                 8  /* ADC2L_SPARE_1 */
#define CS47L63_ADC2L_SPARE_1_WIDTH                                 1  /* ADC2L_SPARE_1 */
#define CS47L63_ADC2L_LP_SPARE                             0x00000003  /* ADC2L_LP_SPARE - [1:0] */
#define CS47L63_ADC2L_LP_SPARE_MASK                        0x00000003  /* ADC2L_LP_SPARE - [1:0] */
#define CS47L63_ADC2L_LP_SPARE_SHIFT                                0  /* ADC2L_LP_SPARE - [1:0] */
#define CS47L63_ADC2L_LP_SPARE_WIDTH                                2  /* ADC2L_LP_SPARE - [1:0] */

/*
 * R221 (0x46AC) - ADC2R_LP_CONTROL1
 */
#define CS47L63_ADC2_ATB_INTEGR                            0x00002000  /* ADC2_ATB_INTEGR */
#define CS47L63_ADC2_ATB_INTEGR_MASK                       0x00002000  /* ADC2_ATB_INTEGR */
#define CS47L63_ADC2_ATB_INTEGR_SHIFT                              13  /* ADC2_ATB_INTEGR */
#define CS47L63_ADC2_ATB_INTEGR_WIDTH                               1  /* ADC2_ATB_INTEGR */
#define CS47L63_ADC2_ATB_INR                               0x00001000  /* ADC2_ATB_INR */
#define CS47L63_ADC2_ATB_INR_MASK                          0x00001000  /* ADC2_ATB_INR */
#define CS47L63_ADC2_ATB_INR_SHIFT                                 12  /* ADC2_ATB_INR */
#define CS47L63_ADC2_ATB_INR_WIDTH                                  1  /* ADC2_ATB_INR */
#define CS47L63_ADC2R_SPARE_0                              0x00000200  /* ADC2R_SPARE_0 */
#define CS47L63_ADC2R_SPARE_0_MASK                         0x00000200  /* ADC2R_SPARE_0 */
#define CS47L63_ADC2R_SPARE_0_SHIFT                                 9  /* ADC2R_SPARE_0 */
#define CS47L63_ADC2R_SPARE_0_WIDTH                                 1  /* ADC2R_SPARE_0 */
#define CS47L63_ADC2R_SPARE_1                              0x00000100  /* ADC2R_SPARE_1 */
#define CS47L63_ADC2R_SPARE_1_MASK                         0x00000100  /* ADC2R_SPARE_1 */
#define CS47L63_ADC2R_SPARE_1_SHIFT                                 8  /* ADC2R_SPARE_1 */
#define CS47L63_ADC2R_SPARE_1_WIDTH                                 1  /* ADC2R_SPARE_1 */
#define CS47L63_ADC2R_LP_SPARE                             0x00000003  /* ADC2R_LP_SPARE - [1:0] */
#define CS47L63_ADC2R_LP_SPARE_MASK                        0x00000003  /* ADC2R_LP_SPARE - [1:0] */
#define CS47L63_ADC2R_LP_SPARE_SHIFT                                0  /* ADC2R_LP_SPARE - [1:0] */
#define CS47L63_ADC2R_LP_SPARE_WIDTH                                2  /* ADC2R_LP_SPARE - [1:0] */

/*
 * R222 (0x46C0) - ADC_TEST5
 */
#define CS47L63_ADC_VCO_IGAIN_LP                           0x00001000  /* ADC_VCO_IGAIN_LP */
#define CS47L63_ADC_VCO_IGAIN_LP_MASK                      0x00001000  /* ADC_VCO_IGAIN_LP */
#define CS47L63_ADC_VCO_IGAIN_LP_SHIFT                             12  /* ADC_VCO_IGAIN_LP */
#define CS47L63_ADC_VCO_IGAIN_LP_WIDTH                              1  /* ADC_VCO_IGAIN_LP */
#define CS47L63_ADC_VCO_IGAIN_MP                           0x00000800  /* ADC_VCO_IGAIN_MP */
#define CS47L63_ADC_VCO_IGAIN_MP_MASK                      0x00000800  /* ADC_VCO_IGAIN_MP */
#define CS47L63_ADC_VCO_IGAIN_MP_SHIFT                             11  /* ADC_VCO_IGAIN_MP */
#define CS47L63_ADC_VCO_IGAIN_MP_WIDTH                              1  /* ADC_VCO_IGAIN_MP */
#define CS47L63_ADC_VCO_IGAIN_HP                           0x00000400  /* ADC_VCO_IGAIN_HP */
#define CS47L63_ADC_VCO_IGAIN_HP_MASK                      0x00000400  /* ADC_VCO_IGAIN_HP */
#define CS47L63_ADC_VCO_IGAIN_HP_SHIFT                             10  /* ADC_VCO_IGAIN_HP */
#define CS47L63_ADC_VCO_IGAIN_HP_WIDTH                              1  /* ADC_VCO_IGAIN_HP */
#define CS47L63_ADC_KVCO_LP                                0x00000300  /* ADC_KVCO_LP - [9:8] */
#define CS47L63_ADC_KVCO_LP_MASK                           0x00000300  /* ADC_KVCO_LP - [9:8] */
#define CS47L63_ADC_KVCO_LP_SHIFT                                   8  /* ADC_KVCO_LP - [9:8] */
#define CS47L63_ADC_KVCO_LP_WIDTH                                   2  /* ADC_KVCO_LP - [9:8] */
#define CS47L63_ADC_KVCO_MP3                               0x000000C0  /* ADC_KVCO_MP3 - [7:6] */
#define CS47L63_ADC_KVCO_MP3_MASK                          0x000000C0  /* ADC_KVCO_MP3 - [7:6] */
#define CS47L63_ADC_KVCO_MP3_SHIFT                                  6  /* ADC_KVCO_MP3 - [7:6] */
#define CS47L63_ADC_KVCO_MP3_WIDTH                                  2  /* ADC_KVCO_MP3 - [7:6] */
#define CS47L63_ADC_KVCO_MP2                               0x00000030  /* ADC_KVCO_MP2 - [5:4] */
#define CS47L63_ADC_KVCO_MP2_MASK                          0x00000030  /* ADC_KVCO_MP2 - [5:4] */
#define CS47L63_ADC_KVCO_MP2_SHIFT                                  4  /* ADC_KVCO_MP2 - [5:4] */
#define CS47L63_ADC_KVCO_MP2_WIDTH                                  2  /* ADC_KVCO_MP2 - [5:4] */
#define CS47L63_ADC_KVCO_MP1                               0x0000000C  /* ADC_KVCO_MP1 - [3:2] */
#define CS47L63_ADC_KVCO_MP1_MASK                          0x0000000C  /* ADC_KVCO_MP1 - [3:2] */
#define CS47L63_ADC_KVCO_MP1_SHIFT                                  2  /* ADC_KVCO_MP1 - [3:2] */
#define CS47L63_ADC_KVCO_MP1_WIDTH                                  2  /* ADC_KVCO_MP1 - [3:2] */
#define CS47L63_ADC_KVCO_HP                                0x00000003  /* ADC_KVCO_HP - [1:0] */
#define CS47L63_ADC_KVCO_HP_MASK                           0x00000003  /* ADC_KVCO_HP - [1:0] */
#define CS47L63_ADC_KVCO_HP_SHIFT                                   0  /* ADC_KVCO_HP - [1:0] */
#define CS47L63_ADC_KVCO_HP_WIDTH                                   2  /* ADC_KVCO_HP - [1:0] */

/*
 * R223 (0x46C4) - ADC_TEST6
 */
#define CS47L63_ADC_DAC_BIAS_MP                            0x00000200  /* ADC_DAC_BIAS_MP */
#define CS47L63_ADC_DAC_BIAS_MP_MASK                       0x00000200  /* ADC_DAC_BIAS_MP */
#define CS47L63_ADC_DAC_BIAS_MP_SHIFT                               9  /* ADC_DAC_BIAS_MP */
#define CS47L63_ADC_DAC_BIAS_MP_WIDTH                               1  /* ADC_DAC_BIAS_MP */
#define CS47L63_ADC_DAC_BIAS_HP                            0x00000100  /* ADC_DAC_BIAS_HP */
#define CS47L63_ADC_DAC_BIAS_HP_MASK                       0x00000100  /* ADC_DAC_BIAS_HP */
#define CS47L63_ADC_DAC_BIAS_HP_SHIFT                               8  /* ADC_DAC_BIAS_HP */
#define CS47L63_ADC_DAC_BIAS_HP_WIDTH                               1  /* ADC_DAC_BIAS_HP */
#define CS47L63_ADC_DAC_GAIN_MP3                           0x000000C0  /* ADC_DAC_GAIN_MP3 - [7:6] */
#define CS47L63_ADC_DAC_GAIN_MP3_MASK                      0x000000C0  /* ADC_DAC_GAIN_MP3 - [7:6] */
#define CS47L63_ADC_DAC_GAIN_MP3_SHIFT                              6  /* ADC_DAC_GAIN_MP3 - [7:6] */
#define CS47L63_ADC_DAC_GAIN_MP3_WIDTH                              2  /* ADC_DAC_GAIN_MP3 - [7:6] */
#define CS47L63_ADC_DAC_GAIN_MP2                           0x00000030  /* ADC_DAC_GAIN_MP2 - [5:4] */
#define CS47L63_ADC_DAC_GAIN_MP2_MASK                      0x00000030  /* ADC_DAC_GAIN_MP2 - [5:4] */
#define CS47L63_ADC_DAC_GAIN_MP2_SHIFT                              4  /* ADC_DAC_GAIN_MP2 - [5:4] */
#define CS47L63_ADC_DAC_GAIN_MP2_WIDTH                              2  /* ADC_DAC_GAIN_MP2 - [5:4] */
#define CS47L63_ADC_DAC_GAIN_MP1                           0x0000000C  /* ADC_DAC_GAIN_MP1 - [3:2] */
#define CS47L63_ADC_DAC_GAIN_MP1_MASK                      0x0000000C  /* ADC_DAC_GAIN_MP1 - [3:2] */
#define CS47L63_ADC_DAC_GAIN_MP1_SHIFT                              2  /* ADC_DAC_GAIN_MP1 - [3:2] */
#define CS47L63_ADC_DAC_GAIN_MP1_WIDTH                              2  /* ADC_DAC_GAIN_MP1 - [3:2] */
#define CS47L63_ADC_DAC_GAIN_HP                            0x00000003  /* ADC_DAC_GAIN_HP - [1:0] */
#define CS47L63_ADC_DAC_GAIN_HP_MASK                       0x00000003  /* ADC_DAC_GAIN_HP - [1:0] */
#define CS47L63_ADC_DAC_GAIN_HP_SHIFT                               0  /* ADC_DAC_GAIN_HP - [1:0] */
#define CS47L63_ADC_DAC_GAIN_HP_WIDTH                               2  /* ADC_DAC_GAIN_HP - [1:0] */

/*
 * R224 (0x46C8) - ADC_ANA_CONTROL1
 */
#define CS47L63_PGA2L_SPARE                                0x00C00000  /* PGA2L_SPARE - [23:22] */
#define CS47L63_PGA2L_SPARE_MASK                           0x00C00000  /* PGA2L_SPARE - [23:22] */
#define CS47L63_PGA2L_SPARE_SHIFT                                  22  /* PGA2L_SPARE - [23:22] */
#define CS47L63_PGA2L_SPARE_WIDTH                                   2  /* PGA2L_SPARE - [23:22] */
#define CS47L63_PGA2R_SPARE                                0x00300000  /* PGA2R_SPARE - [21:20] */
#define CS47L63_PGA2R_SPARE_MASK                           0x00300000  /* PGA2R_SPARE - [21:20] */
#define CS47L63_PGA2R_SPARE_SHIFT                                  20  /* PGA2R_SPARE - [21:20] */
#define CS47L63_PGA2R_SPARE_WIDTH                                   2  /* PGA2R_SPARE - [21:20] */
#define CS47L63_PGA1L_SPARE                                0x000C0000  /* PGA1L_SPARE - [19:18] */
#define CS47L63_PGA1L_SPARE_MASK                           0x000C0000  /* PGA1L_SPARE - [19:18] */
#define CS47L63_PGA1L_SPARE_SHIFT                                  18  /* PGA1L_SPARE - [19:18] */
#define CS47L63_PGA1L_SPARE_WIDTH                                   2  /* PGA1L_SPARE - [19:18] */
#define CS47L63_PGA1R_SPARE                                0x00030000  /* PGA1R_SPARE - [17:16] */
#define CS47L63_PGA1R_SPARE_MASK                           0x00030000  /* PGA1R_SPARE - [17:16] */
#define CS47L63_PGA1R_SPARE_SHIFT                                  16  /* PGA1R_SPARE - [17:16] */
#define CS47L63_PGA1R_SPARE_WIDTH                                   2  /* PGA1R_SPARE - [17:16] */
#define CS47L63_PGA_SPARE                                  0x00000200  /* PGA_SPARE */
#define CS47L63_PGA_SPARE_MASK                             0x00000200  /* PGA_SPARE */
#define CS47L63_PGA_SPARE_SHIFT                                     9  /* PGA_SPARE */
#define CS47L63_PGA_SPARE_WIDTH                                     1  /* PGA_SPARE */
#define CS47L63_PGA_VD_EN                                  0x00000100  /* PGA_VD_EN */
#define CS47L63_PGA_VD_EN_MASK                             0x00000100  /* PGA_VD_EN */
#define CS47L63_PGA_VD_EN_SHIFT                                     8  /* PGA_VD_EN */
#define CS47L63_PGA_VD_EN_WIDTH                                     1  /* PGA_VD_EN */
#define CS47L63_PGA2L_TEST_EN                              0x00000008  /* PGA2L_TEST_EN */
#define CS47L63_PGA2L_TEST_EN_MASK                         0x00000008  /* PGA2L_TEST_EN */
#define CS47L63_PGA2L_TEST_EN_SHIFT                                 3  /* PGA2L_TEST_EN */
#define CS47L63_PGA2L_TEST_EN_WIDTH                                 1  /* PGA2L_TEST_EN */
#define CS47L63_PGA2R_TEST_EN                              0x00000004  /* PGA2R_TEST_EN */
#define CS47L63_PGA2R_TEST_EN_MASK                         0x00000004  /* PGA2R_TEST_EN */
#define CS47L63_PGA2R_TEST_EN_SHIFT                                 2  /* PGA2R_TEST_EN */
#define CS47L63_PGA2R_TEST_EN_WIDTH                                 1  /* PGA2R_TEST_EN */
#define CS47L63_PGA1L_TEST_EN                              0x00000002  /* PGA1L_TEST_EN */
#define CS47L63_PGA1L_TEST_EN_MASK                         0x00000002  /* PGA1L_TEST_EN */
#define CS47L63_PGA1L_TEST_EN_SHIFT                                 1  /* PGA1L_TEST_EN */
#define CS47L63_PGA1L_TEST_EN_WIDTH                                 1  /* PGA1L_TEST_EN */
#define CS47L63_PGA1R_TEST_EN                              0x00000001  /* PGA1R_TEST_EN */
#define CS47L63_PGA1R_TEST_EN_MASK                         0x00000001  /* PGA1R_TEST_EN */
#define CS47L63_PGA1R_TEST_EN_SHIFT                                 0  /* PGA1R_TEST_EN */
#define CS47L63_PGA1R_TEST_EN_WIDTH                                 1  /* PGA1R_TEST_EN */

/*
 * R225 (0x46CC) - ADC_ANA_CONTROL2
 */
#define CS47L63_PGA_VD_CLK_EN                              0x00008000  /* PGA_VD_CLK_EN */
#define CS47L63_PGA_VD_CLK_EN_MASK                         0x00008000  /* PGA_VD_CLK_EN */
#define CS47L63_PGA_VD_CLK_EN_SHIFT                                15  /* PGA_VD_CLK_EN */
#define CS47L63_PGA_VD_CLK_EN_WIDTH                                 1  /* PGA_VD_CLK_EN */
#define CS47L63_PGA_VD_CLK_DIV                             0x00007000  /* PGA_VD_CLK_DIV - [14:12] */
#define CS47L63_PGA_VD_CLK_DIV_MASK                        0x00007000  /* PGA_VD_CLK_DIV - [14:12] */
#define CS47L63_PGA_VD_CLK_DIV_SHIFT                               12  /* PGA_VD_CLK_DIV - [14:12] */
#define CS47L63_PGA_VD_CLK_DIV_WIDTH                                3  /* PGA_VD_CLK_DIV - [14:12] */
#define CS47L63_PGA2L_VD_TEST                              0x00000008  /* PGA2L_VD_TEST */
#define CS47L63_PGA2L_VD_TEST_MASK                         0x00000008  /* PGA2L_VD_TEST */
#define CS47L63_PGA2L_VD_TEST_SHIFT                                 3  /* PGA2L_VD_TEST */
#define CS47L63_PGA2L_VD_TEST_WIDTH                                 1  /* PGA2L_VD_TEST */
#define CS47L63_PGA2R_VD_TEST                              0x00000004  /* PGA2R_VD_TEST */
#define CS47L63_PGA2R_VD_TEST_MASK                         0x00000004  /* PGA2R_VD_TEST */
#define CS47L63_PGA2R_VD_TEST_SHIFT                                 2  /* PGA2R_VD_TEST */
#define CS47L63_PGA2R_VD_TEST_WIDTH                                 1  /* PGA2R_VD_TEST */
#define CS47L63_PGA1L_VD_TEST                              0x00000002  /* PGA1L_VD_TEST */
#define CS47L63_PGA1L_VD_TEST_MASK                         0x00000002  /* PGA1L_VD_TEST */
#define CS47L63_PGA1L_VD_TEST_SHIFT                                 1  /* PGA1L_VD_TEST */
#define CS47L63_PGA1L_VD_TEST_WIDTH                                 1  /* PGA1L_VD_TEST */
#define CS47L63_PGA1R_VD_TEST                              0x00000001  /* PGA1R_VD_TEST */
#define CS47L63_PGA1R_VD_TEST_MASK                         0x00000001  /* PGA1R_VD_TEST */
#define CS47L63_PGA1R_VD_TEST_SHIFT                                 0  /* PGA1R_VD_TEST */
#define CS47L63_PGA1R_VD_TEST_WIDTH                                 1  /* PGA1R_VD_TEST */

/*
 * R226 (0x46D0) - ADC_PGA_CONTROL1
 */
#define CS47L63_PGA2L_OUT_HIZ                              0x00000800  /* PGA2L_OUT_HIZ */
#define CS47L63_PGA2L_OUT_HIZ_MASK                         0x00000800  /* PGA2L_OUT_HIZ */
#define CS47L63_PGA2L_OUT_HIZ_SHIFT                                11  /* PGA2L_OUT_HIZ */
#define CS47L63_PGA2L_OUT_HIZ_WIDTH                                 1  /* PGA2L_OUT_HIZ */
#define CS47L63_PGA2R_OUT_HIZ                              0x00000400  /* PGA2R_OUT_HIZ */
#define CS47L63_PGA2R_OUT_HIZ_MASK                         0x00000400  /* PGA2R_OUT_HIZ */
#define CS47L63_PGA2R_OUT_HIZ_SHIFT                                10  /* PGA2R_OUT_HIZ */
#define CS47L63_PGA2R_OUT_HIZ_WIDTH                                 1  /* PGA2R_OUT_HIZ */
#define CS47L63_PGA1L_OUT_HIZ                              0x00000200  /* PGA1L_OUT_HIZ */
#define CS47L63_PGA1L_OUT_HIZ_MASK                         0x00000200  /* PGA1L_OUT_HIZ */
#define CS47L63_PGA1L_OUT_HIZ_SHIFT                                 9  /* PGA1L_OUT_HIZ */
#define CS47L63_PGA1L_OUT_HIZ_WIDTH                                 1  /* PGA1L_OUT_HIZ */
#define CS47L63_PGA1R_OUT_HIZ                              0x00000100  /* PGA1R_OUT_HIZ */
#define CS47L63_PGA1R_OUT_HIZ_MASK                         0x00000100  /* PGA1R_OUT_HIZ */
#define CS47L63_PGA1R_OUT_HIZ_SHIFT                                 8  /* PGA1R_OUT_HIZ */
#define CS47L63_PGA1R_OUT_HIZ_WIDTH                                 1  /* PGA1R_OUT_HIZ */
#define CS47L63_PGA2R_VOL_ADJ_EN                           0x00000008  /* PGA2R_VOL_ADJ_EN */
#define CS47L63_PGA2R_VOL_ADJ_EN_MASK                      0x00000008  /* PGA2R_VOL_ADJ_EN */
#define CS47L63_PGA2R_VOL_ADJ_EN_SHIFT                              3  /* PGA2R_VOL_ADJ_EN */
#define CS47L63_PGA2R_VOL_ADJ_EN_WIDTH                              1  /* PGA2R_VOL_ADJ_EN */
#define CS47L63_PGA2L_VOL_ADJ_EN                           0x00000004  /* PGA2L_VOL_ADJ_EN */
#define CS47L63_PGA2L_VOL_ADJ_EN_MASK                      0x00000004  /* PGA2L_VOL_ADJ_EN */
#define CS47L63_PGA2L_VOL_ADJ_EN_SHIFT                              2  /* PGA2L_VOL_ADJ_EN */
#define CS47L63_PGA2L_VOL_ADJ_EN_WIDTH                              1  /* PGA2L_VOL_ADJ_EN */
#define CS47L63_PGA1R_VOL_ADJ_EN                           0x00000002  /* PGA1R_VOL_ADJ_EN */
#define CS47L63_PGA1R_VOL_ADJ_EN_MASK                      0x00000002  /* PGA1R_VOL_ADJ_EN */
#define CS47L63_PGA1R_VOL_ADJ_EN_SHIFT                              1  /* PGA1R_VOL_ADJ_EN */
#define CS47L63_PGA1R_VOL_ADJ_EN_WIDTH                              1  /* PGA1R_VOL_ADJ_EN */
#define CS47L63_PGA1L_VOL_ADJ_EN                           0x00000001  /* PGA1L_VOL_ADJ_EN */
#define CS47L63_PGA1L_VOL_ADJ_EN_MASK                      0x00000001  /* PGA1L_VOL_ADJ_EN */
#define CS47L63_PGA1L_VOL_ADJ_EN_SHIFT                              0  /* PGA1L_VOL_ADJ_EN */
#define CS47L63_PGA1L_VOL_ADJ_EN_WIDTH                              1  /* PGA1L_VOL_ADJ_EN */

/*
 * R227 (0x46D4) - ADC_PGA_TEST
 */
#define CS47L63_PGA2L_DBG_EN                               0x000000C0  /* PGA2L_DBG_EN - [7:6] */
#define CS47L63_PGA2L_DBG_EN_MASK                          0x000000C0  /* PGA2L_DBG_EN - [7:6] */
#define CS47L63_PGA2L_DBG_EN_SHIFT                                  6  /* PGA2L_DBG_EN - [7:6] */
#define CS47L63_PGA2L_DBG_EN_WIDTH                                  2  /* PGA2L_DBG_EN - [7:6] */
#define CS47L63_PGA2R_DBG_EN                               0x00000030  /* PGA2R_DBG_EN - [5:4] */
#define CS47L63_PGA2R_DBG_EN_MASK                          0x00000030  /* PGA2R_DBG_EN - [5:4] */
#define CS47L63_PGA2R_DBG_EN_SHIFT                                  4  /* PGA2R_DBG_EN - [5:4] */
#define CS47L63_PGA2R_DBG_EN_WIDTH                                  2  /* PGA2R_DBG_EN - [5:4] */
#define CS47L63_PGA1L_DBG_EN                               0x0000000C  /* PGA1L_DBG_EN - [3:2] */
#define CS47L63_PGA1L_DBG_EN_MASK                          0x0000000C  /* PGA1L_DBG_EN - [3:2] */
#define CS47L63_PGA1L_DBG_EN_SHIFT                                  2  /* PGA1L_DBG_EN - [3:2] */
#define CS47L63_PGA1L_DBG_EN_WIDTH                                  2  /* PGA1L_DBG_EN - [3:2] */
#define CS47L63_PGA1R_DBG_EN                               0x00000003  /* PGA1R_DBG_EN - [1:0] */
#define CS47L63_PGA1R_DBG_EN_MASK                          0x00000003  /* PGA1R_DBG_EN - [1:0] */
#define CS47L63_PGA1R_DBG_EN_SHIFT                                  0  /* PGA1R_DBG_EN - [1:0] */
#define CS47L63_PGA1R_DBG_EN_WIDTH                                  2  /* PGA1R_DBG_EN - [1:0] */

/*
 * R228 (0x46D8) - ADC_PGA_CONTROL2
 */
#define CS47L63_PGA_CTRL_LP                                0x00000F00  /* PGA_CTRL_LP - [11:8] */
#define CS47L63_PGA_CTRL_LP_MASK                           0x00000F00  /* PGA_CTRL_LP - [11:8] */
#define CS47L63_PGA_CTRL_LP_SHIFT                                   8  /* PGA_CTRL_LP - [11:8] */
#define CS47L63_PGA_CTRL_LP_WIDTH                                   4  /* PGA_CTRL_LP - [11:8] */
#define CS47L63_PGA_CTRL_MP                                0x000000F0  /* PGA_CTRL_MP - [7:4] */
#define CS47L63_PGA_CTRL_MP_MASK                           0x000000F0  /* PGA_CTRL_MP - [7:4] */
#define CS47L63_PGA_CTRL_MP_SHIFT                                   4  /* PGA_CTRL_MP - [7:4] */
#define CS47L63_PGA_CTRL_MP_WIDTH                                   4  /* PGA_CTRL_MP - [7:4] */
#define CS47L63_PGA_CTRL_HP                                0x0000000F  /* PGA_CTRL_HP - [3:0] */
#define CS47L63_PGA_CTRL_HP_MASK                           0x0000000F  /* PGA_CTRL_HP - [3:0] */
#define CS47L63_PGA_CTRL_HP_SHIFT                                   0  /* PGA_CTRL_HP - [3:0] */
#define CS47L63_PGA_CTRL_HP_WIDTH                                   4  /* PGA_CTRL_HP - [3:0] */

/*
 * R229 (0x46DC) - ADC_ANA_CONTROL5
 */
#define CS47L63_DMIC1CLK_OVD                               0x00008000  /* DMIC1CLK_OVD */
#define CS47L63_DMIC1CLK_OVD_MASK                          0x00008000  /* DMIC1CLK_OVD */
#define CS47L63_DMIC1CLK_OVD_SHIFT                                 15  /* DMIC1CLK_OVD */
#define CS47L63_DMIC1CLK_OVD_WIDTH                                  1  /* DMIC1CLK_OVD */
#define CS47L63_DMIC2CLK_OVD                               0x00004000  /* DMIC2CLK_OVD */
#define CS47L63_DMIC2CLK_OVD_MASK                          0x00004000  /* DMIC2CLK_OVD */
#define CS47L63_DMIC2CLK_OVD_SHIFT                                 14  /* DMIC2CLK_OVD */
#define CS47L63_DMIC2CLK_OVD_WIDTH                                  1  /* DMIC2CLK_OVD */

/*
 * R230 (0x46E0) - ADC_TEST7
 */
#define CS47L63_ATB_OUTPUT_EN_2                            0x00000002  /* ATB_OUTPUT_EN_2 */
#define CS47L63_ATB_OUTPUT_EN_2_MASK                       0x00000002  /* ATB_OUTPUT_EN_2 */
#define CS47L63_ATB_OUTPUT_EN_2_SHIFT                               1  /* ATB_OUTPUT_EN_2 */
#define CS47L63_ATB_OUTPUT_EN_2_WIDTH                               1  /* ATB_OUTPUT_EN_2 */
#define CS47L63_ATB_OUTPUT_EN_1                            0x00000001  /* ATB_OUTPUT_EN_1 */
#define CS47L63_ATB_OUTPUT_EN_1_MASK                       0x00000001  /* ATB_OUTPUT_EN_1 */
#define CS47L63_ATB_OUTPUT_EN_1_SHIFT                               0  /* ATB_OUTPUT_EN_1 */
#define CS47L63_ATB_OUTPUT_EN_1_WIDTH                               1  /* ATB_OUTPUT_EN_1 */

/*
 * R231 (0x46F0) - ADC1LLP_TRIM
 */
#define CS47L63_IN1L_LP_GAIN_TRIM_MASK                     0x0000003F  /* IN1L_LP_GAIN_TRIM - [5:0] */
#define CS47L63_IN1L_LP_GAIN_TRIM_SHIFT                             0  /* IN1L_LP_GAIN_TRIM - [5:0] */
#define CS47L63_IN1L_LP_GAIN_TRIM_WIDTH                             6  /* IN1L_LP_GAIN_TRIM - [5:0] */

/*
 * R232 (0x46F4) - ADC1RLP_TRIM
 */
#define CS47L63_IN1R_LP_GAIN_TRIM_MASK                     0x0000003F  /* IN1R_LP_GAIN_TRIM - [5:0] */
#define CS47L63_IN1R_LP_GAIN_TRIM_SHIFT                             0  /* IN1R_LP_GAIN_TRIM - [5:0] */
#define CS47L63_IN1R_LP_GAIN_TRIM_WIDTH                             6  /* IN1R_LP_GAIN_TRIM - [5:0] */

/*
 * R233 (0x46F8) - ADC2LLP_TRIM
 */
#define CS47L63_IN2L_LP_GAIN_TRIM_MASK                     0x0000003F  /* IN2L_LP_GAIN_TRIM - [5:0] */
#define CS47L63_IN2L_LP_GAIN_TRIM_SHIFT                             0  /* IN2L_LP_GAIN_TRIM - [5:0] */
#define CS47L63_IN2L_LP_GAIN_TRIM_WIDTH                             6  /* IN2L_LP_GAIN_TRIM - [5:0] */

/*
 * R234 (0x46FC) - ADC2RLP_TRIM
 */
#define CS47L63_IN2R_LP_GAIN_TRIM_MASK                     0x0000003F  /* IN2R_LP_GAIN_TRIM - [5:0] */
#define CS47L63_IN2R_LP_GAIN_TRIM_SHIFT                             0  /* IN2R_LP_GAIN_TRIM - [5:0] */
#define CS47L63_IN2R_LP_GAIN_TRIM_WIDTH                             6  /* IN2R_LP_GAIN_TRIM - [5:0] */

/*
 * R235 (0x4804) - OUTPUT_ENABLE_1
 */
#define CS47L63_OUT1L_EN_MASK                              0x00000002  /* OUT1L_EN */
#define CS47L63_OUT1L_EN_SHIFT                                      1  /* OUT1L_EN */
#define CS47L63_OUT1L_EN_WIDTH                                      1  /* OUT1L_EN */

/*
 * R236 (0x4808) - OUTPUT_STATUS_1
 */
#define CS47L63_OUT1L_EN_STS_MASK                          0x00000002  /* OUT1L_EN_STS */
#define CS47L63_OUT1L_EN_STS_SHIFT                                  1  /* OUT1L_EN_STS */
#define CS47L63_OUT1L_EN_STS_WIDTH                                  1  /* OUT1L_EN_STS */

/*
 * R237 (0x480C) - OUTPUT_CONTROL_1
 */
#define CS47L63_OUT_RATE                                   0x0000F800  /* OUT_RATE - [15:11] */
#define CS47L63_OUT_RATE_MASK                              0x0000F800  /* OUT_RATE - [15:11] */
#define CS47L63_OUT_RATE_SHIFT                                     11  /* OUT_RATE - [15:11] */
#define CS47L63_OUT_RATE_WIDTH                                      5  /* OUT_RATE - [15:11] */
#define CS47L63_OUT_CLK_DIV                                0x00000030  /* OUT_CLK_DIV - [5:4] */
#define CS47L63_OUT_CLK_DIV_MASK                           0x00000030  /* OUT_CLK_DIV - [5:4] */
#define CS47L63_OUT_CLK_DIV_SHIFT                                   4  /* OUT_CLK_DIV - [5:4] */
#define CS47L63_OUT_CLK_DIV_WIDTH                                   2  /* OUT_CLK_DIV - [5:4] */
#define CS47L63_OUT_CLK_SRC                                0x00000007  /* OUT_CLK_SRC - [2:0] */
#define CS47L63_OUT_CLK_SRC_MASK                           0x00000007  /* OUT_CLK_SRC - [2:0] */
#define CS47L63_OUT_CLK_SRC_SHIFT                                   0  /* OUT_CLK_SRC - [2:0] */
#define CS47L63_OUT_CLK_SRC_WIDTH                                   3  /* OUT_CLK_SRC - [2:0] */

/*
 * R238 (0x4810) - OUTPUT_VOLUME_RAMP
 */
#define CS47L63_OUT_VD_RAMP                                0x00000070  /* OUT_VD_RAMP - [6:4] */
#define CS47L63_OUT_VD_RAMP_MASK                           0x00000070  /* OUT_VD_RAMP - [6:4] */
#define CS47L63_OUT_VD_RAMP_SHIFT                                   4  /* OUT_VD_RAMP - [6:4] */
#define CS47L63_OUT_VD_RAMP_WIDTH                                   3  /* OUT_VD_RAMP - [6:4] */
#define CS47L63_OUT_VI_RAMP                                0x00000007  /* OUT_VI_RAMP - [2:0] */
#define CS47L63_OUT_VI_RAMP_MASK                           0x00000007  /* OUT_VI_RAMP - [2:0] */
#define CS47L63_OUT_VI_RAMP_SHIFT                                   0  /* OUT_VI_RAMP - [2:0] */
#define CS47L63_OUT_VI_RAMP_WIDTH                                   3  /* OUT_VI_RAMP - [2:0] */

/*
 * R239 (0x4814) - OUT1L_ENABLE_1
 */
#define CS47L63_OUT1L_MUTE_OVD                             0x00000004  /* OUT1L_MUTE_OVD */
#define CS47L63_OUT1L_MUTE_OVD_MASK                        0x00000004  /* OUT1L_MUTE_OVD */
#define CS47L63_OUT1L_MUTE_OVD_SHIFT                                2  /* OUT1L_MUTE_OVD */
#define CS47L63_OUT1L_MUTE_OVD_WIDTH                                1  /* OUT1L_MUTE_OVD */
#define CS47L63_OUT1L_ENA                                  0x00000001  /* OUT1L_ENA */
#define CS47L63_OUT1L_ENA_MASK                             0x00000001  /* OUT1L_ENA */
#define CS47L63_OUT1L_ENA_SHIFT                                     0  /* OUT1L_ENA */
#define CS47L63_OUT1L_ENA_WIDTH                                     1  /* OUT1L_ENA */

/*
 * R240 (0x4818) - OUT1L_VOLUME_1
 */
#define CS47L63_OUT_VU                                     0x00000200  /* OUT_VU */
#define CS47L63_OUT_VU_MASK                                0x00000200  /* OUT_VU */
#define CS47L63_OUT_VU_SHIFT                                        9  /* OUT_VU */
#define CS47L63_OUT_VU_WIDTH                                        1  /* OUT_VU */
#define CS47L63_OUT1L_MUTE                                 0x00000100  /* OUT1L_MUTE */
#define CS47L63_OUT1L_MUTE_MASK                            0x00000100  /* OUT1L_MUTE */
#define CS47L63_OUT1L_MUTE_SHIFT                                    8  /* OUT1L_MUTE */
#define CS47L63_OUT1L_MUTE_WIDTH                                    1  /* OUT1L_MUTE */
#define CS47L63_OUT1L_VOL                                  0x000000FF  /* OUT1L_VOL - [7:0] */
#define CS47L63_OUT1L_VOL_MASK                             0x000000FF  /* OUT1L_VOL - [7:0] */
#define CS47L63_OUT1L_VOL_SHIFT                                     0  /* OUT1L_VOL - [7:0] */
#define CS47L63_OUT1L_VOL_WIDTH                                     8  /* OUT1L_VOL - [7:0] */

/*
 * R241 (0x481C) - OUT1L_VOLUME_2
 */
#define CS47L63_OUT1L_PGA_VOL_MASK                         0x0000003E  /* OUT1L_PGA_VOL - [5:1] */
#define CS47L63_OUT1L_PGA_VOL_SHIFT                                 1  /* OUT1L_PGA_VOL - [5:1] */
#define CS47L63_OUT1L_PGA_VOL_WIDTH                                 5  /* OUT1L_PGA_VOL - [5:1] */

/*
 * R242 (0x4820) - OUT1L_CONTROL_1
 */
#define CS47L63_OUT1_MONO                                  0x00040000  /* OUT1_MONO */
#define CS47L63_OUT1_MONO_MASK                             0x00040000  /* OUT1_MONO */
#define CS47L63_OUT1_MONO_SHIFT                                    18  /* OUT1_MONO */
#define CS47L63_OUT1_MONO_WIDTH                                     1  /* OUT1_MONO */
#define CS47L63_OUT1L_ANC_SRC                              0x00030000  /* OUT1L_ANC_SRC - [17:16] */
#define CS47L63_OUT1L_ANC_SRC_MASK                         0x00030000  /* OUT1L_ANC_SRC - [17:16] */
#define CS47L63_OUT1L_ANC_SRC_SHIFT                                16  /* OUT1L_ANC_SRC - [17:16] */
#define CS47L63_OUT1L_ANC_SRC_WIDTH                                 2  /* OUT1L_ANC_SRC - [17:16] */
#define CS47L63_OUT1L_NGATE_SRC                            0x00000FFF  /* OUT1L_NGATE_SRC - [11:0] */
#define CS47L63_OUT1L_NGATE_SRC_MASK                       0x00000FFF  /* OUT1L_NGATE_SRC - [11:0] */
#define CS47L63_OUT1L_NGATE_SRC_SHIFT                               0  /* OUT1L_NGATE_SRC - [11:0] */
#define CS47L63_OUT1L_NGATE_SRC_WIDTH                              12  /* OUT1L_NGATE_SRC - [11:0] */

/*
 * R243 (0x4A18) - OUTPUT_AEC_ENABLE_1
 */
#define CS47L63_AEC1_LOOPBACK_ENA_MASK                     0x00000001  /* AEC1_LOOPBACK_ENA */
#define CS47L63_AEC1_LOOPBACK_ENA_SHIFT                             0  /* AEC1_LOOPBACK_ENA */
#define CS47L63_AEC1_LOOPBACK_ENA_WIDTH                             1  /* AEC1_LOOPBACK_ENA */

/*
 * R244 (0x4A1C) - OUTPUT_AEC_STATUS_1
 */
#define CS47L63_AEC1_ENA_STS_MASK                          0x00000001  /* AEC1_ENA_STS */
#define CS47L63_AEC1_ENA_STS_SHIFT                                  0  /* AEC1_ENA_STS */
#define CS47L63_AEC1_ENA_STS_WIDTH                                  1  /* AEC1_ENA_STS */

/*
 * R245 (0x4A20) - OUTPUT_AEC_CONTROL_1
 */
#define CS47L63_AEC1_LOOPBACK_SRC_MASK                     0x0000000F  /* AEC1_LOOPBACK_SRC - [3:0] */
#define CS47L63_AEC1_LOOPBACK_SRC_SHIFT                             0  /* AEC1_LOOPBACK_SRC - [3:0] */
#define CS47L63_AEC1_LOOPBACK_SRC_WIDTH                             4  /* AEC1_LOOPBACK_SRC - [3:0] */

/*
 * R246 (0x4A24) - OUTPUT_NG_CONTROL_1
 */
#define CS47L63_NGATE_HOLD                                 0x00000030  /* NGATE_HOLD - [5:4] */
#define CS47L63_NGATE_HOLD_MASK                            0x00000030  /* NGATE_HOLD - [5:4] */
#define CS47L63_NGATE_HOLD_SHIFT                                    4  /* NGATE_HOLD - [5:4] */
#define CS47L63_NGATE_HOLD_WIDTH                                    2  /* NGATE_HOLD - [5:4] */
#define CS47L63_NGATE_THR                                  0x0000000E  /* NGATE_THR - [3:1] */
#define CS47L63_NGATE_THR_MASK                             0x0000000E  /* NGATE_THR - [3:1] */
#define CS47L63_NGATE_THR_SHIFT                                     1  /* NGATE_THR - [3:1] */
#define CS47L63_NGATE_THR_WIDTH                                     3  /* NGATE_THR - [3:1] */
#define CS47L63_NGATE_ENA                                  0x00000001  /* NGATE_ENA */
#define CS47L63_NGATE_ENA_MASK                             0x00000001  /* NGATE_ENA */
#define CS47L63_NGATE_ENA_SHIFT                                     0  /* NGATE_ENA */
#define CS47L63_NGATE_ENA_WIDTH                                     1  /* NGATE_ENA */

/*
 * R247 (0x4A2C) - OUTPUT_ANC_CTRL_1
 */
#define CS47L63_ANC_LIMIT_EN_MASK                          0x00000001  /* ANC_LIMIT_EN */
#define CS47L63_ANC_LIMIT_EN_SHIFT                                  0  /* ANC_LIMIT_EN */
#define CS47L63_ANC_LIMIT_EN_WIDTH                                  1  /* ANC_LIMIT_EN */

/*
 * R248 (0x4A30) - OUTPUT_ANC_CTRL_2
 */
#define CS47L63_ANC_LIMIT_VAL_MASK                         0xFFFFFFFF  /* ANC_LIMIT_VAL - [31:0] */
#define CS47L63_ANC_LIMIT_VAL_SHIFT                                 0  /* ANC_LIMIT_VAL - [31:0] */
#define CS47L63_ANC_LIMIT_VAL_WIDTH                                32  /* ANC_LIMIT_VAL - [31:0] */

/*
 * R249 (0x4B00) - DAC_SR_DETECT
 */
#define CS47L63_DAC_SR_DET_BYPASS_MASK                     0x00000001  /* DAC_SR_DET_BYPASS */
#define CS47L63_DAC_SR_DET_BYPASS_SHIFT                             0  /* DAC_SR_DET_BYPASS */
#define CS47L63_DAC_SR_DET_BYPASS_WIDTH                             1  /* DAC_SR_DET_BYPASS */

/*
 * R250 (0x4B04) - DAC_TEST_CONTROL_2
 */
#define CS47L63_SDM_DITH_TEST                              0x00003000  /* SDM_DITH_TEST - [13:12] */
#define CS47L63_SDM_DITH_TEST_MASK                         0x00003000  /* SDM_DITH_TEST - [13:12] */
#define CS47L63_SDM_DITH_TEST_SHIFT                                12  /* SDM_DITH_TEST - [13:12] */
#define CS47L63_SDM_DITH_TEST_WIDTH                                 2  /* SDM_DITH_TEST - [13:12] */
#define CS47L63_DAC_WARP_DITHER_ENA                        0x00000002  /* DAC_WARP_DITHER_ENA */
#define CS47L63_DAC_WARP_DITHER_ENA_MASK                   0x00000002  /* DAC_WARP_DITHER_ENA */
#define CS47L63_DAC_WARP_DITHER_ENA_SHIFT                           1  /* DAC_WARP_DITHER_ENA */
#define CS47L63_DAC_WARP_DITHER_ENA_WIDTH                           1  /* DAC_WARP_DITHER_ENA */
#define CS47L63_DAC_HR_DITHER_ENA                          0x00000001  /* DAC_HR_DITHER_ENA */
#define CS47L63_DAC_HR_DITHER_ENA_MASK                     0x00000001  /* DAC_HR_DITHER_ENA */
#define CS47L63_DAC_HR_DITHER_ENA_SHIFT                             0  /* DAC_HR_DITHER_ENA */
#define CS47L63_DAC_HR_DITHER_ENA_WIDTH                             1  /* DAC_HR_DITHER_ENA */

/*
 * R251 (0x4B08) - DAC_TEST_1
 */
#define CS47L63_UNDERCLK_ERR                               0x00008000  /* UNDERCLK_ERR */
#define CS47L63_UNDERCLK_ERR_MASK                          0x00008000  /* UNDERCLK_ERR */
#define CS47L63_UNDERCLK_ERR_SHIFT                                 15  /* UNDERCLK_ERR */
#define CS47L63_UNDERCLK_ERR_WIDTH                                  1  /* UNDERCLK_ERR */
#define CS47L63_DAC_WARP_CLK_MANUAL                        0x00004000  /* DAC_WARP_CLK_MANUAL */
#define CS47L63_DAC_WARP_CLK_MANUAL_MASK                   0x00004000  /* DAC_WARP_CLK_MANUAL */
#define CS47L63_DAC_WARP_CLK_MANUAL_SHIFT                          14  /* DAC_WARP_CLK_MANUAL */
#define CS47L63_DAC_WARP_CLK_MANUAL_WIDTH                           1  /* DAC_WARP_CLK_MANUAL */
#define CS47L63_DAC_TST_BYP_OSR1_ASYNC                     0x00000100  /* DAC_TST_BYP_OSR1_ASYNC */
#define CS47L63_DAC_TST_BYP_OSR1_ASYNC_MASK                0x00000100  /* DAC_TST_BYP_OSR1_ASYNC */
#define CS47L63_DAC_TST_BYP_OSR1_ASYNC_SHIFT                        8  /* DAC_TST_BYP_OSR1_ASYNC */
#define CS47L63_DAC_TST_BYP_OSR1_ASYNC_WIDTH                        1  /* DAC_TST_BYP_OSR1_ASYNC */
#define CS47L63_DAC_WARP_CLK_SEL                           0x0000000E  /* DAC_WARP_CLK_SEL - [3:1] */
#define CS47L63_DAC_WARP_CLK_SEL_MASK                      0x0000000E  /* DAC_WARP_CLK_SEL - [3:1] */
#define CS47L63_DAC_WARP_CLK_SEL_SHIFT                              1  /* DAC_WARP_CLK_SEL - [3:1] */
#define CS47L63_DAC_WARP_CLK_SEL_WIDTH                              3  /* DAC_WARP_CLK_SEL - [3:1] */

/*
 * R252 (0x4B20) - DAC_TEST_CONTROL_1
 */
#define CS47L63_DAC_CIC_OF_ENA                             0x00000080  /* DAC_CIC_OF_ENA */
#define CS47L63_DAC_CIC_OF_ENA_MASK                        0x00000080  /* DAC_CIC_OF_ENA */
#define CS47L63_DAC_CIC_OF_ENA_SHIFT                                7  /* DAC_CIC_OF_ENA */
#define CS47L63_DAC_CIC_OF_ENA_WIDTH                                1  /* DAC_CIC_OF_ENA */
#define CS47L63_DAC_CIC_OF_TEST                            0x00000040  /* DAC_CIC_OF_TEST */
#define CS47L63_DAC_CIC_OF_TEST_MASK                       0x00000040  /* DAC_CIC_OF_TEST */
#define CS47L63_DAC_CIC_OF_TEST_SHIFT                               6  /* DAC_CIC_OF_TEST */
#define CS47L63_DAC_CIC_OF_TEST_WIDTH                               1  /* DAC_CIC_OF_TEST */

/*
 * R253 (0x4B24) - OUTPUT_FILTER_CONTROL_1
 */
#define CS47L63_DAC_DLYMEM_BYP_ENA_MASK                    0x00000100  /* DAC_DLYMEM_BYP_ENA */
#define CS47L63_DAC_DLYMEM_BYP_ENA_SHIFT                            8  /* DAC_DLYMEM_BYP_ENA */
#define CS47L63_DAC_DLYMEM_BYP_ENA_WIDTH                            1  /* DAC_DLYMEM_BYP_ENA */

/*
 * R254 (0x4B30) - DAC_COMP_1
 */
#define CS47L63_OUT_MST_COMP_COEFF_MASK                    0x0000FFFF  /* OUT_MST_COMP_COEFF - [15:0] */
#define CS47L63_OUT_MST_COMP_COEFF_SHIFT                            0  /* OUT_MST_COMP_COEFF - [15:0] */
#define CS47L63_OUT_MST_COMP_COEFF_WIDTH                           16  /* OUT_MST_COMP_COEFF - [15:0] */

/*
 * R255 (0x4B34) - DAC_COMP_2
 */
#define CS47L63_OUT_MST_COMP_COEFF_SEL                     0x00000100  /* OUT_MST_COMP_COEFF_SEL */
#define CS47L63_OUT_MST_COMP_COEFF_SEL_MASK                0x00000100  /* OUT_MST_COMP_COEFF_SEL */
#define CS47L63_OUT_MST_COMP_COEFF_SEL_SHIFT                        8  /* OUT_MST_COMP_COEFF_SEL */
#define CS47L63_OUT_MST_COMP_COEFF_SEL_WIDTH                        1  /* OUT_MST_COMP_COEFF_SEL */
#define CS47L63_FRF_BYP                                    0x00000010  /* FRF_BYP */
#define CS47L63_FRF_BYP_MASK                               0x00000010  /* FRF_BYP */
#define CS47L63_FRF_BYP_SHIFT                                       4  /* FRF_BYP */
#define CS47L63_FRF_BYP_WIDTH                                       1  /* FRF_BYP */
#define CS47L63_ICF_COEFF_FRC                              0x00000001  /* ICF_COEFF_FRC */
#define CS47L63_ICF_COEFF_FRC_MASK                         0x00000001  /* ICF_COEFF_FRC */
#define CS47L63_ICF_COEFF_FRC_SHIFT                                 0  /* ICF_COEFF_FRC */
#define CS47L63_ICF_COEFF_FRC_WIDTH                                 1  /* ICF_COEFF_FRC */

/*
 * R256 (0x4B3C) - OUT1_COMP_COEFF
 */
#define CS47L63_OUT1L_COMP_COEFF_MASK                      0x0000FFFF  /* OUT1L_COMP_COEFF - [15:0] */
#define CS47L63_OUT1L_COMP_COEFF_SHIFT                              0  /* OUT1L_COMP_COEFF - [15:0] */
#define CS47L63_OUT1L_COMP_COEFF_WIDTH                             16  /* OUT1L_COMP_COEFF - [15:0] */

/*
 * R257 (0x4B60) - FRF_COEFF_1L_1
 */
#define CS47L63_FRF1L_COEFF_2                              0xFFFF0000  /* FRF1L_COEFF_2 - [31:16] */
#define CS47L63_FRF1L_COEFF_2_MASK                         0xFFFF0000  /* FRF1L_COEFF_2 - [31:16] */
#define CS47L63_FRF1L_COEFF_2_SHIFT                                16  /* FRF1L_COEFF_2 - [31:16] */
#define CS47L63_FRF1L_COEFF_2_WIDTH                                16  /* FRF1L_COEFF_2 - [31:16] */
#define CS47L63_FRF1L_COEFF_1                              0x0000FFFF  /* FRF1L_COEFF_1 - [15:0] */
#define CS47L63_FRF1L_COEFF_1_MASK                         0x0000FFFF  /* FRF1L_COEFF_1 - [15:0] */
#define CS47L63_FRF1L_COEFF_1_SHIFT                                 0  /* FRF1L_COEFF_1 - [15:0] */
#define CS47L63_FRF1L_COEFF_1_WIDTH                                16  /* FRF1L_COEFF_1 - [15:0] */

/*
 * R258 (0x4B64) - FRF_COEFF_1L_2
 */
#define CS47L63_FRF1L_COEFF_4                              0xFFFF0000  /* FRF1L_COEFF_4 - [31:16] */
#define CS47L63_FRF1L_COEFF_4_MASK                         0xFFFF0000  /* FRF1L_COEFF_4 - [31:16] */
#define CS47L63_FRF1L_COEFF_4_SHIFT                                16  /* FRF1L_COEFF_4 - [31:16] */
#define CS47L63_FRF1L_COEFF_4_WIDTH                                16  /* FRF1L_COEFF_4 - [31:16] */
#define CS47L63_FRF1L_COEFF_3                              0x0000FFFF  /* FRF1L_COEFF_3 - [15:0] */
#define CS47L63_FRF1L_COEFF_3_MASK                         0x0000FFFF  /* FRF1L_COEFF_3 - [15:0] */
#define CS47L63_FRF1L_COEFF_3_SHIFT                                 0  /* FRF1L_COEFF_3 - [15:0] */
#define CS47L63_FRF1L_COEFF_3_WIDTH                                16  /* FRF1L_COEFF_3 - [15:0] */

/*
 * R259 (0x4CA0) - EDRE_ENABLE
 */
#define CS47L63_EDRE_OUT1L_THR1_ENA_MASK                   0x00000002  /* EDRE_OUT1L_THR1_ENA */
#define CS47L63_EDRE_OUT1L_THR1_ENA_SHIFT                           1  /* EDRE_OUT1L_THR1_ENA */
#define CS47L63_EDRE_OUT1L_THR1_ENA_WIDTH                           1  /* EDRE_OUT1L_THR1_ENA */

/*
 * R260 (0x4CA4) - EDRE_MANUAL
 */
#define CS47L63_EDRE_OUT1L_MANUAL_MASK                     0x00000002  /* EDRE_OUT1L_MANUAL */
#define CS47L63_EDRE_OUT1L_MANUAL_SHIFT                             1  /* EDRE_OUT1L_MANUAL */
#define CS47L63_EDRE_OUT1L_MANUAL_WIDTH                             1  /* EDRE_OUT1L_MANUAL */

/*
 * R261 (0x4CA8) - EDRE1_THRESH_1
 */
#define CS47L63_EDRE_OUT1_MUTE_THR1                        0x000003E0  /* EDRE_OUT1_MUTE_THR1 - [9:5] */
#define CS47L63_EDRE_OUT1_MUTE_THR1_MASK                   0x000003E0  /* EDRE_OUT1_MUTE_THR1 - [9:5] */
#define CS47L63_EDRE_OUT1_MUTE_THR1_SHIFT                           5  /* EDRE_OUT1_MUTE_THR1 - [9:5] */
#define CS47L63_EDRE_OUT1_MUTE_THR1_WIDTH                           5  /* EDRE_OUT1_MUTE_THR1 - [9:5] */
#define CS47L63_EDRE_OUT1_UNMUTE_THR1                      0x0000001F  /* EDRE_OUT1_UNMUTE_THR1 - [4:0] */
#define CS47L63_EDRE_OUT1_UNMUTE_THR1_MASK                 0x0000001F  /* EDRE_OUT1_UNMUTE_THR1 - [4:0] */
#define CS47L63_EDRE_OUT1_UNMUTE_THR1_SHIFT                         0  /* EDRE_OUT1_UNMUTE_THR1 - [4:0] */
#define CS47L63_EDRE_OUT1_UNMUTE_THR1_WIDTH                         5  /* EDRE_OUT1_UNMUTE_THR1 - [4:0] */

/*
 * R262 (0x4CB0) - EDRE_DEBOUNCE_1
 */
#define CS47L63_EDRE_MUTE_DB_TIME_THR1                     0x000001E0  /* EDRE_MUTE_DB_TIME_THR1 - [8:5] */
#define CS47L63_EDRE_MUTE_DB_TIME_THR1_MASK                0x000001E0  /* EDRE_MUTE_DB_TIME_THR1 - [8:5] */
#define CS47L63_EDRE_MUTE_DB_TIME_THR1_SHIFT                        5  /* EDRE_MUTE_DB_TIME_THR1 - [8:5] */
#define CS47L63_EDRE_MUTE_DB_TIME_THR1_WIDTH                        4  /* EDRE_MUTE_DB_TIME_THR1 - [8:5] */
#define CS47L63_EDRE_UNMUTE_HT_THR1                        0x0000001F  /* EDRE_UNMUTE_HT_THR1 - [4:0] */
#define CS47L63_EDRE_UNMUTE_HT_THR1_MASK                   0x0000001F  /* EDRE_UNMUTE_HT_THR1 - [4:0] */
#define CS47L63_EDRE_UNMUTE_HT_THR1_SHIFT                           0  /* EDRE_UNMUTE_HT_THR1 - [4:0] */
#define CS47L63_EDRE_UNMUTE_HT_THR1_WIDTH                           5  /* EDRE_UNMUTE_HT_THR1 - [4:0] */

/*
 * R263 (0x4CB4) - EDRE_TEST_1
 */
#define CS47L63_EDRE_OUT1L_MUTE_THR1_STS_MASK              0x00000002  /* EDRE_OUT1L_MUTE_THR1_STS */
#define CS47L63_EDRE_OUT1L_MUTE_THR1_STS_SHIFT                      1  /* EDRE_OUT1L_MUTE_THR1_STS */
#define CS47L63_EDRE_OUT1L_MUTE_THR1_STS_WIDTH                      1  /* EDRE_OUT1L_MUTE_THR1_STS */

/*
 * R264 (0x4CBC) - EDRE_TEST_3
 */
#define CS47L63_EDRE_OUT1L_SM_THR1_STS_MASK                0x0000000C  /* EDRE_OUT1L_SM_THR1_STS - [3:2] */
#define CS47L63_EDRE_OUT1L_SM_THR1_STS_SHIFT                        2  /* EDRE_OUT1L_SM_THR1_STS - [3:2] */
#define CS47L63_EDRE_OUT1L_SM_THR1_STS_WIDTH                        2  /* EDRE_OUT1L_SM_THR1_STS - [3:2] */

/*
 * R265 (0x4D64) - DAC_BYP_TEST_1
 */
#define CS47L63_DAC_TST_BYP_BUF                            0x00000004  /* DAC_TST_BYP_BUF */
#define CS47L63_DAC_TST_BYP_BUF_MASK                       0x00000004  /* DAC_TST_BYP_BUF */
#define CS47L63_DAC_TST_BYP_BUF_SHIFT                               2  /* DAC_TST_BYP_BUF */
#define CS47L63_DAC_TST_BYP_BUF_WIDTH                               1  /* DAC_TST_BYP_BUF */
#define CS47L63_DAC_TST_BYP_RD_EMPTY                       0x00000002  /* DAC_TST_BYP_RD_EMPTY */
#define CS47L63_DAC_TST_BYP_RD_EMPTY_MASK                  0x00000002  /* DAC_TST_BYP_RD_EMPTY */
#define CS47L63_DAC_TST_BYP_RD_EMPTY_SHIFT                          1  /* DAC_TST_BYP_RD_EMPTY */
#define CS47L63_DAC_TST_BYP_RD_EMPTY_WIDTH                          1  /* DAC_TST_BYP_RD_EMPTY */
#define CS47L63_DAC_TST_BYP_RD_DEL                         0x00000001  /* DAC_TST_BYP_RD_DEL */
#define CS47L63_DAC_TST_BYP_RD_DEL_MASK                    0x00000001  /* DAC_TST_BYP_RD_DEL */
#define CS47L63_DAC_TST_BYP_RD_DEL_SHIFT                            0  /* DAC_TST_BYP_RD_DEL */
#define CS47L63_DAC_TST_BYP_RD_DEL_WIDTH                            1  /* DAC_TST_BYP_RD_DEL */

/*
 * R266 (0x4D68) - DAC_IF_CONTROL_1
 */
#define CS47L63_DAC1_CHOP_SS_EN                            0x80000000  /* DAC1_CHOP_SS_EN */
#define CS47L63_DAC1_CHOP_SS_EN_MASK                       0x80000000  /* DAC1_CHOP_SS_EN */
#define CS47L63_DAC1_CHOP_SS_EN_SHIFT                              31  /* DAC1_CHOP_SS_EN */
#define CS47L63_DAC1_CHOP_SS_EN_WIDTH                               1  /* DAC1_CHOP_SS_EN */
#define CS47L63_DAC1_CHOP_PHA_SEL                          0x40000000  /* DAC1_CHOP_PHA_SEL */
#define CS47L63_DAC1_CHOP_PHA_SEL_MASK                     0x40000000  /* DAC1_CHOP_PHA_SEL */
#define CS47L63_DAC1_CHOP_PHA_SEL_SHIFT                            30  /* DAC1_CHOP_PHA_SEL */
#define CS47L63_DAC1_CHOP_PHA_SEL_WIDTH                             1  /* DAC1_CHOP_PHA_SEL */
#define CS47L63_DAC1_CHOP_FREQ_SEL                         0x38000000  /* DAC1_CHOP_FREQ_SEL - [29:27] */
#define CS47L63_DAC1_CHOP_FREQ_SEL_MASK                    0x38000000  /* DAC1_CHOP_FREQ_SEL - [29:27] */
#define CS47L63_DAC1_CHOP_FREQ_SEL_SHIFT                           27  /* DAC1_CHOP_FREQ_SEL - [29:27] */
#define CS47L63_DAC1_CHOP_FREQ_SEL_WIDTH                            3  /* DAC1_CHOP_FREQ_SEL - [29:27] */
#define CS47L63_DAC1_PHI3_CTL                              0x07000000  /* DAC1_PHI3_CTL - [26:24] */
#define CS47L63_DAC1_PHI3_CTL_MASK                         0x07000000  /* DAC1_PHI3_CTL - [26:24] */
#define CS47L63_DAC1_PHI3_CTL_SHIFT                                24  /* DAC1_PHI3_CTL - [26:24] */
#define CS47L63_DAC1_PHI3_CTL_WIDTH                                 3  /* DAC1_PHI3_CTL - [26:24] */
#define CS47L63_DAC1_PHI2_CTL                              0x00E00000  /* DAC1_PHI2_CTL - [23:21] */
#define CS47L63_DAC1_PHI2_CTL_MASK                         0x00E00000  /* DAC1_PHI2_CTL - [23:21] */
#define CS47L63_DAC1_PHI2_CTL_SHIFT                                21  /* DAC1_PHI2_CTL - [23:21] */
#define CS47L63_DAC1_PHI2_CTL_WIDTH                                 3  /* DAC1_PHI2_CTL - [23:21] */
#define CS47L63_DAC1_PHI1R_CTL                             0x001C0000  /* DAC1_PHI1R_CTL - [20:18] */
#define CS47L63_DAC1_PHI1R_CTL_MASK                        0x001C0000  /* DAC1_PHI1R_CTL - [20:18] */
#define CS47L63_DAC1_PHI1R_CTL_SHIFT                               18  /* DAC1_PHI1R_CTL - [20:18] */
#define CS47L63_DAC1_PHI1R_CTL_WIDTH                                3  /* DAC1_PHI1R_CTL - [20:18] */
#define CS47L63_DAC1_CLKGEN_EN                             0x00020000  /* DAC1_CLKGEN_EN */
#define CS47L63_DAC1_CLKGEN_EN_MASK                        0x00020000  /* DAC1_CLKGEN_EN */
#define CS47L63_DAC1_CLKGEN_EN_SHIFT                               17  /* DAC1_CLKGEN_EN */
#define CS47L63_DAC1_CLKGEN_EN_WIDTH                                1  /* DAC1_CLKGEN_EN */
#define CS47L63_DAC1_OFF_EN                                0x00010000  /* DAC1_OFF_EN */
#define CS47L63_DAC1_OFF_EN_MASK                           0x00010000  /* DAC1_OFF_EN */
#define CS47L63_DAC1_OFF_EN_SHIFT                                  16  /* DAC1_OFF_EN */
#define CS47L63_DAC1_OFF_EN_WIDTH                                   1  /* DAC1_OFF_EN */
#define CS47L63_DAC1_MUTE_50_50                            0x00008000  /* DAC1_MUTE_50_50 */
#define CS47L63_DAC1_MUTE_50_50_MASK                       0x00008000  /* DAC1_MUTE_50_50 */
#define CS47L63_DAC1_MUTE_50_50_SHIFT                              15  /* DAC1_MUTE_50_50 */
#define CS47L63_DAC1_MUTE_50_50_WIDTH                               1  /* DAC1_MUTE_50_50 */
#define CS47L63_DAC1_AMP_BIAS_EN                           0x00004000  /* DAC1_AMP_BIAS_EN */
#define CS47L63_DAC1_AMP_BIAS_EN_MASK                      0x00004000  /* DAC1_AMP_BIAS_EN */
#define CS47L63_DAC1_AMP_BIAS_EN_SHIFT                             14  /* DAC1_AMP_BIAS_EN */
#define CS47L63_DAC1_AMP_BIAS_EN_WIDTH                              1  /* DAC1_AMP_BIAS_EN */
#define CS47L63_DAC1_AMP_CM_EN                             0x00002000  /* DAC1_AMP_CM_EN */
#define CS47L63_DAC1_AMP_CM_EN_MASK                        0x00002000  /* DAC1_AMP_CM_EN */
#define CS47L63_DAC1_AMP_CM_EN_SHIFT                               13  /* DAC1_AMP_CM_EN */
#define CS47L63_DAC1_AMP_CM_EN_WIDTH                                1  /* DAC1_AMP_CM_EN */
#define CS47L63_HP_OVERRIDE_CTL                            0x00001F00  /* HP_OVERRIDE_CTL - [12:8] */
#define CS47L63_HP_OVERRIDE_CTL_MASK                       0x00001F00  /* HP_OVERRIDE_CTL - [12:8] */
#define CS47L63_HP_OVERRIDE_CTL_SHIFT                               8  /* HP_OVERRIDE_CTL - [12:8] */
#define CS47L63_HP_OVERRIDE_CTL_WIDTH                               5  /* HP_OVERRIDE_CTL - [12:8] */
#define CS47L63_DAC1_CM_BUFF_EN                            0x00000080  /* DAC1_CM_BUFF_EN */
#define CS47L63_DAC1_CM_BUFF_EN_MASK                       0x00000080  /* DAC1_CM_BUFF_EN */
#define CS47L63_DAC1_CM_BUFF_EN_SHIFT                               7  /* DAC1_CM_BUFF_EN */
#define CS47L63_DAC1_CM_BUFF_EN_WIDTH                               1  /* DAC1_CM_BUFF_EN */
#define CS47L63_DAC1_OP_CLAMP_EN                           0x00000040  /* DAC1_OP_CLAMP_EN */
#define CS47L63_DAC1_OP_CLAMP_EN_MASK                      0x00000040  /* DAC1_OP_CLAMP_EN */
#define CS47L63_DAC1_OP_CLAMP_EN_SHIFT                              6  /* DAC1_OP_CLAMP_EN */
#define CS47L63_DAC1_OP_CLAMP_EN_WIDTH                              1  /* DAC1_OP_CLAMP_EN */
#define CS47L63_DAC1_INV_EN                                0x00000020  /* DAC1_INV_EN */
#define CS47L63_DAC1_INV_EN_MASK                           0x00000020  /* DAC1_INV_EN */
#define CS47L63_DAC1_INV_EN_SHIFT                                   5  /* DAC1_INV_EN */
#define CS47L63_DAC1_INV_EN_WIDTH                                   1  /* DAC1_INV_EN */
#define CS47L63_DAC1_CPUMP_EN                              0x00000010  /* DAC1_CPUMP_EN */
#define CS47L63_DAC1_CPUMP_EN_MASK                         0x00000010  /* DAC1_CPUMP_EN */
#define CS47L63_DAC1_CPUMP_EN_SHIFT                                 4  /* DAC1_CPUMP_EN */
#define CS47L63_DAC1_CPUMP_EN_WIDTH                                 1  /* DAC1_CPUMP_EN */
#define CS47L63_DAC1_HPAMP_SPARE2_EN                       0x00000008  /* DAC1_HPAMP_SPARE2_EN */
#define CS47L63_DAC1_HPAMP_SPARE2_EN_MASK                  0x00000008  /* DAC1_HPAMP_SPARE2_EN */
#define CS47L63_DAC1_HPAMP_SPARE2_EN_SHIFT                          3  /* DAC1_HPAMP_SPARE2_EN */
#define CS47L63_DAC1_HPAMP_SPARE2_EN_WIDTH                          1  /* DAC1_HPAMP_SPARE2_EN */
#define CS47L63_DAC1_HPAMP_SPARE1_EN                       0x00000004  /* DAC1_HPAMP_SPARE1_EN */
#define CS47L63_DAC1_HPAMP_SPARE1_EN_MASK                  0x00000004  /* DAC1_HPAMP_SPARE1_EN */
#define CS47L63_DAC1_HPAMP_SPARE1_EN_SHIFT                          2  /* DAC1_HPAMP_SPARE1_EN */
#define CS47L63_DAC1_HPAMP_SPARE1_EN_WIDTH                          1  /* DAC1_HPAMP_SPARE1_EN */
#define CS47L63_DAC1_HPAMP_OP_EN                           0x00000002  /* DAC1_HPAMP_OP_EN */
#define CS47L63_DAC1_HPAMP_OP_EN_MASK                      0x00000002  /* DAC1_HPAMP_OP_EN */
#define CS47L63_DAC1_HPAMP_OP_EN_SHIFT                              1  /* DAC1_HPAMP_OP_EN */
#define CS47L63_DAC1_HPAMP_OP_EN_WIDTH                              1  /* DAC1_HPAMP_OP_EN */
#define CS47L63_DAC1_HPAMP_IP_EN                           0x00000001  /* DAC1_HPAMP_IP_EN */
#define CS47L63_DAC1_HPAMP_IP_EN_MASK                      0x00000001  /* DAC1_HPAMP_IP_EN */
#define CS47L63_DAC1_HPAMP_IP_EN_SHIFT                              0  /* DAC1_HPAMP_IP_EN */
#define CS47L63_DAC1_HPAMP_IP_EN_WIDTH                              1  /* DAC1_HPAMP_IP_EN */

/*
 * R267 (0x4D6C) - DAC_IF_CONTROL_2
 */
#define CS47L63_MOD_DITH_TRIANGLE                          0x80000000  /* MOD_DITH_TRIANGLE */
#define CS47L63_MOD_DITH_TRIANGLE_MASK                     0x80000000  /* MOD_DITH_TRIANGLE */
#define CS47L63_MOD_DITH_TRIANGLE_SHIFT                            31  /* MOD_DITH_TRIANGLE */
#define CS47L63_MOD_DITH_TRIANGLE_WIDTH                             1  /* MOD_DITH_TRIANGLE */
#define CS47L63_MOD_DITH_EN                                0x40000000  /* MOD_DITH_EN */
#define CS47L63_MOD_DITH_EN_MASK                           0x40000000  /* MOD_DITH_EN */
#define CS47L63_MOD_DITH_EN_SHIFT                                  30  /* MOD_DITH_EN */
#define CS47L63_MOD_DITH_EN_WIDTH                                   1  /* MOD_DITH_EN */
#define CS47L63_MOD_FIR_THIRD_DELAY                        0x38000000  /* MOD_FIR_THIRD_DELAY - [29:27] */
#define CS47L63_MOD_FIR_THIRD_DELAY_MASK                   0x38000000  /* MOD_FIR_THIRD_DELAY - [29:27] */
#define CS47L63_MOD_FIR_THIRD_DELAY_SHIFT                          27  /* MOD_FIR_THIRD_DELAY - [29:27] */
#define CS47L63_MOD_FIR_THIRD_DELAY_WIDTH                           3  /* MOD_FIR_THIRD_DELAY - [29:27] */
#define CS47L63_MOD_FIR_SECOND_DELAY                       0x07000000  /* MOD_FIR_SECOND_DELAY - [26:24] */
#define CS47L63_MOD_FIR_SECOND_DELAY_MASK                  0x07000000  /* MOD_FIR_SECOND_DELAY - [26:24] */
#define CS47L63_MOD_FIR_SECOND_DELAY_SHIFT                         24  /* MOD_FIR_SECOND_DELAY - [26:24] */
#define CS47L63_MOD_FIR_SECOND_DELAY_WIDTH                          3  /* MOD_FIR_SECOND_DELAY - [26:24] */
#define CS47L63_MOD_FIR_FIRST_DELAY                        0x00E00000  /* MOD_FIR_FIRST_DELAY - [23:21] */
#define CS47L63_MOD_FIR_FIRST_DELAY_MASK                   0x00E00000  /* MOD_FIR_FIRST_DELAY - [23:21] */
#define CS47L63_MOD_FIR_FIRST_DELAY_SHIFT                          21  /* MOD_FIR_FIRST_DELAY - [23:21] */
#define CS47L63_MOD_FIR_FIRST_DELAY_WIDTH                           3  /* MOD_FIR_FIRST_DELAY - [23:21] */
#define CS47L63_MOD_MANUAL_NTF_CFG                         0x00180000  /* MOD_MANUAL_NTF_CFG - [20:19] */
#define CS47L63_MOD_MANUAL_NTF_CFG_MASK                    0x00180000  /* MOD_MANUAL_NTF_CFG - [20:19] */
#define CS47L63_MOD_MANUAL_NTF_CFG_SHIFT                           19  /* MOD_MANUAL_NTF_CFG - [20:19] */
#define CS47L63_MOD_MANUAL_NTF_CFG_WIDTH                            2  /* MOD_MANUAL_NTF_CFG - [20:19] */
#define CS47L63_MOD_AUTO_NTF_CFG                           0x00040000  /* MOD_AUTO_NTF_CFG */
#define CS47L63_MOD_AUTO_NTF_CFG_MASK                      0x00040000  /* MOD_AUTO_NTF_CFG */
#define CS47L63_MOD_AUTO_NTF_CFG_SHIFT                             18  /* MOD_AUTO_NTF_CFG */
#define CS47L63_MOD_AUTO_NTF_CFG_WIDTH                              1  /* MOD_AUTO_NTF_CFG */
#define CS47L63_MOD_FEEDBACK_CFG                           0x00030000  /* MOD_FEEDBACK_CFG - [17:16] */
#define CS47L63_MOD_FEEDBACK_CFG_MASK                      0x00030000  /* MOD_FEEDBACK_CFG - [17:16] */
#define CS47L63_MOD_FEEDBACK_CFG_SHIFT                             16  /* MOD_FEEDBACK_CFG - [17:16] */
#define CS47L63_MOD_FEEDBACK_CFG_WIDTH                              2  /* MOD_FEEDBACK_CFG - [17:16] */
#define CS47L63_MOD_CLIPPER_LEVEL                          0x0000FFFF  /* MOD_CLIPPER_LEVEL - [15:0] */
#define CS47L63_MOD_CLIPPER_LEVEL_MASK                     0x0000FFFF  /* MOD_CLIPPER_LEVEL - [15:0] */
#define CS47L63_MOD_CLIPPER_LEVEL_SHIFT                             0  /* MOD_CLIPPER_LEVEL - [15:0] */
#define CS47L63_MOD_CLIPPER_LEVEL_WIDTH                            16  /* MOD_CLIPPER_LEVEL - [15:0] */

/*
 * R268 (0x4D70) - DAC_IF_TEST_1
 */
#define CS47L63_DAC1_ABBIAS_CTRL                           0xF0000000  /* DAC1_ABBIAS_CTRL - [31:28] */
#define CS47L63_DAC1_ABBIAS_CTRL_MASK                      0xF0000000  /* DAC1_ABBIAS_CTRL - [31:28] */
#define CS47L63_DAC1_ABBIAS_CTRL_SHIFT                             28  /* DAC1_ABBIAS_CTRL - [31:28] */
#define CS47L63_DAC1_ABBIAS_CTRL_WIDTH                              4  /* DAC1_ABBIAS_CTRL - [31:28] */
#define CS47L63_DAC1_ABDIODE_CTRL                          0x0C000000  /* DAC1_ABDIODE_CTRL - [27:26] */
#define CS47L63_DAC1_ABDIODE_CTRL_MASK                     0x0C000000  /* DAC1_ABDIODE_CTRL - [27:26] */
#define CS47L63_DAC1_ABDIODE_CTRL_SHIFT                            26  /* DAC1_ABDIODE_CTRL - [27:26] */
#define CS47L63_DAC1_ABDIODE_CTRL_WIDTH                             2  /* DAC1_ABDIODE_CTRL - [27:26] */
#define CS47L63_DAC1_DMYFB_ENA                             0x02000000  /* DAC1_DMYFB_ENA */
#define CS47L63_DAC1_DMYFB_ENA_MASK                        0x02000000  /* DAC1_DMYFB_ENA */
#define CS47L63_DAC1_DMYFB_ENA_SHIFT                               25  /* DAC1_DMYFB_ENA */
#define CS47L63_DAC1_DMYFB_ENA_WIDTH                                1  /* DAC1_DMYFB_ENA */
#define CS47L63_DAC1_X2BIAS_ENA                            0x01000000  /* DAC1_X2BIAS_ENA */
#define CS47L63_DAC1_X2BIAS_ENA_MASK                       0x01000000  /* DAC1_X2BIAS_ENA */
#define CS47L63_DAC1_X2BIAS_ENA_SHIFT                              24  /* DAC1_X2BIAS_ENA */
#define CS47L63_DAC1_X2BIAS_ENA_WIDTH                               1  /* DAC1_X2BIAS_ENA */
#define CS47L63_DAC1_SS_VAR_SEL                            0x00E00000  /* DAC1_SS_VAR_SEL - [23:21] */
#define CS47L63_DAC1_SS_VAR_SEL_MASK                       0x00E00000  /* DAC1_SS_VAR_SEL - [23:21] */
#define CS47L63_DAC1_SS_VAR_SEL_SHIFT                              21  /* DAC1_SS_VAR_SEL - [23:21] */
#define CS47L63_DAC1_SS_VAR_SEL_WIDTH                               3  /* DAC1_SS_VAR_SEL - [23:21] */
#define CS47L63_DAC1_VIS_EN                                0x00100000  /* DAC1_VIS_EN */
#define CS47L63_DAC1_VIS_EN_MASK                           0x00100000  /* DAC1_VIS_EN */
#define CS47L63_DAC1_VIS_EN_SHIFT                                  20  /* DAC1_VIS_EN */
#define CS47L63_DAC1_VIS_EN_WIDTH                                   1  /* DAC1_VIS_EN */
#define CS47L63_MOD_CLIPPER_EN                             0x00040000  /* MOD_CLIPPER_EN */
#define CS47L63_MOD_CLIPPER_EN_MASK                        0x00040000  /* MOD_CLIPPER_EN */
#define CS47L63_MOD_CLIPPER_EN_SHIFT                               18  /* MOD_CLIPPER_EN */
#define CS47L63_MOD_CLIPPER_EN_WIDTH                                1  /* MOD_CLIPPER_EN */
#define CS47L63_DAC1_VOD_CTL                               0x00030000  /* DAC1_VOD_CTL - [17:16] */
#define CS47L63_DAC1_VOD_CTL_MASK                          0x00030000  /* DAC1_VOD_CTL - [17:16] */
#define CS47L63_DAC1_VOD_CTL_SHIFT                                 16  /* DAC1_VOD_CTL - [17:16] */
#define CS47L63_DAC1_VOD_CTL_WIDTH                                  2  /* DAC1_VOD_CTL - [17:16] */
#define CS47L63_HP1L_CFG                                   0x0000E000  /* HP1L_CFG - [15:13] */
#define CS47L63_HP1L_CFG_MASK                              0x0000E000  /* HP1L_CFG - [15:13] */
#define CS47L63_HP1L_CFG_SHIFT                                     13  /* HP1L_CFG - [15:13] */
#define CS47L63_HP1L_CFG_WIDTH                                      3  /* HP1L_CFG - [15:13] */
#define CS47L63_ITL_CTRL                                   0x00001C00  /* ITL_CTRL - [12:10] */
#define CS47L63_ITL_CTRL_MASK                              0x00001C00  /* ITL_CTRL - [12:10] */
#define CS47L63_ITL_CTRL_SHIFT                                     10  /* ITL_CTRL - [12:10] */
#define CS47L63_ITL_CTRL_WIDTH                                      3  /* ITL_CTRL - [12:10] */
#define CS47L63_IPCAS_CTRL                                 0x00000380  /* IPCAS_CTRL - [9:7] */
#define CS47L63_IPCAS_CTRL_MASK                            0x00000380  /* IPCAS_CTRL - [9:7] */
#define CS47L63_IPCAS_CTRL_SHIFT                                    7  /* IPCAS_CTRL - [9:7] */
#define CS47L63_IPCAS_CTRL_WIDTH                                    3  /* IPCAS_CTRL - [9:7] */
#define CS47L63_INCAS_CTRL_B2_B1                           0x00000060  /* INCAS_CTRL_B2_B1 - [6:5] */
#define CS47L63_INCAS_CTRL_B2_B1_MASK                      0x00000060  /* INCAS_CTRL_B2_B1 - [6:5] */
#define CS47L63_INCAS_CTRL_B2_B1_SHIFT                              5  /* INCAS_CTRL_B2_B1 - [6:5] */
#define CS47L63_INCAS_CTRL_B2_B1_WIDTH                              2  /* INCAS_CTRL_B2_B1 - [6:5] */
#define CS47L63_DAC1_DRE_HALFBIAS                          0x00000010  /* DAC1_DRE_HALFBIAS */
#define CS47L63_DAC1_DRE_HALFBIAS_MASK                     0x00000010  /* DAC1_DRE_HALFBIAS */
#define CS47L63_DAC1_DRE_HALFBIAS_SHIFT                             4  /* DAC1_DRE_HALFBIAS */
#define CS47L63_DAC1_DRE_HALFBIAS_WIDTH                             1  /* DAC1_DRE_HALFBIAS */
#define CS47L63_INCAS_CTRL_B0                              0x00000008  /* INCAS_CTRL_B0 */
#define CS47L63_INCAS_CTRL_B0_MASK                         0x00000008  /* INCAS_CTRL_B0 */
#define CS47L63_INCAS_CTRL_B0_SHIFT                                 3  /* INCAS_CTRL_B0 */
#define CS47L63_INCAS_CTRL_B0_WIDTH                                 1  /* INCAS_CTRL_B0 */
#define CS47L63_DAC1_TST_3MHZ_CLKGEN                       0x00000004  /* DAC1_TST_3MHZ_CLKGEN */
#define CS47L63_DAC1_TST_3MHZ_CLKGEN_MASK                  0x00000004  /* DAC1_TST_3MHZ_CLKGEN */
#define CS47L63_DAC1_TST_3MHZ_CLKGEN_SHIFT                          2  /* DAC1_TST_3MHZ_CLKGEN */
#define CS47L63_DAC1_TST_3MHZ_CLKGEN_WIDTH                          1  /* DAC1_TST_3MHZ_CLKGEN */
#define CS47L63_DAC1_VCM_0P25VA                            0x00000002  /* DAC1_VCM_0P25VA */
#define CS47L63_DAC1_VCM_0P25VA_MASK                       0x00000002  /* DAC1_VCM_0P25VA */
#define CS47L63_DAC1_VCM_0P25VA_SHIFT                               1  /* DAC1_VCM_0P25VA */
#define CS47L63_DAC1_VCM_0P25VA_WIDTH                               1  /* DAC1_VCM_0P25VA */
#define CS47L63_DAC1_VCM_0P5VA                             0x00000001  /* DAC1_VCM_0P5VA */
#define CS47L63_DAC1_VCM_0P5VA_MASK                        0x00000001  /* DAC1_VCM_0P5VA */
#define CS47L63_DAC1_VCM_0P5VA_SHIFT                                0  /* DAC1_VCM_0P5VA */
#define CS47L63_DAC1_VCM_0P5VA_WIDTH                                1  /* DAC1_VCM_0P5VA */

/*
 * R269 (0x4D74) - DAC_IF_TRIM_1
 */
#define CS47L63_DAC1_OFF_TRIM_MASK                         0x03FFFFFF  /* DAC1_OFF_TRIM - [25:0] */
#define CS47L63_DAC1_OFF_TRIM_SHIFT                                 0  /* DAC1_OFF_TRIM - [25:0] */
#define CS47L63_DAC1_OFF_TRIM_WIDTH                                26  /* DAC1_OFF_TRIM - [25:0] */

/*
 * R270 (0x4D78) - DAC_IF_CONTROL_3
 */
#define CS47L63_CM_CLAMP_EN                                0x00000004  /* CM_CLAMP_EN */
#define CS47L63_CM_CLAMP_EN_MASK                           0x00000004  /* CM_CLAMP_EN */
#define CS47L63_CM_CLAMP_EN_SHIFT                                   2  /* CM_CLAMP_EN */
#define CS47L63_CM_CLAMP_EN_WIDTH                                   1  /* CM_CLAMP_EN */
#define CS47L63_REAL_FB_EN                                 0x00000002  /* REAL_FB_EN */
#define CS47L63_REAL_FB_EN_MASK                            0x00000002  /* REAL_FB_EN */
#define CS47L63_REAL_FB_EN_SHIFT                                    1  /* REAL_FB_EN */
#define CS47L63_REAL_FB_EN_WIDTH                                    1  /* REAL_FB_EN */
#define CS47L63_GNDSW_EN                                   0x00000001  /* GNDSW_EN */
#define CS47L63_GNDSW_EN_MASK                              0x00000001  /* GNDSW_EN */
#define CS47L63_GNDSW_EN_SHIFT                                      0  /* GNDSW_EN */
#define CS47L63_GNDSW_EN_WIDTH                                      1  /* GNDSW_EN */

/*
 * R271 (0x6000) - ASP1_ENABLES1
 */
#define CS47L63_ASP1_RX8_EN                                0x00800000  /* ASP1_RX8_EN */
#define CS47L63_ASP1_RX8_EN_MASK                           0x00800000  /* ASP1_RX8_EN */
#define CS47L63_ASP1_RX8_EN_SHIFT                                  23  /* ASP1_RX8_EN */
#define CS47L63_ASP1_RX8_EN_WIDTH                                   1  /* ASP1_RX8_EN */
#define CS47L63_ASP1_RX7_EN                                0x00400000  /* ASP1_RX7_EN */
#define CS47L63_ASP1_RX7_EN_MASK                           0x00400000  /* ASP1_RX7_EN */
#define CS47L63_ASP1_RX7_EN_SHIFT                                  22  /* ASP1_RX7_EN */
#define CS47L63_ASP1_RX7_EN_WIDTH                                   1  /* ASP1_RX7_EN */
#define CS47L63_ASP1_RX6_EN                                0x00200000  /* ASP1_RX6_EN */
#define CS47L63_ASP1_RX6_EN_MASK                           0x00200000  /* ASP1_RX6_EN */
#define CS47L63_ASP1_RX6_EN_SHIFT                                  21  /* ASP1_RX6_EN */
#define CS47L63_ASP1_RX6_EN_WIDTH                                   1  /* ASP1_RX6_EN */
#define CS47L63_ASP1_RX5_EN                                0x00100000  /* ASP1_RX5_EN */
#define CS47L63_ASP1_RX5_EN_MASK                           0x00100000  /* ASP1_RX5_EN */
#define CS47L63_ASP1_RX5_EN_SHIFT                                  20  /* ASP1_RX5_EN */
#define CS47L63_ASP1_RX5_EN_WIDTH                                   1  /* ASP1_RX5_EN */
#define CS47L63_ASP1_RX4_EN                                0x00080000  /* ASP1_RX4_EN */
#define CS47L63_ASP1_RX4_EN_MASK                           0x00080000  /* ASP1_RX4_EN */
#define CS47L63_ASP1_RX4_EN_SHIFT                                  19  /* ASP1_RX4_EN */
#define CS47L63_ASP1_RX4_EN_WIDTH                                   1  /* ASP1_RX4_EN */
#define CS47L63_ASP1_RX3_EN                                0x00040000  /* ASP1_RX3_EN */
#define CS47L63_ASP1_RX3_EN_MASK                           0x00040000  /* ASP1_RX3_EN */
#define CS47L63_ASP1_RX3_EN_SHIFT                                  18  /* ASP1_RX3_EN */
#define CS47L63_ASP1_RX3_EN_WIDTH                                   1  /* ASP1_RX3_EN */
#define CS47L63_ASP1_RX2_EN                                0x00020000  /* ASP1_RX2_EN */
#define CS47L63_ASP1_RX2_EN_MASK                           0x00020000  /* ASP1_RX2_EN */
#define CS47L63_ASP1_RX2_EN_SHIFT                                  17  /* ASP1_RX2_EN */
#define CS47L63_ASP1_RX2_EN_WIDTH                                   1  /* ASP1_RX2_EN */
#define CS47L63_ASP1_RX1_EN                                0x00010000  /* ASP1_RX1_EN */
#define CS47L63_ASP1_RX1_EN_MASK                           0x00010000  /* ASP1_RX1_EN */
#define CS47L63_ASP1_RX1_EN_SHIFT                                  16  /* ASP1_RX1_EN */
#define CS47L63_ASP1_RX1_EN_WIDTH                                   1  /* ASP1_RX1_EN */
#define CS47L63_ASP1_TX8_EN                                0x00000080  /* ASP1_TX8_EN */
#define CS47L63_ASP1_TX8_EN_MASK                           0x00000080  /* ASP1_TX8_EN */
#define CS47L63_ASP1_TX8_EN_SHIFT                                   7  /* ASP1_TX8_EN */
#define CS47L63_ASP1_TX8_EN_WIDTH                                   1  /* ASP1_TX8_EN */
#define CS47L63_ASP1_TX7_EN                                0x00000040  /* ASP1_TX7_EN */
#define CS47L63_ASP1_TX7_EN_MASK                           0x00000040  /* ASP1_TX7_EN */
#define CS47L63_ASP1_TX7_EN_SHIFT                                   6  /* ASP1_TX7_EN */
#define CS47L63_ASP1_TX7_EN_WIDTH                                   1  /* ASP1_TX7_EN */
#define CS47L63_ASP1_TX6_EN                                0x00000020  /* ASP1_TX6_EN */
#define CS47L63_ASP1_TX6_EN_MASK                           0x00000020  /* ASP1_TX6_EN */
#define CS47L63_ASP1_TX6_EN_SHIFT                                   5  /* ASP1_TX6_EN */
#define CS47L63_ASP1_TX6_EN_WIDTH                                   1  /* ASP1_TX6_EN */
#define CS47L63_ASP1_TX5_EN                                0x00000010  /* ASP1_TX5_EN */
#define CS47L63_ASP1_TX5_EN_MASK                           0x00000010  /* ASP1_TX5_EN */
#define CS47L63_ASP1_TX5_EN_SHIFT                                   4  /* ASP1_TX5_EN */
#define CS47L63_ASP1_TX5_EN_WIDTH                                   1  /* ASP1_TX5_EN */
#define CS47L63_ASP1_TX4_EN                                0x00000008  /* ASP1_TX4_EN */
#define CS47L63_ASP1_TX4_EN_MASK                           0x00000008  /* ASP1_TX4_EN */
#define CS47L63_ASP1_TX4_EN_SHIFT                                   3  /* ASP1_TX4_EN */
#define CS47L63_ASP1_TX4_EN_WIDTH                                   1  /* ASP1_TX4_EN */
#define CS47L63_ASP1_TX3_EN                                0x00000004  /* ASP1_TX3_EN */
#define CS47L63_ASP1_TX3_EN_MASK                           0x00000004  /* ASP1_TX3_EN */
#define CS47L63_ASP1_TX3_EN_SHIFT                                   2  /* ASP1_TX3_EN */
#define CS47L63_ASP1_TX3_EN_WIDTH                                   1  /* ASP1_TX3_EN */
#define CS47L63_ASP1_TX2_EN                                0x00000002  /* ASP1_TX2_EN */
#define CS47L63_ASP1_TX2_EN_MASK                           0x00000002  /* ASP1_TX2_EN */
#define CS47L63_ASP1_TX2_EN_SHIFT                                   1  /* ASP1_TX2_EN */
#define CS47L63_ASP1_TX2_EN_WIDTH                                   1  /* ASP1_TX2_EN */
#define CS47L63_ASP1_TX1_EN                                0x00000001  /* ASP1_TX1_EN */
#define CS47L63_ASP1_TX1_EN_MASK                           0x00000001  /* ASP1_TX1_EN */
#define CS47L63_ASP1_TX1_EN_SHIFT                                   0  /* ASP1_TX1_EN */
#define CS47L63_ASP1_TX1_EN_WIDTH                                   1  /* ASP1_TX1_EN */

/*
 * R272 (0x6004) - ASP1_CONTROL1
 */
#define CS47L63_ASP1_RATE                                  0x00001F00  /* ASP1_RATE - [12:8] */
#define CS47L63_ASP1_RATE_MASK                             0x00001F00  /* ASP1_RATE - [12:8] */
#define CS47L63_ASP1_RATE_SHIFT                                     8  /* ASP1_RATE - [12:8] */
#define CS47L63_ASP1_RATE_WIDTH                                     5  /* ASP1_RATE - [12:8] */
#define CS47L63_ASP1_BCLK_FREQ                             0x0000003F  /* ASP1_BCLK_FREQ - [5:0] */
#define CS47L63_ASP1_BCLK_FREQ_MASK                        0x0000003F  /* ASP1_BCLK_FREQ - [5:0] */
#define CS47L63_ASP1_BCLK_FREQ_SHIFT                                0  /* ASP1_BCLK_FREQ - [5:0] */
#define CS47L63_ASP1_BCLK_FREQ_WIDTH                                6  /* ASP1_BCLK_FREQ - [5:0] */

/*
 * R273 (0x6008) - ASP1_CONTROL2
 */
#define CS47L63_ASP1_RX_WIDTH                              0xFF000000  /* ASP1_RX_WIDTH - [31:24] */
#define CS47L63_ASP1_RX_WIDTH_MASK                         0xFF000000  /* ASP1_RX_WIDTH - [31:24] */
#define CS47L63_ASP1_RX_WIDTH_SHIFT                                24  /* ASP1_RX_WIDTH - [31:24] */
#define CS47L63_ASP1_RX_WIDTH_WIDTH                                 8  /* ASP1_RX_WIDTH - [31:24] */
#define CS47L63_ASP1_TX_WIDTH                              0x00FF0000  /* ASP1_TX_WIDTH - [23:16] */
#define CS47L63_ASP1_TX_WIDTH_MASK                         0x00FF0000  /* ASP1_TX_WIDTH - [23:16] */
#define CS47L63_ASP1_TX_WIDTH_SHIFT                                16  /* ASP1_TX_WIDTH - [23:16] */
#define CS47L63_ASP1_TX_WIDTH_WIDTH                                 8  /* ASP1_TX_WIDTH - [23:16] */
#define CS47L63_ASP1_FMT                                   0x00000700  /* ASP1_FMT - [10:8] */
#define CS47L63_ASP1_FMT_MASK                              0x00000700  /* ASP1_FMT - [10:8] */
#define CS47L63_ASP1_FMT_SHIFT                                      8  /* ASP1_FMT - [10:8] */
#define CS47L63_ASP1_FMT_WIDTH                                      3  /* ASP1_FMT - [10:8] */
#define CS47L63_ASP1_BCLK_INV                              0x00000040  /* ASP1_BCLK_INV */
#define CS47L63_ASP1_BCLK_INV_MASK                         0x00000040  /* ASP1_BCLK_INV */
#define CS47L63_ASP1_BCLK_INV_SHIFT                                 6  /* ASP1_BCLK_INV */
#define CS47L63_ASP1_BCLK_INV_WIDTH                                 1  /* ASP1_BCLK_INV */
#define CS47L63_ASP1_BCLK_FRC                              0x00000020  /* ASP1_BCLK_FRC */
#define CS47L63_ASP1_BCLK_FRC_MASK                         0x00000020  /* ASP1_BCLK_FRC */
#define CS47L63_ASP1_BCLK_FRC_SHIFT                                 5  /* ASP1_BCLK_FRC */
#define CS47L63_ASP1_BCLK_FRC_WIDTH                                 1  /* ASP1_BCLK_FRC */
#define CS47L63_ASP1_BCLK_MSTR                             0x00000010  /* ASP1_BCLK_MSTR */
#define CS47L63_ASP1_BCLK_MSTR_MASK                        0x00000010  /* ASP1_BCLK_MSTR */
#define CS47L63_ASP1_BCLK_MSTR_SHIFT                                4  /* ASP1_BCLK_MSTR */
#define CS47L63_ASP1_BCLK_MSTR_WIDTH                                1  /* ASP1_BCLK_MSTR */
#define CS47L63_ASP1_FSYNC_INV                             0x00000004  /* ASP1_FSYNC_INV */
#define CS47L63_ASP1_FSYNC_INV_MASK                        0x00000004  /* ASP1_FSYNC_INV */
#define CS47L63_ASP1_FSYNC_INV_SHIFT                                2  /* ASP1_FSYNC_INV */
#define CS47L63_ASP1_FSYNC_INV_WIDTH                                1  /* ASP1_FSYNC_INV */
#define CS47L63_ASP1_FSYNC_FRC                             0x00000002  /* ASP1_FSYNC_FRC */
#define CS47L63_ASP1_FSYNC_FRC_MASK                        0x00000002  /* ASP1_FSYNC_FRC */
#define CS47L63_ASP1_FSYNC_FRC_SHIFT                                1  /* ASP1_FSYNC_FRC */
#define CS47L63_ASP1_FSYNC_FRC_WIDTH                                1  /* ASP1_FSYNC_FRC */
#define CS47L63_ASP1_FSYNC_MSTR                            0x00000001  /* ASP1_FSYNC_MSTR */
#define CS47L63_ASP1_FSYNC_MSTR_MASK                       0x00000001  /* ASP1_FSYNC_MSTR */
#define CS47L63_ASP1_FSYNC_MSTR_SHIFT                               0  /* ASP1_FSYNC_MSTR */
#define CS47L63_ASP1_FSYNC_MSTR_WIDTH                               1  /* ASP1_FSYNC_MSTR */

/*
 * R274 (0x600C) - ASP1_CONTROL3
 */
#define CS47L63_ASP1_DOUT_HIZ_DLY                          0x00000300  /* ASP1_DOUT_HIZ_DLY - [9:8] */
#define CS47L63_ASP1_DOUT_HIZ_DLY_MASK                     0x00000300  /* ASP1_DOUT_HIZ_DLY - [9:8] */
#define CS47L63_ASP1_DOUT_HIZ_DLY_SHIFT                             8  /* ASP1_DOUT_HIZ_DLY - [9:8] */
#define CS47L63_ASP1_DOUT_HIZ_DLY_WIDTH                             2  /* ASP1_DOUT_HIZ_DLY - [9:8] */
#define CS47L63_ASP1_DOUT_HIZ_CTRL                         0x00000003  /* ASP1_DOUT_HIZ_CTRL - [1:0] */
#define CS47L63_ASP1_DOUT_HIZ_CTRL_MASK                    0x00000003  /* ASP1_DOUT_HIZ_CTRL - [1:0] */
#define CS47L63_ASP1_DOUT_HIZ_CTRL_SHIFT                            0  /* ASP1_DOUT_HIZ_CTRL - [1:0] */
#define CS47L63_ASP1_DOUT_HIZ_CTRL_WIDTH                            2  /* ASP1_DOUT_HIZ_CTRL - [1:0] */

/*
 * R275 (0x6010) - ASP1_FRAME_CONTROL1
 */
#define CS47L63_ASP1_TX4_SLOT                              0x3F000000  /* ASP1_TX4_SLOT - [29:24] */
#define CS47L63_ASP1_TX4_SLOT_MASK                         0x3F000000  /* ASP1_TX4_SLOT - [29:24] */
#define CS47L63_ASP1_TX4_SLOT_SHIFT                                24  /* ASP1_TX4_SLOT - [29:24] */
#define CS47L63_ASP1_TX4_SLOT_WIDTH                                 6  /* ASP1_TX4_SLOT - [29:24] */
#define CS47L63_ASP1_TX3_SLOT                              0x003F0000  /* ASP1_TX3_SLOT - [21:16] */
#define CS47L63_ASP1_TX3_SLOT_MASK                         0x003F0000  /* ASP1_TX3_SLOT - [21:16] */
#define CS47L63_ASP1_TX3_SLOT_SHIFT                                16  /* ASP1_TX3_SLOT - [21:16] */
#define CS47L63_ASP1_TX3_SLOT_WIDTH                                 6  /* ASP1_TX3_SLOT - [21:16] */
#define CS47L63_ASP1_TX2_SLOT                              0x00003F00  /* ASP1_TX2_SLOT - [13:8] */
#define CS47L63_ASP1_TX2_SLOT_MASK                         0x00003F00  /* ASP1_TX2_SLOT - [13:8] */
#define CS47L63_ASP1_TX2_SLOT_SHIFT                                 8  /* ASP1_TX2_SLOT - [13:8] */
#define CS47L63_ASP1_TX2_SLOT_WIDTH                                 6  /* ASP1_TX2_SLOT - [13:8] */
#define CS47L63_ASP1_TX1_SLOT                              0x0000003F  /* ASP1_TX1_SLOT - [5:0] */
#define CS47L63_ASP1_TX1_SLOT_MASK                         0x0000003F  /* ASP1_TX1_SLOT - [5:0] */
#define CS47L63_ASP1_TX1_SLOT_SHIFT                                 0  /* ASP1_TX1_SLOT - [5:0] */
#define CS47L63_ASP1_TX1_SLOT_WIDTH                                 6  /* ASP1_TX1_SLOT - [5:0] */

/*
 * R276 (0x6014) - ASP1_FRAME_CONTROL2
 */
#define CS47L63_ASP1_TX8_SLOT                              0x3F000000  /* ASP1_TX8_SLOT - [29:24] */
#define CS47L63_ASP1_TX8_SLOT_MASK                         0x3F000000  /* ASP1_TX8_SLOT - [29:24] */
#define CS47L63_ASP1_TX8_SLOT_SHIFT                                24  /* ASP1_TX8_SLOT - [29:24] */
#define CS47L63_ASP1_TX8_SLOT_WIDTH                                 6  /* ASP1_TX8_SLOT - [29:24] */
#define CS47L63_ASP1_TX7_SLOT                              0x003F0000  /* ASP1_TX7_SLOT - [21:16] */
#define CS47L63_ASP1_TX7_SLOT_MASK                         0x003F0000  /* ASP1_TX7_SLOT - [21:16] */
#define CS47L63_ASP1_TX7_SLOT_SHIFT                                16  /* ASP1_TX7_SLOT - [21:16] */
#define CS47L63_ASP1_TX7_SLOT_WIDTH                                 6  /* ASP1_TX7_SLOT - [21:16] */
#define CS47L63_ASP1_TX6_SLOT                              0x00003F00  /* ASP1_TX6_SLOT - [13:8] */
#define CS47L63_ASP1_TX6_SLOT_MASK                         0x00003F00  /* ASP1_TX6_SLOT - [13:8] */
#define CS47L63_ASP1_TX6_SLOT_SHIFT                                 8  /* ASP1_TX6_SLOT - [13:8] */
#define CS47L63_ASP1_TX6_SLOT_WIDTH                                 6  /* ASP1_TX6_SLOT - [13:8] */
#define CS47L63_ASP1_TX5_SLOT                              0x0000003F  /* ASP1_TX5_SLOT - [5:0] */
#define CS47L63_ASP1_TX5_SLOT_MASK                         0x0000003F  /* ASP1_TX5_SLOT - [5:0] */
#define CS47L63_ASP1_TX5_SLOT_SHIFT                                 0  /* ASP1_TX5_SLOT - [5:0] */
#define CS47L63_ASP1_TX5_SLOT_WIDTH                                 6  /* ASP1_TX5_SLOT - [5:0] */

/*
 * R277 (0x6020) - ASP1_FRAME_CONTROL5
 */
#define CS47L63_ASP1_RX4_SLOT                              0x3F000000  /* ASP1_RX4_SLOT - [29:24] */
#define CS47L63_ASP1_RX4_SLOT_MASK                         0x3F000000  /* ASP1_RX4_SLOT - [29:24] */
#define CS47L63_ASP1_RX4_SLOT_SHIFT                                24  /* ASP1_RX4_SLOT - [29:24] */
#define CS47L63_ASP1_RX4_SLOT_WIDTH                                 6  /* ASP1_RX4_SLOT - [29:24] */
#define CS47L63_ASP1_RX3_SLOT                              0x003F0000  /* ASP1_RX3_SLOT - [21:16] */
#define CS47L63_ASP1_RX3_SLOT_MASK                         0x003F0000  /* ASP1_RX3_SLOT - [21:16] */
#define CS47L63_ASP1_RX3_SLOT_SHIFT                                16  /* ASP1_RX3_SLOT - [21:16] */
#define CS47L63_ASP1_RX3_SLOT_WIDTH                                 6  /* ASP1_RX3_SLOT - [21:16] */
#define CS47L63_ASP1_RX2_SLOT                              0x00003F00  /* ASP1_RX2_SLOT - [13:8] */
#define CS47L63_ASP1_RX2_SLOT_MASK                         0x00003F00  /* ASP1_RX2_SLOT - [13:8] */
#define CS47L63_ASP1_RX2_SLOT_SHIFT                                 8  /* ASP1_RX2_SLOT - [13:8] */
#define CS47L63_ASP1_RX2_SLOT_WIDTH                                 6  /* ASP1_RX2_SLOT - [13:8] */
#define CS47L63_ASP1_RX1_SLOT                              0x0000003F  /* ASP1_RX1_SLOT - [5:0] */
#define CS47L63_ASP1_RX1_SLOT_MASK                         0x0000003F  /* ASP1_RX1_SLOT - [5:0] */
#define CS47L63_ASP1_RX1_SLOT_SHIFT                                 0  /* ASP1_RX1_SLOT - [5:0] */
#define CS47L63_ASP1_RX1_SLOT_WIDTH                                 6  /* ASP1_RX1_SLOT - [5:0] */

/*
 * R278 (0x6024) - ASP1_FRAME_CONTROL6
 */
#define CS47L63_ASP1_RX8_SLOT                              0x3F000000  /* ASP1_RX8_SLOT - [29:24] */
#define CS47L63_ASP1_RX8_SLOT_MASK                         0x3F000000  /* ASP1_RX8_SLOT - [29:24] */
#define CS47L63_ASP1_RX8_SLOT_SHIFT                                24  /* ASP1_RX8_SLOT - [29:24] */
#define CS47L63_ASP1_RX8_SLOT_WIDTH                                 6  /* ASP1_RX8_SLOT - [29:24] */
#define CS47L63_ASP1_RX7_SLOT                              0x003F0000  /* ASP1_RX7_SLOT - [21:16] */
#define CS47L63_ASP1_RX7_SLOT_MASK                         0x003F0000  /* ASP1_RX7_SLOT - [21:16] */
#define CS47L63_ASP1_RX7_SLOT_SHIFT                                16  /* ASP1_RX7_SLOT - [21:16] */
#define CS47L63_ASP1_RX7_SLOT_WIDTH                                 6  /* ASP1_RX7_SLOT - [21:16] */
#define CS47L63_ASP1_RX6_SLOT                              0x00003F00  /* ASP1_RX6_SLOT - [13:8] */
#define CS47L63_ASP1_RX6_SLOT_MASK                         0x00003F00  /* ASP1_RX6_SLOT - [13:8] */
#define CS47L63_ASP1_RX6_SLOT_SHIFT                                 8  /* ASP1_RX6_SLOT - [13:8] */
#define CS47L63_ASP1_RX6_SLOT_WIDTH                                 6  /* ASP1_RX6_SLOT - [13:8] */
#define CS47L63_ASP1_RX5_SLOT                              0x0000003F  /* ASP1_RX5_SLOT - [5:0] */
#define CS47L63_ASP1_RX5_SLOT_MASK                         0x0000003F  /* ASP1_RX5_SLOT - [5:0] */
#define CS47L63_ASP1_RX5_SLOT_SHIFT                                 0  /* ASP1_RX5_SLOT - [5:0] */
#define CS47L63_ASP1_RX5_SLOT_WIDTH                                 6  /* ASP1_RX5_SLOT - [5:0] */

/*
 * R279 (0x6030) - ASP1_DATA_CONTROL1
 */
#define CS47L63_ASP1_TX_WL_MASK                            0x0000003F  /* ASP1_TX_WL - [5:0] */
#define CS47L63_ASP1_TX_WL_SHIFT                                    0  /* ASP1_TX_WL - [5:0] */
#define CS47L63_ASP1_TX_WL_WIDTH                                    6  /* ASP1_TX_WL - [5:0] */

/*
 * R280 (0x6040) - ASP1_DATA_CONTROL5
 */
#define CS47L63_ASP1_RX_WL_MASK                            0x0000003F  /* ASP1_RX_WL - [5:0] */
#define CS47L63_ASP1_RX_WL_SHIFT                                    0  /* ASP1_RX_WL - [5:0] */
#define CS47L63_ASP1_RX_WL_WIDTH                                    6  /* ASP1_RX_WL - [5:0] */

/*
 * R281 (0x6050) - ASP1_LATENCY1
 */
#define CS47L63_ASP1_TX_DELAY                              0x00030000  /* ASP1_TX_DELAY - [17:16] */
#define CS47L63_ASP1_TX_DELAY_MASK                         0x00030000  /* ASP1_TX_DELAY - [17:16] */
#define CS47L63_ASP1_TX_DELAY_SHIFT                                16  /* ASP1_TX_DELAY - [17:16] */
#define CS47L63_ASP1_TX_DELAY_WIDTH                                 2  /* ASP1_TX_DELAY - [17:16] */
#define CS47L63_ASP1_RX_DELAY                              0x00000003  /* ASP1_RX_DELAY - [1:0] */
#define CS47L63_ASP1_RX_DELAY_MASK                         0x00000003  /* ASP1_RX_DELAY - [1:0] */
#define CS47L63_ASP1_RX_DELAY_SHIFT                                 0  /* ASP1_RX_DELAY - [1:0] */
#define CS47L63_ASP1_RX_DELAY_WIDTH                                 2  /* ASP1_RX_DELAY - [1:0] */

/*
 * R282 (0x6060) - ASP1_FSYNC_CONTROL1
 */
#define CS47L63_ASP1_FSYNC_MANUAL                          0x80000000  /* ASP1_FSYNC_MANUAL */
#define CS47L63_ASP1_FSYNC_MANUAL_MASK                     0x80000000  /* ASP1_FSYNC_MANUAL */
#define CS47L63_ASP1_FSYNC_MANUAL_SHIFT                            31  /* ASP1_FSYNC_MANUAL */
#define CS47L63_ASP1_FSYNC_MANUAL_WIDTH                             1  /* ASP1_FSYNC_MANUAL */
#define CS47L63_ASP1_FSYNC_DIV_DENOM                       0x0007FFFF  /* ASP1_FSYNC_DIV_DENOM - [18:0] */
#define CS47L63_ASP1_FSYNC_DIV_DENOM_MASK                  0x0007FFFF  /* ASP1_FSYNC_DIV_DENOM - [18:0] */
#define CS47L63_ASP1_FSYNC_DIV_DENOM_SHIFT                          0  /* ASP1_FSYNC_DIV_DENOM - [18:0] */
#define CS47L63_ASP1_FSYNC_DIV_DENOM_WIDTH                         19  /* ASP1_FSYNC_DIV_DENOM - [18:0] */

/*
 * R283 (0x6064) - ASP1_FSYNC_CONTROL2
 */
#define CS47L63_ASP1_FSYNC_DIV_NUMER_MASK                  0x00000FFF  /* ASP1_FSYNC_DIV_NUMER - [11:0] */
#define CS47L63_ASP1_FSYNC_DIV_NUMER_SHIFT                          0  /* ASP1_FSYNC_DIV_NUMER - [11:0] */
#define CS47L63_ASP1_FSYNC_DIV_NUMER_WIDTH                         12  /* ASP1_FSYNC_DIV_NUMER - [11:0] */

/*
 * R284 (0x6068) - ASP1_FSYNC_STATUS1
 */
#define CS47L63_ASP1_FSYNC_NUMER_STS                       0xFFF00000  /* ASP1_FSYNC_NUMER_STS - [31:20] */
#define CS47L63_ASP1_FSYNC_NUMER_STS_MASK                  0xFFF00000  /* ASP1_FSYNC_NUMER_STS - [31:20] */
#define CS47L63_ASP1_FSYNC_NUMER_STS_SHIFT                         20  /* ASP1_FSYNC_NUMER_STS - [31:20] */
#define CS47L63_ASP1_FSYNC_NUMER_STS_WIDTH                         12  /* ASP1_FSYNC_NUMER_STS - [31:20] */
#define CS47L63_ASP1_FSYNC_DENOM_STS                       0x0007FFFF  /* ASP1_FSYNC_DENOM_STS - [18:0] */
#define CS47L63_ASP1_FSYNC_DENOM_STS_MASK                  0x0007FFFF  /* ASP1_FSYNC_DENOM_STS - [18:0] */
#define CS47L63_ASP1_FSYNC_DENOM_STS_SHIFT                          0  /* ASP1_FSYNC_DENOM_STS - [18:0] */
#define CS47L63_ASP1_FSYNC_DENOM_STS_WIDTH                         19  /* ASP1_FSYNC_DENOM_STS - [18:0] */

/*
 * R285 (0x606C) - ASP1_TEST1
 */
#define CS47L63_ASP1_BCLK_DIV                              0x000F0000  /* ASP1_BCLK_DIV - [19:16] */
#define CS47L63_ASP1_BCLK_DIV_MASK                         0x000F0000  /* ASP1_BCLK_DIV - [19:16] */
#define CS47L63_ASP1_BCLK_DIV_SHIFT                                16  /* ASP1_BCLK_DIV - [19:16] */
#define CS47L63_ASP1_BCLK_DIV_WIDTH                                 4  /* ASP1_BCLK_DIV - [19:16] */
#define CS47L63_ASP1_CLK_MANUAL                            0x00000100  /* ASP1_CLK_MANUAL */
#define CS47L63_ASP1_CLK_MANUAL_MASK                       0x00000100  /* ASP1_CLK_MANUAL */
#define CS47L63_ASP1_CLK_MANUAL_SHIFT                               8  /* ASP1_CLK_MANUAL */
#define CS47L63_ASP1_CLK_MANUAL_WIDTH                               1  /* ASP1_CLK_MANUAL */
#define CS47L63_ASP1_CLK_SEL                               0x00000003  /* ASP1_CLK_SEL - [1:0] */
#define CS47L63_ASP1_CLK_SEL_MASK                          0x00000003  /* ASP1_CLK_SEL - [1:0] */
#define CS47L63_ASP1_CLK_SEL_SHIFT                                  0  /* ASP1_CLK_SEL - [1:0] */
#define CS47L63_ASP1_CLK_SEL_WIDTH                                  2  /* ASP1_CLK_SEL - [1:0] */

/*
 * R286 (0x6070) - ASP1_CLOCK_OVD1
 */
#define CS47L63_ASP1_RX_CLK_EN                             0x00000008  /* ASP1_RX_CLK_EN */
#define CS47L63_ASP1_RX_CLK_EN_MASK                        0x00000008  /* ASP1_RX_CLK_EN */
#define CS47L63_ASP1_RX_CLK_EN_SHIFT                                3  /* ASP1_RX_CLK_EN */
#define CS47L63_ASP1_RX_CLK_EN_WIDTH                                1  /* ASP1_RX_CLK_EN */
#define CS47L63_ASP1_RX_CLK_MANUAL                         0x00000004  /* ASP1_RX_CLK_MANUAL */
#define CS47L63_ASP1_RX_CLK_MANUAL_MASK                    0x00000004  /* ASP1_RX_CLK_MANUAL */
#define CS47L63_ASP1_RX_CLK_MANUAL_SHIFT                            2  /* ASP1_RX_CLK_MANUAL */
#define CS47L63_ASP1_RX_CLK_MANUAL_WIDTH                            1  /* ASP1_RX_CLK_MANUAL */
#define CS47L63_ASP1_TX_CLK_EN                             0x00000002  /* ASP1_TX_CLK_EN */
#define CS47L63_ASP1_TX_CLK_EN_MASK                        0x00000002  /* ASP1_TX_CLK_EN */
#define CS47L63_ASP1_TX_CLK_EN_SHIFT                                1  /* ASP1_TX_CLK_EN */
#define CS47L63_ASP1_TX_CLK_EN_WIDTH                                1  /* ASP1_TX_CLK_EN */
#define CS47L63_ASP1_TX_CLK_MANUAL                         0x00000001  /* ASP1_TX_CLK_MANUAL */
#define CS47L63_ASP1_TX_CLK_MANUAL_MASK                    0x00000001  /* ASP1_TX_CLK_MANUAL */
#define CS47L63_ASP1_TX_CLK_MANUAL_SHIFT                            0  /* ASP1_TX_CLK_MANUAL */
#define CS47L63_ASP1_TX_CLK_MANUAL_WIDTH                            1  /* ASP1_TX_CLK_MANUAL */

/*
 * R287 (0x6080) - ASP2_ENABLES1
 */
#define CS47L63_ASP2_RX4_EN                                0x00080000  /* ASP2_RX4_EN */
#define CS47L63_ASP2_RX4_EN_MASK                           0x00080000  /* ASP2_RX4_EN */
#define CS47L63_ASP2_RX4_EN_SHIFT                                  19  /* ASP2_RX4_EN */
#define CS47L63_ASP2_RX4_EN_WIDTH                                   1  /* ASP2_RX4_EN */
#define CS47L63_ASP2_RX3_EN                                0x00040000  /* ASP2_RX3_EN */
#define CS47L63_ASP2_RX3_EN_MASK                           0x00040000  /* ASP2_RX3_EN */
#define CS47L63_ASP2_RX3_EN_SHIFT                                  18  /* ASP2_RX3_EN */
#define CS47L63_ASP2_RX3_EN_WIDTH                                   1  /* ASP2_RX3_EN */
#define CS47L63_ASP2_RX2_EN                                0x00020000  /* ASP2_RX2_EN */
#define CS47L63_ASP2_RX2_EN_MASK                           0x00020000  /* ASP2_RX2_EN */
#define CS47L63_ASP2_RX2_EN_SHIFT                                  17  /* ASP2_RX2_EN */
#define CS47L63_ASP2_RX2_EN_WIDTH                                   1  /* ASP2_RX2_EN */
#define CS47L63_ASP2_RX1_EN                                0x00010000  /* ASP2_RX1_EN */
#define CS47L63_ASP2_RX1_EN_MASK                           0x00010000  /* ASP2_RX1_EN */
#define CS47L63_ASP2_RX1_EN_SHIFT                                  16  /* ASP2_RX1_EN */
#define CS47L63_ASP2_RX1_EN_WIDTH                                   1  /* ASP2_RX1_EN */
#define CS47L63_ASP2_TX4_EN                                0x00000008  /* ASP2_TX4_EN */
#define CS47L63_ASP2_TX4_EN_MASK                           0x00000008  /* ASP2_TX4_EN */
#define CS47L63_ASP2_TX4_EN_SHIFT                                   3  /* ASP2_TX4_EN */
#define CS47L63_ASP2_TX4_EN_WIDTH                                   1  /* ASP2_TX4_EN */
#define CS47L63_ASP2_TX3_EN                                0x00000004  /* ASP2_TX3_EN */
#define CS47L63_ASP2_TX3_EN_MASK                           0x00000004  /* ASP2_TX3_EN */
#define CS47L63_ASP2_TX3_EN_SHIFT                                   2  /* ASP2_TX3_EN */
#define CS47L63_ASP2_TX3_EN_WIDTH                                   1  /* ASP2_TX3_EN */
#define CS47L63_ASP2_TX2_EN                                0x00000002  /* ASP2_TX2_EN */
#define CS47L63_ASP2_TX2_EN_MASK                           0x00000002  /* ASP2_TX2_EN */
#define CS47L63_ASP2_TX2_EN_SHIFT                                   1  /* ASP2_TX2_EN */
#define CS47L63_ASP2_TX2_EN_WIDTH                                   1  /* ASP2_TX2_EN */
#define CS47L63_ASP2_TX1_EN                                0x00000001  /* ASP2_TX1_EN */
#define CS47L63_ASP2_TX1_EN_MASK                           0x00000001  /* ASP2_TX1_EN */
#define CS47L63_ASP2_TX1_EN_SHIFT                                   0  /* ASP2_TX1_EN */
#define CS47L63_ASP2_TX1_EN_WIDTH                                   1  /* ASP2_TX1_EN */

/*
 * R288 (0x6084) - ASP2_CONTROL1
 */
#define CS47L63_ASP2_RATE                                  0x00001F00  /* ASP2_RATE - [12:8] */
#define CS47L63_ASP2_RATE_MASK                             0x00001F00  /* ASP2_RATE - [12:8] */
#define CS47L63_ASP2_RATE_SHIFT                                     8  /* ASP2_RATE - [12:8] */
#define CS47L63_ASP2_RATE_WIDTH                                     5  /* ASP2_RATE - [12:8] */
#define CS47L63_ASP2_BCLK_FREQ                             0x0000003F  /* ASP2_BCLK_FREQ - [5:0] */
#define CS47L63_ASP2_BCLK_FREQ_MASK                        0x0000003F  /* ASP2_BCLK_FREQ - [5:0] */
#define CS47L63_ASP2_BCLK_FREQ_SHIFT                                0  /* ASP2_BCLK_FREQ - [5:0] */
#define CS47L63_ASP2_BCLK_FREQ_WIDTH                                6  /* ASP2_BCLK_FREQ - [5:0] */

/*
 * R289 (0x6088) - ASP2_CONTROL2
 */
#define CS47L63_ASP2_RX_WIDTH                              0xFF000000  /* ASP2_RX_WIDTH - [31:24] */
#define CS47L63_ASP2_RX_WIDTH_MASK                         0xFF000000  /* ASP2_RX_WIDTH - [31:24] */
#define CS47L63_ASP2_RX_WIDTH_SHIFT                                24  /* ASP2_RX_WIDTH - [31:24] */
#define CS47L63_ASP2_RX_WIDTH_WIDTH                                 8  /* ASP2_RX_WIDTH - [31:24] */
#define CS47L63_ASP2_TX_WIDTH                              0x00FF0000  /* ASP2_TX_WIDTH - [23:16] */
#define CS47L63_ASP2_TX_WIDTH_MASK                         0x00FF0000  /* ASP2_TX_WIDTH - [23:16] */
#define CS47L63_ASP2_TX_WIDTH_SHIFT                                16  /* ASP2_TX_WIDTH - [23:16] */
#define CS47L63_ASP2_TX_WIDTH_WIDTH                                 8  /* ASP2_TX_WIDTH - [23:16] */
#define CS47L63_ASP2_FMT                                   0x00000700  /* ASP2_FMT - [10:8] */
#define CS47L63_ASP2_FMT_MASK                              0x00000700  /* ASP2_FMT - [10:8] */
#define CS47L63_ASP2_FMT_SHIFT                                      8  /* ASP2_FMT - [10:8] */
#define CS47L63_ASP2_FMT_WIDTH                                      3  /* ASP2_FMT - [10:8] */
#define CS47L63_ASP2_BCLK_INV                              0x00000040  /* ASP2_BCLK_INV */
#define CS47L63_ASP2_BCLK_INV_MASK                         0x00000040  /* ASP2_BCLK_INV */
#define CS47L63_ASP2_BCLK_INV_SHIFT                                 6  /* ASP2_BCLK_INV */
#define CS47L63_ASP2_BCLK_INV_WIDTH                                 1  /* ASP2_BCLK_INV */
#define CS47L63_ASP2_BCLK_FRC                              0x00000020  /* ASP2_BCLK_FRC */
#define CS47L63_ASP2_BCLK_FRC_MASK                         0x00000020  /* ASP2_BCLK_FRC */
#define CS47L63_ASP2_BCLK_FRC_SHIFT                                 5  /* ASP2_BCLK_FRC */
#define CS47L63_ASP2_BCLK_FRC_WIDTH                                 1  /* ASP2_BCLK_FRC */
#define CS47L63_ASP2_BCLK_MSTR                             0x00000010  /* ASP2_BCLK_MSTR */
#define CS47L63_ASP2_BCLK_MSTR_MASK                        0x00000010  /* ASP2_BCLK_MSTR */
#define CS47L63_ASP2_BCLK_MSTR_SHIFT                                4  /* ASP2_BCLK_MSTR */
#define CS47L63_ASP2_BCLK_MSTR_WIDTH                                1  /* ASP2_BCLK_MSTR */
#define CS47L63_ASP2_FSYNC_INV                             0x00000004  /* ASP2_FSYNC_INV */
#define CS47L63_ASP2_FSYNC_INV_MASK                        0x00000004  /* ASP2_FSYNC_INV */
#define CS47L63_ASP2_FSYNC_INV_SHIFT                                2  /* ASP2_FSYNC_INV */
#define CS47L63_ASP2_FSYNC_INV_WIDTH                                1  /* ASP2_FSYNC_INV */
#define CS47L63_ASP2_FSYNC_FRC                             0x00000002  /* ASP2_FSYNC_FRC */
#define CS47L63_ASP2_FSYNC_FRC_MASK                        0x00000002  /* ASP2_FSYNC_FRC */
#define CS47L63_ASP2_FSYNC_FRC_SHIFT                                1  /* ASP2_FSYNC_FRC */
#define CS47L63_ASP2_FSYNC_FRC_WIDTH                                1  /* ASP2_FSYNC_FRC */
#define CS47L63_ASP2_FSYNC_MSTR                            0x00000001  /* ASP2_FSYNC_MSTR */
#define CS47L63_ASP2_FSYNC_MSTR_MASK                       0x00000001  /* ASP2_FSYNC_MSTR */
#define CS47L63_ASP2_FSYNC_MSTR_SHIFT                               0  /* ASP2_FSYNC_MSTR */
#define CS47L63_ASP2_FSYNC_MSTR_WIDTH                               1  /* ASP2_FSYNC_MSTR */

/*
 * R290 (0x608C) - ASP2_CONTROL3
 */
#define CS47L63_ASP2_DOUT_HIZ_DLY                          0x00000300  /* ASP2_DOUT_HIZ_DLY - [9:8] */
#define CS47L63_ASP2_DOUT_HIZ_DLY_MASK                     0x00000300  /* ASP2_DOUT_HIZ_DLY - [9:8] */
#define CS47L63_ASP2_DOUT_HIZ_DLY_SHIFT                             8  /* ASP2_DOUT_HIZ_DLY - [9:8] */
#define CS47L63_ASP2_DOUT_HIZ_DLY_WIDTH                             2  /* ASP2_DOUT_HIZ_DLY - [9:8] */
#define CS47L63_ASP2_DOUT_HIZ_CTRL                         0x00000003  /* ASP2_DOUT_HIZ_CTRL - [1:0] */
#define CS47L63_ASP2_DOUT_HIZ_CTRL_MASK                    0x00000003  /* ASP2_DOUT_HIZ_CTRL - [1:0] */
#define CS47L63_ASP2_DOUT_HIZ_CTRL_SHIFT                            0  /* ASP2_DOUT_HIZ_CTRL - [1:0] */
#define CS47L63_ASP2_DOUT_HIZ_CTRL_WIDTH                            2  /* ASP2_DOUT_HIZ_CTRL - [1:0] */

/*
 * R291 (0x6090) - ASP2_FRAME_CONTROL1
 */
#define CS47L63_ASP2_TX4_SLOT                              0x3F000000  /* ASP2_TX4_SLOT - [29:24] */
#define CS47L63_ASP2_TX4_SLOT_MASK                         0x3F000000  /* ASP2_TX4_SLOT - [29:24] */
#define CS47L63_ASP2_TX4_SLOT_SHIFT                                24  /* ASP2_TX4_SLOT - [29:24] */
#define CS47L63_ASP2_TX4_SLOT_WIDTH                                 6  /* ASP2_TX4_SLOT - [29:24] */
#define CS47L63_ASP2_TX3_SLOT                              0x003F0000  /* ASP2_TX3_SLOT - [21:16] */
#define CS47L63_ASP2_TX3_SLOT_MASK                         0x003F0000  /* ASP2_TX3_SLOT - [21:16] */
#define CS47L63_ASP2_TX3_SLOT_SHIFT                                16  /* ASP2_TX3_SLOT - [21:16] */
#define CS47L63_ASP2_TX3_SLOT_WIDTH                                 6  /* ASP2_TX3_SLOT - [21:16] */
#define CS47L63_ASP2_TX2_SLOT                              0x00003F00  /* ASP2_TX2_SLOT - [13:8] */
#define CS47L63_ASP2_TX2_SLOT_MASK                         0x00003F00  /* ASP2_TX2_SLOT - [13:8] */
#define CS47L63_ASP2_TX2_SLOT_SHIFT                                 8  /* ASP2_TX2_SLOT - [13:8] */
#define CS47L63_ASP2_TX2_SLOT_WIDTH                                 6  /* ASP2_TX2_SLOT - [13:8] */
#define CS47L63_ASP2_TX1_SLOT                              0x0000003F  /* ASP2_TX1_SLOT - [5:0] */
#define CS47L63_ASP2_TX1_SLOT_MASK                         0x0000003F  /* ASP2_TX1_SLOT - [5:0] */
#define CS47L63_ASP2_TX1_SLOT_SHIFT                                 0  /* ASP2_TX1_SLOT - [5:0] */
#define CS47L63_ASP2_TX1_SLOT_WIDTH                                 6  /* ASP2_TX1_SLOT - [5:0] */

/*
 * R292 (0x60A0) - ASP2_FRAME_CONTROL5
 */
#define CS47L63_ASP2_RX4_SLOT                              0x3F000000  /* ASP2_RX4_SLOT - [29:24] */
#define CS47L63_ASP2_RX4_SLOT_MASK                         0x3F000000  /* ASP2_RX4_SLOT - [29:24] */
#define CS47L63_ASP2_RX4_SLOT_SHIFT                                24  /* ASP2_RX4_SLOT - [29:24] */
#define CS47L63_ASP2_RX4_SLOT_WIDTH                                 6  /* ASP2_RX4_SLOT - [29:24] */
#define CS47L63_ASP2_RX3_SLOT                              0x003F0000  /* ASP2_RX3_SLOT - [21:16] */
#define CS47L63_ASP2_RX3_SLOT_MASK                         0x003F0000  /* ASP2_RX3_SLOT - [21:16] */
#define CS47L63_ASP2_RX3_SLOT_SHIFT                                16  /* ASP2_RX3_SLOT - [21:16] */
#define CS47L63_ASP2_RX3_SLOT_WIDTH                                 6  /* ASP2_RX3_SLOT - [21:16] */
#define CS47L63_ASP2_RX2_SLOT                              0x00003F00  /* ASP2_RX2_SLOT - [13:8] */
#define CS47L63_ASP2_RX2_SLOT_MASK                         0x00003F00  /* ASP2_RX2_SLOT - [13:8] */
#define CS47L63_ASP2_RX2_SLOT_SHIFT                                 8  /* ASP2_RX2_SLOT - [13:8] */
#define CS47L63_ASP2_RX2_SLOT_WIDTH                                 6  /* ASP2_RX2_SLOT - [13:8] */
#define CS47L63_ASP2_RX1_SLOT                              0x0000003F  /* ASP2_RX1_SLOT - [5:0] */
#define CS47L63_ASP2_RX1_SLOT_MASK                         0x0000003F  /* ASP2_RX1_SLOT - [5:0] */
#define CS47L63_ASP2_RX1_SLOT_SHIFT                                 0  /* ASP2_RX1_SLOT - [5:0] */
#define CS47L63_ASP2_RX1_SLOT_WIDTH                                 6  /* ASP2_RX1_SLOT - [5:0] */

/*
 * R293 (0x60B0) - ASP2_DATA_CONTROL1
 */
#define CS47L63_ASP2_TX_WL_MASK                            0x0000003F  /* ASP2_TX_WL - [5:0] */
#define CS47L63_ASP2_TX_WL_SHIFT                                    0  /* ASP2_TX_WL - [5:0] */
#define CS47L63_ASP2_TX_WL_WIDTH                                    6  /* ASP2_TX_WL - [5:0] */

/*
 * R294 (0x60C0) - ASP2_DATA_CONTROL5
 */
#define CS47L63_ASP2_RX_WL_MASK                            0x0000003F  /* ASP2_RX_WL - [5:0] */
#define CS47L63_ASP2_RX_WL_SHIFT                                    0  /* ASP2_RX_WL - [5:0] */
#define CS47L63_ASP2_RX_WL_WIDTH                                    6  /* ASP2_RX_WL - [5:0] */

/*
 * R295 (0x60D0) - ASP2_LATENCY1
 */
#define CS47L63_ASP2_TX_DELAY                              0x00030000  /* ASP2_TX_DELAY - [17:16] */
#define CS47L63_ASP2_TX_DELAY_MASK                         0x00030000  /* ASP2_TX_DELAY - [17:16] */
#define CS47L63_ASP2_TX_DELAY_SHIFT                                16  /* ASP2_TX_DELAY - [17:16] */
#define CS47L63_ASP2_TX_DELAY_WIDTH                                 2  /* ASP2_TX_DELAY - [17:16] */
#define CS47L63_ASP2_RX_DELAY                              0x00000003  /* ASP2_RX_DELAY - [1:0] */
#define CS47L63_ASP2_RX_DELAY_MASK                         0x00000003  /* ASP2_RX_DELAY - [1:0] */
#define CS47L63_ASP2_RX_DELAY_SHIFT                                 0  /* ASP2_RX_DELAY - [1:0] */
#define CS47L63_ASP2_RX_DELAY_WIDTH                                 2  /* ASP2_RX_DELAY - [1:0] */

/*
 * R296 (0x60E0) - ASP2_FSYNC_CONTROL1
 */
#define CS47L63_ASP2_FSYNC_MANUAL                          0x80000000  /* ASP2_FSYNC_MANUAL */
#define CS47L63_ASP2_FSYNC_MANUAL_MASK                     0x80000000  /* ASP2_FSYNC_MANUAL */
#define CS47L63_ASP2_FSYNC_MANUAL_SHIFT                            31  /* ASP2_FSYNC_MANUAL */
#define CS47L63_ASP2_FSYNC_MANUAL_WIDTH                             1  /* ASP2_FSYNC_MANUAL */
#define CS47L63_ASP2_FSYNC_DIV_DENOM                       0x0007FFFF  /* ASP2_FSYNC_DIV_DENOM - [18:0] */
#define CS47L63_ASP2_FSYNC_DIV_DENOM_MASK                  0x0007FFFF  /* ASP2_FSYNC_DIV_DENOM - [18:0] */
#define CS47L63_ASP2_FSYNC_DIV_DENOM_SHIFT                          0  /* ASP2_FSYNC_DIV_DENOM - [18:0] */
#define CS47L63_ASP2_FSYNC_DIV_DENOM_WIDTH                         19  /* ASP2_FSYNC_DIV_DENOM - [18:0] */

/*
 * R297 (0x60E4) - ASP2_FSYNC_CONTROL2
 */
#define CS47L63_ASP2_FSYNC_DIV_NUMER_MASK                  0x00000FFF  /* ASP2_FSYNC_DIV_NUMER - [11:0] */
#define CS47L63_ASP2_FSYNC_DIV_NUMER_SHIFT                          0  /* ASP2_FSYNC_DIV_NUMER - [11:0] */
#define CS47L63_ASP2_FSYNC_DIV_NUMER_WIDTH                         12  /* ASP2_FSYNC_DIV_NUMER - [11:0] */

/*
 * R298 (0x60E8) - ASP2_FSYNC_STATUS1
 */
#define CS47L63_ASP2_FSYNC_NUMER_STS                       0xFFF00000  /* ASP2_FSYNC_NUMER_STS - [31:20] */
#define CS47L63_ASP2_FSYNC_NUMER_STS_MASK                  0xFFF00000  /* ASP2_FSYNC_NUMER_STS - [31:20] */
#define CS47L63_ASP2_FSYNC_NUMER_STS_SHIFT                         20  /* ASP2_FSYNC_NUMER_STS - [31:20] */
#define CS47L63_ASP2_FSYNC_NUMER_STS_WIDTH                         12  /* ASP2_FSYNC_NUMER_STS - [31:20] */
#define CS47L63_ASP2_FSYNC_DENOM_STS                       0x0007FFFF  /* ASP2_FSYNC_DENOM_STS - [18:0] */
#define CS47L63_ASP2_FSYNC_DENOM_STS_MASK                  0x0007FFFF  /* ASP2_FSYNC_DENOM_STS - [18:0] */
#define CS47L63_ASP2_FSYNC_DENOM_STS_SHIFT                          0  /* ASP2_FSYNC_DENOM_STS - [18:0] */
#define CS47L63_ASP2_FSYNC_DENOM_STS_WIDTH                         19  /* ASP2_FSYNC_DENOM_STS - [18:0] */

/*
 * R299 (0x60EC) - ASP2_TEST1
 */
#define CS47L63_ASP2_BCLK_DIV                              0x000F0000  /* ASP2_BCLK_DIV - [19:16] */
#define CS47L63_ASP2_BCLK_DIV_MASK                         0x000F0000  /* ASP2_BCLK_DIV - [19:16] */
#define CS47L63_ASP2_BCLK_DIV_SHIFT                                16  /* ASP2_BCLK_DIV - [19:16] */
#define CS47L63_ASP2_BCLK_DIV_WIDTH                                 4  /* ASP2_BCLK_DIV - [19:16] */
#define CS47L63_ASP2_CLK_MANUAL                            0x00000100  /* ASP2_CLK_MANUAL */
#define CS47L63_ASP2_CLK_MANUAL_MASK                       0x00000100  /* ASP2_CLK_MANUAL */
#define CS47L63_ASP2_CLK_MANUAL_SHIFT                               8  /* ASP2_CLK_MANUAL */
#define CS47L63_ASP2_CLK_MANUAL_WIDTH                               1  /* ASP2_CLK_MANUAL */
#define CS47L63_ASP2_CLK_SEL                               0x00000003  /* ASP2_CLK_SEL - [1:0] */
#define CS47L63_ASP2_CLK_SEL_MASK                          0x00000003  /* ASP2_CLK_SEL - [1:0] */
#define CS47L63_ASP2_CLK_SEL_SHIFT                                  0  /* ASP2_CLK_SEL - [1:0] */
#define CS47L63_ASP2_CLK_SEL_WIDTH                                  2  /* ASP2_CLK_SEL - [1:0] */

/*
 * R300 (0x60F0) - ASP2_CLOCK_OVD1
 */
#define CS47L63_ASP2_RX_CLK_EN                             0x00000008  /* ASP2_RX_CLK_EN */
#define CS47L63_ASP2_RX_CLK_EN_MASK                        0x00000008  /* ASP2_RX_CLK_EN */
#define CS47L63_ASP2_RX_CLK_EN_SHIFT                                3  /* ASP2_RX_CLK_EN */
#define CS47L63_ASP2_RX_CLK_EN_WIDTH                                1  /* ASP2_RX_CLK_EN */
#define CS47L63_ASP2_RX_CLK_MANUAL                         0x00000004  /* ASP2_RX_CLK_MANUAL */
#define CS47L63_ASP2_RX_CLK_MANUAL_MASK                    0x00000004  /* ASP2_RX_CLK_MANUAL */
#define CS47L63_ASP2_RX_CLK_MANUAL_SHIFT                            2  /* ASP2_RX_CLK_MANUAL */
#define CS47L63_ASP2_RX_CLK_MANUAL_WIDTH                            1  /* ASP2_RX_CLK_MANUAL */
#define CS47L63_ASP2_TX_CLK_EN                             0x00000002  /* ASP2_TX_CLK_EN */
#define CS47L63_ASP2_TX_CLK_EN_MASK                        0x00000002  /* ASP2_TX_CLK_EN */
#define CS47L63_ASP2_TX_CLK_EN_SHIFT                                1  /* ASP2_TX_CLK_EN */
#define CS47L63_ASP2_TX_CLK_EN_WIDTH                                1  /* ASP2_TX_CLK_EN */
#define CS47L63_ASP2_TX_CLK_MANUAL                         0x00000001  /* ASP2_TX_CLK_MANUAL */
#define CS47L63_ASP2_TX_CLK_MANUAL_MASK                    0x00000001  /* ASP2_TX_CLK_MANUAL */
#define CS47L63_ASP2_TX_CLK_MANUAL_SHIFT                            0  /* ASP2_TX_CLK_MANUAL */
#define CS47L63_ASP2_TX_CLK_MANUAL_WIDTH                            1  /* ASP2_TX_CLK_MANUAL */

/*
 * R301 (0x8000) - MIXER_CLK_OVD
 */
#define CS47L63_MIXER_CLK_MANUAL                           0x00004000  /* MIXER_CLK_MANUAL */
#define CS47L63_MIXER_CLK_MANUAL_MASK                      0x00004000  /* MIXER_CLK_MANUAL */
#define CS47L63_MIXER_CLK_MANUAL_SHIFT                             14  /* MIXER_CLK_MANUAL */
#define CS47L63_MIXER_CLK_MANUAL_WIDTH                              1  /* MIXER_CLK_MANUAL */
#define CS47L63_MIXER_CLK_SEL                              0x0000000E  /* MIXER_CLK_SEL - [3:1] */
#define CS47L63_MIXER_CLK_SEL_MASK                         0x0000000E  /* MIXER_CLK_SEL - [3:1] */
#define CS47L63_MIXER_CLK_SEL_SHIFT                                 1  /* MIXER_CLK_SEL - [3:1] */
#define CS47L63_MIXER_CLK_SEL_WIDTH                                 3  /* MIXER_CLK_SEL - [3:1] */

/*
 * R302 (0x8004) - MIXER_BYPASS
 */
#define CS47L63_MIXER_ASP_BYPASS                           0x00000002  /* MIXER_ASP_BYPASS */
#define CS47L63_MIXER_ASP_BYPASS_MASK                      0x00000002  /* MIXER_ASP_BYPASS */
#define CS47L63_MIXER_ASP_BYPASS_SHIFT                              1  /* MIXER_ASP_BYPASS */
#define CS47L63_MIXER_ASP_BYPASS_WIDTH                              1  /* MIXER_ASP_BYPASS */
#define CS47L63_MIXER_DSP_BYPASS                           0x00000001  /* MIXER_DSP_BYPASS */
#define CS47L63_MIXER_DSP_BYPASS_MASK                      0x00000001  /* MIXER_DSP_BYPASS */
#define CS47L63_MIXER_DSP_BYPASS_SHIFT                              0  /* MIXER_DSP_BYPASS */
#define CS47L63_MIXER_DSP_BYPASS_WIDTH                              1  /* MIXER_DSP_BYPASS */

/*
 * R303 (0x8080) - PWM1_INPUT1
 */
#define CS47L63_PWM1MIX_VOL1                               0x00FE0000  /* PWM1MIX_VOL1 - [23:17] */
#define CS47L63_PWM1MIX_VOL1_MASK                          0x00FE0000  /* PWM1MIX_VOL1 - [23:17] */
#define CS47L63_PWM1MIX_VOL1_SHIFT                                 17  /* PWM1MIX_VOL1 - [23:17] */
#define CS47L63_PWM1MIX_VOL1_WIDTH                                  7  /* PWM1MIX_VOL1 - [23:17] */
#define CS47L63_PWM1_SRC1_STS                              0x00008000  /* PWM1_SRC1_STS */
#define CS47L63_PWM1_SRC1_STS_MASK                         0x00008000  /* PWM1_SRC1_STS */
#define CS47L63_PWM1_SRC1_STS_SHIFT                                15  /* PWM1_SRC1_STS */
#define CS47L63_PWM1_SRC1_STS_WIDTH                                 1  /* PWM1_SRC1_STS */
#define CS47L63_PWM1_SRC1                                  0x000001FF  /* PWM1_SRC1 - [8:0] */
#define CS47L63_PWM1_SRC1_MASK                             0x000001FF  /* PWM1_SRC1 - [8:0] */
#define CS47L63_PWM1_SRC1_SHIFT                                     0  /* PWM1_SRC1 - [8:0] */
#define CS47L63_PWM1_SRC1_WIDTH                                     9  /* PWM1_SRC1 - [8:0] */

/*
 * R304 (0x8084) - PWM1_INPUT2
 */
#define CS47L63_PWM1MIX_VOL2                               0x00FE0000  /* PWM1MIX_VOL2 - [23:17] */
#define CS47L63_PWM1MIX_VOL2_MASK                          0x00FE0000  /* PWM1MIX_VOL2 - [23:17] */
#define CS47L63_PWM1MIX_VOL2_SHIFT                                 17  /* PWM1MIX_VOL2 - [23:17] */
#define CS47L63_PWM1MIX_VOL2_WIDTH                                  7  /* PWM1MIX_VOL2 - [23:17] */
#define CS47L63_PWM1_SRC2_STS                              0x00008000  /* PWM1_SRC2_STS */
#define CS47L63_PWM1_SRC2_STS_MASK                         0x00008000  /* PWM1_SRC2_STS */
#define CS47L63_PWM1_SRC2_STS_SHIFT                                15  /* PWM1_SRC2_STS */
#define CS47L63_PWM1_SRC2_STS_WIDTH                                 1  /* PWM1_SRC2_STS */
#define CS47L63_PWM1_SRC2                                  0x000001FF  /* PWM1_SRC2 - [8:0] */
#define CS47L63_PWM1_SRC2_MASK                             0x000001FF  /* PWM1_SRC2 - [8:0] */
#define CS47L63_PWM1_SRC2_SHIFT                                     0  /* PWM1_SRC2 - [8:0] */
#define CS47L63_PWM1_SRC2_WIDTH                                     9  /* PWM1_SRC2 - [8:0] */

/*
 * R305 (0x8088) - PWM1_INPUT3
 */
#define CS47L63_PWM1MIX_VOL3                               0x00FE0000  /* PWM1MIX_VOL3 - [23:17] */
#define CS47L63_PWM1MIX_VOL3_MASK                          0x00FE0000  /* PWM1MIX_VOL3 - [23:17] */
#define CS47L63_PWM1MIX_VOL3_SHIFT                                 17  /* PWM1MIX_VOL3 - [23:17] */
#define CS47L63_PWM1MIX_VOL3_WIDTH                                  7  /* PWM1MIX_VOL3 - [23:17] */
#define CS47L63_PWM1_SRC3_STS                              0x00008000  /* PWM1_SRC3_STS */
#define CS47L63_PWM1_SRC3_STS_MASK                         0x00008000  /* PWM1_SRC3_STS */
#define CS47L63_PWM1_SRC3_STS_SHIFT                                15  /* PWM1_SRC3_STS */
#define CS47L63_PWM1_SRC3_STS_WIDTH                                 1  /* PWM1_SRC3_STS */
#define CS47L63_PWM1_SRC3                                  0x000001FF  /* PWM1_SRC3 - [8:0] */
#define CS47L63_PWM1_SRC3_MASK                             0x000001FF  /* PWM1_SRC3 - [8:0] */
#define CS47L63_PWM1_SRC3_SHIFT                                     0  /* PWM1_SRC3 - [8:0] */
#define CS47L63_PWM1_SRC3_WIDTH                                     9  /* PWM1_SRC3 - [8:0] */

/*
 * R306 (0x808C) - PWM1_INPUT4
 */
#define CS47L63_PWM1MIX_VOL4                               0x00FE0000  /* PWM1MIX_VOL4 - [23:17] */
#define CS47L63_PWM1MIX_VOL4_MASK                          0x00FE0000  /* PWM1MIX_VOL4 - [23:17] */
#define CS47L63_PWM1MIX_VOL4_SHIFT                                 17  /* PWM1MIX_VOL4 - [23:17] */
#define CS47L63_PWM1MIX_VOL4_WIDTH                                  7  /* PWM1MIX_VOL4 - [23:17] */
#define CS47L63_PWM1_SRC4_STS                              0x00008000  /* PWM1_SRC4_STS */
#define CS47L63_PWM1_SRC4_STS_MASK                         0x00008000  /* PWM1_SRC4_STS */
#define CS47L63_PWM1_SRC4_STS_SHIFT                                15  /* PWM1_SRC4_STS */
#define CS47L63_PWM1_SRC4_STS_WIDTH                                 1  /* PWM1_SRC4_STS */
#define CS47L63_PWM1_SRC4                                  0x000001FF  /* PWM1_SRC4 - [8:0] */
#define CS47L63_PWM1_SRC4_MASK                             0x000001FF  /* PWM1_SRC4 - [8:0] */
#define CS47L63_PWM1_SRC4_SHIFT                                     0  /* PWM1_SRC4 - [8:0] */
#define CS47L63_PWM1_SRC4_WIDTH                                     9  /* PWM1_SRC4 - [8:0] */

/*
 * R307 (0x8090) - PWM2_INPUT1
 */
#define CS47L63_PWM2MIX_VOL1                               0x00FE0000  /* PWM2MIX_VOL1 - [23:17] */
#define CS47L63_PWM2MIX_VOL1_MASK                          0x00FE0000  /* PWM2MIX_VOL1 - [23:17] */
#define CS47L63_PWM2MIX_VOL1_SHIFT                                 17  /* PWM2MIX_VOL1 - [23:17] */
#define CS47L63_PWM2MIX_VOL1_WIDTH                                  7  /* PWM2MIX_VOL1 - [23:17] */
#define CS47L63_PWM2_SRC1_STS                              0x00008000  /* PWM2_SRC1_STS */
#define CS47L63_PWM2_SRC1_STS_MASK                         0x00008000  /* PWM2_SRC1_STS */
#define CS47L63_PWM2_SRC1_STS_SHIFT                                15  /* PWM2_SRC1_STS */
#define CS47L63_PWM2_SRC1_STS_WIDTH                                 1  /* PWM2_SRC1_STS */
#define CS47L63_PWM2_SRC1                                  0x000001FF  /* PWM2_SRC1 - [8:0] */
#define CS47L63_PWM2_SRC1_MASK                             0x000001FF  /* PWM2_SRC1 - [8:0] */
#define CS47L63_PWM2_SRC1_SHIFT                                     0  /* PWM2_SRC1 - [8:0] */
#define CS47L63_PWM2_SRC1_WIDTH                                     9  /* PWM2_SRC1 - [8:0] */

/*
 * R308 (0x8094) - PWM2_INPUT2
 */
#define CS47L63_PWM2MIX_VOL2                               0x00FE0000  /* PWM2MIX_VOL2 - [23:17] */
#define CS47L63_PWM2MIX_VOL2_MASK                          0x00FE0000  /* PWM2MIX_VOL2 - [23:17] */
#define CS47L63_PWM2MIX_VOL2_SHIFT                                 17  /* PWM2MIX_VOL2 - [23:17] */
#define CS47L63_PWM2MIX_VOL2_WIDTH                                  7  /* PWM2MIX_VOL2 - [23:17] */
#define CS47L63_PWM2_SRC2_STS                              0x00008000  /* PWM2_SRC2_STS */
#define CS47L63_PWM2_SRC2_STS_MASK                         0x00008000  /* PWM2_SRC2_STS */
#define CS47L63_PWM2_SRC2_STS_SHIFT                                15  /* PWM2_SRC2_STS */
#define CS47L63_PWM2_SRC2_STS_WIDTH                                 1  /* PWM2_SRC2_STS */
#define CS47L63_PWM2_SRC2                                  0x000001FF  /* PWM2_SRC2 - [8:0] */
#define CS47L63_PWM2_SRC2_MASK                             0x000001FF  /* PWM2_SRC2 - [8:0] */
#define CS47L63_PWM2_SRC2_SHIFT                                     0  /* PWM2_SRC2 - [8:0] */
#define CS47L63_PWM2_SRC2_WIDTH                                     9  /* PWM2_SRC2 - [8:0] */

/*
 * R309 (0x8098) - PWM2_INPUT3
 */
#define CS47L63_PWM2MIX_VOL3                               0x00FE0000  /* PWM2MIX_VOL3 - [23:17] */
#define CS47L63_PWM2MIX_VOL3_MASK                          0x00FE0000  /* PWM2MIX_VOL3 - [23:17] */
#define CS47L63_PWM2MIX_VOL3_SHIFT                                 17  /* PWM2MIX_VOL3 - [23:17] */
#define CS47L63_PWM2MIX_VOL3_WIDTH                                  7  /* PWM2MIX_VOL3 - [23:17] */
#define CS47L63_PWM2_SRC3_STS                              0x00008000  /* PWM2_SRC3_STS */
#define CS47L63_PWM2_SRC3_STS_MASK                         0x00008000  /* PWM2_SRC3_STS */
#define CS47L63_PWM2_SRC3_STS_SHIFT                                15  /* PWM2_SRC3_STS */
#define CS47L63_PWM2_SRC3_STS_WIDTH                                 1  /* PWM2_SRC3_STS */
#define CS47L63_PWM2_SRC3                                  0x000001FF  /* PWM2_SRC3 - [8:0] */
#define CS47L63_PWM2_SRC3_MASK                             0x000001FF  /* PWM2_SRC3 - [8:0] */
#define CS47L63_PWM2_SRC3_SHIFT                                     0  /* PWM2_SRC3 - [8:0] */
#define CS47L63_PWM2_SRC3_WIDTH                                     9  /* PWM2_SRC3 - [8:0] */

/*
 * R310 (0x809C) - PWM2_INPUT4
 */
#define CS47L63_PWM2MIX_VOL4                               0x00FE0000  /* PWM2MIX_VOL4 - [23:17] */
#define CS47L63_PWM2MIX_VOL4_MASK                          0x00FE0000  /* PWM2MIX_VOL4 - [23:17] */
#define CS47L63_PWM2MIX_VOL4_SHIFT                                 17  /* PWM2MIX_VOL4 - [23:17] */
#define CS47L63_PWM2MIX_VOL4_WIDTH                                  7  /* PWM2MIX_VOL4 - [23:17] */
#define CS47L63_PWM2_SRC4_STS                              0x00008000  /* PWM2_SRC4_STS */
#define CS47L63_PWM2_SRC4_STS_MASK                         0x00008000  /* PWM2_SRC4_STS */
#define CS47L63_PWM2_SRC4_STS_SHIFT                                15  /* PWM2_SRC4_STS */
#define CS47L63_PWM2_SRC4_STS_WIDTH                                 1  /* PWM2_SRC4_STS */
#define CS47L63_PWM2_SRC4                                  0x000001FF  /* PWM2_SRC4 - [8:0] */
#define CS47L63_PWM2_SRC4_MASK                             0x000001FF  /* PWM2_SRC4 - [8:0] */
#define CS47L63_PWM2_SRC4_SHIFT                                     0  /* PWM2_SRC4 - [8:0] */
#define CS47L63_PWM2_SRC4_WIDTH                                     9  /* PWM2_SRC4 - [8:0] */

/*
 * R311 (0x8100) - OUT1L_INPUT1
 */
#define CS47L63_OUT1LMIX_VOL1                              0x00FE0000  /* OUT1LMIX_VOL1 - [23:17] */
#define CS47L63_OUT1LMIX_VOL1_MASK                         0x00FE0000  /* OUT1LMIX_VOL1 - [23:17] */
#define CS47L63_OUT1LMIX_VOL1_SHIFT                                17  /* OUT1LMIX_VOL1 - [23:17] */
#define CS47L63_OUT1LMIX_VOL1_WIDTH                                 7  /* OUT1LMIX_VOL1 - [23:17] */
#define CS47L63_OUT1L_SRC1_STS                             0x00008000  /* OUT1L_SRC1_STS */
#define CS47L63_OUT1L_SRC1_STS_MASK                        0x00008000  /* OUT1L_SRC1_STS */
#define CS47L63_OUT1L_SRC1_STS_SHIFT                               15  /* OUT1L_SRC1_STS */
#define CS47L63_OUT1L_SRC1_STS_WIDTH                                1  /* OUT1L_SRC1_STS */
#define CS47L63_OUT1L_SRC1                                 0x000001FF  /* OUT1L_SRC1 - [8:0] */
#define CS47L63_OUT1L_SRC1_MASK                            0x000001FF  /* OUT1L_SRC1 - [8:0] */
#define CS47L63_OUT1L_SRC1_SHIFT                                    0  /* OUT1L_SRC1 - [8:0] */
#define CS47L63_OUT1L_SRC1_WIDTH                                    9  /* OUT1L_SRC1 - [8:0] */

/*
 * R312 (0x8104) - OUT1L_INPUT2
 */
#define CS47L63_OUT1LMIX_VOL2                              0x00FE0000  /* OUT1LMIX_VOL2 - [23:17] */
#define CS47L63_OUT1LMIX_VOL2_MASK                         0x00FE0000  /* OUT1LMIX_VOL2 - [23:17] */
#define CS47L63_OUT1LMIX_VOL2_SHIFT                                17  /* OUT1LMIX_VOL2 - [23:17] */
#define CS47L63_OUT1LMIX_VOL2_WIDTH                                 7  /* OUT1LMIX_VOL2 - [23:17] */
#define CS47L63_OUT1L_SRC2_STS                             0x00008000  /* OUT1L_SRC2_STS */
#define CS47L63_OUT1L_SRC2_STS_MASK                        0x00008000  /* OUT1L_SRC2_STS */
#define CS47L63_OUT1L_SRC2_STS_SHIFT                               15  /* OUT1L_SRC2_STS */
#define CS47L63_OUT1L_SRC2_STS_WIDTH                                1  /* OUT1L_SRC2_STS */
#define CS47L63_OUT1L_SRC2                                 0x000001FF  /* OUT1L_SRC2 - [8:0] */
#define CS47L63_OUT1L_SRC2_MASK                            0x000001FF  /* OUT1L_SRC2 - [8:0] */
#define CS47L63_OUT1L_SRC2_SHIFT                                    0  /* OUT1L_SRC2 - [8:0] */
#define CS47L63_OUT1L_SRC2_WIDTH                                    9  /* OUT1L_SRC2 - [8:0] */

/*
 * R313 (0x8108) - OUT1L_INPUT3
 */
#define CS47L63_OUT1LMIX_VOL3                              0x00FE0000  /* OUT1LMIX_VOL3 - [23:17] */
#define CS47L63_OUT1LMIX_VOL3_MASK                         0x00FE0000  /* OUT1LMIX_VOL3 - [23:17] */
#define CS47L63_OUT1LMIX_VOL3_SHIFT                                17  /* OUT1LMIX_VOL3 - [23:17] */
#define CS47L63_OUT1LMIX_VOL3_WIDTH                                 7  /* OUT1LMIX_VOL3 - [23:17] */
#define CS47L63_OUT1L_SRC3_STS                             0x00008000  /* OUT1L_SRC3_STS */
#define CS47L63_OUT1L_SRC3_STS_MASK                        0x00008000  /* OUT1L_SRC3_STS */
#define CS47L63_OUT1L_SRC3_STS_SHIFT                               15  /* OUT1L_SRC3_STS */
#define CS47L63_OUT1L_SRC3_STS_WIDTH                                1  /* OUT1L_SRC3_STS */
#define CS47L63_OUT1L_SRC3                                 0x000001FF  /* OUT1L_SRC3 - [8:0] */
#define CS47L63_OUT1L_SRC3_MASK                            0x000001FF  /* OUT1L_SRC3 - [8:0] */
#define CS47L63_OUT1L_SRC3_SHIFT                                    0  /* OUT1L_SRC3 - [8:0] */
#define CS47L63_OUT1L_SRC3_WIDTH                                    9  /* OUT1L_SRC3 - [8:0] */

/*
 * R314 (0x810C) - OUT1L_INPUT4
 */
#define CS47L63_OUT1LMIX_VOL4                              0x00FE0000  /* OUT1LMIX_VOL4 - [23:17] */
#define CS47L63_OUT1LMIX_VOL4_MASK                         0x00FE0000  /* OUT1LMIX_VOL4 - [23:17] */
#define CS47L63_OUT1LMIX_VOL4_SHIFT                                17  /* OUT1LMIX_VOL4 - [23:17] */
#define CS47L63_OUT1LMIX_VOL4_WIDTH                                 7  /* OUT1LMIX_VOL4 - [23:17] */
#define CS47L63_OUT1L_SRC4_STS                             0x00008000  /* OUT1L_SRC4_STS */
#define CS47L63_OUT1L_SRC4_STS_MASK                        0x00008000  /* OUT1L_SRC4_STS */
#define CS47L63_OUT1L_SRC4_STS_SHIFT                               15  /* OUT1L_SRC4_STS */
#define CS47L63_OUT1L_SRC4_STS_WIDTH                                1  /* OUT1L_SRC4_STS */
#define CS47L63_OUT1L_SRC4                                 0x000001FF  /* OUT1L_SRC4 - [8:0] */
#define CS47L63_OUT1L_SRC4_MASK                            0x000001FF  /* OUT1L_SRC4 - [8:0] */
#define CS47L63_OUT1L_SRC4_SHIFT                                    0  /* OUT1L_SRC4 - [8:0] */
#define CS47L63_OUT1L_SRC4_WIDTH                                    9  /* OUT1L_SRC4 - [8:0] */

/*
 * R315 (0x8200) - ASP1TX1_INPUT1
 */
#define CS47L63_ASP1TX1MIX_VOL1                            0x00FE0000  /* ASP1TX1MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX1MIX_VOL1_MASK                       0x00FE0000  /* ASP1TX1MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX1MIX_VOL1_SHIFT                              17  /* ASP1TX1MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX1MIX_VOL1_WIDTH                               7  /* ASP1TX1MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX1_SRC1_STS                           0x00008000  /* ASP1TX1_SRC1_STS */
#define CS47L63_ASP1TX1_SRC1_STS_MASK                      0x00008000  /* ASP1TX1_SRC1_STS */
#define CS47L63_ASP1TX1_SRC1_STS_SHIFT                             15  /* ASP1TX1_SRC1_STS */
#define CS47L63_ASP1TX1_SRC1_STS_WIDTH                              1  /* ASP1TX1_SRC1_STS */
#define CS47L63_ASP1TX1_SRC1                               0x000001FF  /* ASP1TX1_SRC1 - [8:0] */
#define CS47L63_ASP1TX1_SRC1_MASK                          0x000001FF  /* ASP1TX1_SRC1 - [8:0] */
#define CS47L63_ASP1TX1_SRC1_SHIFT                                  0  /* ASP1TX1_SRC1 - [8:0] */
#define CS47L63_ASP1TX1_SRC1_WIDTH                                  9  /* ASP1TX1_SRC1 - [8:0] */

/*
 * R316 (0x8204) - ASP1TX1_INPUT2
 */
#define CS47L63_ASP1TX1MIX_VOL2                            0x00FE0000  /* ASP1TX1MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX1MIX_VOL2_MASK                       0x00FE0000  /* ASP1TX1MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX1MIX_VOL2_SHIFT                              17  /* ASP1TX1MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX1MIX_VOL2_WIDTH                               7  /* ASP1TX1MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX1_SRC2_STS                           0x00008000  /* ASP1TX1_SRC2_STS */
#define CS47L63_ASP1TX1_SRC2_STS_MASK                      0x00008000  /* ASP1TX1_SRC2_STS */
#define CS47L63_ASP1TX1_SRC2_STS_SHIFT                             15  /* ASP1TX1_SRC2_STS */
#define CS47L63_ASP1TX1_SRC2_STS_WIDTH                              1  /* ASP1TX1_SRC2_STS */
#define CS47L63_ASP1TX1_SRC2                               0x000001FF  /* ASP1TX1_SRC2 - [8:0] */
#define CS47L63_ASP1TX1_SRC2_MASK                          0x000001FF  /* ASP1TX1_SRC2 - [8:0] */
#define CS47L63_ASP1TX1_SRC2_SHIFT                                  0  /* ASP1TX1_SRC2 - [8:0] */
#define CS47L63_ASP1TX1_SRC2_WIDTH                                  9  /* ASP1TX1_SRC2 - [8:0] */

/*
 * R317 (0x8208) - ASP1TX1_INPUT3
 */
#define CS47L63_ASP1TX1MIX_VOL3                            0x00FE0000  /* ASP1TX1MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX1MIX_VOL3_MASK                       0x00FE0000  /* ASP1TX1MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX1MIX_VOL3_SHIFT                              17  /* ASP1TX1MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX1MIX_VOL3_WIDTH                               7  /* ASP1TX1MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX1_SRC3_STS                           0x00008000  /* ASP1TX1_SRC3_STS */
#define CS47L63_ASP1TX1_SRC3_STS_MASK                      0x00008000  /* ASP1TX1_SRC3_STS */
#define CS47L63_ASP1TX1_SRC3_STS_SHIFT                             15  /* ASP1TX1_SRC3_STS */
#define CS47L63_ASP1TX1_SRC3_STS_WIDTH                              1  /* ASP1TX1_SRC3_STS */
#define CS47L63_ASP1TX1_SRC3                               0x000001FF  /* ASP1TX1_SRC3 - [8:0] */
#define CS47L63_ASP1TX1_SRC3_MASK                          0x000001FF  /* ASP1TX1_SRC3 - [8:0] */
#define CS47L63_ASP1TX1_SRC3_SHIFT                                  0  /* ASP1TX1_SRC3 - [8:0] */
#define CS47L63_ASP1TX1_SRC3_WIDTH                                  9  /* ASP1TX1_SRC3 - [8:0] */

/*
 * R318 (0x820C) - ASP1TX1_INPUT4
 */
#define CS47L63_ASP1TX1MIX_VOL4                            0x00FE0000  /* ASP1TX1MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX1MIX_VOL4_MASK                       0x00FE0000  /* ASP1TX1MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX1MIX_VOL4_SHIFT                              17  /* ASP1TX1MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX1MIX_VOL4_WIDTH                               7  /* ASP1TX1MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX1_SRC4_STS                           0x00008000  /* ASP1TX1_SRC4_STS */
#define CS47L63_ASP1TX1_SRC4_STS_MASK                      0x00008000  /* ASP1TX1_SRC4_STS */
#define CS47L63_ASP1TX1_SRC4_STS_SHIFT                             15  /* ASP1TX1_SRC4_STS */
#define CS47L63_ASP1TX1_SRC4_STS_WIDTH                              1  /* ASP1TX1_SRC4_STS */
#define CS47L63_ASP1TX1_SRC4                               0x000001FF  /* ASP1TX1_SRC4 - [8:0] */
#define CS47L63_ASP1TX1_SRC4_MASK                          0x000001FF  /* ASP1TX1_SRC4 - [8:0] */
#define CS47L63_ASP1TX1_SRC4_SHIFT                                  0  /* ASP1TX1_SRC4 - [8:0] */
#define CS47L63_ASP1TX1_SRC4_WIDTH                                  9  /* ASP1TX1_SRC4 - [8:0] */

/*
 * R319 (0x8210) - ASP1TX2_INPUT1
 */
#define CS47L63_ASP1TX2MIX_VOL1                            0x00FE0000  /* ASP1TX2MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX2MIX_VOL1_MASK                       0x00FE0000  /* ASP1TX2MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX2MIX_VOL1_SHIFT                              17  /* ASP1TX2MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX2MIX_VOL1_WIDTH                               7  /* ASP1TX2MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX2_SRC1_STS                           0x00008000  /* ASP1TX2_SRC1_STS */
#define CS47L63_ASP1TX2_SRC1_STS_MASK                      0x00008000  /* ASP1TX2_SRC1_STS */
#define CS47L63_ASP1TX2_SRC1_STS_SHIFT                             15  /* ASP1TX2_SRC1_STS */
#define CS47L63_ASP1TX2_SRC1_STS_WIDTH                              1  /* ASP1TX2_SRC1_STS */
#define CS47L63_ASP1TX2_SRC1                               0x000001FF  /* ASP1TX2_SRC1 - [8:0] */
#define CS47L63_ASP1TX2_SRC1_MASK                          0x000001FF  /* ASP1TX2_SRC1 - [8:0] */
#define CS47L63_ASP1TX2_SRC1_SHIFT                                  0  /* ASP1TX2_SRC1 - [8:0] */
#define CS47L63_ASP1TX2_SRC1_WIDTH                                  9  /* ASP1TX2_SRC1 - [8:0] */

/*
 * R320 (0x8214) - ASP1TX2_INPUT2
 */
#define CS47L63_ASP1TX2MIX_VOL2                            0x00FE0000  /* ASP1TX2MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX2MIX_VOL2_MASK                       0x00FE0000  /* ASP1TX2MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX2MIX_VOL2_SHIFT                              17  /* ASP1TX2MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX2MIX_VOL2_WIDTH                               7  /* ASP1TX2MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX2_SRC2_STS                           0x00008000  /* ASP1TX2_SRC2_STS */
#define CS47L63_ASP1TX2_SRC2_STS_MASK                      0x00008000  /* ASP1TX2_SRC2_STS */
#define CS47L63_ASP1TX2_SRC2_STS_SHIFT                             15  /* ASP1TX2_SRC2_STS */
#define CS47L63_ASP1TX2_SRC2_STS_WIDTH                              1  /* ASP1TX2_SRC2_STS */
#define CS47L63_ASP1TX2_SRC2                               0x000001FF  /* ASP1TX2_SRC2 - [8:0] */
#define CS47L63_ASP1TX2_SRC2_MASK                          0x000001FF  /* ASP1TX2_SRC2 - [8:0] */
#define CS47L63_ASP1TX2_SRC2_SHIFT                                  0  /* ASP1TX2_SRC2 - [8:0] */
#define CS47L63_ASP1TX2_SRC2_WIDTH                                  9  /* ASP1TX2_SRC2 - [8:0] */

/*
 * R321 (0x8218) - ASP1TX2_INPUT3
 */
#define CS47L63_ASP1TX2MIX_VOL3                            0x00FE0000  /* ASP1TX2MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX2MIX_VOL3_MASK                       0x00FE0000  /* ASP1TX2MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX2MIX_VOL3_SHIFT                              17  /* ASP1TX2MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX2MIX_VOL3_WIDTH                               7  /* ASP1TX2MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX2_SRC3_STS                           0x00008000  /* ASP1TX2_SRC3_STS */
#define CS47L63_ASP1TX2_SRC3_STS_MASK                      0x00008000  /* ASP1TX2_SRC3_STS */
#define CS47L63_ASP1TX2_SRC3_STS_SHIFT                             15  /* ASP1TX2_SRC3_STS */
#define CS47L63_ASP1TX2_SRC3_STS_WIDTH                              1  /* ASP1TX2_SRC3_STS */
#define CS47L63_ASP1TX2_SRC3                               0x000001FF  /* ASP1TX2_SRC3 - [8:0] */
#define CS47L63_ASP1TX2_SRC3_MASK                          0x000001FF  /* ASP1TX2_SRC3 - [8:0] */
#define CS47L63_ASP1TX2_SRC3_SHIFT                                  0  /* ASP1TX2_SRC3 - [8:0] */
#define CS47L63_ASP1TX2_SRC3_WIDTH                                  9  /* ASP1TX2_SRC3 - [8:0] */

/*
 * R322 (0x821C) - ASP1TX2_INPUT4
 */
#define CS47L63_ASP1TX2MIX_VOL4                            0x00FE0000  /* ASP1TX2MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX2MIX_VOL4_MASK                       0x00FE0000  /* ASP1TX2MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX2MIX_VOL4_SHIFT                              17  /* ASP1TX2MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX2MIX_VOL4_WIDTH                               7  /* ASP1TX2MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX2_SRC4_STS                           0x00008000  /* ASP1TX2_SRC4_STS */
#define CS47L63_ASP1TX2_SRC4_STS_MASK                      0x00008000  /* ASP1TX2_SRC4_STS */
#define CS47L63_ASP1TX2_SRC4_STS_SHIFT                             15  /* ASP1TX2_SRC4_STS */
#define CS47L63_ASP1TX2_SRC4_STS_WIDTH                              1  /* ASP1TX2_SRC4_STS */
#define CS47L63_ASP1TX2_SRC4                               0x000001FF  /* ASP1TX2_SRC4 - [8:0] */
#define CS47L63_ASP1TX2_SRC4_MASK                          0x000001FF  /* ASP1TX2_SRC4 - [8:0] */
#define CS47L63_ASP1TX2_SRC4_SHIFT                                  0  /* ASP1TX2_SRC4 - [8:0] */
#define CS47L63_ASP1TX2_SRC4_WIDTH                                  9  /* ASP1TX2_SRC4 - [8:0] */

/*
 * R323 (0x8220) - ASP1TX3_INPUT1
 */
#define CS47L63_ASP1TX3MIX_VOL1                            0x00FE0000  /* ASP1TX3MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX3MIX_VOL1_MASK                       0x00FE0000  /* ASP1TX3MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX3MIX_VOL1_SHIFT                              17  /* ASP1TX3MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX3MIX_VOL1_WIDTH                               7  /* ASP1TX3MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX3_SRC1_STS                           0x00008000  /* ASP1TX3_SRC1_STS */
#define CS47L63_ASP1TX3_SRC1_STS_MASK                      0x00008000  /* ASP1TX3_SRC1_STS */
#define CS47L63_ASP1TX3_SRC1_STS_SHIFT                             15  /* ASP1TX3_SRC1_STS */
#define CS47L63_ASP1TX3_SRC1_STS_WIDTH                              1  /* ASP1TX3_SRC1_STS */
#define CS47L63_ASP1TX3_SRC1                               0x000001FF  /* ASP1TX3_SRC1 - [8:0] */
#define CS47L63_ASP1TX3_SRC1_MASK                          0x000001FF  /* ASP1TX3_SRC1 - [8:0] */
#define CS47L63_ASP1TX3_SRC1_SHIFT                                  0  /* ASP1TX3_SRC1 - [8:0] */
#define CS47L63_ASP1TX3_SRC1_WIDTH                                  9  /* ASP1TX3_SRC1 - [8:0] */

/*
 * R324 (0x8224) - ASP1TX3_INPUT2
 */
#define CS47L63_ASP1TX3MIX_VOL2                            0x00FE0000  /* ASP1TX3MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX3MIX_VOL2_MASK                       0x00FE0000  /* ASP1TX3MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX3MIX_VOL2_SHIFT                              17  /* ASP1TX3MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX3MIX_VOL2_WIDTH                               7  /* ASP1TX3MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX3_SRC2_STS                           0x00008000  /* ASP1TX3_SRC2_STS */
#define CS47L63_ASP1TX3_SRC2_STS_MASK                      0x00008000  /* ASP1TX3_SRC2_STS */
#define CS47L63_ASP1TX3_SRC2_STS_SHIFT                             15  /* ASP1TX3_SRC2_STS */
#define CS47L63_ASP1TX3_SRC2_STS_WIDTH                              1  /* ASP1TX3_SRC2_STS */
#define CS47L63_ASP1TX3_SRC2                               0x000001FF  /* ASP1TX3_SRC2 - [8:0] */
#define CS47L63_ASP1TX3_SRC2_MASK                          0x000001FF  /* ASP1TX3_SRC2 - [8:0] */
#define CS47L63_ASP1TX3_SRC2_SHIFT                                  0  /* ASP1TX3_SRC2 - [8:0] */
#define CS47L63_ASP1TX3_SRC2_WIDTH                                  9  /* ASP1TX3_SRC2 - [8:0] */

/*
 * R325 (0x8228) - ASP1TX3_INPUT3
 */
#define CS47L63_ASP1TX3MIX_VOL3                            0x00FE0000  /* ASP1TX3MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX3MIX_VOL3_MASK                       0x00FE0000  /* ASP1TX3MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX3MIX_VOL3_SHIFT                              17  /* ASP1TX3MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX3MIX_VOL3_WIDTH                               7  /* ASP1TX3MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX3_SRC3_STS                           0x00008000  /* ASP1TX3_SRC3_STS */
#define CS47L63_ASP1TX3_SRC3_STS_MASK                      0x00008000  /* ASP1TX3_SRC3_STS */
#define CS47L63_ASP1TX3_SRC3_STS_SHIFT                             15  /* ASP1TX3_SRC3_STS */
#define CS47L63_ASP1TX3_SRC3_STS_WIDTH                              1  /* ASP1TX3_SRC3_STS */
#define CS47L63_ASP1TX3_SRC3                               0x000001FF  /* ASP1TX3_SRC3 - [8:0] */
#define CS47L63_ASP1TX3_SRC3_MASK                          0x000001FF  /* ASP1TX3_SRC3 - [8:0] */
#define CS47L63_ASP1TX3_SRC3_SHIFT                                  0  /* ASP1TX3_SRC3 - [8:0] */
#define CS47L63_ASP1TX3_SRC3_WIDTH                                  9  /* ASP1TX3_SRC3 - [8:0] */

/*
 * R326 (0x822C) - ASP1TX3_INPUT4
 */
#define CS47L63_ASP1TX3MIX_VOL4                            0x00FE0000  /* ASP1TX3MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX3MIX_VOL4_MASK                       0x00FE0000  /* ASP1TX3MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX3MIX_VOL4_SHIFT                              17  /* ASP1TX3MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX3MIX_VOL4_WIDTH                               7  /* ASP1TX3MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX3_SRC4_STS                           0x00008000  /* ASP1TX3_SRC4_STS */
#define CS47L63_ASP1TX3_SRC4_STS_MASK                      0x00008000  /* ASP1TX3_SRC4_STS */
#define CS47L63_ASP1TX3_SRC4_STS_SHIFT                             15  /* ASP1TX3_SRC4_STS */
#define CS47L63_ASP1TX3_SRC4_STS_WIDTH                              1  /* ASP1TX3_SRC4_STS */
#define CS47L63_ASP1TX3_SRC4                               0x000001FF  /* ASP1TX3_SRC4 - [8:0] */
#define CS47L63_ASP1TX3_SRC4_MASK                          0x000001FF  /* ASP1TX3_SRC4 - [8:0] */
#define CS47L63_ASP1TX3_SRC4_SHIFT                                  0  /* ASP1TX3_SRC4 - [8:0] */
#define CS47L63_ASP1TX3_SRC4_WIDTH                                  9  /* ASP1TX3_SRC4 - [8:0] */

/*
 * R327 (0x8230) - ASP1TX4_INPUT1
 */
#define CS47L63_ASP1TX4MIX_VOL1                            0x00FE0000  /* ASP1TX4MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX4MIX_VOL1_MASK                       0x00FE0000  /* ASP1TX4MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX4MIX_VOL1_SHIFT                              17  /* ASP1TX4MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX4MIX_VOL1_WIDTH                               7  /* ASP1TX4MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX4_SRC1_STS                           0x00008000  /* ASP1TX4_SRC1_STS */
#define CS47L63_ASP1TX4_SRC1_STS_MASK                      0x00008000  /* ASP1TX4_SRC1_STS */
#define CS47L63_ASP1TX4_SRC1_STS_SHIFT                             15  /* ASP1TX4_SRC1_STS */
#define CS47L63_ASP1TX4_SRC1_STS_WIDTH                              1  /* ASP1TX4_SRC1_STS */
#define CS47L63_ASP1TX4_SRC1                               0x000001FF  /* ASP1TX4_SRC1 - [8:0] */
#define CS47L63_ASP1TX4_SRC1_MASK                          0x000001FF  /* ASP1TX4_SRC1 - [8:0] */
#define CS47L63_ASP1TX4_SRC1_SHIFT                                  0  /* ASP1TX4_SRC1 - [8:0] */
#define CS47L63_ASP1TX4_SRC1_WIDTH                                  9  /* ASP1TX4_SRC1 - [8:0] */

/*
 * R328 (0x8234) - ASP1TX4_INPUT2
 */
#define CS47L63_ASP1TX4MIX_VOL2                            0x00FE0000  /* ASP1TX4MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX4MIX_VOL2_MASK                       0x00FE0000  /* ASP1TX4MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX4MIX_VOL2_SHIFT                              17  /* ASP1TX4MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX4MIX_VOL2_WIDTH                               7  /* ASP1TX4MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX4_SRC2_STS                           0x00008000  /* ASP1TX4_SRC2_STS */
#define CS47L63_ASP1TX4_SRC2_STS_MASK                      0x00008000  /* ASP1TX4_SRC2_STS */
#define CS47L63_ASP1TX4_SRC2_STS_SHIFT                             15  /* ASP1TX4_SRC2_STS */
#define CS47L63_ASP1TX4_SRC2_STS_WIDTH                              1  /* ASP1TX4_SRC2_STS */
#define CS47L63_ASP1TX4_SRC2                               0x000001FF  /* ASP1TX4_SRC2 - [8:0] */
#define CS47L63_ASP1TX4_SRC2_MASK                          0x000001FF  /* ASP1TX4_SRC2 - [8:0] */
#define CS47L63_ASP1TX4_SRC2_SHIFT                                  0  /* ASP1TX4_SRC2 - [8:0] */
#define CS47L63_ASP1TX4_SRC2_WIDTH                                  9  /* ASP1TX4_SRC2 - [8:0] */

/*
 * R329 (0x8238) - ASP1TX4_INPUT3
 */
#define CS47L63_ASP1TX4MIX_VOL3                            0x00FE0000  /* ASP1TX4MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX4MIX_VOL3_MASK                       0x00FE0000  /* ASP1TX4MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX4MIX_VOL3_SHIFT                              17  /* ASP1TX4MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX4MIX_VOL3_WIDTH                               7  /* ASP1TX4MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX4_SRC3_STS                           0x00008000  /* ASP1TX4_SRC3_STS */
#define CS47L63_ASP1TX4_SRC3_STS_MASK                      0x00008000  /* ASP1TX4_SRC3_STS */
#define CS47L63_ASP1TX4_SRC3_STS_SHIFT                             15  /* ASP1TX4_SRC3_STS */
#define CS47L63_ASP1TX4_SRC3_STS_WIDTH                              1  /* ASP1TX4_SRC3_STS */
#define CS47L63_ASP1TX4_SRC3                               0x000001FF  /* ASP1TX4_SRC3 - [8:0] */
#define CS47L63_ASP1TX4_SRC3_MASK                          0x000001FF  /* ASP1TX4_SRC3 - [8:0] */
#define CS47L63_ASP1TX4_SRC3_SHIFT                                  0  /* ASP1TX4_SRC3 - [8:0] */
#define CS47L63_ASP1TX4_SRC3_WIDTH                                  9  /* ASP1TX4_SRC3 - [8:0] */

/*
 * R330 (0x823C) - ASP1TX4_INPUT4
 */
#define CS47L63_ASP1TX4MIX_VOL4                            0x00FE0000  /* ASP1TX4MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX4MIX_VOL4_MASK                       0x00FE0000  /* ASP1TX4MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX4MIX_VOL4_SHIFT                              17  /* ASP1TX4MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX4MIX_VOL4_WIDTH                               7  /* ASP1TX4MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX4_SRC4_STS                           0x00008000  /* ASP1TX4_SRC4_STS */
#define CS47L63_ASP1TX4_SRC4_STS_MASK                      0x00008000  /* ASP1TX4_SRC4_STS */
#define CS47L63_ASP1TX4_SRC4_STS_SHIFT                             15  /* ASP1TX4_SRC4_STS */
#define CS47L63_ASP1TX4_SRC4_STS_WIDTH                              1  /* ASP1TX4_SRC4_STS */
#define CS47L63_ASP1TX4_SRC4                               0x000001FF  /* ASP1TX4_SRC4 - [8:0] */
#define CS47L63_ASP1TX4_SRC4_MASK                          0x000001FF  /* ASP1TX4_SRC4 - [8:0] */
#define CS47L63_ASP1TX4_SRC4_SHIFT                                  0  /* ASP1TX4_SRC4 - [8:0] */
#define CS47L63_ASP1TX4_SRC4_WIDTH                                  9  /* ASP1TX4_SRC4 - [8:0] */

/*
 * R331 (0x8240) - ASP1TX5_INPUT1
 */
#define CS47L63_ASP1TX5MIX_VOL1                            0x00FE0000  /* ASP1TX5MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX5MIX_VOL1_MASK                       0x00FE0000  /* ASP1TX5MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX5MIX_VOL1_SHIFT                              17  /* ASP1TX5MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX5MIX_VOL1_WIDTH                               7  /* ASP1TX5MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX5_SRC1_STS                           0x00008000  /* ASP1TX5_SRC1_STS */
#define CS47L63_ASP1TX5_SRC1_STS_MASK                      0x00008000  /* ASP1TX5_SRC1_STS */
#define CS47L63_ASP1TX5_SRC1_STS_SHIFT                             15  /* ASP1TX5_SRC1_STS */
#define CS47L63_ASP1TX5_SRC1_STS_WIDTH                              1  /* ASP1TX5_SRC1_STS */
#define CS47L63_ASP1TX5_SRC1                               0x000001FF  /* ASP1TX5_SRC1 - [8:0] */
#define CS47L63_ASP1TX5_SRC1_MASK                          0x000001FF  /* ASP1TX5_SRC1 - [8:0] */
#define CS47L63_ASP1TX5_SRC1_SHIFT                                  0  /* ASP1TX5_SRC1 - [8:0] */
#define CS47L63_ASP1TX5_SRC1_WIDTH                                  9  /* ASP1TX5_SRC1 - [8:0] */

/*
 * R332 (0x8244) - ASP1TX5_INPUT2
 */
#define CS47L63_ASP1TX5MIX_VOL2                            0x00FE0000  /* ASP1TX5MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX5MIX_VOL2_MASK                       0x00FE0000  /* ASP1TX5MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX5MIX_VOL2_SHIFT                              17  /* ASP1TX5MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX5MIX_VOL2_WIDTH                               7  /* ASP1TX5MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX5_SRC2_STS                           0x00008000  /* ASP1TX5_SRC2_STS */
#define CS47L63_ASP1TX5_SRC2_STS_MASK                      0x00008000  /* ASP1TX5_SRC2_STS */
#define CS47L63_ASP1TX5_SRC2_STS_SHIFT                             15  /* ASP1TX5_SRC2_STS */
#define CS47L63_ASP1TX5_SRC2_STS_WIDTH                              1  /* ASP1TX5_SRC2_STS */
#define CS47L63_ASP1TX5_SRC2                               0x000001FF  /* ASP1TX5_SRC2 - [8:0] */
#define CS47L63_ASP1TX5_SRC2_MASK                          0x000001FF  /* ASP1TX5_SRC2 - [8:0] */
#define CS47L63_ASP1TX5_SRC2_SHIFT                                  0  /* ASP1TX5_SRC2 - [8:0] */
#define CS47L63_ASP1TX5_SRC2_WIDTH                                  9  /* ASP1TX5_SRC2 - [8:0] */

/*
 * R333 (0x8248) - ASP1TX5_INPUT3
 */
#define CS47L63_ASP1TX5MIX_VOL3                            0x00FE0000  /* ASP1TX5MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX5MIX_VOL3_MASK                       0x00FE0000  /* ASP1TX5MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX5MIX_VOL3_SHIFT                              17  /* ASP1TX5MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX5MIX_VOL3_WIDTH                               7  /* ASP1TX5MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX5_SRC3_STS                           0x00008000  /* ASP1TX5_SRC3_STS */
#define CS47L63_ASP1TX5_SRC3_STS_MASK                      0x00008000  /* ASP1TX5_SRC3_STS */
#define CS47L63_ASP1TX5_SRC3_STS_SHIFT                             15  /* ASP1TX5_SRC3_STS */
#define CS47L63_ASP1TX5_SRC3_STS_WIDTH                              1  /* ASP1TX5_SRC3_STS */
#define CS47L63_ASP1TX5_SRC3                               0x000001FF  /* ASP1TX5_SRC3 - [8:0] */
#define CS47L63_ASP1TX5_SRC3_MASK                          0x000001FF  /* ASP1TX5_SRC3 - [8:0] */
#define CS47L63_ASP1TX5_SRC3_SHIFT                                  0  /* ASP1TX5_SRC3 - [8:0] */
#define CS47L63_ASP1TX5_SRC3_WIDTH                                  9  /* ASP1TX5_SRC3 - [8:0] */

/*
 * R334 (0x824C) - ASP1TX5_INPUT4
 */
#define CS47L63_ASP1TX5MIX_VOL4                            0x00FE0000  /* ASP1TX5MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX5MIX_VOL4_MASK                       0x00FE0000  /* ASP1TX5MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX5MIX_VOL4_SHIFT                              17  /* ASP1TX5MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX5MIX_VOL4_WIDTH                               7  /* ASP1TX5MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX5_SRC4_STS                           0x00008000  /* ASP1TX5_SRC4_STS */
#define CS47L63_ASP1TX5_SRC4_STS_MASK                      0x00008000  /* ASP1TX5_SRC4_STS */
#define CS47L63_ASP1TX5_SRC4_STS_SHIFT                             15  /* ASP1TX5_SRC4_STS */
#define CS47L63_ASP1TX5_SRC4_STS_WIDTH                              1  /* ASP1TX5_SRC4_STS */
#define CS47L63_ASP1TX5_SRC4                               0x000001FF  /* ASP1TX5_SRC4 - [8:0] */
#define CS47L63_ASP1TX5_SRC4_MASK                          0x000001FF  /* ASP1TX5_SRC4 - [8:0] */
#define CS47L63_ASP1TX5_SRC4_SHIFT                                  0  /* ASP1TX5_SRC4 - [8:0] */
#define CS47L63_ASP1TX5_SRC4_WIDTH                                  9  /* ASP1TX5_SRC4 - [8:0] */

/*
 * R335 (0x8250) - ASP1TX6_INPUT1
 */
#define CS47L63_ASP1TX6MIX_VOL1                            0x00FE0000  /* ASP1TX6MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX6MIX_VOL1_MASK                       0x00FE0000  /* ASP1TX6MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX6MIX_VOL1_SHIFT                              17  /* ASP1TX6MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX6MIX_VOL1_WIDTH                               7  /* ASP1TX6MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX6_SRC1_STS                           0x00008000  /* ASP1TX6_SRC1_STS */
#define CS47L63_ASP1TX6_SRC1_STS_MASK                      0x00008000  /* ASP1TX6_SRC1_STS */
#define CS47L63_ASP1TX6_SRC1_STS_SHIFT                             15  /* ASP1TX6_SRC1_STS */
#define CS47L63_ASP1TX6_SRC1_STS_WIDTH                              1  /* ASP1TX6_SRC1_STS */
#define CS47L63_ASP1TX6_SRC1                               0x000001FF  /* ASP1TX6_SRC1 - [8:0] */
#define CS47L63_ASP1TX6_SRC1_MASK                          0x000001FF  /* ASP1TX6_SRC1 - [8:0] */
#define CS47L63_ASP1TX6_SRC1_SHIFT                                  0  /* ASP1TX6_SRC1 - [8:0] */
#define CS47L63_ASP1TX6_SRC1_WIDTH                                  9  /* ASP1TX6_SRC1 - [8:0] */

/*
 * R336 (0x8254) - ASP1TX6_INPUT2
 */
#define CS47L63_ASP1TX6MIX_VOL2                            0x00FE0000  /* ASP1TX6MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX6MIX_VOL2_MASK                       0x00FE0000  /* ASP1TX6MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX6MIX_VOL2_SHIFT                              17  /* ASP1TX6MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX6MIX_VOL2_WIDTH                               7  /* ASP1TX6MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX6_SRC2_STS                           0x00008000  /* ASP1TX6_SRC2_STS */
#define CS47L63_ASP1TX6_SRC2_STS_MASK                      0x00008000  /* ASP1TX6_SRC2_STS */
#define CS47L63_ASP1TX6_SRC2_STS_SHIFT                             15  /* ASP1TX6_SRC2_STS */
#define CS47L63_ASP1TX6_SRC2_STS_WIDTH                              1  /* ASP1TX6_SRC2_STS */
#define CS47L63_ASP1TX6_SRC2                               0x000001FF  /* ASP1TX6_SRC2 - [8:0] */
#define CS47L63_ASP1TX6_SRC2_MASK                          0x000001FF  /* ASP1TX6_SRC2 - [8:0] */
#define CS47L63_ASP1TX6_SRC2_SHIFT                                  0  /* ASP1TX6_SRC2 - [8:0] */
#define CS47L63_ASP1TX6_SRC2_WIDTH                                  9  /* ASP1TX6_SRC2 - [8:0] */

/*
 * R337 (0x8258) - ASP1TX6_INPUT3
 */
#define CS47L63_ASP1TX6MIX_VOL3                            0x00FE0000  /* ASP1TX6MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX6MIX_VOL3_MASK                       0x00FE0000  /* ASP1TX6MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX6MIX_VOL3_SHIFT                              17  /* ASP1TX6MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX6MIX_VOL3_WIDTH                               7  /* ASP1TX6MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX6_SRC3_STS                           0x00008000  /* ASP1TX6_SRC3_STS */
#define CS47L63_ASP1TX6_SRC3_STS_MASK                      0x00008000  /* ASP1TX6_SRC3_STS */
#define CS47L63_ASP1TX6_SRC3_STS_SHIFT                             15  /* ASP1TX6_SRC3_STS */
#define CS47L63_ASP1TX6_SRC3_STS_WIDTH                              1  /* ASP1TX6_SRC3_STS */
#define CS47L63_ASP1TX6_SRC3                               0x000001FF  /* ASP1TX6_SRC3 - [8:0] */
#define CS47L63_ASP1TX6_SRC3_MASK                          0x000001FF  /* ASP1TX6_SRC3 - [8:0] */
#define CS47L63_ASP1TX6_SRC3_SHIFT                                  0  /* ASP1TX6_SRC3 - [8:0] */
#define CS47L63_ASP1TX6_SRC3_WIDTH                                  9  /* ASP1TX6_SRC3 - [8:0] */

/*
 * R338 (0x825C) - ASP1TX6_INPUT4
 */
#define CS47L63_ASP1TX6MIX_VOL4                            0x00FE0000  /* ASP1TX6MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX6MIX_VOL4_MASK                       0x00FE0000  /* ASP1TX6MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX6MIX_VOL4_SHIFT                              17  /* ASP1TX6MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX6MIX_VOL4_WIDTH                               7  /* ASP1TX6MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX6_SRC4_STS                           0x00008000  /* ASP1TX6_SRC4_STS */
#define CS47L63_ASP1TX6_SRC4_STS_MASK                      0x00008000  /* ASP1TX6_SRC4_STS */
#define CS47L63_ASP1TX6_SRC4_STS_SHIFT                             15  /* ASP1TX6_SRC4_STS */
#define CS47L63_ASP1TX6_SRC4_STS_WIDTH                              1  /* ASP1TX6_SRC4_STS */
#define CS47L63_ASP1TX6_SRC4                               0x000001FF  /* ASP1TX6_SRC4 - [8:0] */
#define CS47L63_ASP1TX6_SRC4_MASK                          0x000001FF  /* ASP1TX6_SRC4 - [8:0] */
#define CS47L63_ASP1TX6_SRC4_SHIFT                                  0  /* ASP1TX6_SRC4 - [8:0] */
#define CS47L63_ASP1TX6_SRC4_WIDTH                                  9  /* ASP1TX6_SRC4 - [8:0] */

/*
 * R339 (0x8260) - ASP1TX7_INPUT1
 */
#define CS47L63_ASP1TX7MIX_VOL1                            0x00FE0000  /* ASP1TX7MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX7MIX_VOL1_MASK                       0x00FE0000  /* ASP1TX7MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX7MIX_VOL1_SHIFT                              17  /* ASP1TX7MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX7MIX_VOL1_WIDTH                               7  /* ASP1TX7MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX7_SRC1_STS                           0x00008000  /* ASP1TX7_SRC1_STS */
#define CS47L63_ASP1TX7_SRC1_STS_MASK                      0x00008000  /* ASP1TX7_SRC1_STS */
#define CS47L63_ASP1TX7_SRC1_STS_SHIFT                             15  /* ASP1TX7_SRC1_STS */
#define CS47L63_ASP1TX7_SRC1_STS_WIDTH                              1  /* ASP1TX7_SRC1_STS */
#define CS47L63_ASP1TX7_SRC1                               0x000001FF  /* ASP1TX7_SRC1 - [8:0] */
#define CS47L63_ASP1TX7_SRC1_MASK                          0x000001FF  /* ASP1TX7_SRC1 - [8:0] */
#define CS47L63_ASP1TX7_SRC1_SHIFT                                  0  /* ASP1TX7_SRC1 - [8:0] */
#define CS47L63_ASP1TX7_SRC1_WIDTH                                  9  /* ASP1TX7_SRC1 - [8:0] */

/*
 * R340 (0x8264) - ASP1TX7_INPUT2
 */
#define CS47L63_ASP1TX7MIX_VOL2                            0x00FE0000  /* ASP1TX7MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX7MIX_VOL2_MASK                       0x00FE0000  /* ASP1TX7MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX7MIX_VOL2_SHIFT                              17  /* ASP1TX7MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX7MIX_VOL2_WIDTH                               7  /* ASP1TX7MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX7_SRC2_STS                           0x00008000  /* ASP1TX7_SRC2_STS */
#define CS47L63_ASP1TX7_SRC2_STS_MASK                      0x00008000  /* ASP1TX7_SRC2_STS */
#define CS47L63_ASP1TX7_SRC2_STS_SHIFT                             15  /* ASP1TX7_SRC2_STS */
#define CS47L63_ASP1TX7_SRC2_STS_WIDTH                              1  /* ASP1TX7_SRC2_STS */
#define CS47L63_ASP1TX7_SRC2                               0x000001FF  /* ASP1TX7_SRC2 - [8:0] */
#define CS47L63_ASP1TX7_SRC2_MASK                          0x000001FF  /* ASP1TX7_SRC2 - [8:0] */
#define CS47L63_ASP1TX7_SRC2_SHIFT                                  0  /* ASP1TX7_SRC2 - [8:0] */
#define CS47L63_ASP1TX7_SRC2_WIDTH                                  9  /* ASP1TX7_SRC2 - [8:0] */

/*
 * R341 (0x8268) - ASP1TX7_INPUT3
 */
#define CS47L63_ASP1TX7MIX_VOL3                            0x00FE0000  /* ASP1TX7MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX7MIX_VOL3_MASK                       0x00FE0000  /* ASP1TX7MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX7MIX_VOL3_SHIFT                              17  /* ASP1TX7MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX7MIX_VOL3_WIDTH                               7  /* ASP1TX7MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX7_SRC3_STS                           0x00008000  /* ASP1TX7_SRC3_STS */
#define CS47L63_ASP1TX7_SRC3_STS_MASK                      0x00008000  /* ASP1TX7_SRC3_STS */
#define CS47L63_ASP1TX7_SRC3_STS_SHIFT                             15  /* ASP1TX7_SRC3_STS */
#define CS47L63_ASP1TX7_SRC3_STS_WIDTH                              1  /* ASP1TX7_SRC3_STS */
#define CS47L63_ASP1TX7_SRC3                               0x000001FF  /* ASP1TX7_SRC3 - [8:0] */
#define CS47L63_ASP1TX7_SRC3_MASK                          0x000001FF  /* ASP1TX7_SRC3 - [8:0] */
#define CS47L63_ASP1TX7_SRC3_SHIFT                                  0  /* ASP1TX7_SRC3 - [8:0] */
#define CS47L63_ASP1TX7_SRC3_WIDTH                                  9  /* ASP1TX7_SRC3 - [8:0] */

/*
 * R342 (0x826C) - ASP1TX7_INPUT4
 */
#define CS47L63_ASP1TX7MIX_VOL4                            0x00FE0000  /* ASP1TX7MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX7MIX_VOL4_MASK                       0x00FE0000  /* ASP1TX7MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX7MIX_VOL4_SHIFT                              17  /* ASP1TX7MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX7MIX_VOL4_WIDTH                               7  /* ASP1TX7MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX7_SRC4_STS                           0x00008000  /* ASP1TX7_SRC4_STS */
#define CS47L63_ASP1TX7_SRC4_STS_MASK                      0x00008000  /* ASP1TX7_SRC4_STS */
#define CS47L63_ASP1TX7_SRC4_STS_SHIFT                             15  /* ASP1TX7_SRC4_STS */
#define CS47L63_ASP1TX7_SRC4_STS_WIDTH                              1  /* ASP1TX7_SRC4_STS */
#define CS47L63_ASP1TX7_SRC4                               0x000001FF  /* ASP1TX7_SRC4 - [8:0] */
#define CS47L63_ASP1TX7_SRC4_MASK                          0x000001FF  /* ASP1TX7_SRC4 - [8:0] */
#define CS47L63_ASP1TX7_SRC4_SHIFT                                  0  /* ASP1TX7_SRC4 - [8:0] */
#define CS47L63_ASP1TX7_SRC4_WIDTH                                  9  /* ASP1TX7_SRC4 - [8:0] */

/*
 * R343 (0x8270) - ASP1TX8_INPUT1
 */
#define CS47L63_ASP1TX8MIX_VOL1                            0x00FE0000  /* ASP1TX8MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX8MIX_VOL1_MASK                       0x00FE0000  /* ASP1TX8MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX8MIX_VOL1_SHIFT                              17  /* ASP1TX8MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX8MIX_VOL1_WIDTH                               7  /* ASP1TX8MIX_VOL1 - [23:17] */
#define CS47L63_ASP1TX8_SRC1_STS                           0x00008000  /* ASP1TX8_SRC1_STS */
#define CS47L63_ASP1TX8_SRC1_STS_MASK                      0x00008000  /* ASP1TX8_SRC1_STS */
#define CS47L63_ASP1TX8_SRC1_STS_SHIFT                             15  /* ASP1TX8_SRC1_STS */
#define CS47L63_ASP1TX8_SRC1_STS_WIDTH                              1  /* ASP1TX8_SRC1_STS */
#define CS47L63_ASP1TX8_SRC1                               0x000001FF  /* ASP1TX8_SRC1 - [8:0] */
#define CS47L63_ASP1TX8_SRC1_MASK                          0x000001FF  /* ASP1TX8_SRC1 - [8:0] */
#define CS47L63_ASP1TX8_SRC1_SHIFT                                  0  /* ASP1TX8_SRC1 - [8:0] */
#define CS47L63_ASP1TX8_SRC1_WIDTH                                  9  /* ASP1TX8_SRC1 - [8:0] */

/*
 * R344 (0x8274) - ASP1TX8_INPUT2
 */
#define CS47L63_ASP1TX8MIX_VOL2                            0x00FE0000  /* ASP1TX8MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX8MIX_VOL2_MASK                       0x00FE0000  /* ASP1TX8MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX8MIX_VOL2_SHIFT                              17  /* ASP1TX8MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX8MIX_VOL2_WIDTH                               7  /* ASP1TX8MIX_VOL2 - [23:17] */
#define CS47L63_ASP1TX8_SRC2_STS                           0x00008000  /* ASP1TX8_SRC2_STS */
#define CS47L63_ASP1TX8_SRC2_STS_MASK                      0x00008000  /* ASP1TX8_SRC2_STS */
#define CS47L63_ASP1TX8_SRC2_STS_SHIFT                             15  /* ASP1TX8_SRC2_STS */
#define CS47L63_ASP1TX8_SRC2_STS_WIDTH                              1  /* ASP1TX8_SRC2_STS */
#define CS47L63_ASP1TX8_SRC2                               0x000001FF  /* ASP1TX8_SRC2 - [8:0] */
#define CS47L63_ASP1TX8_SRC2_MASK                          0x000001FF  /* ASP1TX8_SRC2 - [8:0] */
#define CS47L63_ASP1TX8_SRC2_SHIFT                                  0  /* ASP1TX8_SRC2 - [8:0] */
#define CS47L63_ASP1TX8_SRC2_WIDTH                                  9  /* ASP1TX8_SRC2 - [8:0] */

/*
 * R345 (0x8278) - ASP1TX8_INPUT3
 */
#define CS47L63_ASP1TX8MIX_VOL3                            0x00FE0000  /* ASP1TX8MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX8MIX_VOL3_MASK                       0x00FE0000  /* ASP1TX8MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX8MIX_VOL3_SHIFT                              17  /* ASP1TX8MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX8MIX_VOL3_WIDTH                               7  /* ASP1TX8MIX_VOL3 - [23:17] */
#define CS47L63_ASP1TX8_SRC3_STS                           0x00008000  /* ASP1TX8_SRC3_STS */
#define CS47L63_ASP1TX8_SRC3_STS_MASK                      0x00008000  /* ASP1TX8_SRC3_STS */
#define CS47L63_ASP1TX8_SRC3_STS_SHIFT                             15  /* ASP1TX8_SRC3_STS */
#define CS47L63_ASP1TX8_SRC3_STS_WIDTH                              1  /* ASP1TX8_SRC3_STS */
#define CS47L63_ASP1TX8_SRC3                               0x000001FF  /* ASP1TX8_SRC3 - [8:0] */
#define CS47L63_ASP1TX8_SRC3_MASK                          0x000001FF  /* ASP1TX8_SRC3 - [8:0] */
#define CS47L63_ASP1TX8_SRC3_SHIFT                                  0  /* ASP1TX8_SRC3 - [8:0] */
#define CS47L63_ASP1TX8_SRC3_WIDTH                                  9  /* ASP1TX8_SRC3 - [8:0] */

/*
 * R346 (0x827C) - ASP1TX8_INPUT4
 */
#define CS47L63_ASP1TX8MIX_VOL4                            0x00FE0000  /* ASP1TX8MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX8MIX_VOL4_MASK                       0x00FE0000  /* ASP1TX8MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX8MIX_VOL4_SHIFT                              17  /* ASP1TX8MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX8MIX_VOL4_WIDTH                               7  /* ASP1TX8MIX_VOL4 - [23:17] */
#define CS47L63_ASP1TX8_SRC4_STS                           0x00008000  /* ASP1TX8_SRC4_STS */
#define CS47L63_ASP1TX8_SRC4_STS_MASK                      0x00008000  /* ASP1TX8_SRC4_STS */
#define CS47L63_ASP1TX8_SRC4_STS_SHIFT                             15  /* ASP1TX8_SRC4_STS */
#define CS47L63_ASP1TX8_SRC4_STS_WIDTH                              1  /* ASP1TX8_SRC4_STS */
#define CS47L63_ASP1TX8_SRC4                               0x000001FF  /* ASP1TX8_SRC4 - [8:0] */
#define CS47L63_ASP1TX8_SRC4_MASK                          0x000001FF  /* ASP1TX8_SRC4 - [8:0] */
#define CS47L63_ASP1TX8_SRC4_SHIFT                                  0  /* ASP1TX8_SRC4 - [8:0] */
#define CS47L63_ASP1TX8_SRC4_WIDTH                                  9  /* ASP1TX8_SRC4 - [8:0] */

/*
 * R347 (0x8300) - ASP2TX1_INPUT1
 */
#define CS47L63_ASP2TX1MIX_VOL1                            0x00FE0000  /* ASP2TX1MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX1MIX_VOL1_MASK                       0x00FE0000  /* ASP2TX1MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX1MIX_VOL1_SHIFT                              17  /* ASP2TX1MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX1MIX_VOL1_WIDTH                               7  /* ASP2TX1MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX1_SRC1_STS                           0x00008000  /* ASP2TX1_SRC1_STS */
#define CS47L63_ASP2TX1_SRC1_STS_MASK                      0x00008000  /* ASP2TX1_SRC1_STS */
#define CS47L63_ASP2TX1_SRC1_STS_SHIFT                             15  /* ASP2TX1_SRC1_STS */
#define CS47L63_ASP2TX1_SRC1_STS_WIDTH                              1  /* ASP2TX1_SRC1_STS */
#define CS47L63_ASP2TX1_SRC1                               0x000001FF  /* ASP2TX1_SRC1 - [8:0] */
#define CS47L63_ASP2TX1_SRC1_MASK                          0x000001FF  /* ASP2TX1_SRC1 - [8:0] */
#define CS47L63_ASP2TX1_SRC1_SHIFT                                  0  /* ASP2TX1_SRC1 - [8:0] */
#define CS47L63_ASP2TX1_SRC1_WIDTH                                  9  /* ASP2TX1_SRC1 - [8:0] */

/*
 * R348 (0x8304) - ASP2TX1_INPUT2
 */
#define CS47L63_ASP2TX1MIX_VOL2                            0x00FE0000  /* ASP2TX1MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX1MIX_VOL2_MASK                       0x00FE0000  /* ASP2TX1MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX1MIX_VOL2_SHIFT                              17  /* ASP2TX1MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX1MIX_VOL2_WIDTH                               7  /* ASP2TX1MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX1_SRC2_STS                           0x00008000  /* ASP2TX1_SRC2_STS */
#define CS47L63_ASP2TX1_SRC2_STS_MASK                      0x00008000  /* ASP2TX1_SRC2_STS */
#define CS47L63_ASP2TX1_SRC2_STS_SHIFT                             15  /* ASP2TX1_SRC2_STS */
#define CS47L63_ASP2TX1_SRC2_STS_WIDTH                              1  /* ASP2TX1_SRC2_STS */
#define CS47L63_ASP2TX1_SRC2                               0x000001FF  /* ASP2TX1_SRC2 - [8:0] */
#define CS47L63_ASP2TX1_SRC2_MASK                          0x000001FF  /* ASP2TX1_SRC2 - [8:0] */
#define CS47L63_ASP2TX1_SRC2_SHIFT                                  0  /* ASP2TX1_SRC2 - [8:0] */
#define CS47L63_ASP2TX1_SRC2_WIDTH                                  9  /* ASP2TX1_SRC2 - [8:0] */

/*
 * R349 (0x8308) - ASP2TX1_INPUT3
 */
#define CS47L63_ASP2TX1MIX_VOL3                            0x00FE0000  /* ASP2TX1MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX1MIX_VOL3_MASK                       0x00FE0000  /* ASP2TX1MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX1MIX_VOL3_SHIFT                              17  /* ASP2TX1MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX1MIX_VOL3_WIDTH                               7  /* ASP2TX1MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX1_SRC3_STS                           0x00008000  /* ASP2TX1_SRC3_STS */
#define CS47L63_ASP2TX1_SRC3_STS_MASK                      0x00008000  /* ASP2TX1_SRC3_STS */
#define CS47L63_ASP2TX1_SRC3_STS_SHIFT                             15  /* ASP2TX1_SRC3_STS */
#define CS47L63_ASP2TX1_SRC3_STS_WIDTH                              1  /* ASP2TX1_SRC3_STS */
#define CS47L63_ASP2TX1_SRC3                               0x000001FF  /* ASP2TX1_SRC3 - [8:0] */
#define CS47L63_ASP2TX1_SRC3_MASK                          0x000001FF  /* ASP2TX1_SRC3 - [8:0] */
#define CS47L63_ASP2TX1_SRC3_SHIFT                                  0  /* ASP2TX1_SRC3 - [8:0] */
#define CS47L63_ASP2TX1_SRC3_WIDTH                                  9  /* ASP2TX1_SRC3 - [8:0] */

/*
 * R350 (0x830C) - ASP2TX1_INPUT4
 */
#define CS47L63_ASP2TX1MIX_VOL4                            0x00FE0000  /* ASP2TX1MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX1MIX_VOL4_MASK                       0x00FE0000  /* ASP2TX1MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX1MIX_VOL4_SHIFT                              17  /* ASP2TX1MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX1MIX_VOL4_WIDTH                               7  /* ASP2TX1MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX1_SRC4_STS                           0x00008000  /* ASP2TX1_SRC4_STS */
#define CS47L63_ASP2TX1_SRC4_STS_MASK                      0x00008000  /* ASP2TX1_SRC4_STS */
#define CS47L63_ASP2TX1_SRC4_STS_SHIFT                             15  /* ASP2TX1_SRC4_STS */
#define CS47L63_ASP2TX1_SRC4_STS_WIDTH                              1  /* ASP2TX1_SRC4_STS */
#define CS47L63_ASP2TX1_SRC4                               0x000001FF  /* ASP2TX1_SRC4 - [8:0] */
#define CS47L63_ASP2TX1_SRC4_MASK                          0x000001FF  /* ASP2TX1_SRC4 - [8:0] */
#define CS47L63_ASP2TX1_SRC4_SHIFT                                  0  /* ASP2TX1_SRC4 - [8:0] */
#define CS47L63_ASP2TX1_SRC4_WIDTH                                  9  /* ASP2TX1_SRC4 - [8:0] */

/*
 * R351 (0x8310) - ASP2TX2_INPUT1
 */
#define CS47L63_ASP2TX2MIX_VOL1                            0x00FE0000  /* ASP2TX2MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX2MIX_VOL1_MASK                       0x00FE0000  /* ASP2TX2MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX2MIX_VOL1_SHIFT                              17  /* ASP2TX2MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX2MIX_VOL1_WIDTH                               7  /* ASP2TX2MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX2_SRC1_STS                           0x00008000  /* ASP2TX2_SRC1_STS */
#define CS47L63_ASP2TX2_SRC1_STS_MASK                      0x00008000  /* ASP2TX2_SRC1_STS */
#define CS47L63_ASP2TX2_SRC1_STS_SHIFT                             15  /* ASP2TX2_SRC1_STS */
#define CS47L63_ASP2TX2_SRC1_STS_WIDTH                              1  /* ASP2TX2_SRC1_STS */
#define CS47L63_ASP2TX2_SRC1                               0x000001FF  /* ASP2TX2_SRC1 - [8:0] */
#define CS47L63_ASP2TX2_SRC1_MASK                          0x000001FF  /* ASP2TX2_SRC1 - [8:0] */
#define CS47L63_ASP2TX2_SRC1_SHIFT                                  0  /* ASP2TX2_SRC1 - [8:0] */
#define CS47L63_ASP2TX2_SRC1_WIDTH                                  9  /* ASP2TX2_SRC1 - [8:0] */

/*
 * R352 (0x8314) - ASP2TX2_INPUT2
 */
#define CS47L63_ASP2TX2MIX_VOL2                            0x00FE0000  /* ASP2TX2MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX2MIX_VOL2_MASK                       0x00FE0000  /* ASP2TX2MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX2MIX_VOL2_SHIFT                              17  /* ASP2TX2MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX2MIX_VOL2_WIDTH                               7  /* ASP2TX2MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX2_SRC2_STS                           0x00008000  /* ASP2TX2_SRC2_STS */
#define CS47L63_ASP2TX2_SRC2_STS_MASK                      0x00008000  /* ASP2TX2_SRC2_STS */
#define CS47L63_ASP2TX2_SRC2_STS_SHIFT                             15  /* ASP2TX2_SRC2_STS */
#define CS47L63_ASP2TX2_SRC2_STS_WIDTH                              1  /* ASP2TX2_SRC2_STS */
#define CS47L63_ASP2TX2_SRC2                               0x000001FF  /* ASP2TX2_SRC2 - [8:0] */
#define CS47L63_ASP2TX2_SRC2_MASK                          0x000001FF  /* ASP2TX2_SRC2 - [8:0] */
#define CS47L63_ASP2TX2_SRC2_SHIFT                                  0  /* ASP2TX2_SRC2 - [8:0] */
#define CS47L63_ASP2TX2_SRC2_WIDTH                                  9  /* ASP2TX2_SRC2 - [8:0] */

/*
 * R353 (0x8318) - ASP2TX2_INPUT3
 */
#define CS47L63_ASP2TX2MIX_VOL3                            0x00FE0000  /* ASP2TX2MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX2MIX_VOL3_MASK                       0x00FE0000  /* ASP2TX2MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX2MIX_VOL3_SHIFT                              17  /* ASP2TX2MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX2MIX_VOL3_WIDTH                               7  /* ASP2TX2MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX2_SRC3_STS                           0x00008000  /* ASP2TX2_SRC3_STS */
#define CS47L63_ASP2TX2_SRC3_STS_MASK                      0x00008000  /* ASP2TX2_SRC3_STS */
#define CS47L63_ASP2TX2_SRC3_STS_SHIFT                             15  /* ASP2TX2_SRC3_STS */
#define CS47L63_ASP2TX2_SRC3_STS_WIDTH                              1  /* ASP2TX2_SRC3_STS */
#define CS47L63_ASP2TX2_SRC3                               0x000001FF  /* ASP2TX2_SRC3 - [8:0] */
#define CS47L63_ASP2TX2_SRC3_MASK                          0x000001FF  /* ASP2TX2_SRC3 - [8:0] */
#define CS47L63_ASP2TX2_SRC3_SHIFT                                  0  /* ASP2TX2_SRC3 - [8:0] */
#define CS47L63_ASP2TX2_SRC3_WIDTH                                  9  /* ASP2TX2_SRC3 - [8:0] */

/*
 * R354 (0x831C) - ASP2TX2_INPUT4
 */
#define CS47L63_ASP2TX2MIX_VOL4                            0x00FE0000  /* ASP2TX2MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX2MIX_VOL4_MASK                       0x00FE0000  /* ASP2TX2MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX2MIX_VOL4_SHIFT                              17  /* ASP2TX2MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX2MIX_VOL4_WIDTH                               7  /* ASP2TX2MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX2_SRC4_STS                           0x00008000  /* ASP2TX2_SRC4_STS */
#define CS47L63_ASP2TX2_SRC4_STS_MASK                      0x00008000  /* ASP2TX2_SRC4_STS */
#define CS47L63_ASP2TX2_SRC4_STS_SHIFT                             15  /* ASP2TX2_SRC4_STS */
#define CS47L63_ASP2TX2_SRC4_STS_WIDTH                              1  /* ASP2TX2_SRC4_STS */
#define CS47L63_ASP2TX2_SRC4                               0x000001FF  /* ASP2TX2_SRC4 - [8:0] */
#define CS47L63_ASP2TX2_SRC4_MASK                          0x000001FF  /* ASP2TX2_SRC4 - [8:0] */
#define CS47L63_ASP2TX2_SRC4_SHIFT                                  0  /* ASP2TX2_SRC4 - [8:0] */
#define CS47L63_ASP2TX2_SRC4_WIDTH                                  9  /* ASP2TX2_SRC4 - [8:0] */

/*
 * R355 (0x8320) - ASP2TX3_INPUT1
 */
#define CS47L63_ASP2TX3MIX_VOL1                            0x00FE0000  /* ASP2TX3MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX3MIX_VOL1_MASK                       0x00FE0000  /* ASP2TX3MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX3MIX_VOL1_SHIFT                              17  /* ASP2TX3MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX3MIX_VOL1_WIDTH                               7  /* ASP2TX3MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX3_SRC1_STS                           0x00008000  /* ASP2TX3_SRC1_STS */
#define CS47L63_ASP2TX3_SRC1_STS_MASK                      0x00008000  /* ASP2TX3_SRC1_STS */
#define CS47L63_ASP2TX3_SRC1_STS_SHIFT                             15  /* ASP2TX3_SRC1_STS */
#define CS47L63_ASP2TX3_SRC1_STS_WIDTH                              1  /* ASP2TX3_SRC1_STS */
#define CS47L63_ASP2TX3_SRC1                               0x000001FF  /* ASP2TX3_SRC1 - [8:0] */
#define CS47L63_ASP2TX3_SRC1_MASK                          0x000001FF  /* ASP2TX3_SRC1 - [8:0] */
#define CS47L63_ASP2TX3_SRC1_SHIFT                                  0  /* ASP2TX3_SRC1 - [8:0] */
#define CS47L63_ASP2TX3_SRC1_WIDTH                                  9  /* ASP2TX3_SRC1 - [8:0] */

/*
 * R356 (0x8324) - ASP2TX3_INPUT2
 */
#define CS47L63_ASP2TX3MIX_VOL2                            0x00FE0000  /* ASP2TX3MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX3MIX_VOL2_MASK                       0x00FE0000  /* ASP2TX3MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX3MIX_VOL2_SHIFT                              17  /* ASP2TX3MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX3MIX_VOL2_WIDTH                               7  /* ASP2TX3MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX3_SRC2_STS                           0x00008000  /* ASP2TX3_SRC2_STS */
#define CS47L63_ASP2TX3_SRC2_STS_MASK                      0x00008000  /* ASP2TX3_SRC2_STS */
#define CS47L63_ASP2TX3_SRC2_STS_SHIFT                             15  /* ASP2TX3_SRC2_STS */
#define CS47L63_ASP2TX3_SRC2_STS_WIDTH                              1  /* ASP2TX3_SRC2_STS */
#define CS47L63_ASP2TX3_SRC2                               0x000001FF  /* ASP2TX3_SRC2 - [8:0] */
#define CS47L63_ASP2TX3_SRC2_MASK                          0x000001FF  /* ASP2TX3_SRC2 - [8:0] */
#define CS47L63_ASP2TX3_SRC2_SHIFT                                  0  /* ASP2TX3_SRC2 - [8:0] */
#define CS47L63_ASP2TX3_SRC2_WIDTH                                  9  /* ASP2TX3_SRC2 - [8:0] */

/*
 * R357 (0x8328) - ASP2TX3_INPUT3
 */
#define CS47L63_ASP2TX3MIX_VOL3                            0x00FE0000  /* ASP2TX3MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX3MIX_VOL3_MASK                       0x00FE0000  /* ASP2TX3MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX3MIX_VOL3_SHIFT                              17  /* ASP2TX3MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX3MIX_VOL3_WIDTH                               7  /* ASP2TX3MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX3_SRC3_STS                           0x00008000  /* ASP2TX3_SRC3_STS */
#define CS47L63_ASP2TX3_SRC3_STS_MASK                      0x00008000  /* ASP2TX3_SRC3_STS */
#define CS47L63_ASP2TX3_SRC3_STS_SHIFT                             15  /* ASP2TX3_SRC3_STS */
#define CS47L63_ASP2TX3_SRC3_STS_WIDTH                              1  /* ASP2TX3_SRC3_STS */
#define CS47L63_ASP2TX3_SRC3                               0x000001FF  /* ASP2TX3_SRC3 - [8:0] */
#define CS47L63_ASP2TX3_SRC3_MASK                          0x000001FF  /* ASP2TX3_SRC3 - [8:0] */
#define CS47L63_ASP2TX3_SRC3_SHIFT                                  0  /* ASP2TX3_SRC3 - [8:0] */
#define CS47L63_ASP2TX3_SRC3_WIDTH                                  9  /* ASP2TX3_SRC3 - [8:0] */

/*
 * R358 (0x832C) - ASP2TX3_INPUT4
 */
#define CS47L63_ASP2TX3MIX_VOL4                            0x00FE0000  /* ASP2TX3MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX3MIX_VOL4_MASK                       0x00FE0000  /* ASP2TX3MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX3MIX_VOL4_SHIFT                              17  /* ASP2TX3MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX3MIX_VOL4_WIDTH                               7  /* ASP2TX3MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX3_SRC4_STS                           0x00008000  /* ASP2TX3_SRC4_STS */
#define CS47L63_ASP2TX3_SRC4_STS_MASK                      0x00008000  /* ASP2TX3_SRC4_STS */
#define CS47L63_ASP2TX3_SRC4_STS_SHIFT                             15  /* ASP2TX3_SRC4_STS */
#define CS47L63_ASP2TX3_SRC4_STS_WIDTH                              1  /* ASP2TX3_SRC4_STS */
#define CS47L63_ASP2TX3_SRC4                               0x000001FF  /* ASP2TX3_SRC4 - [8:0] */
#define CS47L63_ASP2TX3_SRC4_MASK                          0x000001FF  /* ASP2TX3_SRC4 - [8:0] */
#define CS47L63_ASP2TX3_SRC4_SHIFT                                  0  /* ASP2TX3_SRC4 - [8:0] */
#define CS47L63_ASP2TX3_SRC4_WIDTH                                  9  /* ASP2TX3_SRC4 - [8:0] */

/*
 * R359 (0x8330) - ASP2TX4_INPUT1
 */
#define CS47L63_ASP2TX4MIX_VOL1                            0x00FE0000  /* ASP2TX4MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX4MIX_VOL1_MASK                       0x00FE0000  /* ASP2TX4MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX4MIX_VOL1_SHIFT                              17  /* ASP2TX4MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX4MIX_VOL1_WIDTH                               7  /* ASP2TX4MIX_VOL1 - [23:17] */
#define CS47L63_ASP2TX4_SRC1_STS                           0x00008000  /* ASP2TX4_SRC1_STS */
#define CS47L63_ASP2TX4_SRC1_STS_MASK                      0x00008000  /* ASP2TX4_SRC1_STS */
#define CS47L63_ASP2TX4_SRC1_STS_SHIFT                             15  /* ASP2TX4_SRC1_STS */
#define CS47L63_ASP2TX4_SRC1_STS_WIDTH                              1  /* ASP2TX4_SRC1_STS */
#define CS47L63_ASP2TX4_SRC1                               0x000001FF  /* ASP2TX4_SRC1 - [8:0] */
#define CS47L63_ASP2TX4_SRC1_MASK                          0x000001FF  /* ASP2TX4_SRC1 - [8:0] */
#define CS47L63_ASP2TX4_SRC1_SHIFT                                  0  /* ASP2TX4_SRC1 - [8:0] */
#define CS47L63_ASP2TX4_SRC1_WIDTH                                  9  /* ASP2TX4_SRC1 - [8:0] */

/*
 * R360 (0x8334) - ASP2TX4_INPUT2
 */
#define CS47L63_ASP2TX4MIX_VOL2                            0x00FE0000  /* ASP2TX4MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX4MIX_VOL2_MASK                       0x00FE0000  /* ASP2TX4MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX4MIX_VOL2_SHIFT                              17  /* ASP2TX4MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX4MIX_VOL2_WIDTH                               7  /* ASP2TX4MIX_VOL2 - [23:17] */
#define CS47L63_ASP2TX4_SRC2_STS                           0x00008000  /* ASP2TX4_SRC2_STS */
#define CS47L63_ASP2TX4_SRC2_STS_MASK                      0x00008000  /* ASP2TX4_SRC2_STS */
#define CS47L63_ASP2TX4_SRC2_STS_SHIFT                             15  /* ASP2TX4_SRC2_STS */
#define CS47L63_ASP2TX4_SRC2_STS_WIDTH                              1  /* ASP2TX4_SRC2_STS */
#define CS47L63_ASP2TX4_SRC2                               0x000001FF  /* ASP2TX4_SRC2 - [8:0] */
#define CS47L63_ASP2TX4_SRC2_MASK                          0x000001FF  /* ASP2TX4_SRC2 - [8:0] */
#define CS47L63_ASP2TX4_SRC2_SHIFT                                  0  /* ASP2TX4_SRC2 - [8:0] */
#define CS47L63_ASP2TX4_SRC2_WIDTH                                  9  /* ASP2TX4_SRC2 - [8:0] */

/*
 * R361 (0x8338) - ASP2TX4_INPUT3
 */
#define CS47L63_ASP2TX4MIX_VOL3                            0x00FE0000  /* ASP2TX4MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX4MIX_VOL3_MASK                       0x00FE0000  /* ASP2TX4MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX4MIX_VOL3_SHIFT                              17  /* ASP2TX4MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX4MIX_VOL3_WIDTH                               7  /* ASP2TX4MIX_VOL3 - [23:17] */
#define CS47L63_ASP2TX4_SRC3_STS                           0x00008000  /* ASP2TX4_SRC3_STS */
#define CS47L63_ASP2TX4_SRC3_STS_MASK                      0x00008000  /* ASP2TX4_SRC3_STS */
#define CS47L63_ASP2TX4_SRC3_STS_SHIFT                             15  /* ASP2TX4_SRC3_STS */
#define CS47L63_ASP2TX4_SRC3_STS_WIDTH                              1  /* ASP2TX4_SRC3_STS */
#define CS47L63_ASP2TX4_SRC3                               0x000001FF  /* ASP2TX4_SRC3 - [8:0] */
#define CS47L63_ASP2TX4_SRC3_MASK                          0x000001FF  /* ASP2TX4_SRC3 - [8:0] */
#define CS47L63_ASP2TX4_SRC3_SHIFT                                  0  /* ASP2TX4_SRC3 - [8:0] */
#define CS47L63_ASP2TX4_SRC3_WIDTH                                  9  /* ASP2TX4_SRC3 - [8:0] */

/*
 * R362 (0x833C) - ASP2TX4_INPUT4
 */
#define CS47L63_ASP2TX4MIX_VOL4                            0x00FE0000  /* ASP2TX4MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX4MIX_VOL4_MASK                       0x00FE0000  /* ASP2TX4MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX4MIX_VOL4_SHIFT                              17  /* ASP2TX4MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX4MIX_VOL4_WIDTH                               7  /* ASP2TX4MIX_VOL4 - [23:17] */
#define CS47L63_ASP2TX4_SRC4_STS                           0x00008000  /* ASP2TX4_SRC4_STS */
#define CS47L63_ASP2TX4_SRC4_STS_MASK                      0x00008000  /* ASP2TX4_SRC4_STS */
#define CS47L63_ASP2TX4_SRC4_STS_SHIFT                             15  /* ASP2TX4_SRC4_STS */
#define CS47L63_ASP2TX4_SRC4_STS_WIDTH                              1  /* ASP2TX4_SRC4_STS */
#define CS47L63_ASP2TX4_SRC4                               0x000001FF  /* ASP2TX4_SRC4 - [8:0] */
#define CS47L63_ASP2TX4_SRC4_MASK                          0x000001FF  /* ASP2TX4_SRC4 - [8:0] */
#define CS47L63_ASP2TX4_SRC4_SHIFT                                  0  /* ASP2TX4_SRC4 - [8:0] */
#define CS47L63_ASP2TX4_SRC4_WIDTH                                  9  /* ASP2TX4_SRC4 - [8:0] */

/*
 * R363 (0x8880) - ASRC1_IN1L_INPUT1
 */
#define CS47L63_ASRC1_IN1L_SRC1_STS                        0x00008000  /* ASRC1_IN1L_SRC1_STS */
#define CS47L63_ASRC1_IN1L_SRC1_STS_MASK                   0x00008000  /* ASRC1_IN1L_SRC1_STS */
#define CS47L63_ASRC1_IN1L_SRC1_STS_SHIFT                          15  /* ASRC1_IN1L_SRC1_STS */
#define CS47L63_ASRC1_IN1L_SRC1_STS_WIDTH                           1  /* ASRC1_IN1L_SRC1_STS */
#define CS47L63_ASRC1_IN1L_SRC1                            0x000001FF  /* ASRC1_IN1L_SRC1 - [8:0] */
#define CS47L63_ASRC1_IN1L_SRC1_MASK                       0x000001FF  /* ASRC1_IN1L_SRC1 - [8:0] */
#define CS47L63_ASRC1_IN1L_SRC1_SHIFT                               0  /* ASRC1_IN1L_SRC1 - [8:0] */
#define CS47L63_ASRC1_IN1L_SRC1_WIDTH                               9  /* ASRC1_IN1L_SRC1 - [8:0] */

/*
 * R364 (0x8890) - ASRC1_IN1R_INPUT1
 */
#define CS47L63_ASRC1_IN1R_SRC1_STS                        0x00008000  /* ASRC1_IN1R_SRC1_STS */
#define CS47L63_ASRC1_IN1R_SRC1_STS_MASK                   0x00008000  /* ASRC1_IN1R_SRC1_STS */
#define CS47L63_ASRC1_IN1R_SRC1_STS_SHIFT                          15  /* ASRC1_IN1R_SRC1_STS */
#define CS47L63_ASRC1_IN1R_SRC1_STS_WIDTH                           1  /* ASRC1_IN1R_SRC1_STS */
#define CS47L63_ASRC1_IN1R_SRC1                            0x000001FF  /* ASRC1_IN1R_SRC1 - [8:0] */
#define CS47L63_ASRC1_IN1R_SRC1_MASK                       0x000001FF  /* ASRC1_IN1R_SRC1 - [8:0] */
#define CS47L63_ASRC1_IN1R_SRC1_SHIFT                               0  /* ASRC1_IN1R_SRC1 - [8:0] */
#define CS47L63_ASRC1_IN1R_SRC1_WIDTH                               9  /* ASRC1_IN1R_SRC1 - [8:0] */

/*
 * R365 (0x88A0) - ASRC1_IN2L_INPUT1
 */
#define CS47L63_ASRC1_IN2L_SRC1_STS                        0x00008000  /* ASRC1_IN2L_SRC1_STS */
#define CS47L63_ASRC1_IN2L_SRC1_STS_MASK                   0x00008000  /* ASRC1_IN2L_SRC1_STS */
#define CS47L63_ASRC1_IN2L_SRC1_STS_SHIFT                          15  /* ASRC1_IN2L_SRC1_STS */
#define CS47L63_ASRC1_IN2L_SRC1_STS_WIDTH                           1  /* ASRC1_IN2L_SRC1_STS */
#define CS47L63_ASRC1_IN2L_SRC1                            0x000001FF  /* ASRC1_IN2L_SRC1 - [8:0] */
#define CS47L63_ASRC1_IN2L_SRC1_MASK                       0x000001FF  /* ASRC1_IN2L_SRC1 - [8:0] */
#define CS47L63_ASRC1_IN2L_SRC1_SHIFT                               0  /* ASRC1_IN2L_SRC1 - [8:0] */
#define CS47L63_ASRC1_IN2L_SRC1_WIDTH                               9  /* ASRC1_IN2L_SRC1 - [8:0] */

/*
 * R366 (0x88B0) - ASRC1_IN2R_INPUT1
 */
#define CS47L63_ASRC1_IN2R_SRC1_STS                        0x00008000  /* ASRC1_IN2R_SRC1_STS */
#define CS47L63_ASRC1_IN2R_SRC1_STS_MASK                   0x00008000  /* ASRC1_IN2R_SRC1_STS */
#define CS47L63_ASRC1_IN2R_SRC1_STS_SHIFT                          15  /* ASRC1_IN2R_SRC1_STS */
#define CS47L63_ASRC1_IN2R_SRC1_STS_WIDTH                           1  /* ASRC1_IN2R_SRC1_STS */
#define CS47L63_ASRC1_IN2R_SRC1                            0x000001FF  /* ASRC1_IN2R_SRC1 - [8:0] */
#define CS47L63_ASRC1_IN2R_SRC1_MASK                       0x000001FF  /* ASRC1_IN2R_SRC1 - [8:0] */
#define CS47L63_ASRC1_IN2R_SRC1_SHIFT                               0  /* ASRC1_IN2R_SRC1 - [8:0] */
#define CS47L63_ASRC1_IN2R_SRC1_WIDTH                               9  /* ASRC1_IN2R_SRC1 - [8:0] */

/*
 * R367 (0x88C0) - LSRC2_INL_INPUT1
 */
#define CS47L63_LSRC2_INL_SRC1_STS                         0x00008000  /* LSRC2_INL_SRC1_STS */
#define CS47L63_LSRC2_INL_SRC1_STS_MASK                    0x00008000  /* LSRC2_INL_SRC1_STS */
#define CS47L63_LSRC2_INL_SRC1_STS_SHIFT                           15  /* LSRC2_INL_SRC1_STS */
#define CS47L63_LSRC2_INL_SRC1_STS_WIDTH                            1  /* LSRC2_INL_SRC1_STS */
#define CS47L63_LSRC2_INL_SRC1                             0x000001FF  /* LSRC2_INL_SRC1 - [8:0] */
#define CS47L63_LSRC2_INL_SRC1_MASK                        0x000001FF  /* LSRC2_INL_SRC1 - [8:0] */
#define CS47L63_LSRC2_INL_SRC1_SHIFT                                0  /* LSRC2_INL_SRC1 - [8:0] */
#define CS47L63_LSRC2_INL_SRC1_WIDTH                                9  /* LSRC2_INL_SRC1 - [8:0] */

/*
 * R368 (0x88D0) - LSRC2_INR_INPUT1
 */
#define CS47L63_LSRC2_INR_SRC1_STS                         0x00008000  /* LSRC2_INR_SRC1_STS */
#define CS47L63_LSRC2_INR_SRC1_STS_MASK                    0x00008000  /* LSRC2_INR_SRC1_STS */
#define CS47L63_LSRC2_INR_SRC1_STS_SHIFT                           15  /* LSRC2_INR_SRC1_STS */
#define CS47L63_LSRC2_INR_SRC1_STS_WIDTH                            1  /* LSRC2_INR_SRC1_STS */
#define CS47L63_LSRC2_INR_SRC1                             0x000001FF  /* LSRC2_INR_SRC1 - [8:0] */
#define CS47L63_LSRC2_INR_SRC1_MASK                        0x000001FF  /* LSRC2_INR_SRC1 - [8:0] */
#define CS47L63_LSRC2_INR_SRC1_SHIFT                                0  /* LSRC2_INR_SRC1 - [8:0] */
#define CS47L63_LSRC2_INR_SRC1_WIDTH                                9  /* LSRC2_INR_SRC1 - [8:0] */

/*
 * R369 (0x8900) - LSRC3_INL_INPUT1
 */
#define CS47L63_ASRC3_INL_SRC1_STS                         0x00008000  /* ASRC3_INL_SRC1_STS */
#define CS47L63_ASRC3_INL_SRC1_STS_MASK                    0x00008000  /* ASRC3_INL_SRC1_STS */
#define CS47L63_ASRC3_INL_SRC1_STS_SHIFT                           15  /* ASRC3_INL_SRC1_STS */
#define CS47L63_ASRC3_INL_SRC1_STS_WIDTH                            1  /* ASRC3_INL_SRC1_STS */
#define CS47L63_LSRC3_INL_SRC1                             0x000001FF  /* LSRC3_INL_SRC1 - [8:0] */
#define CS47L63_LSRC3_INL_SRC1_MASK                        0x000001FF  /* LSRC3_INL_SRC1 - [8:0] */
#define CS47L63_LSRC3_INL_SRC1_SHIFT                                0  /* LSRC3_INL_SRC1 - [8:0] */
#define CS47L63_LSRC3_INL_SRC1_WIDTH                                9  /* LSRC3_INL_SRC1 - [8:0] */

/*
 * R370 (0x8910) - LSRC3_INR_INPUT1
 */
#define CS47L63_ASRC3_INR_SRC1_STS                         0x00008000  /* ASRC3_INR_SRC1_STS */
#define CS47L63_ASRC3_INR_SRC1_STS_MASK                    0x00008000  /* ASRC3_INR_SRC1_STS */
#define CS47L63_ASRC3_INR_SRC1_STS_SHIFT                           15  /* ASRC3_INR_SRC1_STS */
#define CS47L63_ASRC3_INR_SRC1_STS_WIDTH                            1  /* ASRC3_INR_SRC1_STS */
#define CS47L63_LSRC3_INR_SRC1                             0x000001FF  /* LSRC3_INR_SRC1 - [8:0] */
#define CS47L63_LSRC3_INR_SRC1_MASK                        0x000001FF  /* LSRC3_INR_SRC1 - [8:0] */
#define CS47L63_LSRC3_INR_SRC1_SHIFT                                0  /* LSRC3_INR_SRC1 - [8:0] */
#define CS47L63_LSRC3_INR_SRC1_WIDTH                                9  /* LSRC3_INR_SRC1 - [8:0] */

/*
 * R371 (0x8980) - ISRC1INT1_INPUT1
 */
#define CS47L63_ISRC1INT1_SRC1_STS                         0x00008000  /* ISRC1INT1_SRC1_STS */
#define CS47L63_ISRC1INT1_SRC1_STS_MASK                    0x00008000  /* ISRC1INT1_SRC1_STS */
#define CS47L63_ISRC1INT1_SRC1_STS_SHIFT                           15  /* ISRC1INT1_SRC1_STS */
#define CS47L63_ISRC1INT1_SRC1_STS_WIDTH                            1  /* ISRC1INT1_SRC1_STS */
#define CS47L63_ISRC1INT1_SRC1                             0x000001FF  /* ISRC1INT1_SRC1 - [8:0] */
#define CS47L63_ISRC1INT1_SRC1_MASK                        0x000001FF  /* ISRC1INT1_SRC1 - [8:0] */
#define CS47L63_ISRC1INT1_SRC1_SHIFT                                0  /* ISRC1INT1_SRC1 - [8:0] */
#define CS47L63_ISRC1INT1_SRC1_WIDTH                                9  /* ISRC1INT1_SRC1 - [8:0] */

/*
 * R372 (0x8990) - ISRC1INT2_INPUT1
 */
#define CS47L63_ISRC1INT2_SRC1_STS                         0x00008000  /* ISRC1INT2_SRC1_STS */
#define CS47L63_ISRC1INT2_SRC1_STS_MASK                    0x00008000  /* ISRC1INT2_SRC1_STS */
#define CS47L63_ISRC1INT2_SRC1_STS_SHIFT                           15  /* ISRC1INT2_SRC1_STS */
#define CS47L63_ISRC1INT2_SRC1_STS_WIDTH                            1  /* ISRC1INT2_SRC1_STS */
#define CS47L63_ISRC1INT2_SRC1                             0x000001FF  /* ISRC1INT2_SRC1 - [8:0] */
#define CS47L63_ISRC1INT2_SRC1_MASK                        0x000001FF  /* ISRC1INT2_SRC1 - [8:0] */
#define CS47L63_ISRC1INT2_SRC1_SHIFT                                0  /* ISRC1INT2_SRC1 - [8:0] */
#define CS47L63_ISRC1INT2_SRC1_WIDTH                                9  /* ISRC1INT2_SRC1 - [8:0] */

/*
 * R373 (0x89A0) - ISRC1INT3_INPUT1
 */
#define CS47L63_ISRC1INT3_SRC1_STS                         0x00008000  /* ISRC1INT3_SRC1_STS */
#define CS47L63_ISRC1INT3_SRC1_STS_MASK                    0x00008000  /* ISRC1INT3_SRC1_STS */
#define CS47L63_ISRC1INT3_SRC1_STS_SHIFT                           15  /* ISRC1INT3_SRC1_STS */
#define CS47L63_ISRC1INT3_SRC1_STS_WIDTH                            1  /* ISRC1INT3_SRC1_STS */
#define CS47L63_ISRC1INT3_SRC1                             0x000001FF  /* ISRC1INT3_SRC1 - [8:0] */
#define CS47L63_ISRC1INT3_SRC1_MASK                        0x000001FF  /* ISRC1INT3_SRC1 - [8:0] */
#define CS47L63_ISRC1INT3_SRC1_SHIFT                                0  /* ISRC1INT3_SRC1 - [8:0] */
#define CS47L63_ISRC1INT3_SRC1_WIDTH                                9  /* ISRC1INT3_SRC1 - [8:0] */

/*
 * R374 (0x89B0) - ISRC1INT4_INPUT1
 */
#define CS47L63_ISRC1INT4_SRC1_STS                         0x00008000  /* ISRC1INT4_SRC1_STS */
#define CS47L63_ISRC1INT4_SRC1_STS_MASK                    0x00008000  /* ISRC1INT4_SRC1_STS */
#define CS47L63_ISRC1INT4_SRC1_STS_SHIFT                           15  /* ISRC1INT4_SRC1_STS */
#define CS47L63_ISRC1INT4_SRC1_STS_WIDTH                            1  /* ISRC1INT4_SRC1_STS */
#define CS47L63_ISRC1INT4_SRC1                             0x000001FF  /* ISRC1INT4_SRC1 - [8:0] */
#define CS47L63_ISRC1INT4_SRC1_MASK                        0x000001FF  /* ISRC1INT4_SRC1 - [8:0] */
#define CS47L63_ISRC1INT4_SRC1_SHIFT                                0  /* ISRC1INT4_SRC1 - [8:0] */
#define CS47L63_ISRC1INT4_SRC1_WIDTH                                9  /* ISRC1INT4_SRC1 - [8:0] */

/*
 * R375 (0x89C0) - ISRC1DEC1_INPUT1
 */
#define CS47L63_ISRC1DEC1_SRC1_STS                         0x00008000  /* ISRC1DEC1_SRC1_STS */
#define CS47L63_ISRC1DEC1_SRC1_STS_MASK                    0x00008000  /* ISRC1DEC1_SRC1_STS */
#define CS47L63_ISRC1DEC1_SRC1_STS_SHIFT                           15  /* ISRC1DEC1_SRC1_STS */
#define CS47L63_ISRC1DEC1_SRC1_STS_WIDTH                            1  /* ISRC1DEC1_SRC1_STS */
#define CS47L63_ISRC1DEC1_SRC1                             0x000001FF  /* ISRC1DEC1_SRC1 - [8:0] */
#define CS47L63_ISRC1DEC1_SRC1_MASK                        0x000001FF  /* ISRC1DEC1_SRC1 - [8:0] */
#define CS47L63_ISRC1DEC1_SRC1_SHIFT                                0  /* ISRC1DEC1_SRC1 - [8:0] */
#define CS47L63_ISRC1DEC1_SRC1_WIDTH                                9  /* ISRC1DEC1_SRC1 - [8:0] */

/*
 * R376 (0x89D0) - ISRC1DEC2_INPUT1
 */
#define CS47L63_ISRC1DEC2_SRC1_STS                         0x00008000  /* ISRC1DEC2_SRC1_STS */
#define CS47L63_ISRC1DEC2_SRC1_STS_MASK                    0x00008000  /* ISRC1DEC2_SRC1_STS */
#define CS47L63_ISRC1DEC2_SRC1_STS_SHIFT                           15  /* ISRC1DEC2_SRC1_STS */
#define CS47L63_ISRC1DEC2_SRC1_STS_WIDTH                            1  /* ISRC1DEC2_SRC1_STS */
#define CS47L63_ISRC1DEC2_SRC1                             0x000001FF  /* ISRC1DEC2_SRC1 - [8:0] */
#define CS47L63_ISRC1DEC2_SRC1_MASK                        0x000001FF  /* ISRC1DEC2_SRC1 - [8:0] */
#define CS47L63_ISRC1DEC2_SRC1_SHIFT                                0  /* ISRC1DEC2_SRC1 - [8:0] */
#define CS47L63_ISRC1DEC2_SRC1_WIDTH                                9  /* ISRC1DEC2_SRC1 - [8:0] */

/*
 * R377 (0x89E0) - ISRC1DEC3_INPUT1
 */
#define CS47L63_ISRC1DEC3_SRC1_STS                         0x00008000  /* ISRC1DEC3_SRC1_STS */
#define CS47L63_ISRC1DEC3_SRC1_STS_MASK                    0x00008000  /* ISRC1DEC3_SRC1_STS */
#define CS47L63_ISRC1DEC3_SRC1_STS_SHIFT                           15  /* ISRC1DEC3_SRC1_STS */
#define CS47L63_ISRC1DEC3_SRC1_STS_WIDTH                            1  /* ISRC1DEC3_SRC1_STS */
#define CS47L63_ISRC1DEC3_SRC1                             0x000001FF  /* ISRC1DEC3_SRC1 - [8:0] */
#define CS47L63_ISRC1DEC3_SRC1_MASK                        0x000001FF  /* ISRC1DEC3_SRC1 - [8:0] */
#define CS47L63_ISRC1DEC3_SRC1_SHIFT                                0  /* ISRC1DEC3_SRC1 - [8:0] */
#define CS47L63_ISRC1DEC3_SRC1_WIDTH                                9  /* ISRC1DEC3_SRC1 - [8:0] */

/*
 * R378 (0x89F0) - ISRC1DEC4_INPUT1
 */
#define CS47L63_ISRC1DEC4_SRC1_STS                         0x00008000  /* ISRC1DEC4_SRC1_STS */
#define CS47L63_ISRC1DEC4_SRC1_STS_MASK                    0x00008000  /* ISRC1DEC4_SRC1_STS */
#define CS47L63_ISRC1DEC4_SRC1_STS_SHIFT                           15  /* ISRC1DEC4_SRC1_STS */
#define CS47L63_ISRC1DEC4_SRC1_STS_WIDTH                            1  /* ISRC1DEC4_SRC1_STS */
#define CS47L63_ISRC1DEC4_SRC1                             0x000001FF  /* ISRC1DEC4_SRC1 - [8:0] */
#define CS47L63_ISRC1DEC4_SRC1_MASK                        0x000001FF  /* ISRC1DEC4_SRC1 - [8:0] */
#define CS47L63_ISRC1DEC4_SRC1_SHIFT                                0  /* ISRC1DEC4_SRC1 - [8:0] */
#define CS47L63_ISRC1DEC4_SRC1_WIDTH                                9  /* ISRC1DEC4_SRC1 - [8:0] */

/*
 * R379 (0x8A00) - ISRC2INT1_INPUT1
 */
#define CS47L63_ISRC2INT1_SRC1_STS                         0x00008000  /* ISRC2INT1_SRC1_STS */
#define CS47L63_ISRC2INT1_SRC1_STS_MASK                    0x00008000  /* ISRC2INT1_SRC1_STS */
#define CS47L63_ISRC2INT1_SRC1_STS_SHIFT                           15  /* ISRC2INT1_SRC1_STS */
#define CS47L63_ISRC2INT1_SRC1_STS_WIDTH                            1  /* ISRC2INT1_SRC1_STS */
#define CS47L63_ISRC2INT1_SRC1                             0x000001FF  /* ISRC2INT1_SRC1 - [8:0] */
#define CS47L63_ISRC2INT1_SRC1_MASK                        0x000001FF  /* ISRC2INT1_SRC1 - [8:0] */
#define CS47L63_ISRC2INT1_SRC1_SHIFT                                0  /* ISRC2INT1_SRC1 - [8:0] */
#define CS47L63_ISRC2INT1_SRC1_WIDTH                                9  /* ISRC2INT1_SRC1 - [8:0] */

/*
 * R380 (0x8A10) - ISRC2INT2_INPUT1
 */
#define CS47L63_ISRC2INT2_SRC1_STS                         0x00008000  /* ISRC2INT2_SRC1_STS */
#define CS47L63_ISRC2INT2_SRC1_STS_MASK                    0x00008000  /* ISRC2INT2_SRC1_STS */
#define CS47L63_ISRC2INT2_SRC1_STS_SHIFT                           15  /* ISRC2INT2_SRC1_STS */
#define CS47L63_ISRC2INT2_SRC1_STS_WIDTH                            1  /* ISRC2INT2_SRC1_STS */
#define CS47L63_ISRC2INT2_SRC1                             0x000001FF  /* ISRC2INT2_SRC1 - [8:0] */
#define CS47L63_ISRC2INT2_SRC1_MASK                        0x000001FF  /* ISRC2INT2_SRC1 - [8:0] */
#define CS47L63_ISRC2INT2_SRC1_SHIFT                                0  /* ISRC2INT2_SRC1 - [8:0] */
#define CS47L63_ISRC2INT2_SRC1_WIDTH                                9  /* ISRC2INT2_SRC1 - [8:0] */

/*
 * R381 (0x8A40) - ISRC2DEC1_INPUT1
 */
#define CS47L63_ISRC2DEC1_SRC1_STS                         0x00008000  /* ISRC2DEC1_SRC1_STS */
#define CS47L63_ISRC2DEC1_SRC1_STS_MASK                    0x00008000  /* ISRC2DEC1_SRC1_STS */
#define CS47L63_ISRC2DEC1_SRC1_STS_SHIFT                           15  /* ISRC2DEC1_SRC1_STS */
#define CS47L63_ISRC2DEC1_SRC1_STS_WIDTH                            1  /* ISRC2DEC1_SRC1_STS */
#define CS47L63_ISRC2DEC1_SRC1                             0x000001FF  /* ISRC2DEC1_SRC1 - [8:0] */
#define CS47L63_ISRC2DEC1_SRC1_MASK                        0x000001FF  /* ISRC2DEC1_SRC1 - [8:0] */
#define CS47L63_ISRC2DEC1_SRC1_SHIFT                                0  /* ISRC2DEC1_SRC1 - [8:0] */
#define CS47L63_ISRC2DEC1_SRC1_WIDTH                                9  /* ISRC2DEC1_SRC1 - [8:0] */

/*
 * R382 (0x8A50) - ISRC2DEC2_INPUT1
 */
#define CS47L63_ISRC2DEC2_SRC1_STS                         0x00008000  /* ISRC2DEC2_SRC1_STS */
#define CS47L63_ISRC2DEC2_SRC1_STS_MASK                    0x00008000  /* ISRC2DEC2_SRC1_STS */
#define CS47L63_ISRC2DEC2_SRC1_STS_SHIFT                           15  /* ISRC2DEC2_SRC1_STS */
#define CS47L63_ISRC2DEC2_SRC1_STS_WIDTH                            1  /* ISRC2DEC2_SRC1_STS */
#define CS47L63_ISRC2DEC2_SRC1                             0x000001FF  /* ISRC2DEC2_SRC1 - [8:0] */
#define CS47L63_ISRC2DEC2_SRC1_MASK                        0x000001FF  /* ISRC2DEC2_SRC1 - [8:0] */
#define CS47L63_ISRC2DEC2_SRC1_SHIFT                                0  /* ISRC2DEC2_SRC1 - [8:0] */
#define CS47L63_ISRC2DEC2_SRC1_WIDTH                                9  /* ISRC2DEC2_SRC1 - [8:0] */

/*
 * R383 (0x8A80) - ISRC3INT1_INPUT1
 */
#define CS47L63_ISRC3INT1_SRC1_STS                         0x00008000  /* ISRC3INT1_SRC1_STS */
#define CS47L63_ISRC3INT1_SRC1_STS_MASK                    0x00008000  /* ISRC3INT1_SRC1_STS */
#define CS47L63_ISRC3INT1_SRC1_STS_SHIFT                           15  /* ISRC3INT1_SRC1_STS */
#define CS47L63_ISRC3INT1_SRC1_STS_WIDTH                            1  /* ISRC3INT1_SRC1_STS */
#define CS47L63_ISRC3INT1_SRC1                             0x000001FF  /* ISRC3INT1_SRC1 - [8:0] */
#define CS47L63_ISRC3INT1_SRC1_MASK                        0x000001FF  /* ISRC3INT1_SRC1 - [8:0] */
#define CS47L63_ISRC3INT1_SRC1_SHIFT                                0  /* ISRC3INT1_SRC1 - [8:0] */
#define CS47L63_ISRC3INT1_SRC1_WIDTH                                9  /* ISRC3INT1_SRC1 - [8:0] */

/*
 * R384 (0x8A90) - ISRC3INT2_INPUT1
 */
#define CS47L63_ISRC3INT2_SRC1_STS                         0x00008000  /* ISRC3INT2_SRC1_STS */
#define CS47L63_ISRC3INT2_SRC1_STS_MASK                    0x00008000  /* ISRC3INT2_SRC1_STS */
#define CS47L63_ISRC3INT2_SRC1_STS_SHIFT                           15  /* ISRC3INT2_SRC1_STS */
#define CS47L63_ISRC3INT2_SRC1_STS_WIDTH                            1  /* ISRC3INT2_SRC1_STS */
#define CS47L63_ISRC3INT2_SRC1                             0x000001FF  /* ISRC3INT2_SRC1 - [8:0] */
#define CS47L63_ISRC3INT2_SRC1_MASK                        0x000001FF  /* ISRC3INT2_SRC1 - [8:0] */
#define CS47L63_ISRC3INT2_SRC1_SHIFT                                0  /* ISRC3INT2_SRC1 - [8:0] */
#define CS47L63_ISRC3INT2_SRC1_WIDTH                                9  /* ISRC3INT2_SRC1 - [8:0] */

/*
 * R385 (0x8AC0) - ISRC3DEC1_INPUT1
 */
#define CS47L63_ISRC3DEC1_SRC1_STS                         0x00008000  /* ISRC3DEC1_SRC1_STS */
#define CS47L63_ISRC3DEC1_SRC1_STS_MASK                    0x00008000  /* ISRC3DEC1_SRC1_STS */
#define CS47L63_ISRC3DEC1_SRC1_STS_SHIFT                           15  /* ISRC3DEC1_SRC1_STS */
#define CS47L63_ISRC3DEC1_SRC1_STS_WIDTH                            1  /* ISRC3DEC1_SRC1_STS */
#define CS47L63_ISRC3DEC1_SRC1                             0x000001FF  /* ISRC3DEC1_SRC1 - [8:0] */
#define CS47L63_ISRC3DEC1_SRC1_MASK                        0x000001FF  /* ISRC3DEC1_SRC1 - [8:0] */
#define CS47L63_ISRC3DEC1_SRC1_SHIFT                                0  /* ISRC3DEC1_SRC1 - [8:0] */
#define CS47L63_ISRC3DEC1_SRC1_WIDTH                                9  /* ISRC3DEC1_SRC1 - [8:0] */

/*
 * R386 (0x8AD0) - ISRC3DEC2_INPUT1
 */
#define CS47L63_ISRC3DEC2_SRC1_STS                         0x00008000  /* ISRC3DEC2_SRC1_STS */
#define CS47L63_ISRC3DEC2_SRC1_STS_MASK                    0x00008000  /* ISRC3DEC2_SRC1_STS */
#define CS47L63_ISRC3DEC2_SRC1_STS_SHIFT                           15  /* ISRC3DEC2_SRC1_STS */
#define CS47L63_ISRC3DEC2_SRC1_STS_WIDTH                            1  /* ISRC3DEC2_SRC1_STS */
#define CS47L63_ISRC3DEC2_SRC1                             0x000001FF  /* ISRC3DEC2_SRC1 - [8:0] */
#define CS47L63_ISRC3DEC2_SRC1_MASK                        0x000001FF  /* ISRC3DEC2_SRC1 - [8:0] */
#define CS47L63_ISRC3DEC2_SRC1_SHIFT                                0  /* ISRC3DEC2_SRC1 - [8:0] */
#define CS47L63_ISRC3DEC2_SRC1_WIDTH                                9  /* ISRC3DEC2_SRC1 - [8:0] */

/*
 * R387 (0x8B80) - EQ1_INPUT1
 */
#define CS47L63_EQ1MIX_VOL1                                0x00FE0000  /* EQ1MIX_VOL1 - [23:17] */
#define CS47L63_EQ1MIX_VOL1_MASK                           0x00FE0000  /* EQ1MIX_VOL1 - [23:17] */
#define CS47L63_EQ1MIX_VOL1_SHIFT                                  17  /* EQ1MIX_VOL1 - [23:17] */
#define CS47L63_EQ1MIX_VOL1_WIDTH                                   7  /* EQ1MIX_VOL1 - [23:17] */
#define CS47L63_EQ1_SRC1_STS                               0x00008000  /* EQ1_SRC1_STS */
#define CS47L63_EQ1_SRC1_STS_MASK                          0x00008000  /* EQ1_SRC1_STS */
#define CS47L63_EQ1_SRC1_STS_SHIFT                                 15  /* EQ1_SRC1_STS */
#define CS47L63_EQ1_SRC1_STS_WIDTH                                  1  /* EQ1_SRC1_STS */
#define CS47L63_EQ1_SRC1                                   0x000001FF  /* EQ1_SRC1 - [8:0] */
#define CS47L63_EQ1_SRC1_MASK                              0x000001FF  /* EQ1_SRC1 - [8:0] */
#define CS47L63_EQ1_SRC1_SHIFT                                      0  /* EQ1_SRC1 - [8:0] */
#define CS47L63_EQ1_SRC1_WIDTH                                      9  /* EQ1_SRC1 - [8:0] */

/*
 * R388 (0x8B84) - EQ1_INPUT2
 */
#define CS47L63_EQ1MIX_VOL2                                0x00FE0000  /* EQ1MIX_VOL2 - [23:17] */
#define CS47L63_EQ1MIX_VOL2_MASK                           0x00FE0000  /* EQ1MIX_VOL2 - [23:17] */
#define CS47L63_EQ1MIX_VOL2_SHIFT                                  17  /* EQ1MIX_VOL2 - [23:17] */
#define CS47L63_EQ1MIX_VOL2_WIDTH                                   7  /* EQ1MIX_VOL2 - [23:17] */
#define CS47L63_EQ1_SRC2_STS                               0x00008000  /* EQ1_SRC2_STS */
#define CS47L63_EQ1_SRC2_STS_MASK                          0x00008000  /* EQ1_SRC2_STS */
#define CS47L63_EQ1_SRC2_STS_SHIFT                                 15  /* EQ1_SRC2_STS */
#define CS47L63_EQ1_SRC2_STS_WIDTH                                  1  /* EQ1_SRC2_STS */
#define CS47L63_EQ1_SRC2                                   0x000001FF  /* EQ1_SRC2 - [8:0] */
#define CS47L63_EQ1_SRC2_MASK                              0x000001FF  /* EQ1_SRC2 - [8:0] */
#define CS47L63_EQ1_SRC2_SHIFT                                      0  /* EQ1_SRC2 - [8:0] */
#define CS47L63_EQ1_SRC2_WIDTH                                      9  /* EQ1_SRC2 - [8:0] */

/*
 * R389 (0x8B88) - EQ1_INPUT3
 */
#define CS47L63_EQ1MIX_VOL3                                0x00FE0000  /* EQ1MIX_VOL3 - [23:17] */
#define CS47L63_EQ1MIX_VOL3_MASK                           0x00FE0000  /* EQ1MIX_VOL3 - [23:17] */
#define CS47L63_EQ1MIX_VOL3_SHIFT                                  17  /* EQ1MIX_VOL3 - [23:17] */
#define CS47L63_EQ1MIX_VOL3_WIDTH                                   7  /* EQ1MIX_VOL3 - [23:17] */
#define CS47L63_EQ1_SRC3_STS                               0x00008000  /* EQ1_SRC3_STS */
#define CS47L63_EQ1_SRC3_STS_MASK                          0x00008000  /* EQ1_SRC3_STS */
#define CS47L63_EQ1_SRC3_STS_SHIFT                                 15  /* EQ1_SRC3_STS */
#define CS47L63_EQ1_SRC3_STS_WIDTH                                  1  /* EQ1_SRC3_STS */
#define CS47L63_EQ1_SRC3                                   0x000001FF  /* EQ1_SRC3 - [8:0] */
#define CS47L63_EQ1_SRC3_MASK                              0x000001FF  /* EQ1_SRC3 - [8:0] */
#define CS47L63_EQ1_SRC3_SHIFT                                      0  /* EQ1_SRC3 - [8:0] */
#define CS47L63_EQ1_SRC3_WIDTH                                      9  /* EQ1_SRC3 - [8:0] */

/*
 * R390 (0x8B8C) - EQ1_INPUT4
 */
#define CS47L63_EQ1MIX_VOL4                                0x00FE0000  /* EQ1MIX_VOL4 - [23:17] */
#define CS47L63_EQ1MIX_VOL4_MASK                           0x00FE0000  /* EQ1MIX_VOL4 - [23:17] */
#define CS47L63_EQ1MIX_VOL4_SHIFT                                  17  /* EQ1MIX_VOL4 - [23:17] */
#define CS47L63_EQ1MIX_VOL4_WIDTH                                   7  /* EQ1MIX_VOL4 - [23:17] */
#define CS47L63_EQ1_SRC4_STS                               0x00008000  /* EQ1_SRC4_STS */
#define CS47L63_EQ1_SRC4_STS_MASK                          0x00008000  /* EQ1_SRC4_STS */
#define CS47L63_EQ1_SRC4_STS_SHIFT                                 15  /* EQ1_SRC4_STS */
#define CS47L63_EQ1_SRC4_STS_WIDTH                                  1  /* EQ1_SRC4_STS */
#define CS47L63_EQ1_SRC4                                   0x000001FF  /* EQ1_SRC4 - [8:0] */
#define CS47L63_EQ1_SRC4_MASK                              0x000001FF  /* EQ1_SRC4 - [8:0] */
#define CS47L63_EQ1_SRC4_SHIFT                                      0  /* EQ1_SRC4 - [8:0] */
#define CS47L63_EQ1_SRC4_WIDTH                                      9  /* EQ1_SRC4 - [8:0] */

/*
 * R391 (0x8B90) - EQ2_INPUT1
 */
#define CS47L63_EQ2MIX_VOL1                                0x00FE0000  /* EQ2MIX_VOL1 - [23:17] */
#define CS47L63_EQ2MIX_VOL1_MASK                           0x00FE0000  /* EQ2MIX_VOL1 - [23:17] */
#define CS47L63_EQ2MIX_VOL1_SHIFT                                  17  /* EQ2MIX_VOL1 - [23:17] */
#define CS47L63_EQ2MIX_VOL1_WIDTH                                   7  /* EQ2MIX_VOL1 - [23:17] */
#define CS47L63_EQ2_SRC1_STS                               0x00008000  /* EQ2_SRC1_STS */
#define CS47L63_EQ2_SRC1_STS_MASK                          0x00008000  /* EQ2_SRC1_STS */
#define CS47L63_EQ2_SRC1_STS_SHIFT                                 15  /* EQ2_SRC1_STS */
#define CS47L63_EQ2_SRC1_STS_WIDTH                                  1  /* EQ2_SRC1_STS */
#define CS47L63_EQ2_SRC1                                   0x000001FF  /* EQ2_SRC1 - [8:0] */
#define CS47L63_EQ2_SRC1_MASK                              0x000001FF  /* EQ2_SRC1 - [8:0] */
#define CS47L63_EQ2_SRC1_SHIFT                                      0  /* EQ2_SRC1 - [8:0] */
#define CS47L63_EQ2_SRC1_WIDTH                                      9  /* EQ2_SRC1 - [8:0] */

/*
 * R392 (0x8B94) - EQ2_INPUT2
 */
#define CS47L63_EQ2MIX_VOL2                                0x00FE0000  /* EQ2MIX_VOL2 - [23:17] */
#define CS47L63_EQ2MIX_VOL2_MASK                           0x00FE0000  /* EQ2MIX_VOL2 - [23:17] */
#define CS47L63_EQ2MIX_VOL2_SHIFT                                  17  /* EQ2MIX_VOL2 - [23:17] */
#define CS47L63_EQ2MIX_VOL2_WIDTH                                   7  /* EQ2MIX_VOL2 - [23:17] */
#define CS47L63_EQ2_SRC2_STS                               0x00008000  /* EQ2_SRC2_STS */
#define CS47L63_EQ2_SRC2_STS_MASK                          0x00008000  /* EQ2_SRC2_STS */
#define CS47L63_EQ2_SRC2_STS_SHIFT                                 15  /* EQ2_SRC2_STS */
#define CS47L63_EQ2_SRC2_STS_WIDTH                                  1  /* EQ2_SRC2_STS */
#define CS47L63_EQ2_SRC2                                   0x000001FF  /* EQ2_SRC2 - [8:0] */
#define CS47L63_EQ2_SRC2_MASK                              0x000001FF  /* EQ2_SRC2 - [8:0] */
#define CS47L63_EQ2_SRC2_SHIFT                                      0  /* EQ2_SRC2 - [8:0] */
#define CS47L63_EQ2_SRC2_WIDTH                                      9  /* EQ2_SRC2 - [8:0] */

/*
 * R393 (0x8B98) - EQ2_INPUT3
 */
#define CS47L63_EQ2MIX_VOL3                                0x00FE0000  /* EQ2MIX_VOL3 - [23:17] */
#define CS47L63_EQ2MIX_VOL3_MASK                           0x00FE0000  /* EQ2MIX_VOL3 - [23:17] */
#define CS47L63_EQ2MIX_VOL3_SHIFT                                  17  /* EQ2MIX_VOL3 - [23:17] */
#define CS47L63_EQ2MIX_VOL3_WIDTH                                   7  /* EQ2MIX_VOL3 - [23:17] */
#define CS47L63_EQ2_SRC3_STS                               0x00008000  /* EQ2_SRC3_STS */
#define CS47L63_EQ2_SRC3_STS_MASK                          0x00008000  /* EQ2_SRC3_STS */
#define CS47L63_EQ2_SRC3_STS_SHIFT                                 15  /* EQ2_SRC3_STS */
#define CS47L63_EQ2_SRC3_STS_WIDTH                                  1  /* EQ2_SRC3_STS */
#define CS47L63_EQ2_SRC3                                   0x000001FF  /* EQ2_SRC3 - [8:0] */
#define CS47L63_EQ2_SRC3_MASK                              0x000001FF  /* EQ2_SRC3 - [8:0] */
#define CS47L63_EQ2_SRC3_SHIFT                                      0  /* EQ2_SRC3 - [8:0] */
#define CS47L63_EQ2_SRC3_WIDTH                                      9  /* EQ2_SRC3 - [8:0] */

/*
 * R394 (0x8B9C) - EQ2_INPUT4
 */
#define CS47L63_EQ2MIX_VOL4                                0x00FE0000  /* EQ2MIX_VOL4 - [23:17] */
#define CS47L63_EQ2MIX_VOL4_MASK                           0x00FE0000  /* EQ2MIX_VOL4 - [23:17] */
#define CS47L63_EQ2MIX_VOL4_SHIFT                                  17  /* EQ2MIX_VOL4 - [23:17] */
#define CS47L63_EQ2MIX_VOL4_WIDTH                                   7  /* EQ2MIX_VOL4 - [23:17] */
#define CS47L63_EQ2_SRC4_STS                               0x00008000  /* EQ2_SRC4_STS */
#define CS47L63_EQ2_SRC4_STS_MASK                          0x00008000  /* EQ2_SRC4_STS */
#define CS47L63_EQ2_SRC4_STS_SHIFT                                 15  /* EQ2_SRC4_STS */
#define CS47L63_EQ2_SRC4_STS_WIDTH                                  1  /* EQ2_SRC4_STS */
#define CS47L63_EQ2_SRC4                                   0x000001FF  /* EQ2_SRC4 - [8:0] */
#define CS47L63_EQ2_SRC4_MASK                              0x000001FF  /* EQ2_SRC4 - [8:0] */
#define CS47L63_EQ2_SRC4_SHIFT                                      0  /* EQ2_SRC4 - [8:0] */
#define CS47L63_EQ2_SRC4_WIDTH                                      9  /* EQ2_SRC4 - [8:0] */

/*
 * R395 (0x8BA0) - EQ3_INPUT1
 */
#define CS47L63_EQ3MIX_VOL1                                0x00FE0000  /* EQ3MIX_VOL1 - [23:17] */
#define CS47L63_EQ3MIX_VOL1_MASK                           0x00FE0000  /* EQ3MIX_VOL1 - [23:17] */
#define CS47L63_EQ3MIX_VOL1_SHIFT                                  17  /* EQ3MIX_VOL1 - [23:17] */
#define CS47L63_EQ3MIX_VOL1_WIDTH                                   7  /* EQ3MIX_VOL1 - [23:17] */
#define CS47L63_EQ3_SRC1_STS                               0x00008000  /* EQ3_SRC1_STS */
#define CS47L63_EQ3_SRC1_STS_MASK                          0x00008000  /* EQ3_SRC1_STS */
#define CS47L63_EQ3_SRC1_STS_SHIFT                                 15  /* EQ3_SRC1_STS */
#define CS47L63_EQ3_SRC1_STS_WIDTH                                  1  /* EQ3_SRC1_STS */
#define CS47L63_EQ3_SRC1                                   0x000001FF  /* EQ3_SRC1 - [8:0] */
#define CS47L63_EQ3_SRC1_MASK                              0x000001FF  /* EQ3_SRC1 - [8:0] */
#define CS47L63_EQ3_SRC1_SHIFT                                      0  /* EQ3_SRC1 - [8:0] */
#define CS47L63_EQ3_SRC1_WIDTH                                      9  /* EQ3_SRC1 - [8:0] */

/*
 * R396 (0x8BA4) - EQ3_INPUT2
 */
#define CS47L63_EQ3MIX_VOL2                                0x00FE0000  /* EQ3MIX_VOL2 - [23:17] */
#define CS47L63_EQ3MIX_VOL2_MASK                           0x00FE0000  /* EQ3MIX_VOL2 - [23:17] */
#define CS47L63_EQ3MIX_VOL2_SHIFT                                  17  /* EQ3MIX_VOL2 - [23:17] */
#define CS47L63_EQ3MIX_VOL2_WIDTH                                   7  /* EQ3MIX_VOL2 - [23:17] */
#define CS47L63_EQ3_SRC2_STS                               0x00008000  /* EQ3_SRC2_STS */
#define CS47L63_EQ3_SRC2_STS_MASK                          0x00008000  /* EQ3_SRC2_STS */
#define CS47L63_EQ3_SRC2_STS_SHIFT                                 15  /* EQ3_SRC2_STS */
#define CS47L63_EQ3_SRC2_STS_WIDTH                                  1  /* EQ3_SRC2_STS */
#define CS47L63_EQ3_SRC2                                   0x000001FF  /* EQ3_SRC2 - [8:0] */
#define CS47L63_EQ3_SRC2_MASK                              0x000001FF  /* EQ3_SRC2 - [8:0] */
#define CS47L63_EQ3_SRC2_SHIFT                                      0  /* EQ3_SRC2 - [8:0] */
#define CS47L63_EQ3_SRC2_WIDTH                                      9  /* EQ3_SRC2 - [8:0] */

/*
 * R397 (0x8BA8) - EQ3_INPUT3
 */
#define CS47L63_EQ3MIX_VOL3                                0x00FE0000  /* EQ3MIX_VOL3 - [23:17] */
#define CS47L63_EQ3MIX_VOL3_MASK                           0x00FE0000  /* EQ3MIX_VOL3 - [23:17] */
#define CS47L63_EQ3MIX_VOL3_SHIFT                                  17  /* EQ3MIX_VOL3 - [23:17] */
#define CS47L63_EQ3MIX_VOL3_WIDTH                                   7  /* EQ3MIX_VOL3 - [23:17] */
#define CS47L63_EQ3_SRC3_STS                               0x00008000  /* EQ3_SRC3_STS */
#define CS47L63_EQ3_SRC3_STS_MASK                          0x00008000  /* EQ3_SRC3_STS */
#define CS47L63_EQ3_SRC3_STS_SHIFT                                 15  /* EQ3_SRC3_STS */
#define CS47L63_EQ3_SRC3_STS_WIDTH                                  1  /* EQ3_SRC3_STS */
#define CS47L63_EQ3_SRC3                                   0x000001FF  /* EQ3_SRC3 - [8:0] */
#define CS47L63_EQ3_SRC3_MASK                              0x000001FF  /* EQ3_SRC3 - [8:0] */
#define CS47L63_EQ3_SRC3_SHIFT                                      0  /* EQ3_SRC3 - [8:0] */
#define CS47L63_EQ3_SRC3_WIDTH                                      9  /* EQ3_SRC3 - [8:0] */

/*
 * R398 (0x8BAC) - EQ3_INPUT4
 */
#define CS47L63_EQ3MIX_VOL4                                0x00FE0000  /* EQ3MIX_VOL4 - [23:17] */
#define CS47L63_EQ3MIX_VOL4_MASK                           0x00FE0000  /* EQ3MIX_VOL4 - [23:17] */
#define CS47L63_EQ3MIX_VOL4_SHIFT                                  17  /* EQ3MIX_VOL4 - [23:17] */
#define CS47L63_EQ3MIX_VOL4_WIDTH                                   7  /* EQ3MIX_VOL4 - [23:17] */
#define CS47L63_EQ3_SRC4_STS                               0x00008000  /* EQ3_SRC4_STS */
#define CS47L63_EQ3_SRC4_STS_MASK                          0x00008000  /* EQ3_SRC4_STS */
#define CS47L63_EQ3_SRC4_STS_SHIFT                                 15  /* EQ3_SRC4_STS */
#define CS47L63_EQ3_SRC4_STS_WIDTH                                  1  /* EQ3_SRC4_STS */
#define CS47L63_EQ3_SRC4                                   0x000001FF  /* EQ3_SRC4 - [8:0] */
#define CS47L63_EQ3_SRC4_MASK                              0x000001FF  /* EQ3_SRC4 - [8:0] */
#define CS47L63_EQ3_SRC4_SHIFT                                      0  /* EQ3_SRC4 - [8:0] */
#define CS47L63_EQ3_SRC4_WIDTH                                      9  /* EQ3_SRC4 - [8:0] */

/*
 * R399 (0x8BB0) - EQ4_INPUT1
 */
#define CS47L63_EQ4MIX_VOL1                                0x00FE0000  /* EQ4MIX_VOL1 - [23:17] */
#define CS47L63_EQ4MIX_VOL1_MASK                           0x00FE0000  /* EQ4MIX_VOL1 - [23:17] */
#define CS47L63_EQ4MIX_VOL1_SHIFT                                  17  /* EQ4MIX_VOL1 - [23:17] */
#define CS47L63_EQ4MIX_VOL1_WIDTH                                   7  /* EQ4MIX_VOL1 - [23:17] */
#define CS47L63_EQ4_SRC1_STS                               0x00008000  /* EQ4_SRC1_STS */
#define CS47L63_EQ4_SRC1_STS_MASK                          0x00008000  /* EQ4_SRC1_STS */
#define CS47L63_EQ4_SRC1_STS_SHIFT                                 15  /* EQ4_SRC1_STS */
#define CS47L63_EQ4_SRC1_STS_WIDTH                                  1  /* EQ4_SRC1_STS */
#define CS47L63_EQ4_SRC1                                   0x000001FF  /* EQ4_SRC1 - [8:0] */
#define CS47L63_EQ4_SRC1_MASK                              0x000001FF  /* EQ4_SRC1 - [8:0] */
#define CS47L63_EQ4_SRC1_SHIFT                                      0  /* EQ4_SRC1 - [8:0] */
#define CS47L63_EQ4_SRC1_WIDTH                                      9  /* EQ4_SRC1 - [8:0] */

/*
 * R400 (0x8BB4) - EQ4_INPUT2
 */
#define CS47L63_EQ4MIX_VOL2                                0x00FE0000  /* EQ4MIX_VOL2 - [23:17] */
#define CS47L63_EQ4MIX_VOL2_MASK                           0x00FE0000  /* EQ4MIX_VOL2 - [23:17] */
#define CS47L63_EQ4MIX_VOL2_SHIFT                                  17  /* EQ4MIX_VOL2 - [23:17] */
#define CS47L63_EQ4MIX_VOL2_WIDTH                                   7  /* EQ4MIX_VOL2 - [23:17] */
#define CS47L63_EQ4_SRC2_STS                               0x00008000  /* EQ4_SRC2_STS */
#define CS47L63_EQ4_SRC2_STS_MASK                          0x00008000  /* EQ4_SRC2_STS */
#define CS47L63_EQ4_SRC2_STS_SHIFT                                 15  /* EQ4_SRC2_STS */
#define CS47L63_EQ4_SRC2_STS_WIDTH                                  1  /* EQ4_SRC2_STS */
#define CS47L63_EQ4_SRC2                                   0x000001FF  /* EQ4_SRC2 - [8:0] */
#define CS47L63_EQ4_SRC2_MASK                              0x000001FF  /* EQ4_SRC2 - [8:0] */
#define CS47L63_EQ4_SRC2_SHIFT                                      0  /* EQ4_SRC2 - [8:0] */
#define CS47L63_EQ4_SRC2_WIDTH                                      9  /* EQ4_SRC2 - [8:0] */

/*
 * R401 (0x8BB8) - EQ4_INPUT3
 */
#define CS47L63_EQ4MIX_VOL3                                0x00FE0000  /* EQ4MIX_VOL3 - [23:17] */
#define CS47L63_EQ4MIX_VOL3_MASK                           0x00FE0000  /* EQ4MIX_VOL3 - [23:17] */
#define CS47L63_EQ4MIX_VOL3_SHIFT                                  17  /* EQ4MIX_VOL3 - [23:17] */
#define CS47L63_EQ4MIX_VOL3_WIDTH                                   7  /* EQ4MIX_VOL3 - [23:17] */
#define CS47L63_EQ4_SRC3_STS                               0x00008000  /* EQ4_SRC3_STS */
#define CS47L63_EQ4_SRC3_STS_MASK                          0x00008000  /* EQ4_SRC3_STS */
#define CS47L63_EQ4_SRC3_STS_SHIFT                                 15  /* EQ4_SRC3_STS */
#define CS47L63_EQ4_SRC3_STS_WIDTH                                  1  /* EQ4_SRC3_STS */
#define CS47L63_EQ4_SRC3                                   0x000001FF  /* EQ4_SRC3 - [8:0] */
#define CS47L63_EQ4_SRC3_MASK                              0x000001FF  /* EQ4_SRC3 - [8:0] */
#define CS47L63_EQ4_SRC3_SHIFT                                      0  /* EQ4_SRC3 - [8:0] */
#define CS47L63_EQ4_SRC3_WIDTH                                      9  /* EQ4_SRC3 - [8:0] */

/*
 * R402 (0x8BBC) - EQ4_INPUT4
 */
#define CS47L63_EQ4MIX_VOL4                                0x00FE0000  /* EQ4MIX_VOL4 - [23:17] */
#define CS47L63_EQ4MIX_VOL4_MASK                           0x00FE0000  /* EQ4MIX_VOL4 - [23:17] */
#define CS47L63_EQ4MIX_VOL4_SHIFT                                  17  /* EQ4MIX_VOL4 - [23:17] */
#define CS47L63_EQ4MIX_VOL4_WIDTH                                   7  /* EQ4MIX_VOL4 - [23:17] */
#define CS47L63_EQ4_SRC4_STS                               0x00008000  /* EQ4_SRC4_STS */
#define CS47L63_EQ4_SRC4_STS_MASK                          0x00008000  /* EQ4_SRC4_STS */
#define CS47L63_EQ4_SRC4_STS_SHIFT                                 15  /* EQ4_SRC4_STS */
#define CS47L63_EQ4_SRC4_STS_WIDTH                                  1  /* EQ4_SRC4_STS */
#define CS47L63_EQ4_SRC4                                   0x000001FF  /* EQ4_SRC4 - [8:0] */
#define CS47L63_EQ4_SRC4_MASK                              0x000001FF  /* EQ4_SRC4 - [8:0] */
#define CS47L63_EQ4_SRC4_SHIFT                                      0  /* EQ4_SRC4 - [8:0] */
#define CS47L63_EQ4_SRC4_WIDTH                                      9  /* EQ4_SRC4 - [8:0] */

/*
 * R403 (0x8C00) - DRC1L_INPUT1
 */
#define CS47L63_DRC1LMIX_VOL1                              0x00FE0000  /* DRC1LMIX_VOL1 - [23:17] */
#define CS47L63_DRC1LMIX_VOL1_MASK                         0x00FE0000  /* DRC1LMIX_VOL1 - [23:17] */
#define CS47L63_DRC1LMIX_VOL1_SHIFT                                17  /* DRC1LMIX_VOL1 - [23:17] */
#define CS47L63_DRC1LMIX_VOL1_WIDTH                                 7  /* DRC1LMIX_VOL1 - [23:17] */
#define CS47L63_DRC1L_SRC1_STS                             0x00008000  /* DRC1L_SRC1_STS */
#define CS47L63_DRC1L_SRC1_STS_MASK                        0x00008000  /* DRC1L_SRC1_STS */
#define CS47L63_DRC1L_SRC1_STS_SHIFT                               15  /* DRC1L_SRC1_STS */
#define CS47L63_DRC1L_SRC1_STS_WIDTH                                1  /* DRC1L_SRC1_STS */
#define CS47L63_DRC1L_SRC1                                 0x000001FF  /* DRC1L_SRC1 - [8:0] */
#define CS47L63_DRC1L_SRC1_MASK                            0x000001FF  /* DRC1L_SRC1 - [8:0] */
#define CS47L63_DRC1L_SRC1_SHIFT                                    0  /* DRC1L_SRC1 - [8:0] */
#define CS47L63_DRC1L_SRC1_WIDTH                                    9  /* DRC1L_SRC1 - [8:0] */

/*
 * R404 (0x8C04) - DRC1L_INPUT2
 */
#define CS47L63_DRC1LMIX_VOL2                              0x00FE0000  /* DRC1LMIX_VOL2 - [23:17] */
#define CS47L63_DRC1LMIX_VOL2_MASK                         0x00FE0000  /* DRC1LMIX_VOL2 - [23:17] */
#define CS47L63_DRC1LMIX_VOL2_SHIFT                                17  /* DRC1LMIX_VOL2 - [23:17] */
#define CS47L63_DRC1LMIX_VOL2_WIDTH                                 7  /* DRC1LMIX_VOL2 - [23:17] */
#define CS47L63_DRC1L_SRC2_STS                             0x00008000  /* DRC1L_SRC2_STS */
#define CS47L63_DRC1L_SRC2_STS_MASK                        0x00008000  /* DRC1L_SRC2_STS */
#define CS47L63_DRC1L_SRC2_STS_SHIFT                               15  /* DRC1L_SRC2_STS */
#define CS47L63_DRC1L_SRC2_STS_WIDTH                                1  /* DRC1L_SRC2_STS */
#define CS47L63_DRC1L_SRC2                                 0x000001FF  /* DRC1L_SRC2 - [8:0] */
#define CS47L63_DRC1L_SRC2_MASK                            0x000001FF  /* DRC1L_SRC2 - [8:0] */
#define CS47L63_DRC1L_SRC2_SHIFT                                    0  /* DRC1L_SRC2 - [8:0] */
#define CS47L63_DRC1L_SRC2_WIDTH                                    9  /* DRC1L_SRC2 - [8:0] */

/*
 * R405 (0x8C08) - DRC1L_INPUT3
 */
#define CS47L63_DRC1LMIX_VOL3                              0x00FE0000  /* DRC1LMIX_VOL3 - [23:17] */
#define CS47L63_DRC1LMIX_VOL3_MASK                         0x00FE0000  /* DRC1LMIX_VOL3 - [23:17] */
#define CS47L63_DRC1LMIX_VOL3_SHIFT                                17  /* DRC1LMIX_VOL3 - [23:17] */
#define CS47L63_DRC1LMIX_VOL3_WIDTH                                 7  /* DRC1LMIX_VOL3 - [23:17] */
#define CS47L63_DRC1L_SRC3_STS                             0x00008000  /* DRC1L_SRC3_STS */
#define CS47L63_DRC1L_SRC3_STS_MASK                        0x00008000  /* DRC1L_SRC3_STS */
#define CS47L63_DRC1L_SRC3_STS_SHIFT                               15  /* DRC1L_SRC3_STS */
#define CS47L63_DRC1L_SRC3_STS_WIDTH                                1  /* DRC1L_SRC3_STS */
#define CS47L63_DRC1L_SRC3                                 0x000001FF  /* DRC1L_SRC3 - [8:0] */
#define CS47L63_DRC1L_SRC3_MASK                            0x000001FF  /* DRC1L_SRC3 - [8:0] */
#define CS47L63_DRC1L_SRC3_SHIFT                                    0  /* DRC1L_SRC3 - [8:0] */
#define CS47L63_DRC1L_SRC3_WIDTH                                    9  /* DRC1L_SRC3 - [8:0] */

/*
 * R406 (0x8C0C) - DRC1L_INPUT4
 */
#define CS47L63_DRC1LMIX_VOL4                              0x00FE0000  /* DRC1LMIX_VOL4 - [23:17] */
#define CS47L63_DRC1LMIX_VOL4_MASK                         0x00FE0000  /* DRC1LMIX_VOL4 - [23:17] */
#define CS47L63_DRC1LMIX_VOL4_SHIFT                                17  /* DRC1LMIX_VOL4 - [23:17] */
#define CS47L63_DRC1LMIX_VOL4_WIDTH                                 7  /* DRC1LMIX_VOL4 - [23:17] */
#define CS47L63_DRC1L_SRC4_STS                             0x00008000  /* DRC1L_SRC4_STS */
#define CS47L63_DRC1L_SRC4_STS_MASK                        0x00008000  /* DRC1L_SRC4_STS */
#define CS47L63_DRC1L_SRC4_STS_SHIFT                               15  /* DRC1L_SRC4_STS */
#define CS47L63_DRC1L_SRC4_STS_WIDTH                                1  /* DRC1L_SRC4_STS */
#define CS47L63_DRC1L_SRC4                                 0x000001FF  /* DRC1L_SRC4 - [8:0] */
#define CS47L63_DRC1L_SRC4_MASK                            0x000001FF  /* DRC1L_SRC4 - [8:0] */
#define CS47L63_DRC1L_SRC4_SHIFT                                    0  /* DRC1L_SRC4 - [8:0] */
#define CS47L63_DRC1L_SRC4_WIDTH                                    9  /* DRC1L_SRC4 - [8:0] */

/*
 * R407 (0x8C10) - DRC1R_INPUT1
 */
#define CS47L63_DRC1RMIX_VOL1                              0x00FE0000  /* DRC1RMIX_VOL1 - [23:17] */
#define CS47L63_DRC1RMIX_VOL1_MASK                         0x00FE0000  /* DRC1RMIX_VOL1 - [23:17] */
#define CS47L63_DRC1RMIX_VOL1_SHIFT                                17  /* DRC1RMIX_VOL1 - [23:17] */
#define CS47L63_DRC1RMIX_VOL1_WIDTH                                 7  /* DRC1RMIX_VOL1 - [23:17] */
#define CS47L63_DRC1R_SRC1_STS                             0x00008000  /* DRC1R_SRC1_STS */
#define CS47L63_DRC1R_SRC1_STS_MASK                        0x00008000  /* DRC1R_SRC1_STS */
#define CS47L63_DRC1R_SRC1_STS_SHIFT                               15  /* DRC1R_SRC1_STS */
#define CS47L63_DRC1R_SRC1_STS_WIDTH                                1  /* DRC1R_SRC1_STS */
#define CS47L63_DRC1R_SRC1                                 0x000001FF  /* DRC1R_SRC1 - [8:0] */
#define CS47L63_DRC1R_SRC1_MASK                            0x000001FF  /* DRC1R_SRC1 - [8:0] */
#define CS47L63_DRC1R_SRC1_SHIFT                                    0  /* DRC1R_SRC1 - [8:0] */
#define CS47L63_DRC1R_SRC1_WIDTH                                    9  /* DRC1R_SRC1 - [8:0] */

/*
 * R408 (0x8C14) - DRC1R_INPUT2
 */
#define CS47L63_DRC1RMIX_VOL2                              0x00FE0000  /* DRC1RMIX_VOL2 - [23:17] */
#define CS47L63_DRC1RMIX_VOL2_MASK                         0x00FE0000  /* DRC1RMIX_VOL2 - [23:17] */
#define CS47L63_DRC1RMIX_VOL2_SHIFT                                17  /* DRC1RMIX_VOL2 - [23:17] */
#define CS47L63_DRC1RMIX_VOL2_WIDTH                                 7  /* DRC1RMIX_VOL2 - [23:17] */
#define CS47L63_DRC1R_SRC2_STS                             0x00008000  /* DRC1R_SRC2_STS */
#define CS47L63_DRC1R_SRC2_STS_MASK                        0x00008000  /* DRC1R_SRC2_STS */
#define CS47L63_DRC1R_SRC2_STS_SHIFT                               15  /* DRC1R_SRC2_STS */
#define CS47L63_DRC1R_SRC2_STS_WIDTH                                1  /* DRC1R_SRC2_STS */
#define CS47L63_DRC1R_SRC2                                 0x000001FF  /* DRC1R_SRC2 - [8:0] */
#define CS47L63_DRC1R_SRC2_MASK                            0x000001FF  /* DRC1R_SRC2 - [8:0] */
#define CS47L63_DRC1R_SRC2_SHIFT                                    0  /* DRC1R_SRC2 - [8:0] */
#define CS47L63_DRC1R_SRC2_WIDTH                                    9  /* DRC1R_SRC2 - [8:0] */

/*
 * R409 (0x8C18) - DRC1R_INPUT3
 */
#define CS47L63_DRC1RMIX_VOL3                              0x00FE0000  /* DRC1RMIX_VOL3 - [23:17] */
#define CS47L63_DRC1RMIX_VOL3_MASK                         0x00FE0000  /* DRC1RMIX_VOL3 - [23:17] */
#define CS47L63_DRC1RMIX_VOL3_SHIFT                                17  /* DRC1RMIX_VOL3 - [23:17] */
#define CS47L63_DRC1RMIX_VOL3_WIDTH                                 7  /* DRC1RMIX_VOL3 - [23:17] */
#define CS47L63_DRC1R_SRC3_STS                             0x00008000  /* DRC1R_SRC3_STS */
#define CS47L63_DRC1R_SRC3_STS_MASK                        0x00008000  /* DRC1R_SRC3_STS */
#define CS47L63_DRC1R_SRC3_STS_SHIFT                               15  /* DRC1R_SRC3_STS */
#define CS47L63_DRC1R_SRC3_STS_WIDTH                                1  /* DRC1R_SRC3_STS */
#define CS47L63_DRC1R_SRC3                                 0x000001FF  /* DRC1R_SRC3 - [8:0] */
#define CS47L63_DRC1R_SRC3_MASK                            0x000001FF  /* DRC1R_SRC3 - [8:0] */
#define CS47L63_DRC1R_SRC3_SHIFT                                    0  /* DRC1R_SRC3 - [8:0] */
#define CS47L63_DRC1R_SRC3_WIDTH                                    9  /* DRC1R_SRC3 - [8:0] */

/*
 * R410 (0x8C1C) - DRC1R_INPUT4
 */
#define CS47L63_DRC1RMIX_VOL4                              0x00FE0000  /* DRC1RMIX_VOL4 - [23:17] */
#define CS47L63_DRC1RMIX_VOL4_MASK                         0x00FE0000  /* DRC1RMIX_VOL4 - [23:17] */
#define CS47L63_DRC1RMIX_VOL4_SHIFT                                17  /* DRC1RMIX_VOL4 - [23:17] */
#define CS47L63_DRC1RMIX_VOL4_WIDTH                                 7  /* DRC1RMIX_VOL4 - [23:17] */
#define CS47L63_DRC1R_SRC4_STS                             0x00008000  /* DRC1R_SRC4_STS */
#define CS47L63_DRC1R_SRC4_STS_MASK                        0x00008000  /* DRC1R_SRC4_STS */
#define CS47L63_DRC1R_SRC4_STS_SHIFT                               15  /* DRC1R_SRC4_STS */
#define CS47L63_DRC1R_SRC4_STS_WIDTH                                1  /* DRC1R_SRC4_STS */
#define CS47L63_DRC1R_SRC4                                 0x000001FF  /* DRC1R_SRC4 - [8:0] */
#define CS47L63_DRC1R_SRC4_MASK                            0x000001FF  /* DRC1R_SRC4 - [8:0] */
#define CS47L63_DRC1R_SRC4_SHIFT                                    0  /* DRC1R_SRC4 - [8:0] */
#define CS47L63_DRC1R_SRC4_WIDTH                                    9  /* DRC1R_SRC4 - [8:0] */

/*
 * R411 (0x8C20) - DRC2L_INPUT1
 */
#define CS47L63_DRC2LMIX_VOL1                              0x00FE0000  /* DRC2LMIX_VOL1 - [23:17] */
#define CS47L63_DRC2LMIX_VOL1_MASK                         0x00FE0000  /* DRC2LMIX_VOL1 - [23:17] */
#define CS47L63_DRC2LMIX_VOL1_SHIFT                                17  /* DRC2LMIX_VOL1 - [23:17] */
#define CS47L63_DRC2LMIX_VOL1_WIDTH                                 7  /* DRC2LMIX_VOL1 - [23:17] */
#define CS47L63_DRC2L_SRC1_STS                             0x00008000  /* DRC2L_SRC1_STS */
#define CS47L63_DRC2L_SRC1_STS_MASK                        0x00008000  /* DRC2L_SRC1_STS */
#define CS47L63_DRC2L_SRC1_STS_SHIFT                               15  /* DRC2L_SRC1_STS */
#define CS47L63_DRC2L_SRC1_STS_WIDTH                                1  /* DRC2L_SRC1_STS */
#define CS47L63_DRC2L_SRC1                                 0x000001FF  /* DRC2L_SRC1 - [8:0] */
#define CS47L63_DRC2L_SRC1_MASK                            0x000001FF  /* DRC2L_SRC1 - [8:0] */
#define CS47L63_DRC2L_SRC1_SHIFT                                    0  /* DRC2L_SRC1 - [8:0] */
#define CS47L63_DRC2L_SRC1_WIDTH                                    9  /* DRC2L_SRC1 - [8:0] */

/*
 * R412 (0x8C24) - DRC2L_INPUT2
 */
#define CS47L63_DRC2LMIX_VOL2                              0x00FE0000  /* DRC2LMIX_VOL2 - [23:17] */
#define CS47L63_DRC2LMIX_VOL2_MASK                         0x00FE0000  /* DRC2LMIX_VOL2 - [23:17] */
#define CS47L63_DRC2LMIX_VOL2_SHIFT                                17  /* DRC2LMIX_VOL2 - [23:17] */
#define CS47L63_DRC2LMIX_VOL2_WIDTH                                 7  /* DRC2LMIX_VOL2 - [23:17] */
#define CS47L63_DRC2L_SRC2_STS                             0x00008000  /* DRC2L_SRC2_STS */
#define CS47L63_DRC2L_SRC2_STS_MASK                        0x00008000  /* DRC2L_SRC2_STS */
#define CS47L63_DRC2L_SRC2_STS_SHIFT                               15  /* DRC2L_SRC2_STS */
#define CS47L63_DRC2L_SRC2_STS_WIDTH                                1  /* DRC2L_SRC2_STS */
#define CS47L63_DRC2L_SRC2                                 0x000001FF  /* DRC2L_SRC2 - [8:0] */
#define CS47L63_DRC2L_SRC2_MASK                            0x000001FF  /* DRC2L_SRC2 - [8:0] */
#define CS47L63_DRC2L_SRC2_SHIFT                                    0  /* DRC2L_SRC2 - [8:0] */
#define CS47L63_DRC2L_SRC2_WIDTH                                    9  /* DRC2L_SRC2 - [8:0] */

/*
 * R413 (0x8C28) - DRC2L_INPUT3
 */
#define CS47L63_DRC2LMIX_VOL3                              0x00FE0000  /* DRC2LMIX_VOL3 - [23:17] */
#define CS47L63_DRC2LMIX_VOL3_MASK                         0x00FE0000  /* DRC2LMIX_VOL3 - [23:17] */
#define CS47L63_DRC2LMIX_VOL3_SHIFT                                17  /* DRC2LMIX_VOL3 - [23:17] */
#define CS47L63_DRC2LMIX_VOL3_WIDTH                                 7  /* DRC2LMIX_VOL3 - [23:17] */
#define CS47L63_DRC2L_SRC3_STS                             0x00008000  /* DRC2L_SRC3_STS */
#define CS47L63_DRC2L_SRC3_STS_MASK                        0x00008000  /* DRC2L_SRC3_STS */
#define CS47L63_DRC2L_SRC3_STS_SHIFT                               15  /* DRC2L_SRC3_STS */
#define CS47L63_DRC2L_SRC3_STS_WIDTH                                1  /* DRC2L_SRC3_STS */
#define CS47L63_DRC2L_SRC3                                 0x000001FF  /* DRC2L_SRC3 - [8:0] */
#define CS47L63_DRC2L_SRC3_MASK                            0x000001FF  /* DRC2L_SRC3 - [8:0] */
#define CS47L63_DRC2L_SRC3_SHIFT                                    0  /* DRC2L_SRC3 - [8:0] */
#define CS47L63_DRC2L_SRC3_WIDTH                                    9  /* DRC2L_SRC3 - [8:0] */

/*
 * R414 (0x8C2C) - DRC2L_INPUT4
 */
#define CS47L63_DRC2LMIX_VOL4                              0x00FE0000  /* DRC2LMIX_VOL4 - [23:17] */
#define CS47L63_DRC2LMIX_VOL4_MASK                         0x00FE0000  /* DRC2LMIX_VOL4 - [23:17] */
#define CS47L63_DRC2LMIX_VOL4_SHIFT                                17  /* DRC2LMIX_VOL4 - [23:17] */
#define CS47L63_DRC2LMIX_VOL4_WIDTH                                 7  /* DRC2LMIX_VOL4 - [23:17] */
#define CS47L63_DRC2L_SRC4_STS                             0x00008000  /* DRC2L_SRC4_STS */
#define CS47L63_DRC2L_SRC4_STS_MASK                        0x00008000  /* DRC2L_SRC4_STS */
#define CS47L63_DRC2L_SRC4_STS_SHIFT                               15  /* DRC2L_SRC4_STS */
#define CS47L63_DRC2L_SRC4_STS_WIDTH                                1  /* DRC2L_SRC4_STS */
#define CS47L63_DRC2L_SRC4                                 0x000001FF  /* DRC2L_SRC4 - [8:0] */
#define CS47L63_DRC2L_SRC4_MASK                            0x000001FF  /* DRC2L_SRC4 - [8:0] */
#define CS47L63_DRC2L_SRC4_SHIFT                                    0  /* DRC2L_SRC4 - [8:0] */
#define CS47L63_DRC2L_SRC4_WIDTH                                    9  /* DRC2L_SRC4 - [8:0] */

/*
 * R415 (0x8C30) - DRC2R_INPUT1
 */
#define CS47L63_DRC2RMIX_VOL1                              0x00FE0000  /* DRC2RMIX_VOL1 - [23:17] */
#define CS47L63_DRC2RMIX_VOL1_MASK                         0x00FE0000  /* DRC2RMIX_VOL1 - [23:17] */
#define CS47L63_DRC2RMIX_VOL1_SHIFT                                17  /* DRC2RMIX_VOL1 - [23:17] */
#define CS47L63_DRC2RMIX_VOL1_WIDTH                                 7  /* DRC2RMIX_VOL1 - [23:17] */
#define CS47L63_DRC2R_SRC1_STS                             0x00008000  /* DRC2R_SRC1_STS */
#define CS47L63_DRC2R_SRC1_STS_MASK                        0x00008000  /* DRC2R_SRC1_STS */
#define CS47L63_DRC2R_SRC1_STS_SHIFT                               15  /* DRC2R_SRC1_STS */
#define CS47L63_DRC2R_SRC1_STS_WIDTH                                1  /* DRC2R_SRC1_STS */
#define CS47L63_DRC2R_SRC1                                 0x000001FF  /* DRC2R_SRC1 - [8:0] */
#define CS47L63_DRC2R_SRC1_MASK                            0x000001FF  /* DRC2R_SRC1 - [8:0] */
#define CS47L63_DRC2R_SRC1_SHIFT                                    0  /* DRC2R_SRC1 - [8:0] */
#define CS47L63_DRC2R_SRC1_WIDTH                                    9  /* DRC2R_SRC1 - [8:0] */

/*
 * R416 (0x8C34) - DRC2R_INPUT2
 */
#define CS47L63_DRC2RMIX_VOL2                              0x00FE0000  /* DRC2RMIX_VOL2 - [23:17] */
#define CS47L63_DRC2RMIX_VOL2_MASK                         0x00FE0000  /* DRC2RMIX_VOL2 - [23:17] */
#define CS47L63_DRC2RMIX_VOL2_SHIFT                                17  /* DRC2RMIX_VOL2 - [23:17] */
#define CS47L63_DRC2RMIX_VOL2_WIDTH                                 7  /* DRC2RMIX_VOL2 - [23:17] */
#define CS47L63_DRC2R_SRC2_STS                             0x00008000  /* DRC2R_SRC2_STS */
#define CS47L63_DRC2R_SRC2_STS_MASK                        0x00008000  /* DRC2R_SRC2_STS */
#define CS47L63_DRC2R_SRC2_STS_SHIFT                               15  /* DRC2R_SRC2_STS */
#define CS47L63_DRC2R_SRC2_STS_WIDTH                                1  /* DRC2R_SRC2_STS */
#define CS47L63_DRC2R_SRC2                                 0x000001FF  /* DRC2R_SRC2 - [8:0] */
#define CS47L63_DRC2R_SRC2_MASK                            0x000001FF  /* DRC2R_SRC2 - [8:0] */
#define CS47L63_DRC2R_SRC2_SHIFT                                    0  /* DRC2R_SRC2 - [8:0] */
#define CS47L63_DRC2R_SRC2_WIDTH                                    9  /* DRC2R_SRC2 - [8:0] */

/*
 * R417 (0x8C38) - DRC2R_INPUT3
 */
#define CS47L63_DRC2RMIX_VOL3                              0x00FE0000  /* DRC2RMIX_VOL3 - [23:17] */
#define CS47L63_DRC2RMIX_VOL3_MASK                         0x00FE0000  /* DRC2RMIX_VOL3 - [23:17] */
#define CS47L63_DRC2RMIX_VOL3_SHIFT                                17  /* DRC2RMIX_VOL3 - [23:17] */
#define CS47L63_DRC2RMIX_VOL3_WIDTH                                 7  /* DRC2RMIX_VOL3 - [23:17] */
#define CS47L63_DRC2R_SRC3_STS                             0x00008000  /* DRC2R_SRC3_STS */
#define CS47L63_DRC2R_SRC3_STS_MASK                        0x00008000  /* DRC2R_SRC3_STS */
#define CS47L63_DRC2R_SRC3_STS_SHIFT                               15  /* DRC2R_SRC3_STS */
#define CS47L63_DRC2R_SRC3_STS_WIDTH                                1  /* DRC2R_SRC3_STS */
#define CS47L63_DRC2R_SRC3                                 0x000001FF  /* DRC2R_SRC3 - [8:0] */
#define CS47L63_DRC2R_SRC3_MASK                            0x000001FF  /* DRC2R_SRC3 - [8:0] */
#define CS47L63_DRC2R_SRC3_SHIFT                                    0  /* DRC2R_SRC3 - [8:0] */
#define CS47L63_DRC2R_SRC3_WIDTH                                    9  /* DRC2R_SRC3 - [8:0] */

/*
 * R418 (0x8C3C) - DRC2R_INPUT4
 */
#define CS47L63_DRC2RMIX_VOL4                              0x00FE0000  /* DRC2RMIX_VOL4 - [23:17] */
#define CS47L63_DRC2RMIX_VOL4_MASK                         0x00FE0000  /* DRC2RMIX_VOL4 - [23:17] */
#define CS47L63_DRC2RMIX_VOL4_SHIFT                                17  /* DRC2RMIX_VOL4 - [23:17] */
#define CS47L63_DRC2RMIX_VOL4_WIDTH                                 7  /* DRC2RMIX_VOL4 - [23:17] */
#define CS47L63_DRC2R_SRC4_STS                             0x00008000  /* DRC2R_SRC4_STS */
#define CS47L63_DRC2R_SRC4_STS_MASK                        0x00008000  /* DRC2R_SRC4_STS */
#define CS47L63_DRC2R_SRC4_STS_SHIFT                               15  /* DRC2R_SRC4_STS */
#define CS47L63_DRC2R_SRC4_STS_WIDTH                                1  /* DRC2R_SRC4_STS */
#define CS47L63_DRC2R_SRC4                                 0x000001FF  /* DRC2R_SRC4 - [8:0] */
#define CS47L63_DRC2R_SRC4_MASK                            0x000001FF  /* DRC2R_SRC4 - [8:0] */
#define CS47L63_DRC2R_SRC4_SHIFT                                    0  /* DRC2R_SRC4 - [8:0] */
#define CS47L63_DRC2R_SRC4_WIDTH                                    9  /* DRC2R_SRC4 - [8:0] */

/*
 * R419 (0x8C80) - LHPF1_INPUT1
 */
#define CS47L63_LHPF1MIX_VOL1                              0x00FE0000  /* LHPF1MIX_VOL1 - [23:17] */
#define CS47L63_LHPF1MIX_VOL1_MASK                         0x00FE0000  /* LHPF1MIX_VOL1 - [23:17] */
#define CS47L63_LHPF1MIX_VOL1_SHIFT                                17  /* LHPF1MIX_VOL1 - [23:17] */
#define CS47L63_LHPF1MIX_VOL1_WIDTH                                 7  /* LHPF1MIX_VOL1 - [23:17] */
#define CS47L63_LHPF1_SRC1_STS                             0x00008000  /* LHPF1_SRC1_STS */
#define CS47L63_LHPF1_SRC1_STS_MASK                        0x00008000  /* LHPF1_SRC1_STS */
#define CS47L63_LHPF1_SRC1_STS_SHIFT                               15  /* LHPF1_SRC1_STS */
#define CS47L63_LHPF1_SRC1_STS_WIDTH                                1  /* LHPF1_SRC1_STS */
#define CS47L63_LHPF1_SRC1                                 0x000001FF  /* LHPF1_SRC1 - [8:0] */
#define CS47L63_LHPF1_SRC1_MASK                            0x000001FF  /* LHPF1_SRC1 - [8:0] */
#define CS47L63_LHPF1_SRC1_SHIFT                                    0  /* LHPF1_SRC1 - [8:0] */
#define CS47L63_LHPF1_SRC1_WIDTH                                    9  /* LHPF1_SRC1 - [8:0] */

/*
 * R420 (0x8C84) - LHPF1_INPUT2
 */
#define CS47L63_LHPF1MIX_VOL2                              0x00FE0000  /* LHPF1MIX_VOL2 - [23:17] */
#define CS47L63_LHPF1MIX_VOL2_MASK                         0x00FE0000  /* LHPF1MIX_VOL2 - [23:17] */
#define CS47L63_LHPF1MIX_VOL2_SHIFT                                17  /* LHPF1MIX_VOL2 - [23:17] */
#define CS47L63_LHPF1MIX_VOL2_WIDTH                                 7  /* LHPF1MIX_VOL2 - [23:17] */
#define CS47L63_LHPF1_SRC2_STS                             0x00008000  /* LHPF1_SRC2_STS */
#define CS47L63_LHPF1_SRC2_STS_MASK                        0x00008000  /* LHPF1_SRC2_STS */
#define CS47L63_LHPF1_SRC2_STS_SHIFT                               15  /* LHPF1_SRC2_STS */
#define CS47L63_LHPF1_SRC2_STS_WIDTH                                1  /* LHPF1_SRC2_STS */
#define CS47L63_LHPF1_SRC2                                 0x000001FF  /* LHPF1_SRC2 - [8:0] */
#define CS47L63_LHPF1_SRC2_MASK                            0x000001FF  /* LHPF1_SRC2 - [8:0] */
#define CS47L63_LHPF1_SRC2_SHIFT                                    0  /* LHPF1_SRC2 - [8:0] */
#define CS47L63_LHPF1_SRC2_WIDTH                                    9  /* LHPF1_SRC2 - [8:0] */

/*
 * R421 (0x8C88) - LHPF1_INPUT3
 */
#define CS47L63_LHPF1MIX_VOL3                              0x00FE0000  /* LHPF1MIX_VOL3 - [23:17] */
#define CS47L63_LHPF1MIX_VOL3_MASK                         0x00FE0000  /* LHPF1MIX_VOL3 - [23:17] */
#define CS47L63_LHPF1MIX_VOL3_SHIFT                                17  /* LHPF1MIX_VOL3 - [23:17] */
#define CS47L63_LHPF1MIX_VOL3_WIDTH                                 7  /* LHPF1MIX_VOL3 - [23:17] */
#define CS47L63_LHPF1_SRC3_STS                             0x00008000  /* LHPF1_SRC3_STS */
#define CS47L63_LHPF1_SRC3_STS_MASK                        0x00008000  /* LHPF1_SRC3_STS */
#define CS47L63_LHPF1_SRC3_STS_SHIFT                               15  /* LHPF1_SRC3_STS */
#define CS47L63_LHPF1_SRC3_STS_WIDTH                                1  /* LHPF1_SRC3_STS */
#define CS47L63_LHPF1_SRC3                                 0x000001FF  /* LHPF1_SRC3 - [8:0] */
#define CS47L63_LHPF1_SRC3_MASK                            0x000001FF  /* LHPF1_SRC3 - [8:0] */
#define CS47L63_LHPF1_SRC3_SHIFT                                    0  /* LHPF1_SRC3 - [8:0] */
#define CS47L63_LHPF1_SRC3_WIDTH                                    9  /* LHPF1_SRC3 - [8:0] */

/*
 * R422 (0x8C8C) - LHPF1_INPUT4
 */
#define CS47L63_LHPF1MIX_VOL4                              0x00FE0000  /* LHPF1MIX_VOL4 - [23:17] */
#define CS47L63_LHPF1MIX_VOL4_MASK                         0x00FE0000  /* LHPF1MIX_VOL4 - [23:17] */
#define CS47L63_LHPF1MIX_VOL4_SHIFT                                17  /* LHPF1MIX_VOL4 - [23:17] */
#define CS47L63_LHPF1MIX_VOL4_WIDTH                                 7  /* LHPF1MIX_VOL4 - [23:17] */
#define CS47L63_LHPF1_SRC4_STS                             0x00008000  /* LHPF1_SRC4_STS */
#define CS47L63_LHPF1_SRC4_STS_MASK                        0x00008000  /* LHPF1_SRC4_STS */
#define CS47L63_LHPF1_SRC4_STS_SHIFT                               15  /* LHPF1_SRC4_STS */
#define CS47L63_LHPF1_SRC4_STS_WIDTH                                1  /* LHPF1_SRC4_STS */
#define CS47L63_LHPF1_SRC4                                 0x000001FF  /* LHPF1_SRC4 - [8:0] */
#define CS47L63_LHPF1_SRC4_MASK                            0x000001FF  /* LHPF1_SRC4 - [8:0] */
#define CS47L63_LHPF1_SRC4_SHIFT                                    0  /* LHPF1_SRC4 - [8:0] */
#define CS47L63_LHPF1_SRC4_WIDTH                                    9  /* LHPF1_SRC4 - [8:0] */

/*
 * R423 (0x8C90) - LHPF2_INPUT1
 */
#define CS47L63_LHPF2MIX_VOL1                              0x00FE0000  /* LHPF2MIX_VOL1 - [23:17] */
#define CS47L63_LHPF2MIX_VOL1_MASK                         0x00FE0000  /* LHPF2MIX_VOL1 - [23:17] */
#define CS47L63_LHPF2MIX_VOL1_SHIFT                                17  /* LHPF2MIX_VOL1 - [23:17] */
#define CS47L63_LHPF2MIX_VOL1_WIDTH                                 7  /* LHPF2MIX_VOL1 - [23:17] */
#define CS47L63_LHPF2_SRC1_STS                             0x00008000  /* LHPF2_SRC1_STS */
#define CS47L63_LHPF2_SRC1_STS_MASK                        0x00008000  /* LHPF2_SRC1_STS */
#define CS47L63_LHPF2_SRC1_STS_SHIFT                               15  /* LHPF2_SRC1_STS */
#define CS47L63_LHPF2_SRC1_STS_WIDTH                                1  /* LHPF2_SRC1_STS */
#define CS47L63_LHPF2_SRC1                                 0x000001FF  /* LHPF2_SRC1 - [8:0] */
#define CS47L63_LHPF2_SRC1_MASK                            0x000001FF  /* LHPF2_SRC1 - [8:0] */
#define CS47L63_LHPF2_SRC1_SHIFT                                    0  /* LHPF2_SRC1 - [8:0] */
#define CS47L63_LHPF2_SRC1_WIDTH                                    9  /* LHPF2_SRC1 - [8:0] */

/*
 * R424 (0x8C94) - LHPF2_INPUT2
 */
#define CS47L63_LHPF2MIX_VOL2                              0x00FE0000  /* LHPF2MIX_VOL2 - [23:17] */
#define CS47L63_LHPF2MIX_VOL2_MASK                         0x00FE0000  /* LHPF2MIX_VOL2 - [23:17] */
#define CS47L63_LHPF2MIX_VOL2_SHIFT                                17  /* LHPF2MIX_VOL2 - [23:17] */
#define CS47L63_LHPF2MIX_VOL2_WIDTH                                 7  /* LHPF2MIX_VOL2 - [23:17] */
#define CS47L63_LHPF2_SRC2_STS                             0x00008000  /* LHPF2_SRC2_STS */
#define CS47L63_LHPF2_SRC2_STS_MASK                        0x00008000  /* LHPF2_SRC2_STS */
#define CS47L63_LHPF2_SRC2_STS_SHIFT                               15  /* LHPF2_SRC2_STS */
#define CS47L63_LHPF2_SRC2_STS_WIDTH                                1  /* LHPF2_SRC2_STS */
#define CS47L63_LHPF2_SRC2                                 0x000001FF  /* LHPF2_SRC2 - [8:0] */
#define CS47L63_LHPF2_SRC2_MASK                            0x000001FF  /* LHPF2_SRC2 - [8:0] */
#define CS47L63_LHPF2_SRC2_SHIFT                                    0  /* LHPF2_SRC2 - [8:0] */
#define CS47L63_LHPF2_SRC2_WIDTH                                    9  /* LHPF2_SRC2 - [8:0] */

/*
 * R425 (0x8C98) - LHPF2_INPUT3
 */
#define CS47L63_LHPF2MIX_VOL3                              0x00FE0000  /* LHPF2MIX_VOL3 - [23:17] */
#define CS47L63_LHPF2MIX_VOL3_MASK                         0x00FE0000  /* LHPF2MIX_VOL3 - [23:17] */
#define CS47L63_LHPF2MIX_VOL3_SHIFT                                17  /* LHPF2MIX_VOL3 - [23:17] */
#define CS47L63_LHPF2MIX_VOL3_WIDTH                                 7  /* LHPF2MIX_VOL3 - [23:17] */
#define CS47L63_LHPF2_SRC3_STS                             0x00008000  /* LHPF2_SRC3_STS */
#define CS47L63_LHPF2_SRC3_STS_MASK                        0x00008000  /* LHPF2_SRC3_STS */
#define CS47L63_LHPF2_SRC3_STS_SHIFT                               15  /* LHPF2_SRC3_STS */
#define CS47L63_LHPF2_SRC3_STS_WIDTH                                1  /* LHPF2_SRC3_STS */
#define CS47L63_LHPF2_SRC3                                 0x000001FF  /* LHPF2_SRC3 - [8:0] */
#define CS47L63_LHPF2_SRC3_MASK                            0x000001FF  /* LHPF2_SRC3 - [8:0] */
#define CS47L63_LHPF2_SRC3_SHIFT                                    0  /* LHPF2_SRC3 - [8:0] */
#define CS47L63_LHPF2_SRC3_WIDTH                                    9  /* LHPF2_SRC3 - [8:0] */

/*
 * R426 (0x8C9C) - LHPF2_INPUT4
 */
#define CS47L63_LHPF2MIX_VOL4                              0x00FE0000  /* LHPF2MIX_VOL4 - [23:17] */
#define CS47L63_LHPF2MIX_VOL4_MASK                         0x00FE0000  /* LHPF2MIX_VOL4 - [23:17] */
#define CS47L63_LHPF2MIX_VOL4_SHIFT                                17  /* LHPF2MIX_VOL4 - [23:17] */
#define CS47L63_LHPF2MIX_VOL4_WIDTH                                 7  /* LHPF2MIX_VOL4 - [23:17] */
#define CS47L63_LHPF2_SRC4_STS                             0x00008000  /* LHPF2_SRC4_STS */
#define CS47L63_LHPF2_SRC4_STS_MASK                        0x00008000  /* LHPF2_SRC4_STS */
#define CS47L63_LHPF2_SRC4_STS_SHIFT                               15  /* LHPF2_SRC4_STS */
#define CS47L63_LHPF2_SRC4_STS_WIDTH                                1  /* LHPF2_SRC4_STS */
#define CS47L63_LHPF2_SRC4                                 0x000001FF  /* LHPF2_SRC4 - [8:0] */
#define CS47L63_LHPF2_SRC4_MASK                            0x000001FF  /* LHPF2_SRC4 - [8:0] */
#define CS47L63_LHPF2_SRC4_SHIFT                                    0  /* LHPF2_SRC4 - [8:0] */
#define CS47L63_LHPF2_SRC4_WIDTH                                    9  /* LHPF2_SRC4 - [8:0] */

/*
 * R427 (0x8CA0) - LHPF3_INPUT1
 */
#define CS47L63_LHPF3MIX_VOL1                              0x00FE0000  /* LHPF3MIX_VOL1 - [23:17] */
#define CS47L63_LHPF3MIX_VOL1_MASK                         0x00FE0000  /* LHPF3MIX_VOL1 - [23:17] */
#define CS47L63_LHPF3MIX_VOL1_SHIFT                                17  /* LHPF3MIX_VOL1 - [23:17] */
#define CS47L63_LHPF3MIX_VOL1_WIDTH                                 7  /* LHPF3MIX_VOL1 - [23:17] */
#define CS47L63_LHPF3_SRC1_STS                             0x00008000  /* LHPF3_SRC1_STS */
#define CS47L63_LHPF3_SRC1_STS_MASK                        0x00008000  /* LHPF3_SRC1_STS */
#define CS47L63_LHPF3_SRC1_STS_SHIFT                               15  /* LHPF3_SRC1_STS */
#define CS47L63_LHPF3_SRC1_STS_WIDTH                                1  /* LHPF3_SRC1_STS */
#define CS47L63_LHPF3_SRC1                                 0x000001FF  /* LHPF3_SRC1 - [8:0] */
#define CS47L63_LHPF3_SRC1_MASK                            0x000001FF  /* LHPF3_SRC1 - [8:0] */
#define CS47L63_LHPF3_SRC1_SHIFT                                    0  /* LHPF3_SRC1 - [8:0] */
#define CS47L63_LHPF3_SRC1_WIDTH                                    9  /* LHPF3_SRC1 - [8:0] */

/*
 * R428 (0x8CA4) - LHPF3_INPUT2
 */
#define CS47L63_LHPF3MIX_VOL2                              0x00FE0000  /* LHPF3MIX_VOL2 - [23:17] */
#define CS47L63_LHPF3MIX_VOL2_MASK                         0x00FE0000  /* LHPF3MIX_VOL2 - [23:17] */
#define CS47L63_LHPF3MIX_VOL2_SHIFT                                17  /* LHPF3MIX_VOL2 - [23:17] */
#define CS47L63_LHPF3MIX_VOL2_WIDTH                                 7  /* LHPF3MIX_VOL2 - [23:17] */
#define CS47L63_LHPF3_SRC2_STS                             0x00008000  /* LHPF3_SRC2_STS */
#define CS47L63_LHPF3_SRC2_STS_MASK                        0x00008000  /* LHPF3_SRC2_STS */
#define CS47L63_LHPF3_SRC2_STS_SHIFT                               15  /* LHPF3_SRC2_STS */
#define CS47L63_LHPF3_SRC2_STS_WIDTH                                1  /* LHPF3_SRC2_STS */
#define CS47L63_LHPF3_SRC2                                 0x000001FF  /* LHPF3_SRC2 - [8:0] */
#define CS47L63_LHPF3_SRC2_MASK                            0x000001FF  /* LHPF3_SRC2 - [8:0] */
#define CS47L63_LHPF3_SRC2_SHIFT                                    0  /* LHPF3_SRC2 - [8:0] */
#define CS47L63_LHPF3_SRC2_WIDTH                                    9  /* LHPF3_SRC2 - [8:0] */

/*
 * R429 (0x8CA8) - LHPF3_INPUT3
 */
#define CS47L63_LHPF3MIX_VOL3                              0x00FE0000  /* LHPF3MIX_VOL3 - [23:17] */
#define CS47L63_LHPF3MIX_VOL3_MASK                         0x00FE0000  /* LHPF3MIX_VOL3 - [23:17] */
#define CS47L63_LHPF3MIX_VOL3_SHIFT                                17  /* LHPF3MIX_VOL3 - [23:17] */
#define CS47L63_LHPF3MIX_VOL3_WIDTH                                 7  /* LHPF3MIX_VOL3 - [23:17] */
#define CS47L63_LHPF3_SRC3_STS                             0x00008000  /* LHPF3_SRC3_STS */
#define CS47L63_LHPF3_SRC3_STS_MASK                        0x00008000  /* LHPF3_SRC3_STS */
#define CS47L63_LHPF3_SRC3_STS_SHIFT                               15  /* LHPF3_SRC3_STS */
#define CS47L63_LHPF3_SRC3_STS_WIDTH                                1  /* LHPF3_SRC3_STS */
#define CS47L63_LHPF3_SRC3                                 0x000001FF  /* LHPF3_SRC3 - [8:0] */
#define CS47L63_LHPF3_SRC3_MASK                            0x000001FF  /* LHPF3_SRC3 - [8:0] */
#define CS47L63_LHPF3_SRC3_SHIFT                                    0  /* LHPF3_SRC3 - [8:0] */
#define CS47L63_LHPF3_SRC3_WIDTH                                    9  /* LHPF3_SRC3 - [8:0] */

/*
 * R430 (0x8CAC) - LHPF3_INPUT4
 */
#define CS47L63_LHPF3MIX_VOL4                              0x00FE0000  /* LHPF3MIX_VOL4 - [23:17] */
#define CS47L63_LHPF3MIX_VOL4_MASK                         0x00FE0000  /* LHPF3MIX_VOL4 - [23:17] */
#define CS47L63_LHPF3MIX_VOL4_SHIFT                                17  /* LHPF3MIX_VOL4 - [23:17] */
#define CS47L63_LHPF3MIX_VOL4_WIDTH                                 7  /* LHPF3MIX_VOL4 - [23:17] */
#define CS47L63_LHPF3_SRC4_STS                             0x00008000  /* LHPF3_SRC4_STS */
#define CS47L63_LHPF3_SRC4_STS_MASK                        0x00008000  /* LHPF3_SRC4_STS */
#define CS47L63_LHPF3_SRC4_STS_SHIFT                               15  /* LHPF3_SRC4_STS */
#define CS47L63_LHPF3_SRC4_STS_WIDTH                                1  /* LHPF3_SRC4_STS */
#define CS47L63_LHPF3_SRC4                                 0x000001FF  /* LHPF3_SRC4 - [8:0] */
#define CS47L63_LHPF3_SRC4_MASK                            0x000001FF  /* LHPF3_SRC4 - [8:0] */
#define CS47L63_LHPF3_SRC4_SHIFT                                    0  /* LHPF3_SRC4 - [8:0] */
#define CS47L63_LHPF3_SRC4_WIDTH                                    9  /* LHPF3_SRC4 - [8:0] */

/*
 * R431 (0x8CB0) - LHPF4_INPUT1
 */
#define CS47L63_LHPF4MIX_VOL1                              0x00FE0000  /* LHPF4MIX_VOL1 - [23:17] */
#define CS47L63_LHPF4MIX_VOL1_MASK                         0x00FE0000  /* LHPF4MIX_VOL1 - [23:17] */
#define CS47L63_LHPF4MIX_VOL1_SHIFT                                17  /* LHPF4MIX_VOL1 - [23:17] */
#define CS47L63_LHPF4MIX_VOL1_WIDTH                                 7  /* LHPF4MIX_VOL1 - [23:17] */
#define CS47L63_LHPF4_SRC1_STS                             0x00008000  /* LHPF4_SRC1_STS */
#define CS47L63_LHPF4_SRC1_STS_MASK                        0x00008000  /* LHPF4_SRC1_STS */
#define CS47L63_LHPF4_SRC1_STS_SHIFT                               15  /* LHPF4_SRC1_STS */
#define CS47L63_LHPF4_SRC1_STS_WIDTH                                1  /* LHPF4_SRC1_STS */
#define CS47L63_LHPF4_SRC1                                 0x000001FF  /* LHPF4_SRC1 - [8:0] */
#define CS47L63_LHPF4_SRC1_MASK                            0x000001FF  /* LHPF4_SRC1 - [8:0] */
#define CS47L63_LHPF4_SRC1_SHIFT                                    0  /* LHPF4_SRC1 - [8:0] */
#define CS47L63_LHPF4_SRC1_WIDTH                                    9  /* LHPF4_SRC1 - [8:0] */

/*
 * R432 (0x8CB4) - LHPF4_INPUT2
 */
#define CS47L63_LHPF4MIX_VOL2                              0x00FE0000  /* LHPF4MIX_VOL2 - [23:17] */
#define CS47L63_LHPF4MIX_VOL2_MASK                         0x00FE0000  /* LHPF4MIX_VOL2 - [23:17] */
#define CS47L63_LHPF4MIX_VOL2_SHIFT                                17  /* LHPF4MIX_VOL2 - [23:17] */
#define CS47L63_LHPF4MIX_VOL2_WIDTH                                 7  /* LHPF4MIX_VOL2 - [23:17] */
#define CS47L63_LHPF4_SRC2_STS                             0x00008000  /* LHPF4_SRC2_STS */
#define CS47L63_LHPF4_SRC2_STS_MASK                        0x00008000  /* LHPF4_SRC2_STS */
#define CS47L63_LHPF4_SRC2_STS_SHIFT                               15  /* LHPF4_SRC2_STS */
#define CS47L63_LHPF4_SRC2_STS_WIDTH                                1  /* LHPF4_SRC2_STS */
#define CS47L63_LHPF4_SRC2                                 0x000001FF  /* LHPF4_SRC2 - [8:0] */
#define CS47L63_LHPF4_SRC2_MASK                            0x000001FF  /* LHPF4_SRC2 - [8:0] */
#define CS47L63_LHPF4_SRC2_SHIFT                                    0  /* LHPF4_SRC2 - [8:0] */
#define CS47L63_LHPF4_SRC2_WIDTH                                    9  /* LHPF4_SRC2 - [8:0] */

/*
 * R433 (0x8CB8) - LHPF4_INPUT3
 */
#define CS47L63_LHPF4MIX_VOL3                              0x00FE0000  /* LHPF4MIX_VOL3 - [23:17] */
#define CS47L63_LHPF4MIX_VOL3_MASK                         0x00FE0000  /* LHPF4MIX_VOL3 - [23:17] */
#define CS47L63_LHPF4MIX_VOL3_SHIFT                                17  /* LHPF4MIX_VOL3 - [23:17] */
#define CS47L63_LHPF4MIX_VOL3_WIDTH                                 7  /* LHPF4MIX_VOL3 - [23:17] */
#define CS47L63_LHPF4_SRC3_STS                             0x00008000  /* LHPF4_SRC3_STS */
#define CS47L63_LHPF4_SRC3_STS_MASK                        0x00008000  /* LHPF4_SRC3_STS */
#define CS47L63_LHPF4_SRC3_STS_SHIFT                               15  /* LHPF4_SRC3_STS */
#define CS47L63_LHPF4_SRC3_STS_WIDTH                                1  /* LHPF4_SRC3_STS */
#define CS47L63_LHPF4_SRC3                                 0x000001FF  /* LHPF4_SRC3 - [8:0] */
#define CS47L63_LHPF4_SRC3_MASK                            0x000001FF  /* LHPF4_SRC3 - [8:0] */
#define CS47L63_LHPF4_SRC3_SHIFT                                    0  /* LHPF4_SRC3 - [8:0] */
#define CS47L63_LHPF4_SRC3_WIDTH                                    9  /* LHPF4_SRC3 - [8:0] */

/*
 * R434 (0x8CBC) - LHPF4_INPUT4
 */
#define CS47L63_LHPF4MIX_VOL4                              0x00FE0000  /* LHPF4MIX_VOL4 - [23:17] */
#define CS47L63_LHPF4MIX_VOL4_MASK                         0x00FE0000  /* LHPF4MIX_VOL4 - [23:17] */
#define CS47L63_LHPF4MIX_VOL4_SHIFT                                17  /* LHPF4MIX_VOL4 - [23:17] */
#define CS47L63_LHPF4MIX_VOL4_WIDTH                                 7  /* LHPF4MIX_VOL4 - [23:17] */
#define CS47L63_LHPF4_SRC4_STS                             0x00008000  /* LHPF4_SRC4_STS */
#define CS47L63_LHPF4_SRC4_STS_MASK                        0x00008000  /* LHPF4_SRC4_STS */
#define CS47L63_LHPF4_SRC4_STS_SHIFT                               15  /* LHPF4_SRC4_STS */
#define CS47L63_LHPF4_SRC4_STS_WIDTH                                1  /* LHPF4_SRC4_STS */
#define CS47L63_LHPF4_SRC4                                 0x000001FF  /* LHPF4_SRC4 - [8:0] */
#define CS47L63_LHPF4_SRC4_MASK                            0x000001FF  /* LHPF4_SRC4 - [8:0] */
#define CS47L63_LHPF4_SRC4_SHIFT                                    0  /* LHPF4_SRC4 - [8:0] */
#define CS47L63_LHPF4_SRC4_WIDTH                                    9  /* LHPF4_SRC4 - [8:0] */

/*
 * R435 (0x9000) - DSP1RX1_INPUT1
 */
#define CS47L63_DSP1RX1MIX_VOL1                            0x00FE0000  /* DSP1RX1MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX1MIX_VOL1_MASK                       0x00FE0000  /* DSP1RX1MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX1MIX_VOL1_SHIFT                              17  /* DSP1RX1MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX1MIX_VOL1_WIDTH                               7  /* DSP1RX1MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX1_SRC1_STS                           0x00008000  /* DSP1RX1_SRC1_STS */
#define CS47L63_DSP1RX1_SRC1_STS_MASK                      0x00008000  /* DSP1RX1_SRC1_STS */
#define CS47L63_DSP1RX1_SRC1_STS_SHIFT                             15  /* DSP1RX1_SRC1_STS */
#define CS47L63_DSP1RX1_SRC1_STS_WIDTH                              1  /* DSP1RX1_SRC1_STS */
#define CS47L63_DSP1RX1_SRC1                               0x000001FF  /* DSP1RX1_SRC1 - [8:0] */
#define CS47L63_DSP1RX1_SRC1_MASK                          0x000001FF  /* DSP1RX1_SRC1 - [8:0] */
#define CS47L63_DSP1RX1_SRC1_SHIFT                                  0  /* DSP1RX1_SRC1 - [8:0] */
#define CS47L63_DSP1RX1_SRC1_WIDTH                                  9  /* DSP1RX1_SRC1 - [8:0] */

/*
 * R436 (0x9004) - DSP1RX1_INPUT2
 */
#define CS47L63_DSP1RX1MIX_VOL2                            0x00FE0000  /* DSP1RX1MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX1MIX_VOL2_MASK                       0x00FE0000  /* DSP1RX1MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX1MIX_VOL2_SHIFT                              17  /* DSP1RX1MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX1MIX_VOL2_WIDTH                               7  /* DSP1RX1MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX1_SRC2_STS                           0x00008000  /* DSP1RX1_SRC2_STS */
#define CS47L63_DSP1RX1_SRC2_STS_MASK                      0x00008000  /* DSP1RX1_SRC2_STS */
#define CS47L63_DSP1RX1_SRC2_STS_SHIFT                             15  /* DSP1RX1_SRC2_STS */
#define CS47L63_DSP1RX1_SRC2_STS_WIDTH                              1  /* DSP1RX1_SRC2_STS */
#define CS47L63_DSP1RX1_SRC2                               0x000001FF  /* DSP1RX1_SRC2 - [8:0] */
#define CS47L63_DSP1RX1_SRC2_MASK                          0x000001FF  /* DSP1RX1_SRC2 - [8:0] */
#define CS47L63_DSP1RX1_SRC2_SHIFT                                  0  /* DSP1RX1_SRC2 - [8:0] */
#define CS47L63_DSP1RX1_SRC2_WIDTH                                  9  /* DSP1RX1_SRC2 - [8:0] */

/*
 * R437 (0x9008) - DSP1RX1_INPUT3
 */
#define CS47L63_DSP1RX1MIX_VOL3                            0x00FE0000  /* DSP1RX1MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX1MIX_VOL3_MASK                       0x00FE0000  /* DSP1RX1MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX1MIX_VOL3_SHIFT                              17  /* DSP1RX1MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX1MIX_VOL3_WIDTH                               7  /* DSP1RX1MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX1_SRC3_STS                           0x00008000  /* DSP1RX1_SRC3_STS */
#define CS47L63_DSP1RX1_SRC3_STS_MASK                      0x00008000  /* DSP1RX1_SRC3_STS */
#define CS47L63_DSP1RX1_SRC3_STS_SHIFT                             15  /* DSP1RX1_SRC3_STS */
#define CS47L63_DSP1RX1_SRC3_STS_WIDTH                              1  /* DSP1RX1_SRC3_STS */
#define CS47L63_DSP1RX1_SRC3                               0x000001FF  /* DSP1RX1_SRC3 - [8:0] */
#define CS47L63_DSP1RX1_SRC3_MASK                          0x000001FF  /* DSP1RX1_SRC3 - [8:0] */
#define CS47L63_DSP1RX1_SRC3_SHIFT                                  0  /* DSP1RX1_SRC3 - [8:0] */
#define CS47L63_DSP1RX1_SRC3_WIDTH                                  9  /* DSP1RX1_SRC3 - [8:0] */

/*
 * R438 (0x900C) - DSP1RX1_INPUT4
 */
#define CS47L63_DSP1RX1MIX_VOL4                            0x00FE0000  /* DSP1RX1MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX1MIX_VOL4_MASK                       0x00FE0000  /* DSP1RX1MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX1MIX_VOL4_SHIFT                              17  /* DSP1RX1MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX1MIX_VOL4_WIDTH                               7  /* DSP1RX1MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX1_SRC4_STS                           0x00008000  /* DSP1RX1_SRC4_STS */
#define CS47L63_DSP1RX1_SRC4_STS_MASK                      0x00008000  /* DSP1RX1_SRC4_STS */
#define CS47L63_DSP1RX1_SRC4_STS_SHIFT                             15  /* DSP1RX1_SRC4_STS */
#define CS47L63_DSP1RX1_SRC4_STS_WIDTH                              1  /* DSP1RX1_SRC4_STS */
#define CS47L63_DSP1RX1_SRC4                               0x000001FF  /* DSP1RX1_SRC4 - [8:0] */
#define CS47L63_DSP1RX1_SRC4_MASK                          0x000001FF  /* DSP1RX1_SRC4 - [8:0] */
#define CS47L63_DSP1RX1_SRC4_SHIFT                                  0  /* DSP1RX1_SRC4 - [8:0] */
#define CS47L63_DSP1RX1_SRC4_WIDTH                                  9  /* DSP1RX1_SRC4 - [8:0] */

/*
 * R439 (0x9010) - DSP1RX2_INPUT1
 */
#define CS47L63_DSP1RX2MIX_VOL1                            0x00FE0000  /* DSP1RX2MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX2MIX_VOL1_MASK                       0x00FE0000  /* DSP1RX2MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX2MIX_VOL1_SHIFT                              17  /* DSP1RX2MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX2MIX_VOL1_WIDTH                               7  /* DSP1RX2MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX2_SRC1_STS                           0x00008000  /* DSP1RX2_SRC1_STS */
#define CS47L63_DSP1RX2_SRC1_STS_MASK                      0x00008000  /* DSP1RX2_SRC1_STS */
#define CS47L63_DSP1RX2_SRC1_STS_SHIFT                             15  /* DSP1RX2_SRC1_STS */
#define CS47L63_DSP1RX2_SRC1_STS_WIDTH                              1  /* DSP1RX2_SRC1_STS */
#define CS47L63_DSP1RX2_SRC1                               0x000001FF  /* DSP1RX2_SRC1 - [8:0] */
#define CS47L63_DSP1RX2_SRC1_MASK                          0x000001FF  /* DSP1RX2_SRC1 - [8:0] */
#define CS47L63_DSP1RX2_SRC1_SHIFT                                  0  /* DSP1RX2_SRC1 - [8:0] */
#define CS47L63_DSP1RX2_SRC1_WIDTH                                  9  /* DSP1RX2_SRC1 - [8:0] */

/*
 * R440 (0x9014) - DSP1RX2_INPUT2
 */
#define CS47L63_DSP1RX2MIX_VOL2                            0x00FE0000  /* DSP1RX2MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX2MIX_VOL2_MASK                       0x00FE0000  /* DSP1RX2MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX2MIX_VOL2_SHIFT                              17  /* DSP1RX2MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX2MIX_VOL2_WIDTH                               7  /* DSP1RX2MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX2_SRC2_STS                           0x00008000  /* DSP1RX2_SRC2_STS */
#define CS47L63_DSP1RX2_SRC2_STS_MASK                      0x00008000  /* DSP1RX2_SRC2_STS */
#define CS47L63_DSP1RX2_SRC2_STS_SHIFT                             15  /* DSP1RX2_SRC2_STS */
#define CS47L63_DSP1RX2_SRC2_STS_WIDTH                              1  /* DSP1RX2_SRC2_STS */
#define CS47L63_DSP1RX2_SRC2                               0x000001FF  /* DSP1RX2_SRC2 - [8:0] */
#define CS47L63_DSP1RX2_SRC2_MASK                          0x000001FF  /* DSP1RX2_SRC2 - [8:0] */
#define CS47L63_DSP1RX2_SRC2_SHIFT                                  0  /* DSP1RX2_SRC2 - [8:0] */
#define CS47L63_DSP1RX2_SRC2_WIDTH                                  9  /* DSP1RX2_SRC2 - [8:0] */

/*
 * R441 (0x9018) - DSP1RX2_INPUT3
 */
#define CS47L63_DSP1RX2MIX_VOL3                            0x00FE0000  /* DSP1RX2MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX2MIX_VOL3_MASK                       0x00FE0000  /* DSP1RX2MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX2MIX_VOL3_SHIFT                              17  /* DSP1RX2MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX2MIX_VOL3_WIDTH                               7  /* DSP1RX2MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX2_SRC3_STS                           0x00008000  /* DSP1RX2_SRC3_STS */
#define CS47L63_DSP1RX2_SRC3_STS_MASK                      0x00008000  /* DSP1RX2_SRC3_STS */
#define CS47L63_DSP1RX2_SRC3_STS_SHIFT                             15  /* DSP1RX2_SRC3_STS */
#define CS47L63_DSP1RX2_SRC3_STS_WIDTH                              1  /* DSP1RX2_SRC3_STS */
#define CS47L63_DSP1RX2_SRC3                               0x000001FF  /* DSP1RX2_SRC3 - [8:0] */
#define CS47L63_DSP1RX2_SRC3_MASK                          0x000001FF  /* DSP1RX2_SRC3 - [8:0] */
#define CS47L63_DSP1RX2_SRC3_SHIFT                                  0  /* DSP1RX2_SRC3 - [8:0] */
#define CS47L63_DSP1RX2_SRC3_WIDTH                                  9  /* DSP1RX2_SRC3 - [8:0] */

/*
 * R442 (0x901C) - DSP1RX2_INPUT4
 */
#define CS47L63_DSP1RX2MIX_VOL4                            0x00FE0000  /* DSP1RX2MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX2MIX_VOL4_MASK                       0x00FE0000  /* DSP1RX2MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX2MIX_VOL4_SHIFT                              17  /* DSP1RX2MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX2MIX_VOL4_WIDTH                               7  /* DSP1RX2MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX2_SRC4_STS                           0x00008000  /* DSP1RX2_SRC4_STS */
#define CS47L63_DSP1RX2_SRC4_STS_MASK                      0x00008000  /* DSP1RX2_SRC4_STS */
#define CS47L63_DSP1RX2_SRC4_STS_SHIFT                             15  /* DSP1RX2_SRC4_STS */
#define CS47L63_DSP1RX2_SRC4_STS_WIDTH                              1  /* DSP1RX2_SRC4_STS */
#define CS47L63_DSP1RX2_SRC4                               0x000001FF  /* DSP1RX2_SRC4 - [8:0] */
#define CS47L63_DSP1RX2_SRC4_MASK                          0x000001FF  /* DSP1RX2_SRC4 - [8:0] */
#define CS47L63_DSP1RX2_SRC4_SHIFT                                  0  /* DSP1RX2_SRC4 - [8:0] */
#define CS47L63_DSP1RX2_SRC4_WIDTH                                  9  /* DSP1RX2_SRC4 - [8:0] */

/*
 * R443 (0x9020) - DSP1RX3_INPUT1
 */
#define CS47L63_DSP1RX3MIX_VOL1                            0x00FE0000  /* DSP1RX3MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX3MIX_VOL1_MASK                       0x00FE0000  /* DSP1RX3MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX3MIX_VOL1_SHIFT                              17  /* DSP1RX3MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX3MIX_VOL1_WIDTH                               7  /* DSP1RX3MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX3_SRC1_STS                           0x00008000  /* DSP1RX3_SRC1_STS */
#define CS47L63_DSP1RX3_SRC1_STS_MASK                      0x00008000  /* DSP1RX3_SRC1_STS */
#define CS47L63_DSP1RX3_SRC1_STS_SHIFT                             15  /* DSP1RX3_SRC1_STS */
#define CS47L63_DSP1RX3_SRC1_STS_WIDTH                              1  /* DSP1RX3_SRC1_STS */
#define CS47L63_DSP1RX3_SRC1                               0x000001FF  /* DSP1RX3_SRC1 - [8:0] */
#define CS47L63_DSP1RX3_SRC1_MASK                          0x000001FF  /* DSP1RX3_SRC1 - [8:0] */
#define CS47L63_DSP1RX3_SRC1_SHIFT                                  0  /* DSP1RX3_SRC1 - [8:0] */
#define CS47L63_DSP1RX3_SRC1_WIDTH                                  9  /* DSP1RX3_SRC1 - [8:0] */

/*
 * R444 (0x9024) - DSP1RX3_INPUT2
 */
#define CS47L63_DSP1RX3MIX_VOL2                            0x00FE0000  /* DSP1RX3MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX3MIX_VOL2_MASK                       0x00FE0000  /* DSP1RX3MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX3MIX_VOL2_SHIFT                              17  /* DSP1RX3MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX3MIX_VOL2_WIDTH                               7  /* DSP1RX3MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX3_SRC2_STS                           0x00008000  /* DSP1RX3_SRC2_STS */
#define CS47L63_DSP1RX3_SRC2_STS_MASK                      0x00008000  /* DSP1RX3_SRC2_STS */
#define CS47L63_DSP1RX3_SRC2_STS_SHIFT                             15  /* DSP1RX3_SRC2_STS */
#define CS47L63_DSP1RX3_SRC2_STS_WIDTH                              1  /* DSP1RX3_SRC2_STS */
#define CS47L63_DSP1RX3_SRC2                               0x000001FF  /* DSP1RX3_SRC2 - [8:0] */
#define CS47L63_DSP1RX3_SRC2_MASK                          0x000001FF  /* DSP1RX3_SRC2 - [8:0] */
#define CS47L63_DSP1RX3_SRC2_SHIFT                                  0  /* DSP1RX3_SRC2 - [8:0] */
#define CS47L63_DSP1RX3_SRC2_WIDTH                                  9  /* DSP1RX3_SRC2 - [8:0] */

/*
 * R445 (0x9028) - DSP1RX3_INPUT3
 */
#define CS47L63_DSP1RX3MIX_VOL3                            0x00FE0000  /* DSP1RX3MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX3MIX_VOL3_MASK                       0x00FE0000  /* DSP1RX3MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX3MIX_VOL3_SHIFT                              17  /* DSP1RX3MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX3MIX_VOL3_WIDTH                               7  /* DSP1RX3MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX3_SRC3_STS                           0x00008000  /* DSP1RX3_SRC3_STS */
#define CS47L63_DSP1RX3_SRC3_STS_MASK                      0x00008000  /* DSP1RX3_SRC3_STS */
#define CS47L63_DSP1RX3_SRC3_STS_SHIFT                             15  /* DSP1RX3_SRC3_STS */
#define CS47L63_DSP1RX3_SRC3_STS_WIDTH                              1  /* DSP1RX3_SRC3_STS */
#define CS47L63_DSP1RX3_SRC3                               0x000001FF  /* DSP1RX3_SRC3 - [8:0] */
#define CS47L63_DSP1RX3_SRC3_MASK                          0x000001FF  /* DSP1RX3_SRC3 - [8:0] */
#define CS47L63_DSP1RX3_SRC3_SHIFT                                  0  /* DSP1RX3_SRC3 - [8:0] */
#define CS47L63_DSP1RX3_SRC3_WIDTH                                  9  /* DSP1RX3_SRC3 - [8:0] */

/*
 * R446 (0x902C) - DSP1RX3_INPUT4
 */
#define CS47L63_DSP1RX3MIX_VOL4                            0x00FE0000  /* DSP1RX3MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX3MIX_VOL4_MASK                       0x00FE0000  /* DSP1RX3MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX3MIX_VOL4_SHIFT                              17  /* DSP1RX3MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX3MIX_VOL4_WIDTH                               7  /* DSP1RX3MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX3_SRC4_STS                           0x00008000  /* DSP1RX3_SRC4_STS */
#define CS47L63_DSP1RX3_SRC4_STS_MASK                      0x00008000  /* DSP1RX3_SRC4_STS */
#define CS47L63_DSP1RX3_SRC4_STS_SHIFT                             15  /* DSP1RX3_SRC4_STS */
#define CS47L63_DSP1RX3_SRC4_STS_WIDTH                              1  /* DSP1RX3_SRC4_STS */
#define CS47L63_DSP1RX3_SRC4                               0x000001FF  /* DSP1RX3_SRC4 - [8:0] */
#define CS47L63_DSP1RX3_SRC4_MASK                          0x000001FF  /* DSP1RX3_SRC4 - [8:0] */
#define CS47L63_DSP1RX3_SRC4_SHIFT                                  0  /* DSP1RX3_SRC4 - [8:0] */
#define CS47L63_DSP1RX3_SRC4_WIDTH                                  9  /* DSP1RX3_SRC4 - [8:0] */

/*
 * R447 (0x9030) - DSP1RX4_INPUT1
 */
#define CS47L63_DSP1RX4MIX_VOL1                            0x00FE0000  /* DSP1RX4MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX4MIX_VOL1_MASK                       0x00FE0000  /* DSP1RX4MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX4MIX_VOL1_SHIFT                              17  /* DSP1RX4MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX4MIX_VOL1_WIDTH                               7  /* DSP1RX4MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX4_SRC1_STS                           0x00008000  /* DSP1RX4_SRC1_STS */
#define CS47L63_DSP1RX4_SRC1_STS_MASK                      0x00008000  /* DSP1RX4_SRC1_STS */
#define CS47L63_DSP1RX4_SRC1_STS_SHIFT                             15  /* DSP1RX4_SRC1_STS */
#define CS47L63_DSP1RX4_SRC1_STS_WIDTH                              1  /* DSP1RX4_SRC1_STS */
#define CS47L63_DSP1RX4_SRC1                               0x000001FF  /* DSP1RX4_SRC1 - [8:0] */
#define CS47L63_DSP1RX4_SRC1_MASK                          0x000001FF  /* DSP1RX4_SRC1 - [8:0] */
#define CS47L63_DSP1RX4_SRC1_SHIFT                                  0  /* DSP1RX4_SRC1 - [8:0] */
#define CS47L63_DSP1RX4_SRC1_WIDTH                                  9  /* DSP1RX4_SRC1 - [8:0] */

/*
 * R448 (0x9034) - DSP1RX4_INPUT2
 */
#define CS47L63_DSP1RX4MIX_VOL2                            0x00FE0000  /* DSP1RX4MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX4MIX_VOL2_MASK                       0x00FE0000  /* DSP1RX4MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX4MIX_VOL2_SHIFT                              17  /* DSP1RX4MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX4MIX_VOL2_WIDTH                               7  /* DSP1RX4MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX4_SRC2_STS                           0x00008000  /* DSP1RX4_SRC2_STS */
#define CS47L63_DSP1RX4_SRC2_STS_MASK                      0x00008000  /* DSP1RX4_SRC2_STS */
#define CS47L63_DSP1RX4_SRC2_STS_SHIFT                             15  /* DSP1RX4_SRC2_STS */
#define CS47L63_DSP1RX4_SRC2_STS_WIDTH                              1  /* DSP1RX4_SRC2_STS */
#define CS47L63_DSP1RX4_SRC2                               0x000001FF  /* DSP1RX4_SRC2 - [8:0] */
#define CS47L63_DSP1RX4_SRC2_MASK                          0x000001FF  /* DSP1RX4_SRC2 - [8:0] */
#define CS47L63_DSP1RX4_SRC2_SHIFT                                  0  /* DSP1RX4_SRC2 - [8:0] */
#define CS47L63_DSP1RX4_SRC2_WIDTH                                  9  /* DSP1RX4_SRC2 - [8:0] */

/*
 * R449 (0x9038) - DSP1RX4_INPUT3
 */
#define CS47L63_DSP1RX4MIX_VOL3                            0x00FE0000  /* DSP1RX4MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX4MIX_VOL3_MASK                       0x00FE0000  /* DSP1RX4MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX4MIX_VOL3_SHIFT                              17  /* DSP1RX4MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX4MIX_VOL3_WIDTH                               7  /* DSP1RX4MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX4_SRC3_STS                           0x00008000  /* DSP1RX4_SRC3_STS */
#define CS47L63_DSP1RX4_SRC3_STS_MASK                      0x00008000  /* DSP1RX4_SRC3_STS */
#define CS47L63_DSP1RX4_SRC3_STS_SHIFT                             15  /* DSP1RX4_SRC3_STS */
#define CS47L63_DSP1RX4_SRC3_STS_WIDTH                              1  /* DSP1RX4_SRC3_STS */
#define CS47L63_DSP1RX4_SRC3                               0x000001FF  /* DSP1RX4_SRC3 - [8:0] */
#define CS47L63_DSP1RX4_SRC3_MASK                          0x000001FF  /* DSP1RX4_SRC3 - [8:0] */
#define CS47L63_DSP1RX4_SRC3_SHIFT                                  0  /* DSP1RX4_SRC3 - [8:0] */
#define CS47L63_DSP1RX4_SRC3_WIDTH                                  9  /* DSP1RX4_SRC3 - [8:0] */

/*
 * R450 (0x903C) - DSP1RX4_INPUT4
 */
#define CS47L63_DSP1RX4MIX_VOL4                            0x00FE0000  /* DSP1RX4MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX4MIX_VOL4_MASK                       0x00FE0000  /* DSP1RX4MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX4MIX_VOL4_SHIFT                              17  /* DSP1RX4MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX4MIX_VOL4_WIDTH                               7  /* DSP1RX4MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX4_SRC4_STS                           0x00008000  /* DSP1RX4_SRC4_STS */
#define CS47L63_DSP1RX4_SRC4_STS_MASK                      0x00008000  /* DSP1RX4_SRC4_STS */
#define CS47L63_DSP1RX4_SRC4_STS_SHIFT                             15  /* DSP1RX4_SRC4_STS */
#define CS47L63_DSP1RX4_SRC4_STS_WIDTH                              1  /* DSP1RX4_SRC4_STS */
#define CS47L63_DSP1RX4_SRC4                               0x000001FF  /* DSP1RX4_SRC4 - [8:0] */
#define CS47L63_DSP1RX4_SRC4_MASK                          0x000001FF  /* DSP1RX4_SRC4 - [8:0] */
#define CS47L63_DSP1RX4_SRC4_SHIFT                                  0  /* DSP1RX4_SRC4 - [8:0] */
#define CS47L63_DSP1RX4_SRC4_WIDTH                                  9  /* DSP1RX4_SRC4 - [8:0] */

/*
 * R451 (0x9040) - DSP1RX5_INPUT1
 */
#define CS47L63_DSP1RX5MIX_VOL1                            0x00FE0000  /* DSP1RX5MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX5MIX_VOL1_MASK                       0x00FE0000  /* DSP1RX5MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX5MIX_VOL1_SHIFT                              17  /* DSP1RX5MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX5MIX_VOL1_WIDTH                               7  /* DSP1RX5MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX5_SRC1_STS                           0x00008000  /* DSP1RX5_SRC1_STS */
#define CS47L63_DSP1RX5_SRC1_STS_MASK                      0x00008000  /* DSP1RX5_SRC1_STS */
#define CS47L63_DSP1RX5_SRC1_STS_SHIFT                             15  /* DSP1RX5_SRC1_STS */
#define CS47L63_DSP1RX5_SRC1_STS_WIDTH                              1  /* DSP1RX5_SRC1_STS */
#define CS47L63_DSP1RX5_SRC1                               0x000001FF  /* DSP1RX5_SRC1 - [8:0] */
#define CS47L63_DSP1RX5_SRC1_MASK                          0x000001FF  /* DSP1RX5_SRC1 - [8:0] */
#define CS47L63_DSP1RX5_SRC1_SHIFT                                  0  /* DSP1RX5_SRC1 - [8:0] */
#define CS47L63_DSP1RX5_SRC1_WIDTH                                  9  /* DSP1RX5_SRC1 - [8:0] */

/*
 * R452 (0x9044) - DSP1RX5_INPUT2
 */
#define CS47L63_DSP1RX5MIX_VOL2                            0x00FE0000  /* DSP1RX5MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX5MIX_VOL2_MASK                       0x00FE0000  /* DSP1RX5MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX5MIX_VOL2_SHIFT                              17  /* DSP1RX5MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX5MIX_VOL2_WIDTH                               7  /* DSP1RX5MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX5_SRC2_STS                           0x00008000  /* DSP1RX5_SRC2_STS */
#define CS47L63_DSP1RX5_SRC2_STS_MASK                      0x00008000  /* DSP1RX5_SRC2_STS */
#define CS47L63_DSP1RX5_SRC2_STS_SHIFT                             15  /* DSP1RX5_SRC2_STS */
#define CS47L63_DSP1RX5_SRC2_STS_WIDTH                              1  /* DSP1RX5_SRC2_STS */
#define CS47L63_DSP1RX5_SRC2                               0x000001FF  /* DSP1RX5_SRC2 - [8:0] */
#define CS47L63_DSP1RX5_SRC2_MASK                          0x000001FF  /* DSP1RX5_SRC2 - [8:0] */
#define CS47L63_DSP1RX5_SRC2_SHIFT                                  0  /* DSP1RX5_SRC2 - [8:0] */
#define CS47L63_DSP1RX5_SRC2_WIDTH                                  9  /* DSP1RX5_SRC2 - [8:0] */

/*
 * R453 (0x9048) - DSP1RX5_INPUT3
 */
#define CS47L63_DSP1RX5MIX_VOL3                            0x00FE0000  /* DSP1RX5MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX5MIX_VOL3_MASK                       0x00FE0000  /* DSP1RX5MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX5MIX_VOL3_SHIFT                              17  /* DSP1RX5MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX5MIX_VOL3_WIDTH                               7  /* DSP1RX5MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX5_SRC3_STS                           0x00008000  /* DSP1RX5_SRC3_STS */
#define CS47L63_DSP1RX5_SRC3_STS_MASK                      0x00008000  /* DSP1RX5_SRC3_STS */
#define CS47L63_DSP1RX5_SRC3_STS_SHIFT                             15  /* DSP1RX5_SRC3_STS */
#define CS47L63_DSP1RX5_SRC3_STS_WIDTH                              1  /* DSP1RX5_SRC3_STS */
#define CS47L63_DSP1RX5_SRC3                               0x000001FF  /* DSP1RX5_SRC3 - [8:0] */
#define CS47L63_DSP1RX5_SRC3_MASK                          0x000001FF  /* DSP1RX5_SRC3 - [8:0] */
#define CS47L63_DSP1RX5_SRC3_SHIFT                                  0  /* DSP1RX5_SRC3 - [8:0] */
#define CS47L63_DSP1RX5_SRC3_WIDTH                                  9  /* DSP1RX5_SRC3 - [8:0] */

/*
 * R454 (0x904C) - DSP1RX5_INPUT4
 */
#define CS47L63_DSP1RX5MIX_VOL4                            0x00FE0000  /* DSP1RX5MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX5MIX_VOL4_MASK                       0x00FE0000  /* DSP1RX5MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX5MIX_VOL4_SHIFT                              17  /* DSP1RX5MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX5MIX_VOL4_WIDTH                               7  /* DSP1RX5MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX5_SRC4_STS                           0x00008000  /* DSP1RX5_SRC4_STS */
#define CS47L63_DSP1RX5_SRC4_STS_MASK                      0x00008000  /* DSP1RX5_SRC4_STS */
#define CS47L63_DSP1RX5_SRC4_STS_SHIFT                             15  /* DSP1RX5_SRC4_STS */
#define CS47L63_DSP1RX5_SRC4_STS_WIDTH                              1  /* DSP1RX5_SRC4_STS */
#define CS47L63_DSP1RX5_SRC4                               0x000001FF  /* DSP1RX5_SRC4 - [8:0] */
#define CS47L63_DSP1RX5_SRC4_MASK                          0x000001FF  /* DSP1RX5_SRC4 - [8:0] */
#define CS47L63_DSP1RX5_SRC4_SHIFT                                  0  /* DSP1RX5_SRC4 - [8:0] */
#define CS47L63_DSP1RX5_SRC4_WIDTH                                  9  /* DSP1RX5_SRC4 - [8:0] */

/*
 * R455 (0x9050) - DSP1RX6_INPUT1
 */
#define CS47L63_DSP1RX6MIX_VOL1                            0x00FE0000  /* DSP1RX6MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX6MIX_VOL1_MASK                       0x00FE0000  /* DSP1RX6MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX6MIX_VOL1_SHIFT                              17  /* DSP1RX6MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX6MIX_VOL1_WIDTH                               7  /* DSP1RX6MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX6_SRC1_STS                           0x00008000  /* DSP1RX6_SRC1_STS */
#define CS47L63_DSP1RX6_SRC1_STS_MASK                      0x00008000  /* DSP1RX6_SRC1_STS */
#define CS47L63_DSP1RX6_SRC1_STS_SHIFT                             15  /* DSP1RX6_SRC1_STS */
#define CS47L63_DSP1RX6_SRC1_STS_WIDTH                              1  /* DSP1RX6_SRC1_STS */
#define CS47L63_DSP1RX6_SRC1                               0x000001FF  /* DSP1RX6_SRC1 - [8:0] */
#define CS47L63_DSP1RX6_SRC1_MASK                          0x000001FF  /* DSP1RX6_SRC1 - [8:0] */
#define CS47L63_DSP1RX6_SRC1_SHIFT                                  0  /* DSP1RX6_SRC1 - [8:0] */
#define CS47L63_DSP1RX6_SRC1_WIDTH                                  9  /* DSP1RX6_SRC1 - [8:0] */

/*
 * R456 (0x9054) - DSP1RX6_INPUT2
 */
#define CS47L63_DSP1RX6MIX_VOL2                            0x00FE0000  /* DSP1RX6MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX6MIX_VOL2_MASK                       0x00FE0000  /* DSP1RX6MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX6MIX_VOL2_SHIFT                              17  /* DSP1RX6MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX6MIX_VOL2_WIDTH                               7  /* DSP1RX6MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX6_SRC2_STS                           0x00008000  /* DSP1RX6_SRC2_STS */
#define CS47L63_DSP1RX6_SRC2_STS_MASK                      0x00008000  /* DSP1RX6_SRC2_STS */
#define CS47L63_DSP1RX6_SRC2_STS_SHIFT                             15  /* DSP1RX6_SRC2_STS */
#define CS47L63_DSP1RX6_SRC2_STS_WIDTH                              1  /* DSP1RX6_SRC2_STS */
#define CS47L63_DSP1RX6_SRC2                               0x000001FF  /* DSP1RX6_SRC2 - [8:0] */
#define CS47L63_DSP1RX6_SRC2_MASK                          0x000001FF  /* DSP1RX6_SRC2 - [8:0] */
#define CS47L63_DSP1RX6_SRC2_SHIFT                                  0  /* DSP1RX6_SRC2 - [8:0] */
#define CS47L63_DSP1RX6_SRC2_WIDTH                                  9  /* DSP1RX6_SRC2 - [8:0] */

/*
 * R457 (0x9058) - DSP1RX6_INPUT3
 */
#define CS47L63_DSP1RX6MIX_VOL3                            0x00FE0000  /* DSP1RX6MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX6MIX_VOL3_MASK                       0x00FE0000  /* DSP1RX6MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX6MIX_VOL3_SHIFT                              17  /* DSP1RX6MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX6MIX_VOL3_WIDTH                               7  /* DSP1RX6MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX6_SRC3_STS                           0x00008000  /* DSP1RX6_SRC3_STS */
#define CS47L63_DSP1RX6_SRC3_STS_MASK                      0x00008000  /* DSP1RX6_SRC3_STS */
#define CS47L63_DSP1RX6_SRC3_STS_SHIFT                             15  /* DSP1RX6_SRC3_STS */
#define CS47L63_DSP1RX6_SRC3_STS_WIDTH                              1  /* DSP1RX6_SRC3_STS */
#define CS47L63_DSP1RX6_SRC3                               0x000001FF  /* DSP1RX6_SRC3 - [8:0] */
#define CS47L63_DSP1RX6_SRC3_MASK                          0x000001FF  /* DSP1RX6_SRC3 - [8:0] */
#define CS47L63_DSP1RX6_SRC3_SHIFT                                  0  /* DSP1RX6_SRC3 - [8:0] */
#define CS47L63_DSP1RX6_SRC3_WIDTH                                  9  /* DSP1RX6_SRC3 - [8:0] */

/*
 * R458 (0x905C) - DSP1RX6_INPUT4
 */
#define CS47L63_DSP1RX6MIX_VOL4                            0x00FE0000  /* DSP1RX6MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX6MIX_VOL4_MASK                       0x00FE0000  /* DSP1RX6MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX6MIX_VOL4_SHIFT                              17  /* DSP1RX6MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX6MIX_VOL4_WIDTH                               7  /* DSP1RX6MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX6_SRC4_STS                           0x00008000  /* DSP1RX6_SRC4_STS */
#define CS47L63_DSP1RX6_SRC4_STS_MASK                      0x00008000  /* DSP1RX6_SRC4_STS */
#define CS47L63_DSP1RX6_SRC4_STS_SHIFT                             15  /* DSP1RX6_SRC4_STS */
#define CS47L63_DSP1RX6_SRC4_STS_WIDTH                              1  /* DSP1RX6_SRC4_STS */
#define CS47L63_DSP1RX6_SRC4                               0x000001FF  /* DSP1RX6_SRC4 - [8:0] */
#define CS47L63_DSP1RX6_SRC4_MASK                          0x000001FF  /* DSP1RX6_SRC4 - [8:0] */
#define CS47L63_DSP1RX6_SRC4_SHIFT                                  0  /* DSP1RX6_SRC4 - [8:0] */
#define CS47L63_DSP1RX6_SRC4_WIDTH                                  9  /* DSP1RX6_SRC4 - [8:0] */

/*
 * R459 (0x9060) - DSP1RX7_INPUT1
 */
#define CS47L63_DSP1RX7MIX_VOL1                            0x00FE0000  /* DSP1RX7MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX7MIX_VOL1_MASK                       0x00FE0000  /* DSP1RX7MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX7MIX_VOL1_SHIFT                              17  /* DSP1RX7MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX7MIX_VOL1_WIDTH                               7  /* DSP1RX7MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX7_SRC1_STS                           0x00008000  /* DSP1RX7_SRC1_STS */
#define CS47L63_DSP1RX7_SRC1_STS_MASK                      0x00008000  /* DSP1RX7_SRC1_STS */
#define CS47L63_DSP1RX7_SRC1_STS_SHIFT                             15  /* DSP1RX7_SRC1_STS */
#define CS47L63_DSP1RX7_SRC1_STS_WIDTH                              1  /* DSP1RX7_SRC1_STS */
#define CS47L63_DSP1RX7_SRC1                               0x000001FF  /* DSP1RX7_SRC1 - [8:0] */
#define CS47L63_DSP1RX7_SRC1_MASK                          0x000001FF  /* DSP1RX7_SRC1 - [8:0] */
#define CS47L63_DSP1RX7_SRC1_SHIFT                                  0  /* DSP1RX7_SRC1 - [8:0] */
#define CS47L63_DSP1RX7_SRC1_WIDTH                                  9  /* DSP1RX7_SRC1 - [8:0] */

/*
 * R460 (0x9064) - DSP1RX7_INPUT2
 */
#define CS47L63_DSP1RX7MIX_VOL2                            0x00FE0000  /* DSP1RX7MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX7MIX_VOL2_MASK                       0x00FE0000  /* DSP1RX7MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX7MIX_VOL2_SHIFT                              17  /* DSP1RX7MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX7MIX_VOL2_WIDTH                               7  /* DSP1RX7MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX7_SRC2_STS                           0x00008000  /* DSP1RX7_SRC2_STS */
#define CS47L63_DSP1RX7_SRC2_STS_MASK                      0x00008000  /* DSP1RX7_SRC2_STS */
#define CS47L63_DSP1RX7_SRC2_STS_SHIFT                             15  /* DSP1RX7_SRC2_STS */
#define CS47L63_DSP1RX7_SRC2_STS_WIDTH                              1  /* DSP1RX7_SRC2_STS */
#define CS47L63_DSP1RX7_SRC2                               0x000001FF  /* DSP1RX7_SRC2 - [8:0] */
#define CS47L63_DSP1RX7_SRC2_MASK                          0x000001FF  /* DSP1RX7_SRC2 - [8:0] */
#define CS47L63_DSP1RX7_SRC2_SHIFT                                  0  /* DSP1RX7_SRC2 - [8:0] */
#define CS47L63_DSP1RX7_SRC2_WIDTH                                  9  /* DSP1RX7_SRC2 - [8:0] */

/*
 * R461 (0x9068) - DSP1RX7_INPUT3
 */
#define CS47L63_DSP1RX7MIX_VOL3                            0x00FE0000  /* DSP1RX7MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX7MIX_VOL3_MASK                       0x00FE0000  /* DSP1RX7MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX7MIX_VOL3_SHIFT                              17  /* DSP1RX7MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX7MIX_VOL3_WIDTH                               7  /* DSP1RX7MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX7_SRC3_STS                           0x00008000  /* DSP1RX7_SRC3_STS */
#define CS47L63_DSP1RX7_SRC3_STS_MASK                      0x00008000  /* DSP1RX7_SRC3_STS */
#define CS47L63_DSP1RX7_SRC3_STS_SHIFT                             15  /* DSP1RX7_SRC3_STS */
#define CS47L63_DSP1RX7_SRC3_STS_WIDTH                              1  /* DSP1RX7_SRC3_STS */
#define CS47L63_DSP1RX7_SRC3                               0x000001FF  /* DSP1RX7_SRC3 - [8:0] */
#define CS47L63_DSP1RX7_SRC3_MASK                          0x000001FF  /* DSP1RX7_SRC3 - [8:0] */
#define CS47L63_DSP1RX7_SRC3_SHIFT                                  0  /* DSP1RX7_SRC3 - [8:0] */
#define CS47L63_DSP1RX7_SRC3_WIDTH                                  9  /* DSP1RX7_SRC3 - [8:0] */

/*
 * R462 (0x906C) - DSP1RX7_INPUT4
 */
#define CS47L63_DSP1RX7MIX_VOL4                            0x00FE0000  /* DSP1RX7MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX7MIX_VOL4_MASK                       0x00FE0000  /* DSP1RX7MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX7MIX_VOL4_SHIFT                              17  /* DSP1RX7MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX7MIX_VOL4_WIDTH                               7  /* DSP1RX7MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX7_SRC4_STS                           0x00008000  /* DSP1RX7_SRC4_STS */
#define CS47L63_DSP1RX7_SRC4_STS_MASK                      0x00008000  /* DSP1RX7_SRC4_STS */
#define CS47L63_DSP1RX7_SRC4_STS_SHIFT                             15  /* DSP1RX7_SRC4_STS */
#define CS47L63_DSP1RX7_SRC4_STS_WIDTH                              1  /* DSP1RX7_SRC4_STS */
#define CS47L63_DSP1RX7_SRC4                               0x000001FF  /* DSP1RX7_SRC4 - [8:0] */
#define CS47L63_DSP1RX7_SRC4_MASK                          0x000001FF  /* DSP1RX7_SRC4 - [8:0] */
#define CS47L63_DSP1RX7_SRC4_SHIFT                                  0  /* DSP1RX7_SRC4 - [8:0] */
#define CS47L63_DSP1RX7_SRC4_WIDTH                                  9  /* DSP1RX7_SRC4 - [8:0] */

/*
 * R463 (0x9070) - DSP1RX8_INPUT1
 */
#define CS47L63_DSP1RX8MIX_VOL1                            0x00FE0000  /* DSP1RX8MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX8MIX_VOL1_MASK                       0x00FE0000  /* DSP1RX8MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX8MIX_VOL1_SHIFT                              17  /* DSP1RX8MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX8MIX_VOL1_WIDTH                               7  /* DSP1RX8MIX_VOL1 - [23:17] */
#define CS47L63_DSP1RX8_SRC1_STS                           0x00008000  /* DSP1RX8_SRC1_STS */
#define CS47L63_DSP1RX8_SRC1_STS_MASK                      0x00008000  /* DSP1RX8_SRC1_STS */
#define CS47L63_DSP1RX8_SRC1_STS_SHIFT                             15  /* DSP1RX8_SRC1_STS */
#define CS47L63_DSP1RX8_SRC1_STS_WIDTH                              1  /* DSP1RX8_SRC1_STS */
#define CS47L63_DSP1RX8_SRC1                               0x000001FF  /* DSP1RX8_SRC1 - [8:0] */
#define CS47L63_DSP1RX8_SRC1_MASK                          0x000001FF  /* DSP1RX8_SRC1 - [8:0] */
#define CS47L63_DSP1RX8_SRC1_SHIFT                                  0  /* DSP1RX8_SRC1 - [8:0] */
#define CS47L63_DSP1RX8_SRC1_WIDTH                                  9  /* DSP1RX8_SRC1 - [8:0] */

/*
 * R464 (0x9074) - DSP1RX8_INPUT2
 */
#define CS47L63_DSP1RX8MIX_VOL2                            0x00FE0000  /* DSP1RX8MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX8MIX_VOL2_MASK                       0x00FE0000  /* DSP1RX8MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX8MIX_VOL2_SHIFT                              17  /* DSP1RX8MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX8MIX_VOL2_WIDTH                               7  /* DSP1RX8MIX_VOL2 - [23:17] */
#define CS47L63_DSP1RX8_SRC2_STS                           0x00008000  /* DSP1RX8_SRC2_STS */
#define CS47L63_DSP1RX8_SRC2_STS_MASK                      0x00008000  /* DSP1RX8_SRC2_STS */
#define CS47L63_DSP1RX8_SRC2_STS_SHIFT                             15  /* DSP1RX8_SRC2_STS */
#define CS47L63_DSP1RX8_SRC2_STS_WIDTH                              1  /* DSP1RX8_SRC2_STS */
#define CS47L63_DSP1RX8_SRC2                               0x000001FF  /* DSP1RX8_SRC2 - [8:0] */
#define CS47L63_DSP1RX8_SRC2_MASK                          0x000001FF  /* DSP1RX8_SRC2 - [8:0] */
#define CS47L63_DSP1RX8_SRC2_SHIFT                                  0  /* DSP1RX8_SRC2 - [8:0] */
#define CS47L63_DSP1RX8_SRC2_WIDTH                                  9  /* DSP1RX8_SRC2 - [8:0] */

/*
 * R465 (0x9078) - DSP1RX8_INPUT3
 */
#define CS47L63_DSP1RX8MIX_VOL3                            0x00FE0000  /* DSP1RX8MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX8MIX_VOL3_MASK                       0x00FE0000  /* DSP1RX8MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX8MIX_VOL3_SHIFT                              17  /* DSP1RX8MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX8MIX_VOL3_WIDTH                               7  /* DSP1RX8MIX_VOL3 - [23:17] */
#define CS47L63_DSP1RX8_SRC3_STS                           0x00008000  /* DSP1RX8_SRC3_STS */
#define CS47L63_DSP1RX8_SRC3_STS_MASK                      0x00008000  /* DSP1RX8_SRC3_STS */
#define CS47L63_DSP1RX8_SRC3_STS_SHIFT                             15  /* DSP1RX8_SRC3_STS */
#define CS47L63_DSP1RX8_SRC3_STS_WIDTH                              1  /* DSP1RX8_SRC3_STS */
#define CS47L63_DSP1RX8_SRC3                               0x000001FF  /* DSP1RX8_SRC3 - [8:0] */
#define CS47L63_DSP1RX8_SRC3_MASK                          0x000001FF  /* DSP1RX8_SRC3 - [8:0] */
#define CS47L63_DSP1RX8_SRC3_SHIFT                                  0  /* DSP1RX8_SRC3 - [8:0] */
#define CS47L63_DSP1RX8_SRC3_WIDTH                                  9  /* DSP1RX8_SRC3 - [8:0] */

/*
 * R466 (0x907C) - DSP1RX8_INPUT4
 */
#define CS47L63_DSP1RX8MIX_VOL4                            0x00FE0000  /* DSP1RX8MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX8MIX_VOL4_MASK                       0x00FE0000  /* DSP1RX8MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX8MIX_VOL4_SHIFT                              17  /* DSP1RX8MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX8MIX_VOL4_WIDTH                               7  /* DSP1RX8MIX_VOL4 - [23:17] */
#define CS47L63_DSP1RX8_SRC4_STS                           0x00008000  /* DSP1RX8_SRC4_STS */
#define CS47L63_DSP1RX8_SRC4_STS_MASK                      0x00008000  /* DSP1RX8_SRC4_STS */
#define CS47L63_DSP1RX8_SRC4_STS_SHIFT                             15  /* DSP1RX8_SRC4_STS */
#define CS47L63_DSP1RX8_SRC4_STS_WIDTH                              1  /* DSP1RX8_SRC4_STS */
#define CS47L63_DSP1RX8_SRC4                               0x000001FF  /* DSP1RX8_SRC4 - [8:0] */
#define CS47L63_DSP1RX8_SRC4_MASK                          0x000001FF  /* DSP1RX8_SRC4 - [8:0] */
#define CS47L63_DSP1RX8_SRC4_SHIFT                                  0  /* DSP1RX8_SRC4 - [8:0] */
#define CS47L63_DSP1RX8_SRC4_WIDTH                                  9  /* DSP1RX8_SRC4 - [8:0] */

/*
 * R467 (0xA000) - ASRC1_ENABLE
 */
#define CS47L63_ASRC1_IN2L_EN                              0x00000008  /* ASRC1_IN2L_EN */
#define CS47L63_ASRC1_IN2L_EN_MASK                         0x00000008  /* ASRC1_IN2L_EN */
#define CS47L63_ASRC1_IN2L_EN_SHIFT                                 3  /* ASRC1_IN2L_EN */
#define CS47L63_ASRC1_IN2L_EN_WIDTH                                 1  /* ASRC1_IN2L_EN */
#define CS47L63_ASRC1_IN2R_EN                              0x00000004  /* ASRC1_IN2R_EN */
#define CS47L63_ASRC1_IN2R_EN_MASK                         0x00000004  /* ASRC1_IN2R_EN */
#define CS47L63_ASRC1_IN2R_EN_SHIFT                                 2  /* ASRC1_IN2R_EN */
#define CS47L63_ASRC1_IN2R_EN_WIDTH                                 1  /* ASRC1_IN2R_EN */
#define CS47L63_ASRC1_IN1L_EN                              0x00000002  /* ASRC1_IN1L_EN */
#define CS47L63_ASRC1_IN1L_EN_MASK                         0x00000002  /* ASRC1_IN1L_EN */
#define CS47L63_ASRC1_IN1L_EN_SHIFT                                 1  /* ASRC1_IN1L_EN */
#define CS47L63_ASRC1_IN1L_EN_WIDTH                                 1  /* ASRC1_IN1L_EN */
#define CS47L63_ASRC1_IN1R_EN                              0x00000001  /* ASRC1_IN1R_EN */
#define CS47L63_ASRC1_IN1R_EN_MASK                         0x00000001  /* ASRC1_IN1R_EN */
#define CS47L63_ASRC1_IN1R_EN_SHIFT                                 0  /* ASRC1_IN1R_EN */
#define CS47L63_ASRC1_IN1R_EN_WIDTH                                 1  /* ASRC1_IN1R_EN */

/*
 * R468 (0xA004) - ASRC1_STATUS
 */
#define CS47L63_ASRC1_IN2L_EN_STS                          0x00000008  /* ASRC1_IN2L_EN_STS */
#define CS47L63_ASRC1_IN2L_EN_STS_MASK                     0x00000008  /* ASRC1_IN2L_EN_STS */
#define CS47L63_ASRC1_IN2L_EN_STS_SHIFT                             3  /* ASRC1_IN2L_EN_STS */
#define CS47L63_ASRC1_IN2L_EN_STS_WIDTH                             1  /* ASRC1_IN2L_EN_STS */
#define CS47L63_ASRC1_IN2R_EN_STS                          0x00000004  /* ASRC1_IN2R_EN_STS */
#define CS47L63_ASRC1_IN2R_EN_STS_MASK                     0x00000004  /* ASRC1_IN2R_EN_STS */
#define CS47L63_ASRC1_IN2R_EN_STS_SHIFT                             2  /* ASRC1_IN2R_EN_STS */
#define CS47L63_ASRC1_IN2R_EN_STS_WIDTH                             1  /* ASRC1_IN2R_EN_STS */
#define CS47L63_ASRC1_IN1L_EN_STS                          0x00000002  /* ASRC1_IN1L_EN_STS */
#define CS47L63_ASRC1_IN1L_EN_STS_MASK                     0x00000002  /* ASRC1_IN1L_EN_STS */
#define CS47L63_ASRC1_IN1L_EN_STS_SHIFT                             1  /* ASRC1_IN1L_EN_STS */
#define CS47L63_ASRC1_IN1L_EN_STS_WIDTH                             1  /* ASRC1_IN1L_EN_STS */
#define CS47L63_ASRC1_IN1R_EN_STS                          0x00000001  /* ASRC1_IN1R_EN_STS */
#define CS47L63_ASRC1_IN1R_EN_STS_MASK                     0x00000001  /* ASRC1_IN1R_EN_STS */
#define CS47L63_ASRC1_IN1R_EN_STS_SHIFT                             0  /* ASRC1_IN1R_EN_STS */
#define CS47L63_ASRC1_IN1R_EN_STS_WIDTH                             1  /* ASRC1_IN1R_EN_STS */

/*
 * R469 (0xA008) - ASRC1_CONTROL1
 */
#define CS47L63_ASRC1_RATE2                                0xF8000000  /* ASRC1_RATE2 - [31:27] */
#define CS47L63_ASRC1_RATE2_MASK                           0xF8000000  /* ASRC1_RATE2 - [31:27] */
#define CS47L63_ASRC1_RATE2_SHIFT                                  27  /* ASRC1_RATE2 - [31:27] */
#define CS47L63_ASRC1_RATE2_WIDTH                                   5  /* ASRC1_RATE2 - [31:27] */
#define CS47L63_ASRC1_RATE1                                0x0000F800  /* ASRC1_RATE1 - [15:11] */
#define CS47L63_ASRC1_RATE1_MASK                           0x0000F800  /* ASRC1_RATE1 - [15:11] */
#define CS47L63_ASRC1_RATE1_SHIFT                                  11  /* ASRC1_RATE1 - [15:11] */
#define CS47L63_ASRC1_RATE1_WIDTH                                   5  /* ASRC1_RATE1 - [15:11] */

/*
 * R470 (0xA040) - ASRC1_DEBUG1
 */
#define CS47L63_ASRC1_WARPA_DITHER_ENA                     0x80000000  /* ASRC1_WARPA_DITHER_ENA */
#define CS47L63_ASRC1_WARPA_DITHER_ENA_MASK                0x80000000  /* ASRC1_WARPA_DITHER_ENA */
#define CS47L63_ASRC1_WARPA_DITHER_ENA_SHIFT                       31  /* ASRC1_WARPA_DITHER_ENA */
#define CS47L63_ASRC1_WARPA_DITHER_ENA_WIDTH                        1  /* ASRC1_WARPA_DITHER_ENA */
#define CS47L63_ASRC1_IN1_CURR_K_STS                       0x7C000000  /* ASRC1_IN1_CURR_K_STS - [30:26] */
#define CS47L63_ASRC1_IN1_CURR_K_STS_MASK                  0x7C000000  /* ASRC1_IN1_CURR_K_STS - [30:26] */
#define CS47L63_ASRC1_IN1_CURR_K_STS_SHIFT                         26  /* ASRC1_IN1_CURR_K_STS - [30:26] */
#define CS47L63_ASRC1_IN1_CURR_K_STS_WIDTH                          5  /* ASRC1_IN1_CURR_K_STS - [30:26] */
#define CS47L63_ASRC1_FORCE_LOCK1                          0x02000000  /* ASRC1_FORCE_LOCK1 */
#define CS47L63_ASRC1_FORCE_LOCK1_MASK                     0x02000000  /* ASRC1_FORCE_LOCK1 */
#define CS47L63_ASRC1_FORCE_LOCK1_SHIFT                            25  /* ASRC1_FORCE_LOCK1 */
#define CS47L63_ASRC1_FORCE_LOCK1_WIDTH                             1  /* ASRC1_FORCE_LOCK1 */
#define CS47L63_ASRC1_DCOMP1_ENA_N                         0x01000000  /* ASRC1_DCOMP1_ENA_N */
#define CS47L63_ASRC1_DCOMP1_ENA_N_MASK                    0x01000000  /* ASRC1_DCOMP1_ENA_N */
#define CS47L63_ASRC1_DCOMP1_ENA_N_SHIFT                           24  /* ASRC1_DCOMP1_ENA_N */
#define CS47L63_ASRC1_DCOMP1_ENA_N_WIDTH                            1  /* ASRC1_DCOMP1_ENA_N */
#define CS47L63_ASRC1_REINIT1_ENA_N                        0x00800000  /* ASRC1_REINIT1_ENA_N */
#define CS47L63_ASRC1_REINIT1_ENA_N_MASK                   0x00800000  /* ASRC1_REINIT1_ENA_N */
#define CS47L63_ASRC1_REINIT1_ENA_N_SHIFT                          23  /* ASRC1_REINIT1_ENA_N */
#define CS47L63_ASRC1_REINIT1_ENA_N_WIDTH                           1  /* ASRC1_REINIT1_ENA_N */
#define CS47L63_ASRC1_DROP_LOCK1                           0x00100000  /* ASRC1_DROP_LOCK1 */
#define CS47L63_ASRC1_DROP_LOCK1_MASK                      0x00100000  /* ASRC1_DROP_LOCK1 */
#define CS47L63_ASRC1_DROP_LOCK1_SHIFT                             20  /* ASRC1_DROP_LOCK1 */
#define CS47L63_ASRC1_DROP_LOCK1_WIDTH                              1  /* ASRC1_DROP_LOCK1 */
#define CS47L63_ASRC1_BUF1_OFFSET                          0x000F0000  /* ASRC1_BUF1_OFFSET - [19:16] */
#define CS47L63_ASRC1_BUF1_OFFSET_MASK                     0x000F0000  /* ASRC1_BUF1_OFFSET - [19:16] */
#define CS47L63_ASRC1_BUF1_OFFSET_SHIFT                            16  /* ASRC1_BUF1_OFFSET - [19:16] */
#define CS47L63_ASRC1_BUF1_OFFSET_WIDTH                             4  /* ASRC1_BUF1_OFFSET - [19:16] */
#define CS47L63_ASRC1_LEGACY_COEFFS                        0x00008000  /* ASRC1_LEGACY_COEFFS */
#define CS47L63_ASRC1_LEGACY_COEFFS_MASK                   0x00008000  /* ASRC1_LEGACY_COEFFS */
#define CS47L63_ASRC1_LEGACY_COEFFS_SHIFT                          15  /* ASRC1_LEGACY_COEFFS */
#define CS47L63_ASRC1_LEGACY_COEFFS_WIDTH                           1  /* ASRC1_LEGACY_COEFFS */
#define CS47L63_ASRC1_LOCKED_K                             0x00003C00  /* ASRC1_LOCKED_K - [13:10] */
#define CS47L63_ASRC1_LOCKED_K_MASK                        0x00003C00  /* ASRC1_LOCKED_K - [13:10] */
#define CS47L63_ASRC1_LOCKED_K_SHIFT                               10  /* ASRC1_LOCKED_K - [13:10] */
#define CS47L63_ASRC1_LOCKED_K_WIDTH                                4  /* ASRC1_LOCKED_K - [13:10] */
#define CS47L63_ASRC1_FILT_TST_ENA                         0x00000100  /* ASRC1_FILT_TST_ENA */
#define CS47L63_ASRC1_FILT_TST_ENA_MASK                    0x00000100  /* ASRC1_FILT_TST_ENA */
#define CS47L63_ASRC1_FILT_TST_ENA_SHIFT                            8  /* ASRC1_FILT_TST_ENA */
#define CS47L63_ASRC1_FILT_TST_ENA_WIDTH                            1  /* ASRC1_FILT_TST_ENA */
#define CS47L63_ASRC1_ADAPT_RATE                           0x000000C0  /* ASRC1_ADAPT_RATE - [7:6] */
#define CS47L63_ASRC1_ADAPT_RATE_MASK                      0x000000C0  /* ASRC1_ADAPT_RATE - [7:6] */
#define CS47L63_ASRC1_ADAPT_RATE_SHIFT                              6  /* ASRC1_ADAPT_RATE - [7:6] */
#define CS47L63_ASRC1_ADAPT_RATE_WIDTH                              2  /* ASRC1_ADAPT_RATE - [7:6] */
#define CS47L63_ASRC1_ADAPTED_K                            0x0000001F  /* ASRC1_ADAPTED_K - [4:0] */
#define CS47L63_ASRC1_ADAPTED_K_MASK                       0x0000001F  /* ASRC1_ADAPTED_K - [4:0] */
#define CS47L63_ASRC1_ADAPTED_K_SHIFT                               0  /* ASRC1_ADAPTED_K - [4:0] */
#define CS47L63_ASRC1_ADAPTED_K_WIDTH                               5  /* ASRC1_ADAPTED_K - [4:0] */

/*
 * R471 (0xA044) - ASRC1_DEBUG2
 */
#define CS47L63_ASRC1_DFS_ENA_N                            0x00020000  /* ASRC1_DFS_ENA_N */
#define CS47L63_ASRC1_DFS_ENA_N_MASK                       0x00020000  /* ASRC1_DFS_ENA_N */
#define CS47L63_ASRC1_DFS_ENA_N_SHIFT                              17  /* ASRC1_DFS_ENA_N */
#define CS47L63_ASRC1_DFS_ENA_N_WIDTH                               1  /* ASRC1_DFS_ENA_N */
#define CS47L63_ASRC1_DFS_OVR                              0x00010000  /* ASRC1_DFS_OVR */
#define CS47L63_ASRC1_DFS_OVR_MASK                         0x00010000  /* ASRC1_DFS_OVR */
#define CS47L63_ASRC1_DFS_OVR_SHIFT                                16  /* ASRC1_DFS_OVR */
#define CS47L63_ASRC1_DFS_OVR_WIDTH                                 1  /* ASRC1_DFS_OVR */
#define CS47L63_ASRC1_WARPB_DITHER_ENA                     0x00008000  /* ASRC1_WARPB_DITHER_ENA */
#define CS47L63_ASRC1_WARPB_DITHER_ENA_MASK                0x00008000  /* ASRC1_WARPB_DITHER_ENA */
#define CS47L63_ASRC1_WARPB_DITHER_ENA_SHIFT                       15  /* ASRC1_WARPB_DITHER_ENA */
#define CS47L63_ASRC1_WARPB_DITHER_ENA_WIDTH                        1  /* ASRC1_WARPB_DITHER_ENA */
#define CS47L63_ASRC1_IN2_CURR_K_STS                       0x00007C00  /* ASRC1_IN2_CURR_K_STS - [14:10] */
#define CS47L63_ASRC1_IN2_CURR_K_STS_MASK                  0x00007C00  /* ASRC1_IN2_CURR_K_STS - [14:10] */
#define CS47L63_ASRC1_IN2_CURR_K_STS_SHIFT                         10  /* ASRC1_IN2_CURR_K_STS - [14:10] */
#define CS47L63_ASRC1_IN2_CURR_K_STS_WIDTH                          5  /* ASRC1_IN2_CURR_K_STS - [14:10] */
#define CS47L63_ASRC1_FORCE_LOCK2                          0x00000200  /* ASRC1_FORCE_LOCK2 */
#define CS47L63_ASRC1_FORCE_LOCK2_MASK                     0x00000200  /* ASRC1_FORCE_LOCK2 */
#define CS47L63_ASRC1_FORCE_LOCK2_SHIFT                             9  /* ASRC1_FORCE_LOCK2 */
#define CS47L63_ASRC1_FORCE_LOCK2_WIDTH                             1  /* ASRC1_FORCE_LOCK2 */
#define CS47L63_ASRC1_DCOMP2_ENA_N                         0x00000100  /* ASRC1_DCOMP2_ENA_N */
#define CS47L63_ASRC1_DCOMP2_ENA_N_MASK                    0x00000100  /* ASRC1_DCOMP2_ENA_N */
#define CS47L63_ASRC1_DCOMP2_ENA_N_SHIFT                            8  /* ASRC1_DCOMP2_ENA_N */
#define CS47L63_ASRC1_DCOMP2_ENA_N_WIDTH                            1  /* ASRC1_DCOMP2_ENA_N */
#define CS47L63_ASRC1_REINIT2_ENA_N                        0x00000080  /* ASRC1_REINIT2_ENA_N */
#define CS47L63_ASRC1_REINIT2_ENA_N_MASK                   0x00000080  /* ASRC1_REINIT2_ENA_N */
#define CS47L63_ASRC1_REINIT2_ENA_N_SHIFT                           7  /* ASRC1_REINIT2_ENA_N */
#define CS47L63_ASRC1_REINIT2_ENA_N_WIDTH                           1  /* ASRC1_REINIT2_ENA_N */
#define CS47L63_ASRC1_DROP_LOCK2                           0x00000010  /* ASRC1_DROP_LOCK2 */
#define CS47L63_ASRC1_DROP_LOCK2_MASK                      0x00000010  /* ASRC1_DROP_LOCK2 */
#define CS47L63_ASRC1_DROP_LOCK2_SHIFT                              4  /* ASRC1_DROP_LOCK2 */
#define CS47L63_ASRC1_DROP_LOCK2_WIDTH                              1  /* ASRC1_DROP_LOCK2 */
#define CS47L63_ASRC1_BUF2_OFFSET                          0x0000000F  /* ASRC1_BUF2_OFFSET - [3:0] */
#define CS47L63_ASRC1_BUF2_OFFSET_MASK                     0x0000000F  /* ASRC1_BUF2_OFFSET - [3:0] */
#define CS47L63_ASRC1_BUF2_OFFSET_SHIFT                             0  /* ASRC1_BUF2_OFFSET - [3:0] */
#define CS47L63_ASRC1_BUF2_OFFSET_WIDTH                             4  /* ASRC1_BUF2_OFFSET - [3:0] */

/*
 * R472 (0xA048) - ASRC1_DEBUG3
 */
#define CS47L63_ASRC1_DEC2_FILT_SEL                        0x00080000  /* ASRC1_DEC2_FILT_SEL */
#define CS47L63_ASRC1_DEC2_FILT_SEL_MASK                   0x00080000  /* ASRC1_DEC2_FILT_SEL */
#define CS47L63_ASRC1_DEC2_FILT_SEL_SHIFT                          19  /* ASRC1_DEC2_FILT_SEL */
#define CS47L63_ASRC1_DEC2_FILT_SEL_WIDTH                           1  /* ASRC1_DEC2_FILT_SEL */
#define CS47L63_ASRC1_INT2_FILT_SEL                        0x00040000  /* ASRC1_INT2_FILT_SEL */
#define CS47L63_ASRC1_INT2_FILT_SEL_MASK                   0x00040000  /* ASRC1_INT2_FILT_SEL */
#define CS47L63_ASRC1_INT2_FILT_SEL_SHIFT                          18  /* ASRC1_INT2_FILT_SEL */
#define CS47L63_ASRC1_INT2_FILT_SEL_WIDTH                           1  /* ASRC1_INT2_FILT_SEL */
#define CS47L63_ASRC1_DEC1_FILT_SEL                        0x00020000  /* ASRC1_DEC1_FILT_SEL */
#define CS47L63_ASRC1_DEC1_FILT_SEL_MASK                   0x00020000  /* ASRC1_DEC1_FILT_SEL */
#define CS47L63_ASRC1_DEC1_FILT_SEL_SHIFT                          17  /* ASRC1_DEC1_FILT_SEL */
#define CS47L63_ASRC1_DEC1_FILT_SEL_WIDTH                           1  /* ASRC1_DEC1_FILT_SEL */
#define CS47L63_ASRC1_INT1_FILT_SEL                        0x00010000  /* ASRC1_INT1_FILT_SEL */
#define CS47L63_ASRC1_INT1_FILT_SEL_MASK                   0x00010000  /* ASRC1_INT1_FILT_SEL */
#define CS47L63_ASRC1_INT1_FILT_SEL_SHIFT                          16  /* ASRC1_INT1_FILT_SEL */
#define CS47L63_ASRC1_INT1_FILT_SEL_WIDTH                           1  /* ASRC1_INT1_FILT_SEL */
#define CS47L63_ASRC1_FORCE_ADAPT                          0x00008000  /* ASRC1_FORCE_ADAPT */
#define CS47L63_ASRC1_FORCE_ADAPT_MASK                     0x00008000  /* ASRC1_FORCE_ADAPT */
#define CS47L63_ASRC1_FORCE_ADAPT_SHIFT                            15  /* ASRC1_FORCE_ADAPT */
#define CS47L63_ASRC1_FORCE_ADAPT_WIDTH                             1  /* ASRC1_FORCE_ADAPT */
#define CS47L63_ASRC1_IN1_CLK2_SEL                         0x00003800  /* ASRC1_IN1_CLK2_SEL - [13:11] */
#define CS47L63_ASRC1_IN1_CLK2_SEL_MASK                    0x00003800  /* ASRC1_IN1_CLK2_SEL - [13:11] */
#define CS47L63_ASRC1_IN1_CLK2_SEL_SHIFT                           11  /* ASRC1_IN1_CLK2_SEL - [13:11] */
#define CS47L63_ASRC1_IN1_CLK2_SEL_WIDTH                            3  /* ASRC1_IN1_CLK2_SEL - [13:11] */
#define CS47L63_ASRC1_IN1_CLK1_SEL                         0x00000700  /* ASRC1_IN1_CLK1_SEL - [10:8] */
#define CS47L63_ASRC1_IN1_CLK1_SEL_MASK                    0x00000700  /* ASRC1_IN1_CLK1_SEL - [10:8] */
#define CS47L63_ASRC1_IN1_CLK1_SEL_SHIFT                            8  /* ASRC1_IN1_CLK1_SEL - [10:8] */
#define CS47L63_ASRC1_IN1_CLK1_SEL_WIDTH                            3  /* ASRC1_IN1_CLK1_SEL - [10:8] */
#define CS47L63_ASRC1_IN2_CLK2_SEL                         0x00000070  /* ASRC1_IN2_CLK2_SEL - [6:4] */
#define CS47L63_ASRC1_IN2_CLK2_SEL_MASK                    0x00000070  /* ASRC1_IN2_CLK2_SEL - [6:4] */
#define CS47L63_ASRC1_IN2_CLK2_SEL_SHIFT                            4  /* ASRC1_IN2_CLK2_SEL - [6:4] */
#define CS47L63_ASRC1_IN2_CLK2_SEL_WIDTH                            3  /* ASRC1_IN2_CLK2_SEL - [6:4] */
#define CS47L63_ASRC1_IN2_CLK1_SEL                         0x0000000E  /* ASRC1_IN2_CLK1_SEL - [3:1] */
#define CS47L63_ASRC1_IN2_CLK1_SEL_MASK                    0x0000000E  /* ASRC1_IN2_CLK1_SEL - [3:1] */
#define CS47L63_ASRC1_IN2_CLK1_SEL_SHIFT                            1  /* ASRC1_IN2_CLK1_SEL - [3:1] */
#define CS47L63_ASRC1_IN2_CLK1_SEL_WIDTH                            3  /* ASRC1_IN2_CLK1_SEL - [3:1] */
#define CS47L63_ASRC1_CLK_MANUAL                           0x00000001  /* ASRC1_CLK_MANUAL */
#define CS47L63_ASRC1_CLK_MANUAL_MASK                      0x00000001  /* ASRC1_CLK_MANUAL */
#define CS47L63_ASRC1_CLK_MANUAL_SHIFT                              0  /* ASRC1_CLK_MANUAL */
#define CS47L63_ASRC1_CLK_MANUAL_WIDTH                              1  /* ASRC1_CLK_MANUAL */

/*
 * R473 (0xA04C) - ASRC1_DEBUG4
 */
#define CS47L63_ASRC1_SRC_RATIO_STS_MASK                   0x0000FFFF  /* ASRC1_SRC_RATIO_STS - [15:0] */
#define CS47L63_ASRC1_SRC_RATIO_STS_SHIFT                           0  /* ASRC1_SRC_RATIO_STS - [15:0] */
#define CS47L63_ASRC1_SRC_RATIO_STS_WIDTH                          16  /* ASRC1_SRC_RATIO_STS - [15:0] */

/*
 * R474 (0xA080) - LSRC2_ENABLE
 */
#define CS47L63_LSRC2_INL_EN                               0x00000002  /* LSRC2_INL_EN */
#define CS47L63_LSRC2_INL_EN_MASK                          0x00000002  /* LSRC2_INL_EN */
#define CS47L63_LSRC2_INL_EN_SHIFT                                  1  /* LSRC2_INL_EN */
#define CS47L63_LSRC2_INL_EN_WIDTH                                  1  /* LSRC2_INL_EN */
#define CS47L63_LSRC2_INR_EN                               0x00000001  /* LSRC2_INR_EN */
#define CS47L63_LSRC2_INR_EN_MASK                          0x00000001  /* LSRC2_INR_EN */
#define CS47L63_LSRC2_INR_EN_SHIFT                                  0  /* LSRC2_INR_EN */
#define CS47L63_LSRC2_INR_EN_WIDTH                                  1  /* LSRC2_INR_EN */

/*
 * R475 (0xA088) - LSRC2_CONTROL
 */
#define CS47L63_LSRC2_RATE2                                0xF8000000  /* LSRC2_RATE2 - [31:27] */
#define CS47L63_LSRC2_RATE2_MASK                           0xF8000000  /* LSRC2_RATE2 - [31:27] */
#define CS47L63_LSRC2_RATE2_SHIFT                                  27  /* LSRC2_RATE2 - [31:27] */
#define CS47L63_LSRC2_RATE2_WIDTH                                   5  /* LSRC2_RATE2 - [31:27] */
#define CS47L63_LSRC2_RATE1                                0x0000F800  /* LSRC2_RATE1 - [15:11] */
#define CS47L63_LSRC2_RATE1_MASK                           0x0000F800  /* LSRC2_RATE1 - [15:11] */
#define CS47L63_LSRC2_RATE1_SHIFT                                  11  /* LSRC2_RATE1 - [15:11] */
#define CS47L63_LSRC2_RATE1_WIDTH                                   5  /* LSRC2_RATE1 - [15:11] */
#define CS47L63_LSRC2_HOLD_LAST_ON_UNLOCK                  0x00000040  /* LSRC2_HOLD_LAST_ON_UNLOCK */
#define CS47L63_LSRC2_HOLD_LAST_ON_UNLOCK_MASK             0x00000040  /* LSRC2_HOLD_LAST_ON_UNLOCK */
#define CS47L63_LSRC2_HOLD_LAST_ON_UNLOCK_SHIFT                     6  /* LSRC2_HOLD_LAST_ON_UNLOCK */
#define CS47L63_LSRC2_HOLD_LAST_ON_UNLOCK_WIDTH                     1  /* LSRC2_HOLD_LAST_ON_UNLOCK */
#define CS47L63_LSRC2_SOFT_RAMP_ON_UNLOCK                  0x00000020  /* LSRC2_SOFT_RAMP_ON_UNLOCK */
#define CS47L63_LSRC2_SOFT_RAMP_ON_UNLOCK_MASK             0x00000020  /* LSRC2_SOFT_RAMP_ON_UNLOCK */
#define CS47L63_LSRC2_SOFT_RAMP_ON_UNLOCK_SHIFT                     5  /* LSRC2_SOFT_RAMP_ON_UNLOCK */
#define CS47L63_LSRC2_SOFT_RAMP_ON_UNLOCK_WIDTH                     1  /* LSRC2_SOFT_RAMP_ON_UNLOCK */
#define CS47L63_LSRC2_SOFT_RAMP_DISABLE                    0x00000010  /* LSRC2_SOFT_RAMP_DISABLE */
#define CS47L63_LSRC2_SOFT_RAMP_DISABLE_MASK               0x00000010  /* LSRC2_SOFT_RAMP_DISABLE */
#define CS47L63_LSRC2_SOFT_RAMP_DISABLE_SHIFT                       4  /* LSRC2_SOFT_RAMP_DISABLE */
#define CS47L63_LSRC2_SOFT_RAMP_DISABLE_WIDTH                       1  /* LSRC2_SOFT_RAMP_DISABLE */

/*
 * R476 (0xA08C) - LSRC2_STATUS_REG0
 */
#define CS47L63_LSRC2_TQ_STATUS_MSBS                       0x0000F000  /* LSRC2_TQ_STATUS_MSBS - [15:12] */
#define CS47L63_LSRC2_TQ_STATUS_MSBS_MASK                  0x0000F000  /* LSRC2_TQ_STATUS_MSBS - [15:12] */
#define CS47L63_LSRC2_TQ_STATUS_MSBS_SHIFT                         12  /* LSRC2_TQ_STATUS_MSBS - [15:12] */
#define CS47L63_LSRC2_TQ_STATUS_MSBS_WIDTH                          4  /* LSRC2_TQ_STATUS_MSBS - [15:12] */
#define CS47L63_LSRC2_INTMODE_STATUS                       0x00000200  /* LSRC2_INTMODE_STATUS */
#define CS47L63_LSRC2_INTMODE_STATUS_MASK                  0x00000200  /* LSRC2_INTMODE_STATUS */
#define CS47L63_LSRC2_INTMODE_STATUS_SHIFT                          9  /* LSRC2_INTMODE_STATUS */
#define CS47L63_LSRC2_INTMODE_STATUS_WIDTH                          1  /* LSRC2_INTMODE_STATUS */
#define CS47L63_LSRC2_CALIBRATE_LOCK_STATUS                0x00000100  /* LSRC2_CALIBRATE_LOCK_STATUS */
#define CS47L63_LSRC2_CALIBRATE_LOCK_STATUS_MASK           0x00000100  /* LSRC2_CALIBRATE_LOCK_STATUS */
#define CS47L63_LSRC2_CALIBRATE_LOCK_STATUS_SHIFT                   8  /* LSRC2_CALIBRATE_LOCK_STATUS */
#define CS47L63_LSRC2_CALIBRATE_LOCK_STATUS_WIDTH                   1  /* LSRC2_CALIBRATE_LOCK_STATUS */
#define CS47L63_LSRC2_TQ_STATUS_LSBS                       0x000000FE  /* LSRC2_TQ_STATUS_LSBS - [7:1] */
#define CS47L63_LSRC2_TQ_STATUS_LSBS_MASK                  0x000000FE  /* LSRC2_TQ_STATUS_LSBS - [7:1] */
#define CS47L63_LSRC2_TQ_STATUS_LSBS_SHIFT                          1  /* LSRC2_TQ_STATUS_LSBS - [7:1] */
#define CS47L63_LSRC2_TQ_STATUS_LSBS_WIDTH                          7  /* LSRC2_TQ_STATUS_LSBS - [7:1] */

/*
 * R477 (0xA090) - LSRC2_TEST_REG0
 */
#define CS47L63_LSRC2_CLK_SEL                              0xE0000000  /* LSRC2_CLK_SEL - [31:29] */
#define CS47L63_LSRC2_CLK_SEL_MASK                         0xE0000000  /* LSRC2_CLK_SEL - [31:29] */
#define CS47L63_LSRC2_CLK_SEL_SHIFT                                29  /* LSRC2_CLK_SEL - [31:29] */
#define CS47L63_LSRC2_CLK_SEL_WIDTH                                 3  /* LSRC2_CLK_SEL - [31:29] */
#define CS47L63_LSRC2_SRC_TEST_FINALBW                     0x00F00000  /* LSRC2_SRC_TEST_FINALBW - [23:20] */
#define CS47L63_LSRC2_SRC_TEST_FINALBW_MASK                0x00F00000  /* LSRC2_SRC_TEST_FINALBW - [23:20] */
#define CS47L63_LSRC2_SRC_TEST_FINALBW_SHIFT                       20  /* LSRC2_SRC_TEST_FINALBW - [23:20] */
#define CS47L63_LSRC2_SRC_TEST_FINALBW_WIDTH                        4  /* LSRC2_SRC_TEST_FINALBW - [23:20] */
#define CS47L63_LSRC2_SRC_TEST_VARISPEED_LIMIT             0x0000001C  /* LSRC2_SRC_TEST_VARISPEED_LIMIT - [4:2] */
#define CS47L63_LSRC2_SRC_TEST_VARISPEED_LIMIT_MASK        0x0000001C  /* LSRC2_SRC_TEST_VARISPEED_LIMIT - [4:2] */
#define CS47L63_LSRC2_SRC_TEST_VARISPEED_LIMIT_SHIFT                2  /* LSRC2_SRC_TEST_VARISPEED_LIMIT - [4:2] */
#define CS47L63_LSRC2_SRC_TEST_VARISPEED_LIMIT_WIDTH                3  /* LSRC2_SRC_TEST_VARISPEED_LIMIT - [4:2] */
#define CS47L63_LSRC2_SRC_INTMODE_OVER                     0x00000003  /* LSRC2_SRC_INTMODE_OVER - [1:0] */
#define CS47L63_LSRC2_SRC_INTMODE_OVER_MASK                0x00000003  /* LSRC2_SRC_INTMODE_OVER - [1:0] */
#define CS47L63_LSRC2_SRC_INTMODE_OVER_SHIFT                        0  /* LSRC2_SRC_INTMODE_OVER - [1:0] */
#define CS47L63_LSRC2_SRC_INTMODE_OVER_WIDTH                        2  /* LSRC2_SRC_INTMODE_OVER - [1:0] */

/*
 * R478 (0xA094) - LSRC2_CONTROL2
 */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE2                    0xFF000000  /* LSRC2_SRC_FORCE_T_BYTE2 - [31:24] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE2_MASK               0xFF000000  /* LSRC2_SRC_FORCE_T_BYTE2 - [31:24] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE2_SHIFT                      24  /* LSRC2_SRC_FORCE_T_BYTE2 - [31:24] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE2_WIDTH                       8  /* LSRC2_SRC_FORCE_T_BYTE2 - [31:24] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE1                    0x00FF0000  /* LSRC2_SRC_FORCE_T_BYTE1 - [23:16] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE1_MASK               0x00FF0000  /* LSRC2_SRC_FORCE_T_BYTE1 - [23:16] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE1_SHIFT                      16  /* LSRC2_SRC_FORCE_T_BYTE1 - [23:16] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE1_WIDTH                       8  /* LSRC2_SRC_FORCE_T_BYTE1 - [23:16] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE0                    0x0000FF00  /* LSRC2_SRC_FORCE_T_BYTE0 - [15:8] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE0_MASK               0x0000FF00  /* LSRC2_SRC_FORCE_T_BYTE0 - [15:8] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE0_SHIFT                       8  /* LSRC2_SRC_FORCE_T_BYTE0 - [15:8] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE0_WIDTH                       8  /* LSRC2_SRC_FORCE_T_BYTE0 - [15:8] */
#define CS47L63_LSRC2_SRC_RATE_KNOWER                      0x00000080  /* LSRC2_SRC_RATE_KNOWER */
#define CS47L63_LSRC2_SRC_RATE_KNOWER_MASK                 0x00000080  /* LSRC2_SRC_RATE_KNOWER */
#define CS47L63_LSRC2_SRC_RATE_KNOWER_SHIFT                         7  /* LSRC2_SRC_RATE_KNOWER */
#define CS47L63_LSRC2_SRC_RATE_KNOWER_WIDTH                         1  /* LSRC2_SRC_RATE_KNOWER */
#define CS47L63_LSRC2_SRC_FORCE_LOCK                       0x00000040  /* LSRC2_SRC_FORCE_LOCK */
#define CS47L63_LSRC2_SRC_FORCE_LOCK_MASK                  0x00000040  /* LSRC2_SRC_FORCE_LOCK */
#define CS47L63_LSRC2_SRC_FORCE_LOCK_SHIFT                          6  /* LSRC2_SRC_FORCE_LOCK */
#define CS47L63_LSRC2_SRC_FORCE_LOCK_WIDTH                          1  /* LSRC2_SRC_FORCE_LOCK */
#define CS47L63_LSRC2_SRC_FORCE_INVERSEBW                  0x0000003C  /* LSRC2_SRC_FORCE_INVERSEBW - [5:2] */
#define CS47L63_LSRC2_SRC_FORCE_INVERSEBW_MASK             0x0000003C  /* LSRC2_SRC_FORCE_INVERSEBW - [5:2] */
#define CS47L63_LSRC2_SRC_FORCE_INVERSEBW_SHIFT                     2  /* LSRC2_SRC_FORCE_INVERSEBW - [5:2] */
#define CS47L63_LSRC2_SRC_FORCE_INVERSEBW_WIDTH                     4  /* LSRC2_SRC_FORCE_INVERSEBW - [5:2] */
#define CS47L63_LSRC2_SRC_FORCE_INTMODE                    0x00000002  /* LSRC2_SRC_FORCE_INTMODE */
#define CS47L63_LSRC2_SRC_FORCE_INTMODE_MASK               0x00000002  /* LSRC2_SRC_FORCE_INTMODE */
#define CS47L63_LSRC2_SRC_FORCE_INTMODE_SHIFT                       1  /* LSRC2_SRC_FORCE_INTMODE */
#define CS47L63_LSRC2_SRC_FORCE_INTMODE_WIDTH                       1  /* LSRC2_SRC_FORCE_INTMODE */
#define CS47L63_LSRC2_MUTE                                 0x00000001  /* LSRC2_MUTE */
#define CS47L63_LSRC2_MUTE_MASK                            0x00000001  /* LSRC2_MUTE */
#define CS47L63_LSRC2_MUTE_SHIFT                                    0  /* LSRC2_MUTE */
#define CS47L63_LSRC2_MUTE_WIDTH                                    1  /* LSRC2_MUTE */

/*
 * R479 (0xA098) - LSRC2_TEST_REG6
 */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE0             0xFF000000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE0 - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE0_MASK        0xFF000000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE0 - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE0_SHIFT               24  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE0 - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE0_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE0 - [31:24] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE5                    0x003F0000  /* LSRC2_SRC_FORCE_T_BYTE5 - [21:16] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE5_MASK               0x003F0000  /* LSRC2_SRC_FORCE_T_BYTE5 - [21:16] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE5_SHIFT                      16  /* LSRC2_SRC_FORCE_T_BYTE5 - [21:16] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE5_WIDTH                       6  /* LSRC2_SRC_FORCE_T_BYTE5 - [21:16] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE4                    0x0000FF00  /* LSRC2_SRC_FORCE_T_BYTE4 - [15:8] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE4_MASK               0x0000FF00  /* LSRC2_SRC_FORCE_T_BYTE4 - [15:8] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE4_SHIFT                       8  /* LSRC2_SRC_FORCE_T_BYTE4 - [15:8] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE4_WIDTH                       8  /* LSRC2_SRC_FORCE_T_BYTE4 - [15:8] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE3                    0x000000FF  /* LSRC2_SRC_FORCE_T_BYTE3 - [7:0] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE3_MASK               0x000000FF  /* LSRC2_SRC_FORCE_T_BYTE3 - [7:0] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE3_SHIFT                       0  /* LSRC2_SRC_FORCE_T_BYTE3 - [7:0] */
#define CS47L63_LSRC2_SRC_FORCE_T_BYTE3_WIDTH                       8  /* LSRC2_SRC_FORCE_T_BYTE3 - [7:0] */

/*
 * R480 (0xA09C) - LSRC2_TEST_REGA
 */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE4             0xFF000000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE4 - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE4_MASK        0xFF000000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE4 - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE4_SHIFT               24  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE4 - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE4_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE4 - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE3             0x00FF0000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE3 - [23:16] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE3_MASK        0x00FF0000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE3 - [23:16] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE3_SHIFT               16  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE3 - [23:16] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE3_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE3 - [23:16] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE2             0x0000FF00  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE2 - [15:8] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE2_MASK        0x0000FF00  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE2 - [15:8] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE2_SHIFT                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE2 - [15:8] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE2_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE2 - [15:8] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE1             0x000000FF  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE1 - [7:0] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE1_MASK        0x000000FF  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE1 - [7:0] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE1_SHIFT                0  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE1 - [7:0] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE1_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE1 - [7:0] */

/*
 * R481 (0xA0A0) - LSRC2_TEST_REGE
 */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE8             0xFF000000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE8 - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE8_MASK        0xFF000000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE8 - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE8_SHIFT               24  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE8 - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE8_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE8 - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE7             0x00FF0000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE7 - [23:16] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE7_MASK        0x00FF0000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE7 - [23:16] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE7_SHIFT               16  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE7 - [23:16] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE7_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE7 - [23:16] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE6             0x0000FF00  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE6 - [15:8] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE6_MASK        0x0000FF00  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE6 - [15:8] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE6_SHIFT                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE6 - [15:8] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE6_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE6 - [15:8] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE5             0x000000FF  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE5 - [7:0] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE5_MASK        0x000000FF  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE5 - [7:0] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE5_SHIFT                0  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE5 - [7:0] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE5_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE5 - [7:0] */

/*
 * R482 (0xA0A4) - LSRC2_TEST_REG12
 */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTEC             0xFF000000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTEC - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTEC_MASK        0xFF000000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTEC - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTEC_SHIFT               24  /* LSRC2_SRC_TABLE_OVERRIDE_BYTEC - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTEC_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTEC - [31:24] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTEB             0x00FF0000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTEB - [23:16] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTEB_MASK        0x00FF0000  /* LSRC2_SRC_TABLE_OVERRIDE_BYTEB - [23:16] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTEB_SHIFT               16  /* LSRC2_SRC_TABLE_OVERRIDE_BYTEB - [23:16] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTEB_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTEB - [23:16] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTEA             0x0000FF00  /* LSRC2_SRC_TABLE_OVERRIDE_BYTEA - [15:8] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTEA_MASK        0x0000FF00  /* LSRC2_SRC_TABLE_OVERRIDE_BYTEA - [15:8] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTEA_SHIFT                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTEA - [15:8] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTEA_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTEA - [15:8] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE9             0x000000FF  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE9 - [7:0] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE9_MASK        0x000000FF  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE9 - [7:0] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE9_SHIFT                0  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE9 - [7:0] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTE9_WIDTH                8  /* LSRC2_SRC_TABLE_OVERRIDE_BYTE9 - [7:0] */

/*
 * R483 (0xA0A8) - LSRC2_TEST_REG1A
 */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTED_MASK        0x00000007  /* LSRC2_SRC_TABLE_OVERRIDE_BYTED - [2:0] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTED_SHIFT                0  /* LSRC2_SRC_TABLE_OVERRIDE_BYTED - [2:0] */
#define CS47L63_LSRC2_SRC_TABLE_OVERRIDE_BYTED_WIDTH                3  /* LSRC2_SRC_TABLE_OVERRIDE_BYTED - [2:0] */

/*
 * R484 (0xA100) - LSRC3_ENABLE
 */
#define CS47L63_LSRC3_INL_EN                               0x00000002  /* LSRC3_INL_EN */
#define CS47L63_LSRC3_INL_EN_MASK                          0x00000002  /* LSRC3_INL_EN */
#define CS47L63_LSRC3_INL_EN_SHIFT                                  1  /* LSRC3_INL_EN */
#define CS47L63_LSRC3_INL_EN_WIDTH                                  1  /* LSRC3_INL_EN */
#define CS47L63_LSRC3_INR_EN                               0x00000001  /* LSRC3_INR_EN */
#define CS47L63_LSRC3_INR_EN_MASK                          0x00000001  /* LSRC3_INR_EN */
#define CS47L63_LSRC3_INR_EN_SHIFT                                  0  /* LSRC3_INR_EN */
#define CS47L63_LSRC3_INR_EN_WIDTH                                  1  /* LSRC3_INR_EN */

/*
 * R485 (0xA108) - LSRC3_CONTROL
 */
#define CS47L63_LSRC3_RATE2                                0xF8000000  /* LSRC3_RATE2 - [31:27] */
#define CS47L63_LSRC3_RATE2_MASK                           0xF8000000  /* LSRC3_RATE2 - [31:27] */
#define CS47L63_LSRC3_RATE2_SHIFT                                  27  /* LSRC3_RATE2 - [31:27] */
#define CS47L63_LSRC3_RATE2_WIDTH                                   5  /* LSRC3_RATE2 - [31:27] */
#define CS47L63_LSRC3_RATE1                                0x0000F800  /* LSRC3_RATE1 - [15:11] */
#define CS47L63_LSRC3_RATE1_MASK                           0x0000F800  /* LSRC3_RATE1 - [15:11] */
#define CS47L63_LSRC3_RATE1_SHIFT                                  11  /* LSRC3_RATE1 - [15:11] */
#define CS47L63_LSRC3_RATE1_WIDTH                                   5  /* LSRC3_RATE1 - [15:11] */
#define CS47L63_LSRC3_HOLD_LAST_ON_UNLOCK                  0x00000040  /* LSRC3_HOLD_LAST_ON_UNLOCK */
#define CS47L63_LSRC3_HOLD_LAST_ON_UNLOCK_MASK             0x00000040  /* LSRC3_HOLD_LAST_ON_UNLOCK */
#define CS47L63_LSRC3_HOLD_LAST_ON_UNLOCK_SHIFT                     6  /* LSRC3_HOLD_LAST_ON_UNLOCK */
#define CS47L63_LSRC3_HOLD_LAST_ON_UNLOCK_WIDTH                     1  /* LSRC3_HOLD_LAST_ON_UNLOCK */
#define CS47L63_LSRC3_SOFT_RAMP_ON_UNLOCK                  0x00000020  /* LSRC3_SOFT_RAMP_ON_UNLOCK */
#define CS47L63_LSRC3_SOFT_RAMP_ON_UNLOCK_MASK             0x00000020  /* LSRC3_SOFT_RAMP_ON_UNLOCK */
#define CS47L63_LSRC3_SOFT_RAMP_ON_UNLOCK_SHIFT                     5  /* LSRC3_SOFT_RAMP_ON_UNLOCK */
#define CS47L63_LSRC3_SOFT_RAMP_ON_UNLOCK_WIDTH                     1  /* LSRC3_SOFT_RAMP_ON_UNLOCK */
#define CS47L63_LSRC3_SOFT_RAMP_DISABLE                    0x00000010  /* LSRC3_SOFT_RAMP_DISABLE */
#define CS47L63_LSRC3_SOFT_RAMP_DISABLE_MASK               0x00000010  /* LSRC3_SOFT_RAMP_DISABLE */
#define CS47L63_LSRC3_SOFT_RAMP_DISABLE_SHIFT                       4  /* LSRC3_SOFT_RAMP_DISABLE */
#define CS47L63_LSRC3_SOFT_RAMP_DISABLE_WIDTH                       1  /* LSRC3_SOFT_RAMP_DISABLE */

/*
 * R486 (0xA10C) - LSRC3_STATUS_REG0
 */
#define CS47L63_LSRC3_TQ_STATUS_MSBS                       0x0000F000  /* LSRC3_TQ_STATUS_MSBS - [15:12] */
#define CS47L63_LSRC3_TQ_STATUS_MSBS_MASK                  0x0000F000  /* LSRC3_TQ_STATUS_MSBS - [15:12] */
#define CS47L63_LSRC3_TQ_STATUS_MSBS_SHIFT                         12  /* LSRC3_TQ_STATUS_MSBS - [15:12] */
#define CS47L63_LSRC3_TQ_STATUS_MSBS_WIDTH                          4  /* LSRC3_TQ_STATUS_MSBS - [15:12] */
#define CS47L63_LSRC3_INTMODE_STATUS                       0x00000200  /* LSRC3_INTMODE_STATUS */
#define CS47L63_LSRC3_INTMODE_STATUS_MASK                  0x00000200  /* LSRC3_INTMODE_STATUS */
#define CS47L63_LSRC3_INTMODE_STATUS_SHIFT                          9  /* LSRC3_INTMODE_STATUS */
#define CS47L63_LSRC3_INTMODE_STATUS_WIDTH                          1  /* LSRC3_INTMODE_STATUS */
#define CS47L63_LSRC3_CALIBRATE_LOCK_STATUS                0x00000100  /* LSRC3_CALIBRATE_LOCK_STATUS */
#define CS47L63_LSRC3_CALIBRATE_LOCK_STATUS_MASK           0x00000100  /* LSRC3_CALIBRATE_LOCK_STATUS */
#define CS47L63_LSRC3_CALIBRATE_LOCK_STATUS_SHIFT                   8  /* LSRC3_CALIBRATE_LOCK_STATUS */
#define CS47L63_LSRC3_CALIBRATE_LOCK_STATUS_WIDTH                   1  /* LSRC3_CALIBRATE_LOCK_STATUS */
#define CS47L63_LSRC3_TQ_STATUS_LSBS                       0x000000FE  /* LSRC3_TQ_STATUS_LSBS - [7:1] */
#define CS47L63_LSRC3_TQ_STATUS_LSBS_MASK                  0x000000FE  /* LSRC3_TQ_STATUS_LSBS - [7:1] */
#define CS47L63_LSRC3_TQ_STATUS_LSBS_SHIFT                          1  /* LSRC3_TQ_STATUS_LSBS - [7:1] */
#define CS47L63_LSRC3_TQ_STATUS_LSBS_WIDTH                          7  /* LSRC3_TQ_STATUS_LSBS - [7:1] */

/*
 * R487 (0xA110) - LSRC3_TEST_REG0
 */
#define CS47L63_LSRC3_CLK_SEL                              0xE0000000  /* LSRC3_CLK_SEL - [31:29] */
#define CS47L63_LSRC3_CLK_SEL_MASK                         0xE0000000  /* LSRC3_CLK_SEL - [31:29] */
#define CS47L63_LSRC3_CLK_SEL_SHIFT                                29  /* LSRC3_CLK_SEL - [31:29] */
#define CS47L63_LSRC3_CLK_SEL_WIDTH                                 3  /* LSRC3_CLK_SEL - [31:29] */
#define CS47L63_ASRC3_SRC_TEST_FINALBW                     0x00F00000  /* ASRC3_SRC_TEST_FINALBW - [23:20] */
#define CS47L63_ASRC3_SRC_TEST_FINALBW_MASK                0x00F00000  /* ASRC3_SRC_TEST_FINALBW - [23:20] */
#define CS47L63_ASRC3_SRC_TEST_FINALBW_SHIFT                       20  /* ASRC3_SRC_TEST_FINALBW - [23:20] */
#define CS47L63_ASRC3_SRC_TEST_FINALBW_WIDTH                        4  /* ASRC3_SRC_TEST_FINALBW - [23:20] */
#define CS47L63_LSRC3_SRC_TEST_VARISPEED_LIMIT             0x0000001C  /* LSRC3_SRC_TEST_VARISPEED_LIMIT - [4:2] */
#define CS47L63_LSRC3_SRC_TEST_VARISPEED_LIMIT_MASK        0x0000001C  /* LSRC3_SRC_TEST_VARISPEED_LIMIT - [4:2] */
#define CS47L63_LSRC3_SRC_TEST_VARISPEED_LIMIT_SHIFT                2  /* LSRC3_SRC_TEST_VARISPEED_LIMIT - [4:2] */
#define CS47L63_LSRC3_SRC_TEST_VARISPEED_LIMIT_WIDTH                3  /* LSRC3_SRC_TEST_VARISPEED_LIMIT - [4:2] */
#define CS47L63_LSRC3_SRC_INTMODE_OVER                     0x00000003  /* LSRC3_SRC_INTMODE_OVER - [1:0] */
#define CS47L63_LSRC3_SRC_INTMODE_OVER_MASK                0x00000003  /* LSRC3_SRC_INTMODE_OVER - [1:0] */
#define CS47L63_LSRC3_SRC_INTMODE_OVER_SHIFT                        0  /* LSRC3_SRC_INTMODE_OVER - [1:0] */
#define CS47L63_LSRC3_SRC_INTMODE_OVER_WIDTH                        2  /* LSRC3_SRC_INTMODE_OVER - [1:0] */

/*
 * R488 (0xA114) - LSRC3_CONTROL2
 */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE2                    0xFF000000  /* LSRC3_SRC_FORCE_T_BYTE2 - [31:24] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE2_MASK               0xFF000000  /* LSRC3_SRC_FORCE_T_BYTE2 - [31:24] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE2_SHIFT                      24  /* LSRC3_SRC_FORCE_T_BYTE2 - [31:24] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE2_WIDTH                       8  /* LSRC3_SRC_FORCE_T_BYTE2 - [31:24] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE1                    0x00FF0000  /* LSRC3_SRC_FORCE_T_BYTE1 - [23:16] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE1_MASK               0x00FF0000  /* LSRC3_SRC_FORCE_T_BYTE1 - [23:16] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE1_SHIFT                      16  /* LSRC3_SRC_FORCE_T_BYTE1 - [23:16] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE1_WIDTH                       8  /* LSRC3_SRC_FORCE_T_BYTE1 - [23:16] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE0                    0x0000FF00  /* LSRC3_SRC_FORCE_T_BYTE0 - [15:8] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE0_MASK               0x0000FF00  /* LSRC3_SRC_FORCE_T_BYTE0 - [15:8] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE0_SHIFT                       8  /* LSRC3_SRC_FORCE_T_BYTE0 - [15:8] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE0_WIDTH                       8  /* LSRC3_SRC_FORCE_T_BYTE0 - [15:8] */
#define CS47L63_LSRC3_SRC_RATE_KNOWER                      0x00000080  /* LSRC3_SRC_RATE_KNOWER */
#define CS47L63_LSRC3_SRC_RATE_KNOWER_MASK                 0x00000080  /* LSRC3_SRC_RATE_KNOWER */
#define CS47L63_LSRC3_SRC_RATE_KNOWER_SHIFT                         7  /* LSRC3_SRC_RATE_KNOWER */
#define CS47L63_LSRC3_SRC_RATE_KNOWER_WIDTH                         1  /* LSRC3_SRC_RATE_KNOWER */
#define CS47L63_LSRC3_SRC_FORCE_LOCK                       0x00000040  /* LSRC3_SRC_FORCE_LOCK */
#define CS47L63_LSRC3_SRC_FORCE_LOCK_MASK                  0x00000040  /* LSRC3_SRC_FORCE_LOCK */
#define CS47L63_LSRC3_SRC_FORCE_LOCK_SHIFT                          6  /* LSRC3_SRC_FORCE_LOCK */
#define CS47L63_LSRC3_SRC_FORCE_LOCK_WIDTH                          1  /* LSRC3_SRC_FORCE_LOCK */
#define CS47L63_LSRC3_SRC_FORCE_INVERSEBW                  0x0000003C  /* LSRC3_SRC_FORCE_INVERSEBW - [5:2] */
#define CS47L63_LSRC3_SRC_FORCE_INVERSEBW_MASK             0x0000003C  /* LSRC3_SRC_FORCE_INVERSEBW - [5:2] */
#define CS47L63_LSRC3_SRC_FORCE_INVERSEBW_SHIFT                     2  /* LSRC3_SRC_FORCE_INVERSEBW - [5:2] */
#define CS47L63_LSRC3_SRC_FORCE_INVERSEBW_WIDTH                     4  /* LSRC3_SRC_FORCE_INVERSEBW - [5:2] */
#define CS47L63_LSRC3_SRC_FORCE_INTMODE                    0x00000002  /* LSRC3_SRC_FORCE_INTMODE */
#define CS47L63_LSRC3_SRC_FORCE_INTMODE_MASK               0x00000002  /* LSRC3_SRC_FORCE_INTMODE */
#define CS47L63_LSRC3_SRC_FORCE_INTMODE_SHIFT                       1  /* LSRC3_SRC_FORCE_INTMODE */
#define CS47L63_LSRC3_SRC_FORCE_INTMODE_WIDTH                       1  /* LSRC3_SRC_FORCE_INTMODE */
#define CS47L63_LSRC3_MUTE                                 0x00000001  /* LSRC3_MUTE */
#define CS47L63_LSRC3_MUTE_MASK                            0x00000001  /* LSRC3_MUTE */
#define CS47L63_LSRC3_MUTE_SHIFT                                    0  /* LSRC3_MUTE */
#define CS47L63_LSRC3_MUTE_WIDTH                                    1  /* LSRC3_MUTE */

/*
 * R489 (0xA118) - LSRC3_TEST_REG6
 */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE0             0xFF000000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE0 - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE0_MASK        0xFF000000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE0 - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE0_SHIFT               24  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE0 - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE0_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE0 - [31:24] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE5                    0x003F0000  /* LSRC3_SRC_FORCE_T_BYTE5 - [21:16] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE5_MASK               0x003F0000  /* LSRC3_SRC_FORCE_T_BYTE5 - [21:16] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE5_SHIFT                      16  /* LSRC3_SRC_FORCE_T_BYTE5 - [21:16] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE5_WIDTH                       6  /* LSRC3_SRC_FORCE_T_BYTE5 - [21:16] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE4                    0x0000FF00  /* LSRC3_SRC_FORCE_T_BYTE4 - [15:8] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE4_MASK               0x0000FF00  /* LSRC3_SRC_FORCE_T_BYTE4 - [15:8] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE4_SHIFT                       8  /* LSRC3_SRC_FORCE_T_BYTE4 - [15:8] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE4_WIDTH                       8  /* LSRC3_SRC_FORCE_T_BYTE4 - [15:8] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE3                    0x000000FF  /* LSRC3_SRC_FORCE_T_BYTE3 - [7:0] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE3_MASK               0x000000FF  /* LSRC3_SRC_FORCE_T_BYTE3 - [7:0] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE3_SHIFT                       0  /* LSRC3_SRC_FORCE_T_BYTE3 - [7:0] */
#define CS47L63_LSRC3_SRC_FORCE_T_BYTE3_WIDTH                       8  /* LSRC3_SRC_FORCE_T_BYTE3 - [7:0] */

/*
 * R490 (0xA11C) - LSRC3_TEST_REGA
 */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE4             0xFF000000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE4 - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE4_MASK        0xFF000000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE4 - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE4_SHIFT               24  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE4 - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE4_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE4 - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE3             0x00FF0000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE3 - [23:16] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE3_MASK        0x00FF0000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE3 - [23:16] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE3_SHIFT               16  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE3 - [23:16] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE3_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE3 - [23:16] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE2             0x0000FF00  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE2 - [15:8] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE2_MASK        0x0000FF00  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE2 - [15:8] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE2_SHIFT                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE2 - [15:8] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE2_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE2 - [15:8] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE1             0x000000FF  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE1 - [7:0] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE1_MASK        0x000000FF  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE1 - [7:0] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE1_SHIFT                0  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE1 - [7:0] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE1_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE1 - [7:0] */

/*
 * R491 (0xA120) - LSRC3_TEST_REGE
 */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE8             0xFF000000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE8 - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE8_MASK        0xFF000000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE8 - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE8_SHIFT               24  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE8 - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE8_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE8 - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE7             0x00FF0000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE7 - [23:16] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE7_MASK        0x00FF0000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE7 - [23:16] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE7_SHIFT               16  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE7 - [23:16] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE7_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE7 - [23:16] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE6             0x0000FF00  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE6 - [15:8] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE6_MASK        0x0000FF00  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE6 - [15:8] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE6_SHIFT                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE6 - [15:8] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE6_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE6 - [15:8] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE5             0x000000FF  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE5 - [7:0] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE5_MASK        0x000000FF  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE5 - [7:0] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE5_SHIFT                0  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE5 - [7:0] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE5_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE5 - [7:0] */

/*
 * R492 (0xA124) - LSRC3_TEST_REG12
 */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTEC             0xFF000000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTEC - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTEC_MASK        0xFF000000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTEC - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTEC_SHIFT               24  /* LSRC3_SRC_TABLE_OVERRIDE_BYTEC - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTEC_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTEC - [31:24] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTEB             0x00FF0000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTEB - [23:16] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTEB_MASK        0x00FF0000  /* LSRC3_SRC_TABLE_OVERRIDE_BYTEB - [23:16] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTEB_SHIFT               16  /* LSRC3_SRC_TABLE_OVERRIDE_BYTEB - [23:16] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTEB_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTEB - [23:16] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTEA             0x0000FF00  /* LSRC3_SRC_TABLE_OVERRIDE_BYTEA - [15:8] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTEA_MASK        0x0000FF00  /* LSRC3_SRC_TABLE_OVERRIDE_BYTEA - [15:8] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTEA_SHIFT                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTEA - [15:8] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTEA_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTEA - [15:8] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE9             0x000000FF  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE9 - [7:0] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE9_MASK        0x000000FF  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE9 - [7:0] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE9_SHIFT                0  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE9 - [7:0] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTE9_WIDTH                8  /* LSRC3_SRC_TABLE_OVERRIDE_BYTE9 - [7:0] */

/*
 * R493 (0xA128) - LSRC3_TEST_REG1A
 */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTED_MASK        0x00000007  /* LSRC3_SRC_TABLE_OVERRIDE_BYTED - [2:0] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTED_SHIFT                0  /* LSRC3_SRC_TABLE_OVERRIDE_BYTED - [2:0] */
#define CS47L63_LSRC3_SRC_TABLE_OVERRIDE_BYTED_WIDTH                3  /* LSRC3_SRC_TABLE_OVERRIDE_BYTED - [2:0] */

/*
 * R494 (0xA400) - ISRC1_CONTROL1
 */
#define CS47L63_ISRC1_FSL                                  0xF8000000  /* ISRC1_FSL - [31:27] */
#define CS47L63_ISRC1_FSL_MASK                             0xF8000000  /* ISRC1_FSL - [31:27] */
#define CS47L63_ISRC1_FSL_SHIFT                                    27  /* ISRC1_FSL - [31:27] */
#define CS47L63_ISRC1_FSL_WIDTH                                     5  /* ISRC1_FSL - [31:27] */
#define CS47L63_ISRC1_FSH                                  0x0000F800  /* ISRC1_FSH - [15:11] */
#define CS47L63_ISRC1_FSH_MASK                             0x0000F800  /* ISRC1_FSH - [15:11] */
#define CS47L63_ISRC1_FSH_SHIFT                                    11  /* ISRC1_FSH - [15:11] */
#define CS47L63_ISRC1_FSH_WIDTH                                     5  /* ISRC1_FSH - [15:11] */

/*
 * R495 (0xA404) - ISRC1_CONTROL2
 */
#define CS47L63_ISRC1_INT4_EN                              0x00000800  /* ISRC1_INT4_EN */
#define CS47L63_ISRC1_INT4_EN_MASK                         0x00000800  /* ISRC1_INT4_EN */
#define CS47L63_ISRC1_INT4_EN_SHIFT                                11  /* ISRC1_INT4_EN */
#define CS47L63_ISRC1_INT4_EN_WIDTH                                 1  /* ISRC1_INT4_EN */
#define CS47L63_ISRC1_INT3_EN                              0x00000400  /* ISRC1_INT3_EN */
#define CS47L63_ISRC1_INT3_EN_MASK                         0x00000400  /* ISRC1_INT3_EN */
#define CS47L63_ISRC1_INT3_EN_SHIFT                                10  /* ISRC1_INT3_EN */
#define CS47L63_ISRC1_INT3_EN_WIDTH                                 1  /* ISRC1_INT3_EN */
#define CS47L63_ISRC1_INT2_EN                              0x00000200  /* ISRC1_INT2_EN */
#define CS47L63_ISRC1_INT2_EN_MASK                         0x00000200  /* ISRC1_INT2_EN */
#define CS47L63_ISRC1_INT2_EN_SHIFT                                 9  /* ISRC1_INT2_EN */
#define CS47L63_ISRC1_INT2_EN_WIDTH                                 1  /* ISRC1_INT2_EN */
#define CS47L63_ISRC1_INT1_EN                              0x00000100  /* ISRC1_INT1_EN */
#define CS47L63_ISRC1_INT1_EN_MASK                         0x00000100  /* ISRC1_INT1_EN */
#define CS47L63_ISRC1_INT1_EN_SHIFT                                 8  /* ISRC1_INT1_EN */
#define CS47L63_ISRC1_INT1_EN_WIDTH                                 1  /* ISRC1_INT1_EN */
#define CS47L63_ISRC1_DEC4_EN                              0x00000008  /* ISRC1_DEC4_EN */
#define CS47L63_ISRC1_DEC4_EN_MASK                         0x00000008  /* ISRC1_DEC4_EN */
#define CS47L63_ISRC1_DEC4_EN_SHIFT                                 3  /* ISRC1_DEC4_EN */
#define CS47L63_ISRC1_DEC4_EN_WIDTH                                 1  /* ISRC1_DEC4_EN */
#define CS47L63_ISRC1_DEC3_EN                              0x00000004  /* ISRC1_DEC3_EN */
#define CS47L63_ISRC1_DEC3_EN_MASK                         0x00000004  /* ISRC1_DEC3_EN */
#define CS47L63_ISRC1_DEC3_EN_SHIFT                                 2  /* ISRC1_DEC3_EN */
#define CS47L63_ISRC1_DEC3_EN_WIDTH                                 1  /* ISRC1_DEC3_EN */
#define CS47L63_ISRC1_DEC2_EN                              0x00000002  /* ISRC1_DEC2_EN */
#define CS47L63_ISRC1_DEC2_EN_MASK                         0x00000002  /* ISRC1_DEC2_EN */
#define CS47L63_ISRC1_DEC2_EN_SHIFT                                 1  /* ISRC1_DEC2_EN */
#define CS47L63_ISRC1_DEC2_EN_WIDTH                                 1  /* ISRC1_DEC2_EN */
#define CS47L63_ISRC1_DEC1_EN                              0x00000001  /* ISRC1_DEC1_EN */
#define CS47L63_ISRC1_DEC1_EN_MASK                         0x00000001  /* ISRC1_DEC1_EN */
#define CS47L63_ISRC1_DEC1_EN_SHIFT                                 0  /* ISRC1_DEC1_EN */
#define CS47L63_ISRC1_DEC1_EN_WIDTH                                 1  /* ISRC1_DEC1_EN */

/*
 * R496 (0xA410) - ISRC1_DEBUG1
 */
#define CS47L63_ISRC1_CLK_MANUAL                           0x04000000  /* ISRC1_CLK_MANUAL */
#define CS47L63_ISRC1_CLK_MANUAL_MASK                      0x04000000  /* ISRC1_CLK_MANUAL */
#define CS47L63_ISRC1_CLK_MANUAL_SHIFT                             26  /* ISRC1_CLK_MANUAL */
#define CS47L63_ISRC1_CLK_MANUAL_WIDTH                              1  /* ISRC1_CLK_MANUAL */
#define CS47L63_ISRC1_BYPASS_SR                            0x01000000  /* ISRC1_BYPASS_SR */
#define CS47L63_ISRC1_BYPASS_SR_MASK                       0x01000000  /* ISRC1_BYPASS_SR */
#define CS47L63_ISRC1_BYPASS_SR_SHIFT                              24  /* ISRC1_BYPASS_SR */
#define CS47L63_ISRC1_BYPASS_SR_WIDTH                               1  /* ISRC1_BYPASS_SR */
#define CS47L63_ISRC1_WARP_DITHER_EN                       0x00010000  /* ISRC1_WARP_DITHER_EN */
#define CS47L63_ISRC1_WARP_DITHER_EN_MASK                  0x00010000  /* ISRC1_WARP_DITHER_EN */
#define CS47L63_ISRC1_WARP_DITHER_EN_SHIFT                         16  /* ISRC1_WARP_DITHER_EN */
#define CS47L63_ISRC1_WARP_DITHER_EN_WIDTH                          1  /* ISRC1_WARP_DITHER_EN */
#define CS47L63_ISRC1_NOTCH_EN                             0x00001000  /* ISRC1_NOTCH_EN */
#define CS47L63_ISRC1_NOTCH_EN_MASK                        0x00001000  /* ISRC1_NOTCH_EN */
#define CS47L63_ISRC1_NOTCH_EN_SHIFT                               12  /* ISRC1_NOTCH_EN */
#define CS47L63_ISRC1_NOTCH_EN_WIDTH                                1  /* ISRC1_NOTCH_EN */
#define CS47L63_ISRC1_CLK_SEL                              0x00000700  /* ISRC1_CLK_SEL - [10:8] */
#define CS47L63_ISRC1_CLK_SEL_MASK                         0x00000700  /* ISRC1_CLK_SEL - [10:8] */
#define CS47L63_ISRC1_CLK_SEL_SHIFT                                 8  /* ISRC1_CLK_SEL - [10:8] */
#define CS47L63_ISRC1_CLK_SEL_WIDTH                                 3  /* ISRC1_CLK_SEL - [10:8] */
#define CS47L63_ISRC1_DEC_FILT_SEL                         0x00000004  /* ISRC1_DEC_FILT_SEL */
#define CS47L63_ISRC1_DEC_FILT_SEL_MASK                    0x00000004  /* ISRC1_DEC_FILT_SEL */
#define CS47L63_ISRC1_DEC_FILT_SEL_SHIFT                            2  /* ISRC1_DEC_FILT_SEL */
#define CS47L63_ISRC1_DEC_FILT_SEL_WIDTH                            1  /* ISRC1_DEC_FILT_SEL */
#define CS47L63_ISRC1_INT_FILT_SEL                         0x00000002  /* ISRC1_INT_FILT_SEL */
#define CS47L63_ISRC1_INT_FILT_SEL_MASK                    0x00000002  /* ISRC1_INT_FILT_SEL */
#define CS47L63_ISRC1_INT_FILT_SEL_SHIFT                            1  /* ISRC1_INT_FILT_SEL */
#define CS47L63_ISRC1_INT_FILT_SEL_WIDTH                            1  /* ISRC1_INT_FILT_SEL */
#define CS47L63_ISRC1_FILT_TST_EN                          0x00000001  /* ISRC1_FILT_TST_EN */
#define CS47L63_ISRC1_FILT_TST_EN_MASK                     0x00000001  /* ISRC1_FILT_TST_EN */
#define CS47L63_ISRC1_FILT_TST_EN_SHIFT                             0  /* ISRC1_FILT_TST_EN */
#define CS47L63_ISRC1_FILT_TST_EN_WIDTH                             1  /* ISRC1_FILT_TST_EN */

/*
 * R497 (0xA510) - ISRC2_CONTROL1
 */
#define CS47L63_ISRC2_FSL                                  0xF8000000  /* ISRC2_FSL - [31:27] */
#define CS47L63_ISRC2_FSL_MASK                             0xF8000000  /* ISRC2_FSL - [31:27] */
#define CS47L63_ISRC2_FSL_SHIFT                                    27  /* ISRC2_FSL - [31:27] */
#define CS47L63_ISRC2_FSL_WIDTH                                     5  /* ISRC2_FSL - [31:27] */
#define CS47L63_ISRC2_FSH                                  0x0000F800  /* ISRC2_FSH - [15:11] */
#define CS47L63_ISRC2_FSH_MASK                             0x0000F800  /* ISRC2_FSH - [15:11] */
#define CS47L63_ISRC2_FSH_SHIFT                                    11  /* ISRC2_FSH - [15:11] */
#define CS47L63_ISRC2_FSH_WIDTH                                     5  /* ISRC2_FSH - [15:11] */

/*
 * R498 (0xA514) - ISRC2_CONTROL2
 */
#define CS47L63_ISRC2_INT2_EN                              0x00000200  /* ISRC2_INT2_EN */
#define CS47L63_ISRC2_INT2_EN_MASK                         0x00000200  /* ISRC2_INT2_EN */
#define CS47L63_ISRC2_INT2_EN_SHIFT                                 9  /* ISRC2_INT2_EN */
#define CS47L63_ISRC2_INT2_EN_WIDTH                                 1  /* ISRC2_INT2_EN */
#define CS47L63_ISRC2_INT1_EN                              0x00000100  /* ISRC2_INT1_EN */
#define CS47L63_ISRC2_INT1_EN_MASK                         0x00000100  /* ISRC2_INT1_EN */
#define CS47L63_ISRC2_INT1_EN_SHIFT                                 8  /* ISRC2_INT1_EN */
#define CS47L63_ISRC2_INT1_EN_WIDTH                                 1  /* ISRC2_INT1_EN */
#define CS47L63_ISRC2_DEC2_EN                              0x00000002  /* ISRC2_DEC2_EN */
#define CS47L63_ISRC2_DEC2_EN_MASK                         0x00000002  /* ISRC2_DEC2_EN */
#define CS47L63_ISRC2_DEC2_EN_SHIFT                                 1  /* ISRC2_DEC2_EN */
#define CS47L63_ISRC2_DEC2_EN_WIDTH                                 1  /* ISRC2_DEC2_EN */
#define CS47L63_ISRC2_DEC1_EN                              0x00000001  /* ISRC2_DEC1_EN */
#define CS47L63_ISRC2_DEC1_EN_MASK                         0x00000001  /* ISRC2_DEC1_EN */
#define CS47L63_ISRC2_DEC1_EN_SHIFT                                 0  /* ISRC2_DEC1_EN */
#define CS47L63_ISRC2_DEC1_EN_WIDTH                                 1  /* ISRC2_DEC1_EN */

/*
 * R499 (0xA520) - ISRC2_DEBUG1
 */
#define CS47L63_ISRC2_CLK_MANUAL                           0x04000000  /* ISRC2_CLK_MANUAL */
#define CS47L63_ISRC2_CLK_MANUAL_MASK                      0x04000000  /* ISRC2_CLK_MANUAL */
#define CS47L63_ISRC2_CLK_MANUAL_SHIFT                             26  /* ISRC2_CLK_MANUAL */
#define CS47L63_ISRC2_CLK_MANUAL_WIDTH                              1  /* ISRC2_CLK_MANUAL */
#define CS47L63_ISRC2_BYPASS_SR                            0x01000000  /* ISRC2_BYPASS_SR */
#define CS47L63_ISRC2_BYPASS_SR_MASK                       0x01000000  /* ISRC2_BYPASS_SR */
#define CS47L63_ISRC2_BYPASS_SR_SHIFT                              24  /* ISRC2_BYPASS_SR */
#define CS47L63_ISRC2_BYPASS_SR_WIDTH                               1  /* ISRC2_BYPASS_SR */
#define CS47L63_ISRC2_WARP_DITHER_EN                       0x00010000  /* ISRC2_WARP_DITHER_EN */
#define CS47L63_ISRC2_WARP_DITHER_EN_MASK                  0x00010000  /* ISRC2_WARP_DITHER_EN */
#define CS47L63_ISRC2_WARP_DITHER_EN_SHIFT                         16  /* ISRC2_WARP_DITHER_EN */
#define CS47L63_ISRC2_WARP_DITHER_EN_WIDTH                          1  /* ISRC2_WARP_DITHER_EN */
#define CS47L63_ISRC2_NOTCH_EN                             0x00001000  /* ISRC2_NOTCH_EN */
#define CS47L63_ISRC2_NOTCH_EN_MASK                        0x00001000  /* ISRC2_NOTCH_EN */
#define CS47L63_ISRC2_NOTCH_EN_SHIFT                               12  /* ISRC2_NOTCH_EN */
#define CS47L63_ISRC2_NOTCH_EN_WIDTH                                1  /* ISRC2_NOTCH_EN */
#define CS47L63_ISRC2_CLK_SEL                              0x00000700  /* ISRC2_CLK_SEL - [10:8] */
#define CS47L63_ISRC2_CLK_SEL_MASK                         0x00000700  /* ISRC2_CLK_SEL - [10:8] */
#define CS47L63_ISRC2_CLK_SEL_SHIFT                                 8  /* ISRC2_CLK_SEL - [10:8] */
#define CS47L63_ISRC2_CLK_SEL_WIDTH                                 3  /* ISRC2_CLK_SEL - [10:8] */
#define CS47L63_ISRC2_DEC_FILT_SEL                         0x00000004  /* ISRC2_DEC_FILT_SEL */
#define CS47L63_ISRC2_DEC_FILT_SEL_MASK                    0x00000004  /* ISRC2_DEC_FILT_SEL */
#define CS47L63_ISRC2_DEC_FILT_SEL_SHIFT                            2  /* ISRC2_DEC_FILT_SEL */
#define CS47L63_ISRC2_DEC_FILT_SEL_WIDTH                            1  /* ISRC2_DEC_FILT_SEL */
#define CS47L63_ISRC2_INT_FILT_SEL                         0x00000002  /* ISRC2_INT_FILT_SEL */
#define CS47L63_ISRC2_INT_FILT_SEL_MASK                    0x00000002  /* ISRC2_INT_FILT_SEL */
#define CS47L63_ISRC2_INT_FILT_SEL_SHIFT                            1  /* ISRC2_INT_FILT_SEL */
#define CS47L63_ISRC2_INT_FILT_SEL_WIDTH                            1  /* ISRC2_INT_FILT_SEL */
#define CS47L63_ISRC2_FILT_TST_EN                          0x00000001  /* ISRC2_FILT_TST_EN */
#define CS47L63_ISRC2_FILT_TST_EN_MASK                     0x00000001  /* ISRC2_FILT_TST_EN */
#define CS47L63_ISRC2_FILT_TST_EN_SHIFT                             0  /* ISRC2_FILT_TST_EN */
#define CS47L63_ISRC2_FILT_TST_EN_WIDTH                             1  /* ISRC2_FILT_TST_EN */

/*
 * R500 (0xA620) - ISRC3_CONTROL1
 */
#define CS47L63_ISRC3_FSL                                  0xF8000000  /* ISRC3_FSL - [31:27] */
#define CS47L63_ISRC3_FSL_MASK                             0xF8000000  /* ISRC3_FSL - [31:27] */
#define CS47L63_ISRC3_FSL_SHIFT                                    27  /* ISRC3_FSL - [31:27] */
#define CS47L63_ISRC3_FSL_WIDTH                                     5  /* ISRC3_FSL - [31:27] */
#define CS47L63_ISRC3_FSH                                  0x0000F800  /* ISRC3_FSH - [15:11] */
#define CS47L63_ISRC3_FSH_MASK                             0x0000F800  /* ISRC3_FSH - [15:11] */
#define CS47L63_ISRC3_FSH_SHIFT                                    11  /* ISRC3_FSH - [15:11] */
#define CS47L63_ISRC3_FSH_WIDTH                                     5  /* ISRC3_FSH - [15:11] */

/*
 * R501 (0xA624) - ISRC3_CONTROL2
 */
#define CS47L63_ISRC3_INT2_EN                              0x00000200  /* ISRC3_INT2_EN */
#define CS47L63_ISRC3_INT2_EN_MASK                         0x00000200  /* ISRC3_INT2_EN */
#define CS47L63_ISRC3_INT2_EN_SHIFT                                 9  /* ISRC3_INT2_EN */
#define CS47L63_ISRC3_INT2_EN_WIDTH                                 1  /* ISRC3_INT2_EN */
#define CS47L63_ISRC3_INT1_EN                              0x00000100  /* ISRC3_INT1_EN */
#define CS47L63_ISRC3_INT1_EN_MASK                         0x00000100  /* ISRC3_INT1_EN */
#define CS47L63_ISRC3_INT1_EN_SHIFT                                 8  /* ISRC3_INT1_EN */
#define CS47L63_ISRC3_INT1_EN_WIDTH                                 1  /* ISRC3_INT1_EN */
#define CS47L63_ISRC3_DEC2_EN                              0x00000002  /* ISRC3_DEC2_EN */
#define CS47L63_ISRC3_DEC2_EN_MASK                         0x00000002  /* ISRC3_DEC2_EN */
#define CS47L63_ISRC3_DEC2_EN_SHIFT                                 1  /* ISRC3_DEC2_EN */
#define CS47L63_ISRC3_DEC2_EN_WIDTH                                 1  /* ISRC3_DEC2_EN */
#define CS47L63_ISRC3_DEC1_EN                              0x00000001  /* ISRC3_DEC1_EN */
#define CS47L63_ISRC3_DEC1_EN_MASK                         0x00000001  /* ISRC3_DEC1_EN */
#define CS47L63_ISRC3_DEC1_EN_SHIFT                                 0  /* ISRC3_DEC1_EN */
#define CS47L63_ISRC3_DEC1_EN_WIDTH                                 1  /* ISRC3_DEC1_EN */

/*
 * R502 (0xA630) - ISRC3_DEBUG1
 */
#define CS47L63_ISRC3_CLK_MANUAL                           0x04000000  /* ISRC3_CLK_MANUAL */
#define CS47L63_ISRC3_CLK_MANUAL_MASK                      0x04000000  /* ISRC3_CLK_MANUAL */
#define CS47L63_ISRC3_CLK_MANUAL_SHIFT                             26  /* ISRC3_CLK_MANUAL */
#define CS47L63_ISRC3_CLK_MANUAL_WIDTH                              1  /* ISRC3_CLK_MANUAL */
#define CS47L63_ISRC3_BYPASS_SR                            0x01000000  /* ISRC3_BYPASS_SR */
#define CS47L63_ISRC3_BYPASS_SR_MASK                       0x01000000  /* ISRC3_BYPASS_SR */
#define CS47L63_ISRC3_BYPASS_SR_SHIFT                              24  /* ISRC3_BYPASS_SR */
#define CS47L63_ISRC3_BYPASS_SR_WIDTH                               1  /* ISRC3_BYPASS_SR */
#define CS47L63_ISRC3_WARP_DITHER_EN                       0x00010000  /* ISRC3_WARP_DITHER_EN */
#define CS47L63_ISRC3_WARP_DITHER_EN_MASK                  0x00010000  /* ISRC3_WARP_DITHER_EN */
#define CS47L63_ISRC3_WARP_DITHER_EN_SHIFT                         16  /* ISRC3_WARP_DITHER_EN */
#define CS47L63_ISRC3_WARP_DITHER_EN_WIDTH                          1  /* ISRC3_WARP_DITHER_EN */
#define CS47L63_ISRC3_NOTCH_EN                             0x00001000  /* ISRC3_NOTCH_EN */
#define CS47L63_ISRC3_NOTCH_EN_MASK                        0x00001000  /* ISRC3_NOTCH_EN */
#define CS47L63_ISRC3_NOTCH_EN_SHIFT                               12  /* ISRC3_NOTCH_EN */
#define CS47L63_ISRC3_NOTCH_EN_WIDTH                                1  /* ISRC3_NOTCH_EN */
#define CS47L63_ISRC3_CLK_SEL                              0x00000700  /* ISRC3_CLK_SEL - [10:8] */
#define CS47L63_ISRC3_CLK_SEL_MASK                         0x00000700  /* ISRC3_CLK_SEL - [10:8] */
#define CS47L63_ISRC3_CLK_SEL_SHIFT                                 8  /* ISRC3_CLK_SEL - [10:8] */
#define CS47L63_ISRC3_CLK_SEL_WIDTH                                 3  /* ISRC3_CLK_SEL - [10:8] */
#define CS47L63_ISRC3_DEC_FILT_SEL                         0x00000004  /* ISRC3_DEC_FILT_SEL */
#define CS47L63_ISRC3_DEC_FILT_SEL_MASK                    0x00000004  /* ISRC3_DEC_FILT_SEL */
#define CS47L63_ISRC3_DEC_FILT_SEL_SHIFT                            2  /* ISRC3_DEC_FILT_SEL */
#define CS47L63_ISRC3_DEC_FILT_SEL_WIDTH                            1  /* ISRC3_DEC_FILT_SEL */
#define CS47L63_ISRC3_INT_FILT_SEL                         0x00000002  /* ISRC3_INT_FILT_SEL */
#define CS47L63_ISRC3_INT_FILT_SEL_MASK                    0x00000002  /* ISRC3_INT_FILT_SEL */
#define CS47L63_ISRC3_INT_FILT_SEL_SHIFT                            1  /* ISRC3_INT_FILT_SEL */
#define CS47L63_ISRC3_INT_FILT_SEL_WIDTH                            1  /* ISRC3_INT_FILT_SEL */
#define CS47L63_ISRC3_FILT_TST_EN                          0x00000001  /* ISRC3_FILT_TST_EN */
#define CS47L63_ISRC3_FILT_TST_EN_MASK                     0x00000001  /* ISRC3_FILT_TST_EN */
#define CS47L63_ISRC3_FILT_TST_EN_SHIFT                             0  /* ISRC3_FILT_TST_EN */
#define CS47L63_ISRC3_FILT_TST_EN_WIDTH                             1  /* ISRC3_FILT_TST_EN */

/*
 * R503 (0xA800) - FX_SAMPLE_RATE
 */
#define CS47L63_FX_RATE_MASK                               0x0000F800  /* FX_RATE - [15:11] */
#define CS47L63_FX_RATE_SHIFT                                      11  /* FX_RATE - [15:11] */
#define CS47L63_FX_RATE_WIDTH                                       5  /* FX_RATE - [15:11] */

/*
 * R504 (0xA804) - FX_STATUS
 */
#define CS47L63_FX_STS_MASK                                0x00000FFF  /* FX_STS - [11:0] */
#define CS47L63_FX_STS_SHIFT                                        0  /* FX_STS - [11:0] */
#define CS47L63_FX_STS_WIDTH                                       12  /* FX_STS - [11:0] */

/*
 * R505 (0xA808) - EQ_CONTROL1
 */
#define CS47L63_EQ4_EN                                     0x00000008  /* EQ4_EN */
#define CS47L63_EQ4_EN_MASK                                0x00000008  /* EQ4_EN */
#define CS47L63_EQ4_EN_SHIFT                                        3  /* EQ4_EN */
#define CS47L63_EQ4_EN_WIDTH                                        1  /* EQ4_EN */
#define CS47L63_EQ3_EN                                     0x00000004  /* EQ3_EN */
#define CS47L63_EQ3_EN_MASK                                0x00000004  /* EQ3_EN */
#define CS47L63_EQ3_EN_SHIFT                                        2  /* EQ3_EN */
#define CS47L63_EQ3_EN_WIDTH                                        1  /* EQ3_EN */
#define CS47L63_EQ2_EN                                     0x00000002  /* EQ2_EN */
#define CS47L63_EQ2_EN_MASK                                0x00000002  /* EQ2_EN */
#define CS47L63_EQ2_EN_SHIFT                                        1  /* EQ2_EN */
#define CS47L63_EQ2_EN_WIDTH                                        1  /* EQ2_EN */
#define CS47L63_EQ1_EN                                     0x00000001  /* EQ1_EN */
#define CS47L63_EQ1_EN_MASK                                0x00000001  /* EQ1_EN */
#define CS47L63_EQ1_EN_SHIFT                                        0  /* EQ1_EN */
#define CS47L63_EQ1_EN_WIDTH                                        1  /* EQ1_EN */

/*
 * R506 (0xA80C) - EQ_CONTROL2
 */
#define CS47L63_EQ4_B1_MODE                                0x00000008  /* EQ4_B1_MODE */
#define CS47L63_EQ4_B1_MODE_MASK                           0x00000008  /* EQ4_B1_MODE */
#define CS47L63_EQ4_B1_MODE_SHIFT                                   3  /* EQ4_B1_MODE */
#define CS47L63_EQ4_B1_MODE_WIDTH                                   1  /* EQ4_B1_MODE */
#define CS47L63_EQ3_B1_MODE                                0x00000004  /* EQ3_B1_MODE */
#define CS47L63_EQ3_B1_MODE_MASK                           0x00000004  /* EQ3_B1_MODE */
#define CS47L63_EQ3_B1_MODE_SHIFT                                   2  /* EQ3_B1_MODE */
#define CS47L63_EQ3_B1_MODE_WIDTH                                   1  /* EQ3_B1_MODE */
#define CS47L63_EQ2_B1_MODE                                0x00000002  /* EQ2_B1_MODE */
#define CS47L63_EQ2_B1_MODE_MASK                           0x00000002  /* EQ2_B1_MODE */
#define CS47L63_EQ2_B1_MODE_SHIFT                                   1  /* EQ2_B1_MODE */
#define CS47L63_EQ2_B1_MODE_WIDTH                                   1  /* EQ2_B1_MODE */
#define CS47L63_EQ1_B1_MODE                                0x00000001  /* EQ1_B1_MODE */
#define CS47L63_EQ1_B1_MODE_MASK                           0x00000001  /* EQ1_B1_MODE */
#define CS47L63_EQ1_B1_MODE_SHIFT                                   0  /* EQ1_B1_MODE */
#define CS47L63_EQ1_B1_MODE_WIDTH                                   1  /* EQ1_B1_MODE */

/*
 * R507 (0xA810) - EQ1_GAIN1
 */
#define CS47L63_EQ1_B4_GAIN                                0x1F000000  /* EQ1_B4_GAIN - [28:24] */
#define CS47L63_EQ1_B4_GAIN_MASK                           0x1F000000  /* EQ1_B4_GAIN - [28:24] */
#define CS47L63_EQ1_B4_GAIN_SHIFT                                  24  /* EQ1_B4_GAIN - [28:24] */
#define CS47L63_EQ1_B4_GAIN_WIDTH                                   5  /* EQ1_B4_GAIN - [28:24] */
#define CS47L63_EQ1_B3_GAIN                                0x001F0000  /* EQ1_B3_GAIN - [20:16] */
#define CS47L63_EQ1_B3_GAIN_MASK                           0x001F0000  /* EQ1_B3_GAIN - [20:16] */
#define CS47L63_EQ1_B3_GAIN_SHIFT                                  16  /* EQ1_B3_GAIN - [20:16] */
#define CS47L63_EQ1_B3_GAIN_WIDTH                                   5  /* EQ1_B3_GAIN - [20:16] */
#define CS47L63_EQ1_B2_GAIN                                0x00001F00  /* EQ1_B2_GAIN - [12:8] */
#define CS47L63_EQ1_B2_GAIN_MASK                           0x00001F00  /* EQ1_B2_GAIN - [12:8] */
#define CS47L63_EQ1_B2_GAIN_SHIFT                                   8  /* EQ1_B2_GAIN - [12:8] */
#define CS47L63_EQ1_B2_GAIN_WIDTH                                   5  /* EQ1_B2_GAIN - [12:8] */
#define CS47L63_EQ1_B1_GAIN                                0x0000001F  /* EQ1_B1_GAIN - [4:0] */
#define CS47L63_EQ1_B1_GAIN_MASK                           0x0000001F  /* EQ1_B1_GAIN - [4:0] */
#define CS47L63_EQ1_B1_GAIN_SHIFT                                   0  /* EQ1_B1_GAIN - [4:0] */
#define CS47L63_EQ1_B1_GAIN_WIDTH                                   5  /* EQ1_B1_GAIN - [4:0] */

/*
 * R508 (0xA814) - EQ1_GAIN2
 */
#define CS47L63_EQ1_B5_GAIN_MASK                           0x0000001F  /* EQ1_B5_GAIN - [4:0] */
#define CS47L63_EQ1_B5_GAIN_SHIFT                                   0  /* EQ1_B5_GAIN - [4:0] */
#define CS47L63_EQ1_B5_GAIN_WIDTH                                   5  /* EQ1_B5_GAIN - [4:0] */

/*
 * R509 (0xA818) - EQ1_BAND1_COEFF1
 */
#define CS47L63_EQ1_B1_B                                   0xFFFF0000  /* EQ1_B1_B - [31:16] */
#define CS47L63_EQ1_B1_B_MASK                              0xFFFF0000  /* EQ1_B1_B - [31:16] */
#define CS47L63_EQ1_B1_B_SHIFT                                     16  /* EQ1_B1_B - [31:16] */
#define CS47L63_EQ1_B1_B_WIDTH                                     16  /* EQ1_B1_B - [31:16] */
#define CS47L63_EQ1_B1_A                                   0x0000FFFF  /* EQ1_B1_A - [15:0] */
#define CS47L63_EQ1_B1_A_MASK                              0x0000FFFF  /* EQ1_B1_A - [15:0] */
#define CS47L63_EQ1_B1_A_SHIFT                                      0  /* EQ1_B1_A - [15:0] */
#define CS47L63_EQ1_B1_A_WIDTH                                     16  /* EQ1_B1_A - [15:0] */

/*
 * R510 (0xA81C) - EQ1_BAND1_COEFF2
 */
#define CS47L63_EQ1_B1_C_MASK                              0x0000FFFF  /* EQ1_B1_C - [15:0] */
#define CS47L63_EQ1_B1_C_SHIFT                                      0  /* EQ1_B1_C - [15:0] */
#define CS47L63_EQ1_B1_C_WIDTH                                     16  /* EQ1_B1_C - [15:0] */

/*
 * R511 (0xA820) - EQ1_BAND1_PG
 */
#define CS47L63_EQ1_B1_PG_MASK                             0x0000FFFF  /* EQ1_B1_PG - [15:0] */
#define CS47L63_EQ1_B1_PG_SHIFT                                     0  /* EQ1_B1_PG - [15:0] */
#define CS47L63_EQ1_B1_PG_WIDTH                                    16  /* EQ1_B1_PG - [15:0] */

/*
 * R512 (0xA824) - EQ1_BAND2_COEFF1
 */
#define CS47L63_EQ1_B2_B                                   0xFFFF0000  /* EQ1_B2_B - [31:16] */
#define CS47L63_EQ1_B2_B_MASK                              0xFFFF0000  /* EQ1_B2_B - [31:16] */
#define CS47L63_EQ1_B2_B_SHIFT                                     16  /* EQ1_B2_B - [31:16] */
#define CS47L63_EQ1_B2_B_WIDTH                                     16  /* EQ1_B2_B - [31:16] */
#define CS47L63_EQ1_B2_A                                   0x0000FFFF  /* EQ1_B2_A - [15:0] */
#define CS47L63_EQ1_B2_A_MASK                              0x0000FFFF  /* EQ1_B2_A - [15:0] */
#define CS47L63_EQ1_B2_A_SHIFT                                      0  /* EQ1_B2_A - [15:0] */
#define CS47L63_EQ1_B2_A_WIDTH                                     16  /* EQ1_B2_A - [15:0] */

/*
 * R513 (0xA828) - EQ1_BAND2_COEFF2
 */
#define CS47L63_EQ1_B2_C_MASK                              0x0000FFFF  /* EQ1_B2_C - [15:0] */
#define CS47L63_EQ1_B2_C_SHIFT                                      0  /* EQ1_B2_C - [15:0] */
#define CS47L63_EQ1_B2_C_WIDTH                                     16  /* EQ1_B2_C - [15:0] */

/*
 * R514 (0xA82C) - EQ1_BAND2_PG
 */
#define CS47L63_EQ1_B2_PG_MASK                             0x0000FFFF  /* EQ1_B2_PG - [15:0] */
#define CS47L63_EQ1_B2_PG_SHIFT                                     0  /* EQ1_B2_PG - [15:0] */
#define CS47L63_EQ1_B2_PG_WIDTH                                    16  /* EQ1_B2_PG - [15:0] */

/*
 * R515 (0xA830) - EQ1_BAND3_COEFF1
 */
#define CS47L63_EQ1_B3_B                                   0xFFFF0000  /* EQ1_B3_B - [31:16] */
#define CS47L63_EQ1_B3_B_MASK                              0xFFFF0000  /* EQ1_B3_B - [31:16] */
#define CS47L63_EQ1_B3_B_SHIFT                                     16  /* EQ1_B3_B - [31:16] */
#define CS47L63_EQ1_B3_B_WIDTH                                     16  /* EQ1_B3_B - [31:16] */
#define CS47L63_EQ1_B3_A                                   0x0000FFFF  /* EQ1_B3_A - [15:0] */
#define CS47L63_EQ1_B3_A_MASK                              0x0000FFFF  /* EQ1_B3_A - [15:0] */
#define CS47L63_EQ1_B3_A_SHIFT                                      0  /* EQ1_B3_A - [15:0] */
#define CS47L63_EQ1_B3_A_WIDTH                                     16  /* EQ1_B3_A - [15:0] */

/*
 * R516 (0xA834) - EQ1_BAND3_COEFF2
 */
#define CS47L63_EQ1_B3_C_MASK                              0x0000FFFF  /* EQ1_B3_C - [15:0] */
#define CS47L63_EQ1_B3_C_SHIFT                                      0  /* EQ1_B3_C - [15:0] */
#define CS47L63_EQ1_B3_C_WIDTH                                     16  /* EQ1_B3_C - [15:0] */

/*
 * R517 (0xA838) - EQ1_BAND3_PG
 */
#define CS47L63_EQ1_B3_PG_MASK                             0x0000FFFF  /* EQ1_B3_PG - [15:0] */
#define CS47L63_EQ1_B3_PG_SHIFT                                     0  /* EQ1_B3_PG - [15:0] */
#define CS47L63_EQ1_B3_PG_WIDTH                                    16  /* EQ1_B3_PG - [15:0] */

/*
 * R518 (0xA83C) - EQ1_BAND4_COEFF1
 */
#define CS47L63_EQ1_B4_B                                   0xFFFF0000  /* EQ1_B4_B - [31:16] */
#define CS47L63_EQ1_B4_B_MASK                              0xFFFF0000  /* EQ1_B4_B - [31:16] */
#define CS47L63_EQ1_B4_B_SHIFT                                     16  /* EQ1_B4_B - [31:16] */
#define CS47L63_EQ1_B4_B_WIDTH                                     16  /* EQ1_B4_B - [31:16] */
#define CS47L63_EQ1_B4_A                                   0x0000FFFF  /* EQ1_B4_A - [15:0] */
#define CS47L63_EQ1_B4_A_MASK                              0x0000FFFF  /* EQ1_B4_A - [15:0] */
#define CS47L63_EQ1_B4_A_SHIFT                                      0  /* EQ1_B4_A - [15:0] */
#define CS47L63_EQ1_B4_A_WIDTH                                     16  /* EQ1_B4_A - [15:0] */

/*
 * R519 (0xA840) - EQ1_BAND4_COEFF2
 */
#define CS47L63_EQ1_B4_C_MASK                              0x0000FFFF  /* EQ1_B4_C - [15:0] */
#define CS47L63_EQ1_B4_C_SHIFT                                      0  /* EQ1_B4_C - [15:0] */
#define CS47L63_EQ1_B4_C_WIDTH                                     16  /* EQ1_B4_C - [15:0] */

/*
 * R520 (0xA844) - EQ1_BAND4_PG
 */
#define CS47L63_EQ1_B4_PG_MASK                             0x0000FFFF  /* EQ1_B4_PG - [15:0] */
#define CS47L63_EQ1_B4_PG_SHIFT                                     0  /* EQ1_B4_PG - [15:0] */
#define CS47L63_EQ1_B4_PG_WIDTH                                    16  /* EQ1_B4_PG - [15:0] */

/*
 * R521 (0xA848) - EQ1_BAND5_COEFF1
 */
#define CS47L63_EQ1_B5_B                                   0xFFFF0000  /* EQ1_B5_B - [31:16] */
#define CS47L63_EQ1_B5_B_MASK                              0xFFFF0000  /* EQ1_B5_B - [31:16] */
#define CS47L63_EQ1_B5_B_SHIFT                                     16  /* EQ1_B5_B - [31:16] */
#define CS47L63_EQ1_B5_B_WIDTH                                     16  /* EQ1_B5_B - [31:16] */
#define CS47L63_EQ1_B5_A                                   0x0000FFFF  /* EQ1_B5_A - [15:0] */
#define CS47L63_EQ1_B5_A_MASK                              0x0000FFFF  /* EQ1_B5_A - [15:0] */
#define CS47L63_EQ1_B5_A_SHIFT                                      0  /* EQ1_B5_A - [15:0] */
#define CS47L63_EQ1_B5_A_WIDTH                                     16  /* EQ1_B5_A - [15:0] */

/*
 * R522 (0xA850) - EQ1_BAND5_PG
 */
#define CS47L63_EQ1_B5_PG_MASK                             0x0000FFFF  /* EQ1_B5_PG - [15:0] */
#define CS47L63_EQ1_B5_PG_SHIFT                                     0  /* EQ1_B5_PG - [15:0] */
#define CS47L63_EQ1_B5_PG_WIDTH                                    16  /* EQ1_B5_PG - [15:0] */

/*
 * R523 (0xA854) - EQ2_GAIN1
 */
#define CS47L63_EQ2_B4_GAIN                                0x1F000000  /* EQ2_B4_GAIN - [28:24] */
#define CS47L63_EQ2_B4_GAIN_MASK                           0x1F000000  /* EQ2_B4_GAIN - [28:24] */
#define CS47L63_EQ2_B4_GAIN_SHIFT                                  24  /* EQ2_B4_GAIN - [28:24] */
#define CS47L63_EQ2_B4_GAIN_WIDTH                                   5  /* EQ2_B4_GAIN - [28:24] */
#define CS47L63_EQ2_B3_GAIN                                0x001F0000  /* EQ2_B3_GAIN - [20:16] */
#define CS47L63_EQ2_B3_GAIN_MASK                           0x001F0000  /* EQ2_B3_GAIN - [20:16] */
#define CS47L63_EQ2_B3_GAIN_SHIFT                                  16  /* EQ2_B3_GAIN - [20:16] */
#define CS47L63_EQ2_B3_GAIN_WIDTH                                   5  /* EQ2_B3_GAIN - [20:16] */
#define CS47L63_EQ2_B2_GAIN                                0x00001F00  /* EQ2_B2_GAIN - [12:8] */
#define CS47L63_EQ2_B2_GAIN_MASK                           0x00001F00  /* EQ2_B2_GAIN - [12:8] */
#define CS47L63_EQ2_B2_GAIN_SHIFT                                   8  /* EQ2_B2_GAIN - [12:8] */
#define CS47L63_EQ2_B2_GAIN_WIDTH                                   5  /* EQ2_B2_GAIN - [12:8] */
#define CS47L63_EQ2_B1_GAIN                                0x0000001F  /* EQ2_B1_GAIN - [4:0] */
#define CS47L63_EQ2_B1_GAIN_MASK                           0x0000001F  /* EQ2_B1_GAIN - [4:0] */
#define CS47L63_EQ2_B1_GAIN_SHIFT                                   0  /* EQ2_B1_GAIN - [4:0] */
#define CS47L63_EQ2_B1_GAIN_WIDTH                                   5  /* EQ2_B1_GAIN - [4:0] */

/*
 * R524 (0xA858) - EQ2_GAIN2
 */
#define CS47L63_EQ2_B5_GAIN_MASK                           0x0000001F  /* EQ2_B5_GAIN - [4:0] */
#define CS47L63_EQ2_B5_GAIN_SHIFT                                   0  /* EQ2_B5_GAIN - [4:0] */
#define CS47L63_EQ2_B5_GAIN_WIDTH                                   5  /* EQ2_B5_GAIN - [4:0] */

/*
 * R525 (0xA85C) - EQ2_BAND1_COEFF1
 */
#define CS47L63_EQ2_B1_B                                   0xFFFF0000  /* EQ2_B1_B - [31:16] */
#define CS47L63_EQ2_B1_B_MASK                              0xFFFF0000  /* EQ2_B1_B - [31:16] */
#define CS47L63_EQ2_B1_B_SHIFT                                     16  /* EQ2_B1_B - [31:16] */
#define CS47L63_EQ2_B1_B_WIDTH                                     16  /* EQ2_B1_B - [31:16] */
#define CS47L63_EQ2_B1_A                                   0x0000FFFF  /* EQ2_B1_A - [15:0] */
#define CS47L63_EQ2_B1_A_MASK                              0x0000FFFF  /* EQ2_B1_A - [15:0] */
#define CS47L63_EQ2_B1_A_SHIFT                                      0  /* EQ2_B1_A - [15:0] */
#define CS47L63_EQ2_B1_A_WIDTH                                     16  /* EQ2_B1_A - [15:0] */

/*
 * R526 (0xA860) - EQ2_BAND1_COEFF2
 */
#define CS47L63_EQ2_B1_C_MASK                              0x0000FFFF  /* EQ2_B1_C - [15:0] */
#define CS47L63_EQ2_B1_C_SHIFT                                      0  /* EQ2_B1_C - [15:0] */
#define CS47L63_EQ2_B1_C_WIDTH                                     16  /* EQ2_B1_C - [15:0] */

/*
 * R527 (0xA864) - EQ2_BAND1_PG
 */
#define CS47L63_EQ2_B1_PG_MASK                             0x0000FFFF  /* EQ2_B1_PG - [15:0] */
#define CS47L63_EQ2_B1_PG_SHIFT                                     0  /* EQ2_B1_PG - [15:0] */
#define CS47L63_EQ2_B1_PG_WIDTH                                    16  /* EQ2_B1_PG - [15:0] */

/*
 * R528 (0xA868) - EQ2_BAND2_COEFF1
 */
#define CS47L63_EQ2_B2_B                                   0xFFFF0000  /* EQ2_B2_B - [31:16] */
#define CS47L63_EQ2_B2_B_MASK                              0xFFFF0000  /* EQ2_B2_B - [31:16] */
#define CS47L63_EQ2_B2_B_SHIFT                                     16  /* EQ2_B2_B - [31:16] */
#define CS47L63_EQ2_B2_B_WIDTH                                     16  /* EQ2_B2_B - [31:16] */
#define CS47L63_EQ2_B2_A                                   0x0000FFFF  /* EQ2_B2_A - [15:0] */
#define CS47L63_EQ2_B2_A_MASK                              0x0000FFFF  /* EQ2_B2_A - [15:0] */
#define CS47L63_EQ2_B2_A_SHIFT                                      0  /* EQ2_B2_A - [15:0] */
#define CS47L63_EQ2_B2_A_WIDTH                                     16  /* EQ2_B2_A - [15:0] */

/*
 * R529 (0xA86C) - EQ2_BAND2_COEFF2
 */
#define CS47L63_EQ2_B2_C_MASK                              0x0000FFFF  /* EQ2_B2_C - [15:0] */
#define CS47L63_EQ2_B2_C_SHIFT                                      0  /* EQ2_B2_C - [15:0] */
#define CS47L63_EQ2_B2_C_WIDTH                                     16  /* EQ2_B2_C - [15:0] */

/*
 * R530 (0xA870) - EQ2_BAND2_PG
 */
#define CS47L63_EQ2_B2_PG_MASK                             0x0000FFFF  /* EQ2_B2_PG - [15:0] */
#define CS47L63_EQ2_B2_PG_SHIFT                                     0  /* EQ2_B2_PG - [15:0] */
#define CS47L63_EQ2_B2_PG_WIDTH                                    16  /* EQ2_B2_PG - [15:0] */

/*
 * R531 (0xA874) - EQ2_BAND3_COEFF1
 */
#define CS47L63_EQ2_B3_B                                   0xFFFF0000  /* EQ2_B3_B - [31:16] */
#define CS47L63_EQ2_B3_B_MASK                              0xFFFF0000  /* EQ2_B3_B - [31:16] */
#define CS47L63_EQ2_B3_B_SHIFT                                     16  /* EQ2_B3_B - [31:16] */
#define CS47L63_EQ2_B3_B_WIDTH                                     16  /* EQ2_B3_B - [31:16] */
#define CS47L63_EQ2_B3_A                                   0x0000FFFF  /* EQ2_B3_A - [15:0] */
#define CS47L63_EQ2_B3_A_MASK                              0x0000FFFF  /* EQ2_B3_A - [15:0] */
#define CS47L63_EQ2_B3_A_SHIFT                                      0  /* EQ2_B3_A - [15:0] */
#define CS47L63_EQ2_B3_A_WIDTH                                     16  /* EQ2_B3_A - [15:0] */

/*
 * R532 (0xA878) - EQ2_BAND3_COEFF2
 */
#define CS47L63_EQ2_B3_C_MASK                              0x0000FFFF  /* EQ2_B3_C - [15:0] */
#define CS47L63_EQ2_B3_C_SHIFT                                      0  /* EQ2_B3_C - [15:0] */
#define CS47L63_EQ2_B3_C_WIDTH                                     16  /* EQ2_B3_C - [15:0] */

/*
 * R533 (0xA87C) - EQ2_BAND3_PG
 */
#define CS47L63_EQ2_B3_PG_MASK                             0x0000FFFF  /* EQ2_B3_PG - [15:0] */
#define CS47L63_EQ2_B3_PG_SHIFT                                     0  /* EQ2_B3_PG - [15:0] */
#define CS47L63_EQ2_B3_PG_WIDTH                                    16  /* EQ2_B3_PG - [15:0] */

/*
 * R534 (0xA880) - EQ2_BAND4_COEFF1
 */
#define CS47L63_EQ2_B4_B                                   0xFFFF0000  /* EQ2_B4_B - [31:16] */
#define CS47L63_EQ2_B4_B_MASK                              0xFFFF0000  /* EQ2_B4_B - [31:16] */
#define CS47L63_EQ2_B4_B_SHIFT                                     16  /* EQ2_B4_B - [31:16] */
#define CS47L63_EQ2_B4_B_WIDTH                                     16  /* EQ2_B4_B - [31:16] */
#define CS47L63_EQ2_B4_A                                   0x0000FFFF  /* EQ2_B4_A - [15:0] */
#define CS47L63_EQ2_B4_A_MASK                              0x0000FFFF  /* EQ2_B4_A - [15:0] */
#define CS47L63_EQ2_B4_A_SHIFT                                      0  /* EQ2_B4_A - [15:0] */
#define CS47L63_EQ2_B4_A_WIDTH                                     16  /* EQ2_B4_A - [15:0] */

/*
 * R535 (0xA884) - EQ2_BAND4_COEFF2
 */
#define CS47L63_EQ2_B4_C_MASK                              0x0000FFFF  /* EQ2_B4_C - [15:0] */
#define CS47L63_EQ2_B4_C_SHIFT                                      0  /* EQ2_B4_C - [15:0] */
#define CS47L63_EQ2_B4_C_WIDTH                                     16  /* EQ2_B4_C - [15:0] */

/*
 * R536 (0xA888) - EQ2_BAND4_PG
 */
#define CS47L63_EQ2_B4_PG_MASK                             0x0000FFFF  /* EQ2_B4_PG - [15:0] */
#define CS47L63_EQ2_B4_PG_SHIFT                                     0  /* EQ2_B4_PG - [15:0] */
#define CS47L63_EQ2_B4_PG_WIDTH                                    16  /* EQ2_B4_PG - [15:0] */

/*
 * R537 (0xA88C) - EQ2_BAND5_COEFF1
 */
#define CS47L63_EQ2_B5_B                                   0xFFFF0000  /* EQ2_B5_B - [31:16] */
#define CS47L63_EQ2_B5_B_MASK                              0xFFFF0000  /* EQ2_B5_B - [31:16] */
#define CS47L63_EQ2_B5_B_SHIFT                                     16  /* EQ2_B5_B - [31:16] */
#define CS47L63_EQ2_B5_B_WIDTH                                     16  /* EQ2_B5_B - [31:16] */
#define CS47L63_EQ2_B5_A                                   0x0000FFFF  /* EQ2_B5_A - [15:0] */
#define CS47L63_EQ2_B5_A_MASK                              0x0000FFFF  /* EQ2_B5_A - [15:0] */
#define CS47L63_EQ2_B5_A_SHIFT                                      0  /* EQ2_B5_A - [15:0] */
#define CS47L63_EQ2_B5_A_WIDTH                                     16  /* EQ2_B5_A - [15:0] */

/*
 * R538 (0xA894) - EQ2_BAND5_PG
 */
#define CS47L63_EQ2_B5_PG_MASK                             0x0000FFFF  /* EQ2_B5_PG - [15:0] */
#define CS47L63_EQ2_B5_PG_SHIFT                                     0  /* EQ2_B5_PG - [15:0] */
#define CS47L63_EQ2_B5_PG_WIDTH                                    16  /* EQ2_B5_PG - [15:0] */

/*
 * R539 (0xA898) - EQ3_GAIN1
 */
#define CS47L63_EQ3_B4_GAIN                                0x1F000000  /* EQ3_B4_GAIN - [28:24] */
#define CS47L63_EQ3_B4_GAIN_MASK                           0x1F000000  /* EQ3_B4_GAIN - [28:24] */
#define CS47L63_EQ3_B4_GAIN_SHIFT                                  24  /* EQ3_B4_GAIN - [28:24] */
#define CS47L63_EQ3_B4_GAIN_WIDTH                                   5  /* EQ3_B4_GAIN - [28:24] */
#define CS47L63_EQ3_B3_GAIN                                0x001F0000  /* EQ3_B3_GAIN - [20:16] */
#define CS47L63_EQ3_B3_GAIN_MASK                           0x001F0000  /* EQ3_B3_GAIN - [20:16] */
#define CS47L63_EQ3_B3_GAIN_SHIFT                                  16  /* EQ3_B3_GAIN - [20:16] */
#define CS47L63_EQ3_B3_GAIN_WIDTH                                   5  /* EQ3_B3_GAIN - [20:16] */
#define CS47L63_EQ3_B2_GAIN                                0x00001F00  /* EQ3_B2_GAIN - [12:8] */
#define CS47L63_EQ3_B2_GAIN_MASK                           0x00001F00  /* EQ3_B2_GAIN - [12:8] */
#define CS47L63_EQ3_B2_GAIN_SHIFT                                   8  /* EQ3_B2_GAIN - [12:8] */
#define CS47L63_EQ3_B2_GAIN_WIDTH                                   5  /* EQ3_B2_GAIN - [12:8] */
#define CS47L63_EQ3_B1_GAIN                                0x0000001F  /* EQ3_B1_GAIN - [4:0] */
#define CS47L63_EQ3_B1_GAIN_MASK                           0x0000001F  /* EQ3_B1_GAIN - [4:0] */
#define CS47L63_EQ3_B1_GAIN_SHIFT                                   0  /* EQ3_B1_GAIN - [4:0] */
#define CS47L63_EQ3_B1_GAIN_WIDTH                                   5  /* EQ3_B1_GAIN - [4:0] */

/*
 * R540 (0xA89C) - EQ3_GAIN2
 */
#define CS47L63_EQ3_B5_GAIN_MASK                           0x0000001F  /* EQ3_B5_GAIN - [4:0] */
#define CS47L63_EQ3_B5_GAIN_SHIFT                                   0  /* EQ3_B5_GAIN - [4:0] */
#define CS47L63_EQ3_B5_GAIN_WIDTH                                   5  /* EQ3_B5_GAIN - [4:0] */

/*
 * R541 (0xA8A0) - EQ3_BAND1_COEFF1
 */
#define CS47L63_EQ3_B1_B                                   0xFFFF0000  /* EQ3_B1_B - [31:16] */
#define CS47L63_EQ3_B1_B_MASK                              0xFFFF0000  /* EQ3_B1_B - [31:16] */
#define CS47L63_EQ3_B1_B_SHIFT                                     16  /* EQ3_B1_B - [31:16] */
#define CS47L63_EQ3_B1_B_WIDTH                                     16  /* EQ3_B1_B - [31:16] */
#define CS47L63_EQ3_B1_A                                   0x0000FFFF  /* EQ3_B1_A - [15:0] */
#define CS47L63_EQ3_B1_A_MASK                              0x0000FFFF  /* EQ3_B1_A - [15:0] */
#define CS47L63_EQ3_B1_A_SHIFT                                      0  /* EQ3_B1_A - [15:0] */
#define CS47L63_EQ3_B1_A_WIDTH                                     16  /* EQ3_B1_A - [15:0] */

/*
 * R542 (0xA8A4) - EQ3_BAND1_COEFF2
 */
#define CS47L63_EQ3_B1_C_MASK                              0x0000FFFF  /* EQ3_B1_C - [15:0] */
#define CS47L63_EQ3_B1_C_SHIFT                                      0  /* EQ3_B1_C - [15:0] */
#define CS47L63_EQ3_B1_C_WIDTH                                     16  /* EQ3_B1_C - [15:0] */

/*
 * R543 (0xA8A8) - EQ3_BAND1_PG
 */
#define CS47L63_EQ3_B1_PG_MASK                             0x0000FFFF  /* EQ3_B1_PG - [15:0] */
#define CS47L63_EQ3_B1_PG_SHIFT                                     0  /* EQ3_B1_PG - [15:0] */
#define CS47L63_EQ3_B1_PG_WIDTH                                    16  /* EQ3_B1_PG - [15:0] */

/*
 * R544 (0xA8AC) - EQ3_BAND2_COEFF1
 */
#define CS47L63_EQ3_B2_B                                   0xFFFF0000  /* EQ3_B2_B - [31:16] */
#define CS47L63_EQ3_B2_B_MASK                              0xFFFF0000  /* EQ3_B2_B - [31:16] */
#define CS47L63_EQ3_B2_B_SHIFT                                     16  /* EQ3_B2_B - [31:16] */
#define CS47L63_EQ3_B2_B_WIDTH                                     16  /* EQ3_B2_B - [31:16] */
#define CS47L63_EQ3_B2_A                                   0x0000FFFF  /* EQ3_B2_A - [15:0] */
#define CS47L63_EQ3_B2_A_MASK                              0x0000FFFF  /* EQ3_B2_A - [15:0] */
#define CS47L63_EQ3_B2_A_SHIFT                                      0  /* EQ3_B2_A - [15:0] */
#define CS47L63_EQ3_B2_A_WIDTH                                     16  /* EQ3_B2_A - [15:0] */

/*
 * R545 (0xA8B0) - EQ3_BAND2_COEFF2
 */
#define CS47L63_EQ3_B2_C_MASK                              0x0000FFFF  /* EQ3_B2_C - [15:0] */
#define CS47L63_EQ3_B2_C_SHIFT                                      0  /* EQ3_B2_C - [15:0] */
#define CS47L63_EQ3_B2_C_WIDTH                                     16  /* EQ3_B2_C - [15:0] */

/*
 * R546 (0xA8B4) - EQ3_BAND2_PG
 */
#define CS47L63_EQ3_B2_PG_MASK                             0x0000FFFF  /* EQ3_B2_PG - [15:0] */
#define CS47L63_EQ3_B2_PG_SHIFT                                     0  /* EQ3_B2_PG - [15:0] */
#define CS47L63_EQ3_B2_PG_WIDTH                                    16  /* EQ3_B2_PG - [15:0] */

/*
 * R547 (0xA8B8) - EQ3_BAND3_COEFF1
 */
#define CS47L63_EQ3_B3_B                                   0xFFFF0000  /* EQ3_B3_B - [31:16] */
#define CS47L63_EQ3_B3_B_MASK                              0xFFFF0000  /* EQ3_B3_B - [31:16] */
#define CS47L63_EQ3_B3_B_SHIFT                                     16  /* EQ3_B3_B - [31:16] */
#define CS47L63_EQ3_B3_B_WIDTH                                     16  /* EQ3_B3_B - [31:16] */
#define CS47L63_EQ3_B3_A                                   0x0000FFFF  /* EQ3_B3_A - [15:0] */
#define CS47L63_EQ3_B3_A_MASK                              0x0000FFFF  /* EQ3_B3_A - [15:0] */
#define CS47L63_EQ3_B3_A_SHIFT                                      0  /* EQ3_B3_A - [15:0] */
#define CS47L63_EQ3_B3_A_WIDTH                                     16  /* EQ3_B3_A - [15:0] */

/*
 * R548 (0xA8BC) - EQ3_BAND3_COEFF2
 */
#define CS47L63_EQ3_B3_C_MASK                              0x0000FFFF  /* EQ3_B3_C - [15:0] */
#define CS47L63_EQ3_B3_C_SHIFT                                      0  /* EQ3_B3_C - [15:0] */
#define CS47L63_EQ3_B3_C_WIDTH                                     16  /* EQ3_B3_C - [15:0] */

/*
 * R549 (0xA8C0) - EQ3_BAND3_PG
 */
#define CS47L63_EQ3_B3_PG_MASK                             0x0000FFFF  /* EQ3_B3_PG - [15:0] */
#define CS47L63_EQ3_B3_PG_SHIFT                                     0  /* EQ3_B3_PG - [15:0] */
#define CS47L63_EQ3_B3_PG_WIDTH                                    16  /* EQ3_B3_PG - [15:0] */

/*
 * R550 (0xA8C4) - EQ3_BAND4_COEFF1
 */
#define CS47L63_EQ3_B4_B                                   0xFFFF0000  /* EQ3_B4_B - [31:16] */
#define CS47L63_EQ3_B4_B_MASK                              0xFFFF0000  /* EQ3_B4_B - [31:16] */
#define CS47L63_EQ3_B4_B_SHIFT                                     16  /* EQ3_B4_B - [31:16] */
#define CS47L63_EQ3_B4_B_WIDTH                                     16  /* EQ3_B4_B - [31:16] */
#define CS47L63_EQ3_B4_A                                   0x0000FFFF  /* EQ3_B4_A - [15:0] */
#define CS47L63_EQ3_B4_A_MASK                              0x0000FFFF  /* EQ3_B4_A - [15:0] */
#define CS47L63_EQ3_B4_A_SHIFT                                      0  /* EQ3_B4_A - [15:0] */
#define CS47L63_EQ3_B4_A_WIDTH                                     16  /* EQ3_B4_A - [15:0] */

/*
 * R551 (0xA8C8) - EQ3_BAND4_COEFF2
 */
#define CS47L63_EQ3_B4_C_MASK                              0x0000FFFF  /* EQ3_B4_C - [15:0] */
#define CS47L63_EQ3_B4_C_SHIFT                                      0  /* EQ3_B4_C - [15:0] */
#define CS47L63_EQ3_B4_C_WIDTH                                     16  /* EQ3_B4_C - [15:0] */

/*
 * R552 (0xA8CC) - EQ3_BAND4_PG
 */
#define CS47L63_EQ3_B4_PG_MASK                             0x0000FFFF  /* EQ3_B4_PG - [15:0] */
#define CS47L63_EQ3_B4_PG_SHIFT                                     0  /* EQ3_B4_PG - [15:0] */
#define CS47L63_EQ3_B4_PG_WIDTH                                    16  /* EQ3_B4_PG - [15:0] */

/*
 * R553 (0xA8D0) - EQ3_BAND5_COEFF1
 */
#define CS47L63_EQ3_B5_B                                   0xFFFF0000  /* EQ3_B5_B - [31:16] */
#define CS47L63_EQ3_B5_B_MASK                              0xFFFF0000  /* EQ3_B5_B - [31:16] */
#define CS47L63_EQ3_B5_B_SHIFT                                     16  /* EQ3_B5_B - [31:16] */
#define CS47L63_EQ3_B5_B_WIDTH                                     16  /* EQ3_B5_B - [31:16] */
#define CS47L63_EQ3_B5_A                                   0x0000FFFF  /* EQ3_B5_A - [15:0] */
#define CS47L63_EQ3_B5_A_MASK                              0x0000FFFF  /* EQ3_B5_A - [15:0] */
#define CS47L63_EQ3_B5_A_SHIFT                                      0  /* EQ3_B5_A - [15:0] */
#define CS47L63_EQ3_B5_A_WIDTH                                     16  /* EQ3_B5_A - [15:0] */

/*
 * R554 (0xA8D8) - EQ3_BAND5_PG
 */
#define CS47L63_EQ3_B5_PG_MASK                             0x0000FFFF  /* EQ3_B5_PG - [15:0] */
#define CS47L63_EQ3_B5_PG_SHIFT                                     0  /* EQ3_B5_PG - [15:0] */
#define CS47L63_EQ3_B5_PG_WIDTH                                    16  /* EQ3_B5_PG - [15:0] */

/*
 * R555 (0xA8DC) - EQ4_GAIN1
 */
#define CS47L63_EQ4_B4_GAIN                                0x1F000000  /* EQ4_B4_GAIN - [28:24] */
#define CS47L63_EQ4_B4_GAIN_MASK                           0x1F000000  /* EQ4_B4_GAIN - [28:24] */
#define CS47L63_EQ4_B4_GAIN_SHIFT                                  24  /* EQ4_B4_GAIN - [28:24] */
#define CS47L63_EQ4_B4_GAIN_WIDTH                                   5  /* EQ4_B4_GAIN - [28:24] */
#define CS47L63_EQ4_B3_GAIN                                0x001F0000  /* EQ4_B3_GAIN - [20:16] */
#define CS47L63_EQ4_B3_GAIN_MASK                           0x001F0000  /* EQ4_B3_GAIN - [20:16] */
#define CS47L63_EQ4_B3_GAIN_SHIFT                                  16  /* EQ4_B3_GAIN - [20:16] */
#define CS47L63_EQ4_B3_GAIN_WIDTH                                   5  /* EQ4_B3_GAIN - [20:16] */
#define CS47L63_EQ4_B2_GAIN                                0x00001F00  /* EQ4_B2_GAIN - [12:8] */
#define CS47L63_EQ4_B2_GAIN_MASK                           0x00001F00  /* EQ4_B2_GAIN - [12:8] */
#define CS47L63_EQ4_B2_GAIN_SHIFT                                   8  /* EQ4_B2_GAIN - [12:8] */
#define CS47L63_EQ4_B2_GAIN_WIDTH                                   5  /* EQ4_B2_GAIN - [12:8] */
#define CS47L63_EQ4_B1_GAIN                                0x0000001F  /* EQ4_B1_GAIN - [4:0] */
#define CS47L63_EQ4_B1_GAIN_MASK                           0x0000001F  /* EQ4_B1_GAIN - [4:0] */
#define CS47L63_EQ4_B1_GAIN_SHIFT                                   0  /* EQ4_B1_GAIN - [4:0] */
#define CS47L63_EQ4_B1_GAIN_WIDTH                                   5  /* EQ4_B1_GAIN - [4:0] */

/*
 * R556 (0xA8E0) - EQ4_GAIN2
 */
#define CS47L63_EQ4_B5_GAIN_MASK                           0x0000001F  /* EQ4_B5_GAIN - [4:0] */
#define CS47L63_EQ4_B5_GAIN_SHIFT                                   0  /* EQ4_B5_GAIN - [4:0] */
#define CS47L63_EQ4_B5_GAIN_WIDTH                                   5  /* EQ4_B5_GAIN - [4:0] */

/*
 * R557 (0xA8E4) - EQ4_BAND1_COEFF1
 */
#define CS47L63_EQ4_B1_B                                   0xFFFF0000  /* EQ4_B1_B - [31:16] */
#define CS47L63_EQ4_B1_B_MASK                              0xFFFF0000  /* EQ4_B1_B - [31:16] */
#define CS47L63_EQ4_B1_B_SHIFT                                     16  /* EQ4_B1_B - [31:16] */
#define CS47L63_EQ4_B1_B_WIDTH                                     16  /* EQ4_B1_B - [31:16] */
#define CS47L63_EQ4_B1_A                                   0x0000FFFF  /* EQ4_B1_A - [15:0] */
#define CS47L63_EQ4_B1_A_MASK                              0x0000FFFF  /* EQ4_B1_A - [15:0] */
#define CS47L63_EQ4_B1_A_SHIFT                                      0  /* EQ4_B1_A - [15:0] */
#define CS47L63_EQ4_B1_A_WIDTH                                     16  /* EQ4_B1_A - [15:0] */

/*
 * R558 (0xA8E8) - EQ4_BAND1_COEFF2
 */
#define CS47L63_EQ4_B1_C_MASK                              0x0000FFFF  /* EQ4_B1_C - [15:0] */
#define CS47L63_EQ4_B1_C_SHIFT                                      0  /* EQ4_B1_C - [15:0] */
#define CS47L63_EQ4_B1_C_WIDTH                                     16  /* EQ4_B1_C - [15:0] */

/*
 * R559 (0xA8EC) - EQ4_BAND1_PG
 */
#define CS47L63_EQ4_B1_PG_MASK                             0x0000FFFF  /* EQ4_B1_PG - [15:0] */
#define CS47L63_EQ4_B1_PG_SHIFT                                     0  /* EQ4_B1_PG - [15:0] */
#define CS47L63_EQ4_B1_PG_WIDTH                                    16  /* EQ4_B1_PG - [15:0] */

/*
 * R560 (0xA8F0) - EQ4_BAND2_COEFF1
 */
#define CS47L63_EQ4_B2_B                                   0xFFFF0000  /* EQ4_B2_B - [31:16] */
#define CS47L63_EQ4_B2_B_MASK                              0xFFFF0000  /* EQ4_B2_B - [31:16] */
#define CS47L63_EQ4_B2_B_SHIFT                                     16  /* EQ4_B2_B - [31:16] */
#define CS47L63_EQ4_B2_B_WIDTH                                     16  /* EQ4_B2_B - [31:16] */
#define CS47L63_EQ4_B2_A                                   0x0000FFFF  /* EQ4_B2_A - [15:0] */
#define CS47L63_EQ4_B2_A_MASK                              0x0000FFFF  /* EQ4_B2_A - [15:0] */
#define CS47L63_EQ4_B2_A_SHIFT                                      0  /* EQ4_B2_A - [15:0] */
#define CS47L63_EQ4_B2_A_WIDTH                                     16  /* EQ4_B2_A - [15:0] */

/*
 * R561 (0xA8F4) - EQ4_BAND2_COEFF2
 */
#define CS47L63_EQ4_B2_C_MASK                              0x0000FFFF  /* EQ4_B2_C - [15:0] */
#define CS47L63_EQ4_B2_C_SHIFT                                      0  /* EQ4_B2_C - [15:0] */
#define CS47L63_EQ4_B2_C_WIDTH                                     16  /* EQ4_B2_C - [15:0] */

/*
 * R562 (0xA8F8) - EQ4_BAND2_PG
 */
#define CS47L63_EQ4_B2_PG_MASK                             0x0000FFFF  /* EQ4_B2_PG - [15:0] */
#define CS47L63_EQ4_B2_PG_SHIFT                                     0  /* EQ4_B2_PG - [15:0] */
#define CS47L63_EQ4_B2_PG_WIDTH                                    16  /* EQ4_B2_PG - [15:0] */

/*
 * R563 (0xA8FC) - EQ4_BAND3_COEFF1
 */
#define CS47L63_EQ4_B3_B                                   0xFFFF0000  /* EQ4_B3_B - [31:16] */
#define CS47L63_EQ4_B3_B_MASK                              0xFFFF0000  /* EQ4_B3_B - [31:16] */
#define CS47L63_EQ4_B3_B_SHIFT                                     16  /* EQ4_B3_B - [31:16] */
#define CS47L63_EQ4_B3_B_WIDTH                                     16  /* EQ4_B3_B - [31:16] */
#define CS47L63_EQ4_B3_A                                   0x0000FFFF  /* EQ4_B3_A - [15:0] */
#define CS47L63_EQ4_B3_A_MASK                              0x0000FFFF  /* EQ4_B3_A - [15:0] */
#define CS47L63_EQ4_B3_A_SHIFT                                      0  /* EQ4_B3_A - [15:0] */
#define CS47L63_EQ4_B3_A_WIDTH                                     16  /* EQ4_B3_A - [15:0] */

/*
 * R564 (0xA900) - EQ4_BAND3_COEFF2
 */
#define CS47L63_EQ4_B3_C_MASK                              0x0000FFFF  /* EQ4_B3_C - [15:0] */
#define CS47L63_EQ4_B3_C_SHIFT                                      0  /* EQ4_B3_C - [15:0] */
#define CS47L63_EQ4_B3_C_WIDTH                                     16  /* EQ4_B3_C - [15:0] */

/*
 * R565 (0xA904) - EQ4_BAND3_PG
 */
#define CS47L63_EQ4_B3_PG_MASK                             0x0000FFFF  /* EQ4_B3_PG - [15:0] */
#define CS47L63_EQ4_B3_PG_SHIFT                                     0  /* EQ4_B3_PG - [15:0] */
#define CS47L63_EQ4_B3_PG_WIDTH                                    16  /* EQ4_B3_PG - [15:0] */

/*
 * R566 (0xA908) - EQ4_BAND4_COEFF1
 */
#define CS47L63_EQ4_B4_B                                   0xFFFF0000  /* EQ4_B4_B - [31:16] */
#define CS47L63_EQ4_B4_B_MASK                              0xFFFF0000  /* EQ4_B4_B - [31:16] */
#define CS47L63_EQ4_B4_B_SHIFT                                     16  /* EQ4_B4_B - [31:16] */
#define CS47L63_EQ4_B4_B_WIDTH                                     16  /* EQ4_B4_B - [31:16] */
#define CS47L63_EQ4_B4_A                                   0x0000FFFF  /* EQ4_B4_A - [15:0] */
#define CS47L63_EQ4_B4_A_MASK                              0x0000FFFF  /* EQ4_B4_A - [15:0] */
#define CS47L63_EQ4_B4_A_SHIFT                                      0  /* EQ4_B4_A - [15:0] */
#define CS47L63_EQ4_B4_A_WIDTH                                     16  /* EQ4_B4_A - [15:0] */

/*
 * R567 (0xA90C) - EQ4_BAND4_COEFF2
 */
#define CS47L63_EQ4_B4_C_MASK                              0x0000FFFF  /* EQ4_B4_C - [15:0] */
#define CS47L63_EQ4_B4_C_SHIFT                                      0  /* EQ4_B4_C - [15:0] */
#define CS47L63_EQ4_B4_C_WIDTH                                     16  /* EQ4_B4_C - [15:0] */

/*
 * R568 (0xA910) - EQ4_BAND4_PG
 */
#define CS47L63_EQ4_B4_PG_MASK                             0x0000FFFF  /* EQ4_B4_PG - [15:0] */
#define CS47L63_EQ4_B4_PG_SHIFT                                     0  /* EQ4_B4_PG - [15:0] */
#define CS47L63_EQ4_B4_PG_WIDTH                                    16  /* EQ4_B4_PG - [15:0] */

/*
 * R569 (0xA914) - EQ4_BAND5_COEFF1
 */
#define CS47L63_EQ4_B5_B                                   0xFFFF0000  /* EQ4_B5_B - [31:16] */
#define CS47L63_EQ4_B5_B_MASK                              0xFFFF0000  /* EQ4_B5_B - [31:16] */
#define CS47L63_EQ4_B5_B_SHIFT                                     16  /* EQ4_B5_B - [31:16] */
#define CS47L63_EQ4_B5_B_WIDTH                                     16  /* EQ4_B5_B - [31:16] */
#define CS47L63_EQ4_B5_A                                   0x0000FFFF  /* EQ4_B5_A - [15:0] */
#define CS47L63_EQ4_B5_A_MASK                              0x0000FFFF  /* EQ4_B5_A - [15:0] */
#define CS47L63_EQ4_B5_A_SHIFT                                      0  /* EQ4_B5_A - [15:0] */
#define CS47L63_EQ4_B5_A_WIDTH                                     16  /* EQ4_B5_A - [15:0] */

/*
 * R570 (0xA91C) - EQ4_BAND5_PG
 */
#define CS47L63_EQ4_B5_PG_MASK                             0x0000FFFF  /* EQ4_B5_PG - [15:0] */
#define CS47L63_EQ4_B5_PG_SHIFT                                     0  /* EQ4_B5_PG - [15:0] */
#define CS47L63_EQ4_B5_PG_WIDTH                                    16  /* EQ4_B5_PG - [15:0] */

/*
 * R571 (0xAA30) - LHPF_CONTROL1
 */
#define CS47L63_LHPF4_EN                                   0x00000008  /* LHPF4_EN */
#define CS47L63_LHPF4_EN_MASK                              0x00000008  /* LHPF4_EN */
#define CS47L63_LHPF4_EN_SHIFT                                      3  /* LHPF4_EN */
#define CS47L63_LHPF4_EN_WIDTH                                      1  /* LHPF4_EN */
#define CS47L63_LHPF3_EN                                   0x00000004  /* LHPF3_EN */
#define CS47L63_LHPF3_EN_MASK                              0x00000004  /* LHPF3_EN */
#define CS47L63_LHPF3_EN_SHIFT                                      2  /* LHPF3_EN */
#define CS47L63_LHPF3_EN_WIDTH                                      1  /* LHPF3_EN */
#define CS47L63_LHPF2_EN                                   0x00000002  /* LHPF2_EN */
#define CS47L63_LHPF2_EN_MASK                              0x00000002  /* LHPF2_EN */
#define CS47L63_LHPF2_EN_SHIFT                                      1  /* LHPF2_EN */
#define CS47L63_LHPF2_EN_WIDTH                                      1  /* LHPF2_EN */
#define CS47L63_LHPF1_EN                                   0x00000001  /* LHPF1_EN */
#define CS47L63_LHPF1_EN_MASK                              0x00000001  /* LHPF1_EN */
#define CS47L63_LHPF1_EN_SHIFT                                      0  /* LHPF1_EN */
#define CS47L63_LHPF1_EN_WIDTH                                      1  /* LHPF1_EN */

/*
 * R572 (0xAA34) - LHPF_CONTROL2
 */
#define CS47L63_LHPF4_MODE                                 0x00000008  /* LHPF4_MODE */
#define CS47L63_LHPF4_MODE_MASK                            0x00000008  /* LHPF4_MODE */
#define CS47L63_LHPF4_MODE_SHIFT                                    3  /* LHPF4_MODE */
#define CS47L63_LHPF4_MODE_WIDTH                                    1  /* LHPF4_MODE */
#define CS47L63_LHPF3_MODE                                 0x00000004  /* LHPF3_MODE */
#define CS47L63_LHPF3_MODE_MASK                            0x00000004  /* LHPF3_MODE */
#define CS47L63_LHPF3_MODE_SHIFT                                    2  /* LHPF3_MODE */
#define CS47L63_LHPF3_MODE_WIDTH                                    1  /* LHPF3_MODE */
#define CS47L63_LHPF2_MODE                                 0x00000002  /* LHPF2_MODE */
#define CS47L63_LHPF2_MODE_MASK                            0x00000002  /* LHPF2_MODE */
#define CS47L63_LHPF2_MODE_SHIFT                                    1  /* LHPF2_MODE */
#define CS47L63_LHPF2_MODE_WIDTH                                    1  /* LHPF2_MODE */
#define CS47L63_LHPF1_MODE                                 0x00000001  /* LHPF1_MODE */
#define CS47L63_LHPF1_MODE_MASK                            0x00000001  /* LHPF1_MODE */
#define CS47L63_LHPF1_MODE_SHIFT                                    0  /* LHPF1_MODE */
#define CS47L63_LHPF1_MODE_WIDTH                                    1  /* LHPF1_MODE */

/*
 * R573 (0xAA38) - LHPF1_COEFF
 */
#define CS47L63_LHPF1_COEFF_MASK                           0x0000FFFF  /* LHPF1_COEFF - [15:0] */
#define CS47L63_LHPF1_COEFF_SHIFT                                   0  /* LHPF1_COEFF - [15:0] */
#define CS47L63_LHPF1_COEFF_WIDTH                                  16  /* LHPF1_COEFF - [15:0] */

/*
 * R574 (0xAA3C) - LHPF2_COEFF
 */
#define CS47L63_LHPF2_COEFF_MASK                           0x0000FFFF  /* LHPF2_COEFF - [15:0] */
#define CS47L63_LHPF2_COEFF_SHIFT                                   0  /* LHPF2_COEFF - [15:0] */
#define CS47L63_LHPF2_COEFF_WIDTH                                  16  /* LHPF2_COEFF - [15:0] */

/*
 * R575 (0xAA40) - LHPF3_COEFF
 */
#define CS47L63_LHPF3_COEFF_MASK                           0x0000FFFF  /* LHPF3_COEFF - [15:0] */
#define CS47L63_LHPF3_COEFF_SHIFT                                   0  /* LHPF3_COEFF - [15:0] */
#define CS47L63_LHPF3_COEFF_WIDTH                                  16  /* LHPF3_COEFF - [15:0] */

/*
 * R576 (0xAA44) - LHPF4_COEFF
 */
#define CS47L63_LHPF4_COEFF_MASK                           0x0000FFFF  /* LHPF4_COEFF - [15:0] */
#define CS47L63_LHPF4_COEFF_SHIFT                                   0  /* LHPF4_COEFF - [15:0] */
#define CS47L63_LHPF4_COEFF_WIDTH                                  16  /* LHPF4_COEFF - [15:0] */

/*
 * R577 (0xAA60) - FX_TEST
 */
#define CS47L63_FX_DITHER_EN                               0x80000000  /* FX_DITHER_EN */
#define CS47L63_FX_DITHER_EN_MASK                          0x80000000  /* FX_DITHER_EN */
#define CS47L63_FX_DITHER_EN_SHIFT                                 31  /* FX_DITHER_EN */
#define CS47L63_FX_DITHER_EN_WIDTH                                  1  /* FX_DITHER_EN */
#define CS47L63_FX_CLK_MANUAL                              0x40000000  /* FX_CLK_MANUAL */
#define CS47L63_FX_CLK_MANUAL_MASK                         0x40000000  /* FX_CLK_MANUAL */
#define CS47L63_FX_CLK_MANUAL_SHIFT                                30  /* FX_CLK_MANUAL */
#define CS47L63_FX_CLK_MANUAL_WIDTH                                 1  /* FX_CLK_MANUAL */
#define CS47L63_FX_BYPASS_SR                               0x20000000  /* FX_BYPASS_SR */
#define CS47L63_FX_BYPASS_SR_MASK                          0x20000000  /* FX_BYPASS_SR */
#define CS47L63_FX_BYPASS_SR_SHIFT                                 29  /* FX_BYPASS_SR */
#define CS47L63_FX_BYPASS_SR_WIDTH                                  1  /* FX_BYPASS_SR */
#define CS47L63_FX_CLK_SEL                                 0x000E0000  /* FX_CLK_SEL - [19:17] */
#define CS47L63_FX_CLK_SEL_MASK                            0x000E0000  /* FX_CLK_SEL - [19:17] */
#define CS47L63_FX_CLK_SEL_SHIFT                                   17  /* FX_CLK_SEL - [19:17] */
#define CS47L63_FX_CLK_SEL_WIDTH                                    3  /* FX_CLK_SEL - [19:17] */

/*
 * R578 (0xAB00) - DRC1_CONTROL1
 */
#define CS47L63_DRC1L_EN                                   0x00000002  /* DRC1L_EN */
#define CS47L63_DRC1L_EN_MASK                              0x00000002  /* DRC1L_EN */
#define CS47L63_DRC1L_EN_SHIFT                                      1  /* DRC1L_EN */
#define CS47L63_DRC1L_EN_WIDTH                                      1  /* DRC1L_EN */
#define CS47L63_DRC1R_EN                                   0x00000001  /* DRC1R_EN */
#define CS47L63_DRC1R_EN_MASK                              0x00000001  /* DRC1R_EN */
#define CS47L63_DRC1R_EN_SHIFT                                      0  /* DRC1R_EN */
#define CS47L63_DRC1R_EN_WIDTH                                      1  /* DRC1R_EN */

/*
 * R579 (0xAB04) - DRC1_CONTROL2
 */
#define CS47L63_DRC1_ATK                                   0xF0000000  /* DRC1_ATK - [31:28] */
#define CS47L63_DRC1_ATK_MASK                              0xF0000000  /* DRC1_ATK - [31:28] */
#define CS47L63_DRC1_ATK_SHIFT                                     28  /* DRC1_ATK - [31:28] */
#define CS47L63_DRC1_ATK_WIDTH                                      4  /* DRC1_ATK - [31:28] */
#define CS47L63_DRC1_DCY                                   0x0F000000  /* DRC1_DCY - [27:24] */
#define CS47L63_DRC1_DCY_MASK                              0x0F000000  /* DRC1_DCY - [27:24] */
#define CS47L63_DRC1_DCY_SHIFT                                     24  /* DRC1_DCY - [27:24] */
#define CS47L63_DRC1_DCY_WIDTH                                      4  /* DRC1_DCY - [27:24] */
#define CS47L63_DRC1_MINGAIN                               0x001C0000  /* DRC1_MINGAIN - [20:18] */
#define CS47L63_DRC1_MINGAIN_MASK                          0x001C0000  /* DRC1_MINGAIN - [20:18] */
#define CS47L63_DRC1_MINGAIN_SHIFT                                 18  /* DRC1_MINGAIN - [20:18] */
#define CS47L63_DRC1_MINGAIN_WIDTH                                  3  /* DRC1_MINGAIN - [20:18] */
#define CS47L63_DRC1_MAXGAIN                               0x00030000  /* DRC1_MAXGAIN - [17:16] */
#define CS47L63_DRC1_MAXGAIN_MASK                          0x00030000  /* DRC1_MAXGAIN - [17:16] */
#define CS47L63_DRC1_MAXGAIN_SHIFT                                 16  /* DRC1_MAXGAIN - [17:16] */
#define CS47L63_DRC1_MAXGAIN_WIDTH                                  2  /* DRC1_MAXGAIN - [17:16] */
#define CS47L63_DRC1_SIG_DET_RMS                           0x0000F800  /* DRC1_SIG_DET_RMS - [15:11] */
#define CS47L63_DRC1_SIG_DET_RMS_MASK                      0x0000F800  /* DRC1_SIG_DET_RMS - [15:11] */
#define CS47L63_DRC1_SIG_DET_RMS_SHIFT                             11  /* DRC1_SIG_DET_RMS - [15:11] */
#define CS47L63_DRC1_SIG_DET_RMS_WIDTH                              5  /* DRC1_SIG_DET_RMS - [15:11] */
#define CS47L63_DRC1_SIG_DET_PK                            0x00000600  /* DRC1_SIG_DET_PK - [10:9] */
#define CS47L63_DRC1_SIG_DET_PK_MASK                       0x00000600  /* DRC1_SIG_DET_PK - [10:9] */
#define CS47L63_DRC1_SIG_DET_PK_SHIFT                               9  /* DRC1_SIG_DET_PK - [10:9] */
#define CS47L63_DRC1_SIG_DET_PK_WIDTH                               2  /* DRC1_SIG_DET_PK - [10:9] */
#define CS47L63_DRC1_NG_EN                                 0x00000100  /* DRC1_NG_EN */
#define CS47L63_DRC1_NG_EN_MASK                            0x00000100  /* DRC1_NG_EN */
#define CS47L63_DRC1_NG_EN_SHIFT                                    8  /* DRC1_NG_EN */
#define CS47L63_DRC1_NG_EN_WIDTH                                    1  /* DRC1_NG_EN */
#define CS47L63_DRC1_SIG_DET_MODE                          0x00000080  /* DRC1_SIG_DET_MODE */
#define CS47L63_DRC1_SIG_DET_MODE_MASK                     0x00000080  /* DRC1_SIG_DET_MODE */
#define CS47L63_DRC1_SIG_DET_MODE_SHIFT                             7  /* DRC1_SIG_DET_MODE */
#define CS47L63_DRC1_SIG_DET_MODE_WIDTH                             1  /* DRC1_SIG_DET_MODE */
#define CS47L63_DRC1_SIG_DET                               0x00000040  /* DRC1_SIG_DET */
#define CS47L63_DRC1_SIG_DET_MASK                          0x00000040  /* DRC1_SIG_DET */
#define CS47L63_DRC1_SIG_DET_SHIFT                                  6  /* DRC1_SIG_DET */
#define CS47L63_DRC1_SIG_DET_WIDTH                                  1  /* DRC1_SIG_DET */
#define CS47L63_DRC1_KNEE2_OP_EN                           0x00000020  /* DRC1_KNEE2_OP_EN */
#define CS47L63_DRC1_KNEE2_OP_EN_MASK                      0x00000020  /* DRC1_KNEE2_OP_EN */
#define CS47L63_DRC1_KNEE2_OP_EN_SHIFT                              5  /* DRC1_KNEE2_OP_EN */
#define CS47L63_DRC1_KNEE2_OP_EN_WIDTH                              1  /* DRC1_KNEE2_OP_EN */
#define CS47L63_DRC1_QR                                    0x00000010  /* DRC1_QR */
#define CS47L63_DRC1_QR_MASK                               0x00000010  /* DRC1_QR */
#define CS47L63_DRC1_QR_SHIFT                                       4  /* DRC1_QR */
#define CS47L63_DRC1_QR_WIDTH                                       1  /* DRC1_QR */
#define CS47L63_DRC1_ANTICLIP                              0x00000008  /* DRC1_ANTICLIP */
#define CS47L63_DRC1_ANTICLIP_MASK                         0x00000008  /* DRC1_ANTICLIP */
#define CS47L63_DRC1_ANTICLIP_SHIFT                                 3  /* DRC1_ANTICLIP */
#define CS47L63_DRC1_ANTICLIP_WIDTH                                 1  /* DRC1_ANTICLIP */
#define CS47L63_DRC1_MICROC_SIG_DET_TRIG                   0x00000004  /* DRC1_MICROC_SIG_DET_TRIG */
#define CS47L63_DRC1_MICROC_SIG_DET_TRIG_MASK              0x00000004  /* DRC1_MICROC_SIG_DET_TRIG */
#define CS47L63_DRC1_MICROC_SIG_DET_TRIG_SHIFT                      2  /* DRC1_MICROC_SIG_DET_TRIG */
#define CS47L63_DRC1_MICROC_SIG_DET_TRIG_WIDTH                      1  /* DRC1_MICROC_SIG_DET_TRIG */

/*
 * R580 (0xAB08) - DRC1_CONTROL3
 */
#define CS47L63_DRC1_NG_MINGAIN                            0x0000F000  /* DRC1_NG_MINGAIN - [15:12] */
#define CS47L63_DRC1_NG_MINGAIN_MASK                       0x0000F000  /* DRC1_NG_MINGAIN - [15:12] */
#define CS47L63_DRC1_NG_MINGAIN_SHIFT                              12  /* DRC1_NG_MINGAIN - [15:12] */
#define CS47L63_DRC1_NG_MINGAIN_WIDTH                               4  /* DRC1_NG_MINGAIN - [15:12] */
#define CS47L63_DRC1_NG_EXP                                0x00000C00  /* DRC1_NG_EXP - [11:10] */
#define CS47L63_DRC1_NG_EXP_MASK                           0x00000C00  /* DRC1_NG_EXP - [11:10] */
#define CS47L63_DRC1_NG_EXP_SHIFT                                  10  /* DRC1_NG_EXP - [11:10] */
#define CS47L63_DRC1_NG_EXP_WIDTH                                   2  /* DRC1_NG_EXP - [11:10] */
#define CS47L63_DRC1_QR_THR                                0x00000300  /* DRC1_QR_THR - [9:8] */
#define CS47L63_DRC1_QR_THR_MASK                           0x00000300  /* DRC1_QR_THR - [9:8] */
#define CS47L63_DRC1_QR_THR_SHIFT                                   8  /* DRC1_QR_THR - [9:8] */
#define CS47L63_DRC1_QR_THR_WIDTH                                   2  /* DRC1_QR_THR - [9:8] */
#define CS47L63_DRC1_QR_DCY                                0x000000C0  /* DRC1_QR_DCY - [7:6] */
#define CS47L63_DRC1_QR_DCY_MASK                           0x000000C0  /* DRC1_QR_DCY - [7:6] */
#define CS47L63_DRC1_QR_DCY_SHIFT                                   6  /* DRC1_QR_DCY - [7:6] */
#define CS47L63_DRC1_QR_DCY_WIDTH                                   2  /* DRC1_QR_DCY - [7:6] */
#define CS47L63_DRC1_HI_COMP                               0x00000038  /* DRC1_HI_COMP - [5:3] */
#define CS47L63_DRC1_HI_COMP_MASK                          0x00000038  /* DRC1_HI_COMP - [5:3] */
#define CS47L63_DRC1_HI_COMP_SHIFT                                  3  /* DRC1_HI_COMP - [5:3] */
#define CS47L63_DRC1_HI_COMP_WIDTH                                  3  /* DRC1_HI_COMP - [5:3] */
#define CS47L63_DRC1_LO_COMP                               0x00000007  /* DRC1_LO_COMP - [2:0] */
#define CS47L63_DRC1_LO_COMP_MASK                          0x00000007  /* DRC1_LO_COMP - [2:0] */
#define CS47L63_DRC1_LO_COMP_SHIFT                                  0  /* DRC1_LO_COMP - [2:0] */
#define CS47L63_DRC1_LO_COMP_WIDTH                                  3  /* DRC1_LO_COMP - [2:0] */

/*
 * R581 (0xAB0C) - DRC1_CONTROL4
 */
#define CS47L63_DRC1_KNEE2_IP                              0x1F000000  /* DRC1_KNEE2_IP - [28:24] */
#define CS47L63_DRC1_KNEE2_IP_MASK                         0x1F000000  /* DRC1_KNEE2_IP - [28:24] */
#define CS47L63_DRC1_KNEE2_IP_SHIFT                                24  /* DRC1_KNEE2_IP - [28:24] */
#define CS47L63_DRC1_KNEE2_IP_WIDTH                                 5  /* DRC1_KNEE2_IP - [28:24] */
#define CS47L63_DRC1_KNEE2_OP                              0x001F0000  /* DRC1_KNEE2_OP - [20:16] */
#define CS47L63_DRC1_KNEE2_OP_MASK                         0x001F0000  /* DRC1_KNEE2_OP - [20:16] */
#define CS47L63_DRC1_KNEE2_OP_SHIFT                                16  /* DRC1_KNEE2_OP - [20:16] */
#define CS47L63_DRC1_KNEE2_OP_WIDTH                                 5  /* DRC1_KNEE2_OP - [20:16] */
#define CS47L63_DRC1_KNEE1_IP                              0x00003F00  /* DRC1_KNEE1_IP - [13:8] */
#define CS47L63_DRC1_KNEE1_IP_MASK                         0x00003F00  /* DRC1_KNEE1_IP - [13:8] */
#define CS47L63_DRC1_KNEE1_IP_SHIFT                                 8  /* DRC1_KNEE1_IP - [13:8] */
#define CS47L63_DRC1_KNEE1_IP_WIDTH                                 6  /* DRC1_KNEE1_IP - [13:8] */
#define CS47L63_DRC1_KNEE1_OP                              0x0000001F  /* DRC1_KNEE1_OP - [4:0] */
#define CS47L63_DRC1_KNEE1_OP_MASK                         0x0000001F  /* DRC1_KNEE1_OP - [4:0] */
#define CS47L63_DRC1_KNEE1_OP_SHIFT                                 0  /* DRC1_KNEE1_OP - [4:0] */
#define CS47L63_DRC1_KNEE1_OP_WIDTH                                 5  /* DRC1_KNEE1_OP - [4:0] */

/*
 * R582 (0xAB10) - DRC1_CONTROL5
 */
#define CS47L63_DRC1_GS_EN                                 0x00400000  /* DRC1_GS_EN */
#define CS47L63_DRC1_GS_EN_MASK                            0x00400000  /* DRC1_GS_EN */
#define CS47L63_DRC1_GS_EN_SHIFT                                   22  /* DRC1_GS_EN */
#define CS47L63_DRC1_GS_EN_WIDTH                                    1  /* DRC1_GS_EN */
#define CS47L63_DRC1_INIT                                  0x003E0000  /* DRC1_INIT - [21:17] */
#define CS47L63_DRC1_INIT_MASK                             0x003E0000  /* DRC1_INIT - [21:17] */
#define CS47L63_DRC1_INIT_SHIFT                                    17  /* DRC1_INIT - [21:17] */
#define CS47L63_DRC1_INIT_WIDTH                                     5  /* DRC1_INIT - [21:17] */
#define CS47L63_DRC1_NG_QR                                 0x00010000  /* DRC1_NG_QR */
#define CS47L63_DRC1_NG_QR_MASK                            0x00010000  /* DRC1_NG_QR */
#define CS47L63_DRC1_NG_QR_SHIFT                                   16  /* DRC1_NG_QR */
#define CS47L63_DRC1_NG_QR_WIDTH                                    1  /* DRC1_NG_QR */
#define CS47L63_DRC1_GS_NG_EN                              0x00000040  /* DRC1_GS_NG_EN */
#define CS47L63_DRC1_GS_NG_EN_MASK                         0x00000040  /* DRC1_GS_NG_EN */
#define CS47L63_DRC1_GS_NG_EN_SHIFT                                 6  /* DRC1_GS_NG_EN */
#define CS47L63_DRC1_GS_NG_EN_WIDTH                                 1  /* DRC1_GS_NG_EN */
#define CS47L63_DRC1_KNEE2_HYST                            0x00000020  /* DRC1_KNEE2_HYST */
#define CS47L63_DRC1_KNEE2_HYST_MASK                       0x00000020  /* DRC1_KNEE2_HYST */
#define CS47L63_DRC1_KNEE2_HYST_SHIFT                               5  /* DRC1_KNEE2_HYST */
#define CS47L63_DRC1_KNEE2_HYST_WIDTH                               1  /* DRC1_KNEE2_HYST */
#define CS47L63_DRC1_KNEE2_HYST_LVL                        0x00000010  /* DRC1_KNEE2_HYST_LVL */
#define CS47L63_DRC1_KNEE2_HYST_LVL_MASK                   0x00000010  /* DRC1_KNEE2_HYST_LVL */
#define CS47L63_DRC1_KNEE2_HYST_LVL_SHIFT                           4  /* DRC1_KNEE2_HYST_LVL */
#define CS47L63_DRC1_KNEE2_HYST_LVL_WIDTH                           1  /* DRC1_KNEE2_HYST_LVL */
#define CS47L63_DRC1_GS_HYST_LVL                           0x0000000C  /* DRC1_GS_HYST_LVL - [3:2] */
#define CS47L63_DRC1_GS_HYST_LVL_MASK                      0x0000000C  /* DRC1_GS_HYST_LVL - [3:2] */
#define CS47L63_DRC1_GS_HYST_LVL_SHIFT                              2  /* DRC1_GS_HYST_LVL - [3:2] */
#define CS47L63_DRC1_GS_HYST_LVL_WIDTH                              2  /* DRC1_GS_HYST_LVL - [3:2] */
#define CS47L63_DRC1_GS_HYST                               0x00000001  /* DRC1_GS_HYST */
#define CS47L63_DRC1_GS_HYST_MASK                          0x00000001  /* DRC1_GS_HYST */
#define CS47L63_DRC1_GS_HYST_SHIFT                                  0  /* DRC1_GS_HYST */
#define CS47L63_DRC1_GS_HYST_WIDTH                                  1  /* DRC1_GS_HYST */

/*
 * R583 (0xAB14) - DRC2_CONTROL1
 */
#define CS47L63_DRC2L_EN                                   0x00000002  /* DRC2L_EN */
#define CS47L63_DRC2L_EN_MASK                              0x00000002  /* DRC2L_EN */
#define CS47L63_DRC2L_EN_SHIFT                                      1  /* DRC2L_EN */
#define CS47L63_DRC2L_EN_WIDTH                                      1  /* DRC2L_EN */
#define CS47L63_DRC2R_EN                                   0x00000001  /* DRC2R_EN */
#define CS47L63_DRC2R_EN_MASK                              0x00000001  /* DRC2R_EN */
#define CS47L63_DRC2R_EN_SHIFT                                      0  /* DRC2R_EN */
#define CS47L63_DRC2R_EN_WIDTH                                      1  /* DRC2R_EN */

/*
 * R584 (0xAB18) - DRC2_CONTROL2
 */
#define CS47L63_DRC2_ATK                                   0xF0000000  /* DRC2_ATK - [31:28] */
#define CS47L63_DRC2_ATK_MASK                              0xF0000000  /* DRC2_ATK - [31:28] */
#define CS47L63_DRC2_ATK_SHIFT                                     28  /* DRC2_ATK - [31:28] */
#define CS47L63_DRC2_ATK_WIDTH                                      4  /* DRC2_ATK - [31:28] */
#define CS47L63_DRC2_DCY                                   0x0F000000  /* DRC2_DCY - [27:24] */
#define CS47L63_DRC2_DCY_MASK                              0x0F000000  /* DRC2_DCY - [27:24] */
#define CS47L63_DRC2_DCY_SHIFT                                     24  /* DRC2_DCY - [27:24] */
#define CS47L63_DRC2_DCY_WIDTH                                      4  /* DRC2_DCY - [27:24] */
#define CS47L63_DRC2_MINGAIN                               0x001C0000  /* DRC2_MINGAIN - [20:18] */
#define CS47L63_DRC2_MINGAIN_MASK                          0x001C0000  /* DRC2_MINGAIN - [20:18] */
#define CS47L63_DRC2_MINGAIN_SHIFT                                 18  /* DRC2_MINGAIN - [20:18] */
#define CS47L63_DRC2_MINGAIN_WIDTH                                  3  /* DRC2_MINGAIN - [20:18] */
#define CS47L63_DRC2_MAXGAIN                               0x00030000  /* DRC2_MAXGAIN - [17:16] */
#define CS47L63_DRC2_MAXGAIN_MASK                          0x00030000  /* DRC2_MAXGAIN - [17:16] */
#define CS47L63_DRC2_MAXGAIN_SHIFT                                 16  /* DRC2_MAXGAIN - [17:16] */
#define CS47L63_DRC2_MAXGAIN_WIDTH                                  2  /* DRC2_MAXGAIN - [17:16] */
#define CS47L63_DRC2_SIG_DET_RMS                           0x0000F800  /* DRC2_SIG_DET_RMS - [15:11] */
#define CS47L63_DRC2_SIG_DET_RMS_MASK                      0x0000F800  /* DRC2_SIG_DET_RMS - [15:11] */
#define CS47L63_DRC2_SIG_DET_RMS_SHIFT                             11  /* DRC2_SIG_DET_RMS - [15:11] */
#define CS47L63_DRC2_SIG_DET_RMS_WIDTH                              5  /* DRC2_SIG_DET_RMS - [15:11] */
#define CS47L63_DRC2_SIG_DET_PK                            0x00000600  /* DRC2_SIG_DET_PK - [10:9] */
#define CS47L63_DRC2_SIG_DET_PK_MASK                       0x00000600  /* DRC2_SIG_DET_PK - [10:9] */
#define CS47L63_DRC2_SIG_DET_PK_SHIFT                               9  /* DRC2_SIG_DET_PK - [10:9] */
#define CS47L63_DRC2_SIG_DET_PK_WIDTH                               2  /* DRC2_SIG_DET_PK - [10:9] */
#define CS47L63_DRC2_NG_EN                                 0x00000100  /* DRC2_NG_EN */
#define CS47L63_DRC2_NG_EN_MASK                            0x00000100  /* DRC2_NG_EN */
#define CS47L63_DRC2_NG_EN_SHIFT                                    8  /* DRC2_NG_EN */
#define CS47L63_DRC2_NG_EN_WIDTH                                    1  /* DRC2_NG_EN */
#define CS47L63_DRC2_SIG_DET_MODE                          0x00000080  /* DRC2_SIG_DET_MODE */
#define CS47L63_DRC2_SIG_DET_MODE_MASK                     0x00000080  /* DRC2_SIG_DET_MODE */
#define CS47L63_DRC2_SIG_DET_MODE_SHIFT                             7  /* DRC2_SIG_DET_MODE */
#define CS47L63_DRC2_SIG_DET_MODE_WIDTH                             1  /* DRC2_SIG_DET_MODE */
#define CS47L63_DRC2_SIG_DET                               0x00000040  /* DRC2_SIG_DET */
#define CS47L63_DRC2_SIG_DET_MASK                          0x00000040  /* DRC2_SIG_DET */
#define CS47L63_DRC2_SIG_DET_SHIFT                                  6  /* DRC2_SIG_DET */
#define CS47L63_DRC2_SIG_DET_WIDTH                                  1  /* DRC2_SIG_DET */
#define CS47L63_DRC2_KNEE2_OP_EN                           0x00000020  /* DRC2_KNEE2_OP_EN */
#define CS47L63_DRC2_KNEE2_OP_EN_MASK                      0x00000020  /* DRC2_KNEE2_OP_EN */
#define CS47L63_DRC2_KNEE2_OP_EN_SHIFT                              5  /* DRC2_KNEE2_OP_EN */
#define CS47L63_DRC2_KNEE2_OP_EN_WIDTH                              1  /* DRC2_KNEE2_OP_EN */
#define CS47L63_DRC2_QR                                    0x00000010  /* DRC2_QR */
#define CS47L63_DRC2_QR_MASK                               0x00000010  /* DRC2_QR */
#define CS47L63_DRC2_QR_SHIFT                                       4  /* DRC2_QR */
#define CS47L63_DRC2_QR_WIDTH                                       1  /* DRC2_QR */
#define CS47L63_DRC2_ANTICLIP                              0x00000008  /* DRC2_ANTICLIP */
#define CS47L63_DRC2_ANTICLIP_MASK                         0x00000008  /* DRC2_ANTICLIP */
#define CS47L63_DRC2_ANTICLIP_SHIFT                                 3  /* DRC2_ANTICLIP */
#define CS47L63_DRC2_ANTICLIP_WIDTH                                 1  /* DRC2_ANTICLIP */
#define CS47L63_DRC2_MICROC_SIG_DET_TRIG                   0x00000004  /* DRC2_MICROC_SIG_DET_TRIG */
#define CS47L63_DRC2_MICROC_SIG_DET_TRIG_MASK              0x00000004  /* DRC2_MICROC_SIG_DET_TRIG */
#define CS47L63_DRC2_MICROC_SIG_DET_TRIG_SHIFT                      2  /* DRC2_MICROC_SIG_DET_TRIG */
#define CS47L63_DRC2_MICROC_SIG_DET_TRIG_WIDTH                      1  /* DRC2_MICROC_SIG_DET_TRIG */

/*
 * R585 (0xAB1C) - DRC2_CONTROL3
 */
#define CS47L63_DRC2_NG_MINGAIN                            0x0000F000  /* DRC2_NG_MINGAIN - [15:12] */
#define CS47L63_DRC2_NG_MINGAIN_MASK                       0x0000F000  /* DRC2_NG_MINGAIN - [15:12] */
#define CS47L63_DRC2_NG_MINGAIN_SHIFT                              12  /* DRC2_NG_MINGAIN - [15:12] */
#define CS47L63_DRC2_NG_MINGAIN_WIDTH                               4  /* DRC2_NG_MINGAIN - [15:12] */
#define CS47L63_DRC2_NG_EXP                                0x00000C00  /* DRC2_NG_EXP - [11:10] */
#define CS47L63_DRC2_NG_EXP_MASK                           0x00000C00  /* DRC2_NG_EXP - [11:10] */
#define CS47L63_DRC2_NG_EXP_SHIFT                                  10  /* DRC2_NG_EXP - [11:10] */
#define CS47L63_DRC2_NG_EXP_WIDTH                                   2  /* DRC2_NG_EXP - [11:10] */
#define CS47L63_DRC2_QR_THR                                0x00000300  /* DRC2_QR_THR - [9:8] */
#define CS47L63_DRC2_QR_THR_MASK                           0x00000300  /* DRC2_QR_THR - [9:8] */
#define CS47L63_DRC2_QR_THR_SHIFT                                   8  /* DRC2_QR_THR - [9:8] */
#define CS47L63_DRC2_QR_THR_WIDTH                                   2  /* DRC2_QR_THR - [9:8] */
#define CS47L63_DRC2_QR_DCY                                0x000000C0  /* DRC2_QR_DCY - [7:6] */
#define CS47L63_DRC2_QR_DCY_MASK                           0x000000C0  /* DRC2_QR_DCY - [7:6] */
#define CS47L63_DRC2_QR_DCY_SHIFT                                   6  /* DRC2_QR_DCY - [7:6] */
#define CS47L63_DRC2_QR_DCY_WIDTH                                   2  /* DRC2_QR_DCY - [7:6] */
#define CS47L63_DRC2_HI_COMP                               0x00000038  /* DRC2_HI_COMP - [5:3] */
#define CS47L63_DRC2_HI_COMP_MASK                          0x00000038  /* DRC2_HI_COMP - [5:3] */
#define CS47L63_DRC2_HI_COMP_SHIFT                                  3  /* DRC2_HI_COMP - [5:3] */
#define CS47L63_DRC2_HI_COMP_WIDTH                                  3  /* DRC2_HI_COMP - [5:3] */
#define CS47L63_DRC2_LO_COMP                               0x00000007  /* DRC2_LO_COMP - [2:0] */
#define CS47L63_DRC2_LO_COMP_MASK                          0x00000007  /* DRC2_LO_COMP - [2:0] */
#define CS47L63_DRC2_LO_COMP_SHIFT                                  0  /* DRC2_LO_COMP - [2:0] */
#define CS47L63_DRC2_LO_COMP_WIDTH                                  3  /* DRC2_LO_COMP - [2:0] */

/*
 * R586 (0xAB20) - DRC2_CONTROL4
 */
#define CS47L63_DRC2_KNEE2_IP                              0x1F000000  /* DRC2_KNEE2_IP - [28:24] */
#define CS47L63_DRC2_KNEE2_IP_MASK                         0x1F000000  /* DRC2_KNEE2_IP - [28:24] */
#define CS47L63_DRC2_KNEE2_IP_SHIFT                                24  /* DRC2_KNEE2_IP - [28:24] */
#define CS47L63_DRC2_KNEE2_IP_WIDTH                                 5  /* DRC2_KNEE2_IP - [28:24] */
#define CS47L63_DRC2_KNEE2_OP                              0x001F0000  /* DRC2_KNEE2_OP - [20:16] */
#define CS47L63_DRC2_KNEE2_OP_MASK                         0x001F0000  /* DRC2_KNEE2_OP - [20:16] */
#define CS47L63_DRC2_KNEE2_OP_SHIFT                                16  /* DRC2_KNEE2_OP - [20:16] */
#define CS47L63_DRC2_KNEE2_OP_WIDTH                                 5  /* DRC2_KNEE2_OP - [20:16] */
#define CS47L63_DRC2_KNEE1_IP                              0x00003F00  /* DRC2_KNEE1_IP - [13:8] */
#define CS47L63_DRC2_KNEE1_IP_MASK                         0x00003F00  /* DRC2_KNEE1_IP - [13:8] */
#define CS47L63_DRC2_KNEE1_IP_SHIFT                                 8  /* DRC2_KNEE1_IP - [13:8] */
#define CS47L63_DRC2_KNEE1_IP_WIDTH                                 6  /* DRC2_KNEE1_IP - [13:8] */
#define CS47L63_DRC2_KNEE1_OP                              0x0000001F  /* DRC2_KNEE1_OP - [4:0] */
#define CS47L63_DRC2_KNEE1_OP_MASK                         0x0000001F  /* DRC2_KNEE1_OP - [4:0] */
#define CS47L63_DRC2_KNEE1_OP_SHIFT                                 0  /* DRC2_KNEE1_OP - [4:0] */
#define CS47L63_DRC2_KNEE1_OP_WIDTH                                 5  /* DRC2_KNEE1_OP - [4:0] */

/*
 * R587 (0xAB24) - DRC2_CONTROL5
 */
#define CS47L63_DRC2_GS_EN                                 0x00400000  /* DRC2_GS_EN */
#define CS47L63_DRC2_GS_EN_MASK                            0x00400000  /* DRC2_GS_EN */
#define CS47L63_DRC2_GS_EN_SHIFT                                   22  /* DRC2_GS_EN */
#define CS47L63_DRC2_GS_EN_WIDTH                                    1  /* DRC2_GS_EN */
#define CS47L63_DRC2_INIT                                  0x003E0000  /* DRC2_INIT - [21:17] */
#define CS47L63_DRC2_INIT_MASK                             0x003E0000  /* DRC2_INIT - [21:17] */
#define CS47L63_DRC2_INIT_SHIFT                                    17  /* DRC2_INIT - [21:17] */
#define CS47L63_DRC2_INIT_WIDTH                                     5  /* DRC2_INIT - [21:17] */
#define CS47L63_DRC2_NG_QR                                 0x00010000  /* DRC2_NG_QR */
#define CS47L63_DRC2_NG_QR_MASK                            0x00010000  /* DRC2_NG_QR */
#define CS47L63_DRC2_NG_QR_SHIFT                                   16  /* DRC2_NG_QR */
#define CS47L63_DRC2_NG_QR_WIDTH                                    1  /* DRC2_NG_QR */
#define CS47L63_DRC2_GS_NG_EN                              0x00000040  /* DRC2_GS_NG_EN */
#define CS47L63_DRC2_GS_NG_EN_MASK                         0x00000040  /* DRC2_GS_NG_EN */
#define CS47L63_DRC2_GS_NG_EN_SHIFT                                 6  /* DRC2_GS_NG_EN */
#define CS47L63_DRC2_GS_NG_EN_WIDTH                                 1  /* DRC2_GS_NG_EN */
#define CS47L63_DRC2_KNEE2_HYST                            0x00000020  /* DRC2_KNEE2_HYST */
#define CS47L63_DRC2_KNEE2_HYST_MASK                       0x00000020  /* DRC2_KNEE2_HYST */
#define CS47L63_DRC2_KNEE2_HYST_SHIFT                               5  /* DRC2_KNEE2_HYST */
#define CS47L63_DRC2_KNEE2_HYST_WIDTH                               1  /* DRC2_KNEE2_HYST */
#define CS47L63_DRC2_KNEE2_HYST_LVL                        0x00000010  /* DRC2_KNEE2_HYST_LVL */
#define CS47L63_DRC2_KNEE2_HYST_LVL_MASK                   0x00000010  /* DRC2_KNEE2_HYST_LVL */
#define CS47L63_DRC2_KNEE2_HYST_LVL_SHIFT                           4  /* DRC2_KNEE2_HYST_LVL */
#define CS47L63_DRC2_KNEE2_HYST_LVL_WIDTH                           1  /* DRC2_KNEE2_HYST_LVL */
#define CS47L63_DRC2_GS_HYST_LVL                           0x0000000C  /* DRC2_GS_HYST_LVL - [3:2] */
#define CS47L63_DRC2_GS_HYST_LVL_MASK                      0x0000000C  /* DRC2_GS_HYST_LVL - [3:2] */
#define CS47L63_DRC2_GS_HYST_LVL_SHIFT                              2  /* DRC2_GS_HYST_LVL - [3:2] */
#define CS47L63_DRC2_GS_HYST_LVL_WIDTH                              2  /* DRC2_GS_HYST_LVL - [3:2] */
#define CS47L63_DRC2_GS_HYST                               0x00000001  /* DRC2_GS_HYST */
#define CS47L63_DRC2_GS_HYST_MASK                          0x00000001  /* DRC2_GS_HYST */
#define CS47L63_DRC2_GS_HYST_SHIFT                                  0  /* DRC2_GS_HYST */
#define CS47L63_DRC2_GS_HYST_WIDTH                                  1  /* DRC2_GS_HYST */

/*
 * R588 (0xB000) - TONE_GENERATOR1
 */
#define CS47L63_TONE_RATE                                  0x0000F800  /* TONE_RATE - [15:11] */
#define CS47L63_TONE_RATE_MASK                             0x0000F800  /* TONE_RATE - [15:11] */
#define CS47L63_TONE_RATE_SHIFT                                    11  /* TONE_RATE - [15:11] */
#define CS47L63_TONE_RATE_WIDTH                                     5  /* TONE_RATE - [15:11] */
#define CS47L63_TONE_OFFSET                                0x00000300  /* TONE_OFFSET - [9:8] */
#define CS47L63_TONE_OFFSET_MASK                           0x00000300  /* TONE_OFFSET - [9:8] */
#define CS47L63_TONE_OFFSET_SHIFT                                   8  /* TONE_OFFSET - [9:8] */
#define CS47L63_TONE_OFFSET_WIDTH                                   2  /* TONE_OFFSET - [9:8] */
#define CS47L63_TONE2_OVD                                  0x00000020  /* TONE2_OVD */
#define CS47L63_TONE2_OVD_MASK                             0x00000020  /* TONE2_OVD */
#define CS47L63_TONE2_OVD_SHIFT                                     5  /* TONE2_OVD */
#define CS47L63_TONE2_OVD_WIDTH                                     1  /* TONE2_OVD */
#define CS47L63_TONE1_OVD                                  0x00000010  /* TONE1_OVD */
#define CS47L63_TONE1_OVD_MASK                             0x00000010  /* TONE1_OVD */
#define CS47L63_TONE1_OVD_SHIFT                                     4  /* TONE1_OVD */
#define CS47L63_TONE1_OVD_WIDTH                                     1  /* TONE1_OVD */
#define CS47L63_TONE2_EN                                   0x00000002  /* TONE2_EN */
#define CS47L63_TONE2_EN_MASK                              0x00000002  /* TONE2_EN */
#define CS47L63_TONE2_EN_SHIFT                                      1  /* TONE2_EN */
#define CS47L63_TONE2_EN_WIDTH                                      1  /* TONE2_EN */
#define CS47L63_TONE1_EN                                   0x00000001  /* TONE1_EN */
#define CS47L63_TONE1_EN_MASK                              0x00000001  /* TONE1_EN */
#define CS47L63_TONE1_EN_SHIFT                                      0  /* TONE1_EN */
#define CS47L63_TONE1_EN_WIDTH                                      1  /* TONE1_EN */

/*
 * R589 (0xB004) - TONE_GENERATOR2
 */
#define CS47L63_TONE1_LVL_MASK                             0x00FFFFFF  /* TONE1_LVL - [23:0] */
#define CS47L63_TONE1_LVL_SHIFT                                     0  /* TONE1_LVL - [23:0] */
#define CS47L63_TONE1_LVL_WIDTH                                    24  /* TONE1_LVL - [23:0] */

/*
 * R590 (0xB008) - TONE_GENERATOR3
 */
#define CS47L63_TONE2_LVL_MASK                             0x00FFFFFF  /* TONE2_LVL - [23:0] */
#define CS47L63_TONE2_LVL_SHIFT                                     0  /* TONE2_LVL - [23:0] */
#define CS47L63_TONE2_LVL_WIDTH                                    24  /* TONE2_LVL - [23:0] */

/*
 * R591 (0xB400) - Comfort_Noise_Generator
 */
#define CS47L63_NOISE_GEN_RATE                             0x0000F800  /* NOISE_GEN_RATE - [15:11] */
#define CS47L63_NOISE_GEN_RATE_MASK                        0x0000F800  /* NOISE_GEN_RATE - [15:11] */
#define CS47L63_NOISE_GEN_RATE_SHIFT                               11  /* NOISE_GEN_RATE - [15:11] */
#define CS47L63_NOISE_GEN_RATE_WIDTH                                5  /* NOISE_GEN_RATE - [15:11] */
#define CS47L63_NOISE_GEN_EN                               0x00000020  /* NOISE_GEN_EN */
#define CS47L63_NOISE_GEN_EN_MASK                          0x00000020  /* NOISE_GEN_EN */
#define CS47L63_NOISE_GEN_EN_SHIFT                                  5  /* NOISE_GEN_EN */
#define CS47L63_NOISE_GEN_EN_WIDTH                                  1  /* NOISE_GEN_EN */
#define CS47L63_NOISE_GEN_GAIN                             0x0000001F  /* NOISE_GEN_GAIN - [4:0] */
#define CS47L63_NOISE_GEN_GAIN_MASK                        0x0000001F  /* NOISE_GEN_GAIN - [4:0] */
#define CS47L63_NOISE_GEN_GAIN_SHIFT                                0  /* NOISE_GEN_GAIN - [4:0] */
#define CS47L63_NOISE_GEN_GAIN_WIDTH                                5  /* NOISE_GEN_GAIN - [4:0] */

/*
 * R592 (0xC000) - PWM_Drive_1
 */
#define CS47L63_PWM_RATE                                   0x0000F800  /* PWM_RATE - [15:11] */
#define CS47L63_PWM_RATE_MASK                              0x0000F800  /* PWM_RATE - [15:11] */
#define CS47L63_PWM_RATE_SHIFT                                     11  /* PWM_RATE - [15:11] */
#define CS47L63_PWM_RATE_WIDTH                                      5  /* PWM_RATE - [15:11] */
#define CS47L63_PWM_CLK_SEL                                0x00000700  /* PWM_CLK_SEL - [10:8] */
#define CS47L63_PWM_CLK_SEL_MASK                           0x00000700  /* PWM_CLK_SEL - [10:8] */
#define CS47L63_PWM_CLK_SEL_SHIFT                                   8  /* PWM_CLK_SEL - [10:8] */
#define CS47L63_PWM_CLK_SEL_WIDTH                                   3  /* PWM_CLK_SEL - [10:8] */
#define CS47L63_PWM2_OVD                                   0x00000020  /* PWM2_OVD */
#define CS47L63_PWM2_OVD_MASK                              0x00000020  /* PWM2_OVD */
#define CS47L63_PWM2_OVD_SHIFT                                      5  /* PWM2_OVD */
#define CS47L63_PWM2_OVD_WIDTH                                      1  /* PWM2_OVD */
#define CS47L63_PWM1_OVD                                   0x00000010  /* PWM1_OVD */
#define CS47L63_PWM1_OVD_MASK                              0x00000010  /* PWM1_OVD */
#define CS47L63_PWM1_OVD_SHIFT                                      4  /* PWM1_OVD */
#define CS47L63_PWM1_OVD_WIDTH                                      1  /* PWM1_OVD */
#define CS47L63_PWM2_EN                                    0x00000002  /* PWM2_EN */
#define CS47L63_PWM2_EN_MASK                               0x00000002  /* PWM2_EN */
#define CS47L63_PWM2_EN_SHIFT                                       1  /* PWM2_EN */
#define CS47L63_PWM2_EN_WIDTH                                       1  /* PWM2_EN */
#define CS47L63_PWM1_EN                                    0x00000001  /* PWM1_EN */
#define CS47L63_PWM1_EN_MASK                               0x00000001  /* PWM1_EN */
#define CS47L63_PWM1_EN_SHIFT                                       0  /* PWM1_EN */
#define CS47L63_PWM1_EN_WIDTH                                       1  /* PWM1_EN */

/*
 * R593 (0xC004) - PWM_Drive_2
 */
#define CS47L63_PWM1_LVL_MASK                              0x000003FF  /* PWM1_LVL - [9:0] */
#define CS47L63_PWM1_LVL_SHIFT                                      0  /* PWM1_LVL - [9:0] */
#define CS47L63_PWM1_LVL_WIDTH                                     10  /* PWM1_LVL - [9:0] */

/*
 * R594 (0xC008) - PWM_Drive_3
 */
#define CS47L63_PWM2_LVL_MASK                              0x000003FF  /* PWM2_LVL - [9:0] */
#define CS47L63_PWM2_LVL_SHIFT                                      0  /* PWM2_LVL - [9:0] */
#define CS47L63_PWM2_LVL_WIDTH                                     10  /* PWM2_LVL - [9:0] */

/*
 * R595 (0xC800) - ANC_CTRL_1
 */
#define CS47L63_ANC_EXT_NG_CLR                             0x00000080  /* ANC_EXT_NG_CLR */
#define CS47L63_ANC_EXT_NG_CLR_MASK                        0x00000080  /* ANC_EXT_NG_CLR */
#define CS47L63_ANC_EXT_NG_CLR_SHIFT                                7  /* ANC_EXT_NG_CLR */
#define CS47L63_ANC_EXT_NG_CLR_WIDTH                                1  /* ANC_EXT_NG_CLR */
#define CS47L63_ANC_EXT_NG_SET                             0x00000040  /* ANC_EXT_NG_SET */
#define CS47L63_ANC_EXT_NG_SET_MASK                        0x00000040  /* ANC_EXT_NG_SET */
#define CS47L63_ANC_EXT_NG_SET_SHIFT                                6  /* ANC_EXT_NG_SET */
#define CS47L63_ANC_EXT_NG_SET_WIDTH                                1  /* ANC_EXT_NG_SET */
#define CS47L63_ANC_NG_CLK_CLR                             0x00000008  /* ANC_NG_CLK_CLR */
#define CS47L63_ANC_NG_CLK_CLR_MASK                        0x00000008  /* ANC_NG_CLK_CLR */
#define CS47L63_ANC_NG_CLK_CLR_SHIFT                                3  /* ANC_NG_CLK_CLR */
#define CS47L63_ANC_NG_CLK_CLR_WIDTH                                1  /* ANC_NG_CLK_CLR */
#define CS47L63_ANC_NG_CLK_SET                             0x00000004  /* ANC_NG_CLK_SET */
#define CS47L63_ANC_NG_CLK_SET_MASK                        0x00000004  /* ANC_NG_CLK_SET */
#define CS47L63_ANC_NG_CLK_SET_SHIFT                                2  /* ANC_NG_CLK_SET */
#define CS47L63_ANC_NG_CLK_SET_WIDTH                                1  /* ANC_NG_CLK_SET */
#define CS47L63_ANC_L_CLK_CLR                              0x00000002  /* ANC_L_CLK_CLR */
#define CS47L63_ANC_L_CLK_CLR_MASK                         0x00000002  /* ANC_L_CLK_CLR */
#define CS47L63_ANC_L_CLK_CLR_SHIFT                                 1  /* ANC_L_CLK_CLR */
#define CS47L63_ANC_L_CLK_CLR_WIDTH                                 1  /* ANC_L_CLK_CLR */
#define CS47L63_ANC_L_CLK_SET                              0x00000001  /* ANC_L_CLK_SET */
#define CS47L63_ANC_L_CLK_SET_MASK                         0x00000001  /* ANC_L_CLK_SET */
#define CS47L63_ANC_L_CLK_SET_SHIFT                                 0  /* ANC_L_CLK_SET */
#define CS47L63_ANC_L_CLK_SET_WIDTH                                 1  /* ANC_L_CLK_SET */

/*
 * R596 (0xC804) - ANC_CTRL_2
 */
#define CS47L63_ANCMON_L_RATE                              0x0000F800  /* ANCMON_L_RATE - [15:11] */
#define CS47L63_ANCMON_L_RATE_MASK                         0x0000F800  /* ANCMON_L_RATE - [15:11] */
#define CS47L63_ANCMON_L_RATE_SHIFT                                11  /* ANCMON_L_RATE - [15:11] */
#define CS47L63_ANCMON_L_RATE_WIDTH                                 5  /* ANCMON_L_RATE - [15:11] */
#define CS47L63_ANC_DSP_STS                                0x00000007  /* ANC_DSP_STS - [2:0] */
#define CS47L63_ANC_DSP_STS_MASK                           0x00000007  /* ANC_DSP_STS - [2:0] */
#define CS47L63_ANC_DSP_STS_SHIFT                                   0  /* ANC_DSP_STS - [2:0] */
#define CS47L63_ANC_DSP_STS_WIDTH                                   3  /* ANC_DSP_STS - [2:0] */

/*
 * R597 (0xC808) - ANC_CTRL_3
 */
#define CS47L63_ANC_PDMMUX_EN                              0x00000002  /* ANC_PDMMUX_EN */
#define CS47L63_ANC_PDMMUX_EN_MASK                         0x00000002  /* ANC_PDMMUX_EN */
#define CS47L63_ANC_PDMMUX_EN_SHIFT                                 1  /* ANC_PDMMUX_EN */
#define CS47L63_ANC_PDMMUX_EN_WIDTH                                 1  /* ANC_PDMMUX_EN */
#define CS47L63_ANC_SWAP_CHAN                              0x00000001  /* ANC_SWAP_CHAN */
#define CS47L63_ANC_SWAP_CHAN_MASK                         0x00000001  /* ANC_SWAP_CHAN */
#define CS47L63_ANC_SWAP_CHAN_SHIFT                                 0  /* ANC_SWAP_CHAN */
#define CS47L63_ANC_SWAP_CHAN_WIDTH                                 1  /* ANC_SWAP_CHAN */

/*
 * R598 (0xC900) - ANC_CTRL_4
 */
#define CS47L63_ANC_CIC_SHIFT_MASK                         0x0000003F  /* ANC_CIC_SHIFT - [5:0] */
#define CS47L63_ANC_CIC_SHIFT_SHIFT                                 0  /* ANC_CIC_SHIFT - [5:0] */
#define CS47L63_ANC_CIC_SHIFT_WIDTH                                 6  /* ANC_CIC_SHIFT - [5:0] */

/*
 * R599 (0xC904) - ANC_CTRL_5
 */
#define CS47L63_ANC_CIC_COUNT_LOAD_MASK                    0x0000FFFF  /* ANC_CIC_COUNT_LOAD - [15:0] */
#define CS47L63_ANC_CIC_COUNT_LOAD_SHIFT                            0  /* ANC_CIC_COUNT_LOAD - [15:0] */
#define CS47L63_ANC_CIC_COUNT_LOAD_WIDTH                           16  /* ANC_CIC_COUNT_LOAD - [15:0] */

/*
 * R600 (0xC908) - ANC_CTRL_6
 */
#define CS47L63_ANC_WF_SHIFT_MASK                          0x00000007  /* ANC_WF_SHIFT - [2:0] */
#define CS47L63_ANC_WF_SHIFT_SHIFT                                  0  /* ANC_WF_SHIFT - [2:0] */
#define CS47L63_ANC_WF_SHIFT_WIDTH                                  3  /* ANC_WF_SHIFT - [2:0] */

/*
 * R601 (0xC90C) - ANC_CTRL_7
 */
#define CS47L63_ANC_NG_ATK_SHIFT_MASK                      0x0000001F  /* ANC_NG_ATK_SHIFT - [4:0] */
#define CS47L63_ANC_NG_ATK_SHIFT_SHIFT                              0  /* ANC_NG_ATK_SHIFT - [4:0] */
#define CS47L63_ANC_NG_ATK_SHIFT_WIDTH                              5  /* ANC_NG_ATK_SHIFT - [4:0] */

/*
 * R602 (0xC910) - ANC_CTRL_8
 */
#define CS47L63_ANC_NG_DCY_SHIFT_MASK                      0x0000001F  /* ANC_NG_DCY_SHIFT - [4:0] */
#define CS47L63_ANC_NG_DCY_SHIFT_SHIFT                              0  /* ANC_NG_DCY_SHIFT - [4:0] */
#define CS47L63_ANC_NG_DCY_SHIFT_WIDTH                              5  /* ANC_NG_DCY_SHIFT - [4:0] */

/*
 * R603 (0xC914) - ANC_CTRL_9
 */
#define CS47L63_ANC_NG_THR_INDEX_MASK                      0x0000001F  /* ANC_NG_THR_INDEX - [4:0] */
#define CS47L63_ANC_NG_THR_INDEX_SHIFT                              0  /* ANC_NG_THR_INDEX - [4:0] */
#define CS47L63_ANC_NG_THR_INDEX_WIDTH                              5  /* ANC_NG_THR_INDEX - [4:0] */

/*
 * R604 (0xC918) - ANC_CTRL_10
 */
#define CS47L63_ANC_NG_SLOPE_SEL_MASK                      0x00000001  /* ANC_NG_SLOPE_SEL */
#define CS47L63_ANC_NG_SLOPE_SEL_SHIFT                              0  /* ANC_NG_SLOPE_SEL */
#define CS47L63_ANC_NG_SLOPE_SEL_WIDTH                              1  /* ANC_NG_SLOPE_SEL */

/*
 * R605 (0xC91C) - ANC_CTRL_11
 */
#define CS47L63_ANC_NG_BYPASS_CLR                          0x00000002  /* ANC_NG_BYPASS_CLR */
#define CS47L63_ANC_NG_BYPASS_CLR_MASK                     0x00000002  /* ANC_NG_BYPASS_CLR */
#define CS47L63_ANC_NG_BYPASS_CLR_SHIFT                             1  /* ANC_NG_BYPASS_CLR */
#define CS47L63_ANC_NG_BYPASS_CLR_WIDTH                             1  /* ANC_NG_BYPASS_CLR */
#define CS47L63_ANC_NG_BYPASS_SET                          0x00000001  /* ANC_NG_BYPASS_SET */
#define CS47L63_ANC_NG_BYPASS_SET_MASK                     0x00000001  /* ANC_NG_BYPASS_SET */
#define CS47L63_ANC_NG_BYPASS_SET_SHIFT                             0  /* ANC_NG_BYPASS_SET */
#define CS47L63_ANC_NG_BYPASS_SET_WIDTH                             1  /* ANC_NG_BYPASS_SET */

/*
 * R606 (0xC920) - ANC_CTRL_12
 */
#define CS47L63_ANC_INT_NG_GAIN_MASK                       0x000001FF  /* ANC_INT_NG_GAIN - [8:0] */
#define CS47L63_ANC_INT_NG_GAIN_SHIFT                               0  /* ANC_INT_NG_GAIN - [8:0] */
#define CS47L63_ANC_INT_NG_GAIN_WIDTH                               9  /* ANC_INT_NG_GAIN - [8:0] */

/*
 * R607 (0xC924) - ANC_CTRL_13
 */
#define CS47L63_ANC_EXT_NG_GAIN_MASK                       0x000001FF  /* ANC_EXT_NG_GAIN - [8:0] */
#define CS47L63_ANC_EXT_NG_GAIN_SHIFT                               0  /* ANC_EXT_NG_GAIN - [8:0] */
#define CS47L63_ANC_EXT_NG_GAIN_WIDTH                               9  /* ANC_EXT_NG_GAIN - [8:0] */

/*
 * R608 (0xCA00) - ANC_L_CTRL_1
 */
#define CS47L63_ANC_L_SLIM_CLR                             0x00000080  /* ANC_L_SLIM_CLR */
#define CS47L63_ANC_L_SLIM_CLR_MASK                        0x00000080  /* ANC_L_SLIM_CLR */
#define CS47L63_ANC_L_SLIM_CLR_SHIFT                                7  /* ANC_L_SLIM_CLR */
#define CS47L63_ANC_L_SLIM_CLR_WIDTH                                1  /* ANC_L_SLIM_CLR */
#define CS47L63_ANC_L_SLIM_SET                             0x00000040  /* ANC_L_SLIM_SET */
#define CS47L63_ANC_L_SLIM_SET_MASK                        0x00000040  /* ANC_L_SLIM_SET */
#define CS47L63_ANC_L_SLIM_SET_SHIFT                                6  /* ANC_L_SLIM_SET */
#define CS47L63_ANC_L_SLIM_SET_WIDTH                                1  /* ANC_L_SLIM_SET */
#define CS47L63_ANC_L_LIMITER_LHPF_CLR                     0x00000020  /* ANC_L_LIMITER_LHPF_CLR */
#define CS47L63_ANC_L_LIMITER_LHPF_CLR_MASK                0x00000020  /* ANC_L_LIMITER_LHPF_CLR */
#define CS47L63_ANC_L_LIMITER_LHPF_CLR_SHIFT                        5  /* ANC_L_LIMITER_LHPF_CLR */
#define CS47L63_ANC_L_LIMITER_LHPF_CLR_WIDTH                        1  /* ANC_L_LIMITER_LHPF_CLR */
#define CS47L63_ANC_L_LIMITER_LHPF_SET                     0x00000010  /* ANC_L_LIMITER_LHPF_SET */
#define CS47L63_ANC_L_LIMITER_LHPF_SET_MASK                0x00000010  /* ANC_L_LIMITER_LHPF_SET */
#define CS47L63_ANC_L_LIMITER_LHPF_SET_SHIFT                        4  /* ANC_L_LIMITER_LHPF_SET */
#define CS47L63_ANC_L_LIMITER_LHPF_SET_WIDTH                        1  /* ANC_L_LIMITER_LHPF_SET */
#define CS47L63_ANC_L_LIMITER_BYPASS_CLR                   0x00000008  /* ANC_L_LIMITER_BYPASS_CLR */
#define CS47L63_ANC_L_LIMITER_BYPASS_CLR_MASK              0x00000008  /* ANC_L_LIMITER_BYPASS_CLR */
#define CS47L63_ANC_L_LIMITER_BYPASS_CLR_SHIFT                      3  /* ANC_L_LIMITER_BYPASS_CLR */
#define CS47L63_ANC_L_LIMITER_BYPASS_CLR_WIDTH                      1  /* ANC_L_LIMITER_BYPASS_CLR */
#define CS47L63_ANC_L_LIMITER_BYPASS_SET                   0x00000004  /* ANC_L_LIMITER_BYPASS_SET */
#define CS47L63_ANC_L_LIMITER_BYPASS_SET_MASK              0x00000004  /* ANC_L_LIMITER_BYPASS_SET */
#define CS47L63_ANC_L_LIMITER_BYPASS_SET_SHIFT                      2  /* ANC_L_LIMITER_BYPASS_SET */
#define CS47L63_ANC_L_LIMITER_BYPASS_SET_WIDTH                      1  /* ANC_L_LIMITER_BYPASS_SET */
#define CS47L63_ANC_L_FILT_CLR                             0x00000002  /* ANC_L_FILT_CLR */
#define CS47L63_ANC_L_FILT_CLR_MASK                        0x00000002  /* ANC_L_FILT_CLR */
#define CS47L63_ANC_L_FILT_CLR_SHIFT                                1  /* ANC_L_FILT_CLR */
#define CS47L63_ANC_L_FILT_CLR_WIDTH                                1  /* ANC_L_FILT_CLR */
#define CS47L63_ANC_L_FILT_SET                             0x00000001  /* ANC_L_FILT_SET */
#define CS47L63_ANC_L_FILT_SET_MASK                        0x00000001  /* ANC_L_FILT_SET */
#define CS47L63_ANC_L_FILT_SET_SHIFT                                0  /* ANC_L_FILT_SET */
#define CS47L63_ANC_L_FILT_SET_WIDTH                                1  /* ANC_L_FILT_SET */

/*
 * R609 (0xCA04) - ANC_L_CTRL_2
 */
#define CS47L63_ANC_L_MIC_SRC_MASK                         0x0000000C  /* ANC_L_MIC_SRC - [3:2] */
#define CS47L63_ANC_L_MIC_SRC_SHIFT                                 2  /* ANC_L_MIC_SRC - [3:2] */
#define CS47L63_ANC_L_MIC_SRC_WIDTH                                 2  /* ANC_L_MIC_SRC - [3:2] */

/*
 * R610 (0xCA08) - ANC_L_CTRL_3
 */
#define CS47L63_ANC_L_NC_CIC_SHIFT_MASK                    0x0000001F  /* ANC_L_NC_CIC_SHIFT - [4:0] */
#define CS47L63_ANC_L_NC_CIC_SHIFT_SHIFT                            0  /* ANC_L_NC_CIC_SHIFT - [4:0] */
#define CS47L63_ANC_L_NC_CIC_SHIFT_WIDTH                            5  /* ANC_L_NC_CIC_SHIFT - [4:0] */

/*
 * R611 (0xCA0C) - ANC_L_CTRL_4
 */
#define CS47L63_ANC_L_NC_CIC_COUNT_LOAD_MASK               0x0000001F  /* ANC_L_NC_CIC_COUNT_LOAD - [4:0] */
#define CS47L63_ANC_L_NC_CIC_COUNT_LOAD_SHIFT                       0  /* ANC_L_NC_CIC_COUNT_LOAD - [4:0] */
#define CS47L63_ANC_L_NC_CIC_COUNT_LOAD_WIDTH                       5  /* ANC_L_NC_CIC_COUNT_LOAD - [4:0] */

/*
 * R612 (0xCA10) - ANC_L_CTRL_5
 */
#define CS47L63_ANC_L_HPF_SHIFT                            0x000001E0  /* ANC_L_HPF_SHIFT - [8:5] */
#define CS47L63_ANC_L_HPF_SHIFT_MASK                       0x000001E0  /* ANC_L_HPF_SHIFT - [8:5] */
#define CS47L63_ANC_L_HPF_SHIFT_SHIFT                               5  /* ANC_L_HPF_SHIFT - [8:5] */
#define CS47L63_ANC_L_HPF_SHIFT_WIDTH                               4  /* ANC_L_HPF_SHIFT - [8:5] */
#define CS47L63_ANC_L_HPF_MUL                              0x0000001F  /* ANC_L_HPF_MUL - [4:0] */
#define CS47L63_ANC_L_HPF_MUL_MASK                         0x0000001F  /* ANC_L_HPF_MUL - [4:0] */
#define CS47L63_ANC_L_HPF_MUL_SHIFT                                 0  /* ANC_L_HPF_MUL - [4:0] */
#define CS47L63_ANC_L_HPF_MUL_WIDTH                                 5  /* ANC_L_HPF_MUL - [4:0] */

/*
 * R613 (0xCA14) - ANC_L_CTRL_6
 */
#define CS47L63_ANC_L_CAL_GAIN_SHIFT_MASK                  0x0000001F  /* ANC_L_CAL_GAIN_SHIFT - [4:0] */
#define CS47L63_ANC_L_CAL_GAIN_SHIFT_SHIFT                          0  /* ANC_L_CAL_GAIN_SHIFT - [4:0] */
#define CS47L63_ANC_L_CAL_GAIN_SHIFT_WIDTH                          5  /* ANC_L_CAL_GAIN_SHIFT - [4:0] */

/*
 * R614 (0xCA18) - ANC_L_CTRL_7
 */
#define CS47L63_ANC_L_CAL_GAIN_MUL_MASK                    0x0000003F  /* ANC_L_CAL_GAIN_MUL - [5:0] */
#define CS47L63_ANC_L_CAL_GAIN_MUL_SHIFT                            0  /* ANC_L_CAL_GAIN_MUL - [5:0] */
#define CS47L63_ANC_L_CAL_GAIN_MUL_WIDTH                            6  /* ANC_L_CAL_GAIN_MUL - [5:0] */

/*
 * R615 (0xCA1C) - ANC_L_CTRL_8
 */
#define CS47L63_ANC_L_IIR_GAIN_SHIFT_MASK                  0x0000000F  /* ANC_L_IIR_GAIN_SHIFT - [3:0] */
#define CS47L63_ANC_L_IIR_GAIN_SHIFT_SHIFT                          0  /* ANC_L_IIR_GAIN_SHIFT - [3:0] */
#define CS47L63_ANC_L_IIR_GAIN_SHIFT_WIDTH                          4  /* ANC_L_IIR_GAIN_SHIFT - [3:0] */

/*
 * R616 (0xCA20) - ANC_L_CTRL_9
 */
#define CS47L63_ANC_L_IIR_GAIN_UPD                         0x00000002  /* ANC_L_IIR_GAIN_UPD */
#define CS47L63_ANC_L_IIR_GAIN_UPD_MASK                    0x00000002  /* ANC_L_IIR_GAIN_UPD */
#define CS47L63_ANC_L_IIR_GAIN_UPD_SHIFT                            1  /* ANC_L_IIR_GAIN_UPD */
#define CS47L63_ANC_L_IIR_GAIN_UPD_WIDTH                            1  /* ANC_L_IIR_GAIN_UPD */
#define CS47L63_ANC_L_CAL_GAIN_UPD                         0x00000001  /* ANC_L_CAL_GAIN_UPD */
#define CS47L63_ANC_L_CAL_GAIN_UPD_MASK                    0x00000001  /* ANC_L_CAL_GAIN_UPD */
#define CS47L63_ANC_L_CAL_GAIN_UPD_SHIFT                            0  /* ANC_L_CAL_GAIN_UPD */
#define CS47L63_ANC_L_CAL_GAIN_UPD_WIDTH                            1  /* ANC_L_CAL_GAIN_UPD */

/*
 * R617 (0xCA24) - ANC_L_CTRL_10
 */
#define CS47L63_ANC_L_CAL_MASK_MASK                        0x0000000F  /* ANC_L_CAL_MASK - [3:0] */
#define CS47L63_ANC_L_CAL_MASK_SHIFT                                0  /* ANC_L_CAL_MASK - [3:0] */
#define CS47L63_ANC_L_CAL_MASK_WIDTH                                4  /* ANC_L_CAL_MASK - [3:0] */

/*
 * R618 (0xCA28) - ANC_L_CTRL_11
 */
#define CS47L63_ANC_L_IIR_MASK_MASK                        0x0000000F  /* ANC_L_IIR_MASK - [3:0] */
#define CS47L63_ANC_L_IIR_MASK_SHIFT                                0  /* ANC_L_IIR_MASK - [3:0] */
#define CS47L63_ANC_L_IIR_MASK_WIDTH                                4  /* ANC_L_IIR_MASK - [3:0] */

/*
 * R619 (0xCA2C) - ANC_L_CTRL_12
 */
#define CS47L63_ANC_L_LFL_MASK_MASK                        0x0000000F  /* ANC_L_LFL_MASK - [3:0] */
#define CS47L63_ANC_L_LFL_MASK_SHIFT                                0  /* ANC_L_LFL_MASK - [3:0] */
#define CS47L63_ANC_L_LFL_MASK_WIDTH                                4  /* ANC_L_LFL_MASK - [3:0] */

/*
 * R620 (0xCA30) - ANC_L_CTRL_13
 */
#define CS47L63_ANC_L_IIR_PF_BP_MASK                       0x000001FF  /* ANC_L_IIR_PF_BP - [8:0] */
#define CS47L63_ANC_L_IIR_PF_BP_SHIFT                               0  /* ANC_L_IIR_PF_BP - [8:0] */
#define CS47L63_ANC_L_IIR_PF_BP_WIDTH                               9  /* ANC_L_IIR_PF_BP - [8:0] */

/*
 * R621 (0xCA34) - ANC_L_CTRL_14
 */
#define CS47L63_ANC_L_IIR_PF_BPS_MASK                      0x0000003F  /* ANC_L_IIR_PF_BPS - [5:0] */
#define CS47L63_ANC_L_IIR_PF_BPS_SHIFT                              0  /* ANC_L_IIR_PF_BPS - [5:0] */
#define CS47L63_ANC_L_IIR_PF_BPS_WIDTH                              6  /* ANC_L_IIR_PF_BPS - [5:0] */

/*
 * R622 (0xCA38) - ANC_L_CTRL_15
 */
#define CS47L63_ANC_L_IIR_PF4_B1_MASK                      0x000001FF  /* ANC_L_IIR_PF4_B1 - [8:0] */
#define CS47L63_ANC_L_IIR_PF4_B1_SHIFT                              0  /* ANC_L_IIR_PF4_B1 - [8:0] */
#define CS47L63_ANC_L_IIR_PF4_B1_WIDTH                              9  /* ANC_L_IIR_PF4_B1 - [8:0] */

/*
 * R623 (0xCA3C) - ANC_L_CTRL_16
 */
#define CS47L63_ANC_L_IIR_PF4_BS1_MASK                     0x0000003F  /* ANC_L_IIR_PF4_BS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF4_BS1_SHIFT                             0  /* ANC_L_IIR_PF4_BS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF4_BS1_WIDTH                             6  /* ANC_L_IIR_PF4_BS1 - [5:0] */

/*
 * R624 (0xCA40) - ANC_L_CTRL_17
 */
#define CS47L63_ANC_L_IIR_PF4_B0_MASK                      0x000001FF  /* ANC_L_IIR_PF4_B0 - [8:0] */
#define CS47L63_ANC_L_IIR_PF4_B0_SHIFT                              0  /* ANC_L_IIR_PF4_B0 - [8:0] */
#define CS47L63_ANC_L_IIR_PF4_B0_WIDTH                              9  /* ANC_L_IIR_PF4_B0 - [8:0] */

/*
 * R625 (0xCA44) - ANC_L_CTRL_18
 */
#define CS47L63_ANC_L_IIR_PF4_BS0_MASK                     0x0000003F  /* ANC_L_IIR_PF4_BS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF4_BS0_SHIFT                             0  /* ANC_L_IIR_PF4_BS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF4_BS0_WIDTH                             6  /* ANC_L_IIR_PF4_BS0 - [5:0] */

/*
 * R626 (0xCA48) - ANC_L_CTRL_19
 */
#define CS47L63_ANC_L_IIR_PF4_H1_MASK                      0x000000FF  /* ANC_L_IIR_PF4_H1 - [7:0] */
#define CS47L63_ANC_L_IIR_PF4_H1_SHIFT                              0  /* ANC_L_IIR_PF4_H1 - [7:0] */
#define CS47L63_ANC_L_IIR_PF4_H1_WIDTH                              8  /* ANC_L_IIR_PF4_H1 - [7:0] */

/*
 * R627 (0xCA4C) - ANC_L_CTRL_20
 */
#define CS47L63_ANC_L_IIR_PF4_HS1_MASK                     0x0000003F  /* ANC_L_IIR_PF4_HS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF4_HS1_SHIFT                             0  /* ANC_L_IIR_PF4_HS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF4_HS1_WIDTH                             6  /* ANC_L_IIR_PF4_HS1 - [5:0] */

/*
 * R628 (0xCA50) - ANC_L_CTRL_21
 */
#define CS47L63_ANC_L_IIR_PF4_H0_MASK                      0x000000FF  /* ANC_L_IIR_PF4_H0 - [7:0] */
#define CS47L63_ANC_L_IIR_PF4_H0_SHIFT                              0  /* ANC_L_IIR_PF4_H0 - [7:0] */
#define CS47L63_ANC_L_IIR_PF4_H0_WIDTH                              8  /* ANC_L_IIR_PF4_H0 - [7:0] */

/*
 * R629 (0xCA54) - ANC_L_CTRL_22
 */
#define CS47L63_ANC_L_IIR_PF4_HS0_MASK                     0x0000003F  /* ANC_L_IIR_PF4_HS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF4_HS0_SHIFT                             0  /* ANC_L_IIR_PF4_HS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF4_HS0_WIDTH                             6  /* ANC_L_IIR_PF4_HS0 - [5:0] */

/*
 * R630 (0xCA58) - ANC_L_CTRL_23
 */
#define CS47L63_ANC_L_IIR_PF3_B1_MASK                      0x000001FF  /* ANC_L_IIR_PF3_B1 - [8:0] */
#define CS47L63_ANC_L_IIR_PF3_B1_SHIFT                              0  /* ANC_L_IIR_PF3_B1 - [8:0] */
#define CS47L63_ANC_L_IIR_PF3_B1_WIDTH                              9  /* ANC_L_IIR_PF3_B1 - [8:0] */

/*
 * R631 (0xCA5C) - ANC_L_CTRL_24
 */
#define CS47L63_ANC_L_IIR_PF3_BS1_MASK                     0x0000003F  /* ANC_L_IIR_PF3_BS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF3_BS1_SHIFT                             0  /* ANC_L_IIR_PF3_BS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF3_BS1_WIDTH                             6  /* ANC_L_IIR_PF3_BS1 - [5:0] */

/*
 * R632 (0xCA60) - ANC_L_CTRL_25
 */
#define CS47L63_ANC_L_IIR_PF3_B0_MASK                      0x000001FF  /* ANC_L_IIR_PF3_B0 - [8:0] */
#define CS47L63_ANC_L_IIR_PF3_B0_SHIFT                              0  /* ANC_L_IIR_PF3_B0 - [8:0] */
#define CS47L63_ANC_L_IIR_PF3_B0_WIDTH                              9  /* ANC_L_IIR_PF3_B0 - [8:0] */

/*
 * R633 (0xCA64) - ANC_L_CTRL_26
 */
#define CS47L63_ANC_L_IIR_PF3_BS0_MASK                     0x0000003F  /* ANC_L_IIR_PF3_BS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF3_BS0_SHIFT                             0  /* ANC_L_IIR_PF3_BS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF3_BS0_WIDTH                             6  /* ANC_L_IIR_PF3_BS0 - [5:0] */

/*
 * R634 (0xCA68) - ANC_L_CTRL_27
 */
#define CS47L63_ANC_L_IIR_PF3_H1_MASK                      0x000000FF  /* ANC_L_IIR_PF3_H1 - [7:0] */
#define CS47L63_ANC_L_IIR_PF3_H1_SHIFT                              0  /* ANC_L_IIR_PF3_H1 - [7:0] */
#define CS47L63_ANC_L_IIR_PF3_H1_WIDTH                              8  /* ANC_L_IIR_PF3_H1 - [7:0] */

/*
 * R635 (0xCA6C) - ANC_L_CTRL_28
 */
#define CS47L63_ANC_L_IIR_PF3_HS1_MASK                     0x0000003F  /* ANC_L_IIR_PF3_HS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF3_HS1_SHIFT                             0  /* ANC_L_IIR_PF3_HS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF3_HS1_WIDTH                             6  /* ANC_L_IIR_PF3_HS1 - [5:0] */

/*
 * R636 (0xCA70) - ANC_L_CTRL_29
 */
#define CS47L63_ANC_L_IIR_PF3_H0_MASK                      0x000000FF  /* ANC_L_IIR_PF3_H0 - [7:0] */
#define CS47L63_ANC_L_IIR_PF3_H0_SHIFT                              0  /* ANC_L_IIR_PF3_H0 - [7:0] */
#define CS47L63_ANC_L_IIR_PF3_H0_WIDTH                              8  /* ANC_L_IIR_PF3_H0 - [7:0] */

/*
 * R637 (0xCA74) - ANC_L_CTRL_30
 */
#define CS47L63_ANC_L_IIR_PF3_HS0_MASK                     0x0000003F  /* ANC_L_IIR_PF3_HS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF3_HS0_SHIFT                             0  /* ANC_L_IIR_PF3_HS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF3_HS0_WIDTH                             6  /* ANC_L_IIR_PF3_HS0 - [5:0] */

/*
 * R638 (0xCA78) - ANC_L_CTRL_31
 */
#define CS47L63_ANC_L_IIR_PF2_B1_MASK                      0x000001FF  /* ANC_L_IIR_PF2_B1 - [8:0] */
#define CS47L63_ANC_L_IIR_PF2_B1_SHIFT                              0  /* ANC_L_IIR_PF2_B1 - [8:0] */
#define CS47L63_ANC_L_IIR_PF2_B1_WIDTH                              9  /* ANC_L_IIR_PF2_B1 - [8:0] */

/*
 * R639 (0xCA7C) - ANC_L_CTRL_32
 */
#define CS47L63_ANC_L_IIR_PF2_BS1_MASK                     0x0000003F  /* ANC_L_IIR_PF2_BS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF2_BS1_SHIFT                             0  /* ANC_L_IIR_PF2_BS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF2_BS1_WIDTH                             6  /* ANC_L_IIR_PF2_BS1 - [5:0] */

/*
 * R640 (0xCA80) - ANC_L_CTRL_33
 */
#define CS47L63_ANC_L_IIR_PF2_B0_MASK                      0x000001FF  /* ANC_L_IIR_PF2_B0 - [8:0] */
#define CS47L63_ANC_L_IIR_PF2_B0_SHIFT                              0  /* ANC_L_IIR_PF2_B0 - [8:0] */
#define CS47L63_ANC_L_IIR_PF2_B0_WIDTH                              9  /* ANC_L_IIR_PF2_B0 - [8:0] */

/*
 * R641 (0xCA84) - ANC_L_CTRL_34
 */
#define CS47L63_ANC_L_IIR_PF2_BS0_MASK                     0x0000003F  /* ANC_L_IIR_PF2_BS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF2_BS0_SHIFT                             0  /* ANC_L_IIR_PF2_BS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF2_BS0_WIDTH                             6  /* ANC_L_IIR_PF2_BS0 - [5:0] */

/*
 * R642 (0xCA88) - ANC_L_CTRL_35
 */
#define CS47L63_ANC_L_IIR_PF2_H1_MASK                      0x000000FF  /* ANC_L_IIR_PF2_H1 - [7:0] */
#define CS47L63_ANC_L_IIR_PF2_H1_SHIFT                              0  /* ANC_L_IIR_PF2_H1 - [7:0] */
#define CS47L63_ANC_L_IIR_PF2_H1_WIDTH                              8  /* ANC_L_IIR_PF2_H1 - [7:0] */

/*
 * R643 (0xCA8C) - ANC_L_CTRL_36
 */
#define CS47L63_ANC_L_IIR_PF2_HS1_MASK                     0x0000003F  /* ANC_L_IIR_PF2_HS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF2_HS1_SHIFT                             0  /* ANC_L_IIR_PF2_HS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF2_HS1_WIDTH                             6  /* ANC_L_IIR_PF2_HS1 - [5:0] */

/*
 * R644 (0xCA90) - ANC_L_CTRL_37
 */
#define CS47L63_ANC_L_IIR_PF2_H0_MASK                      0x000000FF  /* ANC_L_IIR_PF2_H0 - [7:0] */
#define CS47L63_ANC_L_IIR_PF2_H0_SHIFT                              0  /* ANC_L_IIR_PF2_H0 - [7:0] */
#define CS47L63_ANC_L_IIR_PF2_H0_WIDTH                              8  /* ANC_L_IIR_PF2_H0 - [7:0] */

/*
 * R645 (0xCA94) - ANC_L_CTRL_38
 */
#define CS47L63_ANC_L_IIR_PF2_HS0_MASK                     0x0000003F  /* ANC_L_IIR_PF2_HS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF2_HS0_SHIFT                             0  /* ANC_L_IIR_PF2_HS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF2_HS0_WIDTH                             6  /* ANC_L_IIR_PF2_HS0 - [5:0] */

/*
 * R646 (0xCA98) - ANC_L_CTRL_39
 */
#define CS47L63_ANC_L_IIR_PF1_B1_MASK                      0x000001FF  /* ANC_L_IIR_PF1_B1 - [8:0] */
#define CS47L63_ANC_L_IIR_PF1_B1_SHIFT                              0  /* ANC_L_IIR_PF1_B1 - [8:0] */
#define CS47L63_ANC_L_IIR_PF1_B1_WIDTH                              9  /* ANC_L_IIR_PF1_B1 - [8:0] */

/*
 * R647 (0xCA9C) - ANC_L_CTRL_40
 */
#define CS47L63_ANC_L_IIR_PF1_BS1_MASK                     0x0000003F  /* ANC_L_IIR_PF1_BS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF1_BS1_SHIFT                             0  /* ANC_L_IIR_PF1_BS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF1_BS1_WIDTH                             6  /* ANC_L_IIR_PF1_BS1 - [5:0] */

/*
 * R648 (0xCAA0) - ANC_L_CTRL_41
 */
#define CS47L63_ANC_L_IIR_PF1_B0_MASK                      0x000001FF  /* ANC_L_IIR_PF1_B0 - [8:0] */
#define CS47L63_ANC_L_IIR_PF1_B0_SHIFT                              0  /* ANC_L_IIR_PF1_B0 - [8:0] */
#define CS47L63_ANC_L_IIR_PF1_B0_WIDTH                              9  /* ANC_L_IIR_PF1_B0 - [8:0] */

/*
 * R649 (0xCAA4) - ANC_L_CTRL_42
 */
#define CS47L63_ANC_L_IIR_PF1_BS0_MASK                     0x0000003F  /* ANC_L_IIR_PF1_BS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF1_BS0_SHIFT                             0  /* ANC_L_IIR_PF1_BS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF1_BS0_WIDTH                             6  /* ANC_L_IIR_PF1_BS0 - [5:0] */

/*
 * R650 (0xCAA8) - ANC_L_CTRL_43
 */
#define CS47L63_ANC_L_IIR_PF1_H1_MASK                      0x000000FF  /* ANC_L_IIR_PF1_H1 - [7:0] */
#define CS47L63_ANC_L_IIR_PF1_H1_SHIFT                              0  /* ANC_L_IIR_PF1_H1 - [7:0] */
#define CS47L63_ANC_L_IIR_PF1_H1_WIDTH                              8  /* ANC_L_IIR_PF1_H1 - [7:0] */

/*
 * R651 (0xCAAC) - ANC_L_CTRL_44
 */
#define CS47L63_ANC_L_IIR_PF1_HS1_MASK                     0x0000003F  /* ANC_L_IIR_PF1_HS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF1_HS1_SHIFT                             0  /* ANC_L_IIR_PF1_HS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF1_HS1_WIDTH                             6  /* ANC_L_IIR_PF1_HS1 - [5:0] */

/*
 * R652 (0xCAB0) - ANC_L_CTRL_45
 */
#define CS47L63_ANC_L_IIR_PF1_H0_MASK                      0x000000FF  /* ANC_L_IIR_PF1_H0 - [7:0] */
#define CS47L63_ANC_L_IIR_PF1_H0_SHIFT                              0  /* ANC_L_IIR_PF1_H0 - [7:0] */
#define CS47L63_ANC_L_IIR_PF1_H0_WIDTH                              8  /* ANC_L_IIR_PF1_H0 - [7:0] */

/*
 * R653 (0xCAB4) - ANC_L_CTRL_46
 */
#define CS47L63_ANC_L_IIR_PF1_HS0_MASK                     0x0000003F  /* ANC_L_IIR_PF1_HS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF1_HS0_SHIFT                             0  /* ANC_L_IIR_PF1_HS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF1_HS0_WIDTH                             6  /* ANC_L_IIR_PF1_HS0 - [5:0] */

/*
 * R654 (0xCAB8) - ANC_L_CTRL_47
 */
#define CS47L63_ANC_L_IIR_PF0_B1_MASK                      0x000001FF  /* ANC_L_IIR_PF0_B1 - [8:0] */
#define CS47L63_ANC_L_IIR_PF0_B1_SHIFT                              0  /* ANC_L_IIR_PF0_B1 - [8:0] */
#define CS47L63_ANC_L_IIR_PF0_B1_WIDTH                              9  /* ANC_L_IIR_PF0_B1 - [8:0] */

/*
 * R655 (0xCABC) - ANC_L_CTRL_48
 */
#define CS47L63_ANC_L_IIR_PF0_BS1_MASK                     0x0000003F  /* ANC_L_IIR_PF0_BS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF0_BS1_SHIFT                             0  /* ANC_L_IIR_PF0_BS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF0_BS1_WIDTH                             6  /* ANC_L_IIR_PF0_BS1 - [5:0] */

/*
 * R656 (0xCAC0) - ANC_L_CTRL_49
 */
#define CS47L63_ANC_L_IIR_PF0_B0_MASK                      0x000001FF  /* ANC_L_IIR_PF0_B0 - [8:0] */
#define CS47L63_ANC_L_IIR_PF0_B0_SHIFT                              0  /* ANC_L_IIR_PF0_B0 - [8:0] */
#define CS47L63_ANC_L_IIR_PF0_B0_WIDTH                              9  /* ANC_L_IIR_PF0_B0 - [8:0] */

/*
 * R657 (0xCAC4) - ANC_L_CTRL_50
 */
#define CS47L63_ANC_L_IIR_PF0_BS0_MASK                     0x0000003F  /* ANC_L_IIR_PF0_BS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF0_BS0_SHIFT                             0  /* ANC_L_IIR_PF0_BS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF0_BS0_WIDTH                             6  /* ANC_L_IIR_PF0_BS0 - [5:0] */

/*
 * R658 (0xCAC8) - ANC_L_CTRL_51
 */
#define CS47L63_ANC_L_IIR_PF0_H1_MASK                      0x000000FF  /* ANC_L_IIR_PF0_H1 - [7:0] */
#define CS47L63_ANC_L_IIR_PF0_H1_SHIFT                              0  /* ANC_L_IIR_PF0_H1 - [7:0] */
#define CS47L63_ANC_L_IIR_PF0_H1_WIDTH                              8  /* ANC_L_IIR_PF0_H1 - [7:0] */

/*
 * R659 (0xCACC) - ANC_L_CTRL_52
 */
#define CS47L63_ANC_L_IIR_PF0_HS1_MASK                     0x0000003F  /* ANC_L_IIR_PF0_HS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF0_HS1_SHIFT                             0  /* ANC_L_IIR_PF0_HS1 - [5:0] */
#define CS47L63_ANC_L_IIR_PF0_HS1_WIDTH                             6  /* ANC_L_IIR_PF0_HS1 - [5:0] */

/*
 * R660 (0xCAD0) - ANC_L_CTRL_53
 */
#define CS47L63_ANC_L_IIR_PF0_H0_MASK                      0x000000FF  /* ANC_L_IIR_PF0_H0 - [7:0] */
#define CS47L63_ANC_L_IIR_PF0_H0_SHIFT                              0  /* ANC_L_IIR_PF0_H0 - [7:0] */
#define CS47L63_ANC_L_IIR_PF0_H0_WIDTH                              8  /* ANC_L_IIR_PF0_H0 - [7:0] */

/*
 * R661 (0xCAD4) - ANC_L_CTRL_54
 */
#define CS47L63_ANC_L_IIR_PF0_HS0_MASK                     0x0000003F  /* ANC_L_IIR_PF0_HS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF0_HS0_SHIFT                             0  /* ANC_L_IIR_PF0_HS0 - [5:0] */
#define CS47L63_ANC_L_IIR_PF0_HS0_WIDTH                             6  /* ANC_L_IIR_PF0_HS0 - [5:0] */

/*
 * R662 (0xCAD8) - ANC_L_CTRL_55
 */
#define CS47L63_ANC_L_IIR_PF_EN_MASK                       0x0000001F  /* ANC_L_IIR_PF_EN - [4:0] */
#define CS47L63_ANC_L_IIR_PF_EN_SHIFT                               0  /* ANC_L_IIR_PF_EN - [4:0] */
#define CS47L63_ANC_L_IIR_PF_EN_WIDTH                               5  /* ANC_L_IIR_PF_EN - [4:0] */

/*
 * R663 (0xCADC) - ANC_L_CTRL_56
 */
#define CS47L63_ANC_L_IIR_FB_MASK_MASK                     0x000000FF  /* ANC_L_IIR_FB_MASK - [7:0] */
#define CS47L63_ANC_L_IIR_FB_MASK_SHIFT                             0  /* ANC_L_IIR_FB_MASK - [7:0] */
#define CS47L63_ANC_L_IIR_FB_MASK_WIDTH                             8  /* ANC_L_IIR_FB_MASK - [7:0] */

/*
 * R664 (0xCAE0) - ANC_L_CTRL_57
 */
#define CS47L63_ANC_L_LFL_LHPF_COEFF_SHIFT                 0x000000F0  /* ANC_L_LFL_LHPF_COEFF_SHIFT - [7:4] */
#define CS47L63_ANC_L_LFL_LHPF_COEFF_SHIFT_MASK            0x000000F0  /* ANC_L_LFL_LHPF_COEFF_SHIFT - [7:4] */
#define CS47L63_ANC_L_LFL_LHPF_COEFF_SHIFT_SHIFT                    4  /* ANC_L_LFL_LHPF_COEFF_SHIFT - [7:4] */
#define CS47L63_ANC_L_LFL_LHPF_COEFF_SHIFT_WIDTH                    4  /* ANC_L_LFL_LHPF_COEFF_SHIFT - [7:4] */
#define CS47L63_ANC_L_LFL_LHPF_COEFF_MUL                   0x00000007  /* ANC_L_LFL_LHPF_COEFF_MUL - [2:0] */
#define CS47L63_ANC_L_LFL_LHPF_COEFF_MUL_MASK              0x00000007  /* ANC_L_LFL_LHPF_COEFF_MUL - [2:0] */
#define CS47L63_ANC_L_LFL_LHPF_COEFF_MUL_SHIFT                      0  /* ANC_L_LFL_LHPF_COEFF_MUL - [2:0] */
#define CS47L63_ANC_L_LFL_LHPF_COEFF_MUL_WIDTH                      3  /* ANC_L_LFL_LHPF_COEFF_MUL - [2:0] */

/*
 * R665 (0xCAE4) - ANC_L_CTRL_58
 */
#define CS47L63_ANC_L_LFL_HPF_COEFF_SHIFT                  0x000000F0  /* ANC_L_LFL_HPF_COEFF_SHIFT - [7:4] */
#define CS47L63_ANC_L_LFL_HPF_COEFF_SHIFT_MASK             0x000000F0  /* ANC_L_LFL_HPF_COEFF_SHIFT - [7:4] */
#define CS47L63_ANC_L_LFL_HPF_COEFF_SHIFT_SHIFT                     4  /* ANC_L_LFL_HPF_COEFF_SHIFT - [7:4] */
#define CS47L63_ANC_L_LFL_HPF_COEFF_SHIFT_WIDTH                     4  /* ANC_L_LFL_HPF_COEFF_SHIFT - [7:4] */
#define CS47L63_ANC_L_LFL_HPF_COEFF_MUL                    0x00000007  /* ANC_L_LFL_HPF_COEFF_MUL - [2:0] */
#define CS47L63_ANC_L_LFL_HPF_COEFF_MUL_MASK               0x00000007  /* ANC_L_LFL_HPF_COEFF_MUL - [2:0] */
#define CS47L63_ANC_L_LFL_HPF_COEFF_MUL_SHIFT                       0  /* ANC_L_LFL_HPF_COEFF_MUL - [2:0] */
#define CS47L63_ANC_L_LFL_HPF_COEFF_MUL_WIDTH                       3  /* ANC_L_LFL_HPF_COEFF_MUL - [2:0] */

/*
 * R666 (0xCAE8) - ANC_L_CTRL_59
 */
#define CS47L63_ANC_L_LFL_LPF_COEFF_SHIFT                  0x000000F0  /* ANC_L_LFL_LPF_COEFF_SHIFT - [7:4] */
#define CS47L63_ANC_L_LFL_LPF_COEFF_SHIFT_MASK             0x000000F0  /* ANC_L_LFL_LPF_COEFF_SHIFT - [7:4] */
#define CS47L63_ANC_L_LFL_LPF_COEFF_SHIFT_SHIFT                     4  /* ANC_L_LFL_LPF_COEFF_SHIFT - [7:4] */
#define CS47L63_ANC_L_LFL_LPF_COEFF_SHIFT_WIDTH                     4  /* ANC_L_LFL_LPF_COEFF_SHIFT - [7:4] */
#define CS47L63_ANC_L_LFL_LPF_COEFF_MUL                    0x00000007  /* ANC_L_LFL_LPF_COEFF_MUL - [2:0] */
#define CS47L63_ANC_L_LFL_LPF_COEFF_MUL_MASK               0x00000007  /* ANC_L_LFL_LPF_COEFF_MUL - [2:0] */
#define CS47L63_ANC_L_LFL_LPF_COEFF_MUL_SHIFT                       0  /* ANC_L_LFL_LPF_COEFF_MUL - [2:0] */
#define CS47L63_ANC_L_LFL_LPF_COEFF_MUL_WIDTH                       3  /* ANC_L_LFL_LPF_COEFF_MUL - [2:0] */

/*
 * R667 (0xCAEC) - ANC_L_CTRL_60
 */
#define CS47L63_ANC_L_LFL_THR_MASK                         0x000000FF  /* ANC_L_LFL_THR - [7:0] */
#define CS47L63_ANC_L_LFL_THR_SHIFT                                 0  /* ANC_L_LFL_THR - [7:0] */
#define CS47L63_ANC_L_LFL_THR_WIDTH                                 8  /* ANC_L_LFL_THR - [7:0] */

/*
 * R668 (0xCAF0) - ANC_L_CTRL_61
 */
#define CS47L63_ANC_L_LFL_GAIN_MASK                        0x000000FF  /* ANC_L_LFL_GAIN - [7:0] */
#define CS47L63_ANC_L_LFL_GAIN_SHIFT                                0  /* ANC_L_LFL_GAIN - [7:0] */
#define CS47L63_ANC_L_LFL_GAIN_WIDTH                                8  /* ANC_L_LFL_GAIN - [7:0] */

/*
 * R669 (0xCAF4) - ANC_L_CTRL_DEBUG
 */
#define CS47L63_ANC_L_LFL_LPF_MOF_BYPASS                   0x00000020  /* ANC_L_LFL_LPF_MOF_BYPASS */
#define CS47L63_ANC_L_LFL_LPF_MOF_BYPASS_MASK              0x00000020  /* ANC_L_LFL_LPF_MOF_BYPASS */
#define CS47L63_ANC_L_LFL_LPF_MOF_BYPASS_SHIFT                      5  /* ANC_L_LFL_LPF_MOF_BYPASS */
#define CS47L63_ANC_L_LFL_LPF_MOF_BYPASS_WIDTH                      1  /* ANC_L_LFL_LPF_MOF_BYPASS */
#define CS47L63_ANC_L_LFL_LPF_SOF_BYPASS                   0x00000010  /* ANC_L_LFL_LPF_SOF_BYPASS */
#define CS47L63_ANC_L_LFL_LPF_SOF_BYPASS_MASK              0x00000010  /* ANC_L_LFL_LPF_SOF_BYPASS */
#define CS47L63_ANC_L_LFL_LPF_SOF_BYPASS_SHIFT                      4  /* ANC_L_LFL_LPF_SOF_BYPASS */
#define CS47L63_ANC_L_LFL_LPF_SOF_BYPASS_WIDTH                      1  /* ANC_L_LFL_LPF_SOF_BYPASS */
#define CS47L63_ANC_L_LFL_HPF_MOF_BYPASS                   0x00000008  /* ANC_L_LFL_HPF_MOF_BYPASS */
#define CS47L63_ANC_L_LFL_HPF_MOF_BYPASS_MASK              0x00000008  /* ANC_L_LFL_HPF_MOF_BYPASS */
#define CS47L63_ANC_L_LFL_HPF_MOF_BYPASS_SHIFT                      3  /* ANC_L_LFL_HPF_MOF_BYPASS */
#define CS47L63_ANC_L_LFL_HPF_MOF_BYPASS_WIDTH                      1  /* ANC_L_LFL_HPF_MOF_BYPASS */
#define CS47L63_ANC_L_LFL_HPF_SOF_BYPASS                   0x00000004  /* ANC_L_LFL_HPF_SOF_BYPASS */
#define CS47L63_ANC_L_LFL_HPF_SOF_BYPASS_MASK              0x00000004  /* ANC_L_LFL_HPF_SOF_BYPASS */
#define CS47L63_ANC_L_LFL_HPF_SOF_BYPASS_SHIFT                      2  /* ANC_L_LFL_HPF_SOF_BYPASS */
#define CS47L63_ANC_L_LFL_HPF_SOF_BYPASS_WIDTH                      1  /* ANC_L_LFL_HPF_SOF_BYPASS */
#define CS47L63_ANC_L_LFL_LHPF_MOF_BYPASS                  0x00000002  /* ANC_L_LFL_LHPF_MOF_BYPASS */
#define CS47L63_ANC_L_LFL_LHPF_MOF_BYPASS_MASK             0x00000002  /* ANC_L_LFL_LHPF_MOF_BYPASS */
#define CS47L63_ANC_L_LFL_LHPF_MOF_BYPASS_SHIFT                     1  /* ANC_L_LFL_LHPF_MOF_BYPASS */
#define CS47L63_ANC_L_LFL_LHPF_MOF_BYPASS_WIDTH                     1  /* ANC_L_LFL_LHPF_MOF_BYPASS */
#define CS47L63_ANC_L_LFL_LHPF_SOF_BYPASS                  0x00000001  /* ANC_L_LFL_LHPF_SOF_BYPASS */
#define CS47L63_ANC_L_LFL_LHPF_SOF_BYPASS_MASK             0x00000001  /* ANC_L_LFL_LHPF_SOF_BYPASS */
#define CS47L63_ANC_L_LFL_LHPF_SOF_BYPASS_SHIFT                     0  /* ANC_L_LFL_LHPF_SOF_BYPASS */
#define CS47L63_ANC_L_LFL_LHPF_SOF_BYPASS_WIDTH                     1  /* ANC_L_LFL_LHPF_SOF_BYPASS */

/*
 * R670 (0xCAF8) - ANC_L_CTRL_62
 */
#define CS47L63_ANC_L_SLIM_LINEAR_MASK                     0x000000FF  /* ANC_L_SLIM_LINEAR - [7:0] */
#define CS47L63_ANC_L_SLIM_LINEAR_SHIFT                             0  /* ANC_L_SLIM_LINEAR - [7:0] */
#define CS47L63_ANC_L_SLIM_LINEAR_WIDTH                             8  /* ANC_L_SLIM_LINEAR - [7:0] */

/*
 * R671 (0xCAFC) - ANC_L_CTRL_63
 */
#define CS47L63_ANC_L_SLIM_N0_MASK                         0x000000FF  /* ANC_L_SLIM_N0 - [7:0] */
#define CS47L63_ANC_L_SLIM_N0_SHIFT                                 0  /* ANC_L_SLIM_N0 - [7:0] */
#define CS47L63_ANC_L_SLIM_N0_WIDTH                                 8  /* ANC_L_SLIM_N0 - [7:0] */

/*
 * R672 (0xCB00) - ANC_L_CTRL_64
 */
#define CS47L63_ANC_L_SLIM_N1_MASK                         0x000000FF  /* ANC_L_SLIM_N1 - [7:0] */
#define CS47L63_ANC_L_SLIM_N1_SHIFT                                 0  /* ANC_L_SLIM_N1 - [7:0] */
#define CS47L63_ANC_L_SLIM_N1_WIDTH                                 8  /* ANC_L_SLIM_N1 - [7:0] */

/*
 * R673 (0xCB04) - ANC_L_CTRL_65
 */
#define CS47L63_ANC_L_SLIM_N2_MASK                         0x000000FF  /* ANC_L_SLIM_N2 - [7:0] */
#define CS47L63_ANC_L_SLIM_N2_SHIFT                                 0  /* ANC_L_SLIM_N2 - [7:0] */
#define CS47L63_ANC_L_SLIM_N2_WIDTH                                 8  /* ANC_L_SLIM_N2 - [7:0] */

/*
 * R674 (0xCB08) - ANC_L_CTRL_66
 */
#define CS47L63_ANC_L_SLIM_N3_MASK                         0x000000FF  /* ANC_L_SLIM_N3 - [7:0] */
#define CS47L63_ANC_L_SLIM_N3_SHIFT                                 0  /* ANC_L_SLIM_N3 - [7:0] */
#define CS47L63_ANC_L_SLIM_N3_WIDTH                                 8  /* ANC_L_SLIM_N3 - [7:0] */

/*
 * R675 (0xCD20) - ANC_L_FF_IIR_control
 */
#define CS47L63_ANC_L_FF_IIR_EN_MASK                       0x00000003  /* ANC_L_FF_IIR_EN - [1:0] */
#define CS47L63_ANC_L_FF_IIR_EN_SHIFT                               0  /* ANC_L_FF_IIR_EN - [1:0] */
#define CS47L63_ANC_L_FF_IIR_EN_WIDTH                               2  /* ANC_L_FF_IIR_EN - [1:0] */

/*
 * R676 (0xCD24) - ANC_L_FF_IIR_coeff_update
 */
#define CS47L63_ANC_L_FF_IIR_COEFF_UPD_MASK                0x00000001  /* ANC_L_FF_IIR_COEFF_UPD */
#define CS47L63_ANC_L_FF_IIR_COEFF_UPD_SHIFT                        0  /* ANC_L_FF_IIR_COEFF_UPD */
#define CS47L63_ANC_L_FF_IIR_COEFF_UPD_WIDTH                        1  /* ANC_L_FF_IIR_COEFF_UPD */

/*
 * R677 (0xCD2C) - ANC_L_FF_IIR1_B0
 */
#define CS47L63_ANC_L_FF_IIR1_B0_MASK                      0xFFFFFFFF  /* ANC_L_FF_IIR1_B0 - [31:0] */
#define CS47L63_ANC_L_FF_IIR1_B0_SHIFT                              0  /* ANC_L_FF_IIR1_B0 - [31:0] */
#define CS47L63_ANC_L_FF_IIR1_B0_WIDTH                             32  /* ANC_L_FF_IIR1_B0 - [31:0] */

/*
 * R678 (0xCD30) - ANC_L_FF_IIR1_B1
 */
#define CS47L63_ANC_L_FF_IIR1_B1_MASK                      0xFFFFFFFF  /* ANC_L_FF_IIR1_B1 - [31:0] */
#define CS47L63_ANC_L_FF_IIR1_B1_SHIFT                              0  /* ANC_L_FF_IIR1_B1 - [31:0] */
#define CS47L63_ANC_L_FF_IIR1_B1_WIDTH                             32  /* ANC_L_FF_IIR1_B1 - [31:0] */

/*
 * R679 (0xCD34) - ANC_L_FF_IIR1_B2
 */
#define CS47L63_ANC_L_FF_IIR1_B2_MASK                      0xFFFFFFFF  /* ANC_L_FF_IIR1_B2 - [31:0] */
#define CS47L63_ANC_L_FF_IIR1_B2_SHIFT                              0  /* ANC_L_FF_IIR1_B2 - [31:0] */
#define CS47L63_ANC_L_FF_IIR1_B2_WIDTH                             32  /* ANC_L_FF_IIR1_B2 - [31:0] */

/*
 * R680 (0xCD38) - ANC_L_FF_IIR1_A1
 */
#define CS47L63_ANC_L_FF_IIR1_A1_MASK                      0xFFFFFFFF  /* ANC_L_FF_IIR1_A1 - [31:0] */
#define CS47L63_ANC_L_FF_IIR1_A1_SHIFT                              0  /* ANC_L_FF_IIR1_A1 - [31:0] */
#define CS47L63_ANC_L_FF_IIR1_A1_WIDTH                             32  /* ANC_L_FF_IIR1_A1 - [31:0] */

/*
 * R681 (0xCD3C) - ANC_L_FF_IIR1_A2
 */
#define CS47L63_ANC_L_FF_IIR1_A2_MASK                      0xFFFFFFFF  /* ANC_L_FF_IIR1_A2 - [31:0] */
#define CS47L63_ANC_L_FF_IIR1_A2_SHIFT                              0  /* ANC_L_FF_IIR1_A2 - [31:0] */
#define CS47L63_ANC_L_FF_IIR1_A2_WIDTH                             32  /* ANC_L_FF_IIR1_A2 - [31:0] */

/*
 * R682 (0xCD4C) - ANC_L_FF_IIR2_B0
 */
#define CS47L63_ANC_L_FF_IIR2_B0_MASK                      0xFFFFFFFF  /* ANC_L_FF_IIR2_B0 - [31:0] */
#define CS47L63_ANC_L_FF_IIR2_B0_SHIFT                              0  /* ANC_L_FF_IIR2_B0 - [31:0] */
#define CS47L63_ANC_L_FF_IIR2_B0_WIDTH                             32  /* ANC_L_FF_IIR2_B0 - [31:0] */

/*
 * R683 (0xCD50) - ANC_L_FF_IIR2_B1
 */
#define CS47L63_ANC_L_FF_IIR2_B1_MASK                      0xFFFFFFFF  /* ANC_L_FF_IIR2_B1 - [31:0] */
#define CS47L63_ANC_L_FF_IIR2_B1_SHIFT                              0  /* ANC_L_FF_IIR2_B1 - [31:0] */
#define CS47L63_ANC_L_FF_IIR2_B1_WIDTH                             32  /* ANC_L_FF_IIR2_B1 - [31:0] */

/*
 * R684 (0xCD54) - ANC_L_FF_IIR2_B2
 */
#define CS47L63_ANC_L_FF_IIR2_B2_MASK                      0xFFFFFFFF  /* ANC_L_FF_IIR2_B2 - [31:0] */
#define CS47L63_ANC_L_FF_IIR2_B2_SHIFT                              0  /* ANC_L_FF_IIR2_B2 - [31:0] */
#define CS47L63_ANC_L_FF_IIR2_B2_WIDTH                             32  /* ANC_L_FF_IIR2_B2 - [31:0] */

/*
 * R685 (0xCD58) - ANC_L_FF_IIR2_A1
 */
#define CS47L63_ANC_L_FF_IIR2_A1_MASK                      0xFFFFFFFF  /* ANC_L_FF_IIR2_A1 - [31:0] */
#define CS47L63_ANC_L_FF_IIR2_A1_SHIFT                              0  /* ANC_L_FF_IIR2_A1 - [31:0] */
#define CS47L63_ANC_L_FF_IIR2_A1_WIDTH                             32  /* ANC_L_FF_IIR2_A1 - [31:0] */

/*
 * R686 (0xCD5C) - ANC_L_FF_IIR2_A2
 */
#define CS47L63_ANC_L_FF_IIR2_A2_MASK                      0xFFFFFFFF  /* ANC_L_FF_IIR2_A2 - [31:0] */
#define CS47L63_ANC_L_FF_IIR2_A2_SHIFT                              0  /* ANC_L_FF_IIR2_A2 - [31:0] */
#define CS47L63_ANC_L_FF_IIR2_A2_WIDTH                             32  /* ANC_L_FF_IIR2_A2 - [31:0] */

/*
 * R687 (0xCD68) - ANC_L_FILT_DEBUG
 */
#define CS47L63_ANC_L_FILT_DEBUG_MASK                      0x0000001F  /* ANC_L_FILT_DEBUG - [4:0] */
#define CS47L63_ANC_L_FILT_DEBUG_SHIFT                              0  /* ANC_L_FILT_DEBUG - [4:0] */
#define CS47L63_ANC_L_FILT_DEBUG_WIDTH                              5  /* ANC_L_FILT_DEBUG - [4:0] */

/*
 * R688 (0x16C00) - BISR_CTRL
 */
#define CS47L63_BISR_DOMAIN_DONE                           0x001F0000  /* BISR_DOMAIN_DONE - [20:16] */
#define CS47L63_BISR_DOMAIN_DONE_MASK                      0x001F0000  /* BISR_DOMAIN_DONE - [20:16] */
#define CS47L63_BISR_DOMAIN_DONE_SHIFT                             16  /* BISR_DOMAIN_DONE - [20:16] */
#define CS47L63_BISR_DOMAIN_DONE_WIDTH                              5  /* BISR_DOMAIN_DONE - [20:16] */
#define CS47L63_BISR_DOMAIN_EN                             0x00001F00  /* BISR_DOMAIN_EN - [12:8] */
#define CS47L63_BISR_DOMAIN_EN_MASK                        0x00001F00  /* BISR_DOMAIN_EN - [12:8] */
#define CS47L63_BISR_DOMAIN_EN_SHIFT                                8  /* BISR_DOMAIN_EN - [12:8] */
#define CS47L63_BISR_DOMAIN_EN_WIDTH                                5  /* BISR_DOMAIN_EN - [12:8] */
#define CS47L63_IS_OTP_WRITE                               0x00000020  /* IS_OTP_WRITE */
#define CS47L63_IS_OTP_WRITE_MASK                          0x00000020  /* IS_OTP_WRITE */
#define CS47L63_IS_OTP_WRITE_SHIFT                                  5  /* IS_OTP_WRITE */
#define CS47L63_IS_OTP_WRITE_WIDTH                                  1  /* IS_OTP_WRITE */
#define CS47L63_BISR_GO                                    0x00000010  /* BISR_GO */
#define CS47L63_BISR_GO_MASK                               0x00000010  /* BISR_GO */
#define CS47L63_BISR_GO_SHIFT                                       4  /* BISR_GO */
#define CS47L63_BISR_GO_WIDTH                                       1  /* BISR_GO */
#define CS47L63_BISR_DONE                                  0x00000008  /* BISR_DONE */
#define CS47L63_BISR_DONE_MASK                             0x00000008  /* BISR_DONE */
#define CS47L63_BISR_DONE_SHIFT                                     3  /* BISR_DONE */
#define CS47L63_BISR_DONE_WIDTH                                     1  /* BISR_DONE */
#define CS47L63_BISR_REPAIR_EN                             0x00000004  /* BISR_REPAIR_EN */
#define CS47L63_BISR_REPAIR_EN_MASK                        0x00000004  /* BISR_REPAIR_EN */
#define CS47L63_BISR_REPAIR_EN_SHIFT                                2  /* BISR_REPAIR_EN */
#define CS47L63_BISR_REPAIR_EN_WIDTH                                1  /* BISR_REPAIR_EN */
#define CS47L63_BISR_BYPASS                                0x00000002  /* BISR_BYPASS */
#define CS47L63_BISR_BYPASS_MASK                           0x00000002  /* BISR_BYPASS */
#define CS47L63_BISR_BYPASS_SHIFT                                   1  /* BISR_BYPASS */
#define CS47L63_BISR_BYPASS_WIDTH                                   1  /* BISR_BYPASS */
#define CS47L63_BISR_EN                                    0x00000001  /* BISR_EN */
#define CS47L63_BISR_EN_MASK                               0x00000001  /* BISR_EN */
#define CS47L63_BISR_EN_SHIFT                                       0  /* BISR_EN */
#define CS47L63_BISR_EN_WIDTH                                       1  /* BISR_EN */

/*
 * R689 (0x16C04) - BISR_WR_ADDR_OFFSET
 */
#define CS47L63_BISR_WR_ADDR_OFFSET_MASK                   0xFFFFFFFF  /* BISR_WR_ADDR_OFFSET - [31:0] */
#define CS47L63_BISR_WR_ADDR_OFFSET_SHIFT                           0  /* BISR_WR_ADDR_OFFSET - [31:0] */
#define CS47L63_BISR_WR_ADDR_OFFSET_WIDTH                          32  /* BISR_WR_ADDR_OFFSET - [31:0] */

/*
 * R690 (0x16C08) - BISR_RD_ADDR_OFFSET
 */
#define CS47L63_BISR_RD_ADDR_OFFSET_MASK                   0xFFFFFFFF  /* BISR_RD_ADDR_OFFSET - [31:0] */
#define CS47L63_BISR_RD_ADDR_OFFSET_SHIFT                           0  /* BISR_RD_ADDR_OFFSET - [31:0] */
#define CS47L63_BISR_RD_ADDR_OFFSET_WIDTH                          32  /* BISR_RD_ADDR_OFFSET - [31:0] */

/*
 * R691 (0x17008) - DSP1_CTRL_SETUP
 */
#define CS47L63_DSP1_MBIST_SWITCH                          0x00000002  /* DSP1_MBIST_SWITCH */
#define CS47L63_DSP1_MBIST_SWITCH_MASK                     0x00000002  /* DSP1_MBIST_SWITCH */
#define CS47L63_DSP1_MBIST_SWITCH_SHIFT                             1  /* DSP1_MBIST_SWITCH */
#define CS47L63_DSP1_MBIST_SWITCH_WIDTH                             1  /* DSP1_MBIST_SWITCH */
#define CS47L63_DSP1_TDR_EN                                0x00000001  /* DSP1_TDR_EN */
#define CS47L63_DSP1_TDR_EN_MASK                           0x00000001  /* DSP1_TDR_EN */
#define CS47L63_DSP1_TDR_EN_SHIFT                                   0  /* DSP1_TDR_EN */
#define CS47L63_DSP1_TDR_EN_WIDTH                                   1  /* DSP1_TDR_EN */

/*
 * R692 (0x1700C) - DSP1_XM_SRAM_IBUS_SETUP_0
 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_PWD_N                  0x00000002  /* DSP1_XM_SRAM_IBUS_E_PWD_N */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_PWD_N_MASK             0x00000002  /* DSP1_XM_SRAM_IBUS_E_PWD_N */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_PWD_N_SHIFT                     1  /* DSP1_XM_SRAM_IBUS_E_PWD_N */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_PWD_N_WIDTH                     1  /* DSP1_XM_SRAM_IBUS_E_PWD_N */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_PWD_N                  0x00000001  /* DSP1_XM_SRAM_IBUS_O_PWD_N */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_PWD_N_MASK             0x00000001  /* DSP1_XM_SRAM_IBUS_O_PWD_N */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_PWD_N_SHIFT                     0  /* DSP1_XM_SRAM_IBUS_O_PWD_N */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_PWD_N_WIDTH                     1  /* DSP1_XM_SRAM_IBUS_O_PWD_N */

/*
 * R693 (0x17010) - DSP1_XM_SRAM_IBUS_SETUP_1
 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_1                0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_1 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_1_MASK           0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_1 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_1_SHIFT                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_1 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_1_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_1 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_1                0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_1 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_1_MASK           0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_1 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_1_SHIFT                   0  /* DSP1_XM_SRAM_IBUS_O_EXT_N_1 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_1_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_O_EXT_N_1 */

/*
 * R694 (0x17014) - DSP1_XM_SRAM_IBUS_SETUP_2
 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_2                0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_2 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_2_MASK           0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_2 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_2_SHIFT                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_2 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_2_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_2 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_2                0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_2 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_2_MASK           0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_2 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_2_SHIFT                   0  /* DSP1_XM_SRAM_IBUS_O_EXT_N_2 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_2_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_O_EXT_N_2 */

/*
 * R695 (0x17018) - DSP1_XM_SRAM_IBUS_SETUP_3
 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_3                0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_3 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_3_MASK           0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_3 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_3_SHIFT                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_3 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_3_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_3 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_3                0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_3 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_3_MASK           0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_3 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_3_SHIFT                   0  /* DSP1_XM_SRAM_IBUS_O_EXT_N_3 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_3_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_O_EXT_N_3 */

/*
 * R696 (0x1701C) - DSP1_XM_SRAM_IBUS_SETUP_4
 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_4                0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_4 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_4_MASK           0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_4 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_4_SHIFT                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_4 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_4_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_4 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_4                0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_4 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_4_MASK           0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_4 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_4_SHIFT                   0  /* DSP1_XM_SRAM_IBUS_O_EXT_N_4 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_4_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_O_EXT_N_4 */

/*
 * R697 (0x17020) - DSP1_XM_SRAM_IBUS_SETUP_5
 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_5                0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_5 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_5_MASK           0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_5 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_5_SHIFT                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_5 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_5_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_5 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_5                0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_5 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_5_MASK           0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_5 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_5_SHIFT                   0  /* DSP1_XM_SRAM_IBUS_O_EXT_N_5 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_5_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_O_EXT_N_5 */

/*
 * R698 (0x17024) - DSP1_XM_SRAM_IBUS_SETUP_6
 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_6                0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_6 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_6_MASK           0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_6 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_6_SHIFT                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_6 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_6_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_6 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_6                0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_6 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_6_MASK           0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_6 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_6_SHIFT                   0  /* DSP1_XM_SRAM_IBUS_O_EXT_N_6 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_6_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_O_EXT_N_6 */

/*
 * R699 (0x17028) - DSP1_XM_SRAM_IBUS_SETUP_7
 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_7                0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_7 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_7_MASK           0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_7 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_7_SHIFT                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_7 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_7_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_7 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_7                0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_7 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_7_MASK           0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_7 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_7_SHIFT                   0  /* DSP1_XM_SRAM_IBUS_O_EXT_N_7 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_7_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_O_EXT_N_7 */

/*
 * R700 (0x1702C) - DSP1_XM_SRAM_IBUS_SETUP_8
 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_8                0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_8 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_8_MASK           0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_8 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_8_SHIFT                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_8 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_8_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_8 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_8                0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_8 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_8_MASK           0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_8 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_8_SHIFT                   0  /* DSP1_XM_SRAM_IBUS_O_EXT_N_8 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_8_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_O_EXT_N_8 */

/*
 * R701 (0x17030) - DSP1_XM_SRAM_IBUS_SETUP_9
 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_9                0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_9 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_9_MASK           0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_9 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_9_SHIFT                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_9 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_9_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_9 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_9                0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_9 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_9_MASK           0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_9 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_9_SHIFT                   0  /* DSP1_XM_SRAM_IBUS_O_EXT_N_9 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_9_WIDTH                   1  /* DSP1_XM_SRAM_IBUS_O_EXT_N_9 */

/*
 * R702 (0x17034) - DSP1_XM_SRAM_IBUS_SETUP_10
 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_10               0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_10 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_10_MASK          0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_10 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_10_SHIFT                  1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_10 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_10_WIDTH                  1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_10 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_10               0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_10 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_10_MASK          0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_10 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_10_SHIFT                  0  /* DSP1_XM_SRAM_IBUS_O_EXT_N_10 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_10_WIDTH                  1  /* DSP1_XM_SRAM_IBUS_O_EXT_N_10 */

/*
 * R703 (0x17038) - DSP1_XM_SRAM_IBUS_SETUP_11
 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_11               0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_11 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_11_MASK          0x00000002  /* DSP1_XM_SRAM_IBUS_E_EXT_N_11 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_11_SHIFT                  1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_11 */
#define CS47L63_DSP1_XM_SRAM_IBUS_E_EXT_N_11_WIDTH                  1  /* DSP1_XM_SRAM_IBUS_E_EXT_N_11 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_11               0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_11 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_11_MASK          0x00000001  /* DSP1_XM_SRAM_IBUS_O_EXT_N_11 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_11_SHIFT                  0  /* DSP1_XM_SRAM_IBUS_O_EXT_N_11 */
#define CS47L63_DSP1_XM_SRAM_IBUS_O_EXT_N_11_WIDTH                  1  /* DSP1_XM_SRAM_IBUS_O_EXT_N_11 */

/*
 * R704 (0x1703C) - DSP1_YM_SRAM_IBUS_SETUP_0
 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_PWD_N                  0x00000002  /* DSP1_YM_SRAM_IBUS_E_PWD_N */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_PWD_N_MASK             0x00000002  /* DSP1_YM_SRAM_IBUS_E_PWD_N */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_PWD_N_SHIFT                     1  /* DSP1_YM_SRAM_IBUS_E_PWD_N */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_PWD_N_WIDTH                     1  /* DSP1_YM_SRAM_IBUS_E_PWD_N */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_PWD_N                  0x00000001  /* DSP1_YM_SRAM_IBUS_O_PWD_N */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_PWD_N_MASK             0x00000001  /* DSP1_YM_SRAM_IBUS_O_PWD_N */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_PWD_N_SHIFT                     0  /* DSP1_YM_SRAM_IBUS_O_PWD_N */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_PWD_N_WIDTH                     1  /* DSP1_YM_SRAM_IBUS_O_PWD_N */

/*
 * R705 (0x17040) - DSP1_YM_SRAM_IBUS_SETUP_1
 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_1                0x00000002  /* DSP1_YM_SRAM_IBUS_E_EXT_N_1 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_1_MASK           0x00000002  /* DSP1_YM_SRAM_IBUS_E_EXT_N_1 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_1_SHIFT                   1  /* DSP1_YM_SRAM_IBUS_E_EXT_N_1 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_1_WIDTH                   1  /* DSP1_YM_SRAM_IBUS_E_EXT_N_1 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_1                0x00000001  /* DSP1_YM_SRAM_IBUS_O_EXT_N_1 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_1_MASK           0x00000001  /* DSP1_YM_SRAM_IBUS_O_EXT_N_1 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_1_SHIFT                   0  /* DSP1_YM_SRAM_IBUS_O_EXT_N_1 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_1_WIDTH                   1  /* DSP1_YM_SRAM_IBUS_O_EXT_N_1 */

/*
 * R706 (0x17044) - DSP1_YM_SRAM_IBUS_SETUP_2
 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_2                0x00000002  /* DSP1_YM_SRAM_IBUS_E_EXT_N_2 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_2_MASK           0x00000002  /* DSP1_YM_SRAM_IBUS_E_EXT_N_2 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_2_SHIFT                   1  /* DSP1_YM_SRAM_IBUS_E_EXT_N_2 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_2_WIDTH                   1  /* DSP1_YM_SRAM_IBUS_E_EXT_N_2 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_2                0x00000001  /* DSP1_YM_SRAM_IBUS_O_EXT_N_2 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_2_MASK           0x00000001  /* DSP1_YM_SRAM_IBUS_O_EXT_N_2 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_2_SHIFT                   0  /* DSP1_YM_SRAM_IBUS_O_EXT_N_2 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_2_WIDTH                   1  /* DSP1_YM_SRAM_IBUS_O_EXT_N_2 */

/*
 * R707 (0x17048) - DSP1_YM_SRAM_IBUS_SETUP_3
 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_3                0x00000002  /* DSP1_YM_SRAM_IBUS_E_EXT_N_3 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_3_MASK           0x00000002  /* DSP1_YM_SRAM_IBUS_E_EXT_N_3 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_3_SHIFT                   1  /* DSP1_YM_SRAM_IBUS_E_EXT_N_3 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_3_WIDTH                   1  /* DSP1_YM_SRAM_IBUS_E_EXT_N_3 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_3                0x00000001  /* DSP1_YM_SRAM_IBUS_O_EXT_N_3 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_3_MASK           0x00000001  /* DSP1_YM_SRAM_IBUS_O_EXT_N_3 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_3_SHIFT                   0  /* DSP1_YM_SRAM_IBUS_O_EXT_N_3 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_3_WIDTH                   1  /* DSP1_YM_SRAM_IBUS_O_EXT_N_3 */

/*
 * R708 (0x1704C) - DSP1_YM_SRAM_IBUS_SETUP_4
 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_4                0x00000002  /* DSP1_YM_SRAM_IBUS_E_EXT_N_4 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_4_MASK           0x00000002  /* DSP1_YM_SRAM_IBUS_E_EXT_N_4 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_4_SHIFT                   1  /* DSP1_YM_SRAM_IBUS_E_EXT_N_4 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_4_WIDTH                   1  /* DSP1_YM_SRAM_IBUS_E_EXT_N_4 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_4                0x00000001  /* DSP1_YM_SRAM_IBUS_O_EXT_N_4 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_4_MASK           0x00000001  /* DSP1_YM_SRAM_IBUS_O_EXT_N_4 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_4_SHIFT                   0  /* DSP1_YM_SRAM_IBUS_O_EXT_N_4 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_4_WIDTH                   1  /* DSP1_YM_SRAM_IBUS_O_EXT_N_4 */

/*
 * R709 (0x17050) - DSP1_YM_SRAM_IBUS_SETUP_5
 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_5                0x00000002  /* DSP1_YM_SRAM_IBUS_E_EXT_N_5 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_5_MASK           0x00000002  /* DSP1_YM_SRAM_IBUS_E_EXT_N_5 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_5_SHIFT                   1  /* DSP1_YM_SRAM_IBUS_E_EXT_N_5 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_5_WIDTH                   1  /* DSP1_YM_SRAM_IBUS_E_EXT_N_5 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_5                0x00000001  /* DSP1_YM_SRAM_IBUS_O_EXT_N_5 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_5_MASK           0x00000001  /* DSP1_YM_SRAM_IBUS_O_EXT_N_5 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_5_SHIFT                   0  /* DSP1_YM_SRAM_IBUS_O_EXT_N_5 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_5_WIDTH                   1  /* DSP1_YM_SRAM_IBUS_O_EXT_N_5 */

/*
 * R710 (0x17054) - DSP1_YM_SRAM_IBUS_SETUP_6
 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_6                0x00000002  /* DSP1_YM_SRAM_IBUS_E_EXT_N_6 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_6_MASK           0x00000002  /* DSP1_YM_SRAM_IBUS_E_EXT_N_6 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_6_SHIFT                   1  /* DSP1_YM_SRAM_IBUS_E_EXT_N_6 */
#define CS47L63_DSP1_YM_SRAM_IBUS_E_EXT_N_6_WIDTH                   1  /* DSP1_YM_SRAM_IBUS_E_EXT_N_6 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_6                0x00000001  /* DSP1_YM_SRAM_IBUS_O_EXT_N_6 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_6_MASK           0x00000001  /* DSP1_YM_SRAM_IBUS_O_EXT_N_6 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_6_SHIFT                   0  /* DSP1_YM_SRAM_IBUS_O_EXT_N_6 */
#define CS47L63_DSP1_YM_SRAM_IBUS_O_EXT_N_6_WIDTH                   1  /* DSP1_YM_SRAM_IBUS_O_EXT_N_6 */

/*
 * R711 (0x17058) - DSP1_PM_SRAM_IBUS_SETUP_0
 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_PWD_N                  0x00000002  /* DSP1_PM_SRAM_IBUS_E_PWD_N */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_PWD_N_MASK             0x00000002  /* DSP1_PM_SRAM_IBUS_E_PWD_N */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_PWD_N_SHIFT                     1  /* DSP1_PM_SRAM_IBUS_E_PWD_N */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_PWD_N_WIDTH                     1  /* DSP1_PM_SRAM_IBUS_E_PWD_N */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_PWD_N                  0x00000001  /* DSP1_PM_SRAM_IBUS_O_PWD_N */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_PWD_N_MASK             0x00000001  /* DSP1_PM_SRAM_IBUS_O_PWD_N */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_PWD_N_SHIFT                     0  /* DSP1_PM_SRAM_IBUS_O_PWD_N */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_PWD_N_WIDTH                     1  /* DSP1_PM_SRAM_IBUS_O_PWD_N */

/*
 * R712 (0x1705C) - DSP1_PM_SRAM_IBUS_SETUP_1
 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_1                0x00000002  /* DSP1_PM_SRAM_IBUS_E_EXT_N_1 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_1_MASK           0x00000002  /* DSP1_PM_SRAM_IBUS_E_EXT_N_1 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_1_SHIFT                   1  /* DSP1_PM_SRAM_IBUS_E_EXT_N_1 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_1_WIDTH                   1  /* DSP1_PM_SRAM_IBUS_E_EXT_N_1 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_1                0x00000001  /* DSP1_PM_SRAM_IBUS_O_EXT_N_1 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_1_MASK           0x00000001  /* DSP1_PM_SRAM_IBUS_O_EXT_N_1 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_1_SHIFT                   0  /* DSP1_PM_SRAM_IBUS_O_EXT_N_1 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_1_WIDTH                   1  /* DSP1_PM_SRAM_IBUS_O_EXT_N_1 */

/*
 * R713 (0x17060) - DSP1_PM_SRAM_IBUS_SETUP_2
 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_2                0x00000002  /* DSP1_PM_SRAM_IBUS_E_EXT_N_2 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_2_MASK           0x00000002  /* DSP1_PM_SRAM_IBUS_E_EXT_N_2 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_2_SHIFT                   1  /* DSP1_PM_SRAM_IBUS_E_EXT_N_2 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_2_WIDTH                   1  /* DSP1_PM_SRAM_IBUS_E_EXT_N_2 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_2                0x00000001  /* DSP1_PM_SRAM_IBUS_O_EXT_N_2 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_2_MASK           0x00000001  /* DSP1_PM_SRAM_IBUS_O_EXT_N_2 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_2_SHIFT                   0  /* DSP1_PM_SRAM_IBUS_O_EXT_N_2 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_2_WIDTH                   1  /* DSP1_PM_SRAM_IBUS_O_EXT_N_2 */

/*
 * R714 (0x17064) - DSP1_PM_SRAM_IBUS_SETUP_3
 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_3                0x00000002  /* DSP1_PM_SRAM_IBUS_E_EXT_N_3 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_3_MASK           0x00000002  /* DSP1_PM_SRAM_IBUS_E_EXT_N_3 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_3_SHIFT                   1  /* DSP1_PM_SRAM_IBUS_E_EXT_N_3 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_3_WIDTH                   1  /* DSP1_PM_SRAM_IBUS_E_EXT_N_3 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_3                0x00000001  /* DSP1_PM_SRAM_IBUS_O_EXT_N_3 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_3_MASK           0x00000001  /* DSP1_PM_SRAM_IBUS_O_EXT_N_3 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_3_SHIFT                   0  /* DSP1_PM_SRAM_IBUS_O_EXT_N_3 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_3_WIDTH                   1  /* DSP1_PM_SRAM_IBUS_O_EXT_N_3 */

/*
 * R715 (0x17068) - DSP1_PM_SRAM_IBUS_SETUP_4
 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_4                0x00000002  /* DSP1_PM_SRAM_IBUS_E_EXT_N_4 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_4_MASK           0x00000002  /* DSP1_PM_SRAM_IBUS_E_EXT_N_4 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_4_SHIFT                   1  /* DSP1_PM_SRAM_IBUS_E_EXT_N_4 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_4_WIDTH                   1  /* DSP1_PM_SRAM_IBUS_E_EXT_N_4 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_4                0x00000001  /* DSP1_PM_SRAM_IBUS_O_EXT_N_4 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_4_MASK           0x00000001  /* DSP1_PM_SRAM_IBUS_O_EXT_N_4 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_4_SHIFT                   0  /* DSP1_PM_SRAM_IBUS_O_EXT_N_4 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_4_WIDTH                   1  /* DSP1_PM_SRAM_IBUS_O_EXT_N_4 */

/*
 * R716 (0x1706C) - DSP1_PM_SRAM_IBUS_SETUP_5
 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_5                0x00000002  /* DSP1_PM_SRAM_IBUS_E_EXT_N_5 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_5_MASK           0x00000002  /* DSP1_PM_SRAM_IBUS_E_EXT_N_5 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_5_SHIFT                   1  /* DSP1_PM_SRAM_IBUS_E_EXT_N_5 */
#define CS47L63_DSP1_PM_SRAM_IBUS_E_EXT_N_5_WIDTH                   1  /* DSP1_PM_SRAM_IBUS_E_EXT_N_5 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_5                0x00000001  /* DSP1_PM_SRAM_IBUS_O_EXT_N_5 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_5_MASK           0x00000001  /* DSP1_PM_SRAM_IBUS_O_EXT_N_5 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_5_SHIFT                   0  /* DSP1_PM_SRAM_IBUS_O_EXT_N_5 */
#define CS47L63_DSP1_PM_SRAM_IBUS_O_EXT_N_5_WIDTH                   1  /* DSP1_PM_SRAM_IBUS_O_EXT_N_5 */

/*
 * R717 (0x17500) - DEV_ID_OVD
 */
#define CS47L63_DEV_ID_OVD_MASK                            0x00000001  /* DEV_ID_OVD */
#define CS47L63_DEV_ID_OVD_SHIFT                                    0  /* DEV_ID_OVD */
#define CS47L63_DEV_ID_OVD_WIDTH                                    1  /* DEV_ID_OVD */

/*
 * R718 (0x17504) - DEV_ID
 */
#define CS47L63_DEV_ID_MASK                                0x00FFFFFF  /* DEV_ID - [23:0] */
#define CS47L63_DEV_ID_SHIFT                                        0  /* DEV_ID - [23:0] */
#define CS47L63_DEV_ID_WIDTH                                       24  /* DEV_ID - [23:0] */

/*
 * R719 (0x17508) - REV_ID
 */
#define CS47L63_AREV_ID                                    0x000000F0  /* AREV_ID - [7:4] */
#define CS47L63_AREV_ID_MASK                               0x000000F0  /* AREV_ID - [7:4] */
#define CS47L63_AREV_ID_SHIFT                                       4  /* AREV_ID - [7:4] */
#define CS47L63_AREV_ID_WIDTH                                       4  /* AREV_ID - [7:4] */
#define CS47L63_MTLREV_ID                                  0x0000000F  /* MTLREV_ID - [3:0] */
#define CS47L63_MTLREV_ID_MASK                             0x0000000F  /* MTLREV_ID - [3:0] */
#define CS47L63_MTLREV_ID_SHIFT                                     0  /* MTLREV_ID - [3:0] */
#define CS47L63_MTLREV_ID_WIDTH                                     4  /* MTLREV_ID - [3:0] */

/*
 * R720 (0x1750C) - FAB_ID
 */
#define CS47L63_FAB_ID_MASK                                0x000000FF  /* FAB_ID - [7:0] */
#define CS47L63_FAB_ID_SHIFT                                        0  /* FAB_ID - [7:0] */
#define CS47L63_FAB_ID_WIDTH                                        8  /* FAB_ID - [7:0] */

/*
 * R721 (0x17510) - REL_ID
 */
#define CS47L63_REL_ID_MASK                                0x000000FF  /* REL_ID - [7:0] */
#define CS47L63_REL_ID_SHIFT                                        0  /* REL_ID - [7:0] */
#define CS47L63_REL_ID_WIDTH                                        8  /* REL_ID - [7:0] */

/*
 * R722 (0x17514) - SLIM_MANU_ID
 */
#define CS47L63_SLIM_MANU_ID_MASK                          0x0000FFFF  /* SLIM_MANU_ID - [15:0] */
#define CS47L63_SLIM_MANU_ID_SHIFT                                  0  /* SLIM_MANU_ID - [15:0] */
#define CS47L63_SLIM_MANU_ID_WIDTH                                 16  /* SLIM_MANU_ID - [15:0] */

/*
 * R723 (0x17518) - SW_MANU_ID
 */
#define CS47L63_SW_MANU_ID_MASK                            0x0000FFFF  /* SW_MANU_ID - [15:0] */
#define CS47L63_SW_MANU_ID_SHIFT                                    0  /* SW_MANU_ID - [15:0] */
#define CS47L63_SW_MANU_ID_WIDTH                                   16  /* SW_MANU_ID - [15:0] */

/*
 * R724 (0x1751C) - PRODUCT_ID
 */
#define CS47L63_PRODUCT_ID_MASK                            0x0000FFFF  /* PRODUCT_ID - [15:0] */
#define CS47L63_PRODUCT_ID_SHIFT                                    0  /* PRODUCT_ID - [15:0] */
#define CS47L63_PRODUCT_ID_WIDTH                                   16  /* PRODUCT_ID - [15:0] */

/*
 * R725 (0x17530) - DSP_STREAM_ARB_RESYNC_CTRL
 */
#define CS47L63_RESYNC_DSP_MASK                            0x00000001  /* RESYNC_DSP */
#define CS47L63_RESYNC_DSP_SHIFT                                    0  /* RESYNC_DSP */
#define CS47L63_RESYNC_DSP_WIDTH                                    1  /* RESYNC_DSP */

/*
 * R726 (0x17540) - DIE_STS1
 */
#define CS47L63_WAFER_ID                                   0x00FF0000  /* WAFER_ID - [23:16] */
#define CS47L63_WAFER_ID_MASK                              0x00FF0000  /* WAFER_ID - [23:16] */
#define CS47L63_WAFER_ID_SHIFT                                     16  /* WAFER_ID - [23:16] */
#define CS47L63_WAFER_ID_WIDTH                                      8  /* WAFER_ID - [23:16] */
#define CS47L63_Y_COORDINATE                               0x0000FF00  /* Y_COORDINATE - [15:8] */
#define CS47L63_Y_COORDINATE_MASK                          0x0000FF00  /* Y_COORDINATE - [15:8] */
#define CS47L63_Y_COORDINATE_SHIFT                                  8  /* Y_COORDINATE - [15:8] */
#define CS47L63_Y_COORDINATE_WIDTH                                  8  /* Y_COORDINATE - [15:8] */
#define CS47L63_X_COORDINATE                               0x000000FF  /* X_COORDINATE - [7:0] */
#define CS47L63_X_COORDINATE_MASK                          0x000000FF  /* X_COORDINATE - [7:0] */
#define CS47L63_X_COORDINATE_SHIFT                                  0  /* X_COORDINATE - [7:0] */
#define CS47L63_X_COORDINATE_WIDTH                                  8  /* X_COORDINATE - [7:0] */

/*
 * R727 (0x17544) - DIE_STS2
 */
#define CS47L63_LOT_NUMBER_MASK                            0x00FFFFFF  /* LOT_NUMBER - [23:0] */
#define CS47L63_LOT_NUMBER_SHIFT                                    0  /* LOT_NUMBER - [23:0] */
#define CS47L63_LOT_NUMBER_WIDTH                                   24  /* LOT_NUMBER - [23:0] */

/*
 * R728 (0x17548) - DVS_STS
 */
#define CS47L63_DVS_MASK                                   0x000000FF  /* DVS - [7:0] */
#define CS47L63_DVS_SHIFT                                           0  /* DVS - [7:0] */
#define CS47L63_DVS_WIDTH                                           8  /* DVS - [7:0] */

/*
 * R729 (0x17550) - GPIO_DEBUG_CTRL
 */
#define CS47L63_FLL_DBG_SEL                                0x00000030  /* FLL_DBG_SEL - [5:4] */
#define CS47L63_FLL_DBG_SEL_MASK                           0x00000030  /* FLL_DBG_SEL - [5:4] */
#define CS47L63_FLL_DBG_SEL_SHIFT                                   4  /* FLL_DBG_SEL - [5:4] */
#define CS47L63_FLL_DBG_SEL_WIDTH                                   2  /* FLL_DBG_SEL - [5:4] */
#define CS47L63_ASP_DBG_SEL                                0x00000006  /* ASP_DBG_SEL - [2:1] */
#define CS47L63_ASP_DBG_SEL_MASK                           0x00000006  /* ASP_DBG_SEL - [2:1] */
#define CS47L63_ASP_DBG_SEL_SHIFT                                   1  /* ASP_DBG_SEL - [2:1] */
#define CS47L63_ASP_DBG_SEL_WIDTH                                   2  /* ASP_DBG_SEL - [2:1] */
#define CS47L63_SLIM_SWIRE_DBG_SEL                         0x00000001  /* SLIM_SWIRE_DBG_SEL */
#define CS47L63_SLIM_SWIRE_DBG_SEL_MASK                    0x00000001  /* SLIM_SWIRE_DBG_SEL */
#define CS47L63_SLIM_SWIRE_DBG_SEL_SHIFT                            0  /* SLIM_SWIRE_DBG_SEL */
#define CS47L63_SLIM_SWIRE_DBG_SEL_WIDTH                            1  /* SLIM_SWIRE_DBG_SEL */

/*
 * R730 (0x17560) - FLL_DSP_CTRL
 */
#define CS47L63_FLL2_DSPCLK_SEL                            0x00000002  /* FLL2_DSPCLK_SEL */
#define CS47L63_FLL2_DSPCLK_SEL_MASK                       0x00000002  /* FLL2_DSPCLK_SEL */
#define CS47L63_FLL2_DSPCLK_SEL_SHIFT                               1  /* FLL2_DSPCLK_SEL */
#define CS47L63_FLL2_DSPCLK_SEL_WIDTH                               1  /* FLL2_DSPCLK_SEL */
#define CS47L63_FLL1_DSPCLK_SEL                            0x00000001  /* FLL1_DSPCLK_SEL */
#define CS47L63_FLL1_DSPCLK_SEL_MASK                       0x00000001  /* FLL1_DSPCLK_SEL */
#define CS47L63_FLL1_DSPCLK_SEL_SHIFT                               0  /* FLL1_DSPCLK_SEL */
#define CS47L63_FLL1_DSPCLK_SEL_WIDTH                               1  /* FLL1_DSPCLK_SEL */

/*
 * R731 (0x17570) - CHIP_SPEC_SPARE
 */
#define CS47L63_CHIP_SPEC_SPARE_MASK                       0x000000FF  /* CHIP_SPEC_SPARE - [7:0] */
#define CS47L63_CHIP_SPEC_SPARE_SHIFT                               0  /* CHIP_SPEC_SPARE - [7:0] */
#define CS47L63_CHIP_SPEC_SPARE_WIDTH                               8  /* CHIP_SPEC_SPARE - [7:0] */

/*
 * R732 (0x17580) - CIF_PAD_CTRL1
 */
#define CS47L63_SPI_I2C_MST_SEL                            0x00000100  /* SPI_I2C_MST_SEL */
#define CS47L63_SPI_I2C_MST_SEL_MASK                       0x00000100  /* SPI_I2C_MST_SEL */
#define CS47L63_SPI_I2C_MST_SEL_SHIFT                               8  /* SPI_I2C_MST_SEL */
#define CS47L63_SPI_I2C_MST_SEL_WIDTH                               1  /* SPI_I2C_MST_SEL */
#define CS47L63_I2C_SLV_EN                                 0x00000010  /* I2C_SLV_EN */
#define CS47L63_I2C_SLV_EN_MASK                            0x00000010  /* I2C_SLV_EN */
#define CS47L63_I2C_SLV_EN_SHIFT                                    4  /* I2C_SLV_EN */
#define CS47L63_I2C_SLV_EN_WIDTH                                    1  /* I2C_SLV_EN */
#define CS47L63_SPI_SLV_EN                                 0x00000001  /* SPI_SLV_EN */
#define CS47L63_SPI_SLV_EN_MASK                            0x00000001  /* SPI_SLV_EN */
#define CS47L63_SPI_SLV_EN_SHIFT                                    0  /* SPI_SLV_EN */
#define CS47L63_SPI_SLV_EN_WIDTH                                    1  /* SPI_SLV_EN */

/*
 * R733 (0x17584) - CIF_PAD_DBG1
 */
#define CS47L63_TST_I2C_SLV                                0x00000010  /* TST_I2C_SLV */
#define CS47L63_TST_I2C_SLV_MASK                           0x00000010  /* TST_I2C_SLV */
#define CS47L63_TST_I2C_SLV_SHIFT                                   4  /* TST_I2C_SLV */
#define CS47L63_TST_I2C_SLV_WIDTH                                   1  /* TST_I2C_SLV */
#define CS47L63_TST_SPI_SLV                                0x00000001  /* TST_SPI_SLV */
#define CS47L63_TST_SPI_SLV_MASK                           0x00000001  /* TST_SPI_SLV */
#define CS47L63_TST_SPI_SLV_SHIFT                                   0  /* TST_SPI_SLV */
#define CS47L63_TST_SPI_SLV_WIDTH                                   1  /* TST_SPI_SLV */

/*
 * R734 (0x18000) - IRQ1_CFG
 */
#define CS47L63_IRQ1_CLR_MODE                              0x00000010  /* IRQ1_CLR_MODE */
#define CS47L63_IRQ1_CLR_MODE_MASK                         0x00000010  /* IRQ1_CLR_MODE */
#define CS47L63_IRQ1_CLR_MODE_SHIFT                                 4  /* IRQ1_CLR_MODE */
#define CS47L63_IRQ1_CLR_MODE_WIDTH                                 1  /* IRQ1_CLR_MODE */
#define CS47L63_IRQ1_DBTIME                                0x0000000F  /* IRQ1_DBTIME - [3:0] */
#define CS47L63_IRQ1_DBTIME_MASK                           0x0000000F  /* IRQ1_DBTIME - [3:0] */
#define CS47L63_IRQ1_DBTIME_SHIFT                                   0  /* IRQ1_DBTIME - [3:0] */
#define CS47L63_IRQ1_DBTIME_WIDTH                                   4  /* IRQ1_DBTIME - [3:0] */

/*
 * R735 (0x18004) - IRQ1_STATUS
 */
#define CS47L63_IRQ1_STS_MASK                              0x00000001  /* IRQ1_STS */
#define CS47L63_IRQ1_STS_SHIFT                                      0  /* IRQ1_STS */
#define CS47L63_IRQ1_STS_WIDTH                                      1  /* IRQ1_STS */

/*
 * R736 (0x18010) - IRQ1_EINT_1
 */
#define CS47L63_OUT1L_SC_EINT1                             0x00020000  /* OUT1L_SC_EINT1 */
#define CS47L63_OUT1L_SC_EINT1_MASK                        0x00020000  /* OUT1L_SC_EINT1 */
#define CS47L63_OUT1L_SC_EINT1_SHIFT                               17  /* OUT1L_SC_EINT1 */
#define CS47L63_OUT1L_SC_EINT1_WIDTH                                1  /* OUT1L_SC_EINT1 */
#define CS47L63_DSPCLK_ERR_EINT1                           0x00001000  /* DSPCLK_ERR_EINT1 */
#define CS47L63_DSPCLK_ERR_EINT1_MASK                      0x00001000  /* DSPCLK_ERR_EINT1 */
#define CS47L63_DSPCLK_ERR_EINT1_SHIFT                             12  /* DSPCLK_ERR_EINT1 */
#define CS47L63_DSPCLK_ERR_EINT1_WIDTH                              1  /* DSPCLK_ERR_EINT1 */
#define CS47L63_ASYNCCLK_ERR_EINT1                         0x00000800  /* ASYNCCLK_ERR_EINT1 */
#define CS47L63_ASYNCCLK_ERR_EINT1_MASK                    0x00000800  /* ASYNCCLK_ERR_EINT1 */
#define CS47L63_ASYNCCLK_ERR_EINT1_SHIFT                           11  /* ASYNCCLK_ERR_EINT1 */
#define CS47L63_ASYNCCLK_ERR_EINT1_WIDTH                            1  /* ASYNCCLK_ERR_EINT1 */
#define CS47L63_SYSCLK_ERR_EINT1                           0x00000400  /* SYSCLK_ERR_EINT1 */
#define CS47L63_SYSCLK_ERR_EINT1_MASK                      0x00000400  /* SYSCLK_ERR_EINT1 */
#define CS47L63_SYSCLK_ERR_EINT1_SHIFT                             10  /* SYSCLK_ERR_EINT1 */
#define CS47L63_SYSCLK_ERR_EINT1_WIDTH                              1  /* SYSCLK_ERR_EINT1 */
#define CS47L63_CTRLIF_ERR_EINT1                           0x00000200  /* CTRLIF_ERR_EINT1 */
#define CS47L63_CTRLIF_ERR_EINT1_MASK                      0x00000200  /* CTRLIF_ERR_EINT1 */
#define CS47L63_CTRLIF_ERR_EINT1_SHIFT                              9  /* CTRLIF_ERR_EINT1 */
#define CS47L63_CTRLIF_ERR_EINT1_WIDTH                              1  /* CTRLIF_ERR_EINT1 */
#define CS47L63_SYSCLK_FAIL_EINT1                          0x00000100  /* SYSCLK_FAIL_EINT1 */
#define CS47L63_SYSCLK_FAIL_EINT1_MASK                     0x00000100  /* SYSCLK_FAIL_EINT1 */
#define CS47L63_SYSCLK_FAIL_EINT1_SHIFT                             8  /* SYSCLK_FAIL_EINT1 */
#define CS47L63_SYSCLK_FAIL_EINT1_WIDTH                             1  /* SYSCLK_FAIL_EINT1 */
#define CS47L63_MICB_SC_EINT1                              0x00000010  /* MICB_SC_EINT1 */
#define CS47L63_MICB_SC_EINT1_MASK                         0x00000010  /* MICB_SC_EINT1 */
#define CS47L63_MICB_SC_EINT1_SHIFT                                 4  /* MICB_SC_EINT1 */
#define CS47L63_MICB_SC_EINT1_WIDTH                                 1  /* MICB_SC_EINT1 */

/*
 * R737 (0x18014) - IRQ1_EINT_2
 */
#define CS47L63_BOOT_DONE_EINT1                            0x00000008  /* BOOT_DONE_EINT1 */
#define CS47L63_BOOT_DONE_EINT1_MASK                       0x00000008  /* BOOT_DONE_EINT1 */
#define CS47L63_BOOT_DONE_EINT1_SHIFT                               3  /* BOOT_DONE_EINT1 */
#define CS47L63_BOOT_DONE_EINT1_WIDTH                               1  /* BOOT_DONE_EINT1 */
#define CS47L63_IRQ3_EINT1                                 0x00000004  /* IRQ3_EINT1 */
#define CS47L63_IRQ3_EINT1_MASK                            0x00000004  /* IRQ3_EINT1 */
#define CS47L63_IRQ3_EINT1_SHIFT                                    2  /* IRQ3_EINT1 */
#define CS47L63_IRQ3_EINT1_WIDTH                                    1  /* IRQ3_EINT1 */

/*
 * R738 (0x18018) - IRQ1_EINT_3
 */
#define CS47L63_OUT1L_DISABLE_DONE_EINT1                   0x00000200  /* OUT1L_DISABLE_DONE_EINT1 */
#define CS47L63_OUT1L_DISABLE_DONE_EINT1_MASK              0x00000200  /* OUT1L_DISABLE_DONE_EINT1 */
#define CS47L63_OUT1L_DISABLE_DONE_EINT1_SHIFT                      9  /* OUT1L_DISABLE_DONE_EINT1 */
#define CS47L63_OUT1L_DISABLE_DONE_EINT1_WIDTH                      1  /* OUT1L_DISABLE_DONE_EINT1 */
#define CS47L63_OUT1L_ENABLE_DONE_EINT1                    0x00000002  /* OUT1L_ENABLE_DONE_EINT1 */
#define CS47L63_OUT1L_ENABLE_DONE_EINT1_MASK               0x00000002  /* OUT1L_ENABLE_DONE_EINT1 */
#define CS47L63_OUT1L_ENABLE_DONE_EINT1_SHIFT                       1  /* OUT1L_ENABLE_DONE_EINT1 */
#define CS47L63_OUT1L_ENABLE_DONE_EINT1_WIDTH                       1  /* OUT1L_ENABLE_DONE_EINT1 */

/*
 * R739 (0x18020) - IRQ1_EINT_5
 */
#define CS47L63_INPUTS_SIG_DET_FALL_EINT1                  0x00200000  /* INPUTS_SIG_DET_FALL_EINT1 */
#define CS47L63_INPUTS_SIG_DET_FALL_EINT1_MASK             0x00200000  /* INPUTS_SIG_DET_FALL_EINT1 */
#define CS47L63_INPUTS_SIG_DET_FALL_EINT1_SHIFT                    21  /* INPUTS_SIG_DET_FALL_EINT1 */
#define CS47L63_INPUTS_SIG_DET_FALL_EINT1_WIDTH                     1  /* INPUTS_SIG_DET_FALL_EINT1 */
#define CS47L63_INPUTS_SIG_DET_RISE_EINT1                  0x00100000  /* INPUTS_SIG_DET_RISE_EINT1 */
#define CS47L63_INPUTS_SIG_DET_RISE_EINT1_MASK             0x00100000  /* INPUTS_SIG_DET_RISE_EINT1 */
#define CS47L63_INPUTS_SIG_DET_RISE_EINT1_SHIFT                    20  /* INPUTS_SIG_DET_RISE_EINT1 */
#define CS47L63_INPUTS_SIG_DET_RISE_EINT1_WIDTH                     1  /* INPUTS_SIG_DET_RISE_EINT1 */
#define CS47L63_DRC2_SIG_DET_FALL_EINT1                    0x00080000  /* DRC2_SIG_DET_FALL_EINT1 */
#define CS47L63_DRC2_SIG_DET_FALL_EINT1_MASK               0x00080000  /* DRC2_SIG_DET_FALL_EINT1 */
#define CS47L63_DRC2_SIG_DET_FALL_EINT1_SHIFT                      19  /* DRC2_SIG_DET_FALL_EINT1 */
#define CS47L63_DRC2_SIG_DET_FALL_EINT1_WIDTH                       1  /* DRC2_SIG_DET_FALL_EINT1 */
#define CS47L63_DRC2_SIG_DET_RISE_EINT1                    0x00040000  /* DRC2_SIG_DET_RISE_EINT1 */
#define CS47L63_DRC2_SIG_DET_RISE_EINT1_MASK               0x00040000  /* DRC2_SIG_DET_RISE_EINT1 */
#define CS47L63_DRC2_SIG_DET_RISE_EINT1_SHIFT                      18  /* DRC2_SIG_DET_RISE_EINT1 */
#define CS47L63_DRC2_SIG_DET_RISE_EINT1_WIDTH                       1  /* DRC2_SIG_DET_RISE_EINT1 */
#define CS47L63_DRC1_SIG_DET_FALL_EINT1                    0x00020000  /* DRC1_SIG_DET_FALL_EINT1 */
#define CS47L63_DRC1_SIG_DET_FALL_EINT1_MASK               0x00020000  /* DRC1_SIG_DET_FALL_EINT1 */
#define CS47L63_DRC1_SIG_DET_FALL_EINT1_SHIFT                      17  /* DRC1_SIG_DET_FALL_EINT1 */
#define CS47L63_DRC1_SIG_DET_FALL_EINT1_WIDTH                       1  /* DRC1_SIG_DET_FALL_EINT1 */
#define CS47L63_DRC1_SIG_DET_RISE_EINT1                    0x00010000  /* DRC1_SIG_DET_RISE_EINT1 */
#define CS47L63_DRC1_SIG_DET_RISE_EINT1_MASK               0x00010000  /* DRC1_SIG_DET_RISE_EINT1 */
#define CS47L63_DRC1_SIG_DET_RISE_EINT1_SHIFT                      16  /* DRC1_SIG_DET_RISE_EINT1 */
#define CS47L63_DRC1_SIG_DET_RISE_EINT1_WIDTH                       1  /* DRC1_SIG_DET_RISE_EINT1 */

/*
 * R740 (0x18024) - IRQ1_EINT_6
 */
#define CS47L63_FLL2_REF_LOST_EINT1                        0x00000200  /* FLL2_REF_LOST_EINT1 */
#define CS47L63_FLL2_REF_LOST_EINT1_MASK                   0x00000200  /* FLL2_REF_LOST_EINT1 */
#define CS47L63_FLL2_REF_LOST_EINT1_SHIFT                           9  /* FLL2_REF_LOST_EINT1 */
#define CS47L63_FLL2_REF_LOST_EINT1_WIDTH                           1  /* FLL2_REF_LOST_EINT1 */
#define CS47L63_FLL1_REF_LOST_EINT1                        0x00000100  /* FLL1_REF_LOST_EINT1 */
#define CS47L63_FLL1_REF_LOST_EINT1_MASK                   0x00000100  /* FLL1_REF_LOST_EINT1 */
#define CS47L63_FLL1_REF_LOST_EINT1_SHIFT                           8  /* FLL1_REF_LOST_EINT1 */
#define CS47L63_FLL1_REF_LOST_EINT1_WIDTH                           1  /* FLL1_REF_LOST_EINT1 */
#define CS47L63_FLL2_LOCK_FALL_EINT1                       0x00000008  /* FLL2_LOCK_FALL_EINT1 */
#define CS47L63_FLL2_LOCK_FALL_EINT1_MASK                  0x00000008  /* FLL2_LOCK_FALL_EINT1 */
#define CS47L63_FLL2_LOCK_FALL_EINT1_SHIFT                          3  /* FLL2_LOCK_FALL_EINT1 */
#define CS47L63_FLL2_LOCK_FALL_EINT1_WIDTH                          1  /* FLL2_LOCK_FALL_EINT1 */
#define CS47L63_FLL2_LOCK_RISE_EINT1                       0x00000004  /* FLL2_LOCK_RISE_EINT1 */
#define CS47L63_FLL2_LOCK_RISE_EINT1_MASK                  0x00000004  /* FLL2_LOCK_RISE_EINT1 */
#define CS47L63_FLL2_LOCK_RISE_EINT1_SHIFT                          2  /* FLL2_LOCK_RISE_EINT1 */
#define CS47L63_FLL2_LOCK_RISE_EINT1_WIDTH                          1  /* FLL2_LOCK_RISE_EINT1 */
#define CS47L63_FLL1_LOCK_FALL_EINT1                       0x00000002  /* FLL1_LOCK_FALL_EINT1 */
#define CS47L63_FLL1_LOCK_FALL_EINT1_MASK                  0x00000002  /* FLL1_LOCK_FALL_EINT1 */
#define CS47L63_FLL1_LOCK_FALL_EINT1_SHIFT                          1  /* FLL1_LOCK_FALL_EINT1 */
#define CS47L63_FLL1_LOCK_FALL_EINT1_WIDTH                          1  /* FLL1_LOCK_FALL_EINT1 */
#define CS47L63_FLL1_LOCK_RISE_EINT1                       0x00000001  /* FLL1_LOCK_RISE_EINT1 */
#define CS47L63_FLL1_LOCK_RISE_EINT1_MASK                  0x00000001  /* FLL1_LOCK_RISE_EINT1 */
#define CS47L63_FLL1_LOCK_RISE_EINT1_SHIFT                          0  /* FLL1_LOCK_RISE_EINT1 */
#define CS47L63_FLL1_LOCK_RISE_EINT1_WIDTH                          1  /* FLL1_LOCK_RISE_EINT1 */

/*
 * R741 (0x18028) - IRQ1_EINT_7
 */
#define CS47L63_DSP1_MPU_ERR_EINT1                         0x00200000  /* DSP1_MPU_ERR_EINT1 */
#define CS47L63_DSP1_MPU_ERR_EINT1_MASK                    0x00200000  /* DSP1_MPU_ERR_EINT1 */
#define CS47L63_DSP1_MPU_ERR_EINT1_SHIFT                           21  /* DSP1_MPU_ERR_EINT1 */
#define CS47L63_DSP1_MPU_ERR_EINT1_WIDTH                            1  /* DSP1_MPU_ERR_EINT1 */
#define CS47L63_DSP1_WDT_EXPIRE_EINT1                      0x00100000  /* DSP1_WDT_EXPIRE_EINT1 */
#define CS47L63_DSP1_WDT_EXPIRE_EINT1_MASK                 0x00100000  /* DSP1_WDT_EXPIRE_EINT1 */
#define CS47L63_DSP1_WDT_EXPIRE_EINT1_SHIFT                        20  /* DSP1_WDT_EXPIRE_EINT1 */
#define CS47L63_DSP1_WDT_EXPIRE_EINT1_WIDTH                         1  /* DSP1_WDT_EXPIRE_EINT1 */
#define CS47L63_DSP1_IHB_ERR_EINT1                         0x00080000  /* DSP1_IHB_ERR_EINT1 */
#define CS47L63_DSP1_IHB_ERR_EINT1_MASK                    0x00080000  /* DSP1_IHB_ERR_EINT1 */
#define CS47L63_DSP1_IHB_ERR_EINT1_SHIFT                           19  /* DSP1_IHB_ERR_EINT1 */
#define CS47L63_DSP1_IHB_ERR_EINT1_WIDTH                            1  /* DSP1_IHB_ERR_EINT1 */
#define CS47L63_DSP1_AHB_SYS_ERR_EINT1                     0x00040000  /* DSP1_AHB_SYS_ERR_EINT1 */
#define CS47L63_DSP1_AHB_SYS_ERR_EINT1_MASK                0x00040000  /* DSP1_AHB_SYS_ERR_EINT1 */
#define CS47L63_DSP1_AHB_SYS_ERR_EINT1_SHIFT                       18  /* DSP1_AHB_SYS_ERR_EINT1 */
#define CS47L63_DSP1_AHB_SYS_ERR_EINT1_WIDTH                        1  /* DSP1_AHB_SYS_ERR_EINT1 */
#define CS47L63_DSP1_AHB_PACK_ERR_EINT1                    0x00020000  /* DSP1_AHB_PACK_ERR_EINT1 */
#define CS47L63_DSP1_AHB_PACK_ERR_EINT1_MASK               0x00020000  /* DSP1_AHB_PACK_ERR_EINT1 */
#define CS47L63_DSP1_AHB_PACK_ERR_EINT1_SHIFT                      17  /* DSP1_AHB_PACK_ERR_EINT1 */
#define CS47L63_DSP1_AHB_PACK_ERR_EINT1_WIDTH                       1  /* DSP1_AHB_PACK_ERR_EINT1 */
#define CS47L63_DSP1_NMI_ERR_EINT1                         0x00010000  /* DSP1_NMI_ERR_EINT1 */
#define CS47L63_DSP1_NMI_ERR_EINT1_MASK                    0x00010000  /* DSP1_NMI_ERR_EINT1 */
#define CS47L63_DSP1_NMI_ERR_EINT1_SHIFT                           16  /* DSP1_NMI_ERR_EINT1 */
#define CS47L63_DSP1_NMI_ERR_EINT1_WIDTH                            1  /* DSP1_NMI_ERR_EINT1 */

/*
 * R742 (0x18030) - IRQ1_EINT_9
 */
#define CS47L63_MCU_HWERR_IRQ_OUT_EINT1                    0x80000000  /* MCU_HWERR_IRQ_OUT_EINT1 */
#define CS47L63_MCU_HWERR_IRQ_OUT_EINT1_MASK               0x80000000  /* MCU_HWERR_IRQ_OUT_EINT1 */
#define CS47L63_MCU_HWERR_IRQ_OUT_EINT1_SHIFT                      31  /* MCU_HWERR_IRQ_OUT_EINT1 */
#define CS47L63_MCU_HWERR_IRQ_OUT_EINT1_WIDTH                       1  /* MCU_HWERR_IRQ_OUT_EINT1 */
#define CS47L63_MCU_IRQ7_EINT1                             0x40000000  /* MCU_IRQ7_EINT1 */
#define CS47L63_MCU_IRQ7_EINT1_MASK                        0x40000000  /* MCU_IRQ7_EINT1 */
#define CS47L63_MCU_IRQ7_EINT1_SHIFT                               30  /* MCU_IRQ7_EINT1 */
#define CS47L63_MCU_IRQ7_EINT1_WIDTH                                1  /* MCU_IRQ7_EINT1 */
#define CS47L63_MCU_IRQ6_EINT1                             0x20000000  /* MCU_IRQ6_EINT1 */
#define CS47L63_MCU_IRQ6_EINT1_MASK                        0x20000000  /* MCU_IRQ6_EINT1 */
#define CS47L63_MCU_IRQ6_EINT1_SHIFT                               29  /* MCU_IRQ6_EINT1 */
#define CS47L63_MCU_IRQ6_EINT1_WIDTH                                1  /* MCU_IRQ6_EINT1 */
#define CS47L63_MCU_IRQ5_EINT1                             0x10000000  /* MCU_IRQ5_EINT1 */
#define CS47L63_MCU_IRQ5_EINT1_MASK                        0x10000000  /* MCU_IRQ5_EINT1 */
#define CS47L63_MCU_IRQ5_EINT1_SHIFT                               28  /* MCU_IRQ5_EINT1 */
#define CS47L63_MCU_IRQ5_EINT1_WIDTH                                1  /* MCU_IRQ5_EINT1 */
#define CS47L63_MCU_IRQ4_EINT1                             0x08000000  /* MCU_IRQ4_EINT1 */
#define CS47L63_MCU_IRQ4_EINT1_MASK                        0x08000000  /* MCU_IRQ4_EINT1 */
#define CS47L63_MCU_IRQ4_EINT1_SHIFT                               27  /* MCU_IRQ4_EINT1 */
#define CS47L63_MCU_IRQ4_EINT1_WIDTH                                1  /* MCU_IRQ4_EINT1 */
#define CS47L63_MCU_IRQ3_EINT1                             0x04000000  /* MCU_IRQ3_EINT1 */
#define CS47L63_MCU_IRQ3_EINT1_MASK                        0x04000000  /* MCU_IRQ3_EINT1 */
#define CS47L63_MCU_IRQ3_EINT1_SHIFT                               26  /* MCU_IRQ3_EINT1 */
#define CS47L63_MCU_IRQ3_EINT1_WIDTH                                1  /* MCU_IRQ3_EINT1 */
#define CS47L63_MCU_IRQ2_EINT1                             0x02000000  /* MCU_IRQ2_EINT1 */
#define CS47L63_MCU_IRQ2_EINT1_MASK                        0x02000000  /* MCU_IRQ2_EINT1 */
#define CS47L63_MCU_IRQ2_EINT1_SHIFT                               25  /* MCU_IRQ2_EINT1 */
#define CS47L63_MCU_IRQ2_EINT1_WIDTH                                1  /* MCU_IRQ2_EINT1 */
#define CS47L63_MCU_IRQ1_EINT1                             0x01000000  /* MCU_IRQ1_EINT1 */
#define CS47L63_MCU_IRQ1_EINT1_MASK                        0x01000000  /* MCU_IRQ1_EINT1 */
#define CS47L63_MCU_IRQ1_EINT1_SHIFT                               24  /* MCU_IRQ1_EINT1 */
#define CS47L63_MCU_IRQ1_EINT1_WIDTH                                1  /* MCU_IRQ1_EINT1 */
#define CS47L63_DSP1_IRQ3_EINT1                            0x00000008  /* DSP1_IRQ3_EINT1 */
#define CS47L63_DSP1_IRQ3_EINT1_MASK                       0x00000008  /* DSP1_IRQ3_EINT1 */
#define CS47L63_DSP1_IRQ3_EINT1_SHIFT                               3  /* DSP1_IRQ3_EINT1 */
#define CS47L63_DSP1_IRQ3_EINT1_WIDTH                               1  /* DSP1_IRQ3_EINT1 */
#define CS47L63_DSP1_IRQ2_EINT1                            0x00000004  /* DSP1_IRQ2_EINT1 */
#define CS47L63_DSP1_IRQ2_EINT1_MASK                       0x00000004  /* DSP1_IRQ2_EINT1 */
#define CS47L63_DSP1_IRQ2_EINT1_SHIFT                               2  /* DSP1_IRQ2_EINT1 */
#define CS47L63_DSP1_IRQ2_EINT1_WIDTH                               1  /* DSP1_IRQ2_EINT1 */
#define CS47L63_DSP1_IRQ1_EINT1                            0x00000002  /* DSP1_IRQ1_EINT1 */
#define CS47L63_DSP1_IRQ1_EINT1_MASK                       0x00000002  /* DSP1_IRQ1_EINT1 */
#define CS47L63_DSP1_IRQ1_EINT1_SHIFT                               1  /* DSP1_IRQ1_EINT1 */
#define CS47L63_DSP1_IRQ1_EINT1_WIDTH                               1  /* DSP1_IRQ1_EINT1 */
#define CS47L63_DSP1_IRQ0_EINT1                            0x00000001  /* DSP1_IRQ0_EINT1 */
#define CS47L63_DSP1_IRQ0_EINT1_MASK                       0x00000001  /* DSP1_IRQ0_EINT1 */
#define CS47L63_DSP1_IRQ0_EINT1_SHIFT                               0  /* DSP1_IRQ0_EINT1 */
#define CS47L63_DSP1_IRQ0_EINT1_WIDTH                               1  /* DSP1_IRQ0_EINT1 */

/*
 * R743 (0x18034) - IRQ1_EINT_10
 */
#define CS47L63_CLOCK_DETECT_EINT1                         0x01000000  /* CLOCK_DETECT_EINT1 */
#define CS47L63_CLOCK_DETECT_EINT1_MASK                    0x01000000  /* CLOCK_DETECT_EINT1 */
#define CS47L63_CLOCK_DETECT_EINT1_SHIFT                           24  /* CLOCK_DETECT_EINT1 */
#define CS47L63_CLOCK_DETECT_EINT1_WIDTH                            1  /* CLOCK_DETECT_EINT1 */
#define CS47L63_LSRC2_LOCK_FALL_EINT1                      0x00200000  /* LSRC2_LOCK_FALL_EINT1 */
#define CS47L63_LSRC2_LOCK_FALL_EINT1_MASK                 0x00200000  /* LSRC2_LOCK_FALL_EINT1 */
#define CS47L63_LSRC2_LOCK_FALL_EINT1_SHIFT                        21  /* LSRC2_LOCK_FALL_EINT1 */
#define CS47L63_LSRC2_LOCK_FALL_EINT1_WIDTH                         1  /* LSRC2_LOCK_FALL_EINT1 */
#define CS47L63_LSRC2_LOCK_RISE_EINT1                      0x00100000  /* LSRC2_LOCK_RISE_EINT1 */
#define CS47L63_LSRC2_LOCK_RISE_EINT1_MASK                 0x00100000  /* LSRC2_LOCK_RISE_EINT1 */
#define CS47L63_LSRC2_LOCK_RISE_EINT1_SHIFT                        20  /* LSRC2_LOCK_RISE_EINT1 */
#define CS47L63_LSRC2_LOCK_RISE_EINT1_WIDTH                         1  /* LSRC2_LOCK_RISE_EINT1 */
#define CS47L63_ASRC1_IN2_LOCK_FALL_EINT1                  0x00080000  /* ASRC1_IN2_LOCK_FALL_EINT1 */
#define CS47L63_ASRC1_IN2_LOCK_FALL_EINT1_MASK             0x00080000  /* ASRC1_IN2_LOCK_FALL_EINT1 */
#define CS47L63_ASRC1_IN2_LOCK_FALL_EINT1_SHIFT                    19  /* ASRC1_IN2_LOCK_FALL_EINT1 */
#define CS47L63_ASRC1_IN2_LOCK_FALL_EINT1_WIDTH                     1  /* ASRC1_IN2_LOCK_FALL_EINT1 */
#define CS47L63_ASRC1_IN2_LOCK_RISE_EINT1                  0x00040000  /* ASRC1_IN2_LOCK_RISE_EINT1 */
#define CS47L63_ASRC1_IN2_LOCK_RISE_EINT1_MASK             0x00040000  /* ASRC1_IN2_LOCK_RISE_EINT1 */
#define CS47L63_ASRC1_IN2_LOCK_RISE_EINT1_SHIFT                    18  /* ASRC1_IN2_LOCK_RISE_EINT1 */
#define CS47L63_ASRC1_IN2_LOCK_RISE_EINT1_WIDTH                     1  /* ASRC1_IN2_LOCK_RISE_EINT1 */
#define CS47L63_ASRC1_IN1_LOCK_FALL_EINT1                  0x00020000  /* ASRC1_IN1_LOCK_FALL_EINT1 */
#define CS47L63_ASRC1_IN1_LOCK_FALL_EINT1_MASK             0x00020000  /* ASRC1_IN1_LOCK_FALL_EINT1 */
#define CS47L63_ASRC1_IN1_LOCK_FALL_EINT1_SHIFT                    17  /* ASRC1_IN1_LOCK_FALL_EINT1 */
#define CS47L63_ASRC1_IN1_LOCK_FALL_EINT1_WIDTH                     1  /* ASRC1_IN1_LOCK_FALL_EINT1 */
#define CS47L63_ASRC1_IN1_LOCK_RISE_EINT1                  0x00010000  /* ASRC1_IN1_LOCK_RISE_EINT1 */
#define CS47L63_ASRC1_IN1_LOCK_RISE_EINT1_MASK             0x00010000  /* ASRC1_IN1_LOCK_RISE_EINT1 */
#define CS47L63_ASRC1_IN1_LOCK_RISE_EINT1_SHIFT                    16  /* ASRC1_IN1_LOCK_RISE_EINT1 */
#define CS47L63_ASRC1_IN1_LOCK_RISE_EINT1_WIDTH                     1  /* ASRC1_IN1_LOCK_RISE_EINT1 */
#define CS47L63_LSRC3_LOCK_FALL_EINT1                      0x00002000  /* LSRC3_LOCK_FALL_EINT1 */
#define CS47L63_LSRC3_LOCK_FALL_EINT1_MASK                 0x00002000  /* LSRC3_LOCK_FALL_EINT1 */
#define CS47L63_LSRC3_LOCK_FALL_EINT1_SHIFT                        13  /* LSRC3_LOCK_FALL_EINT1 */
#define CS47L63_LSRC3_LOCK_FALL_EINT1_WIDTH                         1  /* LSRC3_LOCK_FALL_EINT1 */
#define CS47L63_LSRC3_LOCK_RISE_EINT1                      0x00001000  /* LSRC3_LOCK_RISE_EINT1 */
#define CS47L63_LSRC3_LOCK_RISE_EINT1_MASK                 0x00001000  /* LSRC3_LOCK_RISE_EINT1 */
#define CS47L63_LSRC3_LOCK_RISE_EINT1_SHIFT                        12  /* LSRC3_LOCK_RISE_EINT1 */
#define CS47L63_LSRC3_LOCK_RISE_EINT1_WIDTH                         1  /* LSRC3_LOCK_RISE_EINT1 */

/*
 * R744 (0x18038) - IRQ1_EINT_11
 */
#define CS47L63_GPIO8_FALL_EINT1                           0x80000000  /* GPIO8_FALL_EINT1 */
#define CS47L63_GPIO8_FALL_EINT1_MASK                      0x80000000  /* GPIO8_FALL_EINT1 */
#define CS47L63_GPIO8_FALL_EINT1_SHIFT                             31  /* GPIO8_FALL_EINT1 */
#define CS47L63_GPIO8_FALL_EINT1_WIDTH                              1  /* GPIO8_FALL_EINT1 */
#define CS47L63_GPIO8_RISE_EINT1                           0x40000000  /* GPIO8_RISE_EINT1 */
#define CS47L63_GPIO8_RISE_EINT1_MASK                      0x40000000  /* GPIO8_RISE_EINT1 */
#define CS47L63_GPIO8_RISE_EINT1_SHIFT                             30  /* GPIO8_RISE_EINT1 */
#define CS47L63_GPIO8_RISE_EINT1_WIDTH                              1  /* GPIO8_RISE_EINT1 */
#define CS47L63_GPIO7_FALL_EINT1                           0x20000000  /* GPIO7_FALL_EINT1 */
#define CS47L63_GPIO7_FALL_EINT1_MASK                      0x20000000  /* GPIO7_FALL_EINT1 */
#define CS47L63_GPIO7_FALL_EINT1_SHIFT                             29  /* GPIO7_FALL_EINT1 */
#define CS47L63_GPIO7_FALL_EINT1_WIDTH                              1  /* GPIO7_FALL_EINT1 */
#define CS47L63_GPIO7_RISE_EINT1                           0x10000000  /* GPIO7_RISE_EINT1 */
#define CS47L63_GPIO7_RISE_EINT1_MASK                      0x10000000  /* GPIO7_RISE_EINT1 */
#define CS47L63_GPIO7_RISE_EINT1_SHIFT                             28  /* GPIO7_RISE_EINT1 */
#define CS47L63_GPIO7_RISE_EINT1_WIDTH                              1  /* GPIO7_RISE_EINT1 */
#define CS47L63_GPIO6_FALL_EINT1                           0x08000000  /* GPIO6_FALL_EINT1 */
#define CS47L63_GPIO6_FALL_EINT1_MASK                      0x08000000  /* GPIO6_FALL_EINT1 */
#define CS47L63_GPIO6_FALL_EINT1_SHIFT                             27  /* GPIO6_FALL_EINT1 */
#define CS47L63_GPIO6_FALL_EINT1_WIDTH                              1  /* GPIO6_FALL_EINT1 */
#define CS47L63_GPIO6_RISE_EINT1                           0x04000000  /* GPIO6_RISE_EINT1 */
#define CS47L63_GPIO6_RISE_EINT1_MASK                      0x04000000  /* GPIO6_RISE_EINT1 */
#define CS47L63_GPIO6_RISE_EINT1_SHIFT                             26  /* GPIO6_RISE_EINT1 */
#define CS47L63_GPIO6_RISE_EINT1_WIDTH                              1  /* GPIO6_RISE_EINT1 */
#define CS47L63_GPIO5_FALL_EINT1                           0x02000000  /* GPIO5_FALL_EINT1 */
#define CS47L63_GPIO5_FALL_EINT1_MASK                      0x02000000  /* GPIO5_FALL_EINT1 */
#define CS47L63_GPIO5_FALL_EINT1_SHIFT                             25  /* GPIO5_FALL_EINT1 */
#define CS47L63_GPIO5_FALL_EINT1_WIDTH                              1  /* GPIO5_FALL_EINT1 */
#define CS47L63_GPIO5_RISE_EINT1                           0x01000000  /* GPIO5_RISE_EINT1 */
#define CS47L63_GPIO5_RISE_EINT1_MASK                      0x01000000  /* GPIO5_RISE_EINT1 */
#define CS47L63_GPIO5_RISE_EINT1_SHIFT                             24  /* GPIO5_RISE_EINT1 */
#define CS47L63_GPIO5_RISE_EINT1_WIDTH                              1  /* GPIO5_RISE_EINT1 */
#define CS47L63_GPIO4_FALL_EINT1                           0x00800000  /* GPIO4_FALL_EINT1 */
#define CS47L63_GPIO4_FALL_EINT1_MASK                      0x00800000  /* GPIO4_FALL_EINT1 */
#define CS47L63_GPIO4_FALL_EINT1_SHIFT                             23  /* GPIO4_FALL_EINT1 */
#define CS47L63_GPIO4_FALL_EINT1_WIDTH                              1  /* GPIO4_FALL_EINT1 */
#define CS47L63_GPIO4_RISE_EINT1                           0x00400000  /* GPIO4_RISE_EINT1 */
#define CS47L63_GPIO4_RISE_EINT1_MASK                      0x00400000  /* GPIO4_RISE_EINT1 */
#define CS47L63_GPIO4_RISE_EINT1_SHIFT                             22  /* GPIO4_RISE_EINT1 */
#define CS47L63_GPIO4_RISE_EINT1_WIDTH                              1  /* GPIO4_RISE_EINT1 */
#define CS47L63_GPIO3_FALL_EINT1                           0x00200000  /* GPIO3_FALL_EINT1 */
#define CS47L63_GPIO3_FALL_EINT1_MASK                      0x00200000  /* GPIO3_FALL_EINT1 */
#define CS47L63_GPIO3_FALL_EINT1_SHIFT                             21  /* GPIO3_FALL_EINT1 */
#define CS47L63_GPIO3_FALL_EINT1_WIDTH                              1  /* GPIO3_FALL_EINT1 */
#define CS47L63_GPIO3_RISE_EINT1                           0x00100000  /* GPIO3_RISE_EINT1 */
#define CS47L63_GPIO3_RISE_EINT1_MASK                      0x00100000  /* GPIO3_RISE_EINT1 */
#define CS47L63_GPIO3_RISE_EINT1_SHIFT                             20  /* GPIO3_RISE_EINT1 */
#define CS47L63_GPIO3_RISE_EINT1_WIDTH                              1  /* GPIO3_RISE_EINT1 */
#define CS47L63_GPIO2_FALL_EINT1                           0x00080000  /* GPIO2_FALL_EINT1 */
#define CS47L63_GPIO2_FALL_EINT1_MASK                      0x00080000  /* GPIO2_FALL_EINT1 */
#define CS47L63_GPIO2_FALL_EINT1_SHIFT                             19  /* GPIO2_FALL_EINT1 */
#define CS47L63_GPIO2_FALL_EINT1_WIDTH                              1  /* GPIO2_FALL_EINT1 */
#define CS47L63_GPIO2_RISE_EINT1                           0x00040000  /* GPIO2_RISE_EINT1 */
#define CS47L63_GPIO2_RISE_EINT1_MASK                      0x00040000  /* GPIO2_RISE_EINT1 */
#define CS47L63_GPIO2_RISE_EINT1_SHIFT                             18  /* GPIO2_RISE_EINT1 */
#define CS47L63_GPIO2_RISE_EINT1_WIDTH                              1  /* GPIO2_RISE_EINT1 */
#define CS47L63_GPIO1_FALL_EINT1                           0x00020000  /* GPIO1_FALL_EINT1 */
#define CS47L63_GPIO1_FALL_EINT1_MASK                      0x00020000  /* GPIO1_FALL_EINT1 */
#define CS47L63_GPIO1_FALL_EINT1_SHIFT                             17  /* GPIO1_FALL_EINT1 */
#define CS47L63_GPIO1_FALL_EINT1_WIDTH                              1  /* GPIO1_FALL_EINT1 */
#define CS47L63_GPIO1_RISE_EINT1                           0x00010000  /* GPIO1_RISE_EINT1 */
#define CS47L63_GPIO1_RISE_EINT1_MASK                      0x00010000  /* GPIO1_RISE_EINT1 */
#define CS47L63_GPIO1_RISE_EINT1_SHIFT                             16  /* GPIO1_RISE_EINT1 */
#define CS47L63_GPIO1_RISE_EINT1_WIDTH                              1  /* GPIO1_RISE_EINT1 */

/*
 * R745 (0x1803C) - IRQ1_EINT_12
 */
#define CS47L63_EVENT1_FULL_EINT1_MASK                     0x00010000  /* EVENT1_FULL_EINT1 */
#define CS47L63_EVENT1_FULL_EINT1_SHIFT                            16  /* EVENT1_FULL_EINT1 */
#define CS47L63_EVENT1_FULL_EINT1_WIDTH                             1  /* EVENT1_FULL_EINT1 */

/*
 * R746 (0x18040) - IRQ1_EINT_13
 */
#define CS47L63_DSP1_TRB_STACK_ERR_EINT1                   0x00000008  /* DSP1_TRB_STACK_ERR_EINT1 */
#define CS47L63_DSP1_TRB_STACK_ERR_EINT1_MASK              0x00000008  /* DSP1_TRB_STACK_ERR_EINT1 */
#define CS47L63_DSP1_TRB_STACK_ERR_EINT1_SHIFT                      3  /* DSP1_TRB_STACK_ERR_EINT1 */
#define CS47L63_DSP1_TRB_STACK_ERR_EINT1_WIDTH                      1  /* DSP1_TRB_STACK_ERR_EINT1 */
#define CS47L63_DSP1_MIPS_PROF1_DONE_EINT1                 0x00000002  /* DSP1_MIPS_PROF1_DONE_EINT1 */
#define CS47L63_DSP1_MIPS_PROF1_DONE_EINT1_MASK            0x00000002  /* DSP1_MIPS_PROF1_DONE_EINT1 */
#define CS47L63_DSP1_MIPS_PROF1_DONE_EINT1_SHIFT                    1  /* DSP1_MIPS_PROF1_DONE_EINT1 */
#define CS47L63_DSP1_MIPS_PROF1_DONE_EINT1_WIDTH                    1  /* DSP1_MIPS_PROF1_DONE_EINT1 */
#define CS47L63_DSP1_MIPS_PROF0_DONE_EINT1                 0x00000001  /* DSP1_MIPS_PROF0_DONE_EINT1 */
#define CS47L63_DSP1_MIPS_PROF0_DONE_EINT1_MASK            0x00000001  /* DSP1_MIPS_PROF0_DONE_EINT1 */
#define CS47L63_DSP1_MIPS_PROF0_DONE_EINT1_SHIFT                    0  /* DSP1_MIPS_PROF0_DONE_EINT1 */
#define CS47L63_DSP1_MIPS_PROF0_DONE_EINT1_WIDTH                    1  /* DSP1_MIPS_PROF0_DONE_EINT1 */

/*
 * R747 (0x18044) - IRQ1_EINT_14
 */
#define CS47L63_UART1_INTR_EINT1                           0x08000000  /* UART1_INTR_EINT1 */
#define CS47L63_UART1_INTR_EINT1_MASK                      0x08000000  /* UART1_INTR_EINT1 */
#define CS47L63_UART1_INTR_EINT1_SHIFT                             27  /* UART1_INTR_EINT1 */
#define CS47L63_UART1_INTR_EINT1_WIDTH                              1  /* UART1_INTR_EINT1 */
#define CS47L63_UART1_EINTR_EINT1                          0x04000000  /* UART1_EINTR_EINT1 */
#define CS47L63_UART1_EINTR_EINT1_MASK                     0x04000000  /* UART1_EINTR_EINT1 */
#define CS47L63_UART1_EINTR_EINT1_SHIFT                            26  /* UART1_EINTR_EINT1 */
#define CS47L63_UART1_EINTR_EINT1_WIDTH                             1  /* UART1_EINTR_EINT1 */
#define CS47L63_UART1_TX_INTR_EINT1                        0x02000000  /* UART1_TX_INTR_EINT1 */
#define CS47L63_UART1_TX_INTR_EINT1_MASK                   0x02000000  /* UART1_TX_INTR_EINT1 */
#define CS47L63_UART1_TX_INTR_EINT1_SHIFT                          25  /* UART1_TX_INTR_EINT1 */
#define CS47L63_UART1_TX_INTR_EINT1_WIDTH                           1  /* UART1_TX_INTR_EINT1 */
#define CS47L63_UART1_RX_INTR_EINT1                        0x01000000  /* UART1_RX_INTR_EINT1 */
#define CS47L63_UART1_RX_INTR_EINT1_MASK                   0x01000000  /* UART1_RX_INTR_EINT1 */
#define CS47L63_UART1_RX_INTR_EINT1_SHIFT                          24  /* UART1_RX_INTR_EINT1 */
#define CS47L63_UART1_RX_INTR_EINT1_WIDTH                           1  /* UART1_RX_INTR_EINT1 */

/*
 * R748 (0x18048) - IRQ1_EINT_15
 */
#define CS47L63_I2C1_IRQ_AHB_BRIDGE_EINT1                  0x40000000  /* I2C1_IRQ_AHB_BRIDGE_EINT1 */
#define CS47L63_I2C1_IRQ_AHB_BRIDGE_EINT1_MASK             0x40000000  /* I2C1_IRQ_AHB_BRIDGE_EINT1 */
#define CS47L63_I2C1_IRQ_AHB_BRIDGE_EINT1_SHIFT                    30  /* I2C1_IRQ_AHB_BRIDGE_EINT1 */
#define CS47L63_I2C1_IRQ_AHB_BRIDGE_EINT1_WIDTH                     1  /* I2C1_IRQ_AHB_BRIDGE_EINT1 */
#define CS47L63_I2C1_BRIDGE_ERROR_EINT1                    0x20000000  /* I2C1_BRIDGE_ERROR_EINT1 */
#define CS47L63_I2C1_BRIDGE_ERROR_EINT1_MASK               0x20000000  /* I2C1_BRIDGE_ERROR_EINT1 */
#define CS47L63_I2C1_BRIDGE_ERROR_EINT1_SHIFT                      29  /* I2C1_BRIDGE_ERROR_EINT1 */
#define CS47L63_I2C1_BRIDGE_ERROR_EINT1_WIDTH                       1  /* I2C1_BRIDGE_ERROR_EINT1 */
#define CS47L63_SPI1_IRQ_AHB_BRIDGE_EINT1                  0x04000000  /* SPI1_IRQ_AHB_BRIDGE_EINT1 */
#define CS47L63_SPI1_IRQ_AHB_BRIDGE_EINT1_MASK             0x04000000  /* SPI1_IRQ_AHB_BRIDGE_EINT1 */
#define CS47L63_SPI1_IRQ_AHB_BRIDGE_EINT1_SHIFT                    26  /* SPI1_IRQ_AHB_BRIDGE_EINT1 */
#define CS47L63_SPI1_IRQ_AHB_BRIDGE_EINT1_WIDTH                     1  /* SPI1_IRQ_AHB_BRIDGE_EINT1 */
#define CS47L63_SPI1_BRIDGE_ERROR_EINT1                    0x02000000  /* SPI1_BRIDGE_ERROR_EINT1 */
#define CS47L63_SPI1_BRIDGE_ERROR_EINT1_MASK               0x02000000  /* SPI1_BRIDGE_ERROR_EINT1 */
#define CS47L63_SPI1_BRIDGE_ERROR_EINT1_SHIFT                      25  /* SPI1_BRIDGE_ERROR_EINT1 */
#define CS47L63_SPI1_BRIDGE_ERROR_EINT1_WIDTH                       1  /* SPI1_BRIDGE_ERROR_EINT1 */
#define CS47L63_APB_MONITOR_ERR_EINT1                      0x01000000  /* APB_MONITOR_ERR_EINT1 */
#define CS47L63_APB_MONITOR_ERR_EINT1_MASK                 0x01000000  /* APB_MONITOR_ERR_EINT1 */
#define CS47L63_APB_MONITOR_ERR_EINT1_SHIFT                        24  /* APB_MONITOR_ERR_EINT1 */
#define CS47L63_APB_MONITOR_ERR_EINT1_WIDTH                         1  /* APB_MONITOR_ERR_EINT1 */
#define CS47L63_I2C2_BLOCK_EINT1                           0x00002000  /* I2C2_BLOCK_EINT1 */
#define CS47L63_I2C2_BLOCK_EINT1_MASK                      0x00002000  /* I2C2_BLOCK_EINT1 */
#define CS47L63_I2C2_BLOCK_EINT1_SHIFT                             13  /* I2C2_BLOCK_EINT1 */
#define CS47L63_I2C2_BLOCK_EINT1_WIDTH                              1  /* I2C2_BLOCK_EINT1 */
#define CS47L63_I2C2_DONE_EINT1                            0x00001000  /* I2C2_DONE_EINT1 */
#define CS47L63_I2C2_DONE_EINT1_MASK                       0x00001000  /* I2C2_DONE_EINT1 */
#define CS47L63_I2C2_DONE_EINT1_SHIFT                              12  /* I2C2_DONE_EINT1 */
#define CS47L63_I2C2_DONE_EINT1_WIDTH                               1  /* I2C2_DONE_EINT1 */
#define CS47L63_SPI2_STALLING_EINT1                        0x00000008  /* SPI2_STALLING_EINT1 */
#define CS47L63_SPI2_STALLING_EINT1_MASK                   0x00000008  /* SPI2_STALLING_EINT1 */
#define CS47L63_SPI2_STALLING_EINT1_SHIFT                           3  /* SPI2_STALLING_EINT1 */
#define CS47L63_SPI2_STALLING_EINT1_WIDTH                           1  /* SPI2_STALLING_EINT1 */
#define CS47L63_SPI2_BLOCK_EINT1                           0x00000004  /* SPI2_BLOCK_EINT1 */
#define CS47L63_SPI2_BLOCK_EINT1_MASK                      0x00000004  /* SPI2_BLOCK_EINT1 */
#define CS47L63_SPI2_BLOCK_EINT1_SHIFT                              2  /* SPI2_BLOCK_EINT1 */
#define CS47L63_SPI2_BLOCK_EINT1_WIDTH                              1  /* SPI2_BLOCK_EINT1 */
#define CS47L63_SPI2_OVERCLOCKED_EINT1                     0x00000002  /* SPI2_OVERCLOCKED_EINT1 */
#define CS47L63_SPI2_OVERCLOCKED_EINT1_MASK                0x00000002  /* SPI2_OVERCLOCKED_EINT1 */
#define CS47L63_SPI2_OVERCLOCKED_EINT1_SHIFT                        1  /* SPI2_OVERCLOCKED_EINT1 */
#define CS47L63_SPI2_OVERCLOCKED_EINT1_WIDTH                        1  /* SPI2_OVERCLOCKED_EINT1 */
#define CS47L63_SPI2_DONE_EINT1                            0x00000001  /* SPI2_DONE_EINT1 */
#define CS47L63_SPI2_DONE_EINT1_MASK                       0x00000001  /* SPI2_DONE_EINT1 */
#define CS47L63_SPI2_DONE_EINT1_SHIFT                               0  /* SPI2_DONE_EINT1 */
#define CS47L63_SPI2_DONE_EINT1_WIDTH                               1  /* SPI2_DONE_EINT1 */

/*
 * R749 (0x18050) - IRQ1_EINT_17
 */
#define CS47L63_TIMER2_EINT1                               0x00020000  /* TIMER2_EINT1 */
#define CS47L63_TIMER2_EINT1_MASK                          0x00020000  /* TIMER2_EINT1 */
#define CS47L63_TIMER2_EINT1_SHIFT                                 17  /* TIMER2_EINT1 */
#define CS47L63_TIMER2_EINT1_WIDTH                                  1  /* TIMER2_EINT1 */
#define CS47L63_TIMER1_EINT1                               0x00010000  /* TIMER1_EINT1 */
#define CS47L63_TIMER1_EINT1_MASK                          0x00010000  /* TIMER1_EINT1 */
#define CS47L63_TIMER1_EINT1_SHIFT                                 16  /* TIMER1_EINT1 */
#define CS47L63_TIMER1_EINT1_WIDTH                                  1  /* TIMER1_EINT1 */
#define CS47L63_GPIO12_FALL_EINT1                          0x00008000  /* GPIO12_FALL_EINT1 */
#define CS47L63_GPIO12_FALL_EINT1_MASK                     0x00008000  /* GPIO12_FALL_EINT1 */
#define CS47L63_GPIO12_FALL_EINT1_SHIFT                            15  /* GPIO12_FALL_EINT1 */
#define CS47L63_GPIO12_FALL_EINT1_WIDTH                             1  /* GPIO12_FALL_EINT1 */
#define CS47L63_GPIO12_RISE_EINT1                          0x00004000  /* GPIO12_RISE_EINT1 */
#define CS47L63_GPIO12_RISE_EINT1_MASK                     0x00004000  /* GPIO12_RISE_EINT1 */
#define CS47L63_GPIO12_RISE_EINT1_SHIFT                            14  /* GPIO12_RISE_EINT1 */
#define CS47L63_GPIO12_RISE_EINT1_WIDTH                             1  /* GPIO12_RISE_EINT1 */
#define CS47L63_GPIO11_FALL_EINT1                          0x00002000  /* GPIO11_FALL_EINT1 */
#define CS47L63_GPIO11_FALL_EINT1_MASK                     0x00002000  /* GPIO11_FALL_EINT1 */
#define CS47L63_GPIO11_FALL_EINT1_SHIFT                            13  /* GPIO11_FALL_EINT1 */
#define CS47L63_GPIO11_FALL_EINT1_WIDTH                             1  /* GPIO11_FALL_EINT1 */
#define CS47L63_GPIO11_RISE_EINT1                          0x00001000  /* GPIO11_RISE_EINT1 */
#define CS47L63_GPIO11_RISE_EINT1_MASK                     0x00001000  /* GPIO11_RISE_EINT1 */
#define CS47L63_GPIO11_RISE_EINT1_SHIFT                            12  /* GPIO11_RISE_EINT1 */
#define CS47L63_GPIO11_RISE_EINT1_WIDTH                             1  /* GPIO11_RISE_EINT1 */
#define CS47L63_GPIO10_FALL_EINT1                          0x00000800  /* GPIO10_FALL_EINT1 */
#define CS47L63_GPIO10_FALL_EINT1_MASK                     0x00000800  /* GPIO10_FALL_EINT1 */
#define CS47L63_GPIO10_FALL_EINT1_SHIFT                            11  /* GPIO10_FALL_EINT1 */
#define CS47L63_GPIO10_FALL_EINT1_WIDTH                             1  /* GPIO10_FALL_EINT1 */
#define CS47L63_GPIO10_RISE_EINT1                          0x00000400  /* GPIO10_RISE_EINT1 */
#define CS47L63_GPIO10_RISE_EINT1_MASK                     0x00000400  /* GPIO10_RISE_EINT1 */
#define CS47L63_GPIO10_RISE_EINT1_SHIFT                            10  /* GPIO10_RISE_EINT1 */
#define CS47L63_GPIO10_RISE_EINT1_WIDTH                             1  /* GPIO10_RISE_EINT1 */
#define CS47L63_GPIO9_FALL_EINT1                           0x00000200  /* GPIO9_FALL_EINT1 */
#define CS47L63_GPIO9_FALL_EINT1_MASK                      0x00000200  /* GPIO9_FALL_EINT1 */
#define CS47L63_GPIO9_FALL_EINT1_SHIFT                              9  /* GPIO9_FALL_EINT1 */
#define CS47L63_GPIO9_FALL_EINT1_WIDTH                              1  /* GPIO9_FALL_EINT1 */
#define CS47L63_GPIO9_RISE_EINT1                           0x00000100  /* GPIO9_RISE_EINT1 */
#define CS47L63_GPIO9_RISE_EINT1_MASK                      0x00000100  /* GPIO9_RISE_EINT1 */
#define CS47L63_GPIO9_RISE_EINT1_SHIFT                              8  /* GPIO9_RISE_EINT1 */
#define CS47L63_GPIO9_RISE_EINT1_WIDTH                              1  /* GPIO9_RISE_EINT1 */

/*
 * R750 (0x18054) - IRQ1_EINT_18
 */
#define CS47L63_TIMER_ALM1_CH4_EINT1                       0x00000008  /* TIMER_ALM1_CH4_EINT1 */
#define CS47L63_TIMER_ALM1_CH4_EINT1_MASK                  0x00000008  /* TIMER_ALM1_CH4_EINT1 */
#define CS47L63_TIMER_ALM1_CH4_EINT1_SHIFT                          3  /* TIMER_ALM1_CH4_EINT1 */
#define CS47L63_TIMER_ALM1_CH4_EINT1_WIDTH                          1  /* TIMER_ALM1_CH4_EINT1 */
#define CS47L63_TIMER_ALM1_CH3_EINT1                       0x00000004  /* TIMER_ALM1_CH3_EINT1 */
#define CS47L63_TIMER_ALM1_CH3_EINT1_MASK                  0x00000004  /* TIMER_ALM1_CH3_EINT1 */
#define CS47L63_TIMER_ALM1_CH3_EINT1_SHIFT                          2  /* TIMER_ALM1_CH3_EINT1 */
#define CS47L63_TIMER_ALM1_CH3_EINT1_WIDTH                          1  /* TIMER_ALM1_CH3_EINT1 */
#define CS47L63_TIMER_ALM1_CH2_EINT1                       0x00000002  /* TIMER_ALM1_CH2_EINT1 */
#define CS47L63_TIMER_ALM1_CH2_EINT1_MASK                  0x00000002  /* TIMER_ALM1_CH2_EINT1 */
#define CS47L63_TIMER_ALM1_CH2_EINT1_SHIFT                          1  /* TIMER_ALM1_CH2_EINT1 */
#define CS47L63_TIMER_ALM1_CH2_EINT1_WIDTH                          1  /* TIMER_ALM1_CH2_EINT1 */
#define CS47L63_TIMER_ALM1_CH1_EINT1                       0x00000001  /* TIMER_ALM1_CH1_EINT1 */
#define CS47L63_TIMER_ALM1_CH1_EINT1_MASK                  0x00000001  /* TIMER_ALM1_CH1_EINT1 */
#define CS47L63_TIMER_ALM1_CH1_EINT1_SHIFT                          0  /* TIMER_ALM1_CH1_EINT1 */
#define CS47L63_TIMER_ALM1_CH1_EINT1_WIDTH                          1  /* TIMER_ALM1_CH1_EINT1 */

/*
 * R751 (0x18090) - IRQ1_STS_1
 */
#define CS47L63_OUT1L_SC_STS1                              0x00020000  /* OUT1L_SC_STS1 */
#define CS47L63_OUT1L_SC_STS1_MASK                         0x00020000  /* OUT1L_SC_STS1 */
#define CS47L63_OUT1L_SC_STS1_SHIFT                                17  /* OUT1L_SC_STS1 */
#define CS47L63_OUT1L_SC_STS1_WIDTH                                 1  /* OUT1L_SC_STS1 */
#define CS47L63_DSPCLK_ERR_STS1                            0x00001000  /* DSPCLK_ERR_STS1 */
#define CS47L63_DSPCLK_ERR_STS1_MASK                       0x00001000  /* DSPCLK_ERR_STS1 */
#define CS47L63_DSPCLK_ERR_STS1_SHIFT                              12  /* DSPCLK_ERR_STS1 */
#define CS47L63_DSPCLK_ERR_STS1_WIDTH                               1  /* DSPCLK_ERR_STS1 */
#define CS47L63_ASYNCCLK_ERR_STS1                          0x00000800  /* ASYNCCLK_ERR_STS1 */
#define CS47L63_ASYNCCLK_ERR_STS1_MASK                     0x00000800  /* ASYNCCLK_ERR_STS1 */
#define CS47L63_ASYNCCLK_ERR_STS1_SHIFT                            11  /* ASYNCCLK_ERR_STS1 */
#define CS47L63_ASYNCCLK_ERR_STS1_WIDTH                             1  /* ASYNCCLK_ERR_STS1 */
#define CS47L63_SYSCLK_ERR_STS1                            0x00000400  /* SYSCLK_ERR_STS1 */
#define CS47L63_SYSCLK_ERR_STS1_MASK                       0x00000400  /* SYSCLK_ERR_STS1 */
#define CS47L63_SYSCLK_ERR_STS1_SHIFT                              10  /* SYSCLK_ERR_STS1 */
#define CS47L63_SYSCLK_ERR_STS1_WIDTH                               1  /* SYSCLK_ERR_STS1 */
#define CS47L63_CTRLIF_ERR_STS1                            0x00000200  /* CTRLIF_ERR_STS1 */
#define CS47L63_CTRLIF_ERR_STS1_MASK                       0x00000200  /* CTRLIF_ERR_STS1 */
#define CS47L63_CTRLIF_ERR_STS1_SHIFT                               9  /* CTRLIF_ERR_STS1 */
#define CS47L63_CTRLIF_ERR_STS1_WIDTH                               1  /* CTRLIF_ERR_STS1 */

/*
 * R752 (0x18094) - IRQ1_STS_2
 */
#define CS47L63_BOOT_DONE_STS1                             0x00000008  /* BOOT_DONE_STS1 */
#define CS47L63_BOOT_DONE_STS1_MASK                        0x00000008  /* BOOT_DONE_STS1 */
#define CS47L63_BOOT_DONE_STS1_SHIFT                                3  /* BOOT_DONE_STS1 */
#define CS47L63_BOOT_DONE_STS1_WIDTH                                1  /* BOOT_DONE_STS1 */
#define CS47L63_IRQ3_STS1                                  0x00000004  /* IRQ3_STS1 */
#define CS47L63_IRQ3_STS1_MASK                             0x00000004  /* IRQ3_STS1 */
#define CS47L63_IRQ3_STS1_SHIFT                                     2  /* IRQ3_STS1 */
#define CS47L63_IRQ3_STS1_WIDTH                                     1  /* IRQ3_STS1 */

/*
 * R753 (0x18098) - IRQ1_STS_3
 */
#define CS47L63_OUT1L_DISABLE_DONE_STS1                    0x00000200  /* OUT1L_DISABLE_DONE_STS1 */
#define CS47L63_OUT1L_DISABLE_DONE_STS1_MASK               0x00000200  /* OUT1L_DISABLE_DONE_STS1 */
#define CS47L63_OUT1L_DISABLE_DONE_STS1_SHIFT                       9  /* OUT1L_DISABLE_DONE_STS1 */
#define CS47L63_OUT1L_DISABLE_DONE_STS1_WIDTH                       1  /* OUT1L_DISABLE_DONE_STS1 */
#define CS47L63_OUT1L_ENABLE_DONE_STS1                     0x00000002  /* OUT1L_ENABLE_DONE_STS1 */
#define CS47L63_OUT1L_ENABLE_DONE_STS1_MASK                0x00000002  /* OUT1L_ENABLE_DONE_STS1 */
#define CS47L63_OUT1L_ENABLE_DONE_STS1_SHIFT                        1  /* OUT1L_ENABLE_DONE_STS1 */
#define CS47L63_OUT1L_ENABLE_DONE_STS1_WIDTH                        1  /* OUT1L_ENABLE_DONE_STS1 */

/*
 * R754 (0x180A0) - IRQ1_STS_5
 */
#define CS47L63_INPUTS_SIG_DET_STS1                        0x00100000  /* INPUTS_SIG_DET_STS1 */
#define CS47L63_INPUTS_SIG_DET_STS1_MASK                   0x00100000  /* INPUTS_SIG_DET_STS1 */
#define CS47L63_INPUTS_SIG_DET_STS1_SHIFT                          20  /* INPUTS_SIG_DET_STS1 */
#define CS47L63_INPUTS_SIG_DET_STS1_WIDTH                           1  /* INPUTS_SIG_DET_STS1 */
#define CS47L63_DRC2_SIG_DET_STS1                          0x00040000  /* DRC2_SIG_DET_STS1 */
#define CS47L63_DRC2_SIG_DET_STS1_MASK                     0x00040000  /* DRC2_SIG_DET_STS1 */
#define CS47L63_DRC2_SIG_DET_STS1_SHIFT                            18  /* DRC2_SIG_DET_STS1 */
#define CS47L63_DRC2_SIG_DET_STS1_WIDTH                             1  /* DRC2_SIG_DET_STS1 */
#define CS47L63_DRC1_SIG_DET_STS1                          0x00010000  /* DRC1_SIG_DET_STS1 */
#define CS47L63_DRC1_SIG_DET_STS1_MASK                     0x00010000  /* DRC1_SIG_DET_STS1 */
#define CS47L63_DRC1_SIG_DET_STS1_SHIFT                            16  /* DRC1_SIG_DET_STS1 */
#define CS47L63_DRC1_SIG_DET_STS1_WIDTH                             1  /* DRC1_SIG_DET_STS1 */

/*
 * R755 (0x180A4) - IRQ1_STS_6
 */
#define CS47L63_FLL2_REF_LOST_STS1                         0x00000200  /* FLL2_REF_LOST_STS1 */
#define CS47L63_FLL2_REF_LOST_STS1_MASK                    0x00000200  /* FLL2_REF_LOST_STS1 */
#define CS47L63_FLL2_REF_LOST_STS1_SHIFT                            9  /* FLL2_REF_LOST_STS1 */
#define CS47L63_FLL2_REF_LOST_STS1_WIDTH                            1  /* FLL2_REF_LOST_STS1 */
#define CS47L63_FLL1_REF_LOST_STS1                         0x00000100  /* FLL1_REF_LOST_STS1 */
#define CS47L63_FLL1_REF_LOST_STS1_MASK                    0x00000100  /* FLL1_REF_LOST_STS1 */
#define CS47L63_FLL1_REF_LOST_STS1_SHIFT                            8  /* FLL1_REF_LOST_STS1 */
#define CS47L63_FLL1_REF_LOST_STS1_WIDTH                            1  /* FLL1_REF_LOST_STS1 */
#define CS47L63_FLL2_LOCK_STS1                             0x00000004  /* FLL2_LOCK_STS1 */
#define CS47L63_FLL2_LOCK_STS1_MASK                        0x00000004  /* FLL2_LOCK_STS1 */
#define CS47L63_FLL2_LOCK_STS1_SHIFT                                2  /* FLL2_LOCK_STS1 */
#define CS47L63_FLL2_LOCK_STS1_WIDTH                                1  /* FLL2_LOCK_STS1 */
#define CS47L63_FLL1_LOCK_STS1                             0x00000001  /* FLL1_LOCK_STS1 */
#define CS47L63_FLL1_LOCK_STS1_MASK                        0x00000001  /* FLL1_LOCK_STS1 */
#define CS47L63_FLL1_LOCK_STS1_SHIFT                                0  /* FLL1_LOCK_STS1 */
#define CS47L63_FLL1_LOCK_STS1_WIDTH                                1  /* FLL1_LOCK_STS1 */

/*
 * R756 (0x180A8) - IRQ1_STS_7
 */
#define CS47L63_DSP1_MPU_ERR_STS1                          0x00200000  /* DSP1_MPU_ERR_STS1 */
#define CS47L63_DSP1_MPU_ERR_STS1_MASK                     0x00200000  /* DSP1_MPU_ERR_STS1 */
#define CS47L63_DSP1_MPU_ERR_STS1_SHIFT                            21  /* DSP1_MPU_ERR_STS1 */
#define CS47L63_DSP1_MPU_ERR_STS1_WIDTH                             1  /* DSP1_MPU_ERR_STS1 */
#define CS47L63_DSP1_WDT_EXPIRE_STS1                       0x00100000  /* DSP1_WDT_EXPIRE_STS1 */
#define CS47L63_DSP1_WDT_EXPIRE_STS1_MASK                  0x00100000  /* DSP1_WDT_EXPIRE_STS1 */
#define CS47L63_DSP1_WDT_EXPIRE_STS1_SHIFT                         20  /* DSP1_WDT_EXPIRE_STS1 */
#define CS47L63_DSP1_WDT_EXPIRE_STS1_WIDTH                          1  /* DSP1_WDT_EXPIRE_STS1 */
#define CS47L63_DSP1_IHB_ERR_STS1                          0x00080000  /* DSP1_IHB_ERR_STS1 */
#define CS47L63_DSP1_IHB_ERR_STS1_MASK                     0x00080000  /* DSP1_IHB_ERR_STS1 */
#define CS47L63_DSP1_IHB_ERR_STS1_SHIFT                            19  /* DSP1_IHB_ERR_STS1 */
#define CS47L63_DSP1_IHB_ERR_STS1_WIDTH                             1  /* DSP1_IHB_ERR_STS1 */
#define CS47L63_DSP1_AHB_SYS_ERR_STS1                      0x00040000  /* DSP1_AHB_SYS_ERR_STS1 */
#define CS47L63_DSP1_AHB_SYS_ERR_STS1_MASK                 0x00040000  /* DSP1_AHB_SYS_ERR_STS1 */
#define CS47L63_DSP1_AHB_SYS_ERR_STS1_SHIFT                        18  /* DSP1_AHB_SYS_ERR_STS1 */
#define CS47L63_DSP1_AHB_SYS_ERR_STS1_WIDTH                         1  /* DSP1_AHB_SYS_ERR_STS1 */
#define CS47L63_DSP1_AHB_PACK_ERR_STS1                     0x00020000  /* DSP1_AHB_PACK_ERR_STS1 */
#define CS47L63_DSP1_AHB_PACK_ERR_STS1_MASK                0x00020000  /* DSP1_AHB_PACK_ERR_STS1 */
#define CS47L63_DSP1_AHB_PACK_ERR_STS1_SHIFT                       17  /* DSP1_AHB_PACK_ERR_STS1 */
#define CS47L63_DSP1_AHB_PACK_ERR_STS1_WIDTH                        1  /* DSP1_AHB_PACK_ERR_STS1 */
#define CS47L63_DSP1_NMI_ERR_STS1                          0x00010000  /* DSP1_NMI_ERR_STS1 */
#define CS47L63_DSP1_NMI_ERR_STS1_MASK                     0x00010000  /* DSP1_NMI_ERR_STS1 */
#define CS47L63_DSP1_NMI_ERR_STS1_SHIFT                            16  /* DSP1_NMI_ERR_STS1 */
#define CS47L63_DSP1_NMI_ERR_STS1_WIDTH                             1  /* DSP1_NMI_ERR_STS1 */

/*
 * R757 (0x180B0) - IRQ1_STS_9
 */
#define CS47L63_MCU_HWERR_IRQ_OUT_STS1                     0x80000000  /* MCU_HWERR_IRQ_OUT_STS1 */
#define CS47L63_MCU_HWERR_IRQ_OUT_STS1_MASK                0x80000000  /* MCU_HWERR_IRQ_OUT_STS1 */
#define CS47L63_MCU_HWERR_IRQ_OUT_STS1_SHIFT                       31  /* MCU_HWERR_IRQ_OUT_STS1 */
#define CS47L63_MCU_HWERR_IRQ_OUT_STS1_WIDTH                        1  /* MCU_HWERR_IRQ_OUT_STS1 */
#define CS47L63_DSP1_IRQ3_STS1                             0x00000008  /* DSP1_IRQ3_STS1 */
#define CS47L63_DSP1_IRQ3_STS1_MASK                        0x00000008  /* DSP1_IRQ3_STS1 */
#define CS47L63_DSP1_IRQ3_STS1_SHIFT                                3  /* DSP1_IRQ3_STS1 */
#define CS47L63_DSP1_IRQ3_STS1_WIDTH                                1  /* DSP1_IRQ3_STS1 */
#define CS47L63_DSP1_IRQ2_STS1                             0x00000004  /* DSP1_IRQ2_STS1 */
#define CS47L63_DSP1_IRQ2_STS1_MASK                        0x00000004  /* DSP1_IRQ2_STS1 */
#define CS47L63_DSP1_IRQ2_STS1_SHIFT                                2  /* DSP1_IRQ2_STS1 */
#define CS47L63_DSP1_IRQ2_STS1_WIDTH                                1  /* DSP1_IRQ2_STS1 */
#define CS47L63_DSP1_IRQ1_STS1                             0x00000002  /* DSP1_IRQ1_STS1 */
#define CS47L63_DSP1_IRQ1_STS1_MASK                        0x00000002  /* DSP1_IRQ1_STS1 */
#define CS47L63_DSP1_IRQ1_STS1_SHIFT                                1  /* DSP1_IRQ1_STS1 */
#define CS47L63_DSP1_IRQ1_STS1_WIDTH                                1  /* DSP1_IRQ1_STS1 */
#define CS47L63_DSP1_IRQ0_STS1                             0x00000001  /* DSP1_IRQ0_STS1 */
#define CS47L63_DSP1_IRQ0_STS1_MASK                        0x00000001  /* DSP1_IRQ0_STS1 */
#define CS47L63_DSP1_IRQ0_STS1_SHIFT                                0  /* DSP1_IRQ0_STS1 */
#define CS47L63_DSP1_IRQ0_STS1_WIDTH                                1  /* DSP1_IRQ0_STS1 */

/*
 * R758 (0x180B4) - IRQ1_STS_10
 */
#define CS47L63_LSRC2_LOCK_STS1                            0x00100000  /* LSRC2_LOCK_STS1 */
#define CS47L63_LSRC2_LOCK_STS1_MASK                       0x00100000  /* LSRC2_LOCK_STS1 */
#define CS47L63_LSRC2_LOCK_STS1_SHIFT                              20  /* LSRC2_LOCK_STS1 */
#define CS47L63_LSRC2_LOCK_STS1_WIDTH                               1  /* LSRC2_LOCK_STS1 */
#define CS47L63_ASRC1_IN2_LOCK_STS1                        0x00040000  /* ASRC1_IN2_LOCK_STS1 */
#define CS47L63_ASRC1_IN2_LOCK_STS1_MASK                   0x00040000  /* ASRC1_IN2_LOCK_STS1 */
#define CS47L63_ASRC1_IN2_LOCK_STS1_SHIFT                          18  /* ASRC1_IN2_LOCK_STS1 */
#define CS47L63_ASRC1_IN2_LOCK_STS1_WIDTH                           1  /* ASRC1_IN2_LOCK_STS1 */
#define CS47L63_ASRC1_IN1_LOCK_STS1                        0x00010000  /* ASRC1_IN1_LOCK_STS1 */
#define CS47L63_ASRC1_IN1_LOCK_STS1_MASK                   0x00010000  /* ASRC1_IN1_LOCK_STS1 */
#define CS47L63_ASRC1_IN1_LOCK_STS1_SHIFT                          16  /* ASRC1_IN1_LOCK_STS1 */
#define CS47L63_ASRC1_IN1_LOCK_STS1_WIDTH                           1  /* ASRC1_IN1_LOCK_STS1 */
#define CS47L63_LSRC3_LOCK_STS1                            0x00001000  /* LSRC3_LOCK_STS1 */
#define CS47L63_LSRC3_LOCK_STS1_MASK                       0x00001000  /* LSRC3_LOCK_STS1 */
#define CS47L63_LSRC3_LOCK_STS1_SHIFT                              12  /* LSRC3_LOCK_STS1 */
#define CS47L63_LSRC3_LOCK_STS1_WIDTH                               1  /* LSRC3_LOCK_STS1 */

/*
 * R759 (0x180B8) - IRQ1_STS_11
 */
#define CS47L63_GPIO8_STS1                                 0x40000000  /* GPIO8_STS1 */
#define CS47L63_GPIO8_STS1_MASK                            0x40000000  /* GPIO8_STS1 */
#define CS47L63_GPIO8_STS1_SHIFT                                   30  /* GPIO8_STS1 */
#define CS47L63_GPIO8_STS1_WIDTH                                    1  /* GPIO8_STS1 */
#define CS47L63_GPIO7_STS1                                 0x10000000  /* GPIO7_STS1 */
#define CS47L63_GPIO7_STS1_MASK                            0x10000000  /* GPIO7_STS1 */
#define CS47L63_GPIO7_STS1_SHIFT                                   28  /* GPIO7_STS1 */
#define CS47L63_GPIO7_STS1_WIDTH                                    1  /* GPIO7_STS1 */
#define CS47L63_GPIO6_STS1                                 0x04000000  /* GPIO6_STS1 */
#define CS47L63_GPIO6_STS1_MASK                            0x04000000  /* GPIO6_STS1 */
#define CS47L63_GPIO6_STS1_SHIFT                                   26  /* GPIO6_STS1 */
#define CS47L63_GPIO6_STS1_WIDTH                                    1  /* GPIO6_STS1 */
#define CS47L63_GPIO5_STS1                                 0x01000000  /* GPIO5_STS1 */
#define CS47L63_GPIO5_STS1_MASK                            0x01000000  /* GPIO5_STS1 */
#define CS47L63_GPIO5_STS1_SHIFT                                   24  /* GPIO5_STS1 */
#define CS47L63_GPIO5_STS1_WIDTH                                    1  /* GPIO5_STS1 */
#define CS47L63_GPIO4_STS1                                 0x00400000  /* GPIO4_STS1 */
#define CS47L63_GPIO4_STS1_MASK                            0x00400000  /* GPIO4_STS1 */
#define CS47L63_GPIO4_STS1_SHIFT                                   22  /* GPIO4_STS1 */
#define CS47L63_GPIO4_STS1_WIDTH                                    1  /* GPIO4_STS1 */
#define CS47L63_GPIO3_STS1                                 0x00100000  /* GPIO3_STS1 */
#define CS47L63_GPIO3_STS1_MASK                            0x00100000  /* GPIO3_STS1 */
#define CS47L63_GPIO3_STS1_SHIFT                                   20  /* GPIO3_STS1 */
#define CS47L63_GPIO3_STS1_WIDTH                                    1  /* GPIO3_STS1 */
#define CS47L63_GPIO2_STS1                                 0x00040000  /* GPIO2_STS1 */
#define CS47L63_GPIO2_STS1_MASK                            0x00040000  /* GPIO2_STS1 */
#define CS47L63_GPIO2_STS1_SHIFT                                   18  /* GPIO2_STS1 */
#define CS47L63_GPIO2_STS1_WIDTH                                    1  /* GPIO2_STS1 */
#define CS47L63_GPIO1_STS1                                 0x00010000  /* GPIO1_STS1 */
#define CS47L63_GPIO1_STS1_MASK                            0x00010000  /* GPIO1_STS1 */
#define CS47L63_GPIO1_STS1_SHIFT                                   16  /* GPIO1_STS1 */
#define CS47L63_GPIO1_STS1_WIDTH                                    1  /* GPIO1_STS1 */

/*
 * R760 (0x180BC) - IRQ1_STS_12
 */
#define CS47L63_EVENT1_FULL_STS1_MASK                      0x00010000  /* EVENT1_FULL_STS1 */
#define CS47L63_EVENT1_FULL_STS1_SHIFT                             16  /* EVENT1_FULL_STS1 */
#define CS47L63_EVENT1_FULL_STS1_WIDTH                              1  /* EVENT1_FULL_STS1 */

/*
 * R761 (0x180C0) - IRQ1_STS_13
 */
#define CS47L63_DSP1_TRB_STACK_ERR_STS1                    0x00000008  /* DSP1_TRB_STACK_ERR_STS1 */
#define CS47L63_DSP1_TRB_STACK_ERR_STS1_MASK               0x00000008  /* DSP1_TRB_STACK_ERR_STS1 */
#define CS47L63_DSP1_TRB_STACK_ERR_STS1_SHIFT                       3  /* DSP1_TRB_STACK_ERR_STS1 */
#define CS47L63_DSP1_TRB_STACK_ERR_STS1_WIDTH                       1  /* DSP1_TRB_STACK_ERR_STS1 */
#define CS47L63_DSP1_MIPS_PROF1_DONE_STS1                  0x00000002  /* DSP1_MIPS_PROF1_DONE_STS1 */
#define CS47L63_DSP1_MIPS_PROF1_DONE_STS1_MASK             0x00000002  /* DSP1_MIPS_PROF1_DONE_STS1 */
#define CS47L63_DSP1_MIPS_PROF1_DONE_STS1_SHIFT                     1  /* DSP1_MIPS_PROF1_DONE_STS1 */
#define CS47L63_DSP1_MIPS_PROF1_DONE_STS1_WIDTH                     1  /* DSP1_MIPS_PROF1_DONE_STS1 */
#define CS47L63_DSP1_MIPS_PROF0_DONE_STS1                  0x00000001  /* DSP1_MIPS_PROF0_DONE_STS1 */
#define CS47L63_DSP1_MIPS_PROF0_DONE_STS1_MASK             0x00000001  /* DSP1_MIPS_PROF0_DONE_STS1 */
#define CS47L63_DSP1_MIPS_PROF0_DONE_STS1_SHIFT                     0  /* DSP1_MIPS_PROF0_DONE_STS1 */
#define CS47L63_DSP1_MIPS_PROF0_DONE_STS1_WIDTH                     1  /* DSP1_MIPS_PROF0_DONE_STS1 */

/*
 * R762 (0x180C4) - IRQ1_STS_14
 */
#define CS47L63_UART1_INTR_STS1                            0x08000000  /* UART1_INTR_STS1 */
#define CS47L63_UART1_INTR_STS1_MASK                       0x08000000  /* UART1_INTR_STS1 */
#define CS47L63_UART1_INTR_STS1_SHIFT                              27  /* UART1_INTR_STS1 */
#define CS47L63_UART1_INTR_STS1_WIDTH                               1  /* UART1_INTR_STS1 */
#define CS47L63_UART1_EINTR_STS1                           0x04000000  /* UART1_EINTR_STS1 */
#define CS47L63_UART1_EINTR_STS1_MASK                      0x04000000  /* UART1_EINTR_STS1 */
#define CS47L63_UART1_EINTR_STS1_SHIFT                             26  /* UART1_EINTR_STS1 */
#define CS47L63_UART1_EINTR_STS1_WIDTH                              1  /* UART1_EINTR_STS1 */
#define CS47L63_UART1_TX_INTR_STS1                         0x02000000  /* UART1_TX_INTR_STS1 */
#define CS47L63_UART1_TX_INTR_STS1_MASK                    0x02000000  /* UART1_TX_INTR_STS1 */
#define CS47L63_UART1_TX_INTR_STS1_SHIFT                           25  /* UART1_TX_INTR_STS1 */
#define CS47L63_UART1_TX_INTR_STS1_WIDTH                            1  /* UART1_TX_INTR_STS1 */
#define CS47L63_UART1_RX_INTR_STS1                         0x01000000  /* UART1_RX_INTR_STS1 */
#define CS47L63_UART1_RX_INTR_STS1_MASK                    0x01000000  /* UART1_RX_INTR_STS1 */
#define CS47L63_UART1_RX_INTR_STS1_SHIFT                           24  /* UART1_RX_INTR_STS1 */
#define CS47L63_UART1_RX_INTR_STS1_WIDTH                            1  /* UART1_RX_INTR_STS1 */

/*
 * R763 (0x180C8) - IRQ1_STS_15
 */
#define CS47L63_I2C1_IRQ_AHB_BRIDGE_STS1                   0x40000000  /* I2C1_IRQ_AHB_BRIDGE_STS1 */
#define CS47L63_I2C1_IRQ_AHB_BRIDGE_STS1_MASK              0x40000000  /* I2C1_IRQ_AHB_BRIDGE_STS1 */
#define CS47L63_I2C1_IRQ_AHB_BRIDGE_STS1_SHIFT                     30  /* I2C1_IRQ_AHB_BRIDGE_STS1 */
#define CS47L63_I2C1_IRQ_AHB_BRIDGE_STS1_WIDTH                      1  /* I2C1_IRQ_AHB_BRIDGE_STS1 */
#define CS47L63_SPI1_IRQ_AHB_BRIDGE_STS1                   0x04000000  /* SPI1_IRQ_AHB_BRIDGE_STS1 */
#define CS47L63_SPI1_IRQ_AHB_BRIDGE_STS1_MASK              0x04000000  /* SPI1_IRQ_AHB_BRIDGE_STS1 */
#define CS47L63_SPI1_IRQ_AHB_BRIDGE_STS1_SHIFT                     26  /* SPI1_IRQ_AHB_BRIDGE_STS1 */
#define CS47L63_SPI1_IRQ_AHB_BRIDGE_STS1_WIDTH                      1  /* SPI1_IRQ_AHB_BRIDGE_STS1 */
#define CS47L63_SPI2_STALLING_STS1                         0x00000008  /* SPI2_STALLING_STS1 */
#define CS47L63_SPI2_STALLING_STS1_MASK                    0x00000008  /* SPI2_STALLING_STS1 */
#define CS47L63_SPI2_STALLING_STS1_SHIFT                            3  /* SPI2_STALLING_STS1 */
#define CS47L63_SPI2_STALLING_STS1_WIDTH                            1  /* SPI2_STALLING_STS1 */
#define CS47L63_SPI2_BLOCK_STS1                            0x00000004  /* SPI2_BLOCK_STS1 */
#define CS47L63_SPI2_BLOCK_STS1_MASK                       0x00000004  /* SPI2_BLOCK_STS1 */
#define CS47L63_SPI2_BLOCK_STS1_SHIFT                               2  /* SPI2_BLOCK_STS1 */
#define CS47L63_SPI2_BLOCK_STS1_WIDTH                               1  /* SPI2_BLOCK_STS1 */
#define CS47L63_SPI2_OVERCLOCKED_STS1                      0x00000002  /* SPI2_OVERCLOCKED_STS1 */
#define CS47L63_SPI2_OVERCLOCKED_STS1_MASK                 0x00000002  /* SPI2_OVERCLOCKED_STS1 */
#define CS47L63_SPI2_OVERCLOCKED_STS1_SHIFT                         1  /* SPI2_OVERCLOCKED_STS1 */
#define CS47L63_SPI2_OVERCLOCKED_STS1_WIDTH                         1  /* SPI2_OVERCLOCKED_STS1 */
#define CS47L63_SPI2_DONE_STS1                             0x00000001  /* SPI2_DONE_STS1 */
#define CS47L63_SPI2_DONE_STS1_MASK                        0x00000001  /* SPI2_DONE_STS1 */
#define CS47L63_SPI2_DONE_STS1_SHIFT                                0  /* SPI2_DONE_STS1 */
#define CS47L63_SPI2_DONE_STS1_WIDTH                                1  /* SPI2_DONE_STS1 */

/*
 * R764 (0x180D0) - IRQ1_STS_17
 */
#define CS47L63_GPIO12_STS1                                0x00004000  /* GPIO12_STS1 */
#define CS47L63_GPIO12_STS1_MASK                           0x00004000  /* GPIO12_STS1 */
#define CS47L63_GPIO12_STS1_SHIFT                                  14  /* GPIO12_STS1 */
#define CS47L63_GPIO12_STS1_WIDTH                                   1  /* GPIO12_STS1 */
#define CS47L63_GPIO11_STS1                                0x00001000  /* GPIO11_STS1 */
#define CS47L63_GPIO11_STS1_MASK                           0x00001000  /* GPIO11_STS1 */
#define CS47L63_GPIO11_STS1_SHIFT                                  12  /* GPIO11_STS1 */
#define CS47L63_GPIO11_STS1_WIDTH                                   1  /* GPIO11_STS1 */
#define CS47L63_GPIO10_STS1                                0x00000400  /* GPIO10_STS1 */
#define CS47L63_GPIO10_STS1_MASK                           0x00000400  /* GPIO10_STS1 */
#define CS47L63_GPIO10_STS1_SHIFT                                  10  /* GPIO10_STS1 */
#define CS47L63_GPIO10_STS1_WIDTH                                   1  /* GPIO10_STS1 */
#define CS47L63_GPIO9_STS1                                 0x00000100  /* GPIO9_STS1 */
#define CS47L63_GPIO9_STS1_MASK                            0x00000100  /* GPIO9_STS1 */
#define CS47L63_GPIO9_STS1_SHIFT                                    8  /* GPIO9_STS1 */
#define CS47L63_GPIO9_STS1_WIDTH                                    1  /* GPIO9_STS1 */

/*
 * R765 (0x18110) - IRQ1_MASK_1
 */
#define CS47L63_OUT1L_SC_MASK1                             0x00020000  /* OUT1L_SC_MASK1 */
#define CS47L63_OUT1L_SC_MASK1_MASK                        0x00020000  /* OUT1L_SC_MASK1 */
#define CS47L63_OUT1L_SC_MASK1_SHIFT                               17  /* OUT1L_SC_MASK1 */
#define CS47L63_OUT1L_SC_MASK1_WIDTH                                1  /* OUT1L_SC_MASK1 */
#define CS47L63_DSPCLK_ERR_MASK1                           0x00001000  /* DSPCLK_ERR_MASK1 */
#define CS47L63_DSPCLK_ERR_MASK1_MASK                      0x00001000  /* DSPCLK_ERR_MASK1 */
#define CS47L63_DSPCLK_ERR_MASK1_SHIFT                             12  /* DSPCLK_ERR_MASK1 */
#define CS47L63_DSPCLK_ERR_MASK1_WIDTH                              1  /* DSPCLK_ERR_MASK1 */
#define CS47L63_ASYNCCLK_ERR_MASK1                         0x00000800  /* ASYNCCLK_ERR_MASK1 */
#define CS47L63_ASYNCCLK_ERR_MASK1_MASK                    0x00000800  /* ASYNCCLK_ERR_MASK1 */
#define CS47L63_ASYNCCLK_ERR_MASK1_SHIFT                           11  /* ASYNCCLK_ERR_MASK1 */
#define CS47L63_ASYNCCLK_ERR_MASK1_WIDTH                            1  /* ASYNCCLK_ERR_MASK1 */
#define CS47L63_SYSCLK_ERR_MASK1                           0x00000400  /* SYSCLK_ERR_MASK1 */
#define CS47L63_SYSCLK_ERR_MASK1_MASK                      0x00000400  /* SYSCLK_ERR_MASK1 */
#define CS47L63_SYSCLK_ERR_MASK1_SHIFT                             10  /* SYSCLK_ERR_MASK1 */
#define CS47L63_SYSCLK_ERR_MASK1_WIDTH                              1  /* SYSCLK_ERR_MASK1 */
#define CS47L63_CTRLIF_ERR_MASK1                           0x00000200  /* CTRLIF_ERR_MASK1 */
#define CS47L63_CTRLIF_ERR_MASK1_MASK                      0x00000200  /* CTRLIF_ERR_MASK1 */
#define CS47L63_CTRLIF_ERR_MASK1_SHIFT                              9  /* CTRLIF_ERR_MASK1 */
#define CS47L63_CTRLIF_ERR_MASK1_WIDTH                              1  /* CTRLIF_ERR_MASK1 */
#define CS47L63_SYSCLK_FAIL_MASK1                          0x00000100  /* SYSCLK_FAIL_MASK1 */
#define CS47L63_SYSCLK_FAIL_MASK1_MASK                     0x00000100  /* SYSCLK_FAIL_MASK1 */
#define CS47L63_SYSCLK_FAIL_MASK1_SHIFT                             8  /* SYSCLK_FAIL_MASK1 */
#define CS47L63_SYSCLK_FAIL_MASK1_WIDTH                             1  /* SYSCLK_FAIL_MASK1 */
#define CS47L63_MICB_SC_MASK1                              0x00000010  /* MICB_SC_MASK1 */
#define CS47L63_MICB_SC_MASK1_MASK                         0x00000010  /* MICB_SC_MASK1 */
#define CS47L63_MICB_SC_MASK1_SHIFT                                 4  /* MICB_SC_MASK1 */
#define CS47L63_MICB_SC_MASK1_WIDTH                                 1  /* MICB_SC_MASK1 */

/*
 * R766 (0x18114) - IRQ1_MASK_2
 */
#define CS47L63_BOOT_DONE_MASK1                            0x00000008  /* BOOT_DONE_MASK1 */
#define CS47L63_BOOT_DONE_MASK1_MASK                       0x00000008  /* BOOT_DONE_MASK1 */
#define CS47L63_BOOT_DONE_MASK1_SHIFT                               3  /* BOOT_DONE_MASK1 */
#define CS47L63_BOOT_DONE_MASK1_WIDTH                               1  /* BOOT_DONE_MASK1 */
#define CS47L63_IRQ3_MASK1                                 0x00000004  /* IRQ3_MASK1 */
#define CS47L63_IRQ3_MASK1_MASK                            0x00000004  /* IRQ3_MASK1 */
#define CS47L63_IRQ3_MASK1_SHIFT                                    2  /* IRQ3_MASK1 */
#define CS47L63_IRQ3_MASK1_WIDTH                                    1  /* IRQ3_MASK1 */

/*
 * R767 (0x18118) - IRQ1_MASK_3
 */
#define CS47L63_OUT1L_DISABLE_DONE_MASK1                   0x00000200  /* OUT1L_DISABLE_DONE_MASK1 */
#define CS47L63_OUT1L_DISABLE_DONE_MASK1_MASK              0x00000200  /* OUT1L_DISABLE_DONE_MASK1 */
#define CS47L63_OUT1L_DISABLE_DONE_MASK1_SHIFT                      9  /* OUT1L_DISABLE_DONE_MASK1 */
#define CS47L63_OUT1L_DISABLE_DONE_MASK1_WIDTH                      1  /* OUT1L_DISABLE_DONE_MASK1 */
#define CS47L63_OUT1L_ENABLE_DONE_MASK1                    0x00000002  /* OUT1L_ENABLE_DONE_MASK1 */
#define CS47L63_OUT1L_ENABLE_DONE_MASK1_MASK               0x00000002  /* OUT1L_ENABLE_DONE_MASK1 */
#define CS47L63_OUT1L_ENABLE_DONE_MASK1_SHIFT                       1  /* OUT1L_ENABLE_DONE_MASK1 */
#define CS47L63_OUT1L_ENABLE_DONE_MASK1_WIDTH                       1  /* OUT1L_ENABLE_DONE_MASK1 */

/*
 * R768 (0x18120) - IRQ1_MASK_5
 */
#define CS47L63_INPUTS_SIG_DET_FALL_MASK1                  0x00200000  /* INPUTS_SIG_DET_FALL_MASK1 */
#define CS47L63_INPUTS_SIG_DET_FALL_MASK1_MASK             0x00200000  /* INPUTS_SIG_DET_FALL_MASK1 */
#define CS47L63_INPUTS_SIG_DET_FALL_MASK1_SHIFT                    21  /* INPUTS_SIG_DET_FALL_MASK1 */
#define CS47L63_INPUTS_SIG_DET_FALL_MASK1_WIDTH                     1  /* INPUTS_SIG_DET_FALL_MASK1 */
#define CS47L63_INPUTS_SIG_DET_RISE_MASK1                  0x00100000  /* INPUTS_SIG_DET_RISE_MASK1 */
#define CS47L63_INPUTS_SIG_DET_RISE_MASK1_MASK             0x00100000  /* INPUTS_SIG_DET_RISE_MASK1 */
#define CS47L63_INPUTS_SIG_DET_RISE_MASK1_SHIFT                    20  /* INPUTS_SIG_DET_RISE_MASK1 */
#define CS47L63_INPUTS_SIG_DET_RISE_MASK1_WIDTH                     1  /* INPUTS_SIG_DET_RISE_MASK1 */
#define CS47L63_DRC2_SIG_DET_FALL_MASK1                    0x00080000  /* DRC2_SIG_DET_FALL_MASK1 */
#define CS47L63_DRC2_SIG_DET_FALL_MASK1_MASK               0x00080000  /* DRC2_SIG_DET_FALL_MASK1 */
#define CS47L63_DRC2_SIG_DET_FALL_MASK1_SHIFT                      19  /* DRC2_SIG_DET_FALL_MASK1 */
#define CS47L63_DRC2_SIG_DET_FALL_MASK1_WIDTH                       1  /* DRC2_SIG_DET_FALL_MASK1 */
#define CS47L63_DRC2_SIG_DET_RISE_MASK1                    0x00040000  /* DRC2_SIG_DET_RISE_MASK1 */
#define CS47L63_DRC2_SIG_DET_RISE_MASK1_MASK               0x00040000  /* DRC2_SIG_DET_RISE_MASK1 */
#define CS47L63_DRC2_SIG_DET_RISE_MASK1_SHIFT                      18  /* DRC2_SIG_DET_RISE_MASK1 */
#define CS47L63_DRC2_SIG_DET_RISE_MASK1_WIDTH                       1  /* DRC2_SIG_DET_RISE_MASK1 */
#define CS47L63_DRC1_SIG_DET_FALL_MASK1                    0x00020000  /* DRC1_SIG_DET_FALL_MASK1 */
#define CS47L63_DRC1_SIG_DET_FALL_MASK1_MASK               0x00020000  /* DRC1_SIG_DET_FALL_MASK1 */
#define CS47L63_DRC1_SIG_DET_FALL_MASK1_SHIFT                      17  /* DRC1_SIG_DET_FALL_MASK1 */
#define CS47L63_DRC1_SIG_DET_FALL_MASK1_WIDTH                       1  /* DRC1_SIG_DET_FALL_MASK1 */
#define CS47L63_DRC1_SIG_DET_RISE_MASK1                    0x00010000  /* DRC1_SIG_DET_RISE_MASK1 */
#define CS47L63_DRC1_SIG_DET_RISE_MASK1_MASK               0x00010000  /* DRC1_SIG_DET_RISE_MASK1 */
#define CS47L63_DRC1_SIG_DET_RISE_MASK1_SHIFT                      16  /* DRC1_SIG_DET_RISE_MASK1 */
#define CS47L63_DRC1_SIG_DET_RISE_MASK1_WIDTH                       1  /* DRC1_SIG_DET_RISE_MASK1 */

/*
 * R769 (0x18124) - IRQ1_MASK_6
 */
#define CS47L63_FLL2_REF_LOST_MASK1                        0x00000200  /* FLL2_REF_LOST_MASK1 */
#define CS47L63_FLL2_REF_LOST_MASK1_MASK                   0x00000200  /* FLL2_REF_LOST_MASK1 */
#define CS47L63_FLL2_REF_LOST_MASK1_SHIFT                           9  /* FLL2_REF_LOST_MASK1 */
#define CS47L63_FLL2_REF_LOST_MASK1_WIDTH                           1  /* FLL2_REF_LOST_MASK1 */
#define CS47L63_FLL1_REF_LOST_MASK1                        0x00000100  /* FLL1_REF_LOST_MASK1 */
#define CS47L63_FLL1_REF_LOST_MASK1_MASK                   0x00000100  /* FLL1_REF_LOST_MASK1 */
#define CS47L63_FLL1_REF_LOST_MASK1_SHIFT                           8  /* FLL1_REF_LOST_MASK1 */
#define CS47L63_FLL1_REF_LOST_MASK1_WIDTH                           1  /* FLL1_REF_LOST_MASK1 */
#define CS47L63_FLL2_LOCK_FALL_MASK1                       0x00000008  /* FLL2_LOCK_FALL_MASK1 */
#define CS47L63_FLL2_LOCK_FALL_MASK1_MASK                  0x00000008  /* FLL2_LOCK_FALL_MASK1 */
#define CS47L63_FLL2_LOCK_FALL_MASK1_SHIFT                          3  /* FLL2_LOCK_FALL_MASK1 */
#define CS47L63_FLL2_LOCK_FALL_MASK1_WIDTH                          1  /* FLL2_LOCK_FALL_MASK1 */
#define CS47L63_FLL2_LOCK_RISE_MASK1                       0x00000004  /* FLL2_LOCK_RISE_MASK1 */
#define CS47L63_FLL2_LOCK_RISE_MASK1_MASK                  0x00000004  /* FLL2_LOCK_RISE_MASK1 */
#define CS47L63_FLL2_LOCK_RISE_MASK1_SHIFT                          2  /* FLL2_LOCK_RISE_MASK1 */
#define CS47L63_FLL2_LOCK_RISE_MASK1_WIDTH                          1  /* FLL2_LOCK_RISE_MASK1 */
#define CS47L63_FLL1_LOCK_FALL_MASK1                       0x00000002  /* FLL1_LOCK_FALL_MASK1 */
#define CS47L63_FLL1_LOCK_FALL_MASK1_MASK                  0x00000002  /* FLL1_LOCK_FALL_MASK1 */
#define CS47L63_FLL1_LOCK_FALL_MASK1_SHIFT                          1  /* FLL1_LOCK_FALL_MASK1 */
#define CS47L63_FLL1_LOCK_FALL_MASK1_WIDTH                          1  /* FLL1_LOCK_FALL_MASK1 */
#define CS47L63_FLL1_LOCK_RISE_MASK1                       0x00000001  /* FLL1_LOCK_RISE_MASK1 */
#define CS47L63_FLL1_LOCK_RISE_MASK1_MASK                  0x00000001  /* FLL1_LOCK_RISE_MASK1 */
#define CS47L63_FLL1_LOCK_RISE_MASK1_SHIFT                          0  /* FLL1_LOCK_RISE_MASK1 */
#define CS47L63_FLL1_LOCK_RISE_MASK1_WIDTH                          1  /* FLL1_LOCK_RISE_MASK1 */

/*
 * R770 (0x18128) - IRQ1_MASK_7
 */
#define CS47L63_DSP1_MPU_ERR_MASK1                         0x00200000  /* DSP1_MPU_ERR_MASK1 */
#define CS47L63_DSP1_MPU_ERR_MASK1_MASK                    0x00200000  /* DSP1_MPU_ERR_MASK1 */
#define CS47L63_DSP1_MPU_ERR_MASK1_SHIFT                           21  /* DSP1_MPU_ERR_MASK1 */
#define CS47L63_DSP1_MPU_ERR_MASK1_WIDTH                            1  /* DSP1_MPU_ERR_MASK1 */
#define CS47L63_DSP1_WDT_EXPIRE_MASK1                      0x00100000  /* DSP1_WDT_EXPIRE_MASK1 */
#define CS47L63_DSP1_WDT_EXPIRE_MASK1_MASK                 0x00100000  /* DSP1_WDT_EXPIRE_MASK1 */
#define CS47L63_DSP1_WDT_EXPIRE_MASK1_SHIFT                        20  /* DSP1_WDT_EXPIRE_MASK1 */
#define CS47L63_DSP1_WDT_EXPIRE_MASK1_WIDTH                         1  /* DSP1_WDT_EXPIRE_MASK1 */
#define CS47L63_DSP1_IHB_ERR_MASK1                         0x00080000  /* DSP1_IHB_ERR_MASK1 */
#define CS47L63_DSP1_IHB_ERR_MASK1_MASK                    0x00080000  /* DSP1_IHB_ERR_MASK1 */
#define CS47L63_DSP1_IHB_ERR_MASK1_SHIFT                           19  /* DSP1_IHB_ERR_MASK1 */
#define CS47L63_DSP1_IHB_ERR_MASK1_WIDTH                            1  /* DSP1_IHB_ERR_MASK1 */
#define CS47L63_DSP1_AHB_SYS_ERR_MASK1                     0x00040000  /* DSP1_AHB_SYS_ERR_MASK1 */
#define CS47L63_DSP1_AHB_SYS_ERR_MASK1_MASK                0x00040000  /* DSP1_AHB_SYS_ERR_MASK1 */
#define CS47L63_DSP1_AHB_SYS_ERR_MASK1_SHIFT                       18  /* DSP1_AHB_SYS_ERR_MASK1 */
#define CS47L63_DSP1_AHB_SYS_ERR_MASK1_WIDTH                        1  /* DSP1_AHB_SYS_ERR_MASK1 */
#define CS47L63_DSP1_AHB_PACK_ERR_MASK1                    0x00020000  /* DSP1_AHB_PACK_ERR_MASK1 */
#define CS47L63_DSP1_AHB_PACK_ERR_MASK1_MASK               0x00020000  /* DSP1_AHB_PACK_ERR_MASK1 */
#define CS47L63_DSP1_AHB_PACK_ERR_MASK1_SHIFT                      17  /* DSP1_AHB_PACK_ERR_MASK1 */
#define CS47L63_DSP1_AHB_PACK_ERR_MASK1_WIDTH                       1  /* DSP1_AHB_PACK_ERR_MASK1 */
#define CS47L63_DSP1_NMI_ERR_MASK1                         0x00010000  /* DSP1_NMI_ERR_MASK1 */
#define CS47L63_DSP1_NMI_ERR_MASK1_MASK                    0x00010000  /* DSP1_NMI_ERR_MASK1 */
#define CS47L63_DSP1_NMI_ERR_MASK1_SHIFT                           16  /* DSP1_NMI_ERR_MASK1 */
#define CS47L63_DSP1_NMI_ERR_MASK1_WIDTH                            1  /* DSP1_NMI_ERR_MASK1 */

/*
 * R771 (0x18130) - IRQ1_MASK_9
 */
#define CS47L63_MCU_HWERR_IRQ_OUT_MASK1                    0x80000000  /* MCU_HWERR_IRQ_OUT_MASK1 */
#define CS47L63_MCU_HWERR_IRQ_OUT_MASK1_MASK               0x80000000  /* MCU_HWERR_IRQ_OUT_MASK1 */
#define CS47L63_MCU_HWERR_IRQ_OUT_MASK1_SHIFT                      31  /* MCU_HWERR_IRQ_OUT_MASK1 */
#define CS47L63_MCU_HWERR_IRQ_OUT_MASK1_WIDTH                       1  /* MCU_HWERR_IRQ_OUT_MASK1 */
#define CS47L63_MCU_IRQ7_MASK1                             0x40000000  /* MCU_IRQ7_MASK1 */
#define CS47L63_MCU_IRQ7_MASK1_MASK                        0x40000000  /* MCU_IRQ7_MASK1 */
#define CS47L63_MCU_IRQ7_MASK1_SHIFT                               30  /* MCU_IRQ7_MASK1 */
#define CS47L63_MCU_IRQ7_MASK1_WIDTH                                1  /* MCU_IRQ7_MASK1 */
#define CS47L63_MCU_IRQ6_MASK1                             0x20000000  /* MCU_IRQ6_MASK1 */
#define CS47L63_MCU_IRQ6_MASK1_MASK                        0x20000000  /* MCU_IRQ6_MASK1 */
#define CS47L63_MCU_IRQ6_MASK1_SHIFT                               29  /* MCU_IRQ6_MASK1 */
#define CS47L63_MCU_IRQ6_MASK1_WIDTH                                1  /* MCU_IRQ6_MASK1 */
#define CS47L63_MCU_IRQ5_MASK1                             0x10000000  /* MCU_IRQ5_MASK1 */
#define CS47L63_MCU_IRQ5_MASK1_MASK                        0x10000000  /* MCU_IRQ5_MASK1 */
#define CS47L63_MCU_IRQ5_MASK1_SHIFT                               28  /* MCU_IRQ5_MASK1 */
#define CS47L63_MCU_IRQ5_MASK1_WIDTH                                1  /* MCU_IRQ5_MASK1 */
#define CS47L63_MCU_IRQ4_MASK1                             0x08000000  /* MCU_IRQ4_MASK1 */
#define CS47L63_MCU_IRQ4_MASK1_MASK                        0x08000000  /* MCU_IRQ4_MASK1 */
#define CS47L63_MCU_IRQ4_MASK1_SHIFT                               27  /* MCU_IRQ4_MASK1 */
#define CS47L63_MCU_IRQ4_MASK1_WIDTH                                1  /* MCU_IRQ4_MASK1 */
#define CS47L63_MCU_IRQ3_MASK1                             0x04000000  /* MCU_IRQ3_MASK1 */
#define CS47L63_MCU_IRQ3_MASK1_MASK                        0x04000000  /* MCU_IRQ3_MASK1 */
#define CS47L63_MCU_IRQ3_MASK1_SHIFT                               26  /* MCU_IRQ3_MASK1 */
#define CS47L63_MCU_IRQ3_MASK1_WIDTH                                1  /* MCU_IRQ3_MASK1 */
#define CS47L63_MCU_IRQ2_MASK1                             0x02000000  /* MCU_IRQ2_MASK1 */
#define CS47L63_MCU_IRQ2_MASK1_MASK                        0x02000000  /* MCU_IRQ2_MASK1 */
#define CS47L63_MCU_IRQ2_MASK1_SHIFT                               25  /* MCU_IRQ2_MASK1 */
#define CS47L63_MCU_IRQ2_MASK1_WIDTH                                1  /* MCU_IRQ2_MASK1 */
#define CS47L63_MCU_IRQ1_MASK1                             0x01000000  /* MCU_IRQ1_MASK1 */
#define CS47L63_MCU_IRQ1_MASK1_MASK                        0x01000000  /* MCU_IRQ1_MASK1 */
#define CS47L63_MCU_IRQ1_MASK1_SHIFT                               24  /* MCU_IRQ1_MASK1 */
#define CS47L63_MCU_IRQ1_MASK1_WIDTH                                1  /* MCU_IRQ1_MASK1 */
#define CS47L63_DSP1_IRQ3_MASK1                            0x00000008  /* DSP1_IRQ3_MASK1 */
#define CS47L63_DSP1_IRQ3_MASK1_MASK                       0x00000008  /* DSP1_IRQ3_MASK1 */
#define CS47L63_DSP1_IRQ3_MASK1_SHIFT                               3  /* DSP1_IRQ3_MASK1 */
#define CS47L63_DSP1_IRQ3_MASK1_WIDTH                               1  /* DSP1_IRQ3_MASK1 */
#define CS47L63_DSP1_IRQ2_MASK1                            0x00000004  /* DSP1_IRQ2_MASK1 */
#define CS47L63_DSP1_IRQ2_MASK1_MASK                       0x00000004  /* DSP1_IRQ2_MASK1 */
#define CS47L63_DSP1_IRQ2_MASK1_SHIFT                               2  /* DSP1_IRQ2_MASK1 */
#define CS47L63_DSP1_IRQ2_MASK1_WIDTH                               1  /* DSP1_IRQ2_MASK1 */
#define CS47L63_DSP1_IRQ1_MASK1                            0x00000002  /* DSP1_IRQ1_MASK1 */
#define CS47L63_DSP1_IRQ1_MASK1_MASK                       0x00000002  /* DSP1_IRQ1_MASK1 */
#define CS47L63_DSP1_IRQ1_MASK1_SHIFT                               1  /* DSP1_IRQ1_MASK1 */
#define CS47L63_DSP1_IRQ1_MASK1_WIDTH                               1  /* DSP1_IRQ1_MASK1 */
#define CS47L63_DSP1_IRQ0_MASK1                            0x00000001  /* DSP1_IRQ0_MASK1 */
#define CS47L63_DSP1_IRQ0_MASK1_MASK                       0x00000001  /* DSP1_IRQ0_MASK1 */
#define CS47L63_DSP1_IRQ0_MASK1_SHIFT                               0  /* DSP1_IRQ0_MASK1 */
#define CS47L63_DSP1_IRQ0_MASK1_WIDTH                               1  /* DSP1_IRQ0_MASK1 */

/*
 * R772 (0x18134) - IRQ1_MASK_10
 */
#define CS47L63_CLOCK_DETECT_MASK1                         0x01000000  /* CLOCK_DETECT_MASK1 */
#define CS47L63_CLOCK_DETECT_MASK1_MASK                    0x01000000  /* CLOCK_DETECT_MASK1 */
#define CS47L63_CLOCK_DETECT_MASK1_SHIFT                           24  /* CLOCK_DETECT_MASK1 */
#define CS47L63_CLOCK_DETECT_MASK1_WIDTH                            1  /* CLOCK_DETECT_MASK1 */
#define CS47L63_LSRC2_LOCK_FALL_MASK1                      0x00200000  /* LSRC2_LOCK_FALL_MASK1 */
#define CS47L63_LSRC2_LOCK_FALL_MASK1_MASK                 0x00200000  /* LSRC2_LOCK_FALL_MASK1 */
#define CS47L63_LSRC2_LOCK_FALL_MASK1_SHIFT                        21  /* LSRC2_LOCK_FALL_MASK1 */
#define CS47L63_LSRC2_LOCK_FALL_MASK1_WIDTH                         1  /* LSRC2_LOCK_FALL_MASK1 */
#define CS47L63_LSRC2_LOCK_RISE_MASK1                      0x00100000  /* LSRC2_LOCK_RISE_MASK1 */
#define CS47L63_LSRC2_LOCK_RISE_MASK1_MASK                 0x00100000  /* LSRC2_LOCK_RISE_MASK1 */
#define CS47L63_LSRC2_LOCK_RISE_MASK1_SHIFT                        20  /* LSRC2_LOCK_RISE_MASK1 */
#define CS47L63_LSRC2_LOCK_RISE_MASK1_WIDTH                         1  /* LSRC2_LOCK_RISE_MASK1 */
#define CS47L63_ASRC1_IN2_LOCK_FALL_MASK1                  0x00080000  /* ASRC1_IN2_LOCK_FALL_MASK1 */
#define CS47L63_ASRC1_IN2_LOCK_FALL_MASK1_MASK             0x00080000  /* ASRC1_IN2_LOCK_FALL_MASK1 */
#define CS47L63_ASRC1_IN2_LOCK_FALL_MASK1_SHIFT                    19  /* ASRC1_IN2_LOCK_FALL_MASK1 */
#define CS47L63_ASRC1_IN2_LOCK_FALL_MASK1_WIDTH                     1  /* ASRC1_IN2_LOCK_FALL_MASK1 */
#define CS47L63_ASRC1_IN2_LOCK_RISE_MASK1                  0x00040000  /* ASRC1_IN2_LOCK_RISE_MASK1 */
#define CS47L63_ASRC1_IN2_LOCK_RISE_MASK1_MASK             0x00040000  /* ASRC1_IN2_LOCK_RISE_MASK1 */
#define CS47L63_ASRC1_IN2_LOCK_RISE_MASK1_SHIFT                    18  /* ASRC1_IN2_LOCK_RISE_MASK1 */
#define CS47L63_ASRC1_IN2_LOCK_RISE_MASK1_WIDTH                     1  /* ASRC1_IN2_LOCK_RISE_MASK1 */
#define CS47L63_ASRC1_IN1_LOCK_FALL_MASK1                  0x00020000  /* ASRC1_IN1_LOCK_FALL_MASK1 */
#define CS47L63_ASRC1_IN1_LOCK_FALL_MASK1_MASK             0x00020000  /* ASRC1_IN1_LOCK_FALL_MASK1 */
#define CS47L63_ASRC1_IN1_LOCK_FALL_MASK1_SHIFT                    17  /* ASRC1_IN1_LOCK_FALL_MASK1 */
#define CS47L63_ASRC1_IN1_LOCK_FALL_MASK1_WIDTH                     1  /* ASRC1_IN1_LOCK_FALL_MASK1 */
#define CS47L63_ASRC1_IN1_LOCK_RISE_MASK1                  0x00010000  /* ASRC1_IN1_LOCK_RISE_MASK1 */
#define CS47L63_ASRC1_IN1_LOCK_RISE_MASK1_MASK             0x00010000  /* ASRC1_IN1_LOCK_RISE_MASK1 */
#define CS47L63_ASRC1_IN1_LOCK_RISE_MASK1_SHIFT                    16  /* ASRC1_IN1_LOCK_RISE_MASK1 */
#define CS47L63_ASRC1_IN1_LOCK_RISE_MASK1_WIDTH                     1  /* ASRC1_IN1_LOCK_RISE_MASK1 */
#define CS47L63_LSRC3_LOCK_FALL_MASK1                      0x00002000  /* LSRC3_LOCK_FALL_MASK1 */
#define CS47L63_LSRC3_LOCK_FALL_MASK1_MASK                 0x00002000  /* LSRC3_LOCK_FALL_MASK1 */
#define CS47L63_LSRC3_LOCK_FALL_MASK1_SHIFT                        13  /* LSRC3_LOCK_FALL_MASK1 */
#define CS47L63_LSRC3_LOCK_FALL_MASK1_WIDTH                         1  /* LSRC3_LOCK_FALL_MASK1 */
#define CS47L63_LSRC3_LOCK_RISE_MASK1                      0x00001000  /* LSRC3_LOCK_RISE_MASK1 */
#define CS47L63_LSRC3_LOCK_RISE_MASK1_MASK                 0x00001000  /* LSRC3_LOCK_RISE_MASK1 */
#define CS47L63_LSRC3_LOCK_RISE_MASK1_SHIFT                        12  /* LSRC3_LOCK_RISE_MASK1 */
#define CS47L63_LSRC3_LOCK_RISE_MASK1_WIDTH                         1  /* LSRC3_LOCK_RISE_MASK1 */

/*
 * R773 (0x18138) - IRQ1_MASK_11
 */
#define CS47L63_GPIO8_FALL_MASK1                           0x80000000  /* GPIO8_FALL_MASK1 */
#define CS47L63_GPIO8_FALL_MASK1_MASK                      0x80000000  /* GPIO8_FALL_MASK1 */
#define CS47L63_GPIO8_FALL_MASK1_SHIFT                             31  /* GPIO8_FALL_MASK1 */
#define CS47L63_GPIO8_FALL_MASK1_WIDTH                              1  /* GPIO8_FALL_MASK1 */
#define CS47L63_GPIO8_RISE_MASK1                           0x40000000  /* GPIO8_RISE_MASK1 */
#define CS47L63_GPIO8_RISE_MASK1_MASK                      0x40000000  /* GPIO8_RISE_MASK1 */
#define CS47L63_GPIO8_RISE_MASK1_SHIFT                             30  /* GPIO8_RISE_MASK1 */
#define CS47L63_GPIO8_RISE_MASK1_WIDTH                              1  /* GPIO8_RISE_MASK1 */
#define CS47L63_GPIO7_FALL_MASK1                           0x20000000  /* GPIO7_FALL_MASK1 */
#define CS47L63_GPIO7_FALL_MASK1_MASK                      0x20000000  /* GPIO7_FALL_MASK1 */
#define CS47L63_GPIO7_FALL_MASK1_SHIFT                             29  /* GPIO7_FALL_MASK1 */
#define CS47L63_GPIO7_FALL_MASK1_WIDTH                              1  /* GPIO7_FALL_MASK1 */
#define CS47L63_GPIO7_RISE_MASK1                           0x10000000  /* GPIO7_RISE_MASK1 */
#define CS47L63_GPIO7_RISE_MASK1_MASK                      0x10000000  /* GPIO7_RISE_MASK1 */
#define CS47L63_GPIO7_RISE_MASK1_SHIFT                             28  /* GPIO7_RISE_MASK1 */
#define CS47L63_GPIO7_RISE_MASK1_WIDTH                              1  /* GPIO7_RISE_MASK1 */
#define CS47L63_GPIO6_FALL_MASK1                           0x08000000  /* GPIO6_FALL_MASK1 */
#define CS47L63_GPIO6_FALL_MASK1_MASK                      0x08000000  /* GPIO6_FALL_MASK1 */
#define CS47L63_GPIO6_FALL_MASK1_SHIFT                             27  /* GPIO6_FALL_MASK1 */
#define CS47L63_GPIO6_FALL_MASK1_WIDTH                              1  /* GPIO6_FALL_MASK1 */
#define CS47L63_GPIO6_RISE_MASK1                           0x04000000  /* GPIO6_RISE_MASK1 */
#define CS47L63_GPIO6_RISE_MASK1_MASK                      0x04000000  /* GPIO6_RISE_MASK1 */
#define CS47L63_GPIO6_RISE_MASK1_SHIFT                             26  /* GPIO6_RISE_MASK1 */
#define CS47L63_GPIO6_RISE_MASK1_WIDTH                              1  /* GPIO6_RISE_MASK1 */
#define CS47L63_GPIO5_FALL_MASK1                           0x02000000  /* GPIO5_FALL_MASK1 */
#define CS47L63_GPIO5_FALL_MASK1_MASK                      0x02000000  /* GPIO5_FALL_MASK1 */
#define CS47L63_GPIO5_FALL_MASK1_SHIFT                             25  /* GPIO5_FALL_MASK1 */
#define CS47L63_GPIO5_FALL_MASK1_WIDTH                              1  /* GPIO5_FALL_MASK1 */
#define CS47L63_GPIO5_RISE_MASK1                           0x01000000  /* GPIO5_RISE_MASK1 */
#define CS47L63_GPIO5_RISE_MASK1_MASK                      0x01000000  /* GPIO5_RISE_MASK1 */
#define CS47L63_GPIO5_RISE_MASK1_SHIFT                             24  /* GPIO5_RISE_MASK1 */
#define CS47L63_GPIO5_RISE_MASK1_WIDTH                              1  /* GPIO5_RISE_MASK1 */
#define CS47L63_GPIO4_FALL_MASK1                           0x00800000  /* GPIO4_FALL_MASK1 */
#define CS47L63_GPIO4_FALL_MASK1_MASK                      0x00800000  /* GPIO4_FALL_MASK1 */
#define CS47L63_GPIO4_FALL_MASK1_SHIFT                             23  /* GPIO4_FALL_MASK1 */
#define CS47L63_GPIO4_FALL_MASK1_WIDTH                              1  /* GPIO4_FALL_MASK1 */
#define CS47L63_GPIO4_RISE_MASK1                           0x00400000  /* GPIO4_RISE_MASK1 */
#define CS47L63_GPIO4_RISE_MASK1_MASK                      0x00400000  /* GPIO4_RISE_MASK1 */
#define CS47L63_GPIO4_RISE_MASK1_SHIFT                             22  /* GPIO4_RISE_MASK1 */
#define CS47L63_GPIO4_RISE_MASK1_WIDTH                              1  /* GPIO4_RISE_MASK1 */
#define CS47L63_GPIO3_FALL_MASK1                           0x00200000  /* GPIO3_FALL_MASK1 */
#define CS47L63_GPIO3_FALL_MASK1_MASK                      0x00200000  /* GPIO3_FALL_MASK1 */
#define CS47L63_GPIO3_FALL_MASK1_SHIFT                             21  /* GPIO3_FALL_MASK1 */
#define CS47L63_GPIO3_FALL_MASK1_WIDTH                              1  /* GPIO3_FALL_MASK1 */
#define CS47L63_GPIO3_RISE_MASK1                           0x00100000  /* GPIO3_RISE_MASK1 */
#define CS47L63_GPIO3_RISE_MASK1_MASK                      0x00100000  /* GPIO3_RISE_MASK1 */
#define CS47L63_GPIO3_RISE_MASK1_SHIFT                             20  /* GPIO3_RISE_MASK1 */
#define CS47L63_GPIO3_RISE_MASK1_WIDTH                              1  /* GPIO3_RISE_MASK1 */
#define CS47L63_GPIO2_FALL_MASK1                           0x00080000  /* GPIO2_FALL_MASK1 */
#define CS47L63_GPIO2_FALL_MASK1_MASK                      0x00080000  /* GPIO2_FALL_MASK1 */
#define CS47L63_GPIO2_FALL_MASK1_SHIFT                             19  /* GPIO2_FALL_MASK1 */
#define CS47L63_GPIO2_FALL_MASK1_WIDTH                              1  /* GPIO2_FALL_MASK1 */
#define CS47L63_GPIO2_RISE_MASK1                           0x00040000  /* GPIO2_RISE_MASK1 */
#define CS47L63_GPIO2_RISE_MASK1_MASK                      0x00040000  /* GPIO2_RISE_MASK1 */
#define CS47L63_GPIO2_RISE_MASK1_SHIFT                             18  /* GPIO2_RISE_MASK1 */
#define CS47L63_GPIO2_RISE_MASK1_WIDTH                              1  /* GPIO2_RISE_MASK1 */
#define CS47L63_GPIO1_FALL_MASK1                           0x00020000  /* GPIO1_FALL_MASK1 */
#define CS47L63_GPIO1_FALL_MASK1_MASK                      0x00020000  /* GPIO1_FALL_MASK1 */
#define CS47L63_GPIO1_FALL_MASK1_SHIFT                             17  /* GPIO1_FALL_MASK1 */
#define CS47L63_GPIO1_FALL_MASK1_WIDTH                              1  /* GPIO1_FALL_MASK1 */
#define CS47L63_GPIO1_RISE_MASK1                           0x00010000  /* GPIO1_RISE_MASK1 */
#define CS47L63_GPIO1_RISE_MASK1_MASK                      0x00010000  /* GPIO1_RISE_MASK1 */
#define CS47L63_GPIO1_RISE_MASK1_SHIFT                             16  /* GPIO1_RISE_MASK1 */
#define CS47L63_GPIO1_RISE_MASK1_WIDTH                              1  /* GPIO1_RISE_MASK1 */

/*
 * R774 (0x1813C) - IRQ1_MASK_12
 */
#define CS47L63_EVENT1_FULL_MASK1_MASK                     0x00010000  /* EVENT1_FULL_MASK1 */
#define CS47L63_EVENT1_FULL_MASK1_SHIFT                            16  /* EVENT1_FULL_MASK1 */
#define CS47L63_EVENT1_FULL_MASK1_WIDTH                             1  /* EVENT1_FULL_MASK1 */

/*
 * R775 (0x18140) - IRQ1_MASK_13
 */
#define CS47L63_DSP1_TRB_STACK_ERR_MASK1                   0x00000008  /* DSP1_TRB_STACK_ERR_MASK1 */
#define CS47L63_DSP1_TRB_STACK_ERR_MASK1_MASK              0x00000008  /* DSP1_TRB_STACK_ERR_MASK1 */
#define CS47L63_DSP1_TRB_STACK_ERR_MASK1_SHIFT                      3  /* DSP1_TRB_STACK_ERR_MASK1 */
#define CS47L63_DSP1_TRB_STACK_ERR_MASK1_WIDTH                      1  /* DSP1_TRB_STACK_ERR_MASK1 */
#define CS47L63_DSP1_MIPS_PROF1_DONE_MASK1                 0x00000002  /* DSP1_MIPS_PROF1_DONE_MASK1 */
#define CS47L63_DSP1_MIPS_PROF1_DONE_MASK1_MASK            0x00000002  /* DSP1_MIPS_PROF1_DONE_MASK1 */
#define CS47L63_DSP1_MIPS_PROF1_DONE_MASK1_SHIFT                    1  /* DSP1_MIPS_PROF1_DONE_MASK1 */
#define CS47L63_DSP1_MIPS_PROF1_DONE_MASK1_WIDTH                    1  /* DSP1_MIPS_PROF1_DONE_MASK1 */
#define CS47L63_DSP1_MIPS_PROF0_DONE_MASK1                 0x00000001  /* DSP1_MIPS_PROF0_DONE_MASK1 */
#define CS47L63_DSP1_MIPS_PROF0_DONE_MASK1_MASK            0x00000001  /* DSP1_MIPS_PROF0_DONE_MASK1 */
#define CS47L63_DSP1_MIPS_PROF0_DONE_MASK1_SHIFT                    0  /* DSP1_MIPS_PROF0_DONE_MASK1 */
#define CS47L63_DSP1_MIPS_PROF0_DONE_MASK1_WIDTH                    1  /* DSP1_MIPS_PROF0_DONE_MASK1 */

/*
 * R776 (0x18144) - IRQ1_MASK_14
 */
#define CS47L63_UART1_INTR_MASK1                           0x08000000  /* UART1_INTR_MASK1 */
#define CS47L63_UART1_INTR_MASK1_MASK                      0x08000000  /* UART1_INTR_MASK1 */
#define CS47L63_UART1_INTR_MASK1_SHIFT                             27  /* UART1_INTR_MASK1 */
#define CS47L63_UART1_INTR_MASK1_WIDTH                              1  /* UART1_INTR_MASK1 */
#define CS47L63_UART1_EINTR_MASK1                          0x04000000  /* UART1_EINTR_MASK1 */
#define CS47L63_UART1_EINTR_MASK1_MASK                     0x04000000  /* UART1_EINTR_MASK1 */
#define CS47L63_UART1_EINTR_MASK1_SHIFT                            26  /* UART1_EINTR_MASK1 */
#define CS47L63_UART1_EINTR_MASK1_WIDTH                             1  /* UART1_EINTR_MASK1 */
#define CS47L63_UART1_TX_INTR_MASK1                        0x02000000  /* UART1_TX_INTR_MASK1 */
#define CS47L63_UART1_TX_INTR_MASK1_MASK                   0x02000000  /* UART1_TX_INTR_MASK1 */
#define CS47L63_UART1_TX_INTR_MASK1_SHIFT                          25  /* UART1_TX_INTR_MASK1 */
#define CS47L63_UART1_TX_INTR_MASK1_WIDTH                           1  /* UART1_TX_INTR_MASK1 */
#define CS47L63_UART1_RX_INTR_MASK1                        0x01000000  /* UART1_RX_INTR_MASK1 */
#define CS47L63_UART1_RX_INTR_MASK1_MASK                   0x01000000  /* UART1_RX_INTR_MASK1 */
#define CS47L63_UART1_RX_INTR_MASK1_SHIFT                          24  /* UART1_RX_INTR_MASK1 */
#define CS47L63_UART1_RX_INTR_MASK1_WIDTH                           1  /* UART1_RX_INTR_MASK1 */

/*
 * R777 (0x18148) - IRQ1_MASK_15
 */
#define CS47L63_I2C1_IRQ_AHB_BRIDGE_MASK1                  0x40000000  /* I2C1_IRQ_AHB_BRIDGE_MASK1 */
#define CS47L63_I2C1_IRQ_AHB_BRIDGE_MASK1_MASK             0x40000000  /* I2C1_IRQ_AHB_BRIDGE_MASK1 */
#define CS47L63_I2C1_IRQ_AHB_BRIDGE_MASK1_SHIFT                    30  /* I2C1_IRQ_AHB_BRIDGE_MASK1 */
#define CS47L63_I2C1_IRQ_AHB_BRIDGE_MASK1_WIDTH                     1  /* I2C1_IRQ_AHB_BRIDGE_MASK1 */
#define CS47L63_I2C1_BRIDGE_ERROR_MASK1                    0x20000000  /* I2C1_BRIDGE_ERROR_MASK1 */
#define CS47L63_I2C1_BRIDGE_ERROR_MASK1_MASK               0x20000000  /* I2C1_BRIDGE_ERROR_MASK1 */
#define CS47L63_I2C1_BRIDGE_ERROR_MASK1_SHIFT                      29  /* I2C1_BRIDGE_ERROR_MASK1 */
#define CS47L63_I2C1_BRIDGE_ERROR_MASK1_WIDTH                       1  /* I2C1_BRIDGE_ERROR_MASK1 */
#define CS47L63_SPI1_IRQ_AHB_BRIDGE_MASK1                  0x04000000  /* SPI1_IRQ_AHB_BRIDGE_MASK1 */
#define CS47L63_SPI1_IRQ_AHB_BRIDGE_MASK1_MASK             0x04000000  /* SPI1_IRQ_AHB_BRIDGE_MASK1 */
#define CS47L63_SPI1_IRQ_AHB_BRIDGE_MASK1_SHIFT                    26  /* SPI1_IRQ_AHB_BRIDGE_MASK1 */
#define CS47L63_SPI1_IRQ_AHB_BRIDGE_MASK1_WIDTH                     1  /* SPI1_IRQ_AHB_BRIDGE_MASK1 */
#define CS47L63_SPI1_BRIDGE_ERROR_MASK1                    0x02000000  /* SPI1_BRIDGE_ERROR_MASK1 */
#define CS47L63_SPI1_BRIDGE_ERROR_MASK1_MASK               0x02000000  /* SPI1_BRIDGE_ERROR_MASK1 */
#define CS47L63_SPI1_BRIDGE_ERROR_MASK1_SHIFT                      25  /* SPI1_BRIDGE_ERROR_MASK1 */
#define CS47L63_SPI1_BRIDGE_ERROR_MASK1_WIDTH                       1  /* SPI1_BRIDGE_ERROR_MASK1 */
#define CS47L63_APB_MONITOR_ERR_MASK1                      0x01000000  /* APB_MONITOR_ERR_MASK1 */
#define CS47L63_APB_MONITOR_ERR_MASK1_MASK                 0x01000000  /* APB_MONITOR_ERR_MASK1 */
#define CS47L63_APB_MONITOR_ERR_MASK1_SHIFT                        24  /* APB_MONITOR_ERR_MASK1 */
#define CS47L63_APB_MONITOR_ERR_MASK1_WIDTH                         1  /* APB_MONITOR_ERR_MASK1 */
#define CS47L63_I2C2_BLOCK_MASK1                           0x00002000  /* I2C2_BLOCK_MASK1 */
#define CS47L63_I2C2_BLOCK_MASK1_MASK                      0x00002000  /* I2C2_BLOCK_MASK1 */
#define CS47L63_I2C2_BLOCK_MASK1_SHIFT                             13  /* I2C2_BLOCK_MASK1 */
#define CS47L63_I2C2_BLOCK_MASK1_WIDTH                              1  /* I2C2_BLOCK_MASK1 */
#define CS47L63_I2C2_DONE_MASK1                            0x00001000  /* I2C2_DONE_MASK1 */
#define CS47L63_I2C2_DONE_MASK1_MASK                       0x00001000  /* I2C2_DONE_MASK1 */
#define CS47L63_I2C2_DONE_MASK1_SHIFT                              12  /* I2C2_DONE_MASK1 */
#define CS47L63_I2C2_DONE_MASK1_WIDTH                               1  /* I2C2_DONE_MASK1 */
#define CS47L63_SPI2_STALLING_MASK1                        0x00000008  /* SPI2_STALLING_MASK1 */
#define CS47L63_SPI2_STALLING_MASK1_MASK                   0x00000008  /* SPI2_STALLING_MASK1 */
#define CS47L63_SPI2_STALLING_MASK1_SHIFT                           3  /* SPI2_STALLING_MASK1 */
#define CS47L63_SPI2_STALLING_MASK1_WIDTH                           1  /* SPI2_STALLING_MASK1 */
#define CS47L63_SPI2_BLOCK_MASK1                           0x00000004  /* SPI2_BLOCK_MASK1 */
#define CS47L63_SPI2_BLOCK_MASK1_MASK                      0x00000004  /* SPI2_BLOCK_MASK1 */
#define CS47L63_SPI2_BLOCK_MASK1_SHIFT                              2  /* SPI2_BLOCK_MASK1 */
#define CS47L63_SPI2_BLOCK_MASK1_WIDTH                              1  /* SPI2_BLOCK_MASK1 */
#define CS47L63_SPI2_OVERCLOCKED_MASK1                     0x00000002  /* SPI2_OVERCLOCKED_MASK1 */
#define CS47L63_SPI2_OVERCLOCKED_MASK1_MASK                0x00000002  /* SPI2_OVERCLOCKED_MASK1 */
#define CS47L63_SPI2_OVERCLOCKED_MASK1_SHIFT                        1  /* SPI2_OVERCLOCKED_MASK1 */
#define CS47L63_SPI2_OVERCLOCKED_MASK1_WIDTH                        1  /* SPI2_OVERCLOCKED_MASK1 */
#define CS47L63_SPI2_DONE_MASK1                            0x00000001  /* SPI2_DONE_MASK1 */
#define CS47L63_SPI2_DONE_MASK1_MASK                       0x00000001  /* SPI2_DONE_MASK1 */
#define CS47L63_SPI2_DONE_MASK1_SHIFT                               0  /* SPI2_DONE_MASK1 */
#define CS47L63_SPI2_DONE_MASK1_WIDTH                               1  /* SPI2_DONE_MASK1 */

/*
 * R778 (0x18150) - IRQ1_MASK_17
 */
#define CS47L63_TIMER2_MASK1                               0x00020000  /* TIMER2_MASK1 */
#define CS47L63_TIMER2_MASK1_MASK                          0x00020000  /* TIMER2_MASK1 */
#define CS47L63_TIMER2_MASK1_SHIFT                                 17  /* TIMER2_MASK1 */
#define CS47L63_TIMER2_MASK1_WIDTH                                  1  /* TIMER2_MASK1 */
#define CS47L63_TIMER1_MASK1                               0x00010000  /* TIMER1_MASK1 */
#define CS47L63_TIMER1_MASK1_MASK                          0x00010000  /* TIMER1_MASK1 */
#define CS47L63_TIMER1_MASK1_SHIFT                                 16  /* TIMER1_MASK1 */
#define CS47L63_TIMER1_MASK1_WIDTH                                  1  /* TIMER1_MASK1 */
#define CS47L63_GPIO12_FALL_MASK1                          0x00008000  /* GPIO12_FALL_MASK1 */
#define CS47L63_GPIO12_FALL_MASK1_MASK                     0x00008000  /* GPIO12_FALL_MASK1 */
#define CS47L63_GPIO12_FALL_MASK1_SHIFT                            15  /* GPIO12_FALL_MASK1 */
#define CS47L63_GPIO12_FALL_MASK1_WIDTH                             1  /* GPIO12_FALL_MASK1 */
#define CS47L63_GPIO12_RISE_MASK1                          0x00004000  /* GPIO12_RISE_MASK1 */
#define CS47L63_GPIO12_RISE_MASK1_MASK                     0x00004000  /* GPIO12_RISE_MASK1 */
#define CS47L63_GPIO12_RISE_MASK1_SHIFT                            14  /* GPIO12_RISE_MASK1 */
#define CS47L63_GPIO12_RISE_MASK1_WIDTH                             1  /* GPIO12_RISE_MASK1 */
#define CS47L63_GPIO11_FALL_MASK1                          0x00002000  /* GPIO11_FALL_MASK1 */
#define CS47L63_GPIO11_FALL_MASK1_MASK                     0x00002000  /* GPIO11_FALL_MASK1 */
#define CS47L63_GPIO11_FALL_MASK1_SHIFT                            13  /* GPIO11_FALL_MASK1 */
#define CS47L63_GPIO11_FALL_MASK1_WIDTH                             1  /* GPIO11_FALL_MASK1 */
#define CS47L63_GPIO11_RISE_MASK1                          0x00001000  /* GPIO11_RISE_MASK1 */
#define CS47L63_GPIO11_RISE_MASK1_MASK                     0x00001000  /* GPIO11_RISE_MASK1 */
#define CS47L63_GPIO11_RISE_MASK1_SHIFT                            12  /* GPIO11_RISE_MASK1 */
#define CS47L63_GPIO11_RISE_MASK1_WIDTH                             1  /* GPIO11_RISE_MASK1 */
#define CS47L63_GPIO10_FALL_MASK1                          0x00000800  /* GPIO10_FALL_MASK1 */
#define CS47L63_GPIO10_FALL_MASK1_MASK                     0x00000800  /* GPIO10_FALL_MASK1 */
#define CS47L63_GPIO10_FALL_MASK1_SHIFT                            11  /* GPIO10_FALL_MASK1 */
#define CS47L63_GPIO10_FALL_MASK1_WIDTH                             1  /* GPIO10_FALL_MASK1 */
#define CS47L63_GPIO10_RISE_MASK1                          0x00000400  /* GPIO10_RISE_MASK1 */
#define CS47L63_GPIO10_RISE_MASK1_MASK                     0x00000400  /* GPIO10_RISE_MASK1 */
#define CS47L63_GPIO10_RISE_MASK1_SHIFT                            10  /* GPIO10_RISE_MASK1 */
#define CS47L63_GPIO10_RISE_MASK1_WIDTH                             1  /* GPIO10_RISE_MASK1 */
#define CS47L63_GPIO9_FALL_MASK1                           0x00000200  /* GPIO9_FALL_MASK1 */
#define CS47L63_GPIO9_FALL_MASK1_MASK                      0x00000200  /* GPIO9_FALL_MASK1 */
#define CS47L63_GPIO9_FALL_MASK1_SHIFT                              9  /* GPIO9_FALL_MASK1 */
#define CS47L63_GPIO9_FALL_MASK1_WIDTH                              1  /* GPIO9_FALL_MASK1 */
#define CS47L63_GPIO9_RISE_MASK1                           0x00000100  /* GPIO9_RISE_MASK1 */
#define CS47L63_GPIO9_RISE_MASK1_MASK                      0x00000100  /* GPIO9_RISE_MASK1 */
#define CS47L63_GPIO9_RISE_MASK1_SHIFT                              8  /* GPIO9_RISE_MASK1 */
#define CS47L63_GPIO9_RISE_MASK1_WIDTH                              1  /* GPIO9_RISE_MASK1 */

/*
 * R779 (0x18154) - IRQ1_MASK_18
 */
#define CS47L63_TIMER_ALM1_CH4_MASK1                       0x00000008  /* TIMER_ALM1_CH4_MASK1 */
#define CS47L63_TIMER_ALM1_CH4_MASK1_MASK                  0x00000008  /* TIMER_ALM1_CH4_MASK1 */
#define CS47L63_TIMER_ALM1_CH4_MASK1_SHIFT                          3  /* TIMER_ALM1_CH4_MASK1 */
#define CS47L63_TIMER_ALM1_CH4_MASK1_WIDTH                          1  /* TIMER_ALM1_CH4_MASK1 */
#define CS47L63_TIMER_ALM1_CH3_MASK1                       0x00000004  /* TIMER_ALM1_CH3_MASK1 */
#define CS47L63_TIMER_ALM1_CH3_MASK1_MASK                  0x00000004  /* TIMER_ALM1_CH3_MASK1 */
#define CS47L63_TIMER_ALM1_CH3_MASK1_SHIFT                          2  /* TIMER_ALM1_CH3_MASK1 */
#define CS47L63_TIMER_ALM1_CH3_MASK1_WIDTH                          1  /* TIMER_ALM1_CH3_MASK1 */
#define CS47L63_TIMER_ALM1_CH2_MASK1                       0x00000002  /* TIMER_ALM1_CH2_MASK1 */
#define CS47L63_TIMER_ALM1_CH2_MASK1_MASK                  0x00000002  /* TIMER_ALM1_CH2_MASK1 */
#define CS47L63_TIMER_ALM1_CH2_MASK1_SHIFT                          1  /* TIMER_ALM1_CH2_MASK1 */
#define CS47L63_TIMER_ALM1_CH2_MASK1_WIDTH                          1  /* TIMER_ALM1_CH2_MASK1 */
#define CS47L63_TIMER_ALM1_CH1_MASK1                       0x00000001  /* TIMER_ALM1_CH1_MASK1 */
#define CS47L63_TIMER_ALM1_CH1_MASK1_MASK                  0x00000001  /* TIMER_ALM1_CH1_MASK1 */
#define CS47L63_TIMER_ALM1_CH1_MASK1_SHIFT                          0  /* TIMER_ALM1_CH1_MASK1 */
#define CS47L63_TIMER_ALM1_CH1_MASK1_WIDTH                          1  /* TIMER_ALM1_CH1_MASK1 */

/*
 * R780 (0x18238) - IRQ1_EDGE_11
 */
#define CS47L63_GPIO8_FALL_EDGE1                           0x80000000  /* GPIO8_FALL_EDGE1 */
#define CS47L63_GPIO8_FALL_EDGE1_MASK                      0x80000000  /* GPIO8_FALL_EDGE1 */
#define CS47L63_GPIO8_FALL_EDGE1_SHIFT                             31  /* GPIO8_FALL_EDGE1 */
#define CS47L63_GPIO8_FALL_EDGE1_WIDTH                              1  /* GPIO8_FALL_EDGE1 */
#define CS47L63_GPIO8_RISE_EDGE1                           0x40000000  /* GPIO8_RISE_EDGE1 */
#define CS47L63_GPIO8_RISE_EDGE1_MASK                      0x40000000  /* GPIO8_RISE_EDGE1 */
#define CS47L63_GPIO8_RISE_EDGE1_SHIFT                             30  /* GPIO8_RISE_EDGE1 */
#define CS47L63_GPIO8_RISE_EDGE1_WIDTH                              1  /* GPIO8_RISE_EDGE1 */
#define CS47L63_GPIO7_FALL_EDGE1                           0x20000000  /* GPIO7_FALL_EDGE1 */
#define CS47L63_GPIO7_FALL_EDGE1_MASK                      0x20000000  /* GPIO7_FALL_EDGE1 */
#define CS47L63_GPIO7_FALL_EDGE1_SHIFT                             29  /* GPIO7_FALL_EDGE1 */
#define CS47L63_GPIO7_FALL_EDGE1_WIDTH                              1  /* GPIO7_FALL_EDGE1 */
#define CS47L63_GPIO7_RISE_EDGE1                           0x10000000  /* GPIO7_RISE_EDGE1 */
#define CS47L63_GPIO7_RISE_EDGE1_MASK                      0x10000000  /* GPIO7_RISE_EDGE1 */
#define CS47L63_GPIO7_RISE_EDGE1_SHIFT                             28  /* GPIO7_RISE_EDGE1 */
#define CS47L63_GPIO7_RISE_EDGE1_WIDTH                              1  /* GPIO7_RISE_EDGE1 */
#define CS47L63_GPIO6_FALL_EDGE1                           0x08000000  /* GPIO6_FALL_EDGE1 */
#define CS47L63_GPIO6_FALL_EDGE1_MASK                      0x08000000  /* GPIO6_FALL_EDGE1 */
#define CS47L63_GPIO6_FALL_EDGE1_SHIFT                             27  /* GPIO6_FALL_EDGE1 */
#define CS47L63_GPIO6_FALL_EDGE1_WIDTH                              1  /* GPIO6_FALL_EDGE1 */
#define CS47L63_GPIO6_RISE_EDGE1                           0x04000000  /* GPIO6_RISE_EDGE1 */
#define CS47L63_GPIO6_RISE_EDGE1_MASK                      0x04000000  /* GPIO6_RISE_EDGE1 */
#define CS47L63_GPIO6_RISE_EDGE1_SHIFT                             26  /* GPIO6_RISE_EDGE1 */
#define CS47L63_GPIO6_RISE_EDGE1_WIDTH                              1  /* GPIO6_RISE_EDGE1 */
#define CS47L63_GPIO5_FALL_EDGE1                           0x02000000  /* GPIO5_FALL_EDGE1 */
#define CS47L63_GPIO5_FALL_EDGE1_MASK                      0x02000000  /* GPIO5_FALL_EDGE1 */
#define CS47L63_GPIO5_FALL_EDGE1_SHIFT                             25  /* GPIO5_FALL_EDGE1 */
#define CS47L63_GPIO5_FALL_EDGE1_WIDTH                              1  /* GPIO5_FALL_EDGE1 */
#define CS47L63_GPIO5_RISE_EDGE1                           0x01000000  /* GPIO5_RISE_EDGE1 */
#define CS47L63_GPIO5_RISE_EDGE1_MASK                      0x01000000  /* GPIO5_RISE_EDGE1 */
#define CS47L63_GPIO5_RISE_EDGE1_SHIFT                             24  /* GPIO5_RISE_EDGE1 */
#define CS47L63_GPIO5_RISE_EDGE1_WIDTH                              1  /* GPIO5_RISE_EDGE1 */
#define CS47L63_GPIO4_FALL_EDGE1                           0x00800000  /* GPIO4_FALL_EDGE1 */
#define CS47L63_GPIO4_FALL_EDGE1_MASK                      0x00800000  /* GPIO4_FALL_EDGE1 */
#define CS47L63_GPIO4_FALL_EDGE1_SHIFT                             23  /* GPIO4_FALL_EDGE1 */
#define CS47L63_GPIO4_FALL_EDGE1_WIDTH                              1  /* GPIO4_FALL_EDGE1 */
#define CS47L63_GPIO4_RISE_EDGE1                           0x00400000  /* GPIO4_RISE_EDGE1 */
#define CS47L63_GPIO4_RISE_EDGE1_MASK                      0x00400000  /* GPIO4_RISE_EDGE1 */
#define CS47L63_GPIO4_RISE_EDGE1_SHIFT                             22  /* GPIO4_RISE_EDGE1 */
#define CS47L63_GPIO4_RISE_EDGE1_WIDTH                              1  /* GPIO4_RISE_EDGE1 */
#define CS47L63_GPIO3_FALL_EDGE1                           0x00200000  /* GPIO3_FALL_EDGE1 */
#define CS47L63_GPIO3_FALL_EDGE1_MASK                      0x00200000  /* GPIO3_FALL_EDGE1 */
#define CS47L63_GPIO3_FALL_EDGE1_SHIFT                             21  /* GPIO3_FALL_EDGE1 */
#define CS47L63_GPIO3_FALL_EDGE1_WIDTH                              1  /* GPIO3_FALL_EDGE1 */
#define CS47L63_GPIO3_RISE_EDGE1                           0x00100000  /* GPIO3_RISE_EDGE1 */
#define CS47L63_GPIO3_RISE_EDGE1_MASK                      0x00100000  /* GPIO3_RISE_EDGE1 */
#define CS47L63_GPIO3_RISE_EDGE1_SHIFT                             20  /* GPIO3_RISE_EDGE1 */
#define CS47L63_GPIO3_RISE_EDGE1_WIDTH                              1  /* GPIO3_RISE_EDGE1 */
#define CS47L63_GPIO2_FALL_EDGE1                           0x00080000  /* GPIO2_FALL_EDGE1 */
#define CS47L63_GPIO2_FALL_EDGE1_MASK                      0x00080000  /* GPIO2_FALL_EDGE1 */
#define CS47L63_GPIO2_FALL_EDGE1_SHIFT                             19  /* GPIO2_FALL_EDGE1 */
#define CS47L63_GPIO2_FALL_EDGE1_WIDTH                              1  /* GPIO2_FALL_EDGE1 */
#define CS47L63_GPIO2_RISE_EDGE1                           0x00040000  /* GPIO2_RISE_EDGE1 */
#define CS47L63_GPIO2_RISE_EDGE1_MASK                      0x00040000  /* GPIO2_RISE_EDGE1 */
#define CS47L63_GPIO2_RISE_EDGE1_SHIFT                             18  /* GPIO2_RISE_EDGE1 */
#define CS47L63_GPIO2_RISE_EDGE1_WIDTH                              1  /* GPIO2_RISE_EDGE1 */
#define CS47L63_GPIO1_FALL_EDGE1                           0x00020000  /* GPIO1_FALL_EDGE1 */
#define CS47L63_GPIO1_FALL_EDGE1_MASK                      0x00020000  /* GPIO1_FALL_EDGE1 */
#define CS47L63_GPIO1_FALL_EDGE1_SHIFT                             17  /* GPIO1_FALL_EDGE1 */
#define CS47L63_GPIO1_FALL_EDGE1_WIDTH                              1  /* GPIO1_FALL_EDGE1 */
#define CS47L63_GPIO1_RISE_EDGE1                           0x00010000  /* GPIO1_RISE_EDGE1 */
#define CS47L63_GPIO1_RISE_EDGE1_MASK                      0x00010000  /* GPIO1_RISE_EDGE1 */
#define CS47L63_GPIO1_RISE_EDGE1_SHIFT                             16  /* GPIO1_RISE_EDGE1 */
#define CS47L63_GPIO1_RISE_EDGE1_WIDTH                              1  /* GPIO1_RISE_EDGE1 */

/*
 * R781 (0x18250) - IRQ1_EDGE_17
 */
#define CS47L63_GPIO12_FALL_EDGE1                          0x00008000  /* GPIO12_FALL_EDGE1 */
#define CS47L63_GPIO12_FALL_EDGE1_MASK                     0x00008000  /* GPIO12_FALL_EDGE1 */
#define CS47L63_GPIO12_FALL_EDGE1_SHIFT                            15  /* GPIO12_FALL_EDGE1 */
#define CS47L63_GPIO12_FALL_EDGE1_WIDTH                             1  /* GPIO12_FALL_EDGE1 */
#define CS47L63_GPIO12_RISE_EDGE1                          0x00004000  /* GPIO12_RISE_EDGE1 */
#define CS47L63_GPIO12_RISE_EDGE1_MASK                     0x00004000  /* GPIO12_RISE_EDGE1 */
#define CS47L63_GPIO12_RISE_EDGE1_SHIFT                            14  /* GPIO12_RISE_EDGE1 */
#define CS47L63_GPIO12_RISE_EDGE1_WIDTH                             1  /* GPIO12_RISE_EDGE1 */
#define CS47L63_GPIO11_FALL_EDGE1                          0x00002000  /* GPIO11_FALL_EDGE1 */
#define CS47L63_GPIO11_FALL_EDGE1_MASK                     0x00002000  /* GPIO11_FALL_EDGE1 */
#define CS47L63_GPIO11_FALL_EDGE1_SHIFT                            13  /* GPIO11_FALL_EDGE1 */
#define CS47L63_GPIO11_FALL_EDGE1_WIDTH                             1  /* GPIO11_FALL_EDGE1 */
#define CS47L63_GPIO11_RISE_EDGE1                          0x00001000  /* GPIO11_RISE_EDGE1 */
#define CS47L63_GPIO11_RISE_EDGE1_MASK                     0x00001000  /* GPIO11_RISE_EDGE1 */
#define CS47L63_GPIO11_RISE_EDGE1_SHIFT                            12  /* GPIO11_RISE_EDGE1 */
#define CS47L63_GPIO11_RISE_EDGE1_WIDTH                             1  /* GPIO11_RISE_EDGE1 */
#define CS47L63_GPIO10_FALL_EDGE1                          0x00000800  /* GPIO10_FALL_EDGE1 */
#define CS47L63_GPIO10_FALL_EDGE1_MASK                     0x00000800  /* GPIO10_FALL_EDGE1 */
#define CS47L63_GPIO10_FALL_EDGE1_SHIFT                            11  /* GPIO10_FALL_EDGE1 */
#define CS47L63_GPIO10_FALL_EDGE1_WIDTH                             1  /* GPIO10_FALL_EDGE1 */
#define CS47L63_GPIO10_RISE_EDGE1                          0x00000400  /* GPIO10_RISE_EDGE1 */
#define CS47L63_GPIO10_RISE_EDGE1_MASK                     0x00000400  /* GPIO10_RISE_EDGE1 */
#define CS47L63_GPIO10_RISE_EDGE1_SHIFT                            10  /* GPIO10_RISE_EDGE1 */
#define CS47L63_GPIO10_RISE_EDGE1_WIDTH                             1  /* GPIO10_RISE_EDGE1 */
#define CS47L63_GPIO9_FALL_EDGE1                           0x00000200  /* GPIO9_FALL_EDGE1 */
#define CS47L63_GPIO9_FALL_EDGE1_MASK                      0x00000200  /* GPIO9_FALL_EDGE1 */
#define CS47L63_GPIO9_FALL_EDGE1_SHIFT                              9  /* GPIO9_FALL_EDGE1 */
#define CS47L63_GPIO9_FALL_EDGE1_WIDTH                              1  /* GPIO9_FALL_EDGE1 */
#define CS47L63_GPIO9_RISE_EDGE1                           0x00000100  /* GPIO9_RISE_EDGE1 */
#define CS47L63_GPIO9_RISE_EDGE1_MASK                      0x00000100  /* GPIO9_RISE_EDGE1 */
#define CS47L63_GPIO9_RISE_EDGE1_SHIFT                              8  /* GPIO9_RISE_EDGE1 */
#define CS47L63_GPIO9_RISE_EDGE1_WIDTH                              1  /* GPIO9_RISE_EDGE1 */

/*
 * R782 (0x18800) - IRQ3_CFG
 */
#define CS47L63_IRQ3_CLR_MODE                              0x00000010  /* IRQ3_CLR_MODE */
#define CS47L63_IRQ3_CLR_MODE_MASK                         0x00000010  /* IRQ3_CLR_MODE */
#define CS47L63_IRQ3_CLR_MODE_SHIFT                                 4  /* IRQ3_CLR_MODE */
#define CS47L63_IRQ3_CLR_MODE_WIDTH                                 1  /* IRQ3_CLR_MODE */
#define CS47L63_IRQ3_DBTIME                                0x0000000F  /* IRQ3_DBTIME - [3:0] */
#define CS47L63_IRQ3_DBTIME_MASK                           0x0000000F  /* IRQ3_DBTIME - [3:0] */
#define CS47L63_IRQ3_DBTIME_SHIFT                                   0  /* IRQ3_DBTIME - [3:0] */
#define CS47L63_IRQ3_DBTIME_WIDTH                                   4  /* IRQ3_DBTIME - [3:0] */

/*
 * R783 (0x18804) - IRQ3_STATUS
 */
#define CS47L63_IRQ3_STS_MASK                              0x00000001  /* IRQ3_STS */
#define CS47L63_IRQ3_STS_SHIFT                                      0  /* IRQ3_STS */
#define CS47L63_IRQ3_STS_WIDTH                                      1  /* IRQ3_STS */

/*
 * R784 (0x18810) - IRQ3_EINT_1
 */
#define CS47L63_OUT1L_HP1_ENABLE_FALL_EINT3                0x00000020  /* OUT1L_HP1_ENABLE_FALL_EINT3 */
#define CS47L63_OUT1L_HP1_ENABLE_FALL_EINT3_MASK           0x00000020  /* OUT1L_HP1_ENABLE_FALL_EINT3 */
#define CS47L63_OUT1L_HP1_ENABLE_FALL_EINT3_SHIFT                   5  /* OUT1L_HP1_ENABLE_FALL_EINT3 */
#define CS47L63_OUT1L_HP1_ENABLE_FALL_EINT3_WIDTH                   1  /* OUT1L_HP1_ENABLE_FALL_EINT3 */
#define CS47L63_OUT1L_HP1_ENABLE_RISE_EINT3                0x00000010  /* OUT1L_HP1_ENABLE_RISE_EINT3 */
#define CS47L63_OUT1L_HP1_ENABLE_RISE_EINT3_MASK           0x00000010  /* OUT1L_HP1_ENABLE_RISE_EINT3 */
#define CS47L63_OUT1L_HP1_ENABLE_RISE_EINT3_SHIFT                   4  /* OUT1L_HP1_ENABLE_RISE_EINT3 */
#define CS47L63_OUT1L_HP1_ENABLE_RISE_EINT3_WIDTH                   1  /* OUT1L_HP1_ENABLE_RISE_EINT3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_FALL_EINT3            0x00000002  /* OUT1L_EDRE_MUTE_THR1_FALL_EINT3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_FALL_EINT3_MASK       0x00000002  /* OUT1L_EDRE_MUTE_THR1_FALL_EINT3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_FALL_EINT3_SHIFT               1  /* OUT1L_EDRE_MUTE_THR1_FALL_EINT3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_FALL_EINT3_WIDTH               1  /* OUT1L_EDRE_MUTE_THR1_FALL_EINT3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_RISE_EINT3            0x00000001  /* OUT1L_EDRE_MUTE_THR1_RISE_EINT3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_RISE_EINT3_MASK       0x00000001  /* OUT1L_EDRE_MUTE_THR1_RISE_EINT3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_RISE_EINT3_SHIFT               0  /* OUT1L_EDRE_MUTE_THR1_RISE_EINT3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_RISE_EINT3_WIDTH               1  /* OUT1L_EDRE_MUTE_THR1_RISE_EINT3 */

/*
 * R785 (0x18814) - IRQ3_EINT_2
 */
#define CS47L63_OUT1L_SC_EINT3                             0x00800000  /* OUT1L_SC_EINT3 */
#define CS47L63_OUT1L_SC_EINT3_MASK                        0x00800000  /* OUT1L_SC_EINT3 */
#define CS47L63_OUT1L_SC_EINT3_SHIFT                               23  /* OUT1L_SC_EINT3 */
#define CS47L63_OUT1L_SC_EINT3_WIDTH                                1  /* OUT1L_SC_EINT3 */
#define CS47L63_ADC1_VCO_PULSE_ERR_EINT3                   0x00400000  /* ADC1_VCO_PULSE_ERR_EINT3 */
#define CS47L63_ADC1_VCO_PULSE_ERR_EINT3_MASK              0x00400000  /* ADC1_VCO_PULSE_ERR_EINT3 */
#define CS47L63_ADC1_VCO_PULSE_ERR_EINT3_SHIFT                     22  /* ADC1_VCO_PULSE_ERR_EINT3 */
#define CS47L63_ADC1_VCO_PULSE_ERR_EINT3_WIDTH                      1  /* ADC1_VCO_PULSE_ERR_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_D_EINT3                  0x00000008  /* SR_CHANGE_TRIGGER_D_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_D_EINT3_MASK             0x00000008  /* SR_CHANGE_TRIGGER_D_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_D_EINT3_SHIFT                     3  /* SR_CHANGE_TRIGGER_D_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_D_EINT3_WIDTH                     1  /* SR_CHANGE_TRIGGER_D_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_C_EINT3                  0x00000004  /* SR_CHANGE_TRIGGER_C_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_C_EINT3_MASK             0x00000004  /* SR_CHANGE_TRIGGER_C_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_C_EINT3_SHIFT                     2  /* SR_CHANGE_TRIGGER_C_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_C_EINT3_WIDTH                     1  /* SR_CHANGE_TRIGGER_C_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_B_EINT3                  0x00000002  /* SR_CHANGE_TRIGGER_B_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_B_EINT3_MASK             0x00000002  /* SR_CHANGE_TRIGGER_B_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_B_EINT3_SHIFT                     1  /* SR_CHANGE_TRIGGER_B_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_B_EINT3_WIDTH                     1  /* SR_CHANGE_TRIGGER_B_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_A_EINT3                  0x00000001  /* SR_CHANGE_TRIGGER_A_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_A_EINT3_MASK             0x00000001  /* SR_CHANGE_TRIGGER_A_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_A_EINT3_SHIFT                     0  /* SR_CHANGE_TRIGGER_A_EINT3 */
#define CS47L63_SR_CHANGE_TRIGGER_A_EINT3_WIDTH                     1  /* SR_CHANGE_TRIGGER_A_EINT3 */

/*
 * R786 (0x18820) - IRQ3_STS_1
 */
#define CS47L63_OUT1L_HP1_ENABLE_STS3_MASK                 0x00000010  /* OUT1L_HP1_ENABLE_STS3 */
#define CS47L63_OUT1L_HP1_ENABLE_STS3_SHIFT                         4  /* OUT1L_HP1_ENABLE_STS3 */
#define CS47L63_OUT1L_HP1_ENABLE_STS3_WIDTH                         1  /* OUT1L_HP1_ENABLE_STS3 */

/*
 * R787 (0x18824) - IRQ3_STS_2
 */
#define CS47L63_OUT1L_SC_STS3                              0x00800000  /* OUT1L_SC_STS3 */
#define CS47L63_OUT1L_SC_STS3_MASK                         0x00800000  /* OUT1L_SC_STS3 */
#define CS47L63_OUT1L_SC_STS3_SHIFT                                23  /* OUT1L_SC_STS3 */
#define CS47L63_OUT1L_SC_STS3_WIDTH                                 1  /* OUT1L_SC_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_D_STS3                   0x00000008  /* SR_CHANGE_TRIGGER_D_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_D_STS3_MASK              0x00000008  /* SR_CHANGE_TRIGGER_D_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_D_STS3_SHIFT                      3  /* SR_CHANGE_TRIGGER_D_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_D_STS3_WIDTH                      1  /* SR_CHANGE_TRIGGER_D_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_C_STS3                   0x00000004  /* SR_CHANGE_TRIGGER_C_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_C_STS3_MASK              0x00000004  /* SR_CHANGE_TRIGGER_C_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_C_STS3_SHIFT                      2  /* SR_CHANGE_TRIGGER_C_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_C_STS3_WIDTH                      1  /* SR_CHANGE_TRIGGER_C_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_B_STS3                   0x00000002  /* SR_CHANGE_TRIGGER_B_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_B_STS3_MASK              0x00000002  /* SR_CHANGE_TRIGGER_B_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_B_STS3_SHIFT                      1  /* SR_CHANGE_TRIGGER_B_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_B_STS3_WIDTH                      1  /* SR_CHANGE_TRIGGER_B_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_A_STS3                   0x00000001  /* SR_CHANGE_TRIGGER_A_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_A_STS3_MASK              0x00000001  /* SR_CHANGE_TRIGGER_A_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_A_STS3_SHIFT                      0  /* SR_CHANGE_TRIGGER_A_STS3 */
#define CS47L63_SR_CHANGE_TRIGGER_A_STS3_WIDTH                      1  /* SR_CHANGE_TRIGGER_A_STS3 */

/*
 * R788 (0x18830) - IRQ3_MASK_1
 */
#define CS47L63_OUT1L_HP1_ENABLE_FALL_MASK3                0x00000020  /* OUT1L_HP1_ENABLE_FALL_MASK3 */
#define CS47L63_OUT1L_HP1_ENABLE_FALL_MASK3_MASK           0x00000020  /* OUT1L_HP1_ENABLE_FALL_MASK3 */
#define CS47L63_OUT1L_HP1_ENABLE_FALL_MASK3_SHIFT                   5  /* OUT1L_HP1_ENABLE_FALL_MASK3 */
#define CS47L63_OUT1L_HP1_ENABLE_FALL_MASK3_WIDTH                   1  /* OUT1L_HP1_ENABLE_FALL_MASK3 */
#define CS47L63_OUT1L_HP1_ENABLE_RISE_MASK3                0x00000010  /* OUT1L_HP1_ENABLE_RISE_MASK3 */
#define CS47L63_OUT1L_HP1_ENABLE_RISE_MASK3_MASK           0x00000010  /* OUT1L_HP1_ENABLE_RISE_MASK3 */
#define CS47L63_OUT1L_HP1_ENABLE_RISE_MASK3_SHIFT                   4  /* OUT1L_HP1_ENABLE_RISE_MASK3 */
#define CS47L63_OUT1L_HP1_ENABLE_RISE_MASK3_WIDTH                   1  /* OUT1L_HP1_ENABLE_RISE_MASK3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_FALL_MASK3            0x00000002  /* OUT1L_EDRE_MUTE_THR1_FALL_MASK3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_FALL_MASK3_MASK       0x00000002  /* OUT1L_EDRE_MUTE_THR1_FALL_MASK3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_FALL_MASK3_SHIFT               1  /* OUT1L_EDRE_MUTE_THR1_FALL_MASK3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_FALL_MASK3_WIDTH               1  /* OUT1L_EDRE_MUTE_THR1_FALL_MASK3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_RISE_MASK3            0x00000001  /* OUT1L_EDRE_MUTE_THR1_RISE_MASK3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_RISE_MASK3_MASK       0x00000001  /* OUT1L_EDRE_MUTE_THR1_RISE_MASK3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_RISE_MASK3_SHIFT               0  /* OUT1L_EDRE_MUTE_THR1_RISE_MASK3 */
#define CS47L63_OUT1L_EDRE_MUTE_THR1_RISE_MASK3_WIDTH               1  /* OUT1L_EDRE_MUTE_THR1_RISE_MASK3 */

/*
 * R789 (0x18834) - IRQ3_MASK_2
 */
#define CS47L63_OUT1L_SC_MASK3                             0x00800000  /* OUT1L_SC_MASK3 */
#define CS47L63_OUT1L_SC_MASK3_MASK                        0x00800000  /* OUT1L_SC_MASK3 */
#define CS47L63_OUT1L_SC_MASK3_SHIFT                               23  /* OUT1L_SC_MASK3 */
#define CS47L63_OUT1L_SC_MASK3_WIDTH                                1  /* OUT1L_SC_MASK3 */
#define CS47L63_ADC1_VCO_PULSE_ERR_MASK3                   0x00400000  /* ADC1_VCO_PULSE_ERR_MASK3 */
#define CS47L63_ADC1_VCO_PULSE_ERR_MASK3_MASK              0x00400000  /* ADC1_VCO_PULSE_ERR_MASK3 */
#define CS47L63_ADC1_VCO_PULSE_ERR_MASK3_SHIFT                     22  /* ADC1_VCO_PULSE_ERR_MASK3 */
#define CS47L63_ADC1_VCO_PULSE_ERR_MASK3_WIDTH                      1  /* ADC1_VCO_PULSE_ERR_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_D_MASK3                  0x00000008  /* SR_CHANGE_TRIGGER_D_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_D_MASK3_MASK             0x00000008  /* SR_CHANGE_TRIGGER_D_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_D_MASK3_SHIFT                     3  /* SR_CHANGE_TRIGGER_D_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_D_MASK3_WIDTH                     1  /* SR_CHANGE_TRIGGER_D_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_C_MASK3                  0x00000004  /* SR_CHANGE_TRIGGER_C_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_C_MASK3_MASK             0x00000004  /* SR_CHANGE_TRIGGER_C_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_C_MASK3_SHIFT                     2  /* SR_CHANGE_TRIGGER_C_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_C_MASK3_WIDTH                     1  /* SR_CHANGE_TRIGGER_C_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_B_MASK3                  0x00000002  /* SR_CHANGE_TRIGGER_B_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_B_MASK3_MASK             0x00000002  /* SR_CHANGE_TRIGGER_B_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_B_MASK3_SHIFT                     1  /* SR_CHANGE_TRIGGER_B_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_B_MASK3_WIDTH                     1  /* SR_CHANGE_TRIGGER_B_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_A_MASK3                  0x00000001  /* SR_CHANGE_TRIGGER_A_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_A_MASK3_MASK             0x00000001  /* SR_CHANGE_TRIGGER_A_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_A_MASK3_SHIFT                     0  /* SR_CHANGE_TRIGGER_A_MASK3 */
#define CS47L63_SR_CHANGE_TRIGGER_A_MASK3_WIDTH                     1  /* SR_CHANGE_TRIGGER_A_MASK3 */

/*
 * R1145 (0x2000000) - DSP1_XMEM_PACKED_0
 */
#define CS47L63_DSP1_XM_P_1                                0xFF000000  /* DSP1_XM_P_1 - [31:24] */
#define CS47L63_DSP1_XM_P_1_MASK                           0xFF000000  /* DSP1_XM_P_1 - [31:24] */
#define CS47L63_DSP1_XM_P_1_SHIFT                                  24  /* DSP1_XM_P_1 - [31:24] */
#define CS47L63_DSP1_XM_P_1_WIDTH                                   8  /* DSP1_XM_P_1 - [31:24] */
#define CS47L63_DSP1_XM_P_START                            0x00FFFFFF  /* DSP1_XM_P_START - [23:0] */
#define CS47L63_DSP1_XM_P_START_MASK                       0x00FFFFFF  /* DSP1_XM_P_START - [23:0] */
#define CS47L63_DSP1_XM_P_START_SHIFT                               0  /* DSP1_XM_P_START - [23:0] */
#define CS47L63_DSP1_XM_P_START_WIDTH                              24  /* DSP1_XM_P_START - [23:0] */

/*
 * R1146 (0x2000004) - DSP1_XMEM_PACKED_1
 */
#define CS47L63_DSP1_XM_P_2                                0xFFFF0000  /* DSP1_XM_P_2 - [31:16] */
#define CS47L63_DSP1_XM_P_2_MASK                           0xFFFF0000  /* DSP1_XM_P_2 - [31:16] */
#define CS47L63_DSP1_XM_P_2_SHIFT                                  16  /* DSP1_XM_P_2 - [31:16] */
#define CS47L63_DSP1_XM_P_2_WIDTH                                  16  /* DSP1_XM_P_2 - [31:16] */
#define CS47L63_DSP1_XM_P_1_23_8                           0x0000FFFF  /* DSP1_XM_P_1_23_8 - [15:0] */
#define CS47L63_DSP1_XM_P_1_23_8_MASK                      0x0000FFFF  /* DSP1_XM_P_1_23_8 - [15:0] */
#define CS47L63_DSP1_XM_P_1_23_8_SHIFT                              0  /* DSP1_XM_P_1_23_8 - [15:0] */
#define CS47L63_DSP1_XM_P_1_23_8_WIDTH                             16  /* DSP1_XM_P_1_23_8 - [15:0] */

/*
 * R1147 (0x2000008) - DSP1_XMEM_PACKED_2
 */
#define CS47L63_DSP1_XM_P_3                                0xFFFFFF00  /* DSP1_XM_P_3 - [31:8] */
#define CS47L63_DSP1_XM_P_3_MASK                           0xFFFFFF00  /* DSP1_XM_P_3 - [31:8] */
#define CS47L63_DSP1_XM_P_3_SHIFT                                   8  /* DSP1_XM_P_3 - [31:8] */
#define CS47L63_DSP1_XM_P_3_WIDTH                                  24  /* DSP1_XM_P_3 - [31:8] */
#define CS47L63_DSP1_XM_P_2_23_16                          0x000000FF  /* DSP1_XM_P_2_23_16 - [7:0] */
#define CS47L63_DSP1_XM_P_2_23_16_MASK                     0x000000FF  /* DSP1_XM_P_2_23_16 - [7:0] */
#define CS47L63_DSP1_XM_P_2_23_16_SHIFT                             0  /* DSP1_XM_P_2_23_16 - [7:0] */
#define CS47L63_DSP1_XM_P_2_23_16_WIDTH                             8  /* DSP1_XM_P_2_23_16 - [7:0] */

/*
 * R1148 (0x2041FE8) - DSP1_XMEM_PACKED_67578
 */
#define CS47L63_DSP1_XM_P_45051                            0xFF000000  /* DSP1_XM_P_45051 - [31:24] */
#define CS47L63_DSP1_XM_P_45051_MASK                       0xFF000000  /* DSP1_XM_P_45051 - [31:24] */
#define CS47L63_DSP1_XM_P_45051_SHIFT                              24  /* DSP1_XM_P_45051 - [31:24] */
#define CS47L63_DSP1_XM_P_45051_WIDTH                               8  /* DSP1_XM_P_45051 - [31:24] */
#define CS47L63_DSP1_XM_P_45050                            0x00FFFFFF  /* DSP1_XM_P_45050 - [23:0] */
#define CS47L63_DSP1_XM_P_45050_MASK                       0x00FFFFFF  /* DSP1_XM_P_45050 - [23:0] */
#define CS47L63_DSP1_XM_P_45050_SHIFT                               0  /* DSP1_XM_P_45050 - [23:0] */
#define CS47L63_DSP1_XM_P_45050_WIDTH                              24  /* DSP1_XM_P_45050 - [23:0] */

/*
 * R1149 (0x2041FEC) - DSP1_XMEM_PACKED_67579
 */
#define CS47L63_DSP1_XM_P_45052                            0xFFFF0000  /* DSP1_XM_P_45052 - [31:16] */
#define CS47L63_DSP1_XM_P_45052_MASK                       0xFFFF0000  /* DSP1_XM_P_45052 - [31:16] */
#define CS47L63_DSP1_XM_P_45052_SHIFT                              16  /* DSP1_XM_P_45052 - [31:16] */
#define CS47L63_DSP1_XM_P_45052_WIDTH                              16  /* DSP1_XM_P_45052 - [31:16] */
#define CS47L63_DSP1_XM_P_45051_23_8                       0x0000FFFF  /* DSP1_XM_P_45051_23_8 - [15:0] */
#define CS47L63_DSP1_XM_P_45051_23_8_MASK                  0x0000FFFF  /* DSP1_XM_P_45051_23_8 - [15:0] */
#define CS47L63_DSP1_XM_P_45051_23_8_SHIFT                          0  /* DSP1_XM_P_45051_23_8 - [15:0] */
#define CS47L63_DSP1_XM_P_45051_23_8_WIDTH                         16  /* DSP1_XM_P_45051_23_8 - [15:0] */

/*
 * R1150 (0x2041FF0) - DSP1_XMEM_PACKED_67580
 */
#define CS47L63_DSP1_XM_P_END                              0xFFFFFF00  /* DSP1_XM_P_END - [31:8] */
#define CS47L63_DSP1_XM_P_END_MASK                         0xFFFFFF00  /* DSP1_XM_P_END - [31:8] */
#define CS47L63_DSP1_XM_P_END_SHIFT                                 8  /* DSP1_XM_P_END - [31:8] */
#define CS47L63_DSP1_XM_P_END_WIDTH                                24  /* DSP1_XM_P_END - [31:8] */
#define CS47L63_DSP1_XM_P_45052_23_16                      0x000000FF  /* DSP1_XM_P_45052_23_16 - [7:0] */
#define CS47L63_DSP1_XM_P_45052_23_16_MASK                 0x000000FF  /* DSP1_XM_P_45052_23_16 - [7:0] */
#define CS47L63_DSP1_XM_P_45052_23_16_SHIFT                         0  /* DSP1_XM_P_45052_23_16 - [7:0] */
#define CS47L63_DSP1_XM_P_45052_23_16_WIDTH                         8  /* DSP1_XM_P_45052_23_16 - [7:0] */

/*
 * R1151 (0x2400000) - DSP1_XMEM_UNPACKED32_0
 */
#define CS47L63_DSP1_XM_UP32_START_MASK                    0xFFFFFFFF  /* DSP1_XM_UP32_START - [31:0] */
#define CS47L63_DSP1_XM_UP32_START_SHIFT                            0  /* DSP1_XM_UP32_START - [31:0] */
#define CS47L63_DSP1_XM_UP32_START_WIDTH                           32  /* DSP1_XM_UP32_START - [31:0] */

/*
 * R1152 (0x2400004) - DSP1_XMEM_UNPACKED32_1
 */
#define CS47L63_DSP1_XM_UP32_1_47_16_MASK                  0xFFFFFFFF  /* DSP1_XM_UP32_1_47_16 - [31:0] */
#define CS47L63_DSP1_XM_UP32_1_47_16_SHIFT                          0  /* DSP1_XM_UP32_1_47_16 - [31:0] */
#define CS47L63_DSP1_XM_UP32_1_47_16_WIDTH                         32  /* DSP1_XM_UP32_1_47_16 - [31:0] */

/*
 * R1153 (0x242BFF4) - DSP1_XMEM_UNPACKED32_45053
 */
#define CS47L63_DSP1_XM_UP32_45053_47_16_MASK              0xFFFFFFFF  /* DSP1_XM_UP32_45053_47_16 - [31:0] */
#define CS47L63_DSP1_XM_UP32_45053_47_16_SHIFT                      0  /* DSP1_XM_UP32_45053_47_16 - [31:0] */
#define CS47L63_DSP1_XM_UP32_45053_47_16_WIDTH                     32  /* DSP1_XM_UP32_45053_47_16 - [31:0] */

/*
 * R1154 (0x242BFF8) - DSP1_XMEM_UNPACKED32_45054
 */
#define CS47L63_DSP1_XM_UP32_END_MASK                      0xFFFFFFFF  /* DSP1_XM_UP32_END - [31:0] */
#define CS47L63_DSP1_XM_UP32_END_SHIFT                              0  /* DSP1_XM_UP32_END - [31:0] */
#define CS47L63_DSP1_XM_UP32_END_WIDTH                             32  /* DSP1_XM_UP32_END - [31:0] */

/*
 * R1155 (0x25C0800) - DSP1_TIMESTAMP_COUNT
 */
#define CS47L63_DSP1_TIMESTAMP_MASK                        0xFFFFFFFF  /* DSP1_TIMESTAMP - [31:0] */
#define CS47L63_DSP1_TIMESTAMP_SHIFT                                0  /* DSP1_TIMESTAMP - [31:0] */
#define CS47L63_DSP1_TIMESTAMP_WIDTH                               32  /* DSP1_TIMESTAMP - [31:0] */

/*
 * R1156 (0x25E0000) - DSP1_SYS_INFO_ID
 */
#define CS47L63_DSP1_SYS_ID_MASK                           0xFFFFFFFF  /* DSP1_SYS_ID - [31:0] */
#define CS47L63_DSP1_SYS_ID_SHIFT                                   0  /* DSP1_SYS_ID - [31:0] */
#define CS47L63_DSP1_SYS_ID_WIDTH                                  32  /* DSP1_SYS_ID - [31:0] */

/*
 * R1157 (0x25E0004) - DSP1_SYS_INFO_VERSION
 */
#define CS47L63_DSP1_SYS_VERSION_MASK                      0xFFFFFFFF  /* DSP1_SYS_VERSION - [31:0] */
#define CS47L63_DSP1_SYS_VERSION_SHIFT                              0  /* DSP1_SYS_VERSION - [31:0] */
#define CS47L63_DSP1_SYS_VERSION_WIDTH                             32  /* DSP1_SYS_VERSION - [31:0] */

/*
 * R1158 (0x25E0008) - DSP1_SYS_INFO_CORE_ID
 */
#define CS47L63_DSP1_SYS_CORE_ID_MASK                      0xFFFFFFFF  /* DSP1_SYS_CORE_ID - [31:0] */
#define CS47L63_DSP1_SYS_CORE_ID_SHIFT                              0  /* DSP1_SYS_CORE_ID - [31:0] */
#define CS47L63_DSP1_SYS_CORE_ID_WIDTH                             32  /* DSP1_SYS_CORE_ID - [31:0] */

/*
 * R1159 (0x25E000C) - DSP1_SYS_INFO_AHB_ADDR
 */
#define CS47L63_DSP1_SYS_AHB_BASE_ADDR_MASK                0xFFFFFFFF  /* DSP1_SYS_AHB_BASE_ADDR - [31:0] */
#define CS47L63_DSP1_SYS_AHB_BASE_ADDR_SHIFT                        0  /* DSP1_SYS_AHB_BASE_ADDR - [31:0] */
#define CS47L63_DSP1_SYS_AHB_BASE_ADDR_WIDTH                       32  /* DSP1_SYS_AHB_BASE_ADDR - [31:0] */

/*
 * R1160 (0x25E0010) - DSP1_SYS_INFO_XM_SRAM_SIZE
 */
#define CS47L63_DSP1_SYS_XM_SRAM_SIZE_MASK                 0xFFFFFFFF  /* DSP1_SYS_XM_SRAM_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_XM_SRAM_SIZE_SHIFT                         0  /* DSP1_SYS_XM_SRAM_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_XM_SRAM_SIZE_WIDTH                        32  /* DSP1_SYS_XM_SRAM_SIZE - [31:0] */

/*
 * R1161 (0x25E0018) - DSP1_SYS_INFO_YM_SRAM_SIZE
 */
#define CS47L63_DSP1_SYS_YM_SRAM_SIZE_MASK                 0xFFFFFFFF  /* DSP1_SYS_YM_SRAM_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_YM_SRAM_SIZE_SHIFT                         0  /* DSP1_SYS_YM_SRAM_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_YM_SRAM_SIZE_WIDTH                        32  /* DSP1_SYS_YM_SRAM_SIZE - [31:0] */

/*
 * R1162 (0x25E0020) - DSP1_SYS_INFO_PM_SRAM_SIZE
 */
#define CS47L63_DSP1_SYS_PM_SRAM_SIZE_MASK                 0xFFFFFFFF  /* DSP1_SYS_PM_SRAM_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_PM_SRAM_SIZE_SHIFT                         0  /* DSP1_SYS_PM_SRAM_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_PM_SRAM_SIZE_WIDTH                        32  /* DSP1_SYS_PM_SRAM_SIZE - [31:0] */

/*
 * R1163 (0x25E0028) - DSP1_SYS_INFO_PM_BOOT_SIZE
 */
#define CS47L63_DSP1_SYS_PM_BOOT_SIZE_MASK                 0xFFFFFFFF  /* DSP1_SYS_PM_BOOT_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_PM_BOOT_SIZE_SHIFT                         0  /* DSP1_SYS_PM_BOOT_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_PM_BOOT_SIZE_WIDTH                        32  /* DSP1_SYS_PM_BOOT_SIZE - [31:0] */

/*
 * R1164 (0x25E002C) - DSP1_SYS_INFO_FEATURES
 */
#define CS47L63_DSP1_SYS_SELF_BOOT                         0x80000000  /* DSP1_SYS_SELF_BOOT */
#define CS47L63_DSP1_SYS_SELF_BOOT_MASK                    0x80000000  /* DSP1_SYS_SELF_BOOT */
#define CS47L63_DSP1_SYS_SELF_BOOT_SHIFT                           31  /* DSP1_SYS_SELF_BOOT */
#define CS47L63_DSP1_SYS_SELF_BOOT_WIDTH                            1  /* DSP1_SYS_SELF_BOOT */
#define CS47L63_DSP1_SYS_DB_RAND_EXISTS                    0x00002000  /* DSP1_SYS_DB_RAND_EXISTS */
#define CS47L63_DSP1_SYS_DB_RAND_EXISTS_MASK               0x00002000  /* DSP1_SYS_DB_RAND_EXISTS */
#define CS47L63_DSP1_SYS_DB_RAND_EXISTS_SHIFT                      13  /* DSP1_SYS_DB_RAND_EXISTS */
#define CS47L63_DSP1_SYS_DB_RAND_EXISTS_WIDTH                       1  /* DSP1_SYS_DB_RAND_EXISTS */
#define CS47L63_DSP1_SYS_LMS_EXISTS                        0x00001000  /* DSP1_SYS_LMS_EXISTS */
#define CS47L63_DSP1_SYS_LMS_EXISTS_MASK                   0x00001000  /* DSP1_SYS_LMS_EXISTS */
#define CS47L63_DSP1_SYS_LMS_EXISTS_SHIFT                          12  /* DSP1_SYS_LMS_EXISTS */
#define CS47L63_DSP1_SYS_LMS_EXISTS_WIDTH                           1  /* DSP1_SYS_LMS_EXISTS */
#define CS47L63_DSP1_SYS_FIR_EXISTS                        0x00000800  /* DSP1_SYS_FIR_EXISTS */
#define CS47L63_DSP1_SYS_FIR_EXISTS_MASK                   0x00000800  /* DSP1_SYS_FIR_EXISTS */
#define CS47L63_DSP1_SYS_FIR_EXISTS_SHIFT                          11  /* DSP1_SYS_FIR_EXISTS */
#define CS47L63_DSP1_SYS_FIR_EXISTS_WIDTH                           1  /* DSP1_SYS_FIR_EXISTS */
#define CS47L63_DSP1_SYS_FFT_EXISTS                        0x00000400  /* DSP1_SYS_FFT_EXISTS */
#define CS47L63_DSP1_SYS_FFT_EXISTS_MASK                   0x00000400  /* DSP1_SYS_FFT_EXISTS */
#define CS47L63_DSP1_SYS_FFT_EXISTS_SHIFT                          10  /* DSP1_SYS_FFT_EXISTS */
#define CS47L63_DSP1_SYS_FFT_EXISTS_WIDTH                           1  /* DSP1_SYS_FFT_EXISTS */
#define CS47L63_DSP1_SYS_MIPS_EXISTS                       0x00000200  /* DSP1_SYS_MIPS_EXISTS */
#define CS47L63_DSP1_SYS_MIPS_EXISTS_MASK                  0x00000200  /* DSP1_SYS_MIPS_EXISTS */
#define CS47L63_DSP1_SYS_MIPS_EXISTS_SHIFT                          9  /* DSP1_SYS_MIPS_EXISTS */
#define CS47L63_DSP1_SYS_MIPS_EXISTS_WIDTH                          1  /* DSP1_SYS_MIPS_EXISTS */
#define CS47L63_DSP1_SYS_TRB_EXISTS                        0x00000100  /* DSP1_SYS_TRB_EXISTS */
#define CS47L63_DSP1_SYS_TRB_EXISTS_MASK                   0x00000100  /* DSP1_SYS_TRB_EXISTS */
#define CS47L63_DSP1_SYS_TRB_EXISTS_SHIFT                           8  /* DSP1_SYS_TRB_EXISTS */
#define CS47L63_DSP1_SYS_TRB_EXISTS_WIDTH                           1  /* DSP1_SYS_TRB_EXISTS */
#define CS47L63_DSP1_SYS_WDT_EXISTS                        0x00000080  /* DSP1_SYS_WDT_EXISTS */
#define CS47L63_DSP1_SYS_WDT_EXISTS_MASK                   0x00000080  /* DSP1_SYS_WDT_EXISTS */
#define CS47L63_DSP1_SYS_WDT_EXISTS_SHIFT                           7  /* DSP1_SYS_WDT_EXISTS */
#define CS47L63_DSP1_SYS_WDT_EXISTS_WIDTH                           1  /* DSP1_SYS_WDT_EXISTS */
#define CS47L63_DSP1_SYS_STREAM_ARB_EXISTS                 0x00000020  /* DSP1_SYS_STREAM_ARB_EXISTS */
#define CS47L63_DSP1_SYS_STREAM_ARB_EXISTS_MASK            0x00000020  /* DSP1_SYS_STREAM_ARB_EXISTS */
#define CS47L63_DSP1_SYS_STREAM_ARB_EXISTS_SHIFT                    5  /* DSP1_SYS_STREAM_ARB_EXISTS */
#define CS47L63_DSP1_SYS_STREAM_ARB_EXISTS_WIDTH                    1  /* DSP1_SYS_STREAM_ARB_EXISTS */
#define CS47L63_DSP1_SYS_AHBM_EXISTS                       0x00000010  /* DSP1_SYS_AHBM_EXISTS */
#define CS47L63_DSP1_SYS_AHBM_EXISTS_MASK                  0x00000010  /* DSP1_SYS_AHBM_EXISTS */
#define CS47L63_DSP1_SYS_AHBM_EXISTS_SHIFT                          4  /* DSP1_SYS_AHBM_EXISTS */
#define CS47L63_DSP1_SYS_AHBM_EXISTS_WIDTH                          1  /* DSP1_SYS_AHBM_EXISTS */
#define CS47L63_DSP1_SYS_MPU_EXISTS                        0x00000008  /* DSP1_SYS_MPU_EXISTS */
#define CS47L63_DSP1_SYS_MPU_EXISTS_MASK                   0x00000008  /* DSP1_SYS_MPU_EXISTS */
#define CS47L63_DSP1_SYS_MPU_EXISTS_SHIFT                           3  /* DSP1_SYS_MPU_EXISTS */
#define CS47L63_DSP1_SYS_MPU_EXISTS_WIDTH                           1  /* DSP1_SYS_MPU_EXISTS */

/*
 * R1165 (0x25E0030) - DSP1_SYS_INFO_FIR_FILTERS
 */
#define CS47L63_DSP1_SYS_NUM_FIR_FILTERS_MASK              0x0000003F  /* DSP1_SYS_NUM_FIR_FILTERS - [5:0] */
#define CS47L63_DSP1_SYS_NUM_FIR_FILTERS_SHIFT                      0  /* DSP1_SYS_NUM_FIR_FILTERS - [5:0] */
#define CS47L63_DSP1_SYS_NUM_FIR_FILTERS_WIDTH                      6  /* DSP1_SYS_NUM_FIR_FILTERS - [5:0] */

/*
 * R1166 (0x25E0034) - DSP1_SYS_INFO_LMS_FILTERS
 */
#define CS47L63_DSP1_SYS_NUM_LMS_FILTERS_MASK              0x0000003F  /* DSP1_SYS_NUM_LMS_FILTERS - [5:0] */
#define CS47L63_DSP1_SYS_NUM_LMS_FILTERS_SHIFT                      0  /* DSP1_SYS_NUM_LMS_FILTERS - [5:0] */
#define CS47L63_DSP1_SYS_NUM_LMS_FILTERS_WIDTH                      6  /* DSP1_SYS_NUM_LMS_FILTERS - [5:0] */

/*
 * R1167 (0x25E0038) - DSP1_SYS_INFO_XM_BANK_SIZE
 */
#define CS47L63_DSP1_SYS_XM_BANK_SIZE_MASK                 0xFFFFFFFF  /* DSP1_SYS_XM_BANK_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_XM_BANK_SIZE_SHIFT                         0  /* DSP1_SYS_XM_BANK_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_XM_BANK_SIZE_WIDTH                        32  /* DSP1_SYS_XM_BANK_SIZE - [31:0] */

/*
 * R1168 (0x25E003C) - DSP1_SYS_INFO_YM_BANK_SIZE
 */
#define CS47L63_DSP1_SYS_YM_BANK_SIZE_MASK                 0xFFFFFFFF  /* DSP1_SYS_YM_BANK_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_YM_BANK_SIZE_SHIFT                         0  /* DSP1_SYS_YM_BANK_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_YM_BANK_SIZE_WIDTH                        32  /* DSP1_SYS_YM_BANK_SIZE - [31:0] */

/*
 * R1169 (0x25E0040) - DSP1_SYS_INFO_PM_BANK_SIZE
 */
#define CS47L63_DSP1_SYS_PM_BANK_SIZE_MASK                 0xFFFFFFFF  /* DSP1_SYS_PM_BANK_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_PM_BANK_SIZE_SHIFT                         0  /* DSP1_SYS_PM_BANK_SIZE - [31:0] */
#define CS47L63_DSP1_SYS_PM_BANK_SIZE_WIDTH                        32  /* DSP1_SYS_PM_BANK_SIZE - [31:0] */

/*
 * R1170 (0x25E2000) - DSP1_AHBM_WINDOW0_CONTROL_0
 */
#define CS47L63_DSP1_AHBM_WIN0_ADDR_MASK                   0xFFFFFFFF  /* DSP1_AHBM_WIN0_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN0_ADDR_SHIFT                           0  /* DSP1_AHBM_WIN0_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN0_ADDR_WIDTH                          32  /* DSP1_AHBM_WIN0_ADDR - [31:0] */

/*
 * R1171 (0x25E2004) - DSP1_AHBM_WINDOW0_CONTROL_1
 */
#define CS47L63_DSP1_AHBM_WIN0_SIZE                        0xFFFF0000  /* DSP1_AHBM_WIN0_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN0_SIZE_MASK                   0xFFFF0000  /* DSP1_AHBM_WIN0_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN0_SIZE_SHIFT                          16  /* DSP1_AHBM_WIN0_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN0_SIZE_WIDTH                          16  /* DSP1_AHBM_WIN0_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN0_MODE                        0x00000080  /* DSP1_AHBM_WIN0_MODE */
#define CS47L63_DSP1_AHBM_WIN0_MODE_MASK                   0x00000080  /* DSP1_AHBM_WIN0_MODE */
#define CS47L63_DSP1_AHBM_WIN0_MODE_SHIFT                           7  /* DSP1_AHBM_WIN0_MODE */
#define CS47L63_DSP1_AHBM_WIN0_MODE_WIDTH                           1  /* DSP1_AHBM_WIN0_MODE */

/*
 * R1172 (0x25E2008) - DSP1_AHBM_WINDOW1_CONTROL_0
 */
#define CS47L63_DSP1_AHBM_WIN1_ADDR_MASK                   0xFFFFFFFF  /* DSP1_AHBM_WIN1_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN1_ADDR_SHIFT                           0  /* DSP1_AHBM_WIN1_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN1_ADDR_WIDTH                          32  /* DSP1_AHBM_WIN1_ADDR - [31:0] */

/*
 * R1173 (0x25E200C) - DSP1_AHBM_WINDOW1_CONTROL_1
 */
#define CS47L63_DSP1_AHBM_WIN1_SIZE                        0xFFFF0000  /* DSP1_AHBM_WIN1_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN1_SIZE_MASK                   0xFFFF0000  /* DSP1_AHBM_WIN1_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN1_SIZE_SHIFT                          16  /* DSP1_AHBM_WIN1_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN1_SIZE_WIDTH                          16  /* DSP1_AHBM_WIN1_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN1_MODE                        0x00000080  /* DSP1_AHBM_WIN1_MODE */
#define CS47L63_DSP1_AHBM_WIN1_MODE_MASK                   0x00000080  /* DSP1_AHBM_WIN1_MODE */
#define CS47L63_DSP1_AHBM_WIN1_MODE_SHIFT                           7  /* DSP1_AHBM_WIN1_MODE */
#define CS47L63_DSP1_AHBM_WIN1_MODE_WIDTH                           1  /* DSP1_AHBM_WIN1_MODE */

/*
 * R1174 (0x25E2010) - DSP1_AHBM_WINDOW2_CONTROL_0
 */
#define CS47L63_DSP1_AHBM_WIN2_ADDR_MASK                   0xFFFFFFFF  /* DSP1_AHBM_WIN2_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN2_ADDR_SHIFT                           0  /* DSP1_AHBM_WIN2_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN2_ADDR_WIDTH                          32  /* DSP1_AHBM_WIN2_ADDR - [31:0] */

/*
 * R1175 (0x25E2014) - DSP1_AHBM_WINDOW2_CONTROL_1
 */
#define CS47L63_DSP1_AHBM_WIN2_SIZE                        0xFFFF0000  /* DSP1_AHBM_WIN2_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN2_SIZE_MASK                   0xFFFF0000  /* DSP1_AHBM_WIN2_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN2_SIZE_SHIFT                          16  /* DSP1_AHBM_WIN2_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN2_SIZE_WIDTH                          16  /* DSP1_AHBM_WIN2_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN2_MODE                        0x00000080  /* DSP1_AHBM_WIN2_MODE */
#define CS47L63_DSP1_AHBM_WIN2_MODE_MASK                   0x00000080  /* DSP1_AHBM_WIN2_MODE */
#define CS47L63_DSP1_AHBM_WIN2_MODE_SHIFT                           7  /* DSP1_AHBM_WIN2_MODE */
#define CS47L63_DSP1_AHBM_WIN2_MODE_WIDTH                           1  /* DSP1_AHBM_WIN2_MODE */

/*
 * R1176 (0x25E2018) - DSP1_AHBM_WINDOW3_CONTROL_0
 */
#define CS47L63_DSP1_AHBM_WIN3_ADDR_MASK                   0xFFFFFFFF  /* DSP1_AHBM_WIN3_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN3_ADDR_SHIFT                           0  /* DSP1_AHBM_WIN3_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN3_ADDR_WIDTH                          32  /* DSP1_AHBM_WIN3_ADDR - [31:0] */

/*
 * R1177 (0x25E201C) - DSP1_AHBM_WINDOW3_CONTROL_1
 */
#define CS47L63_DSP1_AHBM_WIN3_SIZE                        0xFFFF0000  /* DSP1_AHBM_WIN3_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN3_SIZE_MASK                   0xFFFF0000  /* DSP1_AHBM_WIN3_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN3_SIZE_SHIFT                          16  /* DSP1_AHBM_WIN3_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN3_SIZE_WIDTH                          16  /* DSP1_AHBM_WIN3_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN3_MODE                        0x00000080  /* DSP1_AHBM_WIN3_MODE */
#define CS47L63_DSP1_AHBM_WIN3_MODE_MASK                   0x00000080  /* DSP1_AHBM_WIN3_MODE */
#define CS47L63_DSP1_AHBM_WIN3_MODE_SHIFT                           7  /* DSP1_AHBM_WIN3_MODE */
#define CS47L63_DSP1_AHBM_WIN3_MODE_WIDTH                           1  /* DSP1_AHBM_WIN3_MODE */

/*
 * R1178 (0x25E2020) - DSP1_AHBM_WINDOW4_CONTROL_0
 */
#define CS47L63_DSP1_AHBM_WIN4_ADDR_MASK                   0xFFFFFFFF  /* DSP1_AHBM_WIN4_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN4_ADDR_SHIFT                           0  /* DSP1_AHBM_WIN4_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN4_ADDR_WIDTH                          32  /* DSP1_AHBM_WIN4_ADDR - [31:0] */

/*
 * R1179 (0x25E2024) - DSP1_AHBM_WINDOW4_CONTROL_1
 */
#define CS47L63_DSP1_AHBM_WIN4_SIZE                        0xFFFF0000  /* DSP1_AHBM_WIN4_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN4_SIZE_MASK                   0xFFFF0000  /* DSP1_AHBM_WIN4_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN4_SIZE_SHIFT                          16  /* DSP1_AHBM_WIN4_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN4_SIZE_WIDTH                          16  /* DSP1_AHBM_WIN4_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN4_MODE                        0x00000080  /* DSP1_AHBM_WIN4_MODE */
#define CS47L63_DSP1_AHBM_WIN4_MODE_MASK                   0x00000080  /* DSP1_AHBM_WIN4_MODE */
#define CS47L63_DSP1_AHBM_WIN4_MODE_SHIFT                           7  /* DSP1_AHBM_WIN4_MODE */
#define CS47L63_DSP1_AHBM_WIN4_MODE_WIDTH                           1  /* DSP1_AHBM_WIN4_MODE */

/*
 * R1180 (0x25E2028) - DSP1_AHBM_WINDOW5_CONTROL_0
 */
#define CS47L63_DSP1_AHBM_WIN5_ADDR_MASK                   0xFFFFFFFF  /* DSP1_AHBM_WIN5_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN5_ADDR_SHIFT                           0  /* DSP1_AHBM_WIN5_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN5_ADDR_WIDTH                          32  /* DSP1_AHBM_WIN5_ADDR - [31:0] */

/*
 * R1181 (0x25E202C) - DSP1_AHBM_WINDOW5_CONTROL_1
 */
#define CS47L63_DSP1_AHBM_WIN5_SIZE                        0xFFFF0000  /* DSP1_AHBM_WIN5_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN5_SIZE_MASK                   0xFFFF0000  /* DSP1_AHBM_WIN5_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN5_SIZE_SHIFT                          16  /* DSP1_AHBM_WIN5_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN5_SIZE_WIDTH                          16  /* DSP1_AHBM_WIN5_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN5_MODE                        0x00000080  /* DSP1_AHBM_WIN5_MODE */
#define CS47L63_DSP1_AHBM_WIN5_MODE_MASK                   0x00000080  /* DSP1_AHBM_WIN5_MODE */
#define CS47L63_DSP1_AHBM_WIN5_MODE_SHIFT                           7  /* DSP1_AHBM_WIN5_MODE */
#define CS47L63_DSP1_AHBM_WIN5_MODE_WIDTH                           1  /* DSP1_AHBM_WIN5_MODE */

/*
 * R1182 (0x25E2030) - DSP1_AHBM_WINDOW6_CONTROL_0
 */
#define CS47L63_DSP1_AHBM_WIN6_ADDR_MASK                   0xFFFFFFFF  /* DSP1_AHBM_WIN6_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN6_ADDR_SHIFT                           0  /* DSP1_AHBM_WIN6_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN6_ADDR_WIDTH                          32  /* DSP1_AHBM_WIN6_ADDR - [31:0] */

/*
 * R1183 (0x25E2034) - DSP1_AHBM_WINDOW6_CONTROL_1
 */
#define CS47L63_DSP1_AHBM_WIN6_SIZE                        0xFFFF0000  /* DSP1_AHBM_WIN6_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN6_SIZE_MASK                   0xFFFF0000  /* DSP1_AHBM_WIN6_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN6_SIZE_SHIFT                          16  /* DSP1_AHBM_WIN6_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN6_SIZE_WIDTH                          16  /* DSP1_AHBM_WIN6_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN6_MODE                        0x00000080  /* DSP1_AHBM_WIN6_MODE */
#define CS47L63_DSP1_AHBM_WIN6_MODE_MASK                   0x00000080  /* DSP1_AHBM_WIN6_MODE */
#define CS47L63_DSP1_AHBM_WIN6_MODE_SHIFT                           7  /* DSP1_AHBM_WIN6_MODE */
#define CS47L63_DSP1_AHBM_WIN6_MODE_WIDTH                           1  /* DSP1_AHBM_WIN6_MODE */

/*
 * R1184 (0x25E2038) - DSP1_AHBM_WINDOW7_CONTROL_0
 */
#define CS47L63_DSP1_AHBM_WIN7_ADDR_MASK                   0xFFFFFFFF  /* DSP1_AHBM_WIN7_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN7_ADDR_SHIFT                           0  /* DSP1_AHBM_WIN7_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_WIN7_ADDR_WIDTH                          32  /* DSP1_AHBM_WIN7_ADDR - [31:0] */

/*
 * R1185 (0x25E203C) - DSP1_AHBM_WINDOW7_CONTROL_1
 */
#define CS47L63_DSP1_AHBM_WIN7_SIZE                        0xFFFF0000  /* DSP1_AHBM_WIN7_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN7_SIZE_MASK                   0xFFFF0000  /* DSP1_AHBM_WIN7_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN7_SIZE_SHIFT                          16  /* DSP1_AHBM_WIN7_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN7_SIZE_WIDTH                          16  /* DSP1_AHBM_WIN7_SIZE - [31:16] */
#define CS47L63_DSP1_AHBM_WIN7_MODE                        0x00000080  /* DSP1_AHBM_WIN7_MODE */
#define CS47L63_DSP1_AHBM_WIN7_MODE_MASK                   0x00000080  /* DSP1_AHBM_WIN7_MODE */
#define CS47L63_DSP1_AHBM_WIN7_MODE_SHIFT                           7  /* DSP1_AHBM_WIN7_MODE */
#define CS47L63_DSP1_AHBM_WIN7_MODE_WIDTH                           1  /* DSP1_AHBM_WIN7_MODE */

/*
 * R1186 (0x25E2040) - DSP1_AHBM_WINDOW_DEBUG_0
 */
#define CS47L63_DSP1_AHBM_SYS_ERR_ADDR_MASK                0xFFFFFFFF  /* DSP1_AHBM_SYS_ERR_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_SYS_ERR_ADDR_SHIFT                        0  /* DSP1_AHBM_SYS_ERR_ADDR - [31:0] */
#define CS47L63_DSP1_AHBM_SYS_ERR_ADDR_WIDTH                       32  /* DSP1_AHBM_SYS_ERR_ADDR - [31:0] */

/*
 * R1187 (0x25E2044) - DSP1_AHBM_WINDOW_DEBUG_1
 */
#define CS47L63_DSP1_AHBM_CORE_ERR_ADDR                    0x0FFFFF00  /* DSP1_AHBM_CORE_ERR_ADDR - [27:8] */
#define CS47L63_DSP1_AHBM_CORE_ERR_ADDR_MASK               0x0FFFFF00  /* DSP1_AHBM_CORE_ERR_ADDR - [27:8] */
#define CS47L63_DSP1_AHBM_CORE_ERR_ADDR_SHIFT                       8  /* DSP1_AHBM_CORE_ERR_ADDR - [27:8] */
#define CS47L63_DSP1_AHBM_CORE_ERR_ADDR_WIDTH                      20  /* DSP1_AHBM_CORE_ERR_ADDR - [27:8] */
#define CS47L63_DSP1_AHBM_ADDR_ERR                         0x00000080  /* DSP1_AHBM_ADDR_ERR */
#define CS47L63_DSP1_AHBM_ADDR_ERR_MASK                    0x00000080  /* DSP1_AHBM_ADDR_ERR */
#define CS47L63_DSP1_AHBM_ADDR_ERR_SHIFT                            7  /* DSP1_AHBM_ADDR_ERR */
#define CS47L63_DSP1_AHBM_ADDR_ERR_WIDTH                            1  /* DSP1_AHBM_ADDR_ERR */
#define CS47L63_DSP1_AHBM_LOCKED_ERR                       0x00000040  /* DSP1_AHBM_LOCKED_ERR */
#define CS47L63_DSP1_AHBM_LOCKED_ERR_MASK                  0x00000040  /* DSP1_AHBM_LOCKED_ERR */
#define CS47L63_DSP1_AHBM_LOCKED_ERR_SHIFT                          6  /* DSP1_AHBM_LOCKED_ERR */
#define CS47L63_DSP1_AHBM_LOCKED_ERR_WIDTH                          1  /* DSP1_AHBM_LOCKED_ERR */
#define CS47L63_DSP1_AHBM_SIZE_ERR                         0x00000020  /* DSP1_AHBM_SIZE_ERR */
#define CS47L63_DSP1_AHBM_SIZE_ERR_MASK                    0x00000020  /* DSP1_AHBM_SIZE_ERR */
#define CS47L63_DSP1_AHBM_SIZE_ERR_SHIFT                            5  /* DSP1_AHBM_SIZE_ERR */
#define CS47L63_DSP1_AHBM_SIZE_ERR_WIDTH                            1  /* DSP1_AHBM_SIZE_ERR */
#define CS47L63_DSP1_AHBM_MODE_ERR                         0x00000010  /* DSP1_AHBM_MODE_ERR */
#define CS47L63_DSP1_AHBM_MODE_ERR_MASK                    0x00000010  /* DSP1_AHBM_MODE_ERR */
#define CS47L63_DSP1_AHBM_MODE_ERR_SHIFT                            4  /* DSP1_AHBM_MODE_ERR */
#define CS47L63_DSP1_AHBM_MODE_ERR_WIDTH                            1  /* DSP1_AHBM_MODE_ERR */
#define CS47L63_DSP1_AHBM_AHB_BUSY                         0x00000002  /* DSP1_AHBM_AHB_BUSY */
#define CS47L63_DSP1_AHBM_AHB_BUSY_MASK                    0x00000002  /* DSP1_AHBM_AHB_BUSY */
#define CS47L63_DSP1_AHBM_AHB_BUSY_SHIFT                            1  /* DSP1_AHBM_AHB_BUSY */
#define CS47L63_DSP1_AHBM_AHB_BUSY_WIDTH                            1  /* DSP1_AHBM_AHB_BUSY */
#define CS47L63_DSP1_AHBM_AHB_ERR                          0x00000001  /* DSP1_AHBM_AHB_ERR */
#define CS47L63_DSP1_AHBM_AHB_ERR_MASK                     0x00000001  /* DSP1_AHBM_AHB_ERR */
#define CS47L63_DSP1_AHBM_AHB_ERR_SHIFT                             0  /* DSP1_AHBM_AHB_ERR */
#define CS47L63_DSP1_AHBM_AHB_ERR_WIDTH                             1  /* DSP1_AHBM_AHB_ERR */

/*
 * R1240 (0x2800000) - DSP1_XMEM_UNPACKED24_0
 */
#define CS47L63_DSP1_XM_UP24_START_MASK                    0x00FFFFFF  /* DSP1_XM_UP24_START - [23:0] */
#define CS47L63_DSP1_XM_UP24_START_SHIFT                            0  /* DSP1_XM_UP24_START - [23:0] */
#define CS47L63_DSP1_XM_UP24_START_WIDTH                           24  /* DSP1_XM_UP24_START - [23:0] */

/*
 * R1241 (0x2800004) - DSP1_XMEM_UNPACKED24_1
 */
#define CS47L63_DSP1_XM_UP24_0_47_24_MASK                  0x00FFFFFF  /* DSP1_XM_UP24_0_47_24 - [23:0] */
#define CS47L63_DSP1_XM_UP24_0_47_24_SHIFT                          0  /* DSP1_XM_UP24_0_47_24 - [23:0] */
#define CS47L63_DSP1_XM_UP24_0_47_24_WIDTH                         24  /* DSP1_XM_UP24_0_47_24 - [23:0] */

/*
 * R1242 (0x2800008) - DSP1_XMEM_UNPACKED24_2
 */
#define CS47L63_DSP1_XM_UP24_1_MASK                        0x00FFFFFF  /* DSP1_XM_UP24_1 - [23:0] */
#define CS47L63_DSP1_XM_UP24_1_SHIFT                                0  /* DSP1_XM_UP24_1 - [23:0] */
#define CS47L63_DSP1_XM_UP24_1_WIDTH                               24  /* DSP1_XM_UP24_1 - [23:0] */

/*
 * R1243 (0x280000C) - DSP1_XMEM_UNPACKED24_3
 */
#define CS47L63_DSP1_XM_UP24_1_47_24_MASK                  0x00FFFFFF  /* DSP1_XM_UP24_1_47_24 - [23:0] */
#define CS47L63_DSP1_XM_UP24_1_47_24_SHIFT                          0  /* DSP1_XM_UP24_1_47_24 - [23:0] */
#define CS47L63_DSP1_XM_UP24_1_47_24_WIDTH                         24  /* DSP1_XM_UP24_1_47_24 - [23:0] */

/*
 * R1244 (0x2857FE8) - DSP1_XMEM_UNPACKED24_90106
 */
#define CS47L63_DSP1_XM_UP24_45053_MASK                    0x00FFFFFF  /* DSP1_XM_UP24_45053 - [23:0] */
#define CS47L63_DSP1_XM_UP24_45053_SHIFT                            0  /* DSP1_XM_UP24_45053 - [23:0] */
#define CS47L63_DSP1_XM_UP24_45053_WIDTH                           24  /* DSP1_XM_UP24_45053 - [23:0] */

/*
 * R1245 (0x2857FEC) - DSP1_XMEM_UNPACKED24_90107
 */
#define CS47L63_DSP1_XM_UP24_45053_47_24_MASK              0x00FFFFFF  /* DSP1_XM_UP24_45053_47_24 - [23:0] */
#define CS47L63_DSP1_XM_UP24_45053_47_24_SHIFT                      0  /* DSP1_XM_UP24_45053_47_24 - [23:0] */
#define CS47L63_DSP1_XM_UP24_45053_47_24_WIDTH                     24  /* DSP1_XM_UP24_45053_47_24 - [23:0] */

/*
 * R1246 (0x2857FF0) - DSP1_XMEM_UNPACKED24_90108
 */
#define CS47L63_DSP1_XM_UP24_45054_MASK                    0x00FFFFFF  /* DSP1_XM_UP24_45054 - [23:0] */
#define CS47L63_DSP1_XM_UP24_45054_SHIFT                            0  /* DSP1_XM_UP24_45054 - [23:0] */
#define CS47L63_DSP1_XM_UP24_45054_WIDTH                           24  /* DSP1_XM_UP24_45054 - [23:0] */

/*
 * R1247 (0x2857FF4) - DSP1_XMEM_UNPACKED24_90109
 */
#define CS47L63_DSP1_XM_UP24_END_MASK                      0x00FFFFFF  /* DSP1_XM_UP24_END - [23:0] */
#define CS47L63_DSP1_XM_UP24_END_SHIFT                              0  /* DSP1_XM_UP24_END - [23:0] */
#define CS47L63_DSP1_XM_UP24_END_WIDTH                             24  /* DSP1_XM_UP24_END - [23:0] */

/*
 * R1248 (0x2B80000) - DSP1_CLOCK_FREQ
 */
#define CS47L63_DSP1_CLK_FREQ_SEL_MASK                     0x0000FFFF  /* DSP1_CLK_FREQ_SEL - [15:0] */
#define CS47L63_DSP1_CLK_FREQ_SEL_SHIFT                             0  /* DSP1_CLK_FREQ_SEL - [15:0] */
#define CS47L63_DSP1_CLK_FREQ_SEL_WIDTH                            16  /* DSP1_CLK_FREQ_SEL - [15:0] */

/*
 * R1249 (0x2B80008) - DSP1_CLOCK_STATUS
 */
#define CS47L63_DSP1_CLK_FREQ_STS_MASK                     0x0000FFFF  /* DSP1_CLK_FREQ_STS - [15:0] */
#define CS47L63_DSP1_CLK_FREQ_STS_SHIFT                             0  /* DSP1_CLK_FREQ_STS - [15:0] */
#define CS47L63_DSP1_CLK_FREQ_STS_WIDTH                            16  /* DSP1_CLK_FREQ_STS - [15:0] */

/*
 * R1250 (0x2B80010) - DSP1_CORE_SOFT_RESET
 */
#define CS47L63_DSP1_CORE_SOFT_RESET_MASK                  0x00000001  /* DSP1_CORE_SOFT_RESET */
#define CS47L63_DSP1_CORE_SOFT_RESET_SHIFT                          0  /* DSP1_CORE_SOFT_RESET */
#define CS47L63_DSP1_CORE_SOFT_RESET_WIDTH                          1  /* DSP1_CORE_SOFT_RESET */

/*
 * R1251 (0x2B80040) - DSP1_DEBUG
 */
#define CS47L63_DSP1_DEBUG_SEL_MASK                        0x00000001  /* DSP1_DEBUG_SEL */
#define CS47L63_DSP1_DEBUG_SEL_SHIFT                                0  /* DSP1_DEBUG_SEL */
#define CS47L63_DSP1_DEBUG_SEL_WIDTH                                1  /* DSP1_DEBUG_SEL */

/*
 * R1252 (0x2B80048) - DSP1_TIMER_CONTROL
 */
#define CS47L63_DSP1_TIMER_SRC_MASK                        0x00000007  /* DSP1_TIMER_SRC - [2:0] */
#define CS47L63_DSP1_TIMER_SRC_SHIFT                                0  /* DSP1_TIMER_SRC - [2:0] */
#define CS47L63_DSP1_TIMER_SRC_WIDTH                                3  /* DSP1_TIMER_SRC - [2:0] */

/*
 * R1253 (0x2B80050) - DSP1_STREAM_ARB_CONTROL
 */
#define CS47L63_DSP1_STREAM_ARB_RESYNC_MASK                0x00000001  /* DSP1_STREAM_ARB_RESYNC */
#define CS47L63_DSP1_STREAM_ARB_RESYNC_SHIFT                        0  /* DSP1_STREAM_ARB_RESYNC */
#define CS47L63_DSP1_STREAM_ARB_RESYNC_WIDTH                        1  /* DSP1_STREAM_ARB_RESYNC */

/*
 * R1254 (0x2B80080) - DSP1_SAMPLE_RATE_RX1
 */
#define CS47L63_DSP1_RX1_RATE_MASK                         0x0000001F  /* DSP1_RX1_RATE - [4:0] */
#define CS47L63_DSP1_RX1_RATE_SHIFT                                 0  /* DSP1_RX1_RATE - [4:0] */
#define CS47L63_DSP1_RX1_RATE_WIDTH                                 5  /* DSP1_RX1_RATE - [4:0] */

/*
 * R1255 (0x2B80088) - DSP1_SAMPLE_RATE_RX2
 */
#define CS47L63_DSP1_RX2_RATE_MASK                         0x0000001F  /* DSP1_RX2_RATE - [4:0] */
#define CS47L63_DSP1_RX2_RATE_SHIFT                                 0  /* DSP1_RX2_RATE - [4:0] */
#define CS47L63_DSP1_RX2_RATE_WIDTH                                 5  /* DSP1_RX2_RATE - [4:0] */

/*
 * R1256 (0x2B80090) - DSP1_SAMPLE_RATE_RX3
 */
#define CS47L63_DSP1_RX3_RATE_MASK                         0x0000001F  /* DSP1_RX3_RATE - [4:0] */
#define CS47L63_DSP1_RX3_RATE_SHIFT                                 0  /* DSP1_RX3_RATE - [4:0] */
#define CS47L63_DSP1_RX3_RATE_WIDTH                                 5  /* DSP1_RX3_RATE - [4:0] */

/*
 * R1257 (0x2B80098) - DSP1_SAMPLE_RATE_RX4
 */
#define CS47L63_DSP1_RX4_RATE_MASK                         0x0000001F  /* DSP1_RX4_RATE - [4:0] */
#define CS47L63_DSP1_RX4_RATE_SHIFT                                 0  /* DSP1_RX4_RATE - [4:0] */
#define CS47L63_DSP1_RX4_RATE_WIDTH                                 5  /* DSP1_RX4_RATE - [4:0] */

/*
 * R1258 (0x2B800A0) - DSP1_SAMPLE_RATE_RX5
 */
#define CS47L63_DSP1_RX5_RATE_MASK                         0x0000001F  /* DSP1_RX5_RATE - [4:0] */
#define CS47L63_DSP1_RX5_RATE_SHIFT                                 0  /* DSP1_RX5_RATE - [4:0] */
#define CS47L63_DSP1_RX5_RATE_WIDTH                                 5  /* DSP1_RX5_RATE - [4:0] */

/*
 * R1259 (0x2B800A8) - DSP1_SAMPLE_RATE_RX6
 */
#define CS47L63_DSP1_RX6_RATE_MASK                         0x0000001F  /* DSP1_RX6_RATE - [4:0] */
#define CS47L63_DSP1_RX6_RATE_SHIFT                                 0  /* DSP1_RX6_RATE - [4:0] */
#define CS47L63_DSP1_RX6_RATE_WIDTH                                 5  /* DSP1_RX6_RATE - [4:0] */

/*
 * R1260 (0x2B800B0) - DSP1_SAMPLE_RATE_RX7
 */
#define CS47L63_DSP1_RX7_RATE_MASK                         0x0000001F  /* DSP1_RX7_RATE - [4:0] */
#define CS47L63_DSP1_RX7_RATE_SHIFT                                 0  /* DSP1_RX7_RATE - [4:0] */
#define CS47L63_DSP1_RX7_RATE_WIDTH                                 5  /* DSP1_RX7_RATE - [4:0] */

/*
 * R1261 (0x2B800B8) - DSP1_SAMPLE_RATE_RX8
 */
#define CS47L63_DSP1_RX8_RATE_MASK                         0x0000001F  /* DSP1_RX8_RATE - [4:0] */
#define CS47L63_DSP1_RX8_RATE_SHIFT                                 0  /* DSP1_RX8_RATE - [4:0] */
#define CS47L63_DSP1_RX8_RATE_WIDTH                                 5  /* DSP1_RX8_RATE - [4:0] */

/*
 * R1262 (0x2B80280) - DSP1_SAMPLE_RATE_TX1
 */
#define CS47L63_DSP1_TX1_RATE_MASK                         0x0000001F  /* DSP1_TX1_RATE - [4:0] */
#define CS47L63_DSP1_TX1_RATE_SHIFT                                 0  /* DSP1_TX1_RATE - [4:0] */
#define CS47L63_DSP1_TX1_RATE_WIDTH                                 5  /* DSP1_TX1_RATE - [4:0] */

/*
 * R1263 (0x2B80288) - DSP1_SAMPLE_RATE_TX2
 */
#define CS47L63_DSP1_TX2_RATE_MASK                         0x0000001F  /* DSP1_TX2_RATE - [4:0] */
#define CS47L63_DSP1_TX2_RATE_SHIFT                                 0  /* DSP1_TX2_RATE - [4:0] */
#define CS47L63_DSP1_TX2_RATE_WIDTH                                 5  /* DSP1_TX2_RATE - [4:0] */

/*
 * R1264 (0x2B80290) - DSP1_SAMPLE_RATE_TX3
 */
#define CS47L63_DSP1_TX3_RATE_MASK                         0x0000001F  /* DSP1_TX3_RATE - [4:0] */
#define CS47L63_DSP1_TX3_RATE_SHIFT                                 0  /* DSP1_TX3_RATE - [4:0] */
#define CS47L63_DSP1_TX3_RATE_WIDTH                                 5  /* DSP1_TX3_RATE - [4:0] */

/*
 * R1265 (0x2B80298) - DSP1_SAMPLE_RATE_TX4
 */
#define CS47L63_DSP1_TX4_RATE_MASK                         0x0000001F  /* DSP1_TX4_RATE - [4:0] */
#define CS47L63_DSP1_TX4_RATE_SHIFT                                 0  /* DSP1_TX4_RATE - [4:0] */
#define CS47L63_DSP1_TX4_RATE_WIDTH                                 5  /* DSP1_TX4_RATE - [4:0] */

/*
 * R1266 (0x2B802A0) - DSP1_SAMPLE_RATE_TX5
 */
#define CS47L63_DSP1_TX5_RATE_MASK                         0x0000001F  /* DSP1_TX5_RATE - [4:0] */
#define CS47L63_DSP1_TX5_RATE_SHIFT                                 0  /* DSP1_TX5_RATE - [4:0] */
#define CS47L63_DSP1_TX5_RATE_WIDTH                                 5  /* DSP1_TX5_RATE - [4:0] */

/*
 * R1267 (0x2B802A8) - DSP1_SAMPLE_RATE_TX6
 */
#define CS47L63_DSP1_TX6_RATE_MASK                         0x0000001F  /* DSP1_TX6_RATE - [4:0] */
#define CS47L63_DSP1_TX6_RATE_SHIFT                                 0  /* DSP1_TX6_RATE - [4:0] */
#define CS47L63_DSP1_TX6_RATE_WIDTH                                 5  /* DSP1_TX6_RATE - [4:0] */

/*
 * R1268 (0x2B802B0) - DSP1_SAMPLE_RATE_TX7
 */
#define CS47L63_DSP1_TX7_RATE_MASK                         0x0000001F  /* DSP1_TX7_RATE - [4:0] */
#define CS47L63_DSP1_TX7_RATE_SHIFT                                 0  /* DSP1_TX7_RATE - [4:0] */
#define CS47L63_DSP1_TX7_RATE_WIDTH                                 5  /* DSP1_TX7_RATE - [4:0] */

/*
 * R1269 (0x2B802B8) - DSP1_SAMPLE_RATE_TX8
 */
#define CS47L63_DSP1_TX8_RATE_MASK                         0x0000001F  /* DSP1_TX8_RATE - [4:0] */
#define CS47L63_DSP1_TX8_RATE_SHIFT                                 0  /* DSP1_TX8_RATE - [4:0] */
#define CS47L63_DSP1_TX8_RATE_WIDTH                                 5  /* DSP1_TX8_RATE - [4:0] */

/*
 * R1270 (0x2B80480) - DSP1_NMI_CONTROL1
 */
#define CS47L63_DSP1_NMI_INV1                              0x00020000  /* DSP1_NMI_INV1 */
#define CS47L63_DSP1_NMI_INV1_MASK                         0x00020000  /* DSP1_NMI_INV1 */
#define CS47L63_DSP1_NMI_INV1_SHIFT                                17  /* DSP1_NMI_INV1 */
#define CS47L63_DSP1_NMI_INV1_WIDTH                                 1  /* DSP1_NMI_INV1 */
#define CS47L63_DSP1_NMI_EN1                               0x00010000  /* DSP1_NMI_EN1 */
#define CS47L63_DSP1_NMI_EN1_MASK                          0x00010000  /* DSP1_NMI_EN1 */
#define CS47L63_DSP1_NMI_EN1_SHIFT                                 16  /* DSP1_NMI_EN1 */
#define CS47L63_DSP1_NMI_EN1_WIDTH                                  1  /* DSP1_NMI_EN1 */
#define CS47L63_DSP1_NMI_SRC1                              0x000003FF  /* DSP1_NMI_SRC1 - [9:0] */
#define CS47L63_DSP1_NMI_SRC1_MASK                         0x000003FF  /* DSP1_NMI_SRC1 - [9:0] */
#define CS47L63_DSP1_NMI_SRC1_SHIFT                                 0  /* DSP1_NMI_SRC1 - [9:0] */
#define CS47L63_DSP1_NMI_SRC1_WIDTH                                10  /* DSP1_NMI_SRC1 - [9:0] */

/*
 * R1271 (0x2B80488) - DSP1_NMI_CONTROL2
 */
#define CS47L63_DSP1_NMI_INV2                              0x00020000  /* DSP1_NMI_INV2 */
#define CS47L63_DSP1_NMI_INV2_MASK                         0x00020000  /* DSP1_NMI_INV2 */
#define CS47L63_DSP1_NMI_INV2_SHIFT                                17  /* DSP1_NMI_INV2 */
#define CS47L63_DSP1_NMI_INV2_WIDTH                                 1  /* DSP1_NMI_INV2 */
#define CS47L63_DSP1_NMI_EN2                               0x00010000  /* DSP1_NMI_EN2 */
#define CS47L63_DSP1_NMI_EN2_MASK                          0x00010000  /* DSP1_NMI_EN2 */
#define CS47L63_DSP1_NMI_EN2_SHIFT                                 16  /* DSP1_NMI_EN2 */
#define CS47L63_DSP1_NMI_EN2_WIDTH                                  1  /* DSP1_NMI_EN2 */
#define CS47L63_DSP1_NMI_SRC2                              0x000003FF  /* DSP1_NMI_SRC2 - [9:0] */
#define CS47L63_DSP1_NMI_SRC2_MASK                         0x000003FF  /* DSP1_NMI_SRC2 - [9:0] */
#define CS47L63_DSP1_NMI_SRC2_SHIFT                                 0  /* DSP1_NMI_SRC2 - [9:0] */
#define CS47L63_DSP1_NMI_SRC2_WIDTH                                10  /* DSP1_NMI_SRC2 - [9:0] */

/*
 * R1272 (0x2B80490) - DSP1_NMI_CONTROL3
 */
#define CS47L63_DSP1_NMI_INV3                              0x00020000  /* DSP1_NMI_INV3 */
#define CS47L63_DSP1_NMI_INV3_MASK                         0x00020000  /* DSP1_NMI_INV3 */
#define CS47L63_DSP1_NMI_INV3_SHIFT                                17  /* DSP1_NMI_INV3 */
#define CS47L63_DSP1_NMI_INV3_WIDTH                                 1  /* DSP1_NMI_INV3 */
#define CS47L63_DSP1_NMI_EN3                               0x00010000  /* DSP1_NMI_EN3 */
#define CS47L63_DSP1_NMI_EN3_MASK                          0x00010000  /* DSP1_NMI_EN3 */
#define CS47L63_DSP1_NMI_EN3_SHIFT                                 16  /* DSP1_NMI_EN3 */
#define CS47L63_DSP1_NMI_EN3_WIDTH                                  1  /* DSP1_NMI_EN3 */
#define CS47L63_DSP1_NMI_SRC3                              0x000003FF  /* DSP1_NMI_SRC3 - [9:0] */
#define CS47L63_DSP1_NMI_SRC3_MASK                         0x000003FF  /* DSP1_NMI_SRC3 - [9:0] */
#define CS47L63_DSP1_NMI_SRC3_SHIFT                                 0  /* DSP1_NMI_SRC3 - [9:0] */
#define CS47L63_DSP1_NMI_SRC3_WIDTH                                10  /* DSP1_NMI_SRC3 - [9:0] */

/*
 * R1273 (0x2B80498) - DSP1_NMI_CONTROL4
 */
#define CS47L63_DSP1_NMI_INV4                              0x00020000  /* DSP1_NMI_INV4 */
#define CS47L63_DSP1_NMI_INV4_MASK                         0x00020000  /* DSP1_NMI_INV4 */
#define CS47L63_DSP1_NMI_INV4_SHIFT                                17  /* DSP1_NMI_INV4 */
#define CS47L63_DSP1_NMI_INV4_WIDTH                                 1  /* DSP1_NMI_INV4 */
#define CS47L63_DSP1_NMI_EN4                               0x00010000  /* DSP1_NMI_EN4 */
#define CS47L63_DSP1_NMI_EN4_MASK                          0x00010000  /* DSP1_NMI_EN4 */
#define CS47L63_DSP1_NMI_EN4_SHIFT                                 16  /* DSP1_NMI_EN4 */
#define CS47L63_DSP1_NMI_EN4_WIDTH                                  1  /* DSP1_NMI_EN4 */
#define CS47L63_DSP1_NMI_SRC4                              0x000003FF  /* DSP1_NMI_SRC4 - [9:0] */
#define CS47L63_DSP1_NMI_SRC4_MASK                         0x000003FF  /* DSP1_NMI_SRC4 - [9:0] */
#define CS47L63_DSP1_NMI_SRC4_SHIFT                                 0  /* DSP1_NMI_SRC4 - [9:0] */
#define CS47L63_DSP1_NMI_SRC4_WIDTH                                10  /* DSP1_NMI_SRC4 - [9:0] */

/*
 * R1274 (0x2B804A0) - DSP1_NMI_CONTROL5
 */
#define CS47L63_DSP1_NMI_INV5                              0x00020000  /* DSP1_NMI_INV5 */
#define CS47L63_DSP1_NMI_INV5_MASK                         0x00020000  /* DSP1_NMI_INV5 */
#define CS47L63_DSP1_NMI_INV5_SHIFT                                17  /* DSP1_NMI_INV5 */
#define CS47L63_DSP1_NMI_INV5_WIDTH                                 1  /* DSP1_NMI_INV5 */
#define CS47L63_DSP1_NMI_EN5                               0x00010000  /* DSP1_NMI_EN5 */
#define CS47L63_DSP1_NMI_EN5_MASK                          0x00010000  /* DSP1_NMI_EN5 */
#define CS47L63_DSP1_NMI_EN5_SHIFT                                 16  /* DSP1_NMI_EN5 */
#define CS47L63_DSP1_NMI_EN5_WIDTH                                  1  /* DSP1_NMI_EN5 */
#define CS47L63_DSP1_NMI_SRC5                              0x000003FF  /* DSP1_NMI_SRC5 - [9:0] */
#define CS47L63_DSP1_NMI_SRC5_MASK                         0x000003FF  /* DSP1_NMI_SRC5 - [9:0] */
#define CS47L63_DSP1_NMI_SRC5_SHIFT                                 0  /* DSP1_NMI_SRC5 - [9:0] */
#define CS47L63_DSP1_NMI_SRC5_WIDTH                                10  /* DSP1_NMI_SRC5 - [9:0] */

/*
 * R1275 (0x2B804A8) - DSP1_NMI_CONTROL6
 */
#define CS47L63_DSP1_NMI_INV6                              0x00020000  /* DSP1_NMI_INV6 */
#define CS47L63_DSP1_NMI_INV6_MASK                         0x00020000  /* DSP1_NMI_INV6 */
#define CS47L63_DSP1_NMI_INV6_SHIFT                                17  /* DSP1_NMI_INV6 */
#define CS47L63_DSP1_NMI_INV6_WIDTH                                 1  /* DSP1_NMI_INV6 */
#define CS47L63_DSP1_NMI_EN6                               0x00010000  /* DSP1_NMI_EN6 */
#define CS47L63_DSP1_NMI_EN6_MASK                          0x00010000  /* DSP1_NMI_EN6 */
#define CS47L63_DSP1_NMI_EN6_SHIFT                                 16  /* DSP1_NMI_EN6 */
#define CS47L63_DSP1_NMI_EN6_WIDTH                                  1  /* DSP1_NMI_EN6 */
#define CS47L63_DSP1_NMI_SRC6                              0x000003FF  /* DSP1_NMI_SRC6 - [9:0] */
#define CS47L63_DSP1_NMI_SRC6_MASK                         0x000003FF  /* DSP1_NMI_SRC6 - [9:0] */
#define CS47L63_DSP1_NMI_SRC6_SHIFT                                 0  /* DSP1_NMI_SRC6 - [9:0] */
#define CS47L63_DSP1_NMI_SRC6_WIDTH                                10  /* DSP1_NMI_SRC6 - [9:0] */

/*
 * R1276 (0x2B804B0) - DSP1_NMI_CONTROL7
 */
#define CS47L63_DSP1_NMI_INV7                              0x00020000  /* DSP1_NMI_INV7 */
#define CS47L63_DSP1_NMI_INV7_MASK                         0x00020000  /* DSP1_NMI_INV7 */
#define CS47L63_DSP1_NMI_INV7_SHIFT                                17  /* DSP1_NMI_INV7 */
#define CS47L63_DSP1_NMI_INV7_WIDTH                                 1  /* DSP1_NMI_INV7 */
#define CS47L63_DSP1_NMI_EN7                               0x00010000  /* DSP1_NMI_EN7 */
#define CS47L63_DSP1_NMI_EN7_MASK                          0x00010000  /* DSP1_NMI_EN7 */
#define CS47L63_DSP1_NMI_EN7_SHIFT                                 16  /* DSP1_NMI_EN7 */
#define CS47L63_DSP1_NMI_EN7_WIDTH                                  1  /* DSP1_NMI_EN7 */
#define CS47L63_DSP1_NMI_SRC7                              0x000003FF  /* DSP1_NMI_SRC7 - [9:0] */
#define CS47L63_DSP1_NMI_SRC7_MASK                         0x000003FF  /* DSP1_NMI_SRC7 - [9:0] */
#define CS47L63_DSP1_NMI_SRC7_SHIFT                                 0  /* DSP1_NMI_SRC7 - [9:0] */
#define CS47L63_DSP1_NMI_SRC7_WIDTH                                10  /* DSP1_NMI_SRC7 - [9:0] */

/*
 * R1277 (0x2B804B8) - DSP1_NMI_CONTROL8
 */
#define CS47L63_DSP1_NMI_INV8                              0x00020000  /* DSP1_NMI_INV8 */
#define CS47L63_DSP1_NMI_INV8_MASK                         0x00020000  /* DSP1_NMI_INV8 */
#define CS47L63_DSP1_NMI_INV8_SHIFT                                17  /* DSP1_NMI_INV8 */
#define CS47L63_DSP1_NMI_INV8_WIDTH                                 1  /* DSP1_NMI_INV8 */
#define CS47L63_DSP1_NMI_EN8                               0x00010000  /* DSP1_NMI_EN8 */
#define CS47L63_DSP1_NMI_EN8_MASK                          0x00010000  /* DSP1_NMI_EN8 */
#define CS47L63_DSP1_NMI_EN8_SHIFT                                 16  /* DSP1_NMI_EN8 */
#define CS47L63_DSP1_NMI_EN8_WIDTH                                  1  /* DSP1_NMI_EN8 */
#define CS47L63_DSP1_NMI_SRC8                              0x000003FF  /* DSP1_NMI_SRC8 - [9:0] */
#define CS47L63_DSP1_NMI_SRC8_MASK                         0x000003FF  /* DSP1_NMI_SRC8 - [9:0] */
#define CS47L63_DSP1_NMI_SRC8_SHIFT                                 0  /* DSP1_NMI_SRC8 - [9:0] */
#define CS47L63_DSP1_NMI_SRC8_WIDTH                                10  /* DSP1_NMI_SRC8 - [9:0] */

/*
 * R1278 (0x2B80500) - DSP1_RESUME_CONTROL
 */
#define CS47L63_DSP1_RESUME_SRC_MASK                       0x000003FF  /* DSP1_RESUME_SRC - [9:0] */
#define CS47L63_DSP1_RESUME_SRC_SHIFT                               0  /* DSP1_RESUME_SRC - [9:0] */
#define CS47L63_DSP1_RESUME_SRC_WIDTH                              10  /* DSP1_RESUME_SRC - [9:0] */

/*
 * R1279 (0x2B80508) - DSP1_IRQ1_CONTROL
 */
#define CS47L63_DSP1_IRQ1_SRC_MASK                         0x000003FF  /* DSP1_IRQ1_SRC - [9:0] */
#define CS47L63_DSP1_IRQ1_SRC_SHIFT                                 0  /* DSP1_IRQ1_SRC - [9:0] */
#define CS47L63_DSP1_IRQ1_SRC_WIDTH                                10  /* DSP1_IRQ1_SRC - [9:0] */

/*
 * R1280 (0x2B80510) - DSP1_IRQ2_CONTROL
 */
#define CS47L63_DSP1_IRQ2_SRC_MASK                         0x000003FF  /* DSP1_IRQ2_SRC - [9:0] */
#define CS47L63_DSP1_IRQ2_SRC_SHIFT                                 0  /* DSP1_IRQ2_SRC - [9:0] */
#define CS47L63_DSP1_IRQ2_SRC_WIDTH                                10  /* DSP1_IRQ2_SRC - [9:0] */

/*
 * R1281 (0x2B80518) - DSP1_IRQ3_CONTROL
 */
#define CS47L63_DSP1_IRQ3_SRC_MASK                         0x000003FF  /* DSP1_IRQ3_SRC - [9:0] */
#define CS47L63_DSP1_IRQ3_SRC_SHIFT                                 0  /* DSP1_IRQ3_SRC - [9:0] */
#define CS47L63_DSP1_IRQ3_SRC_WIDTH                                10  /* DSP1_IRQ3_SRC - [9:0] */

/*
 * R1282 (0x2B80520) - DSP1_IRQ4_CONTROL
 */
#define CS47L63_DSP1_IRQ4_SRC_MASK                         0x000003FF  /* DSP1_IRQ4_SRC - [9:0] */
#define CS47L63_DSP1_IRQ4_SRC_SHIFT                                 0  /* DSP1_IRQ4_SRC - [9:0] */
#define CS47L63_DSP1_IRQ4_SRC_WIDTH                                10  /* DSP1_IRQ4_SRC - [9:0] */

/*
 * R1283 (0x2B80528) - DSP1_IRQ5_CONTROL
 */
#define CS47L63_DSP1_IRQ5_SRC_MASK                         0x000003FF  /* DSP1_IRQ5_SRC - [9:0] */
#define CS47L63_DSP1_IRQ5_SRC_SHIFT                                 0  /* DSP1_IRQ5_SRC - [9:0] */
#define CS47L63_DSP1_IRQ5_SRC_WIDTH                                10  /* DSP1_IRQ5_SRC - [9:0] */

/*
 * R1284 (0x2B80530) - DSP1_IRQ6_CONTROL
 */
#define CS47L63_DSP1_IRQ6_SRC_MASK                         0x000003FF  /* DSP1_IRQ6_SRC - [9:0] */
#define CS47L63_DSP1_IRQ6_SRC_SHIFT                                 0  /* DSP1_IRQ6_SRC - [9:0] */
#define CS47L63_DSP1_IRQ6_SRC_WIDTH                                10  /* DSP1_IRQ6_SRC - [9:0] */

/*
 * R1285 (0x2B80538) - DSP1_IRQ7_CONTROL
 */
#define CS47L63_DSP1_IRQ7_SRC_MASK                         0x000003FF  /* DSP1_IRQ7_SRC - [9:0] */
#define CS47L63_DSP1_IRQ7_SRC_SHIFT                                 0  /* DSP1_IRQ7_SRC - [9:0] */
#define CS47L63_DSP1_IRQ7_SRC_WIDTH                                10  /* DSP1_IRQ7_SRC - [9:0] */

/*
 * R1286 (0x2B80540) - DSP1_IRQ8_CONTROL
 */
#define CS47L63_DSP1_IRQ8_SRC_MASK                         0x000003FF  /* DSP1_IRQ8_SRC - [9:0] */
#define CS47L63_DSP1_IRQ8_SRC_SHIFT                                 0  /* DSP1_IRQ8_SRC - [9:0] */
#define CS47L63_DSP1_IRQ8_SRC_WIDTH                                10  /* DSP1_IRQ8_SRC - [9:0] */

/*
 * R1287 (0x2B80548) - DSP1_IRQ9_CONTROL
 */
#define CS47L63_DSP1_IRQ9_SRC_MASK                         0x000003FF  /* DSP1_IRQ9_SRC - [9:0] */
#define CS47L63_DSP1_IRQ9_SRC_SHIFT                                 0  /* DSP1_IRQ9_SRC - [9:0] */
#define CS47L63_DSP1_IRQ9_SRC_WIDTH                                10  /* DSP1_IRQ9_SRC - [9:0] */

/*
 * R1288 (0x2B80550) - DSP1_IRQ10_CONTROL
 */
#define CS47L63_DSP1_IRQ10_SRC_MASK                        0x000003FF  /* DSP1_IRQ10_SRC - [9:0] */
#define CS47L63_DSP1_IRQ10_SRC_SHIFT                                0  /* DSP1_IRQ10_SRC - [9:0] */
#define CS47L63_DSP1_IRQ10_SRC_WIDTH                               10  /* DSP1_IRQ10_SRC - [9:0] */

/*
 * R1289 (0x2B80558) - DSP1_IRQ11_CONTROL
 */
#define CS47L63_DSP1_IRQ11_SRC_MASK                        0x000003FF  /* DSP1_IRQ11_SRC - [9:0] */
#define CS47L63_DSP1_IRQ11_SRC_SHIFT                                0  /* DSP1_IRQ11_SRC - [9:0] */
#define CS47L63_DSP1_IRQ11_SRC_WIDTH                               10  /* DSP1_IRQ11_SRC - [9:0] */

/*
 * R1290 (0x2B80560) - DSP1_IRQ12_CONTROL
 */
#define CS47L63_DSP1_IRQ12_SRC_MASK                        0x000003FF  /* DSP1_IRQ12_SRC - [9:0] */
#define CS47L63_DSP1_IRQ12_SRC_SHIFT                                0  /* DSP1_IRQ12_SRC - [9:0] */
#define CS47L63_DSP1_IRQ12_SRC_WIDTH                               10  /* DSP1_IRQ12_SRC - [9:0] */

/*
 * R1291 (0x2B80568) - DSP1_IRQ13_CONTROL
 */
#define CS47L63_DSP1_IRQ13_SRC_MASK                        0x000003FF  /* DSP1_IRQ13_SRC - [9:0] */
#define CS47L63_DSP1_IRQ13_SRC_SHIFT                                0  /* DSP1_IRQ13_SRC - [9:0] */
#define CS47L63_DSP1_IRQ13_SRC_WIDTH                               10  /* DSP1_IRQ13_SRC - [9:0] */

/*
 * R1292 (0x2B80570) - DSP1_IRQ14_CONTROL
 */
#define CS47L63_DSP1_IRQ14_SRC_MASK                        0x000003FF  /* DSP1_IRQ14_SRC - [9:0] */
#define CS47L63_DSP1_IRQ14_SRC_SHIFT                                0  /* DSP1_IRQ14_SRC - [9:0] */
#define CS47L63_DSP1_IRQ14_SRC_WIDTH                               10  /* DSP1_IRQ14_SRC - [9:0] */

/*
 * R1293 (0x2B80578) - DSP1_IRQ15_CONTROL
 */
#define CS47L63_DSP1_IRQ15_SRC_MASK                        0x000003FF  /* DSP1_IRQ15_SRC - [9:0] */
#define CS47L63_DSP1_IRQ15_SRC_SHIFT                                0  /* DSP1_IRQ15_SRC - [9:0] */
#define CS47L63_DSP1_IRQ15_SRC_WIDTH                               10  /* DSP1_IRQ15_SRC - [9:0] */

/*
 * R1294 (0x2B80580) - DSP1_IRQ16_CONTROL
 */
#define CS47L63_DSP1_IRQ16_SRC_MASK                        0x000003FF  /* DSP1_IRQ16_SRC - [9:0] */
#define CS47L63_DSP1_IRQ16_SRC_SHIFT                                0  /* DSP1_IRQ16_SRC - [9:0] */
#define CS47L63_DSP1_IRQ16_SRC_WIDTH                               10  /* DSP1_IRQ16_SRC - [9:0] */

/*
 * R1295 (0x2B80588) - DSP1_IRQ17_CONTROL
 */
#define CS47L63_DSP1_IRQ17_SRC_MASK                        0x000003FF  /* DSP1_IRQ17_SRC - [9:0] */
#define CS47L63_DSP1_IRQ17_SRC_SHIFT                                0  /* DSP1_IRQ17_SRC - [9:0] */
#define CS47L63_DSP1_IRQ17_SRC_WIDTH                               10  /* DSP1_IRQ17_SRC - [9:0] */

/*
 * R1296 (0x2B80590) - DSP1_IRQ18_CONTROL
 */
#define CS47L63_DSP1_IRQ18_SRC_MASK                        0x000003FF  /* DSP1_IRQ18_SRC - [9:0] */
#define CS47L63_DSP1_IRQ18_SRC_SHIFT                                0  /* DSP1_IRQ18_SRC - [9:0] */
#define CS47L63_DSP1_IRQ18_SRC_WIDTH                               10  /* DSP1_IRQ18_SRC - [9:0] */

/*
 * R1297 (0x2B80598) - DSP1_IRQ19_CONTROL
 */
#define CS47L63_DSP1_IRQ19_SRC_MASK                        0x000003FF  /* DSP1_IRQ19_SRC - [9:0] */
#define CS47L63_DSP1_IRQ19_SRC_SHIFT                                0  /* DSP1_IRQ19_SRC - [9:0] */
#define CS47L63_DSP1_IRQ19_SRC_WIDTH                               10  /* DSP1_IRQ19_SRC - [9:0] */

/*
 * R1298 (0x2B805A0) - DSP1_IRQ20_CONTROL
 */
#define CS47L63_DSP1_IRQ20_SRC_MASK                        0x000003FF  /* DSP1_IRQ20_SRC - [9:0] */
#define CS47L63_DSP1_IRQ20_SRC_SHIFT                                0  /* DSP1_IRQ20_SRC - [9:0] */
#define CS47L63_DSP1_IRQ20_SRC_WIDTH                               10  /* DSP1_IRQ20_SRC - [9:0] */

/*
 * R1299 (0x2B805A8) - DSP1_IRQ21_CONTROL
 */
#define CS47L63_DSP1_IRQ21_SRC_MASK                        0x000003FF  /* DSP1_IRQ21_SRC - [9:0] */
#define CS47L63_DSP1_IRQ21_SRC_SHIFT                                0  /* DSP1_IRQ21_SRC - [9:0] */
#define CS47L63_DSP1_IRQ21_SRC_WIDTH                               10  /* DSP1_IRQ21_SRC - [9:0] */

/*
 * R1300 (0x2B805B0) - DSP1_IRQ22_CONTROL
 */
#define CS47L63_DSP1_IRQ22_SRC_MASK                        0x000003FF  /* DSP1_IRQ22_SRC - [9:0] */
#define CS47L63_DSP1_IRQ22_SRC_SHIFT                                0  /* DSP1_IRQ22_SRC - [9:0] */
#define CS47L63_DSP1_IRQ22_SRC_WIDTH                               10  /* DSP1_IRQ22_SRC - [9:0] */

/*
 * R1301 (0x2B805B8) - DSP1_IRQ23_CONTROL
 */
#define CS47L63_DSP1_IRQ23_SRC_MASK                        0x000003FF  /* DSP1_IRQ23_SRC - [9:0] */
#define CS47L63_DSP1_IRQ23_SRC_SHIFT                                0  /* DSP1_IRQ23_SRC - [9:0] */
#define CS47L63_DSP1_IRQ23_SRC_WIDTH                               10  /* DSP1_IRQ23_SRC - [9:0] */

/*
 * R1302 (0x2B805C0) - DSP1_SCRATCH1
 */
#define CS47L63_DSP1_SCRATCH1_MASK                         0x00FFFFFF  /* DSP1_SCRATCH1 - [23:0] */
#define CS47L63_DSP1_SCRATCH1_SHIFT                                 0  /* DSP1_SCRATCH1 - [23:0] */
#define CS47L63_DSP1_SCRATCH1_WIDTH                                24  /* DSP1_SCRATCH1 - [23:0] */

/*
 * R1303 (0x2B805C8) - DSP1_SCRATCH2
 */
#define CS47L63_DSP1_SCRATCH2_MASK                         0x00FFFFFF  /* DSP1_SCRATCH2 - [23:0] */
#define CS47L63_DSP1_SCRATCH2_SHIFT                                 0  /* DSP1_SCRATCH2 - [23:0] */
#define CS47L63_DSP1_SCRATCH2_WIDTH                                24  /* DSP1_SCRATCH2 - [23:0] */

/*
 * R1304 (0x2B805D0) - DSP1_SCRATCH3
 */
#define CS47L63_DSP1_SCRATCH3_MASK                         0x00FFFFFF  /* DSP1_SCRATCH3 - [23:0] */
#define CS47L63_DSP1_SCRATCH3_SHIFT                                 0  /* DSP1_SCRATCH3 - [23:0] */
#define CS47L63_DSP1_SCRATCH3_WIDTH                                24  /* DSP1_SCRATCH3 - [23:0] */

/*
 * R1305 (0x2B805D8) - DSP1_SCRATCH4
 */
#define CS47L63_DSP1_SCRATCH4_MASK                         0x00FFFFFF  /* DSP1_SCRATCH4 - [23:0] */
#define CS47L63_DSP1_SCRATCH4_SHIFT                                 0  /* DSP1_SCRATCH4 - [23:0] */
#define CS47L63_DSP1_SCRATCH4_WIDTH                                24  /* DSP1_SCRATCH4 - [23:0] */

/*
 * R1306 (0x2BC1000) - DSP1_CCM_CORE_CONTROL
 */
#define CS47L63_DSP1_CCM_CORE_RESET                        0x00000200  /* DSP1_CCM_CORE_RESET */
#define CS47L63_DSP1_CCM_CORE_RESET_MASK                   0x00000200  /* DSP1_CCM_CORE_RESET */
#define CS47L63_DSP1_CCM_CORE_RESET_SHIFT                           9  /* DSP1_CCM_CORE_RESET */
#define CS47L63_DSP1_CCM_CORE_RESET_WIDTH                           1  /* DSP1_CCM_CORE_RESET */
#define CS47L63_DSP1_CCM_PM_REMAP                          0x00000100  /* DSP1_CCM_PM_REMAP */
#define CS47L63_DSP1_CCM_PM_REMAP_MASK                     0x00000100  /* DSP1_CCM_PM_REMAP */
#define CS47L63_DSP1_CCM_PM_REMAP_SHIFT                             8  /* DSP1_CCM_PM_REMAP */
#define CS47L63_DSP1_CCM_PM_REMAP_WIDTH                             1  /* DSP1_CCM_PM_REMAP */
#define CS47L63_DSP1_CCM_CORE_EN                           0x00000001  /* DSP1_CCM_CORE_EN */
#define CS47L63_DSP1_CCM_CORE_EN_MASK                      0x00000001  /* DSP1_CCM_CORE_EN */
#define CS47L63_DSP1_CCM_CORE_EN_SHIFT                              0  /* DSP1_CCM_CORE_EN */
#define CS47L63_DSP1_CCM_CORE_EN_WIDTH                              1  /* DSP1_CCM_CORE_EN */

/*
 * R1307 (0x2BC1008) - DSP1_CCM_CLK_OVERRIDE
 */
#define CS47L63_DSP1_CCM_CORE_CLK_EN_OVERRIDE              0x00000020  /* DSP1_CCM_CORE_CLK_EN_OVERRIDE */
#define CS47L63_DSP1_CCM_CORE_CLK_EN_OVERRIDE_MASK         0x00000020  /* DSP1_CCM_CORE_CLK_EN_OVERRIDE */
#define CS47L63_DSP1_CCM_CORE_CLK_EN_OVERRIDE_SHIFT                 5  /* DSP1_CCM_CORE_CLK_EN_OVERRIDE */
#define CS47L63_DSP1_CCM_CORE_CLK_EN_OVERRIDE_WIDTH                 1  /* DSP1_CCM_CORE_CLK_EN_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_HCLK_AHBM_X_OVERRIDE      0x00000010  /* DSP1_CCM_REQ_CLK_HCLK_AHBM_X_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_HCLK_AHBM_X_OVERRIDE_MASK 0x00000010  /* DSP1_CCM_REQ_CLK_HCLK_AHBM_X_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_HCLK_AHBM_X_OVERRIDE_SHIFT          4  /* DSP1_CCM_REQ_CLK_HCLK_AHBM_X_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_HCLK_AHBM_X_OVERRIDE_WIDTH          1  /* DSP1_CCM_REQ_CLK_HCLK_AHBM_X_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_FFT_OVERRIDE              0x00000008  /* DSP1_CCM_REQ_CLK_FFT_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_FFT_OVERRIDE_MASK         0x00000008  /* DSP1_CCM_REQ_CLK_FFT_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_FFT_OVERRIDE_SHIFT                 3  /* DSP1_CCM_REQ_CLK_FFT_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_FFT_OVERRIDE_WIDTH                 1  /* DSP1_CCM_REQ_CLK_FFT_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_SUBSYS_ASYNC_OVERRIDE     0x00000004  /* DSP1_CCM_REQ_CLK_SUBSYS_ASYNC_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_SUBSYS_ASYNC_OVERRIDE_MASK 0x00000004  /* DSP1_CCM_REQ_CLK_SUBSYS_ASYNC_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_SUBSYS_ASYNC_OVERRIDE_SHIFT          2  /* DSP1_CCM_REQ_CLK_SUBSYS_ASYNC_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_SUBSYS_ASYNC_OVERRIDE_WIDTH          1  /* DSP1_CCM_REQ_CLK_SUBSYS_ASYNC_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_SUBSYS_SYNC_AHB_S_OVERRIDE 0x00000002  /* DSP1_CCM_REQ_CLK_SUBSYS_SYNC_AHB_S_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_SUBSYS_SYNC_AHB_S_OVERRIDE_MASK 0x00000002  /* DSP1_CCM_REQ_CLK_SUBSYS_SYNC_AHB_S_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_SUBSYS_SYNC_AHB_S_OVERRIDE_SHIFT          1  /* DSP1_CCM_REQ_CLK_SUBSYS_SYNC_AHB_S_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_SUBSYS_SYNC_AHB_S_OVERRIDE_WIDTH          1  /* DSP1_CCM_REQ_CLK_SUBSYS_SYNC_AHB_S_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_SUBSYS_SYNC_OVERRIDE      0x00000001  /* DSP1_CCM_REQ_CLK_SUBSYS_SYNC_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_SUBSYS_SYNC_OVERRIDE_MASK 0x00000001  /* DSP1_CCM_REQ_CLK_SUBSYS_SYNC_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_SUBSYS_SYNC_OVERRIDE_SHIFT          0  /* DSP1_CCM_REQ_CLK_SUBSYS_SYNC_OVERRIDE */
#define CS47L63_DSP1_CCM_REQ_CLK_SUBSYS_SYNC_OVERRIDE_WIDTH          1  /* DSP1_CCM_REQ_CLK_SUBSYS_SYNC_OVERRIDE */

/*
 * R1345 (0x2BC3000) - DSP1_MPU_XMEM_ACCESS_0
 */
#define CS47L63_DSP1_MPU_XM_SRAM_ACCESS_0_MASK             0x00FFFFFF  /* DSP1_MPU_XM_SRAM_ACCESS_0 - [23:0] */
#define CS47L63_DSP1_MPU_XM_SRAM_ACCESS_0_SHIFT                     0  /* DSP1_MPU_XM_SRAM_ACCESS_0 - [23:0] */
#define CS47L63_DSP1_MPU_XM_SRAM_ACCESS_0_WIDTH                    24  /* DSP1_MPU_XM_SRAM_ACCESS_0 - [23:0] */

/*
 * R1346 (0x2BC3004) - DSP1_MPU_YMEM_ACCESS_0
 */
#define CS47L63_DSP1_MPU_YM_SRAM_ACCESS_0_MASK             0x00FFFFFF  /* DSP1_MPU_YM_SRAM_ACCESS_0 - [23:0] */
#define CS47L63_DSP1_MPU_YM_SRAM_ACCESS_0_SHIFT                     0  /* DSP1_MPU_YM_SRAM_ACCESS_0 - [23:0] */
#define CS47L63_DSP1_MPU_YM_SRAM_ACCESS_0_WIDTH                    24  /* DSP1_MPU_YM_SRAM_ACCESS_0 - [23:0] */

/*
 * R1347 (0x2BC3008) - DSP1_MPU_WINDOW_ACCESS_0
 */
#define CS47L63_DSP1_MPU_XM_AHBM_ACCESS_0_MASK             0x00FF0000  /* DSP1_MPU_XM_AHBM_ACCESS_0 - [23:16] */
#define CS47L63_DSP1_MPU_XM_AHBM_ACCESS_0_SHIFT                    16  /* DSP1_MPU_XM_AHBM_ACCESS_0 - [23:16] */
#define CS47L63_DSP1_MPU_XM_AHBM_ACCESS_0_WIDTH                     8  /* DSP1_MPU_XM_AHBM_ACCESS_0 - [23:16] */

/*
 * R1348 (0x2BC300C) - DSP1_MPU_XREG_ACCESS_0
 */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_0                   0x00FFFFF0  /* DSP1_MPU_XM_REG_ACCESS_0 - [23:4] */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_0_MASK              0x00FFFFF0  /* DSP1_MPU_XM_REG_ACCESS_0 - [23:4] */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_0_SHIFT                      4  /* DSP1_MPU_XM_REG_ACCESS_0 - [23:4] */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_0_WIDTH                     20  /* DSP1_MPU_XM_REG_ACCESS_0 - [23:4] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_0                  0x0000000F  /* DSP1_MPU_XM_EREG_ACCESS_0 - [3:0] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_0_MASK             0x0000000F  /* DSP1_MPU_XM_EREG_ACCESS_0 - [3:0] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_0_SHIFT                     0  /* DSP1_MPU_XM_EREG_ACCESS_0 - [3:0] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_0_WIDTH                     4  /* DSP1_MPU_XM_EREG_ACCESS_0 - [3:0] */

/*
 * R1349 (0x2BC3014) - DSP1_MPU_YREG_ACCESS_0
 */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_0                   0x00FFFFF0  /* DSP1_MPU_YM_REG_ACCESS_0 - [23:4] */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_0_MASK              0x00FFFFF0  /* DSP1_MPU_YM_REG_ACCESS_0 - [23:4] */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_0_SHIFT                      4  /* DSP1_MPU_YM_REG_ACCESS_0 - [23:4] */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_0_WIDTH                     20  /* DSP1_MPU_YM_REG_ACCESS_0 - [23:4] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_0                  0x0000000F  /* DSP1_MPU_YM_EREG_ACCESS_0 - [3:0] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_0_MASK             0x0000000F  /* DSP1_MPU_YM_EREG_ACCESS_0 - [3:0] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_0_SHIFT                     0  /* DSP1_MPU_YM_EREG_ACCESS_0 - [3:0] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_0_WIDTH                     4  /* DSP1_MPU_YM_EREG_ACCESS_0 - [3:0] */

/*
 * R1350 (0x2BC3018) - DSP1_MPU_XMEM_ACCESS_1
 */
#define CS47L63_DSP1_MPU_XM_SRAM_ACCESS_1_MASK             0x00FFFFFF  /* DSP1_MPU_XM_SRAM_ACCESS_1 - [23:0] */
#define CS47L63_DSP1_MPU_XM_SRAM_ACCESS_1_SHIFT                     0  /* DSP1_MPU_XM_SRAM_ACCESS_1 - [23:0] */
#define CS47L63_DSP1_MPU_XM_SRAM_ACCESS_1_WIDTH                    24  /* DSP1_MPU_XM_SRAM_ACCESS_1 - [23:0] */

/*
 * R1351 (0x2BC301C) - DSP1_MPU_YMEM_ACCESS_1
 */
#define CS47L63_DSP1_MPU_YM_SRAM_ACCESS_1_MASK             0x00FFFFFF  /* DSP1_MPU_YM_SRAM_ACCESS_1 - [23:0] */
#define CS47L63_DSP1_MPU_YM_SRAM_ACCESS_1_SHIFT                     0  /* DSP1_MPU_YM_SRAM_ACCESS_1 - [23:0] */
#define CS47L63_DSP1_MPU_YM_SRAM_ACCESS_1_WIDTH                    24  /* DSP1_MPU_YM_SRAM_ACCESS_1 - [23:0] */

/*
 * R1352 (0x2BC3020) - DSP1_MPU_WINDOW_ACCESS_1
 */
#define CS47L63_DSP1_MPU_XM_AHBM_ACCESS_1_MASK             0x00FF0000  /* DSP1_MPU_XM_AHBM_ACCESS_1 - [23:16] */
#define CS47L63_DSP1_MPU_XM_AHBM_ACCESS_1_SHIFT                    16  /* DSP1_MPU_XM_AHBM_ACCESS_1 - [23:16] */
#define CS47L63_DSP1_MPU_XM_AHBM_ACCESS_1_WIDTH                     8  /* DSP1_MPU_XM_AHBM_ACCESS_1 - [23:16] */

/*
 * R1353 (0x2BC3024) - DSP1_MPU_XREG_ACCESS_1
 */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_1                   0x00FFFFF0  /* DSP1_MPU_XM_REG_ACCESS_1 - [23:4] */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_1_MASK              0x00FFFFF0  /* DSP1_MPU_XM_REG_ACCESS_1 - [23:4] */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_1_SHIFT                      4  /* DSP1_MPU_XM_REG_ACCESS_1 - [23:4] */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_1_WIDTH                     20  /* DSP1_MPU_XM_REG_ACCESS_1 - [23:4] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_1                  0x0000000F  /* DSP1_MPU_XM_EREG_ACCESS_1 - [3:0] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_1_MASK             0x0000000F  /* DSP1_MPU_XM_EREG_ACCESS_1 - [3:0] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_1_SHIFT                     0  /* DSP1_MPU_XM_EREG_ACCESS_1 - [3:0] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_1_WIDTH                     4  /* DSP1_MPU_XM_EREG_ACCESS_1 - [3:0] */

/*
 * R1354 (0x2BC302C) - DSP1_MPU_YREG_ACCESS_1
 */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_1                   0x00FFFFF0  /* DSP1_MPU_YM_REG_ACCESS_1 - [23:4] */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_1_MASK              0x00FFFFF0  /* DSP1_MPU_YM_REG_ACCESS_1 - [23:4] */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_1_SHIFT                      4  /* DSP1_MPU_YM_REG_ACCESS_1 - [23:4] */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_1_WIDTH                     20  /* DSP1_MPU_YM_REG_ACCESS_1 - [23:4] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_1                  0x0000000F  /* DSP1_MPU_YM_EREG_ACCESS_1 - [3:0] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_1_MASK             0x0000000F  /* DSP1_MPU_YM_EREG_ACCESS_1 - [3:0] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_1_SHIFT                     0  /* DSP1_MPU_YM_EREG_ACCESS_1 - [3:0] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_1_WIDTH                     4  /* DSP1_MPU_YM_EREG_ACCESS_1 - [3:0] */

/*
 * R1355 (0x2BC3030) - DSP1_MPU_XMEM_ACCESS_2
 */
#define CS47L63_DSP1_MPU_XM_SRAM_ACCESS_2_MASK             0x00FFFFFF  /* DSP1_MPU_XM_SRAM_ACCESS_2 - [23:0] */
#define CS47L63_DSP1_MPU_XM_SRAM_ACCESS_2_SHIFT                     0  /* DSP1_MPU_XM_SRAM_ACCESS_2 - [23:0] */
#define CS47L63_DSP1_MPU_XM_SRAM_ACCESS_2_WIDTH                    24  /* DSP1_MPU_XM_SRAM_ACCESS_2 - [23:0] */

/*
 * R1356 (0x2BC3034) - DSP1_MPU_YMEM_ACCESS_2
 */
#define CS47L63_DSP1_MPU_YM_SRAM_ACCESS_2_MASK             0x00FFFFFF  /* DSP1_MPU_YM_SRAM_ACCESS_2 - [23:0] */
#define CS47L63_DSP1_MPU_YM_SRAM_ACCESS_2_SHIFT                     0  /* DSP1_MPU_YM_SRAM_ACCESS_2 - [23:0] */
#define CS47L63_DSP1_MPU_YM_SRAM_ACCESS_2_WIDTH                    24  /* DSP1_MPU_YM_SRAM_ACCESS_2 - [23:0] */

/*
 * R1357 (0x2BC3038) - DSP1_MPU_WINDOW_ACCESS_2
 */
#define CS47L63_DSP1_MPU_XM_AHBM_ACCESS_2_MASK             0x00FF0000  /* DSP1_MPU_XM_AHBM_ACCESS_2 - [23:16] */
#define CS47L63_DSP1_MPU_XM_AHBM_ACCESS_2_SHIFT                    16  /* DSP1_MPU_XM_AHBM_ACCESS_2 - [23:16] */
#define CS47L63_DSP1_MPU_XM_AHBM_ACCESS_2_WIDTH                     8  /* DSP1_MPU_XM_AHBM_ACCESS_2 - [23:16] */

/*
 * R1358 (0x2BC303C) - DSP1_MPU_XREG_ACCESS_2
 */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_2                   0x00FFFFF0  /* DSP1_MPU_XM_REG_ACCESS_2 - [23:4] */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_2_MASK              0x00FFFFF0  /* DSP1_MPU_XM_REG_ACCESS_2 - [23:4] */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_2_SHIFT                      4  /* DSP1_MPU_XM_REG_ACCESS_2 - [23:4] */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_2_WIDTH                     20  /* DSP1_MPU_XM_REG_ACCESS_2 - [23:4] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_2                  0x0000000F  /* DSP1_MPU_XM_EREG_ACCESS_2 - [3:0] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_2_MASK             0x0000000F  /* DSP1_MPU_XM_EREG_ACCESS_2 - [3:0] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_2_SHIFT                     0  /* DSP1_MPU_XM_EREG_ACCESS_2 - [3:0] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_2_WIDTH                     4  /* DSP1_MPU_XM_EREG_ACCESS_2 - [3:0] */

/*
 * R1359 (0x2BC3044) - DSP1_MPU_YREG_ACCESS_2
 */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_2                   0x00FFFFF0  /* DSP1_MPU_YM_REG_ACCESS_2 - [23:4] */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_2_MASK              0x00FFFFF0  /* DSP1_MPU_YM_REG_ACCESS_2 - [23:4] */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_2_SHIFT                      4  /* DSP1_MPU_YM_REG_ACCESS_2 - [23:4] */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_2_WIDTH                     20  /* DSP1_MPU_YM_REG_ACCESS_2 - [23:4] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_2                  0x0000000F  /* DSP1_MPU_YM_EREG_ACCESS_2 - [3:0] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_2_MASK             0x0000000F  /* DSP1_MPU_YM_EREG_ACCESS_2 - [3:0] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_2_SHIFT                     0  /* DSP1_MPU_YM_EREG_ACCESS_2 - [3:0] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_2_WIDTH                     4  /* DSP1_MPU_YM_EREG_ACCESS_2 - [3:0] */

/*
 * R1360 (0x2BC3048) - DSP1_MPU_XMEM_ACCESS_3
 */
#define CS47L63_DSP1_MPU_XM_SRAM_ACCESS_3_MASK             0x00FFFFFF  /* DSP1_MPU_XM_SRAM_ACCESS_3 - [23:0] */
#define CS47L63_DSP1_MPU_XM_SRAM_ACCESS_3_SHIFT                     0  /* DSP1_MPU_XM_SRAM_ACCESS_3 - [23:0] */
#define CS47L63_DSP1_MPU_XM_SRAM_ACCESS_3_WIDTH                    24  /* DSP1_MPU_XM_SRAM_ACCESS_3 - [23:0] */

/*
 * R1361 (0x2BC304C) - DSP1_MPU_YMEM_ACCESS_3
 */
#define CS47L63_DSP1_MPU_YM_SRAM_ACCESS_3_MASK             0x00FFFFFF  /* DSP1_MPU_YM_SRAM_ACCESS_3 - [23:0] */
#define CS47L63_DSP1_MPU_YM_SRAM_ACCESS_3_SHIFT                     0  /* DSP1_MPU_YM_SRAM_ACCESS_3 - [23:0] */
#define CS47L63_DSP1_MPU_YM_SRAM_ACCESS_3_WIDTH                    24  /* DSP1_MPU_YM_SRAM_ACCESS_3 - [23:0] */

/*
 * R1362 (0x2BC3050) - DSP1_MPU_WINDOW_ACCESS_3
 */
#define CS47L63_DSP1_MPU_XM_AHBM_ACCESS_3_MASK             0x00FF0000  /* DSP1_MPU_XM_AHBM_ACCESS_3 - [23:16] */
#define CS47L63_DSP1_MPU_XM_AHBM_ACCESS_3_SHIFT                    16  /* DSP1_MPU_XM_AHBM_ACCESS_3 - [23:16] */
#define CS47L63_DSP1_MPU_XM_AHBM_ACCESS_3_WIDTH                     8  /* DSP1_MPU_XM_AHBM_ACCESS_3 - [23:16] */

/*
 * R1363 (0x2BC3054) - DSP1_MPU_XREG_ACCESS_3
 */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_3                   0x00FFFFF0  /* DSP1_MPU_XM_REG_ACCESS_3 - [23:4] */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_3_MASK              0x00FFFFF0  /* DSP1_MPU_XM_REG_ACCESS_3 - [23:4] */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_3_SHIFT                      4  /* DSP1_MPU_XM_REG_ACCESS_3 - [23:4] */
#define CS47L63_DSP1_MPU_XM_REG_ACCESS_3_WIDTH                     20  /* DSP1_MPU_XM_REG_ACCESS_3 - [23:4] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_3                  0x0000000F  /* DSP1_MPU_XM_EREG_ACCESS_3 - [3:0] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_3_MASK             0x0000000F  /* DSP1_MPU_XM_EREG_ACCESS_3 - [3:0] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_3_SHIFT                     0  /* DSP1_MPU_XM_EREG_ACCESS_3 - [3:0] */
#define CS47L63_DSP1_MPU_XM_EREG_ACCESS_3_WIDTH                     4  /* DSP1_MPU_XM_EREG_ACCESS_3 - [3:0] */

/*
 * R1364 (0x2BC305C) - DSP1_MPU_YREG_ACCESS_3
 */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_3                   0x00FFFFF0  /* DSP1_MPU_YM_REG_ACCESS_3 - [23:4] */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_3_MASK              0x00FFFFF0  /* DSP1_MPU_YM_REG_ACCESS_3 - [23:4] */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_3_SHIFT                      4  /* DSP1_MPU_YM_REG_ACCESS_3 - [23:4] */
#define CS47L63_DSP1_MPU_YM_REG_ACCESS_3_WIDTH                     20  /* DSP1_MPU_YM_REG_ACCESS_3 - [23:4] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_3                  0x0000000F  /* DSP1_MPU_YM_EREG_ACCESS_3 - [3:0] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_3_MASK             0x0000000F  /* DSP1_MPU_YM_EREG_ACCESS_3 - [3:0] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_3_SHIFT                     0  /* DSP1_MPU_YM_EREG_ACCESS_3 - [3:0] */
#define CS47L63_DSP1_MPU_YM_EREG_ACCESS_3_WIDTH                     4  /* DSP1_MPU_YM_EREG_ACCESS_3 - [3:0] */

/*
 * R1365 (0x2BC3100) - DSP1_MPU_XM_VIO_ADDR
 */
#define CS47L63_DSP1_MPU_XM_VIO_ADDR_MASK                  0x000FFFFF  /* DSP1_MPU_XM_VIO_ADDR - [19:0] */
#define CS47L63_DSP1_MPU_XM_VIO_ADDR_SHIFT                          0  /* DSP1_MPU_XM_VIO_ADDR - [19:0] */
#define CS47L63_DSP1_MPU_XM_VIO_ADDR_WIDTH                         20  /* DSP1_MPU_XM_VIO_ADDR - [19:0] */

/*
 * R1366 (0x2BC3104) - DSP1_MPU_XM_VIO_STATUS
 */
#define CS47L63_DSP1_MPU_XM_VIO_STS                        0x007E0000  /* DSP1_MPU_XM_VIO_STS - [22:17] */
#define CS47L63_DSP1_MPU_XM_VIO_STS_MASK                   0x007E0000  /* DSP1_MPU_XM_VIO_STS - [22:17] */
#define CS47L63_DSP1_MPU_XM_VIO_STS_SHIFT                          17  /* DSP1_MPU_XM_VIO_STS - [22:17] */
#define CS47L63_DSP1_MPU_XM_VIO_STS_WIDTH                           6  /* DSP1_MPU_XM_VIO_STS - [22:17] */
#define CS47L63_DSP1_MPU_XM_ERR                            0x00010000  /* DSP1_MPU_XM_ERR */
#define CS47L63_DSP1_MPU_XM_ERR_MASK                       0x00010000  /* DSP1_MPU_XM_ERR */
#define CS47L63_DSP1_MPU_XM_ERR_SHIFT                              16  /* DSP1_MPU_XM_ERR */
#define CS47L63_DSP1_MPU_XM_ERR_WIDTH                               1  /* DSP1_MPU_XM_ERR */
#define CS47L63_DSP1_MPU_XM_ERR_WR                         0x00008000  /* DSP1_MPU_XM_ERR_WR */
#define CS47L63_DSP1_MPU_XM_ERR_WR_MASK                    0x00008000  /* DSP1_MPU_XM_ERR_WR */
#define CS47L63_DSP1_MPU_XM_ERR_WR_SHIFT                           15  /* DSP1_MPU_XM_ERR_WR */
#define CS47L63_DSP1_MPU_XM_ERR_WR_WIDTH                            1  /* DSP1_MPU_XM_ERR_WR */
#define CS47L63_DSP1_MPU_XM_ERR_SRC                        0x00007FFF  /* DSP1_MPU_XM_ERR_SRC - [14:0] */
#define CS47L63_DSP1_MPU_XM_ERR_SRC_MASK                   0x00007FFF  /* DSP1_MPU_XM_ERR_SRC - [14:0] */
#define CS47L63_DSP1_MPU_XM_ERR_SRC_SHIFT                           0  /* DSP1_MPU_XM_ERR_SRC - [14:0] */
#define CS47L63_DSP1_MPU_XM_ERR_SRC_WIDTH                          15  /* DSP1_MPU_XM_ERR_SRC - [14:0] */

/*
 * R1367 (0x2BC3108) - DSP1_MPU_YM_VIO_ADDR
 */
#define CS47L63_DSP1_MPU_YM_VIO_ADDR_MASK                  0x000FFFFF  /* DSP1_MPU_YM_VIO_ADDR - [19:0] */
#define CS47L63_DSP1_MPU_YM_VIO_ADDR_SHIFT                          0  /* DSP1_MPU_YM_VIO_ADDR - [19:0] */
#define CS47L63_DSP1_MPU_YM_VIO_ADDR_WIDTH                         20  /* DSP1_MPU_YM_VIO_ADDR - [19:0] */

/*
 * R1368 (0x2BC310C) - DSP1_MPU_YM_VIO_STATUS
 */
#define CS47L63_DSP1_MPU_YM_VIO_STS                        0x007E0000  /* DSP1_MPU_YM_VIO_STS - [22:17] */
#define CS47L63_DSP1_MPU_YM_VIO_STS_MASK                   0x007E0000  /* DSP1_MPU_YM_VIO_STS - [22:17] */
#define CS47L63_DSP1_MPU_YM_VIO_STS_SHIFT                          17  /* DSP1_MPU_YM_VIO_STS - [22:17] */
#define CS47L63_DSP1_MPU_YM_VIO_STS_WIDTH                           6  /* DSP1_MPU_YM_VIO_STS - [22:17] */
#define CS47L63_DSP1_MPU_YM_ERR                            0x00010000  /* DSP1_MPU_YM_ERR */
#define CS47L63_DSP1_MPU_YM_ERR_MASK                       0x00010000  /* DSP1_MPU_YM_ERR */
#define CS47L63_DSP1_MPU_YM_ERR_SHIFT                              16  /* DSP1_MPU_YM_ERR */
#define CS47L63_DSP1_MPU_YM_ERR_WIDTH                               1  /* DSP1_MPU_YM_ERR */
#define CS47L63_DSP1_MPU_YM_ERR_WR                         0x00008000  /* DSP1_MPU_YM_ERR_WR */
#define CS47L63_DSP1_MPU_YM_ERR_WR_MASK                    0x00008000  /* DSP1_MPU_YM_ERR_WR */
#define CS47L63_DSP1_MPU_YM_ERR_WR_SHIFT                           15  /* DSP1_MPU_YM_ERR_WR */
#define CS47L63_DSP1_MPU_YM_ERR_WR_WIDTH                            1  /* DSP1_MPU_YM_ERR_WR */
#define CS47L63_DSP1_MPU_YM_ERR_SRC                        0x00007FFF  /* DSP1_MPU_YM_ERR_SRC - [14:0] */
#define CS47L63_DSP1_MPU_YM_ERR_SRC_MASK                   0x00007FFF  /* DSP1_MPU_YM_ERR_SRC - [14:0] */
#define CS47L63_DSP1_MPU_YM_ERR_SRC_SHIFT                           0  /* DSP1_MPU_YM_ERR_SRC - [14:0] */
#define CS47L63_DSP1_MPU_YM_ERR_SRC_WIDTH                          15  /* DSP1_MPU_YM_ERR_SRC - [14:0] */

/*
 * R1369 (0x2BC3110) - DSP1_MPU_PM_VIO_ADDR
 */
#define CS47L63_DSP1_MPU_PM_VIO_ADDR_MASK                  0x001FFFFF  /* DSP1_MPU_PM_VIO_ADDR - [20:0] */
#define CS47L63_DSP1_MPU_PM_VIO_ADDR_SHIFT                          0  /* DSP1_MPU_PM_VIO_ADDR - [20:0] */
#define CS47L63_DSP1_MPU_PM_VIO_ADDR_WIDTH                         21  /* DSP1_MPU_PM_VIO_ADDR - [20:0] */

/*
 * R1370 (0x2BC3114) - DSP1_MPU_PM_VIO_STATUS
 */
#define CS47L63_DSP1_MPU_PM_ERR                            0x00010000  /* DSP1_MPU_PM_ERR */
#define CS47L63_DSP1_MPU_PM_ERR_MASK                       0x00010000  /* DSP1_MPU_PM_ERR */
#define CS47L63_DSP1_MPU_PM_ERR_SHIFT                              16  /* DSP1_MPU_PM_ERR */
#define CS47L63_DSP1_MPU_PM_ERR_WIDTH                               1  /* DSP1_MPU_PM_ERR */
#define CS47L63_DSP1_MPU_PM_ERR_WR                         0x00008000  /* DSP1_MPU_PM_ERR_WR */
#define CS47L63_DSP1_MPU_PM_ERR_WR_MASK                    0x00008000  /* DSP1_MPU_PM_ERR_WR */
#define CS47L63_DSP1_MPU_PM_ERR_WR_SHIFT                           15  /* DSP1_MPU_PM_ERR_WR */
#define CS47L63_DSP1_MPU_PM_ERR_WR_WIDTH                            1  /* DSP1_MPU_PM_ERR_WR */
#define CS47L63_DSP1_MPU_PM_ERR_SRC                        0x00007FFF  /* DSP1_MPU_PM_ERR_SRC - [14:0] */
#define CS47L63_DSP1_MPU_PM_ERR_SRC_MASK                   0x00007FFF  /* DSP1_MPU_PM_ERR_SRC - [14:0] */
#define CS47L63_DSP1_MPU_PM_ERR_SRC_SHIFT                           0  /* DSP1_MPU_PM_ERR_SRC - [14:0] */
#define CS47L63_DSP1_MPU_PM_ERR_SRC_WIDTH                          15  /* DSP1_MPU_PM_ERR_SRC - [14:0] */

/*
 * R1371 (0x2BC3140) - DSP1_MPU_LOCK_CONFIG
 */
#define CS47L63_DSP1_MPU_LOCK_STATE                        0x00C00000  /* DSP1_MPU_LOCK_STATE - [23:22] */
#define CS47L63_DSP1_MPU_LOCK_STATE_MASK                   0x00C00000  /* DSP1_MPU_LOCK_STATE - [23:22] */
#define CS47L63_DSP1_MPU_LOCK_STATE_SHIFT                          22  /* DSP1_MPU_LOCK_STATE - [23:22] */
#define CS47L63_DSP1_MPU_LOCK_STATE_WIDTH                           2  /* DSP1_MPU_LOCK_STATE - [23:22] */
#define CS47L63_DSP1_MPU_LOCK_CTRL                         0x0000FFFF  /* DSP1_MPU_LOCK_CTRL - [15:0] */
#define CS47L63_DSP1_MPU_LOCK_CTRL_MASK                    0x0000FFFF  /* DSP1_MPU_LOCK_CTRL - [15:0] */
#define CS47L63_DSP1_MPU_LOCK_CTRL_SHIFT                            0  /* DSP1_MPU_LOCK_CTRL - [15:0] */
#define CS47L63_DSP1_MPU_LOCK_CTRL_WIDTH                           16  /* DSP1_MPU_LOCK_CTRL - [15:0] */

/*
 * R1372 (0x2BC3180) - DSP1_MPU_WDT_RESET_CONTROL
 */
#define CS47L63_DSP1_MPU_WDT_STATE                         0x00C00000  /* DSP1_MPU_WDT_STATE - [23:22] */
#define CS47L63_DSP1_MPU_WDT_STATE_MASK                    0x00C00000  /* DSP1_MPU_WDT_STATE - [23:22] */
#define CS47L63_DSP1_MPU_WDT_STATE_SHIFT                           22  /* DSP1_MPU_WDT_STATE - [23:22] */
#define CS47L63_DSP1_MPU_WDT_STATE_WIDTH                            2  /* DSP1_MPU_WDT_STATE - [23:22] */
#define CS47L63_DSP1_MPU_WDT_RESET                         0x0000FFFF  /* DSP1_MPU_WDT_RESET - [15:0] */
#define CS47L63_DSP1_MPU_WDT_RESET_MASK                    0x0000FFFF  /* DSP1_MPU_WDT_RESET - [15:0] */
#define CS47L63_DSP1_MPU_WDT_RESET_SHIFT                            0  /* DSP1_MPU_WDT_RESET - [15:0] */
#define CS47L63_DSP1_MPU_WDT_RESET_WIDTH                           16  /* DSP1_MPU_WDT_RESET - [15:0] */

/*
 * R1464 (0x2BC7000) - DSP1_WDT_CONTROL
 */
#define CS47L63_DSP1_WDT_TIMEOUT_THR                       0x001F0000  /* DSP1_WDT_TIMEOUT_THR - [20:16] */
#define CS47L63_DSP1_WDT_TIMEOUT_THR_MASK                  0x001F0000  /* DSP1_WDT_TIMEOUT_THR - [20:16] */
#define CS47L63_DSP1_WDT_TIMEOUT_THR_SHIFT                         16  /* DSP1_WDT_TIMEOUT_THR - [20:16] */
#define CS47L63_DSP1_WDT_TIMEOUT_THR_WIDTH                          5  /* DSP1_WDT_TIMEOUT_THR - [20:16] */
#define CS47L63_DSP1_WDT_WARN_THR                          0x00001F00  /* DSP1_WDT_WARN_THR - [12:8] */
#define CS47L63_DSP1_WDT_WARN_THR_MASK                     0x00001F00  /* DSP1_WDT_WARN_THR - [12:8] */
#define CS47L63_DSP1_WDT_WARN_THR_SHIFT                             8  /* DSP1_WDT_WARN_THR - [12:8] */
#define CS47L63_DSP1_WDT_WARN_THR_WIDTH                             5  /* DSP1_WDT_WARN_THR - [12:8] */
#define CS47L63_DSP1_WDT_EN                                0x00000001  /* DSP1_WDT_EN */
#define CS47L63_DSP1_WDT_EN_MASK                           0x00000001  /* DSP1_WDT_EN */
#define CS47L63_DSP1_WDT_EN_SHIFT                                   0  /* DSP1_WDT_EN */
#define CS47L63_DSP1_WDT_EN_WIDTH                                   1  /* DSP1_WDT_EN */

/*
 * R1465 (0x2BC7008) - DSP1_WDT_STATUS
 */
#define CS47L63_DSP1_WDT_TIMEOUT_STS                       0x00000002  /* DSP1_WDT_TIMEOUT_STS */
#define CS47L63_DSP1_WDT_TIMEOUT_STS_MASK                  0x00000002  /* DSP1_WDT_TIMEOUT_STS */
#define CS47L63_DSP1_WDT_TIMEOUT_STS_SHIFT                          1  /* DSP1_WDT_TIMEOUT_STS */
#define CS47L63_DSP1_WDT_TIMEOUT_STS_WIDTH                          1  /* DSP1_WDT_TIMEOUT_STS */
#define CS47L63_DSP1_WDT_WARN_STS                          0x00000001  /* DSP1_WDT_WARN_STS */
#define CS47L63_DSP1_WDT_WARN_STS_MASK                     0x00000001  /* DSP1_WDT_WARN_STS */
#define CS47L63_DSP1_WDT_WARN_STS_SHIFT                             0  /* DSP1_WDT_WARN_STS */
#define CS47L63_DSP1_WDT_WARN_STS_WIDTH                             1  /* DSP1_WDT_WARN_STS */

/*
 * R1563 (0x2C00000) - DSP1_YMEM_PACKED_0
 */
#define CS47L63_DSP1_YM_P_1                                0xFF000000  /* DSP1_YM_P_1 - [31:24] */
#define CS47L63_DSP1_YM_P_1_MASK                           0xFF000000  /* DSP1_YM_P_1 - [31:24] */
#define CS47L63_DSP1_YM_P_1_SHIFT                                  24  /* DSP1_YM_P_1 - [31:24] */
#define CS47L63_DSP1_YM_P_1_WIDTH                                   8  /* DSP1_YM_P_1 - [31:24] */
#define CS47L63_DSP1_YM_P_START                            0x00FFFFFF  /* DSP1_YM_P_START - [23:0] */
#define CS47L63_DSP1_YM_P_START_MASK                       0x00FFFFFF  /* DSP1_YM_P_START - [23:0] */
#define CS47L63_DSP1_YM_P_START_SHIFT                               0  /* DSP1_YM_P_START - [23:0] */
#define CS47L63_DSP1_YM_P_START_WIDTH                              24  /* DSP1_YM_P_START - [23:0] */

/*
 * R1564 (0x2C00004) - DSP1_YMEM_PACKED_1
 */
#define CS47L63_DSP1_YM_P_2                                0xFFFF0000  /* DSP1_YM_P_2 - [31:16] */
#define CS47L63_DSP1_YM_P_2_MASK                           0xFFFF0000  /* DSP1_YM_P_2 - [31:16] */
#define CS47L63_DSP1_YM_P_2_SHIFT                                  16  /* DSP1_YM_P_2 - [31:16] */
#define CS47L63_DSP1_YM_P_2_WIDTH                                  16  /* DSP1_YM_P_2 - [31:16] */
#define CS47L63_DSP1_YM_P_1_23_8                           0x0000FFFF  /* DSP1_YM_P_1_23_8 - [15:0] */
#define CS47L63_DSP1_YM_P_1_23_8_MASK                      0x0000FFFF  /* DSP1_YM_P_1_23_8 - [15:0] */
#define CS47L63_DSP1_YM_P_1_23_8_SHIFT                              0  /* DSP1_YM_P_1_23_8 - [15:0] */
#define CS47L63_DSP1_YM_P_1_23_8_WIDTH                             16  /* DSP1_YM_P_1_23_8 - [15:0] */

/*
 * R1565 (0x2C00008) - DSP1_YMEM_PACKED_2
 */
#define CS47L63_DSP1_YM_P_3                                0xFFFFFF00  /* DSP1_YM_P_3 - [31:8] */
#define CS47L63_DSP1_YM_P_3_MASK                           0xFFFFFF00  /* DSP1_YM_P_3 - [31:8] */
#define CS47L63_DSP1_YM_P_3_SHIFT                                   8  /* DSP1_YM_P_3 - [31:8] */
#define CS47L63_DSP1_YM_P_3_WIDTH                                  24  /* DSP1_YM_P_3 - [31:8] */
#define CS47L63_DSP1_YM_P_2_23_16                          0x000000FF  /* DSP1_YM_P_2_23_16 - [7:0] */
#define CS47L63_DSP1_YM_P_2_23_16_MASK                     0x000000FF  /* DSP1_YM_P_2_23_16 - [7:0] */
#define CS47L63_DSP1_YM_P_2_23_16_SHIFT                             0  /* DSP1_YM_P_2_23_16 - [7:0] */
#define CS47L63_DSP1_YM_P_2_23_16_WIDTH                             8  /* DSP1_YM_P_2_23_16 - [7:0] */

/*
 * R1566 (0x2C23FE8) - DSP1_YMEM_PACKED_36858
 */
#define CS47L63_DSP1_YM_P_24571                            0xFF000000  /* DSP1_YM_P_24571 - [31:24] */
#define CS47L63_DSP1_YM_P_24571_MASK                       0xFF000000  /* DSP1_YM_P_24571 - [31:24] */
#define CS47L63_DSP1_YM_P_24571_SHIFT                              24  /* DSP1_YM_P_24571 - [31:24] */
#define CS47L63_DSP1_YM_P_24571_WIDTH                               8  /* DSP1_YM_P_24571 - [31:24] */
#define CS47L63_DSP1_YM_P_24570                            0x00FFFFFF  /* DSP1_YM_P_24570 - [23:0] */
#define CS47L63_DSP1_YM_P_24570_MASK                       0x00FFFFFF  /* DSP1_YM_P_24570 - [23:0] */
#define CS47L63_DSP1_YM_P_24570_SHIFT                               0  /* DSP1_YM_P_24570 - [23:0] */
#define CS47L63_DSP1_YM_P_24570_WIDTH                              24  /* DSP1_YM_P_24570 - [23:0] */

/*
 * R1567 (0x2C23FEC) - DSP1_YMEM_PACKED_36859
 */
#define CS47L63_DSP1_YM_P_24572                            0xFFFF0000  /* DSP1_YM_P_24572 - [31:16] */
#define CS47L63_DSP1_YM_P_24572_MASK                       0xFFFF0000  /* DSP1_YM_P_24572 - [31:16] */
#define CS47L63_DSP1_YM_P_24572_SHIFT                              16  /* DSP1_YM_P_24572 - [31:16] */
#define CS47L63_DSP1_YM_P_24572_WIDTH                              16  /* DSP1_YM_P_24572 - [31:16] */
#define CS47L63_DSP1_YM_P_24571_23_8                       0x0000FFFF  /* DSP1_YM_P_24571_23_8 - [15:0] */
#define CS47L63_DSP1_YM_P_24571_23_8_MASK                  0x0000FFFF  /* DSP1_YM_P_24571_23_8 - [15:0] */
#define CS47L63_DSP1_YM_P_24571_23_8_SHIFT                          0  /* DSP1_YM_P_24571_23_8 - [15:0] */
#define CS47L63_DSP1_YM_P_24571_23_8_WIDTH                         16  /* DSP1_YM_P_24571_23_8 - [15:0] */

/*
 * R1568 (0x2C23FF0) - DSP1_YMEM_PACKED_36860
 */
#define CS47L63_DSP1_YM_P_END                              0xFFFFFF00  /* DSP1_YM_P_END - [31:8] */
#define CS47L63_DSP1_YM_P_END_MASK                         0xFFFFFF00  /* DSP1_YM_P_END - [31:8] */
#define CS47L63_DSP1_YM_P_END_SHIFT                                 8  /* DSP1_YM_P_END - [31:8] */
#define CS47L63_DSP1_YM_P_END_WIDTH                                24  /* DSP1_YM_P_END - [31:8] */
#define CS47L63_DSP1_YM_P_24572_23_16                      0x000000FF  /* DSP1_YM_P_24572_23_16 - [7:0] */
#define CS47L63_DSP1_YM_P_24572_23_16_MASK                 0x000000FF  /* DSP1_YM_P_24572_23_16 - [7:0] */
#define CS47L63_DSP1_YM_P_24572_23_16_SHIFT                         0  /* DSP1_YM_P_24572_23_16 - [7:0] */
#define CS47L63_DSP1_YM_P_24572_23_16_WIDTH                         8  /* DSP1_YM_P_24572_23_16 - [7:0] */

/*
 * R1569 (0x3000000) - DSP1_YMEM_UNPACKED32_0
 */
#define CS47L63_DSP1_YM_UP32_START_MASK                    0xFFFFFFFF  /* DSP1_YM_UP32_START - [31:0] */
#define CS47L63_DSP1_YM_UP32_START_SHIFT                            0  /* DSP1_YM_UP32_START - [31:0] */
#define CS47L63_DSP1_YM_UP32_START_WIDTH                           32  /* DSP1_YM_UP32_START - [31:0] */

/*
 * R1570 (0x3000004) - DSP1_YMEM_UNPACKED32_1
 */
#define CS47L63_DSP1_YM_UP32_1_47_16_MASK                  0xFFFFFFFF  /* DSP1_YM_UP32_1_47_16 - [31:0] */
#define CS47L63_DSP1_YM_UP32_1_47_16_SHIFT                          0  /* DSP1_YM_UP32_1_47_16 - [31:0] */
#define CS47L63_DSP1_YM_UP32_1_47_16_WIDTH                         32  /* DSP1_YM_UP32_1_47_16 - [31:0] */

/*
 * R1571 (0x3017FF4) - DSP1_YMEM_UNPACKED32_24573
 */
#define CS47L63_DSP1_YM_UP32_24573_47_16_MASK              0xFFFFFFFF  /* DSP1_YM_UP32_24573_47_16 - [31:0] */
#define CS47L63_DSP1_YM_UP32_24573_47_16_SHIFT                      0  /* DSP1_YM_UP32_24573_47_16 - [31:0] */
#define CS47L63_DSP1_YM_UP32_24573_47_16_WIDTH                     32  /* DSP1_YM_UP32_24573_47_16 - [31:0] */

/*
 * R1572 (0x3017FF8) - DSP1_YMEM_UNPACKED32_24574
 */
#define CS47L63_DSP1_YM_UP32_END_MASK                      0xFFFFFFFF  /* DSP1_YM_UP32_END - [31:0] */
#define CS47L63_DSP1_YM_UP32_END_SHIFT                              0  /* DSP1_YM_UP32_END - [31:0] */
#define CS47L63_DSP1_YM_UP32_END_WIDTH                             32  /* DSP1_YM_UP32_END - [31:0] */

/*
 * R1573 (0x3400000) - DSP1_YMEM_UNPACKED24_0
 */
#define CS47L63_DSP1_YM_UP24_START_MASK                    0x00FFFFFF  /* DSP1_YM_UP24_START - [23:0] */
#define CS47L63_DSP1_YM_UP24_START_SHIFT                            0  /* DSP1_YM_UP24_START - [23:0] */
#define CS47L63_DSP1_YM_UP24_START_WIDTH                           24  /* DSP1_YM_UP24_START - [23:0] */

/*
 * R1574 (0x3400004) - DSP1_YMEM_UNPACKED24_1
 */
#define CS47L63_DSP1_YM_UP24_0_47_24_MASK                  0x00FFFFFF  /* DSP1_YM_UP24_0_47_24 - [23:0] */
#define CS47L63_DSP1_YM_UP24_0_47_24_SHIFT                          0  /* DSP1_YM_UP24_0_47_24 - [23:0] */
#define CS47L63_DSP1_YM_UP24_0_47_24_WIDTH                         24  /* DSP1_YM_UP24_0_47_24 - [23:0] */

/*
 * R1575 (0x3400008) - DSP1_YMEM_UNPACKED24_2
 */
#define CS47L63_DSP1_YM_UP24_1_MASK                        0x00FFFFFF  /* DSP1_YM_UP24_1 - [23:0] */
#define CS47L63_DSP1_YM_UP24_1_SHIFT                                0  /* DSP1_YM_UP24_1 - [23:0] */
#define CS47L63_DSP1_YM_UP24_1_WIDTH                               24  /* DSP1_YM_UP24_1 - [23:0] */

/*
 * R1576 (0x340000C) - DSP1_YMEM_UNPACKED24_3
 */
#define CS47L63_DSP1_YM_UP24_1_47_24_MASK                  0x00FFFFFF  /* DSP1_YM_UP24_1_47_24 - [23:0] */
#define CS47L63_DSP1_YM_UP24_1_47_24_SHIFT                          0  /* DSP1_YM_UP24_1_47_24 - [23:0] */
#define CS47L63_DSP1_YM_UP24_1_47_24_WIDTH                         24  /* DSP1_YM_UP24_1_47_24 - [23:0] */

/*
 * R1577 (0x342FFE8) - DSP1_YMEM_UNPACKED24_49146
 */
#define CS47L63_DSP1_YM_UP24_24573_MASK                    0x00FFFFFF  /* DSP1_YM_UP24_24573 - [23:0] */
#define CS47L63_DSP1_YM_UP24_24573_SHIFT                            0  /* DSP1_YM_UP24_24573 - [23:0] */
#define CS47L63_DSP1_YM_UP24_24573_WIDTH                           24  /* DSP1_YM_UP24_24573 - [23:0] */

/*
 * R1578 (0x342FFEC) - DSP1_YMEM_UNPACKED24_49147
 */
#define CS47L63_DSP1_YM_UP24_24573_47_24_MASK              0x00FFFFFF  /* DSP1_YM_UP24_24573_47_24 - [23:0] */
#define CS47L63_DSP1_YM_UP24_24573_47_24_SHIFT                      0  /* DSP1_YM_UP24_24573_47_24 - [23:0] */
#define CS47L63_DSP1_YM_UP24_24573_47_24_WIDTH                     24  /* DSP1_YM_UP24_24573_47_24 - [23:0] */

/*
 * R1579 (0x342FFF0) - DSP1_YMEM_UNPACKED24_49148
 */
#define CS47L63_DSP1_YM_UP24_24574_MASK                    0x00FFFFFF  /* DSP1_YM_UP24_24574 - [23:0] */
#define CS47L63_DSP1_YM_UP24_24574_SHIFT                            0  /* DSP1_YM_UP24_24574 - [23:0] */
#define CS47L63_DSP1_YM_UP24_24574_WIDTH                           24  /* DSP1_YM_UP24_24574 - [23:0] */

/*
 * R1580 (0x342FFF4) - DSP1_YMEM_UNPACKED24_49149
 */
#define CS47L63_DSP1_YM_UP24_END_MASK                      0x00FFFFFF  /* DSP1_YM_UP24_END - [23:0] */
#define CS47L63_DSP1_YM_UP24_END_SHIFT                              0  /* DSP1_YM_UP24_END - [23:0] */
#define CS47L63_DSP1_YM_UP24_END_WIDTH                             24  /* DSP1_YM_UP24_END - [23:0] */

/*
 * R1581 (0x3800000) - DSP1_PMEM_0
 */
#define CS47L63_DSP1_PM_START_MASK                         0xFFFFFFFF  /* DSP1_PM_START - [31:0] */
#define CS47L63_DSP1_PM_START_SHIFT                                 0  /* DSP1_PM_START - [31:0] */
#define CS47L63_DSP1_PM_START_WIDTH                                32  /* DSP1_PM_START - [31:0] */

/*
 * R1582 (0x3800004) - DSP1_PMEM_1
 */
#define CS47L63_DSP1_PM_1                                  0xFFFFFF00  /* DSP1_PM_1 - [31:8] */
#define CS47L63_DSP1_PM_1_MASK                             0xFFFFFF00  /* DSP1_PM_1 - [31:8] */
#define CS47L63_DSP1_PM_1_SHIFT                                     8  /* DSP1_PM_1 - [31:8] */
#define CS47L63_DSP1_PM_1_WIDTH                                    24  /* DSP1_PM_1 - [31:8] */
#define CS47L63_DSP1_PM_0_39_32                            0x000000FF  /* DSP1_PM_0_39_32 - [7:0] */
#define CS47L63_DSP1_PM_0_39_32_MASK                       0x000000FF  /* DSP1_PM_0_39_32 - [7:0] */
#define CS47L63_DSP1_PM_0_39_32_SHIFT                               0  /* DSP1_PM_0_39_32 - [7:0] */
#define CS47L63_DSP1_PM_0_39_32_WIDTH                               8  /* DSP1_PM_0_39_32 - [7:0] */

/*
 * R1583 (0x3800008) - DSP1_PMEM_2
 */
#define CS47L63_DSP1_PM_2                                  0xFFFF0000  /* DSP1_PM_2 - [31:16] */
#define CS47L63_DSP1_PM_2_MASK                             0xFFFF0000  /* DSP1_PM_2 - [31:16] */
#define CS47L63_DSP1_PM_2_SHIFT                                    16  /* DSP1_PM_2 - [31:16] */
#define CS47L63_DSP1_PM_2_WIDTH                                    16  /* DSP1_PM_2 - [31:16] */
#define CS47L63_DSP1_PM_1_39_24                            0x0000FFFF  /* DSP1_PM_1_39_24 - [15:0] */
#define CS47L63_DSP1_PM_1_39_24_MASK                       0x0000FFFF  /* DSP1_PM_1_39_24 - [15:0] */
#define CS47L63_DSP1_PM_1_39_24_SHIFT                               0  /* DSP1_PM_1_39_24 - [15:0] */
#define CS47L63_DSP1_PM_1_39_24_WIDTH                              16  /* DSP1_PM_1_39_24 - [15:0] */

/*
 * R1584 (0x380000C) - DSP1_PMEM_3
 */
#define CS47L63_DSP1_PM_3                                  0xFF000000  /* DSP1_PM_3 - [31:24] */
#define CS47L63_DSP1_PM_3_MASK                             0xFF000000  /* DSP1_PM_3 - [31:24] */
#define CS47L63_DSP1_PM_3_SHIFT                                    24  /* DSP1_PM_3 - [31:24] */
#define CS47L63_DSP1_PM_3_WIDTH                                     8  /* DSP1_PM_3 - [31:24] */
#define CS47L63_DSP1_PM_2_39_16                            0x00FFFFFF  /* DSP1_PM_2_39_16 - [23:0] */
#define CS47L63_DSP1_PM_2_39_16_MASK                       0x00FFFFFF  /* DSP1_PM_2_39_16 - [23:0] */
#define CS47L63_DSP1_PM_2_39_16_SHIFT                               0  /* DSP1_PM_2_39_16 - [23:0] */
#define CS47L63_DSP1_PM_2_39_16_WIDTH                              24  /* DSP1_PM_2_39_16 - [23:0] */

/*
 * R1585 (0x3800010) - DSP1_PMEM_4
 */
#define CS47L63_DSP1_PM_3_39_8_MASK                        0xFFFFFFFF  /* DSP1_PM_3_39_8 - [31:0] */
#define CS47L63_DSP1_PM_3_39_8_SHIFT                                0  /* DSP1_PM_3_39_8 - [31:0] */
#define CS47L63_DSP1_PM_3_39_8_WIDTH                               32  /* DSP1_PM_3_39_8 - [31:0] */

/*
 * R1586 (0x3831FD8) - DSP1_PMEM_51190
 */
#define CS47L63_DSP1_PM_40952_MASK                         0xFFFFFFFF  /* DSP1_PM_40952 - [31:0] */
#define CS47L63_DSP1_PM_40952_SHIFT                                 0  /* DSP1_PM_40952 - [31:0] */
#define CS47L63_DSP1_PM_40952_WIDTH                                32  /* DSP1_PM_40952 - [31:0] */

/*
 * R1587 (0x3831FDC) - DSP1_PMEM_51191
 */
#define CS47L63_DSP1_PM_40953                              0xFFFFFF00  /* DSP1_PM_40953 - [31:8] */
#define CS47L63_DSP1_PM_40953_MASK                         0xFFFFFF00  /* DSP1_PM_40953 - [31:8] */
#define CS47L63_DSP1_PM_40953_SHIFT                                 8  /* DSP1_PM_40953 - [31:8] */
#define CS47L63_DSP1_PM_40953_WIDTH                                24  /* DSP1_PM_40953 - [31:8] */
#define CS47L63_DSP1_PM_40952_39_32                        0x000000FF  /* DSP1_PM_40952_39_32 - [7:0] */
#define CS47L63_DSP1_PM_40952_39_32_MASK                   0x000000FF  /* DSP1_PM_40952_39_32 - [7:0] */
#define CS47L63_DSP1_PM_40952_39_32_SHIFT                           0  /* DSP1_PM_40952_39_32 - [7:0] */
#define CS47L63_DSP1_PM_40952_39_32_WIDTH                           8  /* DSP1_PM_40952_39_32 - [7:0] */

/*
 * R1588 (0x3831FE0) - DSP1_PMEM_51192
 */
#define CS47L63_DSP1_PM_40954                              0xFFFF0000  /* DSP1_PM_40954 - [31:16] */
#define CS47L63_DSP1_PM_40954_MASK                         0xFFFF0000  /* DSP1_PM_40954 - [31:16] */
#define CS47L63_DSP1_PM_40954_SHIFT                                16  /* DSP1_PM_40954 - [31:16] */
#define CS47L63_DSP1_PM_40954_WIDTH                                16  /* DSP1_PM_40954 - [31:16] */
#define CS47L63_DSP1_PM_40953_39_24                        0x0000FFFF  /* DSP1_PM_40953_39_24 - [15:0] */
#define CS47L63_DSP1_PM_40953_39_24_MASK                   0x0000FFFF  /* DSP1_PM_40953_39_24 - [15:0] */
#define CS47L63_DSP1_PM_40953_39_24_SHIFT                           0  /* DSP1_PM_40953_39_24 - [15:0] */
#define CS47L63_DSP1_PM_40953_39_24_WIDTH                          16  /* DSP1_PM_40953_39_24 - [15:0] */

/*
 * R1589 (0x3831FE4) - DSP1_PMEM_51193
 */
#define CS47L63_DSP1_PM_40955                              0xFF000000  /* DSP1_PM_40955 - [31:24] */
#define CS47L63_DSP1_PM_40955_MASK                         0xFF000000  /* DSP1_PM_40955 - [31:24] */
#define CS47L63_DSP1_PM_40955_SHIFT                                24  /* DSP1_PM_40955 - [31:24] */
#define CS47L63_DSP1_PM_40955_WIDTH                                 8  /* DSP1_PM_40955 - [31:24] */
#define CS47L63_DSP1_PM_40954_39_16                        0x00FFFFFF  /* DSP1_PM_40954_39_16 - [23:0] */
#define CS47L63_DSP1_PM_40954_39_16_MASK                   0x00FFFFFF  /* DSP1_PM_40954_39_16 - [23:0] */
#define CS47L63_DSP1_PM_40954_39_16_SHIFT                           0  /* DSP1_PM_40954_39_16 - [23:0] */
#define CS47L63_DSP1_PM_40954_39_16_WIDTH                          24  /* DSP1_PM_40954_39_16 - [23:0] */

/*
 * R1590 (0x3831FE8) - DSP1_PMEM_51194
 */
#define CS47L63_DSP1_PM_END_MASK                           0xFFFFFFFF  /* DSP1_PM_END - [31:0] */
#define CS47L63_DSP1_PM_END_SHIFT                                   0  /* DSP1_PM_END - [31:0] */
#define CS47L63_DSP1_PM_END_WIDTH                                  32  /* DSP1_PM_END - [31:0] */

/** @} */

/**********************************************************************************************************************/
#ifdef __cplusplus
}
#endif

#endif // CS47L63_SPEC_H
