var pairs =
{
"hdl":{"attribute":1}
,"clkdelay":{"del0":1,"attribute":1,"string":1,"pin_type":1,"input_vector":1,"signal_name":1,"del1":1,"written":1,"attributes":1,"logical":1,"cell":1}
,"attribute":{"placed":1,"clkdelay":1,"pin_type":1,"load":1}
,"placed":{"platform":1}
,"platform":{"registers":1}
,"registers":{"specifying":1,"themselves":1}
,"specifying":{"cycle":1}
,"cycle":{"stealing":1}
,"stealing":{"map":1}
,"map":{"determine":1}
,"determine":{"proper":1}
,"proper":{"delay":1}
,"delay":{"eclkdel":1}
,"eclkdel":{"clkidel":1}
,"clkidel":{"clkodel":1}
,"clkodel":{"based":1}
,"based":{"clock":1}
,"clock":{"usage":1}
,"usage":{"attributes":1}
,"attributes":{"attached":1,"appear":1,"hdl":1}
,"attached":{"registers":1}
,"related":{"attributes":1}
,"device":{"support":1}
,"latticesc":{"latticexp":1}
,"latticexp":{"latticeecp":1}
,"vhdl":{"syntax":1,"example":1}
,"string":{"attribute":1}
,"pin_type":{"signal":1,"clkdelay":1,"synthesis":1}
,"signal":{"signal_name":1,"del0":1}
,"example":{"code":1,"clkdelay":1}
,"input_vector":{"signal":1}
,"verilog":{"syntax":1,"example":1}
,"syntax":{"precision":1,"synplify":1}
,"pragma":{"attribute":1}
,"code":{"precision":1,"synplify":1}
,"load":{"clkdelay":1,"synthesis":1}
,"pintype":{"pin_type":1}
,"synthesis":{"clkdelay":1}
,"input":{"load":1}
,"written":{"preference":1}
,"preference":{".prf":1,"file":1,"post-map":1}
,".prf":{"file":1}
,"appear":{"written":1}
,"file":{"clkdelay":1}
,"logical":{"preference":1}
,"post-map":{"phase":1}
,"cell":{"clkdelay0":1}
,"clkdelay0":{"del0":1}
,"adding":{"fpga":1}
,"fpga":{"attributes":1}
}
;Search.control.loadWordPairs(pairs);
