# RISC-V

This repo is just my attempt to realize a Non-Pipelined RISC-V processor with
support for the RV32I 2.1 ISA. Using Verilator to Simulate Processor. In the
future, will connect to McPat to get cycle accurate Power Metrics.
