Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 27 19:31:35 2022
| Host         : UL-22 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dgn_wrapper_timing_summary_routed.rpt -pb dgn_wrapper_timing_summary_routed.pb -rpx dgn_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dgn_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.206    -1435.350                    589                 1282        0.059        0.000                      0                 1282        2.000        0.000                       0                   350  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
sys_clk                   {0.000 4.000}        8.000           125.000         
  clk_out1_dgn_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_out2_dgn_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out3_dgn_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_dgn_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_dgn_clk_wiz_0       -5.206      -97.392                     29                  550        0.059        0.000                      0                  550        4.020        0.000                       0                   240  
  clk_out2_dgn_clk_wiz_0       15.983        0.000                      0                  148        0.169        0.000                      0                  148        9.500        0.000                       0                    72  
  clk_out3_dgn_clk_wiz_0                                                                                                                                                    5.108        0.000                       0                    34  
  clkfbout_dgn_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_dgn_clk_wiz_0  clk_out1_dgn_clk_wiz_0        7.145        0.000                      0                   10        0.135        0.000                      0                   10  
clk_out1_dgn_clk_wiz_0  clk_out3_dgn_clk_wiz_0       -3.338     -384.005                    296                  296        0.069        0.000                      0                  296  
clk_out2_dgn_clk_wiz_0  clk_out3_dgn_clk_wiz_0       -4.179     -953.952                    264                  264        0.300        0.000                      0                  264  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_out1_dgn_clk_wiz_0  clk_out2_dgn_clk_wiz_0        5.904        0.000                      0                   23        0.444        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dgn_clk_wiz_0
  To Clock:  clk_out1_dgn_clk_wiz_0

Setup :           29  Failing Endpoints,  Worst Slack       -5.206ns,  Total Violation      -97.392ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.206ns  (required time - arrival time)
  Source:                 dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.014ns  (logic 11.770ns (78.391%)  route 3.245ns (21.609%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.763    -0.630    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.379 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[13]
                         net (fo=1, routed)           0.943     4.322    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_92
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.358 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.360    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.878 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.908    10.786    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.910 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.910    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/S[2]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.308 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.308    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.530 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry__0/O[0]
                         net (fo=3, routed)           0.823    12.353    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0_n_22
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.299    12.652 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.652    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/gen_no_arbiter.m_amesg_i_reg[24]_0[1]
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.185 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.185    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.302 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.302    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__5_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.521 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__6/O[0]
                         net (fo=1, routed)           0.568    14.089    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X17Y15         LUT3 (Prop_lut3_I2_O)        0.295    14.384 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    14.384    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X17Y15         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.497     8.631    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X17Y15         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.588     9.219    
                         clock uncertainty           -0.072     9.148    
    SLICE_X17Y15         FDRE (Setup_fdre_C_D)        0.031     9.179    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                 -5.206    

Slack (VIOLATED) :        -5.088ns  (required time - arrival time)
  Source:                 dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.898ns  (logic 11.653ns (78.221%)  route 3.245ns (21.779%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.763    -0.630    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.379 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[13]
                         net (fo=1, routed)           0.943     4.322    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_92
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.358 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.360    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.878 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.908    10.786    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.910 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.910    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/S[2]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.308 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.308    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.530 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry__0/O[0]
                         net (fo=3, routed)           0.823    12.353    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0_n_22
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.299    12.652 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.652    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/gen_no_arbiter.m_amesg_i_reg[24]_0[1]
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.185 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.185    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.404 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.568    13.972    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X17Y14         LUT3 (Prop_lut3_I2_O)        0.295    14.267 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    14.267    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X17Y14         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.498     8.632    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X17Y14         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.220    
                         clock uncertainty           -0.072     9.149    
    SLICE_X17Y14         FDRE (Setup_fdre_C_D)        0.031     9.180    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                 -5.088    

Slack (VIOLATED) :        -4.969ns  (required time - arrival time)
  Source:                 dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.784ns  (logic 11.761ns (79.553%)  route 3.023ns (20.447%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.763    -0.630    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.379 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[13]
                         net (fo=1, routed)           0.943     4.322    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_92
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.358 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.360    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.878 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.908    10.786    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.910 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.910    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/S[2]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.308 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.308    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.530 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry__0/O[0]
                         net (fo=3, routed)           0.823    12.353    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0_n_22
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.299    12.652 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.652    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/gen_no_arbiter.m_amesg_i_reg[24]_0[1]
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.185 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.185    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.500 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__5/O[3]
                         net (fo=1, routed)           0.347    13.847    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X11Y14         LUT3 (Prop_lut3_I2_O)        0.307    14.154 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    14.154    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X11Y14         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.505     8.639    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y14         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.029     9.185    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                 -4.969    

Slack (VIOLATED) :        -4.926ns  (required time - arrival time)
  Source:                 dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.744ns  (logic 11.768ns (79.814%)  route 2.976ns (20.186%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.763    -0.630    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.379 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[13]
                         net (fo=1, routed)           0.943     4.322    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_92
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.358 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.360    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.878 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.908    10.786    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.910 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.910    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/S[2]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.308 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.308    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.530 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry__0/O[0]
                         net (fo=3, routed)           0.823    12.353    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0_n_22
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.299    12.652 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.652    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/gen_no_arbiter.m_amesg_i_reg[24]_0[1]
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.185 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.185    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.508 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__5/O[1]
                         net (fo=1, routed)           0.300    13.808    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X11Y14         LUT3 (Prop_lut3_I2_O)        0.306    14.114 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    14.114    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X11Y14         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.505     8.639    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y14         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.032     9.188    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                 -4.926    

Slack (VIOLATED) :        -4.834ns  (required time - arrival time)
  Source:                 dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.651ns  (logic 11.679ns (79.716%)  route 2.972ns (20.284%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.763    -0.630    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.379 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[13]
                         net (fo=1, routed)           0.943     4.322    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_92
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.358 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.360    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.878 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.908    10.786    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.910 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.910    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/S[2]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.308 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.308    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.530 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry__0/O[0]
                         net (fo=3, routed)           0.823    12.353    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0_n_22
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.299    12.652 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.652    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/gen_no_arbiter.m_amesg_i_reg[24]_0[1]
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.185 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.185    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.424 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__5/O[2]
                         net (fo=1, routed)           0.296    13.719    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X11Y14         LUT3 (Prop_lut3_I2_O)        0.301    14.020 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    14.020    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X11Y14         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.505     8.639    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y14         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.031     9.187    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                         -14.020    
  -------------------------------------------------------------------
                         slack                                 -4.834    

Slack (VIOLATED) :        -4.764ns  (required time - arrival time)
  Source:                 dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.579ns  (logic 11.556ns (79.266%)  route 3.023ns (20.734%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.763    -0.630    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.379 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[13]
                         net (fo=1, routed)           0.943     4.322    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_92
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.358 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.360    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.878 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.908    10.786    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.910 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.910    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/S[2]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.308 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.308    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.530 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry__0/O[0]
                         net (fo=3, routed)           0.823    12.353    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0_n_22
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.299    12.652 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.652    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/gen_no_arbiter.m_amesg_i_reg[24]_0[1]
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.295 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4/O[3]
                         net (fo=1, routed)           0.347    13.642    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.307    13.949 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    13.949    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X11Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.505     8.639    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.029     9.185    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                         -13.949    
  -------------------------------------------------------------------
                         slack                                 -4.764    

Slack (VIOLATED) :        -4.640ns  (required time - arrival time)
  Source:                 dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.457ns  (logic 11.485ns (79.444%)  route 2.972ns (20.556%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.763    -0.630    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.379 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[13]
                         net (fo=1, routed)           0.943     4.322    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_92
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.358 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.360    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.878 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.908    10.786    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.910 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.910    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/S[2]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.308 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.308    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.530 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry__0/O[0]
                         net (fo=3, routed)           0.823    12.353    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0_n_22
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.299    12.652 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.652    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/gen_no_arbiter.m_amesg_i_reg[24]_0[1]
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.230 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.296    13.525    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.301    13.826 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    13.826    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X11Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.505     8.639    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.031     9.187    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                 -4.640    

Slack (VIOLATED) :        -4.485ns  (required time - arrival time)
  Source:                 dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.302ns  (logic 11.574ns (80.927%)  route 2.728ns (19.073%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.763    -0.630    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.379 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[13]
                         net (fo=1, routed)           0.943     4.322    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_92
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.358 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.360    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.878 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.648    10.525    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.649 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.649    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/S[1]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.229 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry/O[2]
                         net (fo=3, routed)           0.840    12.069    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0_n_16
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.302    12.371 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.371    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/gen_no_arbiter.m_amesg_i_reg[20]_0[3]
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.747 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.747    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__3_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.070 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4/O[1]
                         net (fo=1, routed)           0.295    13.365    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.306    13.671 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000    13.671    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X11Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.505     8.639    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.031     9.187    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                         -13.671    
  -------------------------------------------------------------------
                         slack                                 -4.485    

Slack (VIOLATED) :        -4.420ns  (required time - arrival time)
  Source:                 dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 11.459ns (80.482%)  route 2.779ns (19.518%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 8.639 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.763    -0.630    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.379 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[13]
                         net (fo=1, routed)           0.943     4.322    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_92
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.358 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.360    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.878 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.648    10.525    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.649 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.649    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/S[1]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.229 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry/O[2]
                         net (fo=3, routed)           0.840    12.069    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0_n_16
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.302    12.371 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.371    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/gen_no_arbiter.m_amesg_i_reg[20]_0[3]
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.747 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.747    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__3_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.966 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.346    13.313    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.295    13.608 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000    13.608    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X11Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.505     8.639    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.588     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X11Y13         FDRE (Setup_fdre_C_D)        0.032     9.188    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                         -13.608    
  -------------------------------------------------------------------
                         slack                                 -4.420    

Slack (VIOLATED) :        -4.089ns  (required time - arrival time)
  Source:                 dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.907ns  (logic 11.131ns (80.038%)  route 2.776ns (19.962%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.763    -0.630    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.379 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/P[13]
                         net (fo=1, routed)           0.943     4.322    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4_n_92
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.358 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.360    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.878 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.648    10.525    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124    10.649 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.649    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/S[1]
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.229 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R3_carry/O[2]
                         net (fo=3, routed)           0.840    12.069    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0_n_16
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.302    12.371 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.371    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/gen_no_arbiter.m_amesg_i_reg[20]_0[3]
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.626 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/R1__0_carry__3/O[3]
                         net (fo=1, routed)           0.344    12.970    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[19]
    SLICE_X11Y12         LUT3 (Prop_lut3_I2_O)        0.307    13.277 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000    13.277    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[20]
    SLICE_X11Y12         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.506     8.640    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y12         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism              0.588     9.228    
                         clock uncertainty           -0.072     9.157    
    SLICE_X11Y12         FDRE (Setup_fdre_C_D)        0.031     9.188    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                 -4.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.175%)  route 0.249ns (63.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.564    -0.531    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X17Y9          FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=2, routed)           0.249    -0.141    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_awaddr[4]
    SLICE_X25Y8          FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.829    -0.768    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y8          FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[4]_replica/C
                         clock pessimism              0.498    -0.270    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.070    -0.200    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[4]_replica
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/scan_line_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/scan_line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.959%)  route 0.236ns (53.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.562    -0.533    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X20Y5          FDRE                                         r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/scan_line_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/scan_line_reg[0]/Q
                         net (fo=9, routed)           0.236    -0.133    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/scan_line_reg_n_0_[0]
    SLICE_X22Y6          LUT2 (Prop_lut2_I1_O)        0.045    -0.088 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/scan_line[1]_i_1/O
                         net (fo=3, routed)           0.000    -0.088    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/scan_line[1]
    SLICE_X22Y6          FDRE                                         r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/scan_line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.830    -0.767    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X22Y6          FDRE                                         r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/scan_line_reg[1]/C
                         clock pessimism              0.498    -0.269    
    SLICE_X22Y6          FDRE (Hold_fdre_C_D)         0.091    -0.178    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/scan_line_reg[1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.555    -0.540    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y21         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.343    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X31Y21         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.821    -0.776    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y21         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.540    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.075    -0.465    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.846%)  route 0.293ns (61.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X22Y14         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/Q
                         net (fo=4, routed)           0.293    -0.103    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[48]_0[30]
    SLICE_X21Y13         LUT6 (Prop_lut6_I3_O)        0.045    -0.058 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot0[2]
    SLICE_X21Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.827    -0.770    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X21Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/C
                         clock pessimism              0.498    -0.272    
    SLICE_X21Y13         FDRE (Hold_fdre_C_D)         0.092    -0.180    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X25Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/Q
                         net (fo=3, routed)           0.075    -0.320    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_arready[2]
    SLICE_X24Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.275 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.275    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X24Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.825    -0.772    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X24Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism              0.248    -0.524    
    SLICE_X24Y13         FDRE (Hold_fdre_C_D)         0.121    -0.403    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/mst_exec_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.828%)  route 0.319ns (63.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.561    -0.534    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X25Y9          FDRE                                         r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/mst_exec_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/mst_exec_state_reg[0]/Q
                         net (fo=23, routed)          0.319    -0.074    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/mst_exec_state_reg_n_0_[0]
    SLICE_X21Y9          LUT6 (Prop_lut6_I4_O)        0.045    -0.029 r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char[2]_i_1_n_0
    SLICE_X21Y9          FDRE                                         r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.831    -0.766    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X21Y9          FDRE                                         r  dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char_reg[2]/C
                         clock pessimism              0.498    -0.268    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.092    -0.176    dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/current_char_reg[2]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.954%)  route 0.317ns (63.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X22Y14         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/Q
                         net (fo=4, routed)           0.317    -0.078    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[48]_0[30]
    SLICE_X21Y13         LUT5 (Prop_lut5_I2_O)        0.045    -0.033 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/any_error
    SLICE_X21Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.827    -0.770    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X21Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                         clock pessimism              0.498    -0.272    
    SLICE_X21Y13         FDRE (Hold_fdre_C_D)         0.091    -0.181    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X24Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg[1]/Q
                         net (fo=1, routed)           0.049    -0.324    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aresetn_d_reg_n_0_[1]
    SLICE_X25Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.279 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    -0.279    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_1_n_0
    SLICE_X25Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.825    -0.772    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X25Y13         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                         clock pessimism              0.248    -0.524    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.092    -0.432    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.553    -0.542    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y23         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.322    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X34Y23         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.819    -0.778    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y23         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.542    
    SLICE_X34Y23         FDRE (Hold_fdre_C_D)         0.060    -0.482    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.555    -0.540    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y21         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.314    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_3_out[1]
    SLICE_X31Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.269    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X31Y21         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.821    -0.776    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y21         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.249    -0.527    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.092    -0.435    dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dgn_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0      dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/bram1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y1      dgn_i/manager_0/U0/manager_v1_0_M00_AXI_inst/U0/bram2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   dgn_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y15     dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X24Y12     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y12     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y12     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y12     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_wready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y3       dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y21     dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y21     dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3       dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y5       dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3       dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y5       dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y10     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[12]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y4       dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y8      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[13]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5       dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y21     dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y21     dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y15     dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X24Y12     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y12     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_awready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y12     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_bvalid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y12     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_wready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3       dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y6      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y5       dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dgn_clk_wiz_0
  To Clock:  clk_out2_dgn_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.983ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.890ns (23.767%)  route 2.855ns (76.233%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.669    -0.724    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y16         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.647     0.441    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.565 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.433     0.998    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_4_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.122 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.947     2.069    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.193 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.828     3.021    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.497    18.631    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/C
                         clock pessimism              0.622    19.253    
                         clock uncertainty           -0.080    19.173    
    SLICE_X32Y15         FDRE (Setup_fdre_C_CE)      -0.169    19.004    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                 15.983    

Slack (MET) :             15.983ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.890ns (23.767%)  route 2.855ns (76.233%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.669    -0.724    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y16         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.647     0.441    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.565 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.433     0.998    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_4_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.122 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.947     2.069    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.193 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.828     3.021    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.497    18.631    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
                         clock pessimism              0.622    19.253    
                         clock uncertainty           -0.080    19.173    
    SLICE_X32Y15         FDRE (Setup_fdre_C_CE)      -0.169    19.004    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                 15.983    

Slack (MET) :             15.983ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.890ns (23.767%)  route 2.855ns (76.233%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.669    -0.724    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y16         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.647     0.441    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.565 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.433     0.998    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_4_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.122 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.947     2.069    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.193 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.828     3.021    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.497    18.631    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
                         clock pessimism              0.622    19.253    
                         clock uncertainty           -0.080    19.173    
    SLICE_X32Y15         FDRE (Setup_fdre_C_CE)      -0.169    19.004    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                 15.983    

Slack (MET) :             15.983ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.890ns (23.767%)  route 2.855ns (76.233%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.669    -0.724    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y16         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.647     0.441    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.565 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.433     0.998    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_4_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.122 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.947     2.069    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.193 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.828     3.021    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.497    18.631    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/C
                         clock pessimism              0.622    19.253    
                         clock uncertainty           -0.080    19.173    
    SLICE_X32Y15         FDRE (Setup_fdre_C_CE)      -0.169    19.004    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                 15.983    

Slack (MET) :             16.118ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.766ns (21.648%)  route 2.772ns (78.352%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.676    -0.717    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X34Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.097     0.898    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/Q[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I0_O)        0.124     1.022 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg[9]_i_3/O
                         net (fo=10, routed)          0.862     1.884    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg[9]_i_3_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I2_O)        0.124     2.008 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.813     2.822    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg0
    SLICE_X33Y5          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X33Y5          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[3]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X33Y5          FDCE (Setup_fdce_C_CE)      -0.205    18.940    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                 16.118    

Slack (MET) :             16.154ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.766ns (21.648%)  route 2.772ns (78.352%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.676    -0.717    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X34Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.097     0.898    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/Q[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I0_O)        0.124     1.022 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg[9]_i_3/O
                         net (fo=10, routed)          0.862     1.884    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg[9]_i_3_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I2_O)        0.124     2.008 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.813     2.822    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg0
    SLICE_X32Y5          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y5          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[0]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X32Y5          FDCE (Setup_fdce_C_CE)      -0.169    18.976    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.976    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                 16.154    

Slack (MET) :             16.154ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.766ns (21.648%)  route 2.772ns (78.352%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.676    -0.717    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X34Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.097     0.898    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/Q[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I0_O)        0.124     1.022 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg[9]_i_3/O
                         net (fo=10, routed)          0.862     1.884    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg[9]_i_3_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I2_O)        0.124     2.008 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.813     2.822    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg0
    SLICE_X32Y5          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y5          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[1]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X32Y5          FDCE (Setup_fdce_C_CE)      -0.169    18.976    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.976    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                 16.154    

Slack (MET) :             16.154ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.766ns (21.648%)  route 2.772ns (78.352%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.676    -0.717    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X34Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.199 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          1.097     0.898    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/Q[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I0_O)        0.124     1.022 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg[9]_i_3/O
                         net (fo=10, routed)          0.862     1.884    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg[9]_i_3_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I2_O)        0.124     2.008 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.813     2.822    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg0
    SLICE_X32Y5          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y5          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[2]/C
                         clock pessimism              0.588    19.225    
                         clock uncertainty           -0.080    19.145    
    SLICE_X32Y5          FDCE (Setup_fdce_C_CE)      -0.169    18.976    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.976    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                 16.154    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.890ns (25.872%)  route 2.550ns (74.128%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.669    -0.724    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y16         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.647     0.441    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.565 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.433     0.998    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_4_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.122 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.947     2.069    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.193 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.523     2.716    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X31Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.497    18.631    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X31Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/C
                         clock pessimism              0.588    19.219    
                         clock uncertainty           -0.080    19.139    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    18.934    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                          -2.716    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.890ns (25.872%)  route 2.550ns (74.128%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.669    -0.724    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y16         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.647     0.441    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[1]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.124     0.565 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.433     0.998    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_4_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I4_O)        0.124     1.122 f  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.947     2.069    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle[0]_i_2_n_0
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.193 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_i_1/O
                         net (fo=9, routed)           0.523     2.716    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new0
    SLICE_X31Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.497    18.631    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X31Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/C
                         clock pessimism              0.588    19.219    
                         clock uncertainty           -0.080    19.139    
    SLICE_X31Y14         FDRE (Setup_fdre_C_CE)      -0.205    18.934    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                          -2.716    
  -------------------------------------------------------------------
                         slack                                 16.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.581    -0.514    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X40Y24         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/sync_ffs_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.254    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/Q[0]
    SLICE_X38Y23         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.846    -0.751    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X38Y23         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[0]/C
                         clock pessimism              0.269    -0.482    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.059    -0.423    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X34Y17         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/Q
                         net (fo=2, routed)           0.163    -0.209    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg_n_0_[7]
    SLICE_X34Y17         LUT5 (Prop_lut5_I4_O)        0.043    -0.166 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.166    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/plusOp[8]
    SLICE_X34Y17         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.826    -0.771    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X34Y17         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]/C
                         clock pessimism              0.235    -0.536    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.131    -0.405    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.851%)  route 0.159ns (43.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.531    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.159    -0.208    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[4]
    SLICE_X35Y8          LUT6 (Prop_lut6_I1_O)        0.045    -0.163 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.163    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_next
    SLICE_X35Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.833    -0.764    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_reg/C
                         clock pessimism              0.269    -0.495    
    SLICE_X35Y8          FDCE (Hold_fdce_C_D)         0.091    -0.404    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X35Y17         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[3]/Q
                         net (fo=4, routed)           0.115    -0.293    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg_n_0_[3]
    SLICE_X35Y17         LUT6 (Prop_lut6_I1_O)        0.098    -0.195 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/plusOp[5]
    SLICE_X35Y17         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.826    -0.771    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X35Y17         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]/C
                         clock pessimism              0.235    -0.536    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.092    -0.444    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.151%)  route 0.200ns (51.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.565    -0.530    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[7]/Q
                         net (fo=14, routed)          0.200    -0.188    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[7]
    SLICE_X34Y8          LUT6 (Prop_lut6_I4_O)        0.045    -0.143 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg[2]_i_1_n_0
    SLICE_X34Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.833    -0.764    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X34Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[2]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X34Y8          FDCE (Hold_fdce_C_D)         0.121    -0.394    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.303%)  route 0.157ns (45.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.584    -0.511    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X36Y19         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[0]/Q
                         net (fo=7, routed)           0.157    -0.213    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg_n_0_[0]
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.045    -0.168 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.168    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/plusOp__0[5]
    SLICE_X36Y19         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.851    -0.746    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X36Y19         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]/C
                         clock pessimism              0.235    -0.511    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.092    -0.419    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.237%)  route 0.150ns (41.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.564    -0.531    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y9          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.367 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.150    -0.217    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[9]
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.045    -0.172 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.172    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_sync_next
    SLICE_X33Y7          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.832    -0.765    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X33Y7          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_sync_reg_reg/C
                         clock pessimism              0.250    -0.515    
    SLICE_X33Y7          FDCE (Hold_fdce_C_D)         0.092    -0.423    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X34Y17         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/Q
                         net (fo=2, routed)           0.163    -0.209    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg_n_0_[7]
    SLICE_X34Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.164 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/plusOp[7]
    SLICE_X34Y17         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.826    -0.771    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X34Y17         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]/C
                         clock pessimism              0.235    -0.536    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.120    -0.416    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.226ns (62.981%)  route 0.133ns (37.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.584    -0.511    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X36Y19         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]/Q
                         net (fo=2, routed)           0.133    -0.250    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/counter_out_reg[8]
    SLICE_X37Y19         LUT4 (Prop_lut4_I0_O)        0.098    -0.152 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_i_1__0/O
                         net (fo=1, routed)           0.000    -0.152    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_i_1__0_n_0
    SLICE_X37Y19         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.851    -0.746    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/CLOCK_50MHz
    SLICE_X37Y19         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg/C
                         clock pessimism              0.248    -0.498    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.092    -0.406    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_data/result_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.559    -0.536    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X35Y17         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[0]/Q
                         net (fo=7, routed)           0.178    -0.217    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg_n_0_[0]
    SLICE_X35Y17         LUT2 (Prop_lut2_I0_O)        0.042    -0.175 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/plusOp[1]
    SLICE_X35Y17         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.826    -0.771    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/CLOCK_50MHz
    SLICE_X35Y17         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[1]/C
                         clock pessimism              0.235    -0.536    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.107    -0.429    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/debounce_ps2_clk/counter_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_dgn_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   dgn_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y16     dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y8      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y8      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y8      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y8      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y8      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y8      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y10     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y10     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y6      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y6      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y10     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y5      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y5      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y5      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y5      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y6      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y6      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y16     dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/count_idle_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y8      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y8      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y8      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y10     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y10     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y6      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y6      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y10     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y10     dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_dgn_clk_wiz_0
  To Clock:  clk_out3_dgn_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_dgn_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y3      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y3      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y0      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y0      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y5      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y5      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y0      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y0      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y1      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y1      dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/CLKBWRCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dgn_clk_wiz_0
  To Clock:  clkfbout_dgn_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dgn_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   dgn_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dgn_clk_wiz_0
  To Clock:  clk_out1_dgn_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.580ns (24.341%)  route 1.803ns (75.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.671    -0.722    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/Q
                         net (fo=2, routed)           1.803     1.537    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new
    SLICE_X24Y15         LUT4 (Prop_lut4_I3_O)        0.124     1.661 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/IRQ_O_i_1/O
                         net (fo=1, routed)           0.000     1.661    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_11
    SLICE_X24Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.492     8.626    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/C
                         clock pessimism              0.302     8.929    
                         clock uncertainty           -0.200     8.729    
    SLICE_X24Y15         FDRE (Setup_fdre_C_D)        0.077     8.806    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.248ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/prev_ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.456ns (20.860%)  route 1.730ns (79.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.671    -0.722    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/Q
                         net (fo=2, routed)           1.730     1.464    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/ps2_code_new
    SLICE_X24Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/prev_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.492     8.626    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/prev_ps2_code_new_reg/C
                         clock pessimism              0.302     8.929    
                         clock uncertainty           -0.200     8.729    
    SLICE_X24Y15         FDRE (Setup_fdre_C_D)       -0.016     8.713    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/prev_ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                  7.248    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.642ns (28.415%)  route 1.617ns (71.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.670    -0.723    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/Q
                         net (fo=1, routed)           1.617     1.413    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.124     1.537 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.537    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_4
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.498     8.632    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.302     8.935    
                         clock uncertainty           -0.200     8.735    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.077     8.812    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -1.537    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.580ns (25.802%)  route 1.668ns (74.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -0.721    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X31Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/Q
                         net (fo=1, routed)           1.668     1.403    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[2]
    SLICE_X30Y14         LUT3 (Prop_lut3_I1_O)        0.124     1.527 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.527    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_6
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.497     8.631    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.302     8.934    
                         clock uncertainty           -0.200     8.734    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)        0.081     8.815    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.670ns (29.736%)  route 1.583ns (70.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.670    -0.723    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/Q
                         net (fo=1, routed)           1.583     1.378    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[7]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.152     1.530 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.000     1.530    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_1
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.498     8.632    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.302     8.935    
                         clock uncertainty           -0.200     8.735    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.118     8.853    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.355ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.608ns (27.420%)  route 1.609ns (72.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -0.721    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X31Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/Q
                         net (fo=1, routed)           1.609     1.345    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[3]
    SLICE_X30Y14         LUT3 (Prop_lut3_I1_O)        0.152     1.497 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.497    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_5
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.497     8.631    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.302     8.934    
                         clock uncertainty           -0.200     8.734    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)        0.118     8.852    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  7.355    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.580ns (26.664%)  route 1.595ns (73.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -0.721    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X31Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/Q
                         net (fo=1, routed)           1.595     1.330    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[0]
    SLICE_X30Y14         LUT3 (Prop_lut3_I1_O)        0.124     1.454 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.454    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_8
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.497     8.631    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.302     8.934    
                         clock uncertainty           -0.200     8.734    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)        0.077     8.811    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.606ns (27.464%)  route 1.601ns (72.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -0.721    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X31Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/Q
                         net (fo=1, routed)           1.601     1.336    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[1]
    SLICE_X30Y14         LUT3 (Prop_lut3_I1_O)        0.150     1.486 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.486    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_7
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.497     8.631    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.302     8.934    
                         clock uncertainty           -0.200     8.734    
    SLICE_X30Y14         FDRE (Setup_fdre_C_D)        0.118     8.852    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.668ns (30.669%)  route 1.510ns (69.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.670    -0.723    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/Q
                         net (fo=1, routed)           1.510     1.305    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[6]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.150     1.455 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.455    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_2
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.498     8.632    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.302     8.935    
                         clock uncertainty           -0.200     8.735    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.118     8.853    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_0 rise@10.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.642ns (31.871%)  route 1.372ns (68.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.670    -0.723    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/Q
                         net (fo=1, routed)           1.372     1.168    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.124     1.292 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.292    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_3
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.498     8.632    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.302     8.935    
                         clock uncertainty           -0.200     8.735    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.081     8.816    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                  7.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.185ns (23.646%)  route 0.597ns (76.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.561    -0.534    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X31Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[3]/Q
                         net (fo=1, routed)           0.597     0.205    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[3]
    SLICE_X30Y14         LUT3 (Prop_lut3_I1_O)        0.044     0.249 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.249    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_5
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.828    -0.769    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.131     0.114    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.210ns (26.681%)  route 0.577ns (73.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.561    -0.534    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[6]/Q
                         net (fo=1, routed)           0.577     0.207    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[6]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.046     0.253 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.253    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_2
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.828    -0.769    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.131     0.114    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.185ns (23.168%)  route 0.614ns (76.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.561    -0.534    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X31Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[1]/Q
                         net (fo=1, routed)           0.614     0.221    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[1]
    SLICE_X30Y14         LUT3 (Prop_lut3_I1_O)        0.044     0.265 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.265    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_7
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.828    -0.769    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.131     0.114    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.420%)  route 0.608ns (76.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.561    -0.534    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X31Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[0]/Q
                         net (fo=1, routed)           0.608     0.216    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[0]
    SLICE_X30Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.261 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.261    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_8
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.828    -0.769    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.120     0.103    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.208ns (25.706%)  route 0.601ns (74.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.561    -0.534    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[7]/Q
                         net (fo=1, routed)           0.601     0.232    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[7]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.044     0.276 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.000     0.276    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_1
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.828    -0.769    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.131     0.114    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.113%)  route 0.591ns (73.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.561    -0.534    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[5]/Q
                         net (fo=1, routed)           0.591     0.222    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.267 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.267    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_3
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.828    -0.769    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.121     0.104    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.521%)  route 0.640ns (77.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.561    -0.534    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X31Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[2]/Q
                         net (fo=1, routed)           0.640     0.247    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[2]
    SLICE_X30Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.292 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.292    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_6
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.828    -0.769    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.121     0.104    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.209ns (23.930%)  route 0.664ns (76.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.561    -0.534    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X32Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_reg[4]/Q
                         net (fo=1, routed)           0.664     0.295    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.340 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.340    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_4
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.828    -0.769    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.120     0.103    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/prev_ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.187%)  route 0.730ns (83.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.561    -0.534    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/Q
                         net (fo=2, routed)           0.730     0.337    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/ps2_code_new
    SLICE_X24Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/prev_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.824    -0.773    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/prev_ps2_code_new_reg/C
                         clock pessimism              0.552    -0.221    
                         clock uncertainty            0.200    -0.021    
    SLICE_X24Y15         FDRE (Hold_fdre_C_D)         0.060     0.039    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/prev_ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.792%)  route 0.754ns (80.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.561    -0.534    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/CLOCK_50MHz
    SLICE_X26Y14         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new_reg/Q
                         net (fo=2, routed)           0.754     0.361    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_code_new
    SLICE_X24Y15         LUT4 (Prop_lut4_I3_O)        0.045     0.406 r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/IRQ_O_i_1/O
                         net (fo=1, routed)           0.000     0.406    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0_n_11
    SLICE_X24Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.824    -0.773    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y15         FDRE                                         r  dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg/C
                         clock pessimism              0.552    -0.221    
                         clock uncertainty            0.200    -0.021    
    SLICE_X24Y15         FDRE (Hold_fdre_C_D)         0.120     0.099    dgn_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/IRQ_O_reg
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dgn_clk_wiz_0
  To Clock:  clk_out3_dgn_clk_wiz_0

Setup :          296  Failing Endpoints,  Worst Slack       -3.338ns,  Total Violation     -384.005ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.338ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_0 rise@32.000ns - clk_out1_dgn_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.400ns  (logic 0.580ns (13.181%)  route 3.820ns (86.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 30.675 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.673    29.280    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y12         FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456    29.736 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/Q
                         net (fo=26, routed)          2.898    32.634    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/bram_addr_reg_n_0_[15]_repN_alias
    SLICE_X34Y12         LUT2 (Prop_lut2_I1_O)        0.124    32.758 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.923    33.680    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4_ENARDEN_cooolgate_en_sig_17
    RAMB36_X2Y2          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.541    30.675    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y2          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/CLKARDCLK
                         clock pessimism              0.302    30.977    
                         clock uncertainty           -0.192    30.786    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.343    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                         30.343    
                         arrival time                         -33.680    
  -------------------------------------------------------------------
                         slack                                 -3.338    

Slack (VIOLATED) :        -2.972ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_0 rise@32.000ns - clk_out1_dgn_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.025ns  (logic 0.580ns (14.411%)  route 3.445ns (85.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 30.665 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.673    29.280    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y12         FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456    29.736 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/Q
                         net (fo=26, routed)          2.477    32.213    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/bram_addr_reg_n_0_[15]_repN_alias
    SLICE_X35Y12         LUT2 (Prop_lut2_I1_O)        0.124    32.337 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.968    33.305    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0_ENARDEN_cooolgate_en_sig_9
    RAMB36_X2Y4          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.531    30.665    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y4          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0/CLKARDCLK
                         clock pessimism              0.302    30.967    
                         clock uncertainty           -0.192    30.776    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.333    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         30.333    
                         arrival time                         -33.305    
  -------------------------------------------------------------------
                         slack                                 -2.972    

Slack (VIOLATED) :        -2.915ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_0 rise@32.000ns - clk_out1_dgn_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.982ns  (logic 0.580ns (14.566%)  route 3.402ns (85.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 30.679 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.673    29.280    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y12         FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456    29.736 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/Q
                         net (fo=26, routed)          2.707    32.443    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/bram_addr_reg_n_0_[15]_repN_alias
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.124    32.567 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4_ENARDEN_cooolgate_en_gate_41/O
                         net (fo=1, routed)           0.695    33.262    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4_ENARDEN_cooolgate_en_sig_21
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.545    30.679    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/CLKARDCLK
                         clock pessimism              0.302    30.981    
                         clock uncertainty           -0.192    30.790    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.347    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         30.347    
                         arrival time                         -33.262    
  -------------------------------------------------------------------
                         slack                                 -2.915    

Slack (VIOLATED) :        -2.789ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_0 rise@32.000ns - clk_out1_dgn_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.854ns  (logic 0.580ns (15.049%)  route 3.274ns (84.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 30.678 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.673    29.280    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y12         FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456    29.736 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/Q
                         net (fo=26, routed)          2.201    31.937    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/bram_addr_reg_n_0_[15]_repN_alias
    SLICE_X35Y12         LUT2 (Prop_lut2_I1_O)        0.124    32.061 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           1.073    33.134    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.544    30.678    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3/CLKARDCLK
                         clock pessimism              0.302    30.980    
                         clock uncertainty           -0.192    30.789    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.346    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                         30.346    
                         arrival time                         -33.134    
  -------------------------------------------------------------------
                         slack                                 -2.789    

Slack (VIOLATED) :        -2.778ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_0 rise@32.000ns - clk_out1_dgn_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.834ns  (logic 0.580ns (15.129%)  route 3.254ns (84.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 30.668 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.673    29.280    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y12         FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456    29.736 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/Q
                         net (fo=26, routed)          2.198    31.934    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/bram_addr_reg_n_0_[15]_repN_alias
    SLICE_X35Y12         LUT2 (Prop_lut2_I1_O)        0.124    32.058 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           1.056    33.114    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2_ENARDEN_cooolgate_en_sig_15
    RAMB36_X2Y5          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.534    30.668    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y5          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.302    30.970    
                         clock uncertainty           -0.192    30.779    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.336    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         30.336    
                         arrival time                         -33.114    
  -------------------------------------------------------------------
                         slack                                 -2.778    

Slack (VIOLATED) :        -2.725ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_0 rise@32.000ns - clk_out1_dgn_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.786ns  (logic 0.580ns (15.319%)  route 3.206ns (84.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 30.674 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.673    29.280    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y12         FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456    29.736 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/Q
                         net (fo=26, routed)          2.567    32.304    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/bram_addr_reg_n_0_[15]_repN_alias
    SLICE_X26Y12         LUT2 (Prop_lut2_I1_O)        0.124    32.428 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7_ENARDEN_cooolgate_en_gate_47/O
                         net (fo=1, routed)           0.639    33.066    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7_ENARDEN_cooolgate_en_sig_24
    RAMB36_X1Y2          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.540    30.674    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y2          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7/CLKARDCLK
                         clock pessimism              0.302    30.976    
                         clock uncertainty           -0.192    30.785    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.342    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         30.342    
                         arrival time                         -33.066    
  -------------------------------------------------------------------
                         slack                                 -2.725    

Slack (VIOLATED) :        -2.456ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_0 rise@32.000ns - clk_out1_dgn_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.522ns  (logic 0.580ns (16.467%)  route 2.942ns (83.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 30.679 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.673    29.280    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y12         FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456    29.736 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/Q
                         net (fo=26, routed)          2.266    32.002    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/bram_addr_reg_n_0_[15]_repN_alias
    SLICE_X30Y7          LUT2 (Prop_lut2_I1_O)        0.124    32.126 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.676    32.802    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3_ENARDEN_cooolgate_en_sig_16
    RAMB36_X1Y0          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.545    30.679    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y0          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.302    30.981    
                         clock uncertainty           -0.192    30.790    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.347    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         30.347    
                         arrival time                         -32.802    
  -------------------------------------------------------------------
                         slack                                 -2.456    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_0 rise@32.000ns - clk_out1_dgn_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.311ns  (logic 0.580ns (17.517%)  route 2.731ns (82.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 30.670 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.673    29.280    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y12         FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456    29.736 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/Q
                         net (fo=26, routed)          1.892    31.629    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/bram_addr_reg_n_0_[15]_repN_alias
    SLICE_X35Y15         LUT2 (Prop_lut2_I1_O)        0.124    31.753 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.839    32.591    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0_ENARDEN_cooolgate_en_sig_13
    RAMB36_X2Y3          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.536    30.670    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y3          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.302    30.972    
                         clock uncertainty           -0.192    30.781    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.338    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         30.338    
                         arrival time                         -32.591    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.208ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_0 rise@32.000ns - clk_out1_dgn_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.265ns  (logic 0.580ns (17.766%)  route 2.685ns (82.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 30.669 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 29.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.673    29.280    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y12         FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.456    29.736 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]_replica/Q
                         net (fo=26, routed)          2.046    31.782    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/bram_addr_reg_n_0_[15]_repN_alias
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.124    31.906 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7_ENARDEN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.639    32.545    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7_ENARDEN_cooolgate_en_sig_20
    RAMB36_X1Y3          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.535    30.669    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y3          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/CLKARDCLK
                         clock pessimism              0.302    30.971    
                         clock uncertainty           -0.192    30.780    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.337    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                         30.337    
                         arrival time                         -32.545    
  -------------------------------------------------------------------
                         slack                                 -2.208    

Slack (VIOLATED) :        -2.151ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_0 rise@32.000ns - clk_out1_dgn_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.212ns  (logic 0.580ns (18.056%)  route 2.632ns (81.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 30.685 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 29.291 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.684    29.291    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y3           FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456    29.747 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[15]/Q
                         net (fo=3, routed)           1.791    31.538    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7_1[15]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124    31.662 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.842    32.503    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1_ENARDEN_cooolgate_en_sig_10
    RAMB36_X0Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.551    30.685    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X0Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.302    30.987    
                         clock uncertainty           -0.192    30.796    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    30.353    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         30.353    
                         arrival time                         -32.503    
  -------------------------------------------------------------------
                         slack                                 -2.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.493%)  route 0.665ns (82.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.561    -0.534    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y8          FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[8]_replica/Q
                         net (fo=14, routed)          0.665     0.272    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/bram_addr_reg_n_0_[8]_repN_alias
    RAMB36_X1Y7          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.873    -0.724    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y7          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/CLKARDCLK
                         clock pessimism              0.552    -0.172    
                         clock uncertainty            0.192     0.020    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.203    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.512%)  route 0.664ns (82.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.568    -0.527    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y5           FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[14]/Q
                         net (fo=2, routed)           0.664     0.279    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7_1[14]
    RAMB36_X0Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.877    -0.720    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X0Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.552    -0.168    
                         clock uncertainty            0.192     0.024    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.207    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.427%)  route 0.668ns (82.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.568    -0.527    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y5           FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[7]/Q
                         net (fo=2, routed)           0.668     0.282    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7_1[7]
    RAMB36_X0Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.877    -0.720    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X0Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.552    -0.168    
                         clock uncertainty            0.192     0.024    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.207    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.377%)  route 0.670ns (82.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.568    -0.527    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y5           FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[3]/Q
                         net (fo=2, routed)           0.670     0.285    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7_1[3]
    RAMB36_X0Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.877    -0.720    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X0Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.552    -0.168    
                         clock uncertainty            0.192     0.024    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.207    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.164ns (20.175%)  route 0.649ns (79.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.568    -0.527    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y4           FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[2]/Q
                         net (fo=2, routed)           0.649     0.286    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7_1[2]
    RAMB36_X0Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.877    -0.720    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X0Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.552    -0.168    
                         clock uncertainty            0.192     0.024    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.207    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.288%)  route 0.675ns (82.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.568    -0.527    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y4           FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[4]/Q
                         net (fo=2, routed)           0.675     0.289    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7_1[4]
    RAMB36_X0Y0          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.878    -0.719    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X0Y0          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.192     0.025    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.208    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.164ns (20.024%)  route 0.655ns (79.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.568    -0.527    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y5           FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[10]/Q
                         net (fo=2, routed)           0.655     0.292    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7_1[10]
    RAMB36_X0Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.877    -0.720    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X0Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.552    -0.168    
                         clock uncertainty            0.192     0.024    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.207    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[14]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.141ns (17.267%)  route 0.676ns (82.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.560    -0.535    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y10         FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[14]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[14]_replica/Q
                         net (fo=14, routed)          0.676     0.282    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/bram_addr_reg_n_0_[14]_repN_alias
    RAMB36_X1Y3          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.866    -0.731    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y3          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7/CLKARDCLK
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.192     0.013    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.196    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.164ns (19.933%)  route 0.659ns (80.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.567    -0.528    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y7           FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[1]/Q
                         net (fo=2, routed)           0.659     0.295    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7_1[1]
    RAMB36_X0Y0          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.878    -0.719    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X0Y0          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.192     0.025    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     0.208    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.141ns (17.116%)  route 0.683ns (82.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.568    -0.527    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y3           FDRE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_addr_reg[8]/Q
                         net (fo=2, routed)           0.683     0.297    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_7_1[8]
    RAMB36_X0Y0          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.878    -0.719    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X0Y0          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.192     0.025    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.208    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dgn_clk_wiz_0
  To Clock:  clk_out3_dgn_clk_wiz_0

Setup :          264  Failing Endpoints,  Worst Slack       -4.179ns,  Total Violation     -953.952ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_0 rise@24.000ns - clk_out2_dgn_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.098ns  (logic 4.493ns (63.295%)  route 2.605ns (36.705%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 22.668 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 19.284 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.677    19.284    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.478    19.762 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.605    20.367    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      4.015    24.382 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[7]
                         net (fo=16, routed)          2.001    26.383    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[7]
    RAMB36_X1Y7          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.534    22.668    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y7          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302    22.970    
                         clock uncertainty           -0.200    22.770    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    22.204    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -26.383    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.172ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_0 rise@24.000ns - clk_out2_dgn_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.092ns  (logic 4.493ns (63.354%)  route 2.599ns (36.646%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 22.668 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 19.284 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.677    19.284    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.478    19.762 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.605    20.367    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.015    24.382 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[0]
                         net (fo=16, routed)          1.994    26.376    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[0]
    RAMB36_X1Y7          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.534    22.668    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y7          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302    22.970    
                         clock uncertainty           -0.200    22.770    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    22.204    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -26.376    
  -------------------------------------------------------------------
                         slack                                 -4.172    

Slack (VIOLATED) :        -4.139ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_0 rise@24.000ns - clk_out2_dgn_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.195ns  (logic 4.617ns (64.169%)  route 2.578ns (35.831%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 22.681 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 19.284 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.677    19.284    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.478    19.762 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.605    20.367    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.015    24.382 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          0.604    24.986    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[15]
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.124    25.110 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.369    26.479    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y0          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.547    22.681    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X0Y0          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.302    22.983    
                         clock uncertainty           -0.200    22.783    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    22.340    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         22.340    
                         arrival time                         -26.479    
  -------------------------------------------------------------------
                         slack                                 -4.139    

Slack (VIOLATED) :        -4.138ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_0 rise@24.000ns - clk_out2_dgn_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.051ns  (logic 4.493ns (63.719%)  route 2.558ns (36.281%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 22.662 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 19.284 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.677    19.284    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.478    19.762 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.605    20.367    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      4.015    24.382 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[7]
                         net (fo=16, routed)          1.954    26.335    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[7]
    RAMB36_X1Y6          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.528    22.662    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y6          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.302    22.964    
                         clock uncertainty           -0.200    22.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    22.198    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         22.198    
                         arrival time                         -26.335    
  -------------------------------------------------------------------
                         slack                                 -4.138    

Slack (VIOLATED) :        -4.113ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_0 rise@24.000ns - clk_out2_dgn_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.033ns  (logic 4.493ns (63.886%)  route 2.540ns (36.114%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 22.668 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 19.284 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.677    19.284    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.478    19.762 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.605    20.367    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      4.015    24.382 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[1]
                         net (fo=16, routed)          1.935    26.317    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[1]
    RAMB36_X1Y7          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.534    22.668    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y7          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302    22.970    
                         clock uncertainty           -0.200    22.770    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    22.204    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -26.317    
  -------------------------------------------------------------------
                         slack                                 -4.113    

Slack (VIOLATED) :        -4.095ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_0 rise@24.000ns - clk_out2_dgn_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.009ns  (logic 4.493ns (64.101%)  route 2.516ns (35.899%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 22.662 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 19.284 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.677    19.284    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.478    19.762 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.605    20.367    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.015    24.382 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[0]
                         net (fo=16, routed)          1.911    26.293    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[0]
    RAMB36_X1Y6          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.528    22.662    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y6          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.302    22.964    
                         clock uncertainty           -0.200    22.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    22.198    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         22.198    
                         arrival time                         -26.293    
  -------------------------------------------------------------------
                         slack                                 -4.095    

Slack (VIOLATED) :        -4.091ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_0 rise@24.000ns - clk_out2_dgn_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.128ns  (logic 4.617ns (64.772%)  route 2.511ns (35.228%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 22.662 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 19.284 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.677    19.284    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.478    19.762 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.605    20.367    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      4.015    24.382 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[15]
                         net (fo=24, routed)          1.546    25.927    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[15]
    SLICE_X29Y32         LUT1 (Prop_lut1_I0_O)        0.124    26.051 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.361    26.412    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y6          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.528    22.662    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y6          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.302    22.964    
                         clock uncertainty           -0.200    22.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    22.321    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         22.321    
                         arrival time                         -26.412    
  -------------------------------------------------------------------
                         slack                                 -4.091    

Slack (VIOLATED) :        -4.087ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_0 rise@24.000ns - clk_out2_dgn_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        7.007ns  (logic 4.493ns (64.125%)  route 2.514ns (35.875%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 22.668 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 19.284 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.677    19.284    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.478    19.762 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.605    20.367    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      4.015    24.382 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[8]
                         net (fo=16, routed)          1.909    26.291    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[8]
    RAMB36_X1Y7          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.534    22.668    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y7          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302    22.970    
                         clock uncertainty           -0.200    22.770    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    22.204    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -26.291    
  -------------------------------------------------------------------
                         slack                                 -4.087    

Slack (VIOLATED) :        -4.073ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_0 rise@24.000ns - clk_out2_dgn_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.988ns  (logic 4.493ns (64.297%)  route 2.495ns (35.703%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 22.663 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 19.284 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.677    19.284    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.478    19.762 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.605    20.367    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[6])
                                                      4.015    24.382 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[6]
                         net (fo=16, routed)          1.890    26.272    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[6]
    RAMB36_X2Y6          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.529    22.663    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y6          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2/CLKBWRCLK
                         clock pessimism              0.302    22.965    
                         clock uncertainty           -0.200    22.765    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    22.199    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                         -26.272    
  -------------------------------------------------------------------
                         slack                                 -4.073    

Slack (VIOLATED) :        -4.067ns  (required time - arrival time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_0 rise@24.000ns - clk_out2_dgn_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.981ns  (logic 4.493ns (64.363%)  route 2.488ns (35.637%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 22.662 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 19.284 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.677    19.284    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDCE (Prop_fdce_C_Q)         0.478    19.762 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.605    20.367    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      4.015    24.382 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[1]
                         net (fo=16, routed)          1.883    26.265    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[1]
    RAMB36_X1Y6          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          1.528    22.662    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X1Y6          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.302    22.964    
                         clock uncertainty           -0.200    22.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    22.198    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         22.198    
                         arrival time                         -26.265    
  -------------------------------------------------------------------
                         slack                                 -4.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.449ns (43.003%)  route 0.595ns (56.997%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.565    -0.530    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.229    -0.159    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[5]_P[9])
                                                      0.308     0.149 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[9]
                         net (fo=16, routed)          0.366     0.514    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[9]
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.876    -0.721    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.200     0.031    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.214    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.449ns (42.923%)  route 0.597ns (57.077%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.565    -0.530    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.229    -0.159    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[5]_P[1])
                                                      0.308     0.149 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[1]
                         net (fo=16, routed)          0.368     0.516    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[1]
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.876    -0.721    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.200     0.031    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.214    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.449ns (42.855%)  route 0.599ns (57.145%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.565    -0.530    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.229    -0.159    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[5]_P[11])
                                                      0.308     0.149 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[11]
                         net (fo=16, routed)          0.369     0.518    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[11]
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.876    -0.721    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.200     0.031    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.214    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.449ns (42.774%)  route 0.601ns (57.226%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.565    -0.530    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.229    -0.159    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[5]_P[0])
                                                      0.308     0.149 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[0]
                         net (fo=16, routed)          0.371     0.520    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[0]
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.876    -0.721    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.200     0.031    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.214    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.449ns (42.068%)  route 0.618ns (57.932%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.565    -0.530    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.229    -0.159    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[5]_P[13])
                                                      0.308     0.149 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[13]
                         net (fo=16, routed)          0.389     0.538    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[13]
    RAMB36_X2Y2          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.874    -0.723    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y2          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.552    -0.171    
                         clock uncertainty            0.200     0.029    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.212    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.449ns (42.053%)  route 0.619ns (57.947%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.565    -0.530    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.229    -0.159    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[5]_P[8])
                                                      0.308     0.149 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[8]
                         net (fo=16, routed)          0.389     0.538    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[8]
    RAMB36_X2Y2          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.874    -0.723    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y2          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4/CLKBWRCLK
                         clock pessimism              0.552    -0.171    
                         clock uncertainty            0.200     0.029    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.212    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_1_4
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.449ns (41.942%)  route 0.622ns (58.058%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.565    -0.530    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.229    -0.159    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[5]_P[12])
                                                      0.308     0.149 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[12]
                         net (fo=16, routed)          0.392     0.541    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[12]
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.876    -0.721    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.200     0.031    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.214    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.449ns (41.942%)  route 0.622ns (58.058%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.565    -0.530    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.229    -0.159    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[5]_P[4])
                                                      0.308     0.149 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[4]
                         net (fo=16, routed)          0.392     0.541    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[4]
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.876    -0.721    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.200     0.031    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.214    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.449ns (41.941%)  route 0.622ns (58.059%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.565    -0.530    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.229    -0.159    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[5]_P[2])
                                                      0.308     0.149 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[2]
                         net (fo=16, routed)          0.392     0.541    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[2]
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.876    -0.721    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.200     0.031    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.214    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_dgn_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_0 rise@0.000ns - clk_out2_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.449ns (41.928%)  route 0.622ns (58.072%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.565    -0.530    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]/Q
                         net (fo=13, routed)          0.229    -0.159    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[8]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_C[5]_P[14])
                                                      0.308     0.149 r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/bram_addr_o/P[14]
                         net (fo=16, routed)          0.393     0.541    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/P[14]
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=32, routed)          0.876    -0.721    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/clk_125Mhz
    RAMB36_X2Y1          RAMB36E1                                     r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.200     0.031    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.214    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/BRAM/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_dgn_clk_wiz_0
  To Clock:  clk_out2_dgn_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out1_dgn_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.158ns  (logic 0.580ns (18.368%)  route 2.578ns (81.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 9.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.666     9.273    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     9.729 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.271    11.000    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.124    11.124 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          1.307    12.431    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X33Y5          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X33Y5          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[3]/C
                         clock pessimism              0.302    18.940    
                         clock uncertainty           -0.200    18.740    
    SLICE_X33Y5          FDCE (Recov_fdce_C_CLR)     -0.405    18.335    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.335    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out1_dgn_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.107ns  (logic 0.580ns (18.670%)  route 2.527ns (81.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 9.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.666     9.273    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     9.729 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.271    11.000    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.124    11.124 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          1.256    12.380    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X33Y6          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X33Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[6]/C
                         clock pessimism              0.302    18.940    
                         clock uncertainty           -0.200    18.740    
    SLICE_X33Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.335    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.335    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out1_dgn_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.158ns  (logic 0.580ns (18.368%)  route 2.578ns (81.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 9.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.666     9.273    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     9.729 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.271    11.000    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.124    11.124 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          1.307    12.431    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y5          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y5          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[0]/C
                         clock pessimism              0.302    18.940    
                         clock uncertainty           -0.200    18.740    
    SLICE_X32Y5          FDCE (Recov_fdce_C_CLR)     -0.319    18.421    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.421    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out1_dgn_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.158ns  (logic 0.580ns (18.368%)  route 2.578ns (81.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 9.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.666     9.273    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     9.729 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.271    11.000    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.124    11.124 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          1.307    12.431    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y5          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y5          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[1]/C
                         clock pessimism              0.302    18.940    
                         clock uncertainty           -0.200    18.740    
    SLICE_X32Y5          FDCE (Recov_fdce_C_CLR)     -0.319    18.421    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.421    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out1_dgn_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.158ns  (logic 0.580ns (18.368%)  route 2.578ns (81.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 9.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.666     9.273    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     9.729 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.271    11.000    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.124    11.124 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          1.307    12.431    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y5          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y5          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[2]/C
                         clock pessimism              0.302    18.940    
                         clock uncertainty           -0.200    18.740    
    SLICE_X32Y5          FDCE (Recov_fdce_C_CLR)     -0.319    18.421    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.421    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out1_dgn_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.107ns  (logic 0.580ns (18.670%)  route 2.527ns (81.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 9.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.666     9.273    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     9.729 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.271    11.000    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.124    11.124 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          1.256    12.380    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y6          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]/C
                         clock pessimism              0.302    18.940    
                         clock uncertainty           -0.200    18.740    
    SLICE_X32Y6          FDCE (Recov_fdce_C_CLR)     -0.361    18.379    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.379    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out1_dgn_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.107ns  (logic 0.580ns (18.670%)  route 2.527ns (81.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 9.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.666     9.273    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     9.729 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.271    11.000    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.124    11.124 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          1.256    12.380    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y6          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[4]/C
                         clock pessimism              0.302    18.940    
                         clock uncertainty           -0.200    18.740    
    SLICE_X32Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.421    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.421    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out1_dgn_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.107ns  (logic 0.580ns (18.670%)  route 2.527ns (81.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 9.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.666     9.273    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     9.729 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.271    11.000    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.124    11.124 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          1.256    12.380    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y6          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[5]/C
                         clock pessimism              0.302    18.940    
                         clock uncertainty           -0.200    18.740    
    SLICE_X32Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.421    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.421    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out1_dgn_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.107ns  (logic 0.580ns (18.670%)  route 2.527ns (81.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 9.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.666     9.273    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     9.729 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.271    11.000    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.124    11.124 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          1.256    12.380    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y6          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.503    18.637    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y6          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[7]/C
                         clock pessimism              0.302    18.940    
                         clock uncertainty           -0.200    18.740    
    SLICE_X32Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.421    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.421    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dgn_clk_wiz_0 rise@20.000ns - clk_out1_dgn_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        2.975ns  (logic 0.580ns (19.495%)  route 2.395ns (80.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 9.273 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         1.666     9.273    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.456     9.729 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.271    11.000    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.124    11.124 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          1.124    12.248    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X35Y8          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          1.502    18.636    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X35Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_reg/C
                         clock pessimism              0.302    18.939    
                         clock uncertainty           -0.200    18.739    
    SLICE_X35Y8          FDCE (Recov_fdce_C_CLR)     -0.405    18.334    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         18.334    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  6.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.278%)  route 0.688ns (78.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.484     0.088    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.133 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          0.204     0.338    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X33Y10         FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.831    -0.766    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X33Y10         FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.214    
                         clock uncertainty            0.200    -0.014    
    SLICE_X33Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.106    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.278%)  route 0.688ns (78.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.484     0.088    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.133 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          0.204     0.338    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X33Y10         FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.831    -0.766    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X33Y10         FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[9]/C
                         clock pessimism              0.552    -0.214    
                         clock uncertainty            0.200    -0.014    
    SLICE_X33Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.106    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.906%)  route 0.748ns (80.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.484     0.088    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.133 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          0.264     0.398    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y9          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.832    -0.765    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y9          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[9]/C
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.200    -0.013    
    SLICE_X32Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.080    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.878%)  route 0.799ns (81.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.484     0.088    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.133 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          0.315     0.449    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y8          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.832    -0.765    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[4]/C
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.200    -0.013    
    SLICE_X32Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.080    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.878%)  route 0.799ns (81.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.484     0.088    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.133 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          0.315     0.449    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y8          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.832    -0.765    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X32Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[5]/C
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.200    -0.013    
    SLICE_X32Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.080    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.878%)  route 0.799ns (81.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.484     0.088    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.133 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          0.315     0.449    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X33Y8          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.832    -0.765    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X33Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[3]/C
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.200    -0.013    
    SLICE_X33Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.105    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/mod2_reg_reg/CLR
                            (removal check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.186ns (17.856%)  route 0.856ns (82.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.484     0.088    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.133 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          0.372     0.505    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X33Y7          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/mod2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.832    -0.765    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X33Y7          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/mod2_reg_reg/C
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.200    -0.013    
    SLICE_X33Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.105    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_sync_reg_reg/CLR
                            (removal check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.186ns (17.856%)  route 0.856ns (82.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.484     0.088    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.133 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          0.372     0.505    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X33Y7          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.832    -0.765    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X33Y7          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_sync_reg_reg/C
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.200    -0.013    
    SLICE_X33Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.105    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.186ns (16.846%)  route 0.918ns (83.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.484     0.088    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.133 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          0.434     0.567    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X34Y8          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.833    -0.764    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X34Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X34Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.079    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_dgn_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_0 rise@0.000ns - clk_out1_dgn_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.186ns (16.846%)  route 0.918ns (83.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=242, routed)         0.558    -0.537    dgn_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y18         FDRE                                         r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.484     0.088    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/s00_axi_aresetn
    SLICE_X32Y10         LUT1 (Prop_lut1_I0_O)        0.045     0.133 f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_sync_reg_i_2/O
                         net (fo=27, routed)          0.434     0.567    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X34Y8          FDCE                                         f  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=70, routed)          0.833    -0.764    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/clk_50Mhz
    SLICE_X34Y8          FDCE                                         r  dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[1]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X34Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.079    dgn_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_VGA_BRAM/vga_sync_1/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.647    





