--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.675 ns
From           : keyboard_in[3]
To             : input_ctrl:input_control|check[0]
From Clock     : --
To Clock       : clock
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 32.759 ns
From           : led_ctrl:output_control|assert_signal:assert3|output
To             : led_14[3]
From Clock     : clock
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.443 ns
From           : keyboard_in[1]
To             : input_ctrl:input_control|check[0]
From Clock     : --
To Clock       : clock
Failed Paths   : 0

Type           : Clock Setup: 'clock'
Slack          : N/A
Required Time  : None
Actual Time    : 10.40 MHz ( period = 96.132 ns )
From           : reg_32:IRlatch_DX|dflipflop:\G1:31:d|output
To             : dflipflop:set_at_fall|output
From Clock     : clock
To Clock       : clock
Failed Paths   : 0

Type           : Clock Hold: 'clock'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : reg_32:Olatch_XM|dflipflop:\G1:5:d|output
To             : led_ctrl:output_control|assert_signal:assert2|output
From Clock     : clock
To Clock       : clock
Failed Paths   : 10000

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 10000

--------------------------------------------------------------------------------------

