{
    "strategy": "delay",
    "total_runtime": 6297,
    "synthesis_runtime": 6231,
    "packing_runtime": 6231,
    "placement_runtime": 6231,
    "routing_runtime": 6231,
    "time_analysis_runtime": 6231,
    "bitstream_runtime": 6231,
    "reg_id": "23",
    "device": "GEMINI_COMPACT_104x68",
    "target device": "GEMINI_COMPACT_104x68",
    "version": "2023.09",
    "git_hash": "c2efdac",
    "built": "0.8.28",
    "built_type": "Engineering",
    "status": "Fail",
    "error_msg": "ANL: Design adc_ctrl analysis failed ANL: Design adc_ctrl analysis failed Assert `node->type == AST_STRUCT_ITEM' failed in frontends/ast/simplify.cc:316. syntax error, unexpected '~' ANL: Design adc_ctrl analysis failed ANL: Design adc_ctrl analysis failed Assert `node->type == AST_STRUCT_ITEM' failed in frontends/ast/simplify.cc:316. syntax error, unexpected '~' ",
    "post_synth_sim_status": null,
    "post_route_sim_status": null,
    "bitstream_sim_status": null,
    "failure_type": null,
    "fmax_clock1": null,
    "fmax_clock2": null,
    "fmax_clock3": null,
    "fmax_clock4": null,
    "fmax_clock5": null,
    "fmax_clock6": null,
    "wns_clock1": null,
    "wns_clock2": null,
    "wns_clock3": null,
    "wns_clock4": null,
    "wns_clock5": null,
    "wns_clock6": null,
    "tns": null,
    "fmax_geomean": 0,
    "registers": null,
    "total_luts": null,
    "brams": null,
    "dsp": null,
    "Adder_Carry": null,
    "CLB": null,
    "LUT_CLB_ratio": null,
    "CLB_percentage_used": null,
    "FLE_Percentage_used": null,
    "Wirelength_Percentage_used": null,
    "logic_level_clock1": 0,
    "logic_level_clock2": null,
    "logic_level_clock3": null,
    "logic_level_clock4": null,
    "logic_level_clock5": null,
    "logic_level_clock6": null,
    "total_power": "tbd",
    "dynamic_power": "tbd",
    "static_power": "tbd",
    "target_freq_clock1": 400.0,
    "target_freq_clock2": null,
    "target_freq_clock3": null,
    "target_freq_clock4": null,
    "target_freq_clock5": null,
    "target_freq_clock6": null
}