{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738171974574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738171974581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 29 17:32:53 2025 " "Processing started: Wed Jan 29 17:32:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738171974581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1738171974581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1738171974581 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1738171974797 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_sdram 16 " "Ignored 16 assignments for entity \"pll_sdram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1738171974993 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1738171974993 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1738171974993 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1738171974993 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_sdram_0002 317 " "Ignored 317 assignments for entity \"pll_sdram_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1738171974993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1738171975290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1738171975290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171975330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171975330 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1738171975772 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1738171975772 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1738171975832 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1738171975833 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/parth/downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/parth/downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1738171975855 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/parth/downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.sdc " "Reading SDC File: 'c:/users/parth/downloads/lab4_task1/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1738171975875 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1738171975927 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1738171975927 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171975974 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171975974 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171975974 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171975974 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171975974 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1738171975974 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1738171975975 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1738171975997 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1738171976077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.527 " "Worst-case setup slack is 8.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.527               0.000 sopc_clk  " "    8.527               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.323               0.000 altera_reserved_tck  " "   18.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171976112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 sopc_clk  " "    0.129               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171976154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.330 " "Worst-case recovery slack is 13.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.330               0.000 sopc_clk  " "   13.330               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.947               0.000 altera_reserved_tck  " "   47.947               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171976180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.246 " "Worst-case removal slack is 1.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.246               0.000 altera_reserved_tck  " "    1.246               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.139               0.000 sopc_clk  " "    4.139               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171976209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.461 " "Worst-case minimum pulse width slack is 9.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.461               0.000 sopc_clk  " "    9.461               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.517               0.000 altera_reserved_tck  " "   49.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171976228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171976228 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171976253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171976253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171976253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171976253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171976253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.381 ns " "Worst Case Available Settling Time: 38.381 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171976253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171976253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171976253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171976253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171976253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171976253 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976253 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.527 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.527" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976299 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976299 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 8.527  " "Path #1: Setup slack is 8.527 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_logic_op\[0\] " "From Node    : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_logic_op\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\] " "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.490      3.490  R        clock network delay " "     3.490      3.490  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.684      0.194     uTco  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_logic_op\[0\] " "     3.684      0.194     uTco  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_logic_op\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.684      0.000 FF  CELL  inst\|cpu\|cpu\|E_logic_op\[0\]\|q " "     3.684      0.000 FF  CELL  inst\|cpu\|cpu\|E_logic_op\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636      1.952 FF    IC  inst\|cpu\|cpu\|E_logic_result\[30\]~22\|datab " "     5.636      1.952 FF    IC  inst\|cpu\|cpu\|E_logic_result\[30\]~22\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.970      0.334 FR  CELL  inst\|cpu\|cpu\|E_logic_result\[30\]~22\|combout " "     5.970      0.334 FR  CELL  inst\|cpu\|cpu\|E_logic_result\[30\]~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.167      1.197 RR    IC  inst\|cpu\|cpu\|Equal338~6\|datad " "     7.167      1.197 RR    IC  inst\|cpu\|cpu\|Equal338~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.276      0.109 RF  CELL  inst\|cpu\|cpu\|Equal338~6\|combout " "     7.276      0.109 RF  CELL  inst\|cpu\|cpu\|Equal338~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.220      0.944 FF    IC  inst\|cpu\|cpu\|Equal338~9\|datac " "     8.220      0.944 FF    IC  inst\|cpu\|cpu\|Equal338~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.447      0.227 FF  CELL  inst\|cpu\|cpu\|Equal338~9\|combout " "     8.447      0.227 FF  CELL  inst\|cpu\|cpu\|Equal338~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.174      0.727 FF    IC  inst\|cpu\|cpu\|Equal338~10\|dataa " "     9.174      0.727 FF    IC  inst\|cpu\|cpu\|Equal338~10\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.462      0.288 FF  CELL  inst\|cpu\|cpu\|Equal338~10\|combout " "     9.462      0.288 FF  CELL  inst\|cpu\|cpu\|Equal338~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.376      0.914 FF    IC  inst\|cpu\|cpu\|E_alu_result\[0\]~25\|dataa " "    10.376      0.914 FF    IC  inst\|cpu\|cpu\|E_alu_result\[0\]~25\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.698      0.322 FF  CELL  inst\|cpu\|cpu\|E_alu_result\[0\]~25\|combout " "    10.698      0.322 FF  CELL  inst\|cpu\|cpu\|E_alu_result\[0\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.144      1.446 FF    IC  inst\|cpu\|cpu\|E_alu_result\[0\]~26\|datab " "    12.144      1.446 FF    IC  inst\|cpu\|cpu\|E_alu_result\[0\]~26\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.431      0.287 FF  CELL  inst\|cpu\|cpu\|E_alu_result\[0\]~26\|combout " "    12.431      0.287 FF  CELL  inst\|cpu\|cpu\|E_alu_result\[0\]~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.360      0.929 FF    IC  inst\|cpu\|cpu\|D_src2\[0\]~75\|datac " "    13.360      0.929 FF    IC  inst\|cpu\|cpu\|D_src2\[0\]~75\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.587      0.227 FF  CELL  inst\|cpu\|cpu\|D_src2\[0\]~75\|combout " "    13.587      0.227 FF  CELL  inst\|cpu\|cpu\|D_src2\[0\]~75\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.503      0.916 FF    IC  inst\|cpu\|cpu\|D_src2\[0\]~76\|datab " "    14.503      0.916 FF    IC  inst\|cpu\|cpu\|D_src2\[0\]~76\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.826      0.323 FF  CELL  inst\|cpu\|cpu\|D_src2\[0\]~76\|combout " "    14.826      0.323 FF  CELL  inst\|cpu\|cpu\|D_src2\[0\]~76\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.826      0.000 FF    IC  inst\|cpu\|cpu\|E_src2\[0\]\|d " "    14.826      0.000 FF    IC  inst\|cpu\|cpu\|E_src2\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.915      0.089 FF  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\] " "    14.915      0.089 FF  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.369      3.369  R        clock network delay " "    23.369      3.369  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.430      0.061           clock pessimism removed " "    23.430      0.061           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.442      0.012     uTsu  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\] " "    23.442      0.012     uTsu  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.915 " "Data Arrival Time  :    14.915" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.442 " "Data Required Time :    23.442" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.527  " "Slack              :     8.527 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976303 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976303 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 18.323 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 18.323" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976306 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976306 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 18.323  " "Path #1: Setup slack is 18.323 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.122      3.122  F        clock network delay " "    53.122      3.122  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.316      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    53.316      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.316      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q " "    53.316      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.304      1.988 FF    IC  altera_internal_jtag\|tdouser " "    55.304      1.988 FF    IC  altera_internal_jtag\|tdouser" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    59.192      3.888 FR  CELL  altera_internal_jtag\|tdo " "    59.192      3.888 FR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    59.192      0.000 RR    IC  altera_reserved_tdo~output\|i " "    59.192      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.677      2.485 RR  CELL  altera_reserved_tdo~output\|o " "    61.677      2.485 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.677      0.000 RR  CELL  altera_reserved_tdo " "    61.677      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000    -20.000  R  oExt  altera_reserved_tdo " "    80.000    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    61.677 " "Data Arrival Time  :    61.677" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    80.000 " "Data Required Time :    80.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.323  " "Slack              :    18.323 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976307 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.129 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.129" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976334 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.129  " "Path #1: Hold slack is 0.129 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[0\] " "From Node    : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      3.357  R        clock network delay " "     3.357      3.357  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.551      0.194     uTco  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[0\] " "     3.551      0.194     uTco  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.551      0.000 RR  CELL  inst\|cpu\|cpu\|M_bht_ptr_unfiltered\[0\]\|q " "     3.551      0.000 RR  CELL  inst\|cpu\|cpu\|M_bht_ptr_unfiltered\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.134      0.583 RR    IC  inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[0\] " "     4.134      0.583 RR    IC  inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.180      0.046 RR  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "     4.180      0.046 RR  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.960      3.960  R        clock network delay " "     3.960      3.960  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.899     -0.061           clock pessimism removed " "     3.899     -0.061           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.051      0.152      uTh  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "     4.051      0.152      uTh  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.180 " "Data Arrival Time  :     4.180" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.051 " "Data Required Time :     4.051" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.129  " "Slack              :     0.129 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976334 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976334 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.324 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.324" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976338 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.324  " "Path #1: Hold slack is 0.324 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.791      2.791  R        clock network delay " "     2.791      2.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.985      0.194     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "     2.985      0.194     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.985      0.000 FF  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028\[0\]\|q " "     2.985      0.000 FF  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.985      0.000 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028~2\|datac " "     2.985      0.000 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.280      0.295 FF  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028~2\|combout " "     3.280      0.295 FF  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.280      0.000 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028\[0\]\|d " "     3.280      0.000 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.066 FF  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "     3.346      0.066 FF  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.892      2.892  R        clock network delay " "     2.892      2.892  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.860     -0.032           clock pessimism removed " "     2.860     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.022      0.162      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "     3.022      0.162      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.346 " "Data Arrival Time  :     3.346" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.022 " "Data Required Time :     3.022" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.324  " "Slack              :     0.324 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976338 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976338 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.330 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.330" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.330  " "Path #1: Recovery slack is 13.330 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378      3.378  R        clock network delay " "     3.378      3.378  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.572      0.194     uTco  cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.572      0.194     uTco  cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.572      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.572      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.107      0.535 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datab " "     4.107      0.535 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.444      0.337 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.444      0.337 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.615      3.171 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|inclk\[0\] " "     7.615      3.171 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.615      0.000 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|outclk " "     7.615      0.000 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.139      1.524 FF    IC  inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|clr0 " "     9.139      1.524 FF    IC  inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.371      1.232 FF  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "    10.371      1.232 FF  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.689      3.689  R        clock network delay " "    23.689      3.689  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.724      0.035           clock pessimism removed " "    23.724      0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.701     -0.023     uTsu  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "    23.701     -0.023     uTsu  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.371 " "Data Arrival Time  :    10.371" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.701 " "Data Required Time :    23.701" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.330  " "Slack              :    13.330 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976349 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976349 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.947 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.947" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.947  " "Path #1: Recovery slack is 47.947 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.870      2.870  R        clock network delay " "     2.870      2.870  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.064      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     3.064      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.064      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     3.064      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.419      1.355 FF    IC  inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     4.419      1.355 FF    IC  inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.083      0.664 FR  CELL  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "     5.083      0.664 FR  CELL  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.986      2.986  F        clock network delay " "    52.986      2.986  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.018      0.032           clock pessimism removed " "    53.018      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.030      0.012     uTsu  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "    53.030      0.012     uTsu  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.083 " "Data Arrival Time  :     5.083" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    53.030 " "Data Required Time :    53.030" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.947  " "Slack              :    47.947 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.246 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.246" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976353 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976353 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.246  " "Path #1: Removal slack is 1.246 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.780      2.780  R        clock network delay " "     2.780      2.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.974      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     2.974      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.974      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     2.974      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.581      0.607 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     3.581      0.607 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.253      0.672 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     4.253      0.672 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      2.877  R        clock network delay " "     2.877      2.877  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.845     -0.032           clock pessimism removed " "     2.845     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007      0.162      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     3.007      0.162      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.253 " "Data Arrival Time  :     4.253" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.007 " "Data Required Time :     3.007" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.246  " "Slack              :     1.246 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976354 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976354 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.139 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.139" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976362 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.139  " "Path #1: Removal slack is 4.139 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[0\] " "To Node      : cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.253      3.253  R        clock network delay " "     3.253      3.253  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.447      0.194     uTco  cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.447      0.194     uTco  cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.447      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.447      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.652      2.205 RR    IC  inst\|rst_controller\|r_sync_rst~clkctrl\|inclk\[0\] " "     5.652      2.205 RR    IC  inst\|rst_controller\|r_sync_rst~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.652      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst~clkctrl\|outclk " "     5.652      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.009      1.357 RR    IC  inst\|jtag_uart\|the_cpu_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0 " "     7.009      1.357 RR    IC  inst\|jtag_uart\|the_cpu_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.073      1.064 RR  CELL  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[0\] " "     8.073      1.064 RR  CELL  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.766      3.766  R        clock network delay " "     3.766      3.766  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.709     -0.057           clock pessimism removed " "     3.709     -0.057           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.934      0.225      uTh  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[0\] " "     3.934      0.225      uTh  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.073 " "Data Arrival Time  :     8.073" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.934 " "Data Required Time :     3.934" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.139  " "Slack              :     4.139 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171976362 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171976362 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738171976363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1738171976392 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1738171976392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1738171981637 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1738171982019 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1738171982019 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171982021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171982021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171982021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171982021 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171982021 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1738171982021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.651 " "Worst-case setup slack is 9.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.651               0.000 sopc_clk  " "    9.651               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.069               0.000 altera_reserved_tck  " "   19.069               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171982160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 sopc_clk  " "    0.137               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 altera_reserved_tck  " "    0.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171982210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.967 " "Worst-case recovery slack is 13.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.967               0.000 sopc_clk  " "   13.967               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.151               0.000 altera_reserved_tck  " "   48.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171982237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.155 " "Worst-case removal slack is 1.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.155               0.000 altera_reserved_tck  " "    1.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781               0.000 sopc_clk  " "    3.781               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171982260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.470 " "Worst-case minimum pulse width slack is 9.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.470               0.000 sopc_clk  " "    9.470               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.528               0.000 altera_reserved_tck  " "   49.528               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171982280 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171982315 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171982315 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171982315 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171982315 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171982315 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.516 ns " "Worst Case Available Settling Time: 38.516 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171982315 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171982315 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171982315 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171982315 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171982315 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171982315 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.651 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.651" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982392 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982392 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.651  " "Path #1: Setup slack is 9.651 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_logic_op\[0\] " "From Node    : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_logic_op\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\] " "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.197      3.197  R        clock network delay " "     3.197      3.197  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378      0.181     uTco  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_logic_op\[0\] " "     3.378      0.181     uTco  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_logic_op\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378      0.000 FF  CELL  inst\|cpu\|cpu\|E_logic_op\[0\]\|q " "     3.378      0.000 FF  CELL  inst\|cpu\|cpu\|E_logic_op\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.124      1.746 FF    IC  inst\|cpu\|cpu\|E_logic_result\[30\]~22\|datab " "     5.124      1.746 FF    IC  inst\|cpu\|cpu\|E_logic_result\[30\]~22\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.427      0.303 FR  CELL  inst\|cpu\|cpu\|E_logic_result\[30\]~22\|combout " "     5.427      0.303 FR  CELL  inst\|cpu\|cpu\|E_logic_result\[30\]~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.539      1.112 RR    IC  inst\|cpu\|cpu\|Equal338~6\|datad " "     6.539      1.112 RR    IC  inst\|cpu\|cpu\|Equal338~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.641      0.102 RF  CELL  inst\|cpu\|cpu\|Equal338~6\|combout " "     6.641      0.102 RF  CELL  inst\|cpu\|cpu\|Equal338~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.481      0.840 FF    IC  inst\|cpu\|cpu\|Equal338~9\|datac " "     7.481      0.840 FF    IC  inst\|cpu\|cpu\|Equal338~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.689      0.208 FF  CELL  inst\|cpu\|cpu\|Equal338~9\|combout " "     7.689      0.208 FF  CELL  inst\|cpu\|cpu\|Equal338~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.341      0.652 FF    IC  inst\|cpu\|cpu\|Equal338~10\|dataa " "     8.341      0.652 FF    IC  inst\|cpu\|cpu\|Equal338~10\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.600      0.259 FF  CELL  inst\|cpu\|cpu\|Equal338~10\|combout " "     8.600      0.259 FF  CELL  inst\|cpu\|cpu\|Equal338~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.421      0.821 FF    IC  inst\|cpu\|cpu\|E_alu_result\[0\]~25\|dataa " "     9.421      0.821 FF    IC  inst\|cpu\|cpu\|E_alu_result\[0\]~25\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.713      0.292 FF  CELL  inst\|cpu\|cpu\|E_alu_result\[0\]~25\|combout " "     9.713      0.292 FF  CELL  inst\|cpu\|cpu\|E_alu_result\[0\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.015      1.302 FF    IC  inst\|cpu\|cpu\|E_alu_result\[0\]~26\|datab " "    11.015      1.302 FF    IC  inst\|cpu\|cpu\|E_alu_result\[0\]~26\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.273      0.258 FF  CELL  inst\|cpu\|cpu\|E_alu_result\[0\]~26\|combout " "    11.273      0.258 FF  CELL  inst\|cpu\|cpu\|E_alu_result\[0\]~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.104      0.831 FF    IC  inst\|cpu\|cpu\|D_src2\[0\]~75\|datac " "    12.104      0.831 FF    IC  inst\|cpu\|cpu\|D_src2\[0\]~75\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.312      0.208 FF  CELL  inst\|cpu\|cpu\|D_src2\[0\]~75\|combout " "    12.312      0.208 FF  CELL  inst\|cpu\|cpu\|D_src2\[0\]~75\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.134      0.822 FF    IC  inst\|cpu\|cpu\|D_src2\[0\]~76\|datab " "    13.134      0.822 FF    IC  inst\|cpu\|cpu\|D_src2\[0\]~76\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.428      0.294 FF  CELL  inst\|cpu\|cpu\|D_src2\[0\]~76\|combout " "    13.428      0.294 FF  CELL  inst\|cpu\|cpu\|D_src2\[0\]~76\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.428      0.000 FF    IC  inst\|cpu\|cpu\|E_src2\[0\]\|d " "    13.428      0.000 FF    IC  inst\|cpu\|cpu\|E_src2\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.507      0.079 FF  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\] " "    13.507      0.079 FF  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.091      3.091  R        clock network delay " "    23.091      3.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.146      0.055           clock pessimism removed " "    23.146      0.055           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.158      0.012     uTsu  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\] " "    23.158      0.012     uTsu  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.507 " "Data Arrival Time  :    13.507" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.158 " "Data Required Time :    23.158" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.651  " "Slack              :     9.651 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982393 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982393 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 19.069 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 19.069" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982401 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 19.069  " "Path #1: Setup slack is 19.069 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.881      2.881  F        clock network delay " "    52.881      2.881  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.062      0.181     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    53.062      0.181     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.062      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q " "    53.062      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.844      1.782 FF    IC  altera_internal_jtag\|tdouser " "    54.844      1.782 FF    IC  altera_internal_jtag\|tdouser" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    58.732      3.888 FR  CELL  altera_internal_jtag\|tdo " "    58.732      3.888 FR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    58.732      0.000 RR    IC  altera_reserved_tdo~output\|i " "    58.732      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.931      2.199 RR  CELL  altera_reserved_tdo~output\|o " "    60.931      2.199 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.931      0.000 RR  CELL  altera_reserved_tdo " "    60.931      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000    -20.000  R  oExt  altera_reserved_tdo " "    80.000    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    60.931 " "Data Arrival Time  :    60.931" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    80.000 " "Data Required Time :    80.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    19.069  " "Slack              :    19.069 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982401 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982401 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.137 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.137" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982451 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982451 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.137  " "Path #1: Hold slack is 0.137 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[0\] " "From Node    : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.078      3.078  R        clock network delay " "     3.078      3.078  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.259      0.181     uTco  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[0\] " "     3.259      0.181     uTco  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.259      0.000 RR  CELL  inst\|cpu\|cpu\|M_bht_ptr_unfiltered\[0\]\|q " "     3.259      0.000 RR  CELL  inst\|cpu\|cpu\|M_bht_ptr_unfiltered\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.802      0.543 RR    IC  inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[0\] " "     3.802      0.543 RR    IC  inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.846      0.044 RR  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "     3.846      0.044 RR  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.626      3.626  R        clock network delay " "     3.626      3.626  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.571     -0.055           clock pessimism removed " "     3.571     -0.055           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.709      0.138      uTh  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "     3.709      0.138      uTh  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.846 " "Data Arrival Time  :     3.846" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.709 " "Data Required Time :     3.709" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.137  " "Slack              :     0.137 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982452 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982461 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.294  " "Path #1: Hold slack is 0.294 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.568      2.568  R        clock network delay " "     2.568      2.568  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.749      0.181     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "     2.749      0.181     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.749      0.000 FF  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028\[0\]\|q " "     2.749      0.000 FF  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.749      0.000 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028~2\|datac " "     2.749      0.000 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.014      0.265 FF  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028~2\|combout " "     3.014      0.265 FF  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.014      0.000 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028\[0\]\|d " "     3.014      0.000 FF    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.073      0.059 FF  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "     3.073      0.059 FF  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.659      2.659  R        clock network delay " "     2.659      2.659  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.630     -0.029           clock pessimism removed " "     2.630     -0.029           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.779      0.149      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "     2.779      0.149      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.073 " "Data Arrival Time  :     3.073" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.779 " "Data Required Time :     2.779" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.294  " "Slack              :     0.294 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982461 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982461 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.967 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.967" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982479 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982479 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.967  " "Path #1: Recovery slack is 13.967 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086      3.086  R        clock network delay " "     3.086      3.086  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.267      0.181     uTco  cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.267      0.181     uTco  cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.267      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.267      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.704      0.437 RR    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datab " "     3.704      0.437 RR    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.012      0.308 RR  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.012      0.308 RR  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.912      2.900 RR    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|inclk\[0\] " "     6.912      2.900 RR    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.912      0.000 RR  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|outclk " "     6.912      0.000 RR  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.277      1.365 RR    IC  inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|clr0 " "     8.277      1.365 RR    IC  inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.420      1.143 RR  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "     9.420      1.143 RR  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.379      3.379  R        clock network delay " "    23.379      3.379  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.410      0.031           clock pessimism removed " "    23.410      0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.387     -0.023     uTsu  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "    23.387     -0.023     uTsu  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.420 " "Data Arrival Time  :     9.420" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.387 " "Data Required Time :    23.387" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.967  " "Slack              :    13.967 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982480 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982480 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.151 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.151" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982485 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.151  " "Path #1: Recovery slack is 48.151 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      2.636  R        clock network delay " "     2.636      2.636  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.817      0.181     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.817      0.181     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.817      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.817      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.035      1.218 FF    IC  inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     4.035      1.218 FF    IC  inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.643      0.608 FR  CELL  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "     4.643      0.608 FR  CELL  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.753      2.753  F        clock network delay " "    52.753      2.753  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.782      0.029           clock pessimism removed " "    52.782      0.029           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.794      0.012     uTsu  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "    52.794      0.012     uTsu  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.643 " "Data Arrival Time  :     4.643" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.794 " "Data Required Time :    52.794" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.151  " "Slack              :    48.151 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982485 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982485 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.155 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.155" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982488 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982488 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.155  " "Path #1: Removal slack is 1.155 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.558      2.558  R        clock network delay " "     2.558      2.558  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.739      0.181     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     2.739      0.181     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.739      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     2.739      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.600 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     3.339      0.600 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.921      0.582 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     3.921      0.582 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.646      2.646  R        clock network delay " "     2.646      2.646  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.617     -0.029           clock pessimism removed " "     2.617     -0.029           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.766      0.149      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     2.766      0.149      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.921 " "Data Arrival Time  :     3.921" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.766 " "Data Required Time :     2.766" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.155  " "Slack              :     1.155 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982489 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982489 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.781 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.781" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982504 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982504 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.781  " "Path #1: Removal slack is 3.781 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_sdram:sdram\|refresh_counter\[0\] " "To Node      : cpu:inst\|cpu_sdram:sdram\|refresh_counter\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.974      2.974  R        clock network delay " "     2.974      2.974  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.155      0.181     uTco  cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.155      0.181     uTco  cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.155      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.155      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.192      2.037 RR    IC  inst\|rst_controller\|r_sync_rst~clkctrl\|inclk\[0\] " "     5.192      2.037 RR    IC  inst\|rst_controller\|r_sync_rst~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.192      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst~clkctrl\|outclk " "     5.192      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.540      1.348 RR    IC  inst\|sdram\|refresh_counter\[0\]\|clrn " "     6.540      1.348 RR    IC  inst\|sdram\|refresh_counter\[0\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.107      0.567 RF  CELL  cpu:inst\|cpu_sdram:sdram\|refresh_counter\[0\] " "     7.107      0.567 RF  CELL  cpu:inst\|cpu_sdram:sdram\|refresh_counter\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.208      3.208  R        clock network delay " "     3.208      3.208  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.177     -0.031           clock pessimism removed " "     3.177     -0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.326      0.149      uTh  cpu:inst\|cpu_sdram:sdram\|refresh_counter\[0\] " "     3.326      0.149      uTh  cpu:inst\|cpu_sdram:sdram\|refresh_counter\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.107 " "Data Arrival Time  :     7.107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.326 " "Data Required Time :     3.326" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.781  " "Slack              :     3.781 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171982505 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171982505 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738171982507 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1738171982827 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1738171982827 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171982828 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171982828 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171982828 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171982828 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738171982828 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1738171982828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.194 " "Worst-case setup slack is 14.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.194               0.000 sopc_clk  " "   14.194               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.783               0.000 altera_reserved_tck  " "   23.783               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171982872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.044 " "Worst-case hold slack is 0.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 sopc_clk  " "    0.044               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171982920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.506 " "Worst-case recovery slack is 16.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.506               0.000 sopc_clk  " "   16.506               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.323               0.000 altera_reserved_tck  " "   49.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171982944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.573 " "Worst-case removal slack is 0.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 altera_reserved_tck  " "    0.573               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.111               0.000 sopc_clk  " "    2.111               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171982968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.266 " "Worst-case minimum pulse width slack is 9.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.266               0.000 sopc_clk  " "    9.266               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.290               0.000 altera_reserved_tck  " "   49.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738171982988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738171982988 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171983039 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171983039 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171983039 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171983039 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171983039 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.245 ns " "Worst Case Available Settling Time: 39.245 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171983039 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171983039 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171983039 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171983039 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171983039 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738171983039 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983039 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.194 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.194" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983093 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.194  " "Path #1: Setup slack is 14.194 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_logic_op\[0\] " "From Node    : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_logic_op\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\] " "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.769      1.769  R        clock network delay " "     1.769      1.769  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.855      0.086     uTco  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_logic_op\[0\] " "     1.855      0.086     uTco  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_logic_op\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.855      0.000 FF  CELL  inst\|cpu\|cpu\|E_logic_op\[0\]\|q " "     1.855      0.000 FF  CELL  inst\|cpu\|cpu\|E_logic_op\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.887      1.032 FF    IC  inst\|cpu\|cpu\|E_logic_result\[30\]~22\|datab " "     2.887      1.032 FF    IC  inst\|cpu\|cpu\|E_logic_result\[30\]~22\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.048      0.161 FR  CELL  inst\|cpu\|cpu\|E_logic_result\[30\]~22\|combout " "     3.048      0.161 FR  CELL  inst\|cpu\|cpu\|E_logic_result\[30\]~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.613      0.565 RR    IC  inst\|cpu\|cpu\|Equal338~6\|datad " "     3.613      0.565 RR    IC  inst\|cpu\|cpu\|Equal338~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.665      0.052 RF  CELL  inst\|cpu\|cpu\|Equal338~6\|combout " "     3.665      0.052 RF  CELL  inst\|cpu\|cpu\|Equal338~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.148      0.483 FF    IC  inst\|cpu\|cpu\|Equal338~9\|datac " "     4.148      0.483 FF    IC  inst\|cpu\|cpu\|Equal338~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.254      0.106 FF  CELL  inst\|cpu\|cpu\|Equal338~9\|combout " "     4.254      0.106 FF  CELL  inst\|cpu\|cpu\|Equal338~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.620      0.366 FF    IC  inst\|cpu\|cpu\|Equal338~10\|dataa " "     4.620      0.366 FF    IC  inst\|cpu\|cpu\|Equal338~10\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.760      0.140 FF  CELL  inst\|cpu\|cpu\|Equal338~10\|combout " "     4.760      0.140 FF  CELL  inst\|cpu\|cpu\|Equal338~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.234      0.474 FF    IC  inst\|cpu\|cpu\|E_alu_result\[0\]~25\|dataa " "     5.234      0.474 FF    IC  inst\|cpu\|cpu\|E_alu_result\[0\]~25\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.388      0.154 FF  CELL  inst\|cpu\|cpu\|E_alu_result\[0\]~25\|combout " "     5.388      0.154 FF  CELL  inst\|cpu\|cpu\|E_alu_result\[0\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.154      0.766 FF    IC  inst\|cpu\|cpu\|E_alu_result\[0\]~26\|datab " "     6.154      0.766 FF    IC  inst\|cpu\|cpu\|E_alu_result\[0\]~26\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.295      0.141 FF  CELL  inst\|cpu\|cpu\|E_alu_result\[0\]~26\|combout " "     6.295      0.141 FF  CELL  inst\|cpu\|cpu\|E_alu_result\[0\]~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.772      0.477 FF    IC  inst\|cpu\|cpu\|D_src2\[0\]~75\|datac " "     6.772      0.477 FF    IC  inst\|cpu\|cpu\|D_src2\[0\]~75\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.878      0.106 FF  CELL  inst\|cpu\|cpu\|D_src2\[0\]~75\|combout " "     6.878      0.106 FF  CELL  inst\|cpu\|cpu\|D_src2\[0\]~75\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.354      0.476 FF    IC  inst\|cpu\|cpu\|D_src2\[0\]~76\|datab " "     7.354      0.476 FF    IC  inst\|cpu\|cpu\|D_src2\[0\]~76\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.507      0.153 FF  CELL  inst\|cpu\|cpu\|D_src2\[0\]~76\|combout " "     7.507      0.153 FF  CELL  inst\|cpu\|cpu\|D_src2\[0\]~76\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.507      0.000 FF    IC  inst\|cpu\|cpu\|E_src2\[0\]\|d " "     7.507      0.000 FF    IC  inst\|cpu\|cpu\|E_src2\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.550      0.043 FF  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\] " "     7.550      0.043 FF  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.703      1.703  R        clock network delay " "    21.703      1.703  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.738      0.035           clock pessimism removed " "    21.738      0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.744      0.006     uTsu  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\] " "    21.744      0.006     uTsu  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|E_src2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.550 " "Data Arrival Time  :     7.550" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.744 " "Data Required Time :    21.744" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.194  " "Slack              :    14.194 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983093 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983093 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.783 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.783" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983098 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983098 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.783  " "Path #1: Setup slack is 23.783 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.942      1.942  F        clock network delay " "    51.942      1.942  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.028      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    52.028      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.028      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q " "    52.028      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.083      1.055 FF    IC  altera_internal_jtag\|tdouser " "    53.083      1.055 FF    IC  altera_internal_jtag\|tdouser" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.901      1.818 FR  CELL  altera_internal_jtag\|tdo " "    54.901      1.818 FR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.901      0.000 RR    IC  altera_reserved_tdo~output\|i " "    54.901      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.217      1.316 RR  CELL  altera_reserved_tdo~output\|o " "    56.217      1.316 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.217      0.000 RR  CELL  altera_reserved_tdo " "    56.217      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000    -20.000  R  oExt  altera_reserved_tdo " "    80.000    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.217 " "Data Arrival Time  :    56.217" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    80.000 " "Data Required Time :    80.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.783  " "Slack              :    23.783 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983099 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983099 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.044 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.044" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983141 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983141 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.044  " "Path #1: Hold slack is 0.044 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[0\] " "From Node    : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      1.693  R        clock network delay " "     1.693      1.693  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.779      0.086     uTco  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[0\] " "     1.779      0.086     uTco  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.779      0.000 RR  CELL  inst\|cpu\|cpu\|M_bht_ptr_unfiltered\[0\]\|q " "     1.779      0.000 RR  CELL  inst\|cpu\|cpu\|M_bht_ptr_unfiltered\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.042      0.263 RR    IC  inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[0\] " "     2.042      0.263 RR    IC  inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.068      0.026 RR  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.068      0.026 RR  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.990      1.990  R        clock network delay " "     1.990      1.990  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955     -0.035           clock pessimism removed " "     1.955     -0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.024      0.069      uTh  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.024      0.069      uTh  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.068 " "Data Arrival Time  :     2.068" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.024 " "Data Required Time :     2.024" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.044  " "Slack              :     0.044 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983142 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983142 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.147 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.147" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983147 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983147 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.147  " "Path #1: Hold slack is 0.147 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "From Node    : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "To Node      : pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.411      1.411  R        clock network delay " "     1.411      1.411  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.497      0.086     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "     1.497      0.086     uTco  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.497      0.000 RR  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028\[0\]\|q " "     1.497      0.000 RR  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.497      0.000 RR    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028~2\|datac " "     1.497      0.000 RR    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.637      0.140 RR  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028~2\|combout " "     1.637      0.140 RR  CELL  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.637      0.000 RR    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028\[0\]\|d " "     1.637      0.000 RR    IC  nabboc\|pzdyqx_impl_inst\|ESUL0435\|LCFH1028\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.666      0.029 RR  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "     1.666      0.029 RR  CELL  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.467      1.467  R        clock network delay " "     1.467      1.467  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.448     -0.019           clock pessimism removed " "     1.448     -0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      0.071      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\] " "     1.519      0.071      uTh  pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|LCFH1028\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.666 " "Data Arrival Time  :     1.666" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.519 " "Data Required Time :     1.519" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.147  " "Slack              :     0.147 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983148 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983148 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.506 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.506" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983164 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.506  " "Path #1: Recovery slack is 16.506 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "To Node      : cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.715      1.715  R        clock network delay " "     1.715      1.715  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.801      0.086     uTco  cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     1.801      0.086     uTco  cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.801      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     1.801      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.056      0.255 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datab " "     2.056      0.255 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.221      0.165 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     2.221      0.165 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.912      1.691 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|inclk\[0\] " "     3.912      1.691 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.912      0.000 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|outclk " "     3.912      0.000 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.783      0.871 FF    IC  inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|clr0 " "     4.783      0.871 FF    IC  inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.371      0.588 FF  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "     5.371      0.588 FF  CELL  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.857      1.857  R        clock network delay " "    21.857      1.857  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.876      0.019           clock pessimism removed " "    21.876      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.877      0.001     uTsu  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "    21.877      0.001     uTsu  cpu:inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.371 " "Data Arrival Time  :     5.371" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.877 " "Data Required Time :    21.877" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.506  " "Slack              :    16.506 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983164 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983164 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.323 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.323" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983168 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.323  " "Path #1: Recovery slack is 49.323 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.448      1.448  R        clock network delay " "     1.448      1.448  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.534      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.534      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.534      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.534      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.236      0.702 FF    IC  inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     2.236      0.702 FF    IC  inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.558      0.322 FR  CELL  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.558      0.322 FR  CELL  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.856      1.856  F        clock network delay " "    51.856      1.856  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.875      0.019           clock pessimism removed " "    51.875      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.881      0.006     uTsu  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "    51.881      0.006     uTsu  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.558 " "Data Arrival Time  :     2.558" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.881 " "Data Required Time :    51.881" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.323  " "Slack              :    49.323 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983168 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983168 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.573 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983171 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983171 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983171 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.573  " "Path #1: Removal slack is 0.573 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.402      1.402  R        clock network delay " "     1.402      1.402  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.488      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     1.488      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.488      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     1.488      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.763      0.275 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     1.763      0.275 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.079      0.316 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     2.079      0.316 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.454      1.454  R        clock network delay " "     1.454      1.454  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.435     -0.019           clock pessimism removed " "     1.435     -0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.506      0.071      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.506      0.071      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.079 " "Data Arrival Time  :     2.079" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.506 " "Data Required Time :     1.506" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.573  " "Slack              :     0.573 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983172 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983172 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.111 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983186 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.111  " "Path #1: Removal slack is 2.111 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[0\] " "To Node      : cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.646      1.646  R        clock network delay " "     1.646      1.646  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.732      0.086     uTco  cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     1.732      0.086     uTco  cpu:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.732      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     1.732      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798      1.066 RR    IC  inst\|rst_controller\|r_sync_rst~clkctrl\|inclk\[0\] " "     2.798      1.066 RR    IC  inst\|rst_controller\|r_sync_rst~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst~clkctrl\|outclk " "     2.798      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.560      0.762 RR    IC  inst\|jtag_uart\|the_cpu_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0 " "     3.560      0.762 RR    IC  inst\|jtag_uart\|the_cpu_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.064      0.504 RR  CELL  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[0\] " "     4.064      0.504 RR  CELL  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.881      1.881  R        clock network delay " "     1.881      1.881  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.848     -0.033           clock pessimism removed " "     1.848     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.953      0.105      uTh  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[0\] " "     1.953      0.105      uTh  cpu:inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.064 " "Data Arrival Time  :     4.064" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.953 " "Data Required Time :     1.953" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.111  " "Slack              :     2.111 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738171983186 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738171983186 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738171984496 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738171984497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738171984743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 29 17:33:04 2025 " "Processing ended: Wed Jan 29 17:33:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738171984743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738171984743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738171984743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1738171984743 ""}
