// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _linear_forward_no_mu_HH_
#define _linear_forward_no_mu_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_sdiv_72ns_61sfYi.h"

namespace ap_rtl {

struct linear_forward_no_mu : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > input_0_0_V_address0;
    sc_out< sc_logic > input_0_0_V_ce0;
    sc_in< sc_lv<8> > input_0_0_V_q0;
    sc_out< sc_lv<3> > input_1_0_V_address0;
    sc_out< sc_logic > input_1_0_V_ce0;
    sc_in< sc_lv<8> > input_1_0_V_q0;
    sc_out< sc_lv<3> > input_2_0_V_address0;
    sc_out< sc_logic > input_2_0_V_ce0;
    sc_in< sc_lv<8> > input_2_0_V_q0;
    sc_out< sc_lv<3> > input_3_0_V_address0;
    sc_out< sc_logic > input_3_0_V_ce0;
    sc_in< sc_lv<8> > input_3_0_V_q0;
    sc_out< sc_lv<5> > output_0_V_address0;
    sc_out< sc_logic > output_0_V_ce0;
    sc_out< sc_logic > output_0_V_we0;
    sc_out< sc_lv<40> > output_0_V_d0;
    sc_in< sc_lv<40> > output_0_V_q0;
    sc_out< sc_lv<5> > output_0_V_address1;
    sc_out< sc_logic > output_0_V_ce1;
    sc_out< sc_logic > output_0_V_we1;
    sc_out< sc_lv<40> > output_0_V_d1;
    sc_in< sc_lv<40> > scales_0_V_read;
    sc_out< sc_lv<8> > packed_weights_address0;
    sc_out< sc_logic > packed_weights_ce0;
    sc_in< sc_lv<8> > packed_weights_q0;
    sc_in< sc_lv<22> > w_scale_V;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    linear_forward_no_mu(sc_module_name name);
    SC_HAS_PROCESS(linear_forward_no_mu);

    ~linear_forward_no_mu();

    sc_trace_file* mVcdFile;

    dut_sdiv_72ns_61sfYi<1,76,72,61,40>* dut_sdiv_72ns_61sfYi_U22;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > indvar_flatten_reg_188;
    sc_signal< sc_lv<5> > j_0_0_reg_199;
    sc_signal< sc_lv<3> > ko_0_0_reg_211;
    sc_signal< sc_lv<72> > sext_ln161_fu_236_p1;
    sc_signal< sc_lv<72> > sext_ln161_reg_645;
    sc_signal< sc_lv<1> > icmp_ln161_fu_240_p2;
    sc_signal< sc_lv<1> > icmp_ln161_reg_650;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state53_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state56_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state59_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state62_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state65_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state68_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state71_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state74_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state77_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state80_pp0_stage0_iter26;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln161_reg_650_pp0_iter1_reg;
    sc_signal< sc_lv<8> > add_ln161_1_fu_246_p2;
    sc_signal< sc_lv<8> > add_ln161_1_reg_654;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > add_ln161_fu_252_p2;
    sc_signal< sc_lv<5> > add_ln161_reg_659;
    sc_signal< sc_lv<1> > icmp_ln162_fu_258_p2;
    sc_signal< sc_lv<1> > icmp_ln162_reg_664;
    sc_signal< sc_lv<3> > select_ln165_fu_264_p3;
    sc_signal< sc_lv<3> > select_ln165_reg_669;
    sc_signal< sc_lv<5> > select_ln165_1_fu_280_p3;
    sc_signal< sc_lv<5> > select_ln165_1_reg_696;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state21_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state24_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state30_pp0_stage1_iter9;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter10;
    sc_signal< bool > ap_block_state36_pp0_stage1_iter11;
    sc_signal< bool > ap_block_state39_pp0_stage1_iter12;
    sc_signal< bool > ap_block_state42_pp0_stage1_iter13;
    sc_signal< bool > ap_block_state45_pp0_stage1_iter14;
    sc_signal< bool > ap_block_state48_pp0_stage1_iter15;
    sc_signal< bool > ap_block_state51_pp0_stage1_iter16;
    sc_signal< bool > ap_block_state54_pp0_stage1_iter17;
    sc_signal< bool > ap_block_state57_pp0_stage1_iter18;
    sc_signal< bool > ap_block_state60_pp0_stage1_iter19;
    sc_signal< bool > ap_block_state63_pp0_stage1_iter20;
    sc_signal< bool > ap_block_state66_pp0_stage1_iter21;
    sc_signal< bool > ap_block_state69_pp0_stage1_iter22;
    sc_signal< bool > ap_block_state72_pp0_stage1_iter23;
    sc_signal< bool > ap_block_state75_pp0_stage1_iter24;
    sc_signal< bool > ap_block_state78_pp0_stage1_iter25;
    sc_signal< bool > ap_block_state81_pp0_stage1_iter26;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<8> > input_0_0_V_load_reg_707;
    sc_signal< sc_lv<8> > input_1_0_V_load_reg_713;
    sc_signal< sc_lv<8> > input_2_0_V_load_reg_719;
    sc_signal< sc_lv<8> > input_3_0_V_load_reg_725;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state22_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state25_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter8;
    sc_signal< bool > ap_block_state31_pp0_stage2_iter9;
    sc_signal< bool > ap_block_state34_pp0_stage2_iter10;
    sc_signal< bool > ap_block_state37_pp0_stage2_iter11;
    sc_signal< bool > ap_block_state40_pp0_stage2_iter12;
    sc_signal< bool > ap_block_state43_pp0_stage2_iter13;
    sc_signal< bool > ap_block_state46_pp0_stage2_iter14;
    sc_signal< bool > ap_block_state49_pp0_stage2_iter15;
    sc_signal< bool > ap_block_state52_pp0_stage2_iter16;
    sc_signal< bool > ap_block_state55_pp0_stage2_iter17;
    sc_signal< bool > ap_block_state58_pp0_stage2_iter18;
    sc_signal< bool > ap_block_state61_pp0_stage2_iter19;
    sc_signal< bool > ap_block_state64_pp0_stage2_iter20;
    sc_signal< bool > ap_block_state67_pp0_stage2_iter21;
    sc_signal< bool > ap_block_state70_pp0_stage2_iter22;
    sc_signal< bool > ap_block_state73_pp0_stage2_iter23;
    sc_signal< bool > ap_block_state76_pp0_stage2_iter24;
    sc_signal< bool > ap_block_state79_pp0_stage2_iter25;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter1_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter2_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter3_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter4_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter5_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter6_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter7_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter8_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter9_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter10_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter11_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter12_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter13_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter14_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter15_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter16_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter17_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter18_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter19_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter20_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter21_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter22_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter23_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter24_reg;
    sc_signal< sc_lv<5> > output_0_V_addr_reg_731_pp0_iter25_reg;
    sc_signal< sc_lv<8> > select_ln170_fu_373_p3;
    sc_signal< sc_lv<8> > select_ln170_reg_737;
    sc_signal< sc_lv<2> > trunc_ln167_3_reg_742;
    sc_signal< sc_lv<8> > sub_ln701_1_fu_391_p2;
    sc_signal< sc_lv<8> > sub_ln701_1_reg_748;
    sc_signal< sc_lv<25> > add_ln703_27_fu_528_p2;
    sc_signal< sc_lv<25> > add_ln703_27_reg_753;
    sc_signal< sc_lv<3> > add_ln162_fu_534_p2;
    sc_signal< sc_lv<3> > add_ln162_reg_758;
    sc_signal< sc_lv<40> > add_ln703_29_fu_617_p2;
    sc_signal< sc_lv<40> > add_ln703_29_reg_764;
    sc_signal< sc_lv<1> > icmp_ln162_1_fu_623_p2;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln162_1_reg_770_pp0_iter26_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_192_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_j_0_0_phi_fu_203_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_ko_0_0_phi_fu_215_p4;
    sc_signal< sc_lv<64> > zext_ln165_1_fu_272_p1;
    sc_signal< sc_lv<64> > sext_ln165_fu_324_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln165_fu_329_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<22> > mul_ln1148_fu_230_p0;
    sc_signal< sc_lv<40> > mul_ln1148_fu_230_p1;
    sc_signal< sc_lv<61> > mul_ln1148_fu_230_p2;
    sc_signal< sc_lv<8> > tmp_56_fu_290_p3;
    sc_signal< sc_lv<6> > tmp_57_fu_301_p3;
    sc_signal< sc_lv<9> > zext_ln165_2_fu_297_p1;
    sc_signal< sc_lv<9> > zext_ln165_3_fu_308_p1;
    sc_signal< sc_lv<9> > zext_ln162_fu_286_p1;
    sc_signal< sc_lv<9> > sub_ln165_fu_312_p2;
    sc_signal< sc_lv<9> > add_ln165_fu_318_p2;
    sc_signal< sc_lv<2> > trunc_ln167_fu_333_p1;
    sc_signal< sc_lv<1> > icmp_ln169_fu_337_p2;
    sc_signal< sc_lv<1> > icmp_ln170_fu_343_p2;
    sc_signal< sc_lv<1> > xor_ln169_fu_354_p2;
    sc_signal< sc_lv<1> > and_ln170_fu_360_p2;
    sc_signal< sc_lv<8> > sub_ln701_fu_349_p2;
    sc_signal< sc_lv<8> > select_ln169_fu_366_p3;
    sc_signal< sc_lv<2> > trunc_ln167_4_fu_396_p4;
    sc_signal< sc_lv<1> > icmp_ln169_2_fu_406_p2;
    sc_signal< sc_lv<1> > icmp_ln170_2_fu_412_p2;
    sc_signal< sc_lv<1> > xor_ln169_2_fu_423_p2;
    sc_signal< sc_lv<1> > and_ln170_2_fu_429_p2;
    sc_signal< sc_lv<8> > sub_ln701_2_fu_418_p2;
    sc_signal< sc_lv<8> > select_ln169_2_fu_435_p3;
    sc_signal< sc_lv<8> > select_ln170_2_fu_442_p3;
    sc_signal< sc_lv<24> > shl_ln703_2_fu_450_p3;
    sc_signal< sc_lv<2> > trunc_ln_fu_462_p4;
    sc_signal< sc_lv<1> > icmp_ln169_3_fu_472_p2;
    sc_signal< sc_lv<1> > icmp_ln170_3_fu_478_p2;
    sc_signal< sc_lv<1> > xor_ln169_3_fu_489_p2;
    sc_signal< sc_lv<1> > and_ln170_3_fu_495_p2;
    sc_signal< sc_lv<8> > sub_ln701_3_fu_484_p2;
    sc_signal< sc_lv<8> > select_ln169_3_fu_501_p3;
    sc_signal< sc_lv<8> > select_ln170_3_fu_508_p3;
    sc_signal< sc_lv<24> > shl_ln703_3_fu_516_p3;
    sc_signal< sc_lv<25> > sext_ln703_2_fu_458_p1;
    sc_signal< sc_lv<25> > sext_ln703_3_fu_524_p1;
    sc_signal< sc_lv<24> > shl_ln_fu_539_p3;
    sc_signal< sc_lv<1> > icmp_ln169_1_fu_550_p2;
    sc_signal< sc_lv<1> > icmp_ln170_1_fu_555_p2;
    sc_signal< sc_lv<1> > xor_ln169_1_fu_560_p2;
    sc_signal< sc_lv<1> > and_ln170_1_fu_566_p2;
    sc_signal< sc_lv<8> > select_ln169_1_fu_572_p3;
    sc_signal< sc_lv<8> > select_ln170_1_fu_579_p3;
    sc_signal< sc_lv<24> > shl_ln703_1_fu_586_p3;
    sc_signal< sc_lv<40> > sext_ln703_fu_546_p1;
    sc_signal< sc_lv<26> > sext_ln703_4_fu_604_p1;
    sc_signal< sc_lv<26> > sext_ln703_1_fu_594_p1;
    sc_signal< sc_lv<26> > add_ln703_28_fu_607_p2;
    sc_signal< sc_lv<40> > sext_ln703_5_fu_613_p1;
    sc_signal< sc_lv<40> > add_ln703_fu_598_p2;
    sc_signal< sc_lv<72> > grp_fu_635_p0;
    sc_signal< sc_lv<61> > grp_fu_635_p1;
    sc_signal< sc_lv<40> > grp_fu_635_p2;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<61> > mul_ln1148_fu_230_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage2;
    static const sc_lv<5> ap_ST_fsm_state82;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_90;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<3> ap_const_lv3_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln161_1_fu_246_p2();
    void thread_add_ln161_fu_252_p2();
    void thread_add_ln162_fu_534_p2();
    void thread_add_ln165_fu_318_p2();
    void thread_add_ln703_27_fu_528_p2();
    void thread_add_ln703_28_fu_607_p2();
    void thread_add_ln703_29_fu_617_p2();
    void thread_add_ln703_fu_598_p2();
    void thread_and_ln170_1_fu_566_p2();
    void thread_and_ln170_2_fu_429_p2();
    void thread_and_ln170_3_fu_495_p2();
    void thread_and_ln170_fu_360_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state82();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state10_pp0_stage2_iter2();
    void thread_ap_block_state11_pp0_stage0_iter3();
    void thread_ap_block_state12_pp0_stage1_iter3();
    void thread_ap_block_state13_pp0_stage2_iter3();
    void thread_ap_block_state14_pp0_stage0_iter4();
    void thread_ap_block_state15_pp0_stage1_iter4();
    void thread_ap_block_state16_pp0_stage2_iter4();
    void thread_ap_block_state17_pp0_stage0_iter5();
    void thread_ap_block_state18_pp0_stage1_iter5();
    void thread_ap_block_state19_pp0_stage2_iter5();
    void thread_ap_block_state20_pp0_stage0_iter6();
    void thread_ap_block_state21_pp0_stage1_iter6();
    void thread_ap_block_state22_pp0_stage2_iter6();
    void thread_ap_block_state23_pp0_stage0_iter7();
    void thread_ap_block_state24_pp0_stage1_iter7();
    void thread_ap_block_state25_pp0_stage2_iter7();
    void thread_ap_block_state26_pp0_stage0_iter8();
    void thread_ap_block_state27_pp0_stage1_iter8();
    void thread_ap_block_state28_pp0_stage2_iter8();
    void thread_ap_block_state29_pp0_stage0_iter9();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage1_iter9();
    void thread_ap_block_state31_pp0_stage2_iter9();
    void thread_ap_block_state32_pp0_stage0_iter10();
    void thread_ap_block_state33_pp0_stage1_iter10();
    void thread_ap_block_state34_pp0_stage2_iter10();
    void thread_ap_block_state35_pp0_stage0_iter11();
    void thread_ap_block_state36_pp0_stage1_iter11();
    void thread_ap_block_state37_pp0_stage2_iter11();
    void thread_ap_block_state38_pp0_stage0_iter12();
    void thread_ap_block_state39_pp0_stage1_iter12();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage2_iter12();
    void thread_ap_block_state41_pp0_stage0_iter13();
    void thread_ap_block_state42_pp0_stage1_iter13();
    void thread_ap_block_state43_pp0_stage2_iter13();
    void thread_ap_block_state44_pp0_stage0_iter14();
    void thread_ap_block_state45_pp0_stage1_iter14();
    void thread_ap_block_state46_pp0_stage2_iter14();
    void thread_ap_block_state47_pp0_stage0_iter15();
    void thread_ap_block_state48_pp0_stage1_iter15();
    void thread_ap_block_state49_pp0_stage2_iter15();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state50_pp0_stage0_iter16();
    void thread_ap_block_state51_pp0_stage1_iter16();
    void thread_ap_block_state52_pp0_stage2_iter16();
    void thread_ap_block_state53_pp0_stage0_iter17();
    void thread_ap_block_state54_pp0_stage1_iter17();
    void thread_ap_block_state55_pp0_stage2_iter17();
    void thread_ap_block_state56_pp0_stage0_iter18();
    void thread_ap_block_state57_pp0_stage1_iter18();
    void thread_ap_block_state58_pp0_stage2_iter18();
    void thread_ap_block_state59_pp0_stage0_iter19();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state60_pp0_stage1_iter19();
    void thread_ap_block_state61_pp0_stage2_iter19();
    void thread_ap_block_state62_pp0_stage0_iter20();
    void thread_ap_block_state63_pp0_stage1_iter20();
    void thread_ap_block_state64_pp0_stage2_iter20();
    void thread_ap_block_state65_pp0_stage0_iter21();
    void thread_ap_block_state66_pp0_stage1_iter21();
    void thread_ap_block_state67_pp0_stage2_iter21();
    void thread_ap_block_state68_pp0_stage0_iter22();
    void thread_ap_block_state69_pp0_stage1_iter22();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state70_pp0_stage2_iter22();
    void thread_ap_block_state71_pp0_stage0_iter23();
    void thread_ap_block_state72_pp0_stage1_iter23();
    void thread_ap_block_state73_pp0_stage2_iter23();
    void thread_ap_block_state74_pp0_stage0_iter24();
    void thread_ap_block_state75_pp0_stage1_iter24();
    void thread_ap_block_state76_pp0_stage2_iter24();
    void thread_ap_block_state77_pp0_stage0_iter25();
    void thread_ap_block_state78_pp0_stage1_iter25();
    void thread_ap_block_state79_pp0_stage2_iter25();
    void thread_ap_block_state7_pp0_stage2_iter1();
    void thread_ap_block_state80_pp0_stage0_iter26();
    void thread_ap_block_state81_pp0_stage1_iter26();
    void thread_ap_block_state8_pp0_stage0_iter2();
    void thread_ap_block_state9_pp0_stage1_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_192_p4();
    void thread_ap_phi_mux_j_0_0_phi_fu_203_p4();
    void thread_ap_phi_mux_ko_0_0_phi_fu_215_p4();
    void thread_ap_ready();
    void thread_grp_fu_635_p0();
    void thread_grp_fu_635_p1();
    void thread_icmp_ln161_fu_240_p2();
    void thread_icmp_ln162_1_fu_623_p2();
    void thread_icmp_ln162_fu_258_p2();
    void thread_icmp_ln169_1_fu_550_p2();
    void thread_icmp_ln169_2_fu_406_p2();
    void thread_icmp_ln169_3_fu_472_p2();
    void thread_icmp_ln169_fu_337_p2();
    void thread_icmp_ln170_1_fu_555_p2();
    void thread_icmp_ln170_2_fu_412_p2();
    void thread_icmp_ln170_3_fu_478_p2();
    void thread_icmp_ln170_fu_343_p2();
    void thread_input_0_0_V_address0();
    void thread_input_0_0_V_ce0();
    void thread_input_1_0_V_address0();
    void thread_input_1_0_V_ce0();
    void thread_input_2_0_V_address0();
    void thread_input_2_0_V_ce0();
    void thread_input_3_0_V_address0();
    void thread_input_3_0_V_ce0();
    void thread_mul_ln1148_fu_230_p0();
    void thread_mul_ln1148_fu_230_p00();
    void thread_mul_ln1148_fu_230_p1();
    void thread_mul_ln1148_fu_230_p2();
    void thread_output_0_V_address0();
    void thread_output_0_V_address1();
    void thread_output_0_V_ce0();
    void thread_output_0_V_ce1();
    void thread_output_0_V_d0();
    void thread_output_0_V_d1();
    void thread_output_0_V_we0();
    void thread_output_0_V_we1();
    void thread_packed_weights_address0();
    void thread_packed_weights_ce0();
    void thread_select_ln165_1_fu_280_p3();
    void thread_select_ln165_fu_264_p3();
    void thread_select_ln169_1_fu_572_p3();
    void thread_select_ln169_2_fu_435_p3();
    void thread_select_ln169_3_fu_501_p3();
    void thread_select_ln169_fu_366_p3();
    void thread_select_ln170_1_fu_579_p3();
    void thread_select_ln170_2_fu_442_p3();
    void thread_select_ln170_3_fu_508_p3();
    void thread_select_ln170_fu_373_p3();
    void thread_sext_ln161_fu_236_p1();
    void thread_sext_ln165_fu_324_p1();
    void thread_sext_ln703_1_fu_594_p1();
    void thread_sext_ln703_2_fu_458_p1();
    void thread_sext_ln703_3_fu_524_p1();
    void thread_sext_ln703_4_fu_604_p1();
    void thread_sext_ln703_5_fu_613_p1();
    void thread_sext_ln703_fu_546_p1();
    void thread_shl_ln703_1_fu_586_p3();
    void thread_shl_ln703_2_fu_450_p3();
    void thread_shl_ln703_3_fu_516_p3();
    void thread_shl_ln_fu_539_p3();
    void thread_sub_ln165_fu_312_p2();
    void thread_sub_ln701_1_fu_391_p2();
    void thread_sub_ln701_2_fu_418_p2();
    void thread_sub_ln701_3_fu_484_p2();
    void thread_sub_ln701_fu_349_p2();
    void thread_tmp_56_fu_290_p3();
    void thread_tmp_57_fu_301_p3();
    void thread_trunc_ln167_4_fu_396_p4();
    void thread_trunc_ln167_fu_333_p1();
    void thread_trunc_ln_fu_462_p4();
    void thread_xor_ln169_1_fu_560_p2();
    void thread_xor_ln169_2_fu_423_p2();
    void thread_xor_ln169_3_fu_489_p2();
    void thread_xor_ln169_fu_354_p2();
    void thread_zext_ln162_fu_286_p1();
    void thread_zext_ln165_1_fu_272_p1();
    void thread_zext_ln165_2_fu_297_p1();
    void thread_zext_ln165_3_fu_308_p1();
    void thread_zext_ln165_fu_329_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
