$date
	Sat Jul 27 16:41:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and_gate_top $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # clk $end
$var wire 1 $ y $end
$scope module uut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # clk $end
$var reg 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
0"
0!
$end
#5000
1!
0$
1#
#10000
0#
#15000
1"
1#
#20000
0#
#25000
1$
1#
#30000
0#
#35000
1#
#35001
