0.6
2018.3
Dec  7 2018
00:33:28
F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_1/Lab_4_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_1/Lab_4_1.srcs/sim_1/new/Testbench.v,1596528795,verilog,,,,Testbench,,,,,,,,
F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_1/Lab_4_1.srcs/sources_1/new/Lab_4_1.v,1596528685,verilog,,F:/Experiment_of_SEA/FPGA_Experimental_Project/Lab_4_1/Lab_4_1.srcs/sim_1/new/Testbench.v,,Lab_4_1,,,,,,,,
