#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5588c99228d0 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -12;
P_0x5588c991ebf0 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0x5588c99450f0_0 .var "clk", 0 0;
v0x5588c99451e0_0 .var "data_in", 7 0;
v0x5588c99452a0_0 .net "data_out", 7 0, v0x5588c9944760_0;  1 drivers
v0x5588c99453a0_0 .net "empty", 0 0, L_0x5588c9955d20;  1 drivers
v0x5588c9945470_0 .net "full", 0 0, L_0x5588c9955a50;  1 drivers
v0x5588c9945510_0 .var "rd_cs", 0 0;
v0x5588c9945600_0 .var "rd_en", 0 0;
v0x5588c99456f0_0 .var "rst", 0 0;
v0x5588c9945790_0 .var "wr_cs", 0 0;
v0x5588c9945830_0 .var "wr_en", 0 0;
S_0x5588c9922a50 .scope module, "uut" "syn_fifo" 2 22, 3 7 0, S_0x5588c99228d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr_cs"
    .port_info 3 /INPUT 1 "rd_cs"
    .port_info 4 /INPUT 8 "data_in"
    .port_info 5 /INPUT 1 "rd_en"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /OUTPUT 8 "data_out"
    .port_info 8 /OUTPUT 1 "empty"
    .port_info 9 /OUTPUT 1 "full"
P_0x5588c9921d50 .param/l "ADDR_WIDTH" 0 3 22, +C4<00000000000000000000000000000100>;
P_0x5588c9921d90 .param/l "DATA_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
P_0x5588c9921dd0 .param/l "RAM_DEPTH" 0 3 23, +C4<000000000000000000000000000000010000>;
v0x5588c9944090_0 .net *"_s0", 35 0, L_0x5588c9945920;  1 drivers
L_0x7f9ab49540a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5588c9944150_0 .net *"_s11", 27 0, L_0x7f9ab49540a8;  1 drivers
L_0x7f9ab49540f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5588c9944230_0 .net/2u *"_s12", 31 0, L_0x7f9ab49540f0;  1 drivers
L_0x7f9ab4954018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5588c99442f0_0 .net *"_s3", 31 0, L_0x7f9ab4954018;  1 drivers
L_0x7f9ab4954060 .functor BUFT 1, C4<000000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x5588c99443d0_0 .net/2u *"_s4", 35 0, L_0x7f9ab4954060;  1 drivers
v0x5588c9944500_0 .net *"_s8", 31 0, L_0x5588c9955be0;  1 drivers
v0x5588c99445e0_0 .net "clk", 0 0, v0x5588c99450f0_0;  1 drivers
RS_0x7f9ab499d258 .resolv tri, L_0x5588c9956020, v0x5588c99451e0_0;
v0x5588c99446a0_0 .net8 "data_in", 7 0, RS_0x7f9ab499d258;  2 drivers
v0x5588c9944760_0 .var "data_out", 7 0;
v0x5588c9944820_0 .net "data_ram", 7 0, L_0x5588c9956330;  1 drivers
v0x5588c99448e0_0 .net "empty", 0 0, L_0x5588c9955d20;  alias, 1 drivers
v0x5588c9944980_0 .net "full", 0 0, L_0x5588c9955a50;  alias, 1 drivers
v0x5588c9944a40_0 .net "rd_cs", 0 0, v0x5588c9945510_0;  1 drivers
v0x5588c9944ae0_0 .net "rd_en", 0 0, v0x5588c9945600_0;  1 drivers
v0x5588c9944b80_0 .var "rd_pointer", 3 0;
v0x5588c9944c20_0 .net "rst", 0 0, v0x5588c99456f0_0;  1 drivers
v0x5588c9944cc0_0 .var "status_cnt", 3 0;
v0x5588c9944d80_0 .net "wr_cs", 0 0, v0x5588c9945790_0;  1 drivers
v0x5588c9944e50_0 .net "wr_en", 0 0, v0x5588c9945830_0;  1 drivers
v0x5588c9944f20_0 .var "wr_pointer", 3 0;
E_0x5588c98f8d60 .event posedge, v0x5588c9944c20_0, v0x5588c99445e0_0;
L_0x5588c9945920 .concat [ 4 32 0 0], v0x5588c9944cc0_0, L_0x7f9ab4954018;
L_0x5588c9955a50 .cmp/eq 36, L_0x5588c9945920, L_0x7f9ab4954060;
L_0x5588c9955be0 .concat [ 4 28 0 0], v0x5588c9944cc0_0, L_0x7f9ab49540a8;
L_0x5588c9955d20 .cmp/eq 32, L_0x5588c9955be0, L_0x7f9ab49540f0;
S_0x5588c9922cd0 .scope module, "DP_RAM" "ram_dp_ar_aw" 3 90, 4 7 0, S_0x5588c9922a50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address_0"
    .port_info 1 /INOUT 8 "data_0"
    .port_info 2 /INPUT 1 "cs_0"
    .port_info 3 /INPUT 1 "we_0"
    .port_info 4 /INPUT 1 "oe_0"
    .port_info 5 /INPUT 4 "address_1"
    .port_info 6 /INOUT 8 "data_1"
    .port_info 7 /INPUT 1 "cs_1"
    .port_info 8 /INPUT 1 "we_1"
    .port_info 9 /INPUT 1 "oe_1"
P_0x5588c9922e50 .param/l "ADDR_WIDTH" 0 4 21, +C4<00000000000000000000000000000100>;
P_0x5588c9922e90 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000001000>;
P_0x5588c9922ed0 .param/l "RAM_DEPTH" 0 4 22, +C4<000000000000000000000000000000010000>;
L_0x7f9ab4954138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5588c9907500 .functor AND 1, v0x5588c9945790_0, L_0x7f9ab4954138, C4<1>, C4<1>;
L_0x5588c98fe7d0 .functor AND 1, L_0x5588c9907500, L_0x5588c9955ee0, C4<1>, C4<1>;
L_0x5588c98fe6c0 .functor AND 1, v0x5588c9945510_0, v0x5588c9945600_0, C4<1>, C4<1>;
L_0x5588c98fe9e0 .functor AND 1, L_0x5588c98fe6c0, L_0x5588c9956160, C4<1>, C4<1>;
v0x5588c991cb10_0 .net *"_s0", 0 0, L_0x5588c9907500;  1 drivers
v0x5588c991cbe0_0 .net *"_s10", 0 0, L_0x5588c98fe6c0;  1 drivers
v0x5588c991d2f0_0 .net *"_s13", 0 0, L_0x5588c9956160;  1 drivers
v0x5588c991d390_0 .net *"_s14", 0 0, L_0x5588c98fe9e0;  1 drivers
o0x7f9ab499d0d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5588c9918a20_0 name=_s16
v0x5588c9917670_0 .net *"_s3", 0 0, L_0x5588c9955ee0;  1 drivers
v0x5588c9922370_0 .net *"_s4", 0 0, L_0x5588c98fe7d0;  1 drivers
o0x7f9ab499d168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5588c9942c90_0 name=_s6
v0x5588c9942d70_0 .net "address_0", 3 0, v0x5588c9944f20_0;  1 drivers
v0x5588c9942e50_0 .net "address_1", 3 0, v0x5588c9944b80_0;  1 drivers
v0x5588c9942f30_0 .net "cs_0", 0 0, v0x5588c9945790_0;  alias, 1 drivers
v0x5588c9942ff0_0 .net "cs_1", 0 0, v0x5588c9945510_0;  alias, 1 drivers
v0x5588c99430b0_0 .net8 "data_0", 7 0, RS_0x7f9ab499d258;  alias, 2 drivers
v0x5588c9943190_0 .var "data_0_out", 7 0;
v0x5588c9943270_0 .net "data_1", 7 0, L_0x5588c9956330;  alias, 1 drivers
v0x5588c9943350_0 .var "data_1_out", 7 0;
v0x5588c9943430 .array "mem", 15 0, 7 0;
v0x5588c99434f0_0 .net "oe_0", 0 0, L_0x7f9ab4954138;  1 drivers
v0x5588c99435b0_0 .net "oe_1", 0 0, v0x5588c9945600_0;  alias, 1 drivers
v0x5588c9943670_0 .net "we_0", 0 0, v0x5588c9945830_0;  alias, 1 drivers
L_0x7f9ab4954180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5588c9943730_0 .net "we_1", 0 0, L_0x7f9ab4954180;  1 drivers
E_0x5588c98f73f0 .event edge, v0x5588c99435b0_0, v0x5588c9943730_0, v0x5588c9942ff0_0, v0x5588c9942e50_0;
E_0x5588c98f7a40 .event edge, v0x5588c99434f0_0, v0x5588c9943730_0, v0x5588c9942f30_0, v0x5588c9942d70_0;
E_0x5588c98f72e0/0 .event edge, v0x5588c9943270_0, v0x5588c9943730_0, v0x5588c9942ff0_0, v0x5588c9942e50_0;
E_0x5588c98f72e0/1 .event edge, v0x5588c99430b0_0, v0x5588c9943670_0, v0x5588c9942f30_0, v0x5588c9942d70_0;
E_0x5588c98f72e0 .event/or E_0x5588c98f72e0/0, E_0x5588c98f72e0/1;
L_0x5588c9955ee0 .reduce/nor v0x5588c9945830_0;
L_0x5588c9956020 .functor MUXZ 8, o0x7f9ab499d168, v0x5588c9943190_0, L_0x5588c98fe7d0, C4<>;
L_0x5588c9956160 .reduce/nor L_0x7f9ab4954180;
L_0x5588c9956330 .functor MUXZ 8, o0x7f9ab499d0d8, v0x5588c9943350_0, L_0x5588c98fe9e0, C4<>;
S_0x5588c9923110 .scope begin, "MEM_READ_0" "MEM_READ_0" 4 63, 4 63 0, S_0x5588c9922cd0;
 .timescale 0 0;
S_0x5588c99232e0 .scope begin, "MEM_READ_1" "MEM_READ_1" 4 78, 4 78 0, S_0x5588c9922cd0;
 .timescale 0 0;
S_0x5588c99234b0 .scope begin, "MEM_WRITE" "MEM_WRITE" 4 48, 4 48 0, S_0x5588c9922cd0;
 .timescale 0 0;
S_0x5588c9943930 .scope begin, "READ_DATA" "READ_DATA" 3 67, 3 67 0, S_0x5588c9922a50;
 .timescale 0 0;
S_0x5588c9943ad0 .scope begin, "READ_POINTER" "READ_POINTER" 3 58, 3 58 0, S_0x5588c9922a50;
 .timescale 0 0;
S_0x5588c9943ca0 .scope begin, "STATUS_COUNTER" "STATUS_COUNTER" 3 76, 3 76 0, S_0x5588c9922a50;
 .timescale 0 0;
S_0x5588c9943e70 .scope begin, "WRITE_POINTER" "WRITE_POINTER" 3 49, 3 49 0, S_0x5588c9922a50;
 .timescale 0 0;
    .scope S_0x5588c9922cd0;
T_0 ;
    %wait E_0x5588c98f72e0;
    %fork t_1, S_0x5588c99234b0;
    %jmp t_0;
    .scope S_0x5588c99234b0;
t_1 ;
    %load/vec4 v0x5588c9942f30_0;
    %load/vec4 v0x5588c9943670_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5588c99430b0_0;
    %load/vec4 v0x5588c9942d70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588c9943430, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5588c9942ff0_0;
    %load/vec4 v0x5588c9943730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5588c9943270_0;
    %load/vec4 v0x5588c9942e50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5588c9943430, 0, 4;
T_0.2 ;
T_0.1 ;
    %end;
    .scope S_0x5588c9922cd0;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5588c9922cd0;
T_1 ;
    %wait E_0x5588c98f7a40;
    %fork t_3, S_0x5588c9923110;
    %jmp t_2;
    .scope S_0x5588c9923110;
t_3 ;
    %load/vec4 v0x5588c9942f30_0;
    %load/vec4 v0x5588c9943670_0;
    %nor/r;
    %and;
    %load/vec4 v0x5588c99434f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5588c9942d70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5588c9943430, 4;
    %assign/vec4 v0x5588c9943190_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5588c9943190_0, 0;
T_1.1 ;
    %end;
    .scope S_0x5588c9922cd0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5588c9922cd0;
T_2 ;
    %wait E_0x5588c98f73f0;
    %fork t_5, S_0x5588c99232e0;
    %jmp t_4;
    .scope S_0x5588c99232e0;
t_5 ;
    %load/vec4 v0x5588c9942ff0_0;
    %load/vec4 v0x5588c9943730_0;
    %nor/r;
    %and;
    %load/vec4 v0x5588c99435b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5588c9942e50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5588c9943430, 4;
    %assign/vec4 v0x5588c9943350_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5588c9943350_0, 0;
T_2.1 ;
    %end;
    .scope S_0x5588c9922cd0;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5588c9922a50;
T_3 ;
    %wait E_0x5588c98f8d60;
    %fork t_7, S_0x5588c9943e70;
    %jmp t_6;
    .scope S_0x5588c9943e70;
t_7 ;
    %load/vec4 v0x5588c9944c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5588c9944f20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5588c9944d80_0;
    %load/vec4 v0x5588c9944e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5588c9944f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5588c9944f20_0, 0;
T_3.2 ;
T_3.1 ;
    %end;
    .scope S_0x5588c9922a50;
t_6 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5588c9922a50;
T_4 ;
    %wait E_0x5588c98f8d60;
    %fork t_9, S_0x5588c9943ad0;
    %jmp t_8;
    .scope S_0x5588c9943ad0;
t_9 ;
    %load/vec4 v0x5588c9944c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5588c9944b80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5588c9944a40_0;
    %load/vec4 v0x5588c9944ae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5588c9944b80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5588c9944b80_0, 0;
T_4.2 ;
T_4.1 ;
    %end;
    .scope S_0x5588c9922a50;
t_8 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5588c9922a50;
T_5 ;
    %wait E_0x5588c98f8d60;
    %fork t_11, S_0x5588c9943930;
    %jmp t_10;
    .scope S_0x5588c9943930;
t_11 ;
    %load/vec4 v0x5588c9944c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5588c9944760_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5588c9944a40_0;
    %load/vec4 v0x5588c9944ae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5588c9944820_0;
    %assign/vec4 v0x5588c9944760_0, 0;
T_5.2 ;
T_5.1 ;
    %end;
    .scope S_0x5588c9922a50;
t_10 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5588c9922a50;
T_6 ;
    %wait E_0x5588c98f8d60;
    %fork t_13, S_0x5588c9943ca0;
    %jmp t_12;
    .scope S_0x5588c9943ca0;
t_13 ;
    %load/vec4 v0x5588c9944c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5588c9944cc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5588c9944a40_0;
    %load/vec4 v0x5588c9944ae0_0;
    %and;
    %load/vec4 v0x5588c9944d80_0;
    %load/vec4 v0x5588c9944e50_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x5588c9944cc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5588c9944cc0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5588c9944cc0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5588c9944d80_0;
    %load/vec4 v0x5588c9944e50_0;
    %and;
    %load/vec4 v0x5588c9944a40_0;
    %load/vec4 v0x5588c9944ae0_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x5588c9944cc0_0;
    %pad/u 36;
    %pushi/vec4 16, 0, 36;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5588c9944cc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5588c9944cc0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %end;
    .scope S_0x5588c9922a50;
t_12 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5588c99228d0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5588c99450f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5588c99456f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5588c99456f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5588c99456f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5588c9945790_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5588c9945510_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5588c9945600_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5588c9945830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5588c99451e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5588c9945830_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5588c9945600_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5588c9945510_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5588c99228d0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x5588c99450f0_0;
    %inv;
    %store/vec4 v0x5588c99450f0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5588c99228d0;
T_9 ;
    %vpi_call 2 75 "$display", "-I- VCD dump started..." {0 0 0};
    %vpi_call 2 76 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 77 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5588c99228d0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "syn_fifo.v";
    "ram_dp_ar_aw.v";
