

================================================================
== Vivado HLS Report for 'subsequence_search'
================================================================
* Date:           Wed Aug 11 12:19:23 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        squiggle_search_accelerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  36324256|  36324256| 0.363 sec | 0.363 sec |  36324256|  36324256|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- sdtw_col_0_label   |       747|       747|         3|          -|          -|    249|    no    |
        |- sdtw_col_j_label   |  36323504|  36323504|       749|          -|          -|  48496|    no    |
        | + sdtw_row_i_label  |       744|       744|         3|          -|          -|    248|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    900|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    317|    -|
|Register         |        -|      -|     590|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     590|   1217|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |cost_x_U  |subsequence_searcbkb  |        2|  0|   0|    0|   250|   32|     1|         8000|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        2|  0|   0|    0|   250|   32|     1|         8000|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_1_fu_384_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln26_fu_359_p2       |     +    |      0|  0|  15|           8|           2|
    |add_ln50_fu_467_p2       |     +    |      0|  0|  39|          32|          32|
    |i_fu_417_p2              |     +    |      0|  0|  15|           8|           1|
    |j_fu_473_p2              |     +    |      0|  0|  23|          16|           1|
    |r_fu_370_p2              |     +    |      0|  0|  15|           8|           1|
    |top_1_fu_514_p2          |     +    |      0|  0|  39|          32|          32|
    |grp_fu_291_p2            |     -    |      0|  0|  39|          32|          32|
    |grp_fu_326_p2            |     -    |      0|  0|  39|           1|          32|
    |neg12_fu_433_p2          |     -    |      0|  0|  39|           1|          32|
    |neg9_fu_485_p2           |     -    |      0|  0|  39|           1|          32|
    |sub_ln43_fu_479_p2       |     -    |      0|  0|  39|          32|          32|
    |sub_ln50_fu_428_p2       |     -    |      0|  0|  39|          32|          32|
    |abscond10_fu_490_p2      |   icmp   |      0|  0|  18|          32|           1|
    |abscond13_fu_439_p2      |   icmp   |      0|  0|  18|          32|           1|
    |grp_fu_297_p2            |   icmp   |      0|  0|  18|          32|          32|
    |grp_fu_332_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln11_1_fu_502_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln11_fu_453_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln25_fu_348_p2      |   icmp   |      0|  0|  11|           8|           4|
    |icmp_ln33_fu_395_p2      |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln42_fu_406_p2      |   icmp   |      0|  0|  11|           8|           4|
    |icmp_ln51_fu_521_p2      |   icmp   |      0|  0|  18|          32|          32|
    |abs11_fu_495_p3          |  select  |      0|  0|  32|           1|          32|
    |abs14_fu_445_p3          |  select  |      0|  0|  32|           1|          32|
    |abs5_fu_376_p3           |  select  |      0|  0|  32|           1|          32|
    |grp_fu_303_p3            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_338_p3            |  select  |      0|  0|  32|           1|          32|
    |min_2_fu_459_p3          |  select  |      0|  0|  32|           1|          32|
    |min_3_fu_507_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln51_1_fu_533_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln51_2_fu_540_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln51_fu_526_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 900|         501|         768|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |agg_result_dist_load_reg_228  |   9|          2|   32|         64|
    |agg_result_dist_loca_reg_204  |   9|          2|   32|         64|
    |agg_result_end_posit_reg_215  |   9|          2|   32|         64|
    |ap_NS_fsm                     |  62|         15|    1|         15|
    |cost_x_address0               |  33|          6|    8|         48|
    |cost_x_address1               |  33|          6|    8|         48|
    |cost_x_d0                     |  15|          3|   32|         96|
    |cost_x_d1                     |  21|          4|   32|        128|
    |grp_fu_291_p0                 |  15|          3|   32|         96|
    |grp_fu_291_p1                 |  15|          3|   32|         96|
    |i_0_reg_280                   |   9|          2|    8|         16|
    |j_0_reg_238                   |   9|          2|   16|         32|
    |min_1_reg_250                 |   9|          2|   32|         64|
    |min_reg_271                   |   9|          2|   32|         64|
    |r_0_reg_193                   |   9|          2|    8|         16|
    |top_left_1_reg_260            |   9|          2|   32|         64|
    |x_address0                    |  27|          5|    8|         40|
    |y_address0                    |  15|          3|   16|         48|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 317|         66|  393|       1063|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln50_reg_669              |  32|   0|   32|          0|
    |agg_result_dist_load_reg_228  |  32|   0|   32|          0|
    |agg_result_dist_loca_reg_204  |  32|   0|   32|          0|
    |agg_result_end_posit_reg_215  |  32|   0|   32|          0|
    |ap_CS_fsm                     |  14|   0|   14|          0|
    |i_0_reg_280                   |   8|   0|    8|          0|
    |i_reg_659                     |   8|   0|    8|          0|
    |j_0_reg_238                   |  16|   0|   16|          0|
    |j_reg_677                     |  16|   0|   16|          0|
    |left_1_reg_689                |  32|   0|   32|          0|
    |min_1_reg_250                 |  32|   0|   32|          0|
    |min_reg_271                   |  32|   0|   32|          0|
    |r_0_reg_193                   |   8|   0|    8|          0|
    |r_reg_586                     |   8|   0|    8|          0|
    |reg_311                       |  32|   0|   32|          0|
    |reg_316                       |  32|   0|   32|          0|
    |reg_320                       |  32|   0|   32|          0|
    |select_ln7_1_reg_653          |  32|   0|   32|          0|
    |sub_ln43_reg_682              |  32|   0|   32|          0|
    |top_left_1_reg_260            |  32|   0|   32|          0|
    |x_load_2_reg_607              |  32|   0|   32|          0|
    |x_load_reg_557                |  32|   0|   32|          0|
    |zext_ln26_reg_571             |   8|   0|   64|         56|
    |zext_ln33_reg_612             |  16|   0|   32|         16|
    |zext_ln43_reg_643             |   8|   0|   64|         56|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 590|   0|  718|        128|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |    subsequence_search   | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |    subsequence_search   | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |    subsequence_search   | return value |
|ap_done                         | out |    1| ap_ctrl_hs |    subsequence_search   | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |    subsequence_search   | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |    subsequence_search   | return value |
|agg_result_dist                 | out |   32|   ap_vld   |     agg_result_dist     |    pointer   |
|agg_result_dist_ap_vld          | out |    1|   ap_vld   |     agg_result_dist     |    pointer   |
|agg_result_end_position         | out |   32|   ap_vld   | agg_result_end_position |    pointer   |
|agg_result_end_position_ap_vld  | out |    1|   ap_vld   | agg_result_end_position |    pointer   |
|x_address0                      | out |    8|  ap_memory |            x            |     array    |
|x_ce0                           | out |    1|  ap_memory |            x            |     array    |
|x_q0                            |  in |   32|  ap_memory |            x            |     array    |
|y_address0                      | out |   16|  ap_memory |            y            |     array    |
|y_ce0                           | out |    1|  ap_memory |            y            |     array    |
|y_q0                            |  in |   32|  ap_memory |            y            |     array    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 14 
12 --> 13 
13 --> 11 
14 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y_addr = getelementptr [48497 x i32]* %y, i64 0, i64 0" [src/squiggle_search.cpp:17]   --->   Operation 15 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [250 x i32]* %x, i64 0, i64 0" [src/squiggle_search.cpp:17]   --->   Operation 16 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%cost_x = alloca [250 x i32], align 16" [src/squiggle_search.cpp:19]   --->   Operation 17 'alloca' 'cost_x' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%x_load = load i32* %x_addr, align 4" [src/squiggle_search.cpp:24]   --->   Operation 18 'load' 'x_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%y_load = load i32* %y_addr, align 4" [src/squiggle_search.cpp:24]   --->   Operation 19 'load' 'y_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%x_load = load i32* %x_addr, align 4" [src/squiggle_search.cpp:24]   --->   Operation 20 'load' 'x_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%y_load = load i32* %y_addr, align 4" [src/squiggle_search.cpp:24]   --->   Operation 21 'load' 'y_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%sub_ln24 = sub nsw i32 %x_load, %y_load" [src/squiggle_search.cpp:24]   --->   Operation 22 'sub' 'sub_ln24' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_dist), !map !13"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_end_position), !map !19"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([250 x i32]* %x), !map !23"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([48497 x i32]* %y), !map !29"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @subsequence_search_s) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.55ns)   --->   "%neg = sub i32 0, %sub_ln24" [src/squiggle_search.cpp:24]   --->   Operation 28 'sub' 'neg' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.47ns)   --->   "%abscond = icmp sgt i32 %sub_ln24, 0" [src/squiggle_search.cpp:24]   --->   Operation 29 'icmp' 'abscond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.69ns)   --->   "%abs = select i1 %abscond, i32 %sub_ln24, i32 %neg" [src/squiggle_search.cpp:24]   --->   Operation 30 'select' 'abs' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%cost_x_addr = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 0" [src/squiggle_search.cpp:24]   --->   Operation 31 'getelementptr' 'cost_x_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.25ns)   --->   "store i32 %abs, i32* %cost_x_addr, align 16" [src/squiggle_search.cpp:24]   --->   Operation 32 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %1" [src/squiggle_search.cpp:25]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%r_0 = phi i8 [ 1, %0 ], [ %r, %2 ]"   --->   Operation 34 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.55ns)   --->   "%icmp_ln25 = icmp eq i8 %r_0, -6" [src/squiggle_search.cpp:25]   --->   Operation 35 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 249, i64 249, i64 249)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %3, label %2" [src/squiggle_search.cpp:25]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %r_0 to i64" [src/squiggle_search.cpp:26]   --->   Operation 38 'zext' 'zext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr [250 x i32]* %x, i64 0, i64 %zext_ln26" [src/squiggle_search.cpp:26]   --->   Operation 39 'getelementptr' 'x_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%x_load_1 = load i32* %x_addr_2, align 4" [src/squiggle_search.cpp:26]   --->   Operation 40 'load' 'x_load_1' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_4 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln26 = add i8 %r_0, -1" [src/squiggle_search.cpp:26]   --->   Operation 41 'add' 'add_ln26' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i8 %add_ln26 to i64" [src/squiggle_search.cpp:26]   --->   Operation 42 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%cost_x_addr_3 = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 %zext_ln26_1" [src/squiggle_search.cpp:26]   --->   Operation 43 'getelementptr' 'cost_x_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%cost_x_load_1 = load i32* %cost_x_addr_3, align 4" [src/squiggle_search.cpp:26]   --->   Operation 44 'load' 'cost_x_load_1' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_4 : Operation 45 [1/1] (1.91ns)   --->   "%r = add i8 %r_0, 1" [src/squiggle_search.cpp:25]   --->   Operation 45 'add' 'r' <Predicate = (!icmp_ln25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%cost_x_addr_1 = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 249" [src/squiggle_search.cpp:29]   --->   Operation 46 'getelementptr' 'cost_x_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (3.25ns)   --->   "%cost_x_load = load i32* %cost_x_addr_1, align 4" [src/squiggle_search.cpp:29]   --->   Operation 47 'load' 'cost_x_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [250 x i32]* %x, i64 0, i64 249" [src/squiggle_search.cpp:50]   --->   Operation 48 'getelementptr' 'x_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%x_load_2 = load i32* %x_addr_1, align 4" [src/squiggle_search.cpp:50]   --->   Operation 49 'load' 'x_load_2' <Predicate = (icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%x_load_1 = load i32* %x_addr_2, align 4" [src/squiggle_search.cpp:26]   --->   Operation 50 'load' 'x_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_5 : Operation 51 [1/1] (2.55ns)   --->   "%sub_ln26 = sub nsw i32 %x_load_1, %y_load" [src/squiggle_search.cpp:26]   --->   Operation 51 'sub' 'sub_ln26' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%cost_x_load_1 = load i32* %cost_x_addr_3, align 4" [src/squiggle_search.cpp:26]   --->   Operation 52 'load' 'cost_x_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>

State 6 <SV = 5> <Delay = 8.35>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind" [src/squiggle_search.cpp:25]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (2.55ns)   --->   "%neg3 = sub i32 0, %sub_ln26" [src/squiggle_search.cpp:26]   --->   Operation 54 'sub' 'neg3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (2.47ns)   --->   "%abscond4 = icmp sgt i32 %sub_ln26, 0" [src/squiggle_search.cpp:26]   --->   Operation 55 'icmp' 'abscond4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_1)   --->   "%abs5 = select i1 %abscond4, i32 %sub_ln26, i32 %neg3" [src/squiggle_search.cpp:26]   --->   Operation 56 'select' 'abs5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln26_1 = add nsw i32 %cost_x_load_1, %abs5" [src/squiggle_search.cpp:26]   --->   Operation 57 'add' 'add_ln26_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%cost_x_addr_4 = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 %zext_ln26" [src/squiggle_search.cpp:26]   --->   Operation 58 'getelementptr' 'cost_x_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (3.25ns)   --->   "store i32 %add_ln26_1, i32* %cost_x_addr_4, align 4" [src/squiggle_search.cpp:26]   --->   Operation 59 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [src/squiggle_search.cpp:25]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.25>
ST_7 : Operation 61 [1/2] (3.25ns)   --->   "%cost_x_load = load i32* %cost_x_addr_1, align 4" [src/squiggle_search.cpp:29]   --->   Operation 61 'load' 'cost_x_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%cost_x_addr_2 = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 1" [src/squiggle_search.cpp:35]   --->   Operation 62 'getelementptr' 'cost_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/2] (3.25ns)   --->   "%x_load_2 = load i32* %x_addr_1, align 4" [src/squiggle_search.cpp:50]   --->   Operation 63 'load' 'x_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_7 : Operation 64 [1/1] (1.76ns)   --->   "br label %4" [src/squiggle_search.cpp:33]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 3.25>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%agg_result_dist_loca = phi i32 [ %cost_x_load, %3 ], [ %select_ln51, %sdtw_col_j_label_end ]" [src/squiggle_search.cpp:29]   --->   Operation 65 'phi' 'agg_result_dist_loca' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%agg_result_end_posit = phi i32 [ 0, %3 ], [ %select_ln51_1, %sdtw_col_j_label_end ]" [src/squiggle_search.cpp:51]   --->   Operation 66 'phi' 'agg_result_end_posit' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%agg_result_dist_load = phi i32 [ %cost_x_load, %3 ], [ %select_ln51_2, %sdtw_col_j_label_end ]" [src/squiggle_search.cpp:29]   --->   Operation 67 'phi' 'agg_result_dist_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%j_0 = phi i16 [ 1, %3 ], [ %j, %sdtw_col_j_label_end ]"   --->   Operation 68 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i16 %j_0 to i32" [src/squiggle_search.cpp:33]   --->   Operation 69 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (2.42ns)   --->   "%icmp_ln33 = icmp eq i16 %j_0, -17039" [src/squiggle_search.cpp:33]   --->   Operation 70 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48496, i64 48496, i64 48496)"   --->   Operation 71 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %7, label %sdtw_col_j_label_begin" [src/squiggle_search.cpp:33]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i16 %j_0 to i64" [src/squiggle_search.cpp:36]   --->   Operation 73 'zext' 'zext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%y_addr_1 = getelementptr [48497 x i32]* %y, i64 0, i64 %zext_ln36" [src/squiggle_search.cpp:36]   --->   Operation 74 'getelementptr' 'y_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (3.25ns)   --->   "%y_load_1 = load i32* %y_addr_1, align 4" [src/squiggle_search.cpp:36]   --->   Operation 75 'load' 'y_load_1' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %agg_result_dist, i32 %agg_result_dist_loca)" [src/squiggle_search.cpp:29]   --->   Operation 76 'write' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %agg_result_end_position, i32 %agg_result_end_posit)" [src/squiggle_search.cpp:51]   --->   Operation 77 'write' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [src/squiggle_search.cpp:57]   --->   Operation 78 'ret' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 5.80>
ST_9 : Operation 79 [2/2] (3.25ns)   --->   "%top_left = load i32* %cost_x_addr, align 16" [src/squiggle_search.cpp:34]   --->   Operation 79 'load' 'top_left' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_9 : Operation 80 [2/2] (3.25ns)   --->   "%left = load i32* %cost_x_addr_2, align 4" [src/squiggle_search.cpp:35]   --->   Operation 80 'load' 'left' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_9 : Operation 81 [1/2] (3.25ns)   --->   "%y_load_1 = load i32* %y_addr_1, align 4" [src/squiggle_search.cpp:36]   --->   Operation 81 'load' 'y_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_9 : Operation 82 [1/1] (2.55ns)   --->   "%sub_ln36 = sub nsw i32 %x_load, %y_load_1" [src/squiggle_search.cpp:36]   --->   Operation 82 'sub' 'sub_ln36' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 6.50>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind" [src/squiggle_search.cpp:33]   --->   Operation 83 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1)" [src/squiggle_search.cpp:33]   --->   Operation 84 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/2] (3.25ns)   --->   "%top_left = load i32* %cost_x_addr, align 16" [src/squiggle_search.cpp:34]   --->   Operation 85 'load' 'top_left' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_10 : Operation 86 [1/2] (3.25ns)   --->   "%left = load i32* %cost_x_addr_2, align 4" [src/squiggle_search.cpp:35]   --->   Operation 86 'load' 'left' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_10 : Operation 87 [1/1] (2.55ns)   --->   "%neg6 = sub i32 0, %sub_ln36" [src/squiggle_search.cpp:36]   --->   Operation 87 'sub' 'neg6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (2.47ns)   --->   "%abscond7 = icmp sgt i32 %sub_ln36, 0" [src/squiggle_search.cpp:36]   --->   Operation 88 'icmp' 'abscond7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.69ns)   --->   "%top = select i1 %abscond7, i32 %sub_ln36, i32 %neg6" [src/squiggle_search.cpp:36]   --->   Operation 89 'select' 'top' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (3.25ns)   --->   "store i32 %top, i32* %cost_x_addr, align 16" [src/squiggle_search.cpp:39]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_10 : Operation 91 [1/1] (1.76ns)   --->   "br label %5" [src/squiggle_search.cpp:42]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 8> <Delay = 8.19>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%min_1 = phi i32 [ %top_left, %sdtw_col_j_label_begin ], [ %top_left_1, %6 ]"   --->   Operation 92 'phi' 'min_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%top_left_1 = phi i32 [ %left, %sdtw_col_j_label_begin ], [ %left_1, %6 ]"   --->   Operation 93 'phi' 'top_left_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%min = phi i32 [ %top, %sdtw_col_j_label_begin ], [ %top_1, %6 ]"   --->   Operation 94 'phi' 'min' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 1, %sdtw_col_j_label_begin ], [ %i, %6 ]"   --->   Operation 95 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (1.55ns)   --->   "%icmp_ln42 = icmp eq i8 %i_0, -7" [src/squiggle_search.cpp:42]   --->   Operation 96 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 248, i64 248, i64 248)"   --->   Operation 97 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %sdtw_col_j_label_end, label %6" [src/squiggle_search.cpp:42]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %i_0 to i64" [src/squiggle_search.cpp:43]   --->   Operation 99 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr [250 x i32]* %x, i64 0, i64 %zext_ln43" [src/squiggle_search.cpp:43]   --->   Operation 100 'getelementptr' 'x_addr_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 101 [2/2] (3.25ns)   --->   "%x_load_3 = load i32* %x_addr_3, align 4" [src/squiggle_search.cpp:43]   --->   Operation 101 'load' 'x_load_3' <Predicate = (!icmp_ln42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_11 : Operation 102 [1/1] (2.47ns)   --->   "%icmp_ln7_1 = icmp slt i32 %top_left_1, %min" [src/squiggle_search.cpp:7->src/squiggle_search.cpp:43]   --->   Operation 102 'icmp' 'icmp_ln7_1' <Predicate = (!icmp_ln42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.69ns)   --->   "%select_ln7_1 = select i1 %icmp_ln7_1, i32 %top_left_1, i32 %min" [src/squiggle_search.cpp:7->src/squiggle_search.cpp:43]   --->   Operation 103 'select' 'select_ln7_1' <Predicate = (!icmp_ln42)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [src/squiggle_search.cpp:45]   --->   Operation 104 'add' 'i' <Predicate = (!icmp_ln42)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %i to i64" [src/squiggle_search.cpp:45]   --->   Operation 105 'zext' 'zext_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%cost_x_addr_6 = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 %zext_ln45" [src/squiggle_search.cpp:45]   --->   Operation 106 'getelementptr' 'cost_x_addr_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 107 [2/2] (3.25ns)   --->   "%left_1 = load i32* %cost_x_addr_6, align 4" [src/squiggle_search.cpp:45]   --->   Operation 107 'load' 'left_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_11 : Operation 108 [1/1] (2.55ns)   --->   "%sub_ln50 = sub nsw i32 %x_load_2, %y_load_1" [src/squiggle_search.cpp:50]   --->   Operation 108 'sub' 'sub_ln50' <Predicate = (icmp_ln42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (2.55ns)   --->   "%neg12 = sub i32 0, %sub_ln50" [src/squiggle_search.cpp:50]   --->   Operation 109 'sub' 'neg12' <Predicate = (icmp_ln42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (2.47ns)   --->   "%abscond13 = icmp sgt i32 %sub_ln50, 0" [src/squiggle_search.cpp:50]   --->   Operation 110 'icmp' 'abscond13' <Predicate = (icmp_ln42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%abs14 = select i1 %abscond13, i32 %sub_ln50, i32 %neg12" [src/squiggle_search.cpp:50]   --->   Operation 111 'select' 'abs14' <Predicate = (icmp_ln42)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (2.47ns)   --->   "%icmp_ln7 = icmp slt i32 %top_left_1, %min" [src/squiggle_search.cpp:7->src/squiggle_search.cpp:50]   --->   Operation 112 'icmp' 'icmp_ln7' <Predicate = (icmp_ln42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.69ns)   --->   "%select_ln7 = select i1 %icmp_ln7, i32 %top_left_1, i32 %min" [src/squiggle_search.cpp:7->src/squiggle_search.cpp:50]   --->   Operation 113 'select' 'select_ln7' <Predicate = (icmp_ln42)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (2.47ns)   --->   "%icmp_ln11 = icmp sgt i32 %select_ln7, %min_1" [src/squiggle_search.cpp:11->src/squiggle_search.cpp:50]   --->   Operation 114 'icmp' 'icmp_ln11' <Predicate = (icmp_ln42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%min_2 = select i1 %icmp_ln11, i32 %min_1, i32 %select_ln7" [src/squiggle_search.cpp:11->src/squiggle_search.cpp:50]   --->   Operation 115 'select' 'min_2' <Predicate = (icmp_ln42)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln50 = add nsw i32 %abs14, %min_2" [src/squiggle_search.cpp:50]   --->   Operation 116 'add' 'add_ln50' <Predicate = (icmp_ln42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (2.07ns)   --->   "%j = add i16 %j_0, 1" [src/squiggle_search.cpp:33]   --->   Operation 117 'add' 'j' <Predicate = (icmp_ln42)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 5.80>
ST_12 : Operation 118 [1/2] (3.25ns)   --->   "%x_load_3 = load i32* %x_addr_3, align 4" [src/squiggle_search.cpp:43]   --->   Operation 118 'load' 'x_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_12 : Operation 119 [1/1] (2.55ns)   --->   "%sub_ln43 = sub nsw i32 %x_load_3, %y_load_1" [src/squiggle_search.cpp:43]   --->   Operation 119 'sub' 'sub_ln43' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/2] (3.25ns)   --->   "%left_1 = load i32* %cost_x_addr_6, align 4" [src/squiggle_search.cpp:45]   --->   Operation 120 'load' 'left_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>

State 13 <SV = 10> <Delay = 8.35>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [src/squiggle_search.cpp:42]   --->   Operation 121 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (2.55ns)   --->   "%neg9 = sub i32 0, %sub_ln43" [src/squiggle_search.cpp:43]   --->   Operation 122 'sub' 'neg9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (2.47ns)   --->   "%abscond10 = icmp sgt i32 %sub_ln43, 0" [src/squiggle_search.cpp:43]   --->   Operation 123 'icmp' 'abscond10' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node top_1)   --->   "%abs11 = select i1 %abscond10, i32 %sub_ln43, i32 %neg9" [src/squiggle_search.cpp:43]   --->   Operation 124 'select' 'abs11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (2.47ns)   --->   "%icmp_ln11_1 = icmp sgt i32 %select_ln7_1, %min_1" [src/squiggle_search.cpp:11->src/squiggle_search.cpp:43]   --->   Operation 125 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node top_1)   --->   "%min_3 = select i1 %icmp_ln11_1, i32 %min_1, i32 %select_ln7_1" [src/squiggle_search.cpp:11->src/squiggle_search.cpp:43]   --->   Operation 126 'select' 'min_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (2.55ns) (out node of the LUT)   --->   "%top_1 = add nsw i32 %min_3, %abs11" [src/squiggle_search.cpp:43]   --->   Operation 127 'add' 'top_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%cost_x_addr_5 = getelementptr inbounds [250 x i32]* %cost_x, i64 0, i64 %zext_ln43" [src/squiggle_search.cpp:43]   --->   Operation 128 'getelementptr' 'cost_x_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (3.25ns)   --->   "store i32 %top_1, i32* %cost_x_addr_5, align 4" [src/squiggle_search.cpp:43]   --->   Operation 129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "br label %5" [src/squiggle_search.cpp:42]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 3.25>
ST_14 : Operation 131 [1/1] (3.25ns)   --->   "store i32 %add_ln50, i32* %cost_x_addr_1, align 4" [src/squiggle_search.cpp:50]   --->   Operation 131 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_14 : Operation 132 [1/1] (2.47ns)   --->   "%icmp_ln51 = icmp slt i32 %add_ln50, %agg_result_dist_load" [src/squiggle_search.cpp:51]   --->   Operation 132 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.69ns)   --->   "%select_ln51 = select i1 %icmp_ln51, i32 %add_ln50, i32 %agg_result_dist_loca" [src/squiggle_search.cpp:51]   --->   Operation 133 'select' 'select_ln51' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.69ns)   --->   "%select_ln51_1 = select i1 %icmp_ln51, i32 %zext_ln33, i32 %agg_result_end_posit" [src/squiggle_search.cpp:51]   --->   Operation 134 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.69ns)   --->   "%select_ln51_2 = select i1 %icmp_ln51, i32 %add_ln50, i32 %agg_result_dist_load" [src/squiggle_search.cpp:51]   --->   Operation 135 'select' 'select_ln51_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1, i32 %tmp_2)" [src/squiggle_search.cpp:55]   --->   Operation 136 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "br label %4" [src/squiggle_search.cpp:33]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_dist]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_end_position]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_addr               (getelementptr    ) [ 001000000000000]
x_addr               (getelementptr    ) [ 001000000000000]
cost_x               (alloca           ) [ 001111111111111]
x_load               (load             ) [ 000111111111111]
y_load               (load             ) [ 000111100000000]
sub_ln24             (sub              ) [ 000100000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000]
neg                  (sub              ) [ 000000000000000]
abscond              (icmp             ) [ 000000000000000]
abs                  (select           ) [ 000000000000000]
cost_x_addr          (getelementptr    ) [ 000011111111111]
store_ln24           (store            ) [ 000000000000000]
br_ln25              (br               ) [ 000111100000000]
r_0                  (phi              ) [ 000010000000000]
icmp_ln25            (icmp             ) [ 000011100000000]
empty                (speclooptripcount) [ 000000000000000]
br_ln25              (br               ) [ 000000000000000]
zext_ln26            (zext             ) [ 000001100000000]
x_addr_2             (getelementptr    ) [ 000001000000000]
add_ln26             (add              ) [ 000000000000000]
zext_ln26_1          (zext             ) [ 000000000000000]
cost_x_addr_3        (getelementptr    ) [ 000001000000000]
r                    (add              ) [ 000111100000000]
cost_x_addr_1        (getelementptr    ) [ 000000011111111]
x_addr_1             (getelementptr    ) [ 000000010000000]
x_load_1             (load             ) [ 000000000000000]
sub_ln26             (sub              ) [ 000000100000000]
cost_x_load_1        (load             ) [ 000000100000000]
specloopname_ln25    (specloopname     ) [ 000000000000000]
neg3                 (sub              ) [ 000000000000000]
abscond4             (icmp             ) [ 000000000000000]
abs5                 (select           ) [ 000000000000000]
add_ln26_1           (add              ) [ 000000000000000]
cost_x_addr_4        (getelementptr    ) [ 000000000000000]
store_ln26           (store            ) [ 000000000000000]
br_ln25              (br               ) [ 000111100000000]
cost_x_load          (load             ) [ 000000011111111]
cost_x_addr_2        (getelementptr    ) [ 000000001111111]
x_load_2             (load             ) [ 000000001111111]
br_ln33              (br               ) [ 000000011111111]
agg_result_dist_loca (phi              ) [ 000000001111111]
agg_result_end_posit (phi              ) [ 000000001111111]
agg_result_dist_load (phi              ) [ 000000001111111]
j_0                  (phi              ) [ 000000001111110]
zext_ln33            (zext             ) [ 000000000111111]
icmp_ln33            (icmp             ) [ 000000001111111]
empty_3              (speclooptripcount) [ 000000000000000]
br_ln33              (br               ) [ 000000000000000]
zext_ln36            (zext             ) [ 000000000000000]
y_addr_1             (getelementptr    ) [ 000000000100000]
write_ln29           (write            ) [ 000000000000000]
write_ln51           (write            ) [ 000000000000000]
ret_ln57             (ret              ) [ 000000000000000]
y_load_1             (load             ) [ 000000000011110]
sub_ln36             (sub              ) [ 000000000010000]
specloopname_ln33    (specloopname     ) [ 000000000000000]
tmp_2                (specregionbegin  ) [ 000000000001111]
top_left             (load             ) [ 000000001111111]
left                 (load             ) [ 000000001111111]
neg6                 (sub              ) [ 000000000000000]
abscond7             (icmp             ) [ 000000000000000]
top                  (select           ) [ 000000001111111]
store_ln39           (store            ) [ 000000000000000]
br_ln42              (br               ) [ 000000001111111]
min_1                (phi              ) [ 000000000001110]
top_left_1           (phi              ) [ 000000001111111]
min                  (phi              ) [ 000000000001000]
i_0                  (phi              ) [ 000000000001000]
icmp_ln42            (icmp             ) [ 000000001111111]
empty_4              (speclooptripcount) [ 000000000000000]
br_ln42              (br               ) [ 000000000000000]
zext_ln43            (zext             ) [ 000000000000110]
x_addr_3             (getelementptr    ) [ 000000000000100]
icmp_ln7_1           (icmp             ) [ 000000000000000]
select_ln7_1         (select           ) [ 000000000000110]
i                    (add              ) [ 000000001111111]
zext_ln45            (zext             ) [ 000000000000000]
cost_x_addr_6        (getelementptr    ) [ 000000000000100]
sub_ln50             (sub              ) [ 000000000000000]
neg12                (sub              ) [ 000000000000000]
abscond13            (icmp             ) [ 000000000000000]
abs14                (select           ) [ 000000000000000]
icmp_ln7             (icmp             ) [ 000000000000000]
select_ln7           (select           ) [ 000000000000000]
icmp_ln11            (icmp             ) [ 000000000000000]
min_2                (select           ) [ 000000000000000]
add_ln50             (add              ) [ 000000000000001]
j                    (add              ) [ 000000011000001]
x_load_3             (load             ) [ 000000000000000]
sub_ln43             (sub              ) [ 000000000000010]
left_1               (load             ) [ 000000001111011]
specloopname_ln42    (specloopname     ) [ 000000000000000]
neg9                 (sub              ) [ 000000000000000]
abscond10            (icmp             ) [ 000000000000000]
abs11                (select           ) [ 000000000000000]
icmp_ln11_1          (icmp             ) [ 000000000000000]
min_3                (select           ) [ 000000000000000]
top_1                (add              ) [ 000000001111111]
cost_x_addr_5        (getelementptr    ) [ 000000000000000]
store_ln43           (store            ) [ 000000000000000]
br_ln42              (br               ) [ 000000001111111]
store_ln50           (store            ) [ 000000000000000]
icmp_ln51            (icmp             ) [ 000000000000000]
select_ln51          (select           ) [ 000000011111111]
select_ln51_1        (select           ) [ 000000011111111]
select_ln51_2        (select           ) [ 000000011111111]
empty_5              (specregionend    ) [ 000000000000000]
br_ln33              (br               ) [ 000000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_dist">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_dist"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_end_position">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_end_position"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="subsequence_search_s"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="cost_x_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cost_x/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln29_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/8 "/>
</bind>
</comp>

<comp id="65" class="1004" name="write_ln51_write_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="32" slack="0"/>
<pin id="69" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/8 "/>
</bind>
</comp>

<comp id="72" class="1004" name="y_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 x_load_1/4 x_load_2/4 x_load_3/11 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 y_load_1/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="cost_x_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cost_x_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="167" dir="0" index="4" bw="8" slack="0"/>
<pin id="168" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
<pin id="170" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln24/3 cost_x_load_1/4 cost_x_load/4 store_ln26/6 top_left/9 left/9 store_ln39/10 left_1/11 store_ln43/13 store_ln50/14 "/>
</bind>
</comp>

<comp id="113" class="1004" name="x_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="cost_x_addr_3_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cost_x_addr_3/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="cost_x_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cost_x_addr_1/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="cost_x_addr_4_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="2"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cost_x_addr_4/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="cost_x_addr_2_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cost_x_addr_2/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="y_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="16" slack="0"/>
<pin id="163" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr_1/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="x_addr_3_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_3/11 "/>
</bind>
</comp>

<comp id="179" class="1004" name="cost_x_addr_6_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cost_x_addr_6/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="cost_x_addr_5_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="2"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cost_x_addr_5/13 "/>
</bind>
</comp>

<comp id="193" class="1005" name="r_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="1"/>
<pin id="195" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="r_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/4 "/>
</bind>
</comp>

<comp id="204" class="1005" name="agg_result_dist_loca_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="4"/>
<pin id="206" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_dist_loca (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="agg_result_dist_loca_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_dist_loca/8 "/>
</bind>
</comp>

<comp id="215" class="1005" name="agg_result_end_posit_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_end_posit (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="agg_result_end_posit_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="32" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_end_posit/8 "/>
</bind>
</comp>

<comp id="228" class="1005" name="agg_result_dist_load_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="4"/>
<pin id="230" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_dist_load (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="agg_result_dist_load_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="32" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_dist_load/8 "/>
</bind>
</comp>

<comp id="238" class="1005" name="j_0_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_0_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="16" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/8 "/>
</bind>
</comp>

<comp id="250" class="1005" name="min_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2"/>
<pin id="252" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="min_1 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="min_1_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_1/11 "/>
</bind>
</comp>

<comp id="260" class="1005" name="top_left_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="top_left_1 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="top_left_1_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="32" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="top_left_1/11 "/>
</bind>
</comp>

<comp id="271" class="1005" name="min_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="min (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="min_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="32" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min/11 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_0_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/2 sub_ln26/5 sub_ln36/9 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/11 icmp_ln7/11 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_1/11 select_ln7/11 "/>
</bind>
</comp>

<comp id="311" class="1005" name="reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="2"/>
<pin id="313" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="y_load y_load_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln24 sub_ln26 sub_ln36 "/>
</bind>
</comp>

<comp id="320" class="1005" name="reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cost_x_load_1 cost_x_load "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="1"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/3 neg3/6 neg6/10 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/3 abscond4/6 abscond7/10 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/3 top/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln25_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln26_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln26_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln26_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="r_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="abs5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="1"/>
<pin id="379" dir="0" index="2" bw="32" slack="0"/>
<pin id="380" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs5/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln26_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln33_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln33_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln36_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln42_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/11 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln43_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="i_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln45_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/11 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sub_ln50_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="4"/>
<pin id="430" dir="0" index="1" bw="32" slack="2"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/11 "/>
</bind>
</comp>

<comp id="433" class="1004" name="neg12_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg12/11 "/>
</bind>
</comp>

<comp id="439" class="1004" name="abscond13_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond13/11 "/>
</bind>
</comp>

<comp id="445" class="1004" name="abs14_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="32" slack="0"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs14/11 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln11_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/11 "/>
</bind>
</comp>

<comp id="459" class="1004" name="min_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="32" slack="0"/>
<pin id="463" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2/11 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln50_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/11 "/>
</bind>
</comp>

<comp id="473" class="1004" name="j_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="3"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/11 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sub_ln43_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="3"/>
<pin id="482" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln43/12 "/>
</bind>
</comp>

<comp id="485" class="1004" name="neg9_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="1"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg9/13 "/>
</bind>
</comp>

<comp id="490" class="1004" name="abscond10_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond10/13 "/>
</bind>
</comp>

<comp id="495" class="1004" name="abs11_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="1"/>
<pin id="498" dir="0" index="2" bw="32" slack="0"/>
<pin id="499" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs11/13 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln11_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="2"/>
<pin id="504" dir="0" index="1" bw="32" slack="2"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11_1/13 "/>
</bind>
</comp>

<comp id="507" class="1004" name="min_3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="2"/>
<pin id="510" dir="0" index="2" bw="32" slack="2"/>
<pin id="511" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_3/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="top_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="top_1/13 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln51_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="0" index="1" bw="32" slack="4"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/14 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln51_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="0" index="2" bw="32" slack="4"/>
<pin id="530" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln51_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="4"/>
<pin id="536" dir="0" index="2" bw="32" slack="4"/>
<pin id="537" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/14 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln51_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="1"/>
<pin id="543" dir="0" index="2" bw="32" slack="4"/>
<pin id="544" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_2/14 "/>
</bind>
</comp>

<comp id="547" class="1005" name="y_addr_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="1"/>
<pin id="549" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="552" class="1005" name="x_addr_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="1"/>
<pin id="554" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="557" class="1005" name="x_load_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="5"/>
<pin id="559" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="562" class="1005" name="cost_x_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="4"/>
<pin id="564" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="cost_x_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="zext_ln26_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="2"/>
<pin id="573" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="576" class="1005" name="x_addr_2_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="1"/>
<pin id="578" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_2 "/>
</bind>
</comp>

<comp id="581" class="1005" name="cost_x_addr_3_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cost_x_addr_3 "/>
</bind>
</comp>

<comp id="586" class="1005" name="r_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="591" class="1005" name="cost_x_addr_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="1"/>
<pin id="593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cost_x_addr_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="x_addr_1_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="cost_x_addr_2_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="2"/>
<pin id="604" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="cost_x_addr_2 "/>
</bind>
</comp>

<comp id="607" class="1005" name="x_load_2_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="4"/>
<pin id="609" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="x_load_2 "/>
</bind>
</comp>

<comp id="612" class="1005" name="zext_ln33_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="4"/>
<pin id="614" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="620" class="1005" name="y_addr_1_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="1"/>
<pin id="622" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_addr_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="top_left_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="top_left "/>
</bind>
</comp>

<comp id="630" class="1005" name="left_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="635" class="1005" name="top_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="top "/>
</bind>
</comp>

<comp id="643" class="1005" name="zext_ln43_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="2"/>
<pin id="645" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln43 "/>
</bind>
</comp>

<comp id="648" class="1005" name="x_addr_3_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="1"/>
<pin id="650" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_3 "/>
</bind>
</comp>

<comp id="653" class="1005" name="select_ln7_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="2"/>
<pin id="655" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln7_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="i_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="0"/>
<pin id="661" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="664" class="1005" name="cost_x_addr_6_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="1"/>
<pin id="666" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cost_x_addr_6 "/>
</bind>
</comp>

<comp id="669" class="1005" name="add_ln50_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="677" class="1005" name="j_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="1"/>
<pin id="679" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="682" class="1005" name="sub_ln43_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln43 "/>
</bind>
</comp>

<comp id="689" class="1005" name="left_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left_1 "/>
</bind>
</comp>

<comp id="694" class="1005" name="top_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="top_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="select_ln51_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51 "/>
</bind>
</comp>

<comp id="704" class="1005" name="select_ln51_1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="select_ln51_2_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln51_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="80" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="72" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="121" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="136" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="145" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="186" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="213"><net_src comp="207" pin="4"/><net_sink comp="58" pin=2"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="65" pin=2"/></net>

<net id="227"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="237"><net_src comp="231" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="259"><net_src comp="253" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="270"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="88" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="94" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="264" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="274" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="264" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="274" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="94" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="319"><net_src comp="291" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="107" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="316" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="316" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="316" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="326" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="346"><net_src comp="338" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="347"><net_src comp="338" pin="3"/><net_sink comp="107" pin=4"/></net>

<net id="352"><net_src comp="197" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="22" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="197" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="363"><net_src comp="197" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="28" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="374"><net_src comp="197" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="20" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="332" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="316" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="326" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="320" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="376" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="384" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="394"><net_src comp="242" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="242" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="36" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="242" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="410"><net_src comp="284" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="46" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="284" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="421"><net_src comp="284" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="20" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="432"><net_src comp="311" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="18" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="428" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="18" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="428" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="433" pin="2"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="303" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="253" pin="4"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="253" pin="4"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="303" pin="3"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="445" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="459" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="238" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="34" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="88" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="311" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="18" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="18" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="485" pin="2"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="250" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="250" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="495" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="514" pin="2"/><net_sink comp="107" pin=4"/></net>

<net id="525"><net_src comp="228" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="204" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="521" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="215" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="521" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="228" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="550"><net_src comp="72" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="555"><net_src comp="80" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="560"><net_src comp="88" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="565"><net_src comp="100" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="574"><net_src comp="354" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="579"><net_src comp="113" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="584"><net_src comp="121" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="589"><net_src comp="370" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="594"><net_src comp="128" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="600"><net_src comp="136" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="605"><net_src comp="152" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="610"><net_src comp="88" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="615"><net_src comp="391" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="623"><net_src comp="159" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="628"><net_src comp="107" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="633"><net_src comp="107" pin="7"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="638"><net_src comp="338" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="646"><net_src comp="412" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="651"><net_src comp="171" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="656"><net_src comp="303" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="662"><net_src comp="417" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="667"><net_src comp="179" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="672"><net_src comp="467" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="107" pin=4"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="676"><net_src comp="669" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="680"><net_src comp="473" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="685"><net_src comp="479" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="688"><net_src comp="682" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="692"><net_src comp="107" pin="7"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="697"><net_src comp="514" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="702"><net_src comp="526" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="707"><net_src comp="533" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="712"><net_src comp="540" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="231" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_dist | {8 }
	Port: agg_result_end_position | {8 }
 - Input state : 
	Port: subsequence_search : x | {1 2 4 5 7 11 12 }
	Port: subsequence_search : y | {1 2 8 9 }
  - Chain level:
	State 1
		x_load : 1
		y_load : 1
	State 2
		sub_ln24 : 1
	State 3
		abs : 1
		store_ln24 : 2
	State 4
		icmp_ln25 : 1
		br_ln25 : 2
		zext_ln26 : 1
		x_addr_2 : 2
		x_load_1 : 3
		add_ln26 : 1
		zext_ln26_1 : 2
		cost_x_addr_3 : 3
		cost_x_load_1 : 4
		r : 1
		cost_x_load : 1
		x_load_2 : 1
	State 5
		sub_ln26 : 1
	State 6
		abs5 : 1
		add_ln26_1 : 2
		store_ln26 : 3
	State 7
	State 8
		zext_ln33 : 1
		icmp_ln33 : 1
		br_ln33 : 2
		zext_ln36 : 1
		y_addr_1 : 2
		y_load_1 : 3
		write_ln29 : 1
		write_ln51 : 1
	State 9
		sub_ln36 : 1
	State 10
		top : 1
		store_ln39 : 2
	State 11
		icmp_ln42 : 1
		br_ln42 : 2
		zext_ln43 : 1
		x_addr_3 : 2
		x_load_3 : 3
		icmp_ln7_1 : 1
		select_ln7_1 : 2
		i : 1
		zext_ln45 : 2
		cost_x_addr_6 : 3
		left_1 : 4
		neg12 : 1
		abscond13 : 1
		abs14 : 2
		icmp_ln7 : 1
		select_ln7 : 2
		icmp_ln11 : 3
		min_2 : 4
		add_ln50 : 5
	State 12
		sub_ln43 : 1
	State 13
		abs11 : 1
		min_3 : 1
		top_1 : 2
		store_ln43 : 3
	State 14
		select_ln51 : 1
		select_ln51_1 : 1
		select_ln51_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |       grp_fu_303       |    0    |    32   |
|          |       grp_fu_338       |    0    |    32   |
|          |       abs5_fu_376      |    0    |    32   |
|          |      abs14_fu_445      |    0    |    32   |
|  select  |      min_2_fu_459      |    0    |    32   |
|          |      abs11_fu_495      |    0    |    32   |
|          |      min_3_fu_507      |    0    |    32   |
|          |   select_ln51_fu_526   |    0    |    32   |
|          |  select_ln51_1_fu_533  |    0    |    32   |
|          |  select_ln51_2_fu_540  |    0    |    32   |
|----------|------------------------|---------|---------|
|          |       grp_fu_291       |    0    |    39   |
|          |       grp_fu_326       |    0    |    39   |
|    sub   |     sub_ln50_fu_428    |    0    |    39   |
|          |      neg12_fu_433      |    0    |    39   |
|          |     sub_ln43_fu_479    |    0    |    39   |
|          |       neg9_fu_485      |    0    |    39   |
|----------|------------------------|---------|---------|
|          |     add_ln26_fu_359    |    0    |    15   |
|          |        r_fu_370        |    0    |    15   |
|          |    add_ln26_1_fu_384   |    0    |    39   |
|    add   |        i_fu_417        |    0    |    15   |
|          |     add_ln50_fu_467    |    0    |    39   |
|          |        j_fu_473        |    0    |    23   |
|          |      top_1_fu_514      |    0    |    39   |
|----------|------------------------|---------|---------|
|          |       grp_fu_297       |    0    |    18   |
|          |       grp_fu_332       |    0    |    18   |
|          |    icmp_ln25_fu_348    |    0    |    11   |
|          |    icmp_ln33_fu_395    |    0    |    13   |
|   icmp   |    icmp_ln42_fu_406    |    0    |    11   |
|          |    abscond13_fu_439    |    0    |    18   |
|          |    icmp_ln11_fu_453    |    0    |    18   |
|          |    abscond10_fu_490    |    0    |    18   |
|          |   icmp_ln11_1_fu_502   |    0    |    18   |
|          |    icmp_ln51_fu_521    |    0    |    18   |
|----------|------------------------|---------|---------|
|   write  | write_ln29_write_fu_58 |    0    |    0    |
|          | write_ln51_write_fu_65 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln26_fu_354    |    0    |    0    |
|          |   zext_ln26_1_fu_365   |    0    |    0    |
|   zext   |    zext_ln33_fu_391    |    0    |    0    |
|          |    zext_ln36_fu_401    |    0    |    0    |
|          |    zext_ln43_fu_412    |    0    |    0    |
|          |    zext_ln45_fu_423    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   900   |
|----------|------------------------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|cost_x|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln50_reg_669      |   32   |
|agg_result_dist_load_reg_228|   32   |
|agg_result_dist_loca_reg_204|   32   |
|agg_result_end_posit_reg_215|   32   |
|    cost_x_addr_1_reg_591   |    8   |
|    cost_x_addr_2_reg_602   |    8   |
|    cost_x_addr_3_reg_581   |    8   |
|    cost_x_addr_6_reg_664   |    8   |
|     cost_x_addr_reg_562    |    8   |
|         i_0_reg_280        |    8   |
|          i_reg_659         |    8   |
|         j_0_reg_238        |   16   |
|          j_reg_677         |   16   |
|       left_1_reg_689       |   32   |
|        left_reg_630        |   32   |
|        min_1_reg_250       |   32   |
|         min_reg_271        |   32   |
|         r_0_reg_193        |    8   |
|          r_reg_586         |    8   |
|           reg_311          |   32   |
|           reg_316          |   32   |
|           reg_320          |   32   |
|    select_ln51_1_reg_704   |   32   |
|    select_ln51_2_reg_709   |   32   |
|     select_ln51_reg_699    |   32   |
|    select_ln7_1_reg_653    |   32   |
|      sub_ln43_reg_682      |   32   |
|        top_1_reg_694       |   32   |
|     top_left_1_reg_260     |   32   |
|      top_left_reg_625      |   32   |
|         top_reg_635        |   32   |
|      x_addr_1_reg_597      |    8   |
|      x_addr_2_reg_576      |    8   |
|      x_addr_3_reg_648      |    8   |
|       x_addr_reg_552       |    8   |
|      x_load_2_reg_607      |   32   |
|       x_load_reg_557       |   32   |
|      y_addr_1_reg_620      |   16   |
|       y_addr_reg_547       |   16   |
|      zext_ln26_reg_571     |   64   |
|      zext_ln33_reg_612     |   32   |
|      zext_ln43_reg_643     |   64   |
+----------------------------+--------+
|            Total           |  1032  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_88       |  p0  |   8  |   8  |   64   ||    41   |
|       grp_access_fu_94       |  p0  |   4  |  16  |   64   ||    21   |
|       grp_access_fu_107      |  p0  |   7  |   8  |   56   ||    38   |
|       grp_access_fu_107      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_access_fu_107      |  p2  |   6  |   0  |    0   ||    33   |
|       grp_access_fu_107      |  p4  |   3  |   8  |   24   ||    15   |
| agg_result_end_posit_reg_215 |  p0  |   2  |  32  |   64   ||    9    |
|          j_0_reg_238         |  p0  |   2  |  16  |   32   ||    9    |
|          grp_fu_291          |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_291          |  p1  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   496  || 18.4503 ||   193   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   900  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   18   |    -   |   193  |    -   |
|  Register |    -   |    -   |  1032  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   18   |  1032  |  1093  |    0   |
+-----------+--------+--------+--------+--------+--------+
