<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Document Of Source Code: TIM_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Document Of Source Code
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structTIM__TypeDef-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">TIM_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__CMSIS.html">CMSIS</a> &raquo; <a class="el" href="group__stm32f4xx.html">Stm32f4xx</a><a class="el" href="group__CMSIS__Device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f429xx.html">Stm32f429xx</a> &raquo; <a class="el" href="group__Peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>TIM.  
 <a href="structTIM__TypeDef.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a61400ce239355b62aa25c95fcc18a5e1"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a></td></tr>
<tr class="separator:a61400ce239355b62aa25c95fcc18a5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149feba01f9c4a49570c6d88619f504f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a></td></tr>
<tr class="separator:a149feba01f9c4a49570c6d88619f504f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3e81bd118d1bc52d24a0b0772e6a0c"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a></td></tr>
<tr class="separator:a2a3e81bd118d1bc52d24a0b0772e6a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8249a3955aace28d92109b391311eb30"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a></td></tr>
<tr class="separator:a8249a3955aace28d92109b391311eb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02758713abfe580460dd5bcd8762702a"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a02758713abfe580460dd5bcd8762702a">SMCR</a></td></tr>
<tr class="separator:a02758713abfe580460dd5bcd8762702a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5573848497a716a9947fd87487709feb"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a5573848497a716a9947fd87487709feb">RESERVED2</a></td></tr>
<tr class="separator:a5573848497a716a9947fd87487709feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1481b34cc41018c17e4ab592a1c8cb55"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a1481b34cc41018c17e4ab592a1c8cb55">DIER</a></td></tr>
<tr class="separator:a1481b34cc41018c17e4ab592a1c8cb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3b31022e6f59b800e9f5cc2a89d54c"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a></td></tr>
<tr class="separator:a6c3b31022e6f59b800e9f5cc2a89d54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44962ea5442d203bf4954035d1bfeb9d"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a44962ea5442d203bf4954035d1bfeb9d">SR</a></td></tr>
<tr class="separator:a44962ea5442d203bf4954035d1bfeb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0223808025f5bf9c056185038c9d545"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a></td></tr>
<tr class="separator:aa0223808025f5bf9c056185038c9d545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a980df1a5752e36604de4d71ce14fbfa3"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a980df1a5752e36604de4d71ce14fbfa3">EGR</a></td></tr>
<tr class="separator:a980df1a5752e36604de4d71ce14fbfa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd36010ac282682d1f3c641b183b1b6f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a></td></tr>
<tr class="separator:abd36010ac282682d1f3c641b183b1b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d89aec51d8012b8a565ef48333b24b"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a></td></tr>
<tr class="separator:a90d89aec51d8012b8a565ef48333b24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab502dde158ab7da8e7823d1f8a06edb"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a></td></tr>
<tr class="separator:aab502dde158ab7da8e7823d1f8a06edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977b3cf310388b5ad02440d64d03810a"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a></td></tr>
<tr class="separator:a977b3cf310388b5ad02440d64d03810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1820c97e368d349f5f4121f015d9fab"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#ab1820c97e368d349f5f4121f015d9fab">RESERVED7</a></td></tr>
<tr class="separator:ab1820c97e368d349f5f4121f015d9fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1da3e84848ed66e0577c87c199bfb6d"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a></td></tr>
<tr class="separator:ab1da3e84848ed66e0577c87c199bfb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc22764fbf9ee7ce28174d65d0260f18"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#afc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a></td></tr>
<tr class="separator:afc22764fbf9ee7ce28174d65d0260f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6095a27d764d06750fc0d642e08f8b2a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a></td></tr>
<tr class="separator:a6095a27d764d06750fc0d642e08f8b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5df4ecbb3ecb97b966b188c3681600"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#aba5df4ecbb3ecb97b966b188c3681600">PSC</a></td></tr>
<tr class="separator:aba5df4ecbb3ecb97b966b188c3681600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b1fadb520f7a200ee0046e110edc79"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#ad8b1fadb520f7a200ee0046e110edc79">RESERVED9</a></td></tr>
<tr class="separator:ad8b1fadb520f7a200ee0046e110edc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17f19bb4aeea3cc14fa73dfa7772cb8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a></td></tr>
<tr class="separator:af17f19bb4aeea3cc14fa73dfa7772cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0663aab6ed640b7594c8c6d32f6c1cd"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#aa0663aab6ed640b7594c8c6d32f6c1cd">RCR</a></td></tr>
<tr class="separator:aa0663aab6ed640b7594c8c6d32f6c1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68efe7a323ac2fcb823a26c0c51445b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#ad68efe7a323ac2fcb823a26c0c51445b">RESERVED10</a></td></tr>
<tr class="separator:ad68efe7a323ac2fcb823a26c0c51445b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab1e24ef769bbcb3e3769feae192ffb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a></td></tr>
<tr class="separator:adab1e24ef769bbcb3e3769feae192ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90aa584f07eeeac364a67f5e05faa93"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a></td></tr>
<tr class="separator:ab90aa584f07eeeac364a67f5e05faa93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a478cc47a3dff478555ccb985b06a2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a></td></tr>
<tr class="separator:a27a478cc47a3dff478555ccb985b06a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85fdb75569bd7ea26fa48544786535be"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a></td></tr>
<tr class="separator:a85fdb75569bd7ea26fa48544786535be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112c0403ac38905a70cf5aaa9c8cc38a"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a112c0403ac38905a70cf5aaa9c8cc38a">BDTR</a></td></tr>
<tr class="separator:a112c0403ac38905a70cf5aaa9c8cc38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e504ee49142f46dcc67740ae9235e5"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a11e504ee49142f46dcc67740ae9235e5">RESERVED11</a></td></tr>
<tr class="separator:a11e504ee49142f46dcc67740ae9235e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afd527a4ec64faf878f9957096102bf"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a0afd527a4ec64faf878f9957096102bf">DCR</a></td></tr>
<tr class="separator:a0afd527a4ec64faf878f9957096102bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f133f27cf624e76a2ac1092ab5789f7"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a2f133f27cf624e76a2ac1092ab5789f7">RESERVED12</a></td></tr>
<tr class="separator:a2f133f27cf624e76a2ac1092ab5789f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c2d8aa9c76dfba0b9a378b64700bda"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a30c2d8aa9c76dfba0b9a378b64700bda">DMAR</a></td></tr>
<tr class="separator:a30c2d8aa9c76dfba0b9a378b64700bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b970173fe49d3959c0c7f7528dacf0"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a85b970173fe49d3959c0c7f7528dacf0">RESERVED13</a></td></tr>
<tr class="separator:a85b970173fe49d3959c0c7f7528dacf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47766f433b160258ec05dbb6498fd271"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a47766f433b160258ec05dbb6498fd271">OR</a></td></tr>
<tr class="separator:a47766f433b160258ec05dbb6498fd271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1841fa0366924d522d6ac880fb14d766"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a1841fa0366924d522d6ac880fb14d766">RESERVED14</a></td></tr>
<tr class="separator:a1841fa0366924d522d6ac880fb14d766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#ab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:ab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#afdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:afdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2870732a4fc2ecd7bbecfbcbbf5528b7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a></td></tr>
<tr class="separator:a2870732a4fc2ecd7bbecfbcbbf5528b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07fccbd85b91e6dca03ce333c1457fcb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a></td></tr>
<tr class="separator:a07fccbd85b91e6dca03ce333c1457fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a196ebdaac12b21e90320c6175da78ef6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a></td></tr>
<tr class="separator:a196ebdaac12b21e90320c6175da78ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb72f64492a75e780dd2294075c70fed"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a></td></tr>
<tr class="separator:adb72f64492a75e780dd2294075c70fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091452256c9a16c33d891f4d32b395bf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a091452256c9a16c33d891f4d32b395bf">CCMR2</a></td></tr>
<tr class="separator:a091452256c9a16c33d891f4d32b395bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098110becfef10e1fd1b6a4f874da496"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a098110becfef10e1fd1b6a4f874da496">CCER</a></td></tr>
<tr class="separator:a098110becfef10e1fd1b6a4f874da496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4c753f09cbffdbe5c55008f0e8b180"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a></td></tr>
<tr class="separator:a9d4c753f09cbffdbe5c55008f0e8b180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a></td></tr>
<tr class="separator:aa1b1b7107fcf35abe39d20f5dfc230ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476bae602205d6a49c7e71e2bda28c0a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a></td></tr>
<tr class="separator:a476bae602205d6a49c7e71e2bda28c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6225cb8f4938f98204d11afaffd41c9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a></td></tr>
<tr class="separator:af6225cb8f4938f98204d11afaffd41c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9087f2f31dd5edf59de6a59ae4e67ae"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#ab9087f2f31dd5edf59de6a59ae4e67ae">DMAR</a></td></tr>
<tr class="separator:ab9087f2f31dd5edf59de6a59ae4e67ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ade4a9b3d40781fd80ce3e6589e98b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIM__TypeDef.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a></td></tr>
<tr class="separator:a75ade4a9b3d40781fd80ce3e6589e98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TIM. </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00875">875</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="af17f19bb4aeea3cc14fa73dfa7772cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af17f19bb4aeea3cc14fa73dfa7772cb8">&#9670;&nbsp;</a></span>ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t ARR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM auto-reload register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00898">898</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a476bae602205d6a49c7e71e2bda28c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a476bae602205d6a49c7e71e2bda28c0a">&#9670;&nbsp;</a></span>BDTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t BDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM break and dead-time register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00886">886</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a112c0403ac38905a70cf5aaa9c8cc38a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112c0403ac38905a70cf5aaa9c8cc38a">&#9670;&nbsp;</a></span>BDTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t BDTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM break and dead-time register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00905">905</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a098110becfef10e1fd1b6a4f874da496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098110becfef10e1fd1b6a4f874da496">&#9670;&nbsp;</a></span>CCER <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CCER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare enable register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00877">877</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="ab1da3e84848ed66e0577c87c199bfb6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1da3e84848ed66e0577c87c199bfb6d">&#9670;&nbsp;</a></span>CCER <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CCER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare enable register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00893">893</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="adb72f64492a75e780dd2294075c70fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb72f64492a75e780dd2294075c70fed">&#9670;&nbsp;</a></span>CCMR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 1, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00875">875</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a90d89aec51d8012b8a565ef48333b24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90d89aec51d8012b8a565ef48333b24b">&#9670;&nbsp;</a></span>CCMR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 1, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00889">889</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a091452256c9a16c33d891f4d32b395bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091452256c9a16c33d891f4d32b395bf">&#9670;&nbsp;</a></span>CCMR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 2, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00876">876</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a977b3cf310388b5ad02440d64d03810a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a977b3cf310388b5ad02440d64d03810a">&#9670;&nbsp;</a></span>CCMR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare mode register 2, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00891">891</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="adab1e24ef769bbcb3e3769feae192ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab1e24ef769bbcb3e3769feae192ffb">&#9670;&nbsp;</a></span>CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 1, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00901">901</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="ab90aa584f07eeeac364a67f5e05faa93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90aa584f07eeeac364a67f5e05faa93">&#9670;&nbsp;</a></span>CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 2, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00902">902</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a27a478cc47a3dff478555ccb985b06a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a478cc47a3dff478555ccb985b06a2">&#9670;&nbsp;</a></span>CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 3, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00903">903</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a85fdb75569bd7ea26fa48544786535be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85fdb75569bd7ea26fa48544786535be">&#9670;&nbsp;</a></span>CCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM capture/compare register 4, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00904">904</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a6095a27d764d06750fc0d642e08f8b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6095a27d764d06750fc0d642e08f8b2a">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM counter register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00895">895</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="ab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ec7102960640751d44e92ddac994f0">&#9670;&nbsp;</a></span>CR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00869">869</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a61400ce239355b62aa25c95fcc18a5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61400ce239355b62aa25c95fcc18a5e1">&#9670;&nbsp;</a></span>CR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00877">877</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="afdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfa307571967afb1d97943e982b6586">&#9670;&nbsp;</a></span>CR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00870">870</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a2a3e81bd118d1bc52d24a0b0772e6a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3e81bd118d1bc52d24a0b0772e6a0c">&#9670;&nbsp;</a></span>CR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM control register 2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00879">879</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="af6225cb8f4938f98204d11afaffd41c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6225cb8f4938f98204d11afaffd41c9">&#9670;&nbsp;</a></span>DCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA control register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00887">887</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a0afd527a4ec64faf878f9957096102bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0afd527a4ec64faf878f9957096102bf">&#9670;&nbsp;</a></span>DCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA control register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00907">907</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a07fccbd85b91e6dca03ce333c1457fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07fccbd85b91e6dca03ce333c1457fcb">&#9670;&nbsp;</a></span>DIER <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA/interrupt enable register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00872">872</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a1481b34cc41018c17e4ab592a1c8cb55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1481b34cc41018c17e4ab592a1c8cb55">&#9670;&nbsp;</a></span>DIER <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA/interrupt enable register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00883">883</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="ab9087f2f31dd5edf59de6a59ae4e67ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9087f2f31dd5edf59de6a59ae4e67ae">&#9670;&nbsp;</a></span>DMAR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA address for full transfer, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00888">888</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a30c2d8aa9c76dfba0b9a378b64700bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30c2d8aa9c76dfba0b9a378b64700bda">&#9670;&nbsp;</a></span>DMAR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t DMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM DMA address for full transfer, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00909">909</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a196ebdaac12b21e90320c6175da78ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a196ebdaac12b21e90320c6175da78ef6">&#9670;&nbsp;</a></span>EGR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM event generation register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00874">874</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a980df1a5752e36604de4d71ce14fbfa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a980df1a5752e36604de4d71ce14fbfa3">&#9670;&nbsp;</a></span>EGR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t EGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM event generation register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00887">887</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a75ade4a9b3d40781fd80ce3e6589e98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ade4a9b3d40781fd80ce3e6589e98b">&#9670;&nbsp;</a></span>OR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM option register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00889">889</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a47766f433b160258ec05dbb6498fd271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47766f433b160258ec05dbb6498fd271">&#9670;&nbsp;</a></span>OR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM option register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00911">911</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a9d4c753f09cbffdbe5c55008f0e8b180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d4c753f09cbffdbe5c55008f0e8b180">&#9670;&nbsp;</a></span>PSC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM prescaler, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00879">879</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="aba5df4ecbb3ecb97b966b188c3681600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5df4ecbb3ecb97b966b188c3681600">&#9670;&nbsp;</a></span>PSC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t PSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM prescaler, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00896">896</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="aa1b1b7107fcf35abe39d20f5dfc230ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b1b7107fcf35abe39d20f5dfc230ee">&#9670;&nbsp;</a></span>RCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM repetition counter register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00881">881</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="aa0663aab6ed640b7594c8c6d32f6c1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0663aab6ed640b7594c8c6d32f6c1cd">&#9670;&nbsp;</a></span>RCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM repetition counter register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00899">899</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a149feba01f9c4a49570c6d88619f504f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a149feba01f9c4a49570c6d88619f504f">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x02 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00878">878</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a8249a3955aace28d92109b391311eb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8249a3955aace28d92109b391311eb30">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x06 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00880">880</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="ad68efe7a323ac2fcb823a26c0c51445b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68efe7a323ac2fcb823a26c0c51445b">&#9670;&nbsp;</a></span>RESERVED10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x32 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00900">900</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a11e504ee49142f46dcc67740ae9235e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e504ee49142f46dcc67740ae9235e5">&#9670;&nbsp;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x46 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00906">906</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a2f133f27cf624e76a2ac1092ab5789f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f133f27cf624e76a2ac1092ab5789f7">&#9670;&nbsp;</a></span>RESERVED12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4A </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00908">908</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a85b970173fe49d3959c0c7f7528dacf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b970173fe49d3959c0c7f7528dacf0">&#9670;&nbsp;</a></span>RESERVED13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4E </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00910">910</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a1841fa0366924d522d6ac880fb14d766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1841fa0366924d522d6ac880fb14d766">&#9670;&nbsp;</a></span>RESERVED14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x52 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00912">912</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a5573848497a716a9947fd87487709feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5573848497a716a9947fd87487709feb">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0A </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00882">882</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a6c3b31022e6f59b800e9f5cc2a89d54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c3b31022e6f59b800e9f5cc2a89d54c">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0E </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00884">884</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="aa0223808025f5bf9c056185038c9d545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0223808025f5bf9c056185038c9d545">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x12 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00886">886</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="abd36010ac282682d1f3c641b183b1b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd36010ac282682d1f3c641b183b1b6f">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x16 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00888">888</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="aab502dde158ab7da8e7823d1f8a06edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab502dde158ab7da8e7823d1f8a06edb">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1A </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00890">890</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="ab1820c97e368d349f5f4121f015d9fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1820c97e368d349f5f4121f015d9fab">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x1E </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00892">892</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="afc22764fbf9ee7ce28174d65d0260f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc22764fbf9ee7ce28174d65d0260f18">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x22 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00894">894</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="ad8b1fadb520f7a200ee0046e110edc79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8b1fadb520f7a200ee0046e110edc79">&#9670;&nbsp;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x2A </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00897">897</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="a2870732a4fc2ecd7bbecfbcbbf5528b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2870732a4fc2ecd7bbecfbcbbf5528b7">&#9670;&nbsp;</a></span>SMCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM slave mode control register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00871">871</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a02758713abfe580460dd5bcd8762702a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02758713abfe580460dd5bcd8762702a">&#9670;&nbsp;</a></span>SMCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM slave mode control register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00881">881</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<a id="af6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&nbsp;</a></span>SR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM status register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f429xx_8h_source.html#l00873">873</a> of file <a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a>.</p>

</div>
</div>
<a id="a44962ea5442d203bf4954035d1bfeb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44962ea5442d203bf4954035d1bfeb9d">&#9670;&nbsp;</a></span>SR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM status register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx_8h_source.html#l00885">885</a> of file <a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>C:/Users/Md. Istiaq Mahbub/Desktop/IMU/MPU6050_MotionDriver/DeviceSupport/src/<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a></li>
<li>C:/Users/Md. Istiaq Mahbub/Desktop/IMU/MPU6050_MotionDriver/DeviceSupport/src/<a class="el" href="stm32f429xx_8h_source.html">stm32f429xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
