<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: cpld_toplevel                       Date:  5- 7-2019,  1:36PM
Device Used: XC2C64A-5-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
56 /64  ( 87%) 139 /224  ( 62%) 107 /160  ( 67%) 48 /64  ( 75%) 12 /33  ( 36%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    37/40    42/56     5/ 8    0/1      0/1      0/1      0/1
FB2      16/16*    24/40    38/56     0/ 9    1/1*     0/1      0/1      0/1
FB3      16/16*    28/40    43/56     2/ 9    0/1      0/1      0/1      0/1
FB4       8/16     18/40    16/56     0/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    56/64    107/160  139/224    7/33    1/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/0

Signal 'clk4mhz' mapped onto global clock net GCK2.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    4           4    |  I/O              :     7     25
Output        :    7           7    |  GCK/IO           :     1      3
Bidirectional :    0           0    |  GTS/IO           :     3      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     12          12

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'cpld_toplevel.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk4mhz' based upon the LOC
   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'gclk2' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:936 - The output buffer 'led<1>_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'burst'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'field'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'gclk2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'io<28>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:968 - PULLUP specified for non tristated output 'io<33>' is
   ignored.
WARNING:Cpld:968 - PULLUP specified for non tristated output 'io<32>' is
   ignored.
WARNING:Cpld:968 - PULLUP specified for non tristated output 'io<30>' is
   ignored.
WARNING:Cpld:968 - PULLUP specified for non tristated output 'io<29>' is
   ignored.
WARNING:Cpld - Unable to map all desired signals into function block, FB1.
   Buffering output signal gate_w to allow all signals assigned to this function
   block to be placed.
*************************  Summary of Mapped Logic  ************************

** 7 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
gate_b              1     1     2    FB1_1   38    I/O       O       LVCMOS33           FAST         
gate_w              1     1     2    FB1_2   37    I/O       O       LVCMOS33           FAST         
io<33>              7     13    2    FB1_10  33    GTS/I/O   O       LVCMOS33           FAST DFF     RESET
io<32>              7     13    2    FB1_11  32    GTS/I/O   O       LVCMOS33           FAST DFF     RESET
io<30>              5     13    2    FB1_13  30    GSR/I/O   O       LVCMOS33           FAST DFF     RESET
io<29>              6     10    2    FB3_1   29    I/O       O       LVCMOS33           FAST DFF     RESET
led<0>              1     1     2    FB3_12  20    I/O       O       LVCMOS33           FAST         

** 49 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
columnCount<6>      2     8     FB1_3   TFF     RESET
columnCount<3>      2     5     FB1_4   TFF     RESET
columnCount<2>      2     4     FB1_5   TFF     RESET
targetColumn<2>     2     4     FB1_6   DFF     RESET
targetColumn<1>     2     4     FB1_7   DFF     RESET
targetColumn<0>     2     4     FB1_8   DFF     RESET
columnCount<5>      2     7     FB1_9   TFF     RESET
columnCount<4>      2     6     FB1_12  TFF     RESET
targetDetected      2     3     FB1_14  DFF     RESET
refreshed           2     2     FB1_15  DEFF    RESET
N_PZ_442            1     2     FB1_16          
numColumn<0>        2     4     FB2_1   DFF     RESET
N_PZ_301            2     3     FB2_2           
lineCount<7>        3     10    FB2_3   TFF     RESET
lineCount<8>        3     11    FB2_4   TFF     RESET
lineCount<0>        2     3     FB2_5   DFF     RESET
lineCount<1>        3     4     FB2_6   DFF     RESET
lineCount<2>        3     5     FB2_7   TFF     RESET
lineCount<3>        3     6     FB2_8   TFF     RESET
gate_w_BUFR         9     19    FB2_9           
lineCount<4>        3     7     FB2_10  TFF     RESET
columnCount<8>      2     10    FB2_11  TFF     RESET
lineCount<5>        3     8     FB2_12  TFF     RESET
lineCount<6>        3     9     FB2_13  TFF     RESET
columnCount<7>      2     9     FB2_14  TFF     RESET
columnCount<1>      2     3     FB2_15  DFF     RESET
columnCount<0>      1     2     FB2_16  DFF     RESET
targetLine<0>       2     4     FB3_2   DFF     RESET
targetColumn<8>     2     4     FB3_3   DFF     RESET
N_PZ_309            2     7     FB3_4           
N_PZ_259            5     10    FB3_5           
targetColumn<7>     2     4     FB3_6   DFF     RESET
numColumn<5>        3     9     FB3_7   TFF     RESET
numColumn<4>        3     8     FB3_8   TFF     RESET
numColumn<3>        3     7     FB3_9   TFF     RESET
targetColumn<6>     2     4     FB3_10  DFF     RESET
targetColumn<5>     2     4     FB3_11  DFF     RESET
numColumn<2>        3     6     FB3_13  TFF     RESET
targetColumn<4>     2     4     FB3_14  DFF     RESET
targetColumn<3>     2     4     FB3_15  DFF     RESET

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
numColumn<1>        3     5     FB3_16  DFF     RESET
targetLine<8>       2     4     FB4_4   DFF     RESET
targetLine<7>       2     4     FB4_5   DFF     RESET
targetLine<6>       2     4     FB4_6   DFF     RESET
targetLine<5>       2     4     FB4_8   DFF     RESET
targetLine<4>       2     4     FB4_9   DFF     RESET
targetLine<3>       2     4     FB4_10  DFF     RESET
targetLine<2>       2     4     FB4_12  DFF     RESET
targetLine<1>       2     4     FB4_16  DFF     RESET

** 5 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
io<31>              2    FB1_12  31    GTS/I/O   I       LVCMOS33 PU
csync               1    FB2_1   39    I/O       I       LVCMOS33 PU
vsync               1    FB2_6   42    I/O       I       LVCMOS33 PU
clk4mhz             1    FB2_10  1     GCK/I/O   GCK     LVCMOS33 PU
io<27>              2    FB3_3   27    I/O       I       LVCMOS33 PU

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               37/3
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   42/14
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
gate_b                        1     FB1_1   38   I/O     O                 
gate_w                        1     FB1_2   37   I/O     O                 
columnCount<6>                2     FB1_3   36   I/O     (b)               
columnCount<3>                2     FB1_4        (b)     (b)               
columnCount<2>                2     FB1_5        (b)     (b)               
targetColumn<2>               2     FB1_6        (b)     (b)               
targetColumn<1>               2     FB1_7        (b)     (b)               
targetColumn<0>               2     FB1_8        (b)     (b)               
columnCount<5>                2     FB1_9   34   GTS/I/O (b)               
io<33>                        7     FB1_10  33   GTS/I/O O                 
io<32>                        7     FB1_11  32   GTS/I/O O                 
columnCount<4>                2     FB1_12  31   GTS/I/O I                 
io<30>                        5     FB1_13  30   GSR/I/O O                 
targetDetected                2     FB1_14       (b)     (b)               
refreshed                     2     FB1_15       (b)     (b)               
N_PZ_442                      1     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: N_PZ_259          14: io<31>            26: targetColumn<8> 
  2: N_PZ_309          15: io<32>            27: targetDetected 
  3: N_PZ_442          16: io<33>            28: targetLine<0> 
  4: columnCount<0>    17: refreshed         29: targetLine<1> 
  5: columnCount<1>    18: targetColumn<0>   30: targetLine<2> 
  6: columnCount<2>    19: targetColumn<1>   31: targetLine<3> 
  7: columnCount<3>    20: targetColumn<2>   32: targetLine<4> 
  8: columnCount<4>    21: targetColumn<3>   33: targetLine<5> 
  9: columnCount<5>    22: targetColumn<4>   34: targetLine<6> 
 10: columnCount<6>    23: targetColumn<5>   35: targetLine<7> 
 11: csync             24: targetColumn<6>   36: targetLine<8> 
 12: gate_w_BUFR       25: targetColumn<7>   37: vsync 
 13: io<30>           

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
gate_b            .............X.......................... 1       
gate_w            ...........X............................ 1       
columnCount<6>    ...XXXXXXXX............................. 8       
columnCount<3>    ...XXXX...X............................. 5       
columnCount<2>    ...XXX....X............................. 4       
targetColumn<2>   XX...X.............X.................... 4       
targetColumn<1>   XX..X.............X..................... 4       
targetColumn<0>   XX.X.............X...................... 4       
columnCount<5>    ...XXXXXX.X............................. 7       
io<33>            ...............XX.........XXXXXXXXXXX... 13      
io<32>            ..............X.XXXXXXXXXXX.........X... 13      
columnCount<4>    ...XXXXX..X............................. 6       
io<30>            ............X...X.........XXXXXXXXXXX... 13      
targetDetected    XX........................X............. 3       
refreshed         ..X.................................X... 2       
N_PZ_442          ................X...................X... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               24/16
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   38/18
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
numColumn<0>                  2     FB2_1   39   I/O     I                 
N_PZ_301                      2     FB2_2   40   I/O     (b)               
lineCount<7>                  3     FB2_3        (b)     (b)    +          
lineCount<8>                  3     FB2_4        (b)     (b)    +          
lineCount<0>                  2     FB2_5   41   I/O     (b)    +          
lineCount<1>                  3     FB2_6   42   I/O     I      +          
lineCount<2>                  3     FB2_7   43   GCK/I/O (b)    +          
lineCount<3>                  3     FB2_8   44   GCK/I/O (b)    +          
gate_w_BUFR                   9     FB2_9        (b)     (b)               
lineCount<4>                  3     FB2_10  1    GCK/I/O GCK    +          
columnCount<8>                2     FB2_11       (b)     (b)               
lineCount<5>                  3     FB2_12  2    I/O     (b)    +          
lineCount<6>                  3     FB2_13  3    I/O     (b)    +          
columnCount<7>                2     FB2_14       (b)     (b)               
columnCount<1>                2     FB2_15       (b)     (b)               
columnCount<0>                1     FB2_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: N_PZ_301           9: columnCount<7>    17: lineCount<3> 
  2: columnCount<0>    10: columnCount<8>    18: lineCount<4> 
  3: columnCount<1>    11: csync             19: lineCount<5> 
  4: columnCount<2>    12: io<27>            20: lineCount<6> 
  5: columnCount<3>    13: io<31>            21: lineCount<7> 
  6: columnCount<4>    14: lineCount<0>      22: lineCount<8> 
  7: columnCount<5>    15: lineCount<1>      23: numColumn<0> 
  8: columnCount<6>    16: lineCount<2>      24: vsync 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
numColumn<0>      ..........XX..........XX................ 4       
N_PZ_301          ..XXX................................... 3       
lineCount<7>      ..........X..XXXXXXXX..X................ 10      
lineCount<8>      ..........X..XXXXXXXXX.X................ 11      
lineCount<0>      ..........X..X.........X................ 3       
lineCount<1>      ..........X..XX........X................ 4       
lineCount<2>      ..........X..XXX.......X................ 5       
lineCount<3>      ..........X..XXXX......X................ 6       
gate_w_BUFR       X.XXXXXXXX..XXXXXXXXXX.................. 19      
lineCount<4>      ..........X..XXXXX.....X................ 7       
columnCount<8>    .XXXXXXXXXX............................. 10      
lineCount<5>      ..........X..XXXXXX....X................ 8       
lineCount<6>      ..........X..XXXXXXX...X................ 9       
columnCount<7>    .XXXXXXXX.X............................. 9       
columnCount<1>    .XX.......X............................. 3       
columnCount<0>    .X........X............................. 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               28/12
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   43/13
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
io<29>                        6     FB3_1   29   I/O     O                 
targetLine<0>                 2     FB3_2   28   I/O     (b)               
targetColumn<8>               2     FB3_3   27   I/O     I                 
N_PZ_309                      2     FB3_4        (b)     (b)               
N_PZ_259                      5     FB3_5        (b)     (b)               
targetColumn<7>               2     FB3_6   23   I/O     (b)               
numColumn<5>                  3     FB3_7        (b)     (b)               
numColumn<4>                  3     FB3_8        (b)     (b)               
numColumn<3>                  3     FB3_9        (b)     (b)               
targetColumn<6>               2     FB3_10  22   I/O     (b)               
targetColumn<5>               2     FB3_11  21   I/O     (b)               
led<0>                        1     FB3_12  20   I/O     O                 
numColumn<2>                  3     FB3_13       (b)     (b)               
targetColumn<4>               2     FB3_14  19   I/O     (b)               
targetColumn<3>               2     FB3_15  18   I/O     (b)               
numColumn<1>                  3     FB3_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: N_PZ_259          11: io<29>            20: targetColumn<3> 
  2: N_PZ_309          12: lineCount<0>      21: targetColumn<4> 
  3: columnCount<3>    13: numColumn<0>      22: targetColumn<5> 
  4: columnCount<4>    14: numColumn<1>      23: targetColumn<6> 
  5: columnCount<5>    15: numColumn<2>      24: targetColumn<7> 
  6: columnCount<6>    16: numColumn<3>      25: targetColumn<8> 
  7: columnCount<7>    17: numColumn<4>      26: targetDetected 
  8: columnCount<8>    18: numColumn<5>      27: targetLine<0> 
  9: csync             19: refreshed         28: vsync 
 10: io<27>           

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
io<29>            ..........X.......XXXXXXXX.X............ 10      
targetLine<0>     XX.........X..............X............. 4       
targetColumn<8>   XX.....X................X............... 4       
N_PZ_309          X............XXXXX.........X............ 7       
N_PZ_259          ........XX..XXXXXX.......X.X............ 10      
targetColumn<7>   XX....X................X................ 4       
numColumn<5>      ........XX..XXXXXX.........X............ 9       
numColumn<4>      ........XX..XXXXX..........X............ 8       
numColumn<3>      ........XX..XXXX...........X............ 7       
targetColumn<6>   XX...X................X................. 4       
targetColumn<5>   XX..X................X.................. 4       
led<0>            .........X.............................. 1       
numColumn<2>      ........XX..XXX............X............ 6       
targetColumn<4>   XX.X................X................... 4       
targetColumn<3>   XXX................X.................... 4       
numColumn<1>      ........XX..XX.............X............ 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               18/22
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   16/40
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   5    I/O           
(unused)                      0     FB4_2   6    I/O           
(unused)                      0     FB4_3        (b)           
targetLine<8>                 2     FB4_4        (b)     (b)               
targetLine<7>                 2     FB4_5        (b)     (b)               
targetLine<6>                 2     FB4_6        (b)     (b)               
(unused)                      0     FB4_7   8    I/O           
targetLine<5>                 2     FB4_8        (b)     (b)               
targetLine<4>                 2     FB4_9        (b)     (b)               
targetLine<3>                 2     FB4_10       (b)     (b)               
(unused)                      0     FB4_11  12   I/O           
targetLine<2>                 2     FB4_12       (b)     (b)               
(unused)                      0     FB4_13  13   I/O           
(unused)                      0     FB4_14  14   I/O           
(unused)                      0     FB4_15  16   I/O           
targetLine<1>                 2     FB4_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: N_PZ_259           7: lineCount<5>      13: targetLine<3> 
  2: N_PZ_309           8: lineCount<6>      14: targetLine<4> 
  3: lineCount<1>       9: lineCount<7>      15: targetLine<5> 
  4: lineCount<2>      10: lineCount<8>      16: targetLine<6> 
  5: lineCount<3>      11: targetLine<1>     17: targetLine<7> 
  6: lineCount<4>      12: targetLine<2>     18: targetLine<8> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
targetLine<8>     XX.......X.......X...................... 4       
targetLine<7>     XX......X.......X....................... 4       
targetLine<6>     XX.....X.......X........................ 4       
targetLine<5>     XX....X.......X......................... 4       
targetLine<4>     XX...X.......X.......................... 4       
targetLine<3>     XX..X.......X........................... 4       
targetLine<2>     XX.X.......X............................ 4       
targetLine<1>     XXX.......X............................. 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


N_PZ_259 <= ((csync AND NOT vsync)
	OR (NOT vsync AND targetDetected)
	OR (NOT vsync AND NOT io(27))
	OR (NOT vsync AND numColumn(0) AND NOT numColumn(1) AND 
	numColumn(2) AND NOT numColumn(3) AND NOT numColumn(4) AND NOT numColumn(5))
	OR (NOT vsync AND NOT numColumn(0) AND NOT numColumn(1) AND 
	NOT numColumn(2) AND NOT numColumn(3) AND NOT numColumn(4) AND NOT numColumn(5)));


N_PZ_301 <= ((NOT columnCount(2) AND NOT columnCount(3))
	OR (columnCount(2) AND columnCount(1) AND columnCount(3)));


N_PZ_309 <= ((NOT vsync AND NOT N_PZ_259 AND NOT numColumn(1) AND NOT numColumn(3) AND 
	NOT numColumn(4) AND NOT numColumn(5))
	OR (NOT vsync AND NOT N_PZ_259 AND NOT numColumn(2) AND NOT numColumn(3) AND 
	NOT numColumn(4) AND NOT numColumn(5)));


N_PZ_442 <= (vsync AND NOT refreshed);

FDCPE_columnCount0: FDCPE port map (columnCount(0),columnCount_D(0),clk4mhz,'0','0','1');
columnCount_D(0) <= (NOT csync AND NOT columnCount(0));

FDCPE_columnCount1: FDCPE port map (columnCount(1),columnCount_D(1),clk4mhz,'0','0','1');
columnCount_D(1) <= ((NOT csync AND columnCount(1) AND NOT columnCount(0))
	OR (NOT csync AND NOT columnCount(1) AND columnCount(0)));

FTCPE_columnCount2: FTCPE port map (columnCount(2),columnCount_T(2),clk4mhz,'0','0','1');
columnCount_T(2) <= ((columnCount(2) AND csync)
	OR (NOT csync AND columnCount(1) AND columnCount(0)));

FTCPE_columnCount3: FTCPE port map (columnCount(3),columnCount_T(3),clk4mhz,'0','0','1');
columnCount_T(3) <= ((csync AND columnCount(3))
	OR (columnCount(2) AND NOT csync AND columnCount(1) AND 
	columnCount(0)));

FTCPE_columnCount4: FTCPE port map (columnCount(4),columnCount_T(4),clk4mhz,'0','0','1');
columnCount_T(4) <= ((csync AND columnCount(4))
	OR (columnCount(2) AND NOT csync AND columnCount(1) AND 
	columnCount(0) AND columnCount(3)));

FTCPE_columnCount5: FTCPE port map (columnCount(5),columnCount_T(5),clk4mhz,'0','0','1');
columnCount_T(5) <= ((csync AND columnCount(5))
	OR (columnCount(2) AND NOT csync AND columnCount(1) AND 
	columnCount(0) AND columnCount(3) AND columnCount(4)));

FTCPE_columnCount6: FTCPE port map (columnCount(6),columnCount_T(6),clk4mhz,'0','0','1');
columnCount_T(6) <= ((csync AND columnCount(6))
	OR (columnCount(2) AND NOT csync AND columnCount(1) AND 
	columnCount(0) AND columnCount(3) AND columnCount(4) AND columnCount(5)));

FTCPE_columnCount7: FTCPE port map (columnCount(7),columnCount_T(7),clk4mhz,'0','0','1');
columnCount_T(7) <= ((csync AND columnCount(7))
	OR (columnCount(2) AND NOT csync AND columnCount(1) AND 
	columnCount(0) AND columnCount(3) AND columnCount(4) AND columnCount(5) AND 
	columnCount(6)));

FTCPE_columnCount8: FTCPE port map (columnCount(8),columnCount_T(8),clk4mhz,'0','0','1');
columnCount_T(8) <= ((csync AND columnCount(8))
	OR (columnCount(2) AND NOT csync AND columnCount(1) AND 
	columnCount(0) AND columnCount(3) AND columnCount(4) AND columnCount(5) AND 
	columnCount(6) AND columnCount(7)));


gate_b <= NOT io(31);


gate_w_BUFR <= NOT io(31)
	XOR ((NOT lineCount(1) AND NOT lineCount(3) AND NOT lineCount(2) AND 
	NOT lineCount(4) AND NOT lineCount(5) AND NOT lineCount(6) AND lineCount(7) AND 
	columnCount(4) AND columnCount(5) AND columnCount(6) AND NOT columnCount(7) AND 
	NOT lineCount(8) AND NOT columnCount(8) AND NOT N_PZ_301)
	OR (NOT columnCount(2) AND NOT columnCount(1) AND columnCount(3) AND 
	NOT lineCount(1) AND NOT lineCount(3) AND NOT lineCount(4) AND NOT lineCount(5) AND 
	NOT lineCount(6) AND lineCount(7) AND columnCount(4) AND columnCount(5) AND 
	columnCount(6) AND NOT columnCount(7) AND NOT lineCount(8) AND NOT columnCount(8))
	OR (NOT columnCount(2) AND NOT columnCount(1) AND columnCount(3) AND 
	NOT lineCount(3) AND NOT lineCount(2) AND NOT lineCount(4) AND NOT lineCount(5) AND 
	NOT lineCount(6) AND lineCount(7) AND columnCount(4) AND columnCount(5) AND 
	columnCount(6) AND NOT columnCount(7) AND NOT lineCount(8) AND NOT columnCount(8))
	OR (lineCount(1) AND lineCount(0) AND lineCount(3) AND 
	lineCount(2) AND lineCount(4) AND lineCount(5) AND lineCount(6) AND 
	NOT lineCount(7) AND columnCount(4) AND columnCount(5) AND columnCount(6) AND 
	NOT columnCount(7) AND NOT lineCount(8) AND NOT columnCount(8) AND NOT N_PZ_301)
	OR (io(31) AND NOT columnCount(2) AND NOT columnCount(1) AND 
	columnCount(3) AND lineCount(3) AND lineCount(2) AND lineCount(4) AND 
	lineCount(5) AND lineCount(6) AND NOT lineCount(7) AND columnCount(4) AND 
	columnCount(5) AND columnCount(6) AND NOT columnCount(7) AND NOT lineCount(8) AND 
	NOT columnCount(8))
	OR (NOT io(31) AND NOT columnCount(2) AND NOT columnCount(1) AND 
	lineCount(3) AND lineCount(2) AND lineCount(4) AND lineCount(5) AND 
	lineCount(6) AND NOT lineCount(7) AND columnCount(4) AND columnCount(5) AND 
	columnCount(6) AND NOT columnCount(7) AND NOT lineCount(8) AND NOT columnCount(8) AND 
	NOT N_PZ_301)
	OR (io(31) AND NOT columnCount(2) AND NOT columnCount(1) AND 
	columnCount(3) AND lineCount(1) AND lineCount(0) AND lineCount(3) AND 
	lineCount(4) AND lineCount(5) AND lineCount(6) AND NOT lineCount(7) AND 
	columnCount(4) AND columnCount(5) AND columnCount(6) AND NOT columnCount(7) AND 
	NOT lineCount(8) AND NOT columnCount(8))
	OR (NOT io(31) AND NOT columnCount(2) AND NOT columnCount(1) AND 
	lineCount(1) AND lineCount(0) AND lineCount(3) AND lineCount(4) AND 
	lineCount(5) AND lineCount(6) AND NOT lineCount(7) AND columnCount(4) AND 
	columnCount(5) AND columnCount(6) AND NOT columnCount(7) AND NOT lineCount(8) AND 
	NOT columnCount(8) AND NOT N_PZ_301));


gate_w <= gate_w_BUFR;

FDCPE_io29: FDCPE port map (io(29),io_D(29),clk4mhz,'0','0','1');
io_D(29) <= ((NOT vsync AND io(29))
	OR (NOT refreshed AND io(29))
	OR (vsync AND targetDetected AND NOT targetColumn(3) AND 
	NOT targetColumn(7) AND refreshed AND NOT targetColumn(8))
	OR (vsync AND targetDetected AND NOT targetColumn(7) AND 
	refreshed AND NOT targetColumn(8) AND NOT targetColumn(4))
	OR (vsync AND targetDetected AND NOT targetColumn(7) AND 
	refreshed AND NOT targetColumn(8) AND NOT targetColumn(5))
	OR (vsync AND targetDetected AND NOT targetColumn(7) AND 
	refreshed AND NOT targetColumn(8) AND NOT targetColumn(6)));

FDCPE_io30: FDCPE port map (io(30),io_D(30),clk4mhz,'0','0','1');
io_D(30) <= ((NOT vsync AND io(30))
	OR (NOT refreshed AND io(30))
	OR (vsync AND targetDetected AND refreshed AND 
	NOT targetLine(7) AND NOT targetLine(8))
	OR (vsync AND targetDetected AND refreshed AND 
	NOT targetLine(8) AND NOT targetLine(2) AND NOT targetLine(3) AND NOT targetLine(4) AND 
	NOT targetLine(5) AND NOT targetLine(6) AND NOT targetLine(0))
	OR (vsync AND targetDetected AND refreshed AND 
	NOT targetLine(8) AND NOT targetLine(2) AND NOT targetLine(3) AND NOT targetLine(4) AND 
	NOT targetLine(5) AND NOT targetLine(6) AND NOT targetLine(1)));

FDCPE_io32: FDCPE port map (io(32),io_D(32),clk4mhz,'0','0','1');
io_D(32) <= NOT (((NOT vsync AND NOT io(32))
	OR (NOT refreshed AND NOT io(32))
	OR (vsync AND targetDetected AND NOT targetColumn(7) AND 
	refreshed AND NOT targetColumn(8) AND targetColumn(5) AND 
	targetColumn(6))
	OR (vsync AND targetDetected AND targetColumn(7) AND 
	refreshed AND NOT targetColumn(8) AND NOT targetColumn(4) AND 
	NOT targetColumn(5) AND NOT targetColumn(6))
	OR (vsync AND targetDetected AND targetColumn(3) AND 
	NOT targetColumn(7) AND refreshed AND NOT targetColumn(8) AND targetColumn(4) AND 
	targetColumn(6) AND targetColumn(2))
	OR (vsync AND targetDetected AND NOT targetColumn(3) AND 
	targetColumn(7) AND refreshed AND NOT targetColumn(8) AND NOT targetColumn(5) AND 
	NOT targetColumn(6) AND NOT targetColumn(2))
	OR (vsync AND targetDetected AND NOT targetColumn(3) AND 
	targetColumn(7) AND refreshed AND NOT targetColumn(8) AND NOT targetColumn(5) AND 
	NOT targetColumn(6) AND NOT targetColumn(0) AND NOT targetColumn(1))));

FDCPE_io33: FDCPE port map (io(33),io_D(33),clk4mhz,'0','0','1');
io_D(33) <= NOT (((NOT vsync AND NOT io(33))
	OR (NOT refreshed AND NOT io(33))
	OR (vsync AND targetDetected AND refreshed AND 
	targetLine(7) AND NOT targetLine(8) AND NOT targetLine(5) AND NOT targetLine(6))
	OR (vsync AND targetDetected AND refreshed AND 
	NOT targetLine(7) AND NOT targetLine(8) AND targetLine(2) AND targetLine(5) AND 
	targetLine(6))
	OR (vsync AND targetDetected AND refreshed AND 
	NOT targetLine(7) AND NOT targetLine(8) AND targetLine(3) AND targetLine(5) AND 
	targetLine(6))
	OR (vsync AND targetDetected AND refreshed AND 
	NOT targetLine(7) AND NOT targetLine(8) AND targetLine(4) AND targetLine(5) AND 
	targetLine(6))
	OR (vsync AND targetDetected AND refreshed AND 
	targetLine(7) AND NOT targetLine(8) AND NOT targetLine(2) AND NOT targetLine(3) AND 
	NOT targetLine(4) AND NOT targetLine(6) AND NOT targetLine(0) AND NOT targetLine(1))));


led(0) <= NOT io(27);

FDCPE_lineCount0: FDCPE port map (lineCount(0),lineCount_D(0),csync,'0','0','1');
lineCount_D(0) <= (NOT vsync AND NOT lineCount(0));

FDCPE_lineCount1: FDCPE port map (lineCount(1),lineCount_D(1),csync,'0','0','1');
lineCount_D(1) <= ((lineCount(1) AND NOT vsync AND NOT lineCount(0))
	OR (NOT lineCount(1) AND NOT vsync AND lineCount(0)));

FTCPE_lineCount2: FTCPE port map (lineCount(2),lineCount_T(2),csync,'0','0','1');
lineCount_T(2) <= ((vsync AND lineCount(2))
	OR (lineCount(1) AND NOT vsync AND lineCount(0)));

FTCPE_lineCount3: FTCPE port map (lineCount(3),lineCount_T(3),csync,'0','0','1');
lineCount_T(3) <= ((vsync AND lineCount(3))
	OR (lineCount(1) AND NOT vsync AND lineCount(0) AND 
	lineCount(2)));

FTCPE_lineCount4: FTCPE port map (lineCount(4),lineCount_T(4),csync,'0','0','1');
lineCount_T(4) <= ((vsync AND lineCount(4))
	OR (lineCount(1) AND NOT vsync AND lineCount(0) AND 
	lineCount(3) AND lineCount(2)));

FTCPE_lineCount5: FTCPE port map (lineCount(5),lineCount_T(5),csync,'0','0','1');
lineCount_T(5) <= ((vsync AND lineCount(5))
	OR (lineCount(1) AND NOT vsync AND lineCount(0) AND 
	lineCount(3) AND lineCount(2) AND lineCount(4)));

FTCPE_lineCount6: FTCPE port map (lineCount(6),lineCount_T(6),csync,'0','0','1');
lineCount_T(6) <= ((vsync AND lineCount(6))
	OR (lineCount(1) AND NOT vsync AND lineCount(0) AND 
	lineCount(3) AND lineCount(2) AND lineCount(4) AND lineCount(5)));

FTCPE_lineCount7: FTCPE port map (lineCount(7),lineCount_T(7),csync,'0','0','1');
lineCount_T(7) <= ((vsync AND lineCount(7))
	OR (lineCount(1) AND NOT vsync AND lineCount(0) AND 
	lineCount(3) AND lineCount(2) AND lineCount(4) AND lineCount(5) AND 
	lineCount(6)));

FTCPE_lineCount8: FTCPE port map (lineCount(8),lineCount_T(8),csync,'0','0','1');
lineCount_T(8) <= ((vsync AND lineCount(8))
	OR (lineCount(1) AND NOT vsync AND lineCount(0) AND 
	lineCount(3) AND lineCount(2) AND lineCount(4) AND lineCount(5) AND 
	lineCount(6) AND lineCount(7)));

FDCPE_numColumn0: FDCPE port map (numColumn(0),numColumn_D(0),clk4mhz,'0','0','1');
numColumn_D(0) <= ((vsync AND numColumn(0))
	OR (NOT csync AND NOT vsync AND NOT io(27) AND NOT numColumn(0)));

FDCPE_numColumn1: FDCPE port map (numColumn(1),numColumn_D(1),clk4mhz,'0','0','1');
numColumn_D(1) <= ((vsync AND numColumn(1))
	OR (NOT csync AND NOT vsync AND NOT io(27) AND numColumn(0) AND 
	NOT numColumn(1))
	OR (NOT csync AND NOT vsync AND NOT io(27) AND NOT numColumn(0) AND 
	numColumn(1)));

FTCPE_numColumn2: FTCPE port map (numColumn(2),numColumn_T(2),clk4mhz,'0','0','1');
numColumn_T(2) <= ((csync AND NOT vsync AND numColumn(2))
	OR (NOT vsync AND io(27) AND numColumn(2))
	OR (NOT csync AND NOT vsync AND NOT io(27) AND numColumn(0) AND 
	numColumn(1)));

FTCPE_numColumn3: FTCPE port map (numColumn(3),numColumn_T(3),clk4mhz,'0','0','1');
numColumn_T(3) <= ((csync AND NOT vsync AND numColumn(3))
	OR (NOT vsync AND io(27) AND numColumn(3))
	OR (NOT csync AND NOT vsync AND NOT io(27) AND numColumn(0) AND 
	numColumn(1) AND numColumn(2)));

FTCPE_numColumn4: FTCPE port map (numColumn(4),numColumn_T(4),clk4mhz,'0','0','1');
numColumn_T(4) <= ((csync AND NOT vsync AND numColumn(4))
	OR (NOT vsync AND io(27) AND numColumn(4))
	OR (NOT csync AND NOT vsync AND NOT io(27) AND numColumn(0) AND 
	numColumn(1) AND numColumn(2) AND numColumn(3)));

FTCPE_numColumn5: FTCPE port map (numColumn(5),numColumn_T(5),clk4mhz,'0','0','1');
numColumn_T(5) <= ((csync AND NOT vsync AND numColumn(5))
	OR (NOT vsync AND io(27) AND numColumn(5))
	OR (NOT csync AND NOT vsync AND NOT io(27) AND numColumn(0) AND 
	numColumn(1) AND numColumn(2) AND numColumn(3) AND numColumn(4)));

FDCPE_refreshed: FDCPE port map (refreshed,NOT vsync,clk4mhz,'0','0',NOT N_PZ_442);

FDCPE_targetColumn0: FDCPE port map (targetColumn(0),targetColumn_D(0),clk4mhz,'0','0','1');
targetColumn_D(0) <= ((columnCount(0) AND N_PZ_309)
	OR (N_PZ_259 AND targetColumn(0)));

FDCPE_targetColumn1: FDCPE port map (targetColumn(1),targetColumn_D(1),clk4mhz,'0','0','1');
targetColumn_D(1) <= ((columnCount(1) AND N_PZ_309)
	OR (N_PZ_259 AND targetColumn(1)));

FDCPE_targetColumn2: FDCPE port map (targetColumn(2),targetColumn_D(2),clk4mhz,'0','0','1');
targetColumn_D(2) <= ((columnCount(2) AND N_PZ_309)
	OR (N_PZ_259 AND targetColumn(2)));

FDCPE_targetColumn3: FDCPE port map (targetColumn(3),targetColumn_D(3),clk4mhz,'0','0','1');
targetColumn_D(3) <= ((columnCount(3) AND N_PZ_309)
	OR (N_PZ_259 AND targetColumn(3)));

FDCPE_targetColumn4: FDCPE port map (targetColumn(4),targetColumn_D(4),clk4mhz,'0','0','1');
targetColumn_D(4) <= ((columnCount(4) AND N_PZ_309)
	OR (N_PZ_259 AND targetColumn(4)));

FDCPE_targetColumn5: FDCPE port map (targetColumn(5),targetColumn_D(5),clk4mhz,'0','0','1');
targetColumn_D(5) <= ((columnCount(5) AND N_PZ_309)
	OR (N_PZ_259 AND targetColumn(5)));

FDCPE_targetColumn6: FDCPE port map (targetColumn(6),targetColumn_D(6),clk4mhz,'0','0','1');
targetColumn_D(6) <= ((columnCount(6) AND N_PZ_309)
	OR (N_PZ_259 AND targetColumn(6)));

FDCPE_targetColumn7: FDCPE port map (targetColumn(7),targetColumn_D(7),clk4mhz,'0','0','1');
targetColumn_D(7) <= ((columnCount(7) AND N_PZ_309)
	OR (N_PZ_259 AND targetColumn(7)));

FDCPE_targetColumn8: FDCPE port map (targetColumn(8),targetColumn_D(8),clk4mhz,'0','0','1');
targetColumn_D(8) <= ((columnCount(8) AND N_PZ_309)
	OR (N_PZ_259 AND targetColumn(8)));

FDCPE_targetDetected: FDCPE port map (targetDetected,targetDetected_D,clk4mhz,'0','0','1');
targetDetected_D <= ((N_PZ_309)
	OR (targetDetected AND N_PZ_259));

FDCPE_targetLine0: FDCPE port map (targetLine(0),targetLine_D(0),clk4mhz,'0','0','1');
targetLine_D(0) <= ((lineCount(0) AND N_PZ_309)
	OR (N_PZ_259 AND targetLine(0)));

FDCPE_targetLine1: FDCPE port map (targetLine(1),targetLine_D(1),clk4mhz,'0','0','1');
targetLine_D(1) <= ((lineCount(1) AND N_PZ_309)
	OR (N_PZ_259 AND targetLine(1)));

FDCPE_targetLine2: FDCPE port map (targetLine(2),targetLine_D(2),clk4mhz,'0','0','1');
targetLine_D(2) <= ((lineCount(2) AND N_PZ_309)
	OR (N_PZ_259 AND targetLine(2)));

FDCPE_targetLine3: FDCPE port map (targetLine(3),targetLine_D(3),clk4mhz,'0','0','1');
targetLine_D(3) <= ((lineCount(3) AND N_PZ_309)
	OR (N_PZ_259 AND targetLine(3)));

FDCPE_targetLine4: FDCPE port map (targetLine(4),targetLine_D(4),clk4mhz,'0','0','1');
targetLine_D(4) <= ((lineCount(4) AND N_PZ_309)
	OR (N_PZ_259 AND targetLine(4)));

FDCPE_targetLine5: FDCPE port map (targetLine(5),targetLine_D(5),clk4mhz,'0','0','1');
targetLine_D(5) <= ((lineCount(5) AND N_PZ_309)
	OR (N_PZ_259 AND targetLine(5)));

FDCPE_targetLine6: FDCPE port map (targetLine(6),targetLine_D(6),clk4mhz,'0','0','1');
targetLine_D(6) <= ((lineCount(6) AND N_PZ_309)
	OR (N_PZ_259 AND targetLine(6)));

FDCPE_targetLine7: FDCPE port map (targetLine(7),targetLine_D(7),clk4mhz,'0','0','1');
targetLine_D(7) <= ((lineCount(7) AND N_PZ_309)
	OR (N_PZ_259 AND targetLine(7)));

FDCPE_targetLine8: FDCPE port map (targetLine(8),targetLine_D(8),clk4mhz,'0','0','1');
targetLine_D(8) <= ((lineCount(8) AND N_PZ_309)
	OR (N_PZ_259 AND targetLine(8)));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-5-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C64A-5-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 clk4mhz                          23 TIE                           
  2 TIE                              24 TDO                           
  3 TIE                              25 GND                           
  4 GND                              26 VCCIO-3.3                     
  5 TIE                              27 io<27>                        
  6 TIE                              28 TIE                           
  7 VCCIO-3.3                        29 io<29>                        
  8 TIE                              30 io<30>                        
  9 TDI                              31 io<31>                        
 10 TMS                              32 io<32>                        
 11 TCK                              33 io<33>                        
 12 TIE                              34 TIE                           
 13 TIE                              35 VCCAUX                        
 14 TIE                              36 TIE                           
 15 VCC                              37 gate_w                        
 16 TIE                              38 gate_b                        
 17 GND                              39 csync                         
 18 TIE                              40 TIE                           
 19 TIE                              41 TIE                           
 20 led<0>                           42 vsync                         
 21 TIE                              43 TIE                           
 22 TIE                              44 TIE                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-5-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : FLOAT
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : PULLUP
Default Voltage Standard for All Outputs    : LVCMOS33
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
