

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config22_s'
================================================================
* Date:           Mon Aug 12 13:56:10 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.431 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       20|       20| 55.560 ns | 55.560 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                            |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0_fu_285  |dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0  |       17|       17| 47.226 ns | 47.226 ns |    1|    1| function |
        |call_ret3_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_fu_325   |shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      332|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      0|     8922|    30834|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      123|     -|
|Register             |        0|      -|      823|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     9745|    31321|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        1|        7|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+-------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+-------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0_fu_285  |dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0  |        0|      0|  8409|  30450|    0|
    |call_ret3_shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_fu_325   |shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s         |        0|      0|   513|    384|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                                       |                                                                 |        0|      0|  8922|  30834|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_919_p2                 |     +    |      0|  0|  32|          32|           1|
    |add_ln323_fu_931_p2                 |     +    |      0|  0|  32|          32|           1|
    |add_ln326_fu_869_p2                 |     +    |      0|  0|  32|          32|           1|
    |add_ln328_fu_881_p2                 |     +    |      0|  0|  32|          32|           1|
    |and_ln289_3_fu_851_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln289_4_fu_857_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_845_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage0_iter20  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1256                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1325                   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op180           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_4_fu_799_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln289_5_fu_819_p2              |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_6_fu_839_p2              |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_fu_789_p2                |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln313_fu_863_p2                |   icmp   |      0|  0|  20|          32|           6|
    |icmp_ln317_fu_913_p2                |   icmp   |      0|  0|  20|          32|           3|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone         |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_937_p3              |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_887_p3              |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 332|         330|          34|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_storemerge_reg_274  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_4_load               |   9|          2|   32|         64|
    |pX_4                                     |   9|          2|   32|         64|
    |pY_4                                     |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n              |   9|          2|    1|          2|
    |sX_4                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 123|         27|  168|        368|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln289_4_reg_1169                     |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_274  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_274  |  32|   0|   32|          0|
    |icmp_ln313_reg_1173                      |   1|   0|    1|          0|
    |kernel_data_V_5_0_ret_reg_1044           |   8|   0|    8|          0|
    |kernel_data_V_5_10                       |   8|   0|    8|          0|
    |kernel_data_V_5_10_ret_reg_1079          |   8|   0|    8|          0|
    |kernel_data_V_5_11                       |   8|   0|    8|          0|
    |kernel_data_V_5_11_ret_reg_1084          |   8|   0|    8|          0|
    |kernel_data_V_5_12_ret_reg_1024          |   8|   0|    8|          0|
    |kernel_data_V_5_13_ret_reg_1019          |   8|   0|    8|          0|
    |kernel_data_V_5_14_ret_reg_1014          |   8|   0|    8|          0|
    |kernel_data_V_5_15_ret_reg_1009          |   8|   0|    8|          0|
    |kernel_data_V_5_16                       |   8|   0|    8|          0|
    |kernel_data_V_5_16_ret_reg_1089          |   8|   0|    8|          0|
    |kernel_data_V_5_17                       |   8|   0|    8|          0|
    |kernel_data_V_5_17_ret_reg_1094          |   8|   0|    8|          0|
    |kernel_data_V_5_18                       |   8|   0|    8|          0|
    |kernel_data_V_5_18_ret_reg_1099          |   8|   0|    8|          0|
    |kernel_data_V_5_19                       |   8|   0|    8|          0|
    |kernel_data_V_5_19_ret_reg_1104          |   8|   0|    8|          0|
    |kernel_data_V_5_1_ret_reg_1039           |   8|   0|    8|          0|
    |kernel_data_V_5_20                       |   8|   0|    8|          0|
    |kernel_data_V_5_20_ret_reg_1109          |   8|   0|    8|          0|
    |kernel_data_V_5_21                       |   8|   0|    8|          0|
    |kernel_data_V_5_21_ret_reg_1114          |   8|   0|    8|          0|
    |kernel_data_V_5_22                       |   8|   0|    8|          0|
    |kernel_data_V_5_22_ret_reg_1119          |   8|   0|    8|          0|
    |kernel_data_V_5_23                       |   8|   0|    8|          0|
    |kernel_data_V_5_23_ret_reg_1124          |   8|   0|    8|          0|
    |kernel_data_V_5_24_ret_reg_1004          |   8|   0|    8|          0|
    |kernel_data_V_5_25_ret_reg_999           |   8|   0|    8|          0|
    |kernel_data_V_5_26_ret_reg_994           |   8|   0|    8|          0|
    |kernel_data_V_5_27_ret_reg_989           |   8|   0|    8|          0|
    |kernel_data_V_5_28                       |   8|   0|    8|          0|
    |kernel_data_V_5_28_ret_reg_1129          |   8|   0|    8|          0|
    |kernel_data_V_5_29                       |   8|   0|    8|          0|
    |kernel_data_V_5_29_ret_reg_1134          |   8|   0|    8|          0|
    |kernel_data_V_5_2_ret_reg_1034           |   8|   0|    8|          0|
    |kernel_data_V_5_30                       |   8|   0|    8|          0|
    |kernel_data_V_5_30_ret_reg_1139          |   8|   0|    8|          0|
    |kernel_data_V_5_31                       |   8|   0|    8|          0|
    |kernel_data_V_5_31_ret_reg_1144          |   8|   0|    8|          0|
    |kernel_data_V_5_32                       |   8|   0|    8|          0|
    |kernel_data_V_5_32_ret_reg_1149          |   8|   0|    8|          0|
    |kernel_data_V_5_33                       |   8|   0|    8|          0|
    |kernel_data_V_5_33_ret_reg_1154          |   8|   0|    8|          0|
    |kernel_data_V_5_34                       |   8|   0|    8|          0|
    |kernel_data_V_5_34_ret_reg_1159          |   8|   0|    8|          0|
    |kernel_data_V_5_35                       |   8|   0|    8|          0|
    |kernel_data_V_5_35_ret_reg_1164          |   8|   0|    8|          0|
    |kernel_data_V_5_3_ret_reg_1029           |   8|   0|    8|          0|
    |kernel_data_V_5_4                        |   8|   0|    8|          0|
    |kernel_data_V_5_4_ret_reg_1049           |   8|   0|    8|          0|
    |kernel_data_V_5_5                        |   8|   0|    8|          0|
    |kernel_data_V_5_5_ret_reg_1054           |   8|   0|    8|          0|
    |kernel_data_V_5_6                        |   8|   0|    8|          0|
    |kernel_data_V_5_6_ret_reg_1059           |   8|   0|    8|          0|
    |kernel_data_V_5_7                        |   8|   0|    8|          0|
    |kernel_data_V_5_7_ret_reg_1064           |   8|   0|    8|          0|
    |kernel_data_V_5_8                        |   8|   0|    8|          0|
    |kernel_data_V_5_8_ret_reg_1069           |   8|   0|    8|          0|
    |kernel_data_V_5_9                        |   8|   0|    8|          0|
    |kernel_data_V_5_9_ret_reg_1074           |   8|   0|    8|          0|
    |pX_4                                     |  32|   0|   32|          0|
    |pY_4                                     |  32|   0|   32|          0|
    |sX_4                                     |  32|   0|   32|          0|
    |sY_4                                     |  32|   0|   32|          0|
    |tmp_data_0_V_reg_1185                    |   8|   0|    8|          0|
    |tmp_data_1_V_reg_1190                    |   8|   0|    8|          0|
    |tmp_data_2_V_reg_1195                    |   8|   0|    8|          0|
    |tmp_data_3_V_reg_1200                    |   8|   0|    8|          0|
    |tmp_data_4_V_reg_1205                    |   8|   0|    8|          0|
    |tmp_data_5_V_reg_1210                    |   8|   0|    8|          0|
    |tmp_data_6_V_reg_1215                    |   8|   0|    8|          0|
    |tmp_data_7_V_reg_1220                    |   8|   0|    8|          0|
    |and_ln289_4_reg_1169                     |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 823|  32|  760|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|res_stream_V_data_4_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|res_stream_V_data_5_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|res_stream_V_data_6_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|res_stream_V_data_7_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,8u>,config22> | return value |
|res_stream_V_data_0_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_4_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_5_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_6_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_7_V_din     | out |    8|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|in_elem_data_0_V_read         |  in |    8|   ap_none  |                          in_elem_data_0_V_read                         |    scalar    |
|in_elem_data_1_V_read         |  in |    8|   ap_none  |                          in_elem_data_1_V_read                         |    scalar    |
|in_elem_data_2_V_read         |  in |    8|   ap_none  |                          in_elem_data_2_V_read                         |    scalar    |
|in_elem_data_3_V_read         |  in |    8|   ap_none  |                          in_elem_data_3_V_read                         |    scalar    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

