#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffefe5b640 .scope module, "CNT4_TEST" "CNT4_TEST" 2 43;
 .timescale -9 -9;
P_0x7fffefe5b7c0 .param/l "CYCLE" 0 2 44, +C4<00000000000000000000000000010100>;
v0x7fffefe7c140_0 .var "CLK", 0 0;
v0x7fffefe7c230_0 .net "QA", 1 0, v0x7fffefe7b9c0_0;  1 drivers
v0x7fffefe7c2f0_0 .net "QS", 1 0, v0x7fffefe7bf40_0;  1 drivers
v0x7fffefe7c3f0_0 .var "nRES", 0 0;
S_0x7fffefe5b860 .scope module, "AR" "CNT4AR" 2 76, 2 26 0, S_0x7fffefe5b640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "nRES"
    .port_info 2 /OUTPUT 2 "Q"
v0x7fffefe5ba80_0 .net "CLK", 0 0, v0x7fffefe7c140_0;  1 drivers
v0x7fffefe7b9c0_0 .var "Q", 1 0;
v0x7fffefe7baa0_0 .net "nRES", 0 0, v0x7fffefe7c3f0_0;  1 drivers
E_0x7fffefe506e0/0 .event negedge, v0x7fffefe7baa0_0;
E_0x7fffefe506e0/1 .event posedge, v0x7fffefe5ba80_0;
E_0x7fffefe506e0 .event/or E_0x7fffefe506e0/0, E_0x7fffefe506e0/1;
S_0x7fffefe7bbf0 .scope module, "SR" "CNT4SR" 2 75, 2 11 0, S_0x7fffefe5b640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "nRES"
    .port_info 2 /OUTPUT 2 "Q"
v0x7fffefe7be50_0 .net "CLK", 0 0, v0x7fffefe7c140_0;  alias, 1 drivers
v0x7fffefe7bf40_0 .var "Q", 1 0;
v0x7fffefe7c000_0 .net "nRES", 0 0, v0x7fffefe7c3f0_0;  alias, 1 drivers
E_0x7fffefe51d00 .event posedge, v0x7fffefe5ba80_0;
    .scope S_0x7fffefe7bbf0;
T_0 ;
    %wait E_0x7fffefe51d00;
    %load/vec4 v0x7fffefe7c000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffefe7bf40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffefe7bf40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fffefe7bf40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffefe5b860;
T_1 ;
    %wait E_0x7fffefe506e0;
    %load/vec4 v0x7fffefe7baa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffefe7b9c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffefe7b9c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fffefe7b9c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffefe5b640;
T_2 ;
    %vpi_call 2 50 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 52 "$monitor", "%4t CLK:%b nRES:%b QS:%b QA:%b", $time, v0x7fffefe7c140_0, v0x7fffefe7c3f0_0, v0x7fffefe7c2f0_0, v0x7fffefe7c230_0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffefe7c140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffefe7c3f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffefe7c3f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffefe7c3f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffefe7c3f0_0, 0, 1;
    %delay 5, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffefe7c3f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffefe7c3f0_0, 0, 1;
    %delay 60, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffefe5b640;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0x7fffefe7c140_0;
    %inv;
    %assign/vec4 v0x7fffefe7c140_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/mnt/c/Users/kouki/Documents/Projects/verilog_test/exam6/ex1/cnt4srar_and_test.v";
