

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n3_1_L_n3_2'
================================================================
* Date:           Tue Jan 20 09:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.935 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       68|       68|  0.816 us|  0.816 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n3_1_L_n3_2  |       66|       66|         4|          1|          1|    64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    233|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     17|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     155|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     155|    313|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+---+----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+-----------------+---------+----+---+----+-----+
    |mul_5s_5s_5_1_1_U8  |mul_5s_5s_5_1_1  |        0|   0|  0|  17|    0|
    +--------------------+-----------------+---------+----+---+----+-----+
    |Total               |                 |        0|   0|  0|  17|    0|
    +--------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_328_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln109_fu_359_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln128_1_fu_467_p2  |         +|   0|  0|  14|           9|           9|
    |add_ln128_2_fu_476_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln128_3_fu_530_p2  |         +|   0|  0|  11|          11|          11|
    |add_ln128_4_fu_482_p2  |         +|   0|  0|   9|           9|           9|
    |add_ln128_5_fu_405_p2  |         +|   0|  0|  13|           4|           4|
    |add_ln128_6_fu_491_p2  |         +|   0|  0|  13|           5|           5|
    |add_ln128_7_fu_500_p2  |         +|   0|  0|   9|           9|           9|
    |add_ln128_8_fu_539_p2  |         +|   0|  0|  11|          11|          11|
    |add_ln128_fu_462_p2    |         +|   0|  0|  13|          10|          10|
    |m27_fu_549_p2          |         +|   0|  0|  23|          16|          16|
    |m37_fu_423_p2          |         +|   0|  0|  14|           9|           9|
    |m40_fu_436_p2          |         +|   0|  0|  14|           9|           9|
    |m47_fu_453_p2          |         +|   0|  0|  15|           8|           8|
    |icmp_ln108_fu_322_p2   |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln109_fu_337_p2   |      icmp|   0|  0|  13|           4|           5|
    |select_ln22_fu_343_p3  |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 233|         144|         138|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_n3_1_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten21_load  |   9|          2|    7|         14|
    |i_n3_1_fu_110                           |   9|          2|    4|          8|
    |indvar_flatten21_fu_114                 |   9|          2|    7|         14|
    |m27_2_fu_106                            |   9|          2|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   40|         80|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_i4277_phi_fu_90                 |   8|   0|    8|          0|
    |add_i4863_phi_fu_98                 |   9|   0|    9|          0|
    |add_i5025_phi_fu_102                |   9|   0|    9|          0|
    |add_ln128_2_reg_719                 |  10|   0|   10|          0|
    |add_ln128_5_reg_709                 |   4|   0|    4|          0|
    |add_ln128_7_reg_724                 |   9|   0|    9|          0|
    |add_ln128_reg_714                   |  10|   0|   10|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |i_n3_1_fu_110                       |   4|   0|    4|          0|
    |icmp_ln108_reg_648                  |   1|   0|    1|          0|
    |icmp_ln108_reg_648_pp0_iter1_reg    |   1|   0|    1|          0|
    |in_data_10_load_reg_689             |   8|   0|    8|          0|
    |in_scalar_load_2_cast_cast_reg_638  |   8|   0|    8|          0|
    |indvar_flatten21_fu_114             |   7|   0|    7|          0|
    |m27_2_fu_106                        |  16|   0|   16|          0|
    |m39_reg_679                         |   8|   0|    8|          0|
    |m43_cast70_cast_reg_643             |  10|   0|   10|          0|
    |m46_reg_699                         |   5|   0|    5|          0|
    |mul_i4971_cast_cast_reg_633         |   9|   0|    9|          0|
    |phi_ln127_fu_94                     |   3|   0|    3|          0|
    |sext_ln108_1_cast_reg_628           |   5|   0|    5|          0|
    |zext_ln109_reg_652                  |   4|   0|   64|         60|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 155|   0|  215|         60|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n3_1_L_n3_2|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n3_1_L_n3_2|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n3_1_L_n3_2|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n3_1_L_n3_2|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n3_1_L_n3_2|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n3_1_L_n3_2|  return value|
|m27_1_reload                       |   in|   16|     ap_none|                   m27_1_reload|        scalar|
|in_data_0_address0                 |  out|    4|   ap_memory|                      in_data_0|         array|
|in_data_0_ce0                      |  out|    1|   ap_memory|                      in_data_0|         array|
|in_data_0_q0                       |   in|    8|   ap_memory|                      in_data_0|         array|
|in_data_6_address0                 |  out|    4|   ap_memory|                      in_data_6|         array|
|in_data_6_ce0                      |  out|    1|   ap_memory|                      in_data_6|         array|
|in_data_6_q0                       |   in|    8|   ap_memory|                      in_data_6|         array|
|in_data_10_address0                |  out|    4|   ap_memory|                     in_data_10|         array|
|in_data_10_ce0                     |  out|    1|   ap_memory|                     in_data_10|         array|
|in_data_10_q0                      |   in|    8|   ap_memory|                     in_data_10|         array|
|in_data_2_address0                 |  out|    4|   ap_memory|                      in_data_2|         array|
|in_data_2_ce0                      |  out|    1|   ap_memory|                      in_data_2|         array|
|in_data_2_q0                       |   in|    8|   ap_memory|                      in_data_2|         array|
|in_data_14_address0                |  out|    4|   ap_memory|                     in_data_14|         array|
|in_data_14_ce0                     |  out|    1|   ap_memory|                     in_data_14|         array|
|in_data_14_q0                      |   in|    8|   ap_memory|                     in_data_14|         array|
|in_scalar_load_2_cast              |   in|    4|     ap_none|          in_scalar_load_2_cast|        scalar|
|in_data_8_address0                 |  out|    4|   ap_memory|                      in_data_8|         array|
|in_data_8_ce0                      |  out|    1|   ap_memory|                      in_data_8|         array|
|in_data_8_q0                       |   in|    8|   ap_memory|                      in_data_8|         array|
|in_data_4_address0                 |  out|    4|   ap_memory|                      in_data_4|         array|
|in_data_4_ce0                      |  out|    1|   ap_memory|                      in_data_4|         array|
|in_data_4_q0                       |   in|    8|   ap_memory|                      in_data_4|         array|
|m43_cast70                         |   in|    5|     ap_none|                     m43_cast70|        scalar|
|mul_i4971_cast                     |   in|    8|     ap_none|                 mul_i4971_cast|        scalar|
|sext_ln108_1                       |   in|    4|     ap_none|                   sext_ln108_1|        scalar|
|m27_2_out                          |  out|   16|      ap_vld|                      m27_2_out|       pointer|
|m27_2_out_ap_vld                   |  out|    1|      ap_vld|                      m27_2_out|       pointer|
|add_i5025_phi_out                  |  out|    9|      ap_vld|              add_i5025_phi_out|       pointer|
|add_i5025_phi_out_ap_vld           |  out|    1|      ap_vld|              add_i5025_phi_out|       pointer|
|add_i4863_phi_out                  |  out|    9|      ap_vld|              add_i4863_phi_out|       pointer|
|add_i4863_phi_out_ap_vld           |  out|    1|      ap_vld|              add_i4863_phi_out|       pointer|
|phi_ln127_out                      |  out|    3|      ap_vld|                  phi_ln127_out|       pointer|
|phi_ln127_out_ap_vld               |  out|    1|      ap_vld|                  phi_ln127_out|       pointer|
|conv3_i_i4798204_phi_out           |  out|    9|      ap_vld|       conv3_i_i4798204_phi_out|       pointer|
|conv3_i_i4798204_phi_out_ap_vld    |  out|    1|      ap_vld|       conv3_i_i4798204_phi_out|       pointer|
|add_i4277_phi_out                  |  out|    8|      ap_vld|              add_i4277_phi_out|       pointer|
|add_i4277_phi_out_ap_vld           |  out|    1|      ap_vld|              add_i4277_phi_out|       pointer|
|conv3_i12_i4097189_phi_out         |  out|    3|      ap_vld|     conv3_i12_i4097189_phi_out|       pointer|
|conv3_i12_i4097189_phi_out_ap_vld  |  out|    1|      ap_vld|     conv3_i12_i4097189_phi_out|       pointer|
+-----------------------------------+-----+-----+------------+-------------------------------+--------------+

