{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731624637327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731624637327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 17:50:37 2024 " "Processing started: Thu Nov 14 17:50:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731624637327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624637327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pianissimo -c Pianissimo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pianissimo -c Pianissimo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624637327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731624641952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731624641952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.v 4 4 " "Found 4 design units, including 4 entities, in source file timecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 timeCounter " "Found entity 1: timeCounter" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624648654 ""} { "Info" "ISGN_ENTITY_NAME" "2 upLoopCounter_29b " "Found entity 2: upLoopCounter_29b" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624648654 ""} { "Info" "ISGN_ENTITY_NAME" "3 downCounter_9b " "Found entity 3: downCounter_9b" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624648654 ""} { "Info" "ISGN_ENTITY_NAME" "4 upLoopCounterVariableBits " "Found entity 4: upLoopCounterVariableBits" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624648654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624648654 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(89) " "Verilog HDL Expression warning at StateHandlers.v(89): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648935 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(90) " "Verilog HDL Expression warning at StateHandlers.v(90): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(91) " "Verilog HDL Expression warning at StateHandlers.v(91): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(92) " "Verilog HDL Expression warning at StateHandlers.v(92): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(93) " "Verilog HDL Expression warning at StateHandlers.v(93): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(94) " "Verilog HDL Expression warning at StateHandlers.v(94): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(95) " "Verilog HDL Expression warning at StateHandlers.v(95): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(96) " "Verilog HDL Expression warning at StateHandlers.v(96): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(138) " "Verilog HDL Expression warning at StateHandlers.v(138): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(139) " "Verilog HDL Expression warning at StateHandlers.v(139): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 139 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(140) " "Verilog HDL Expression warning at StateHandlers.v(140): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(141) " "Verilog HDL Expression warning at StateHandlers.v(141): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 141 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(142) " "Verilog HDL Expression warning at StateHandlers.v(142): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(143) " "Verilog HDL Expression warning at StateHandlers.v(143): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(144) " "Verilog HDL Expression warning at StateHandlers.v(144): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 144 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(145) " "Verilog HDL Expression warning at StateHandlers.v(145): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 145 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "doneDrawing DONEDRAWING StateHandlers.v(16) " "Verilog HDL Declaration information at StateHandlers.v(16): object \"doneDrawing\" differs only in case from object \"DONEDRAWING\" in the same scope" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731624648951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statehandlers.v 2 2 " "Found 2 design units, including 2 entities, in source file statehandlers.v" { { "Info" "ISGN_ENTITY_NAME" "1 startScreenHandler " "Found entity 1: startScreenHandler" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624649060 ""} { "Info" "ISGN_ENTITY_NAME" "2 mainStateHandler " "Found entity 2: mainStateHandler" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624649060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624649060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen.v 1 1 " "Found 1 design units, including 1 entities, in source file startscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartScreen " "Found entity 1: StartScreen" {  } { { "StartScreen.v" "" { Text "W:/Pianissimo/StartScreen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624649326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624649326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianorom.v 1 1 " "Found 1 design units, including 1 entities, in source file pianorom.v" { { "Info" "ISGN_ENTITY_NAME" "1 PianoROM " "Found entity 1: PianoROM" {  } { { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624649638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624649638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianissimofinalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file pianissimofinalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 PianissimoFinalProject " "Found entity 1: PianissimoFinalProject" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624649998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624649998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notestorage.v 1 1 " "Found 1 design units, including 1 entities, in source file notestorage.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteStorage " "Found entity 1: NoteStorage" {  } { { "NoteStorage.v" "" { Text "W:/Pianissimo/NoteStorage.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624650310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624650310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawtoscreen.v 2 2 " "Found 2 design units, including 2 entities, in source file drawtoscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawToScreen " "Found entity 1: drawToScreen" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624650732 ""} { "Info" "ISGN_ENTITY_NAME" "2 resetScreen " "Found entity 2: resetScreen" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624650732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624650732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Pianissimo/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624651060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624651060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/Pianissimo/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624651388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624651388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/Pianissimo/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624651700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624651700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624652029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624652029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_controller/PS2_Controller.v" "" { Text "W:/Pianissimo/PS2_controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624652357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624652357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2_controller/Altera_UP_PS2_Data_In.v" "" { Text "W:/Pianissimo/PS2_controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624652700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624652700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2_controller/Altera_UP_PS2_Command_Out.v" "" { Text "W:/Pianissimo/PS2_controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624653060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624653060 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MasterFSM.v(12) " "Verilog HDL information at MasterFSM.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731624653325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsms/masterfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsms/masterfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterFSM " "Found entity 1: MasterFSM" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624653419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624653419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PianissimoFinalProject " "Elaborating entity \"PianissimoFinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdAddress PianissimoFinalProject.v(133) " "Verilog HDL or VHDL warning at PianissimoFinalProject.v(133): object \"rdAddress\" assigned a value but never read" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "masterResetAddress PianissimoFinalProject.v(135) " "Verilog HDL warning at PianissimoFinalProject.v(135): object masterResetAddress used but never assigned" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 135 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plotWriteEnable PianissimoFinalProject.v(181) " "Verilog HDL Always Construct warning at PianissimoFinalProject.v(181): inferring latch(es) for variable \"plotWriteEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour PianissimoFinalProject.v(181) " "Verilog HDL Always Construct warning at PianissimoFinalProject.v(181): inferring latch(es) for variable \"colour\", which holds its previous value in one or more paths through the always construct" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "screenX PianissimoFinalProject.v(181) " "Verilog HDL Always Construct warning at PianissimoFinalProject.v(181): inferring latch(es) for variable \"screenX\", which holds its previous value in one or more paths through the always construct" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "screenY PianissimoFinalProject.v(181) " "Verilog HDL Always Construct warning at PianissimoFinalProject.v(181): inferring latch(es) for variable \"screenY\", which holds its previous value in one or more paths through the always construct" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "masterResetAddress 0 PianissimoFinalProject.v(135) " "Net \"masterResetAddress\" at PianissimoFinalProject.v(135) has no driver or initial value, using a default initial value '0'" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 135 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[0\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenY\[0\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[1\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenY\[1\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[2\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenY\[2\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[3\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenY\[3\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[4\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenY\[4\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[5\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenY\[5\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[6\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenY\[6\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[7\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenY\[7\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[0\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenX\[0\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[1\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenX\[1\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[2\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenX\[2\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[3\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenX\[3\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[4\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenX\[4\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657387 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[5\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenX\[5\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[6\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenX\[6\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[7\] PianissimoFinalProject.v(181) " "Inferred latch for \"screenX\[7\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[0\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[0\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[1\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[1\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[2\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[2\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[3\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[3\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[4\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[4\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[5\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[5\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[6\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[6\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[7\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[7\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[8\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[8\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[9\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[9\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[10\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[10\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[11\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[11\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[12\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[12\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[13\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[13\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[14\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[14\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[15\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[15\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[16\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[16\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[17\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[17\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[18\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[18\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[19\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[19\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[20\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[20\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[21\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[21\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[22\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[22\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[23\] PianissimoFinalProject.v(181) " "Inferred latch for \"colour\[23\]\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plotWriteEnable PianissimoFinalProject.v(181) " "Inferred latch for \"plotWriteEnable\" at PianissimoFinalProject.v(181)" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624657403 "|PianissimoFinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:ps2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:ps2\"" {  } { { "PianissimoFinalProject.v" "ps2" { Text "W:/Pianissimo/PianissimoFinalProject.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624657684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_controller/PS2_Controller.v" "PS2_Data_In" { Text "W:/Pianissimo/PS2_controller/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624657825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_controller/PS2_Controller.v" "PS2_Command_Out" { Text "W:/Pianissimo/PS2_controller/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624657950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "PianissimoFinalProject.v" "VGA" { Text "W:/Pianissimo/PianissimoFinalProject.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624659950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624660075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624660434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624660465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./images/StartScreen.mif " "Parameter \"init_file\" = \"./images/StartScreen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624660465 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731624660465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fnn1 " "Found entity 1: altsyncram_fnn1" {  } { { "db/altsyncram_fnn1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_fnn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624660856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624660856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fnn1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated " "Elaborating entity \"altsyncram_fnn1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624660965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "W:/Pianissimo/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624661559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624661559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_fnn1.tdf" "decode2" { Text "W:/Pianissimo/db/altsyncram_fnn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624661668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "W:/Pianissimo/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624662137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624662137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_fnn1.tdf" "rden_decode_b" { Text "W:/Pianissimo/db/altsyncram_fnn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624662262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "W:/Pianissimo/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624663230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624663230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|mux_5hb:mux3 " "Elaborating entity \"mux_5hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|mux_5hb:mux3\"" {  } { { "db/altsyncram_fnn1.tdf" "mux3" { Text "W:/Pianissimo/db/altsyncram_fnn1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624663340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624667542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/Pianissimo/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624667855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Pianissimo/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624667886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624667886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624667886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624667886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624667886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624667886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624667886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624667886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624667886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624667886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624667886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624667886 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/Pianissimo/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731624667886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/Pianissimo/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624668620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624668620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624668745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/Pianissimo/vga_adapter/vga_adapter.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624668995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawToScreen drawToScreen:drawScanner " "Elaborating entity \"drawToScreen\" for hierarchy \"drawToScreen:drawScanner\"" {  } { { "PianissimoFinalProject.v" "drawScanner" { Text "W:/Pianissimo/PianissimoFinalProject.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624669245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DrawToScreen.v(18) " "Verilog HDL assignment warning at DrawToScreen.v(18): truncated value with size 32 to match size of target (8)" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731624669261 "|PianissimoFinalProject|drawToScreen:drawScanner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DrawToScreen.v(21) " "Verilog HDL assignment warning at DrawToScreen.v(21): truncated value with size 32 to match size of target (8)" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731624669261 "|PianissimoFinalProject|drawToScreen:drawScanner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DrawToScreen.v(26) " "Verilog HDL assignment warning at DrawToScreen.v(26): truncated value with size 32 to match size of target (15)" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731624669261 "|PianissimoFinalProject|drawToScreen:drawScanner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetScreen resetScreen:screenReseter " "Elaborating entity \"resetScreen\" for hierarchy \"resetScreen:screenReseter\"" {  } { { "PianissimoFinalProject.v" "screenReseter" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624669542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DrawToScreen.v(60) " "Verilog HDL assignment warning at DrawToScreen.v(60): truncated value with size 32 to match size of target (13)" {  } { { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731624669558 "|PianissimoFinalProject|resetScreen:screenReseter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PianoROM resetScreen:screenReseter\|PianoROM:pianoImage " "Elaborating entity \"PianoROM\" for hierarchy \"resetScreen:screenReseter\|PianoROM:pianoImage\"" {  } { { "DrawToScreen.v" "pianoImage" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624669777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\"" {  } { { "PianoROM.v" "altsyncram_component" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624669917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\"" {  } { { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624669964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component " "Instantiated megafunction \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./images/Piano.mif " "Parameter \"init_file\" = \"./images/Piano.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4480 " "Parameter \"numwords_a\" = \"4480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624669964 ""}  } { { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731624669964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7g1 " "Found entity 1: altsyncram_m7g1" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624670370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624670370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7g1 resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated " "Elaborating entity \"altsyncram_m7g1\" for hierarchy \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624670495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasterFSM MasterFSM:masterFSM " "Elaborating entity \"MasterFSM\" for hierarchy \"MasterFSM:masterFSM\"" {  } { { "PianissimoFinalProject.v" "masterFSM" { Text "W:/Pianissimo/PianissimoFinalProject.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624672839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startScreenHandler startScreenHandler:startScreenController " "Elaborating entity \"startScreenHandler\" for hierarchy \"startScreenHandler:startScreenController\"" {  } { { "PianissimoFinalProject.v" "startScreenController" { Text "W:/Pianissimo/PianissimoFinalProject.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624673104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StartScreen startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController " "Elaborating entity \"StartScreen\" for hierarchy \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\"" {  } { { "StateHandlers.v" "startScreenMemoryController" { Text "W:/Pianissimo/StateHandlers.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624673339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\"" {  } { { "StartScreen.v" "altsyncram_component" { Text "W:/Pianissimo/StartScreen.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624674089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\"" {  } { { "StartScreen.v" "" { Text "W:/Pianissimo/StartScreen.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624674120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component " "Instantiated megafunction \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./images/StartScreen.mif " "Parameter \"init_file\" = \"./images/StartScreen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624674120 ""}  } { { "StartScreen.v" "" { Text "W:/Pianissimo/StartScreen.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731624674120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtg1 " "Found entity 1: altsyncram_rtg1" {  } { { "db/altsyncram_rtg1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_rtg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624674542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624674542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtg1 startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\|altsyncram_rtg1:auto_generated " "Elaborating entity \"altsyncram_rtg1\" for hierarchy \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\|altsyncram_rtg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624674667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainStateHandler mainStateHandler:mainStateController " "Elaborating entity \"mainStateHandler\" for hierarchy \"mainStateHandler:mainStateController\"" {  } { { "PianissimoFinalProject.v" "mainStateController" { Text "W:/Pianissimo/PianissimoFinalProject.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "91 62 StateHandlers.v(102) " "Verilog HDL assignment warning at StateHandlers.v(102): truncated value with size 91 to match size of target (62)" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 StateHandlers.v(103) " "Verilog HDL assignment warning at StateHandlers.v(103): truncated value with size 32 to match size of target (7)" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 StateHandlers.v(117) " "Verilog HDL assignment warning at StateHandlers.v(117): truncated value with size 32 to match size of target (8)" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(138) " "Verilog HDL Case Statement warning at StateHandlers.v(138): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 138 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(139) " "Verilog HDL Case Statement warning at StateHandlers.v(139): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 139 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(140) " "Verilog HDL Case Statement warning at StateHandlers.v(140): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 140 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(141) " "Verilog HDL Case Statement warning at StateHandlers.v(141): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(142) " "Verilog HDL Case Statement warning at StateHandlers.v(142): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 142 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(143) " "Verilog HDL Case Statement warning at StateHandlers.v(143): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 143 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(144) " "Verilog HDL Case Statement warning at StateHandlers.v(144): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 144 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(145) " "Verilog HDL Case Statement warning at StateHandlers.v(145): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 145 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 StateHandlers.v(149) " "Verilog HDL assignment warning at StateHandlers.v(149): truncated value with size 32 to match size of target (9)" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 StateHandlers.v(150) " "Verilog HDL assignment warning at StateHandlers.v(150): truncated value with size 32 to match size of target (8)" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 StateHandlers.v(154) " "Verilog HDL assignment warning at StateHandlers.v(154): truncated value with size 32 to match size of target (7)" {  } { { "StateHandlers.v" "" { Text "W:/Pianissimo/StateHandlers.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731624679791 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteStorage mainStateHandler:mainStateController\|NoteStorage:noteRamStorage " "Elaborating entity \"NoteStorage\" for hierarchy \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\"" {  } { { "StateHandlers.v" "noteRamStorage" { Text "W:/Pianissimo/StateHandlers.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624680025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\"" {  } { { "NoteStorage.v" "altsyncram_component" { Text "W:/Pianissimo/NoteStorage.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624680166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\"" {  } { { "NoteStorage.v" "" { Text "W:/Pianissimo/NoteStorage.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624680197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100 " "Parameter \"numwords_a\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 100 " "Parameter \"numwords_b\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 62 " "Parameter \"width_a\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 62 " "Parameter \"width_b\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731624680197 ""}  } { { "NoteStorage.v" "" { Text "W:/Pianissimo/NoteStorage.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731624680197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kot1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kot1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kot1 " "Found entity 1: altsyncram_kot1" {  } { { "db/altsyncram_kot1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_kot1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731624681853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624681853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kot1 mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated " "Elaborating entity \"altsyncram_kot1\" for hierarchy \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624681963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeCounter mainStateHandler:mainStateController\|timeCounter:timecounter " "Elaborating entity \"timeCounter\" for hierarchy \"mainStateHandler:mainStateController\|timeCounter:timecounter\"" {  } { { "StateHandlers.v" "timecounter" { Text "W:/Pianissimo/StateHandlers.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624682182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upLoopCounter_29b mainStateHandler:mainStateController\|timeCounter:timecounter\|upLoopCounter_29b:clockCount " "Elaborating entity \"upLoopCounter_29b\" for hierarchy \"mainStateHandler:mainStateController\|timeCounter:timecounter\|upLoopCounter_29b:clockCount\"" {  } { { "TimeCounter.v" "clockCount" { Text "W:/Pianissimo/TimeCounter.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624682260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 TimeCounter.v(30) " "Verilog HDL assignment warning at TimeCounter.v(30): truncated value with size 32 to match size of target (29)" {  } { { "TimeCounter.v" "" { Text "W:/Pianissimo/TimeCounter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731624682291 "|PianissimoFinalProject|mainStateHandler:mainStateController|timeCounter:timecounter|upLoopCounter_29b:clockCount"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[16\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[17\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[18\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[19\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[20\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[21\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[22\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[23\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[8\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[9\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[10\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[11\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[12\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[13\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[14\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[15\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[0\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[1\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[2\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[3\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[4\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[5\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[6\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[7\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "W:/Pianissimo/db/altsyncram_m7g1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PianoROM.v" "" { Text "W:/Pianissimo/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "W:/Pianissimo/DrawToScreen.v" 54 0 0 } } { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731624686931 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731624686931 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731624686931 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731624691993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[7\] " "Latch screenX\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[5\] " "Latch screenX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[6\] " "Latch screenX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[6\] " "Latch screenY\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[5\] " "Latch screenY\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[4\] " "Latch screenY\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[3\] " "Latch screenY\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[16\] " "Latch colour\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[0\] " "Latch screenX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[1\] " "Latch screenX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[2\] " "Latch screenX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[3\] " "Latch screenX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenX\[4\] " "Latch screenX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[17\] " "Latch colour\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[18\] " "Latch colour\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[19\] " "Latch colour\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[20\] " "Latch colour\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[21\] " "Latch colour\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[22\] " "Latch colour\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[23\] " "Latch colour\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[8\] " "Latch colour\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[9\] " "Latch colour\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[10\] " "Latch colour\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[11\] " "Latch colour\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692368 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[12\] " "Latch colour\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[13\] " "Latch colour\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[14\] " "Latch colour\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[15\] " "Latch colour\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[0\] " "Latch colour\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[1\] " "Latch colour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[2\] " "Latch colour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[3\] " "Latch colour\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[4\] " "Latch colour\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[5\] " "Latch colour\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[6\] " "Latch colour\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[7\] " "Latch colour\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[0\] " "Latch screenY\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[1\] " "Latch screenY\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "screenY\[2\] " "Latch screenY\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MasterFSM:masterFSM\|currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM\|currentState\[1\]" {  } { { "FSMs/MasterFSM.v" "" { Text "W:/Pianissimo/FSMs/MasterFSM.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731624692384 ""}  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 181 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731624692384 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "PianissimoFinalProject.v" "" { Text "W:/Pianissimo/PianissimoFinalProject.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731624692493 "|PianissimoFinalProject|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731624692493 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731624692915 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731624696571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/Pianissimo/output_files/Pianissimo.map.smsg " "Generated suppressed messages file W:/Pianissimo/output_files/Pianissimo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624698336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731624704039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731624704039 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1731624704679 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/Pianissimo/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1731624704679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "916 " "Implemented 916 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731624706554 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731624706554 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1731624706554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "666 " "Implemented 666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731624706554 ""} { "Info" "ICUT_CUT_TM_RAMS" "206 " "Implemented 206 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731624706554 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1731624706554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731624706554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731624706913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 17:51:46 2024 " "Processing ended: Thu Nov 14 17:51:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731624706913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731624706913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731624706913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731624706913 ""}
