<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_ADD_3</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">m_axis:s_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>APB_S</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="APB_S"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSLVERR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pslverr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_paddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENABLE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_penable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWRITE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pwrite</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PRDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_prdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pwdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_psel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>APB_S</spirit:name>
      <spirit:addressBlock>
        <spirit:name>apb</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AXI_ADD_3</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3c4f0257</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AXI_ADD_3</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3c4f0257</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d46f923d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>EN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata_early</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata_input</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_paddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_psel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_penable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pwrite</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pwdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_prdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pslverr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>data_width</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.data_width">24</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/AXI_ADD_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3c4f0257</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/AXI_ADD_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_ADD_3_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d46f923d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI_ADD_3_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>data_width</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.data_width">24</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_ADD_3_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_ADD_3_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-05-25T22:46:13Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f01e28_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5694d56b_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306d44f6_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b85a223_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731f8500_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303bf533_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb206aa_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b188df6_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64fcf45a_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@768baaf5_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278372ae_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2870c6_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f65a125_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4977097a_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351d9ecc_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddb4bba_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a608d7f_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2b8d5d_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da09270_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25af0f03_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fd3dd5_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ceeeb92_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e67b7e7_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0aa5c4_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25839221_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20081815_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0e47c2_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2217af3_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5981d679_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164f4b48_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5741d7eb_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491e5178_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740f428d_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e60f60_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e832a93_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb67ac1_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c01408_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2fbdcb_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4951566_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d214560_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad4c5f0_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328765fc_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73436cac_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d447ae_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd82802_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af363fe_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe0200a_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff416a7_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce8c69a_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32971f96_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50da28ec_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f692bf8_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1caf8d74_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@499a9600_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8719a7_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3406b6_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2835a926_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc7f097_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd510a0_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca2bfda_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762cef27_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d76da96_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6cd486_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144ead39_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8070fb_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d66df92_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6190852e_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742beeaa_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55de0669_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201a8bc_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0ec3f6_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea08f70_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c06102a_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aeff7c6_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe09409_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6866cce1_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d856b95_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9eed72c_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0522ee_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1c0c0a_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c7bd1b_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb766eb_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a08be9b_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1804e83e_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b18103e_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1212814f_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f72012b_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cccf18d_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422bd307_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0b3d88_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597d6f8a_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e665da4_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c72658_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48635981_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672c32a1_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b9a575_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f07700_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@398801f5_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a00f7b4_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522a3fb6_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@803131_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb755a_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f809ce_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527b0efb_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467297be_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233ec5ed_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6aa58e_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6824ecab_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6062e46b_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5c1191_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e96f07d_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6a5752_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372bd3af_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f1ea83_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174e210e_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162bf9e5_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34900a69_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624edd5d_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16bdd8e7_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd59e89_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad9c6c0_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636a7572_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9f14ae_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea167b4_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787af3aa_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165f7bef_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="cfea1dd7"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="258308a9"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="50dcde70"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="afa31335"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="eb265912"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="318e8638"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
