#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 29 16:31:40 2018
# Process ID: 15428
# Current directory: D:/verilog/lab6/basic3_2/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/verilog/lab6/basic3_2/project_2/project_2.runs/synth_1/top.vds
# Journal file: D:/verilog/lab6/basic3_2/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 355.602 ; gain = 99.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/verilog/lab6/MOUSE/mouse_demo/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divisor' [D:/verilog/lab6/MOUSE/mouse_demo/clock_divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divisor' (1#1) [D:/verilog/lab6/MOUSE/mouse_demo/clock_divisor.v:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen' [D:/verilog/lab6/MOUSE/mouse_demo/pixel_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen' (2#1) [D:/verilog/lab6/MOUSE/mouse_demo/pixel_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'segment_display' [D:/verilog/lab6/MOUSE/mouse_demo/SegmentDisplay.v:1]
INFO: [Synth 8-6155] done synthesizing module 'segment_display' (3#1) [D:/verilog/lab6/MOUSE/mouse_demo/SegmentDisplay.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/verilog/lab6/MOUSE/mouse_demo/vga.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (4#1) [D:/verilog/lab6/MOUSE/mouse_demo/vga.v:6]
INFO: [Synth 8-6157] synthesizing module 'mouse' [D:/verilog/lab6/MOUSE/mouse_demo/Mouse.v:1]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [D:/verilog/lab6/MOUSE/mouse_demo/MouseCtl.vhd:208]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'D:/verilog/lab6/MOUSE/mouse_demo/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [D:/verilog/lab6/MOUSE/mouse_demo/MouseCtl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [D:/verilog/lab6/MOUSE/mouse_demo/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (5#1) [D:/verilog/lab6/MOUSE/mouse_demo/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [D:/verilog/lab6/MOUSE/mouse_demo/MouseCtl.vhd:451]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [D:/verilog/lab6/MOUSE/mouse_demo/MouseCtl.vhd:457]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [D:/verilog/lab6/MOUSE/mouse_demo/MouseCtl.vhd:515]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [D:/verilog/lab6/MOUSE/mouse_demo/MouseCtl.vhd:521]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (6#1) [D:/verilog/lab6/MOUSE/mouse_demo/MouseCtl.vhd:208]
WARNING: [Synth 8-689] width (10) of port connection 'xpos' does not match port width (12) of module 'MouseCtl' [D:/verilog/lab6/MOUSE/mouse_demo/Mouse.v:28]
WARNING: [Synth 8-689] width (10) of port connection 'ypos' does not match port width (12) of module 'MouseCtl' [D:/verilog/lab6/MOUSE/mouse_demo/Mouse.v:29]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [D:/verilog/lab6/MOUSE/mouse_demo/MouseDisplay.vhd:129]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [D:/verilog/lab6/MOUSE/mouse_demo/MouseDisplay.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (7#1) [D:/verilog/lab6/MOUSE/mouse_demo/MouseDisplay.vhd:129]
WARNING: [Synth 8-689] width (10) of port connection 'xpos' does not match port width (12) of module 'MouseDisplay' [D:/verilog/lab6/MOUSE/mouse_demo/Mouse.v:46]
WARNING: [Synth 8-689] width (10) of port connection 'ypos' does not match port width (12) of module 'MouseDisplay' [D:/verilog/lab6/MOUSE/mouse_demo/Mouse.v:47]
WARNING: [Synth 8-689] width (10) of port connection 'hcount' does not match port width (12) of module 'MouseDisplay' [D:/verilog/lab6/MOUSE/mouse_demo/Mouse.v:48]
WARNING: [Synth 8-689] width (10) of port connection 'vcount' does not match port width (12) of module 'MouseDisplay' [D:/verilog/lab6/MOUSE/mouse_demo/Mouse.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mouse' (8#1) [D:/verilog/lab6/MOUSE/mouse_demo/Mouse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [D:/verilog/lab6/MOUSE/mouse_demo/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 412.047 ; gain = 155.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 412.047 ; gain = 155.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 412.047 ; gain = 155.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/verilog/lab6/MOUSE/mouse_demo/Basys3_Master.xdc]
Finished Parsing XDC File [D:/verilog/lab6/MOUSE/mouse_demo/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog/lab6/MOUSE/mouse_demo/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 754.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 754.461 ; gain = 497.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 754.461 ; gain = 497.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 754.461 ; gain = 497.926
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'AN_reg' in module 'segment_display'
INFO: [Synth 8-5546] ROM "line_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'green_out_reg[3:0]' into 'red_out_reg[3:0]' [D:/verilog/lab6/MOUSE/mouse_demo/MouseDisplay.vhd:238]
INFO: [Synth 8-4471] merging register 'blue_out_reg[3:0]' into 'red_out_reg[3:0]' [D:/verilog/lab6/MOUSE/mouse_demo/MouseDisplay.vhd:239]
WARNING: [Synth 8-6014] Unused sequential element green_out_reg was removed.  [D:/verilog/lab6/MOUSE/mouse_demo/MouseDisplay.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element blue_out_reg was removed.  [D:/verilog/lab6/MOUSE/mouse_demo/MouseDisplay.vhd:239]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 754.461 ; gain = 497.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     12 Bit        Muxes := 10    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pixel_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 3     
Module segment_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module MouseDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "line_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MC1/zpos_reg was removed.  [D:/verilog/lab6/MOUSE/mouse_demo/MouseCtl.vhd:1007]
WARNING: [Synth 8-3936] Found unconnected internal register 'MC1/xpos_reg' and it is trimmed from '12' to '10' bits. [D:/verilog/lab6/MOUSE/mouse_demo/MouseCtl.vhd:427]
WARNING: [Synth 8-3936] Found unconnected internal register 'MC1/ypos_reg' and it is trimmed from '12' to '10' bits. [D:/verilog/lab6/MOUSE/mouse_demo/MouseCtl.vhd:430]
INFO: [Synth 8-5545] ROM "MC1/periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "MC1/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/y_max_reg[0]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/y_max_reg[1]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/y_max_reg[2]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/y_max_reg[3]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/y_max_reg[4]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/y_max_reg[5]' (FDSE) to 'mouse_ctrl_inst/MC1/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/y_max_reg[6]' (FDSE) to 'mouse_ctrl_inst/MC1/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/y_max_reg[7]' (FDSE) to 'mouse_ctrl_inst/MC1/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/y_max_reg[8]' (FDSE) to 'mouse_ctrl_inst/MC1/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/y_max_reg[9]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/y_max_reg[10]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/y_max_reg[11]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/x_max_reg[0]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/x_max_reg[1]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/x_max_reg[2]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/x_max_reg[3]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/x_max_reg[4]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/x_max_reg[5]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/x_max_reg[6]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/x_max_reg[7]' (FDSE) to 'mouse_ctrl_inst/MC1/x_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/x_max_reg[8]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MC1/x_max_reg[10]' (FDRE) to 'mouse_ctrl_inst/MC1/x_max_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mouse_ctrl_inst/MC1/x_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line48/AN_reg[3] )
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MD1/red_out_reg[0]' (FDSE) to 'mouse_ctrl_inst/MD1/red_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MD1/red_out_reg[1]' (FDSE) to 'mouse_ctrl_inst/MD1/red_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'mouse_ctrl_inst/MD1/red_out_reg[2]' (FDSE) to 'mouse_ctrl_inst/MD1/red_out_reg[3]'
WARNING: [Synth 8-3332] Sequential element (nolabel_line48/AN_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mouse_ctrl_inst/MC1/middle_down_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mouse_ctrl_inst/MC1/middle_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mouse_ctrl_inst/MC1/new_event_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mouse_ctrl_inst/MC1/x_max_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mouse_ctrl_inst/MC1/x_max_reg[9]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 754.461 ; gain = 497.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+-----------------+---------------+----------------+
|Module Name  | RTL Object      | Depth x Width | Implemented As | 
+-------------+-----------------+---------------+----------------+
|MouseDisplay | mouserom[0]     | 256x2         | LUT            | 
|mouse        | MD1/mouserom[0] | 256x2         | LUT            | 
+-------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 754.461 ; gain = 497.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 802.234 ; gain = 545.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 803.250 ; gain = 546.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to mouse_ctrl_inst/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 803.250 ; gain = 546.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 803.250 ; gain = 546.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 803.250 ; gain = 546.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 803.250 ; gain = 546.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 803.250 ; gain = 546.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 803.250 ; gain = 546.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    53|
|3     |LUT1   |    21|
|4     |LUT2   |   114|
|5     |LUT3   |   107|
|6     |LUT4   |    91|
|7     |LUT5   |   113|
|8     |LUT6   |   120|
|9     |FDRE   |   312|
|10    |FDSE   |     2|
|11    |IBUF   |     2|
|12    |IOBUF  |     2|
|13    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+----------------+------+
|      |Instance                |Module          |Cells |
+------+------------------------+----------------+------+
|1     |top                     |                |   963|
|2     |  clk_wiz_0_inst        |clock_divisor   |    24|
|3     |  mouse_ctrl_inst       |mouse           |   777|
|4     |    MC1                 |MouseCtl        |   755|
|5     |      Inst_Ps2Interface |Ps2Interface    |   268|
|6     |    MD1                 |MouseDisplay    |    22|
|7     |  nolabel_line48        |segment_display |    15|
|8     |  vga_inst              |vga_controller  |   116|
+------+------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 803.250 ; gain = 546.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:02 . Memory (MB): peak = 803.250 ; gain = 204.301
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 803.250 ; gain = 546.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 803.250 ; gain = 559.727
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/verilog/lab6/basic3_2/project_2/project_2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 803.250 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 29 16:33:17 2018...
