<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)</text>
<text>Date: Tue Mar 24 13:32:00 2020
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPF300TS</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>IND</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>top</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>36676</cell>
 <cell>299544</cell>
 <cell>12.24</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>28019</cell>
 <cell>299544</cell>
 <cell>9.35</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>1536</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>117</cell>
 <cell>512</cell>
 <cell>22.85</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>71</cell>
 <cell>512</cell>
 <cell>13.87</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>23</cell>
 <cell>256</cell>
 <cell>8.98</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>107</cell>
 <cell>2772</cell>
 <cell>3.86</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>60</cell>
 <cell>952</cell>
 <cell>6.30</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>2</cell>
 <cell>924</cell>
 <cell>0.22</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>9</cell>
 <cell>48</cell>
 <cell>18.75</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>2</cell>
 <cell>8</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>1</cell>
 <cell>8</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>BANKCTRL</cell>
 <cell>1</cell>
 <cell>7</cell>
 <cell>14.29</cell>
</row>
<row>
 <cell>CRN_INT</cell>
 <cell>1</cell>
 <cell>24</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>UJTAG</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>INIT</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>16</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>ICB_CLKINT</cell>
 <cell>3</cell>
 <cell>72</cell>
 <cell>4.17</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>33160</cell>
 <cell>24503</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>1284</cell>
 <cell>1284</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>2160</cell>
 <cell>2160</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>72</cell>
 <cell>72</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>36676</cell>
 <cell>28019</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>5</cell>
 <cell>2</cell>
</row>
<row>
 <cell>6</cell>
 <cell>7</cell>
</row>
<row>
 <cell>7</cell>
 <cell>23</cell>
</row>
<row>
 <cell>8</cell>
 <cell>55</cell>
</row>
<row>
 <cell>9</cell>
 <cell>59</cell>
</row>
<row>
 <cell>10</cell>
 <cell>25</cell>
</row>
<row>
 <cell>11</cell>
 <cell>12</cell>
</row>
<row>
 <cell>12</cell>
 <cell>5</cell>
</row>
<row>
 <cell>13</cell>
 <cell>10</cell>
</row>
<row>
 <cell>14</cell>
 <cell>15</cell>
</row>
<row>
 <cell>15</cell>
 <cell>5</cell>
</row>
<row>
 <cell>16</cell>
 <cell>2</cell>
</row>
<row>
 <cell>17</cell>
 <cell>5</cell>
</row>
<row>
 <cell>19</cell>
 <cell>2</cell>
</row>
<row>
 <cell>20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>21</cell>
 <cell>3</cell>
</row>
<row>
 <cell>23</cell>
 <cell>1</cell>
</row>
<row>
 <cell>26</cell>
 <cell>4</cell>
</row>
<row>
 <cell>27</cell>
 <cell>1</cell>
</row>
<row>
 <cell>28</cell>
 <cell>2</cell>
</row>
<row>
 <cell>29</cell>
 <cell>2</cell>
</row>
<row>
 <cell>30</cell>
 <cell>2</cell>
</row>
<row>
 <cell>31</cell>
 <cell>1</cell>
</row>
<row>
 <cell>32</cell>
 <cell>5</cell>
</row>
<row>
 <cell>33</cell>
 <cell>7</cell>
</row>
<row>
 <cell>49</cell>
 <cell>1</cell>
</row>
<row>
 <cell>64</cell>
 <cell>1</cell>
</row>
<row>
 <cell>65</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>259</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>468</cell>
</row>
<row>
 <cell>5</cell>
 <cell>419</cell>
</row>
<row>
 <cell>22</cell>
 <cell>3</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>890</cell>
</row>
</table>
<section><name>Detailed Math Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>1</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>4</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>40</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>50</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>10</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>11</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Bidirectional I/O Pairs</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>15123</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CCC_0_0_OUT0_FABCLK_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>9850</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DDR3_0_0_SYS_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DDR3_0_0/CCC_0/clkint_4/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>4875</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DDR3_0_0/reset_n_int_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>3894</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DDR3_0_0/MSC_i_0/MSC_i_1/MSC_net_1041</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1_RNIL29/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2933</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AXI4_Interconnect_0/AXI4_Interconnect_0/sysReset_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2618</cell>
 <cell>INT_NET</cell>
 <cell>Net   : un1_FABRIC_RESET_N_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>311</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREJTAGDebug_0_0_TGT_TCK_0_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>18</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>794</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/reset_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/reset</cell>
</row>
<row>
 <cell>619</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/N_28297_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q</cell>
</row>
<row>
 <cell>318</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reset_syn_0_0.reset_syn_0_0.dff_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reset_syn_0_0/reset_syn_0_0/dff_1</cell>
</row>
<row>
 <cell>307</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]</cell>
</row>
<row>
 <cell>307</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]</cell>
</row>
<row>
 <cell>307</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]</cell>
</row>
<row>
 <cell>307</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]</cell>
</row>
<row>
 <cell>307</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]</cell>
</row>
<row>
 <cell>254</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing_auto_out_a_bits_address[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[39]</cell>
</row>
<row>
 <cell>244</cell>
 <cell>INT_NET</cell>
 <cell>Net   : APB3_0_APBmslave0_PADDR[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREAHBTOAPB3_0_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[3]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>794</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/reset_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/reset</cell>
</row>
<row>
 <cell>619</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/N_28297_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q</cell>
</row>
<row>
 <cell>318</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reset_syn_0_0.reset_syn_0_0.dff_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reset_syn_0_0/reset_syn_0_0/dff_1</cell>
</row>
<row>
 <cell>307</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]</cell>
</row>
<row>
 <cell>307</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]</cell>
</row>
<row>
 <cell>307</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]</cell>
</row>
<row>
 <cell>307</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]</cell>
</row>
<row>
 <cell>307</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]</cell>
</row>
<row>
 <cell>254</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing_auto_out_a_bits_address[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[39]</cell>
</row>
<row>
 <cell>244</cell>
 <cell>INT_NET</cell>
 <cell>Net   : APB3_0_APBmslave0_PADDR[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREAHBTOAPB3_0_0/COREAHBTOAPB3_0_0/U_ApbAddrData/haddrReg[3]</cell>
</row>
</table>
</doc>
