vec : 512b
ALUs : 16x32

iverilog -o testbench.vvp  testbench.v picorv32.v rvv.v rvv_alu_wrapper.v rvv_alu.v
chmod -x testbench.vvp
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o firmware/start.o firmware/start.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -O3 -ftree-vectorize --std=c99 -Werror -Wall -Wextra -Wshadow -Wundef -Wpointer-arith -Wcast-qual -Wcast-align -Wwrite-strings -Wredundant-decls -Wstrict-prototypes -Wmissing-prototypes -pedantic  -ffreestanding -nostdlib -o firmware/irq.o firmware/irq.c
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -O3 -ftree-vectorize --std=c99 -Werror -Wall -Wextra -Wshadow -Wundef -Wpointer-arith -Wcast-qual -Wcast-align -Wwrite-strings -Wredundant-decls -Wstrict-prototypes -Wmissing-prototypes -pedantic  -ffreestanding -nostdlib -o firmware/print.o firmware/print.c
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -O3 -ftree-vectorize --std=c99 -Werror -Wall -Wextra -Wshadow -Wundef -Wpointer-arith -Wcast-qual -Wcast-align -Wwrite-strings -Wredundant-decls -Wstrict-prototypes -Wmissing-prototypes -pedantic  -ffreestanding -nostdlib -o firmware/hello.o firmware/hello.c
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -O3 -ftree-vectorize --std=c99 -Werror -Wall -Wextra -Wshadow -Wundef -Wpointer-arith -Wcast-qual -Wcast-align -Wwrite-strings -Wredundant-decls -Wstrict-prototypes -Wmissing-prototypes -pedantic  -ffreestanding -nostdlib -o firmware/sieve.o firmware/sieve.c
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -O3 -ftree-vectorize --std=c99 -Werror -Wall -Wextra -Wshadow -Wundef -Wpointer-arith -Wcast-qual -Wcast-align -Wwrite-strings -Wredundant-decls -Wstrict-prototypes -Wmissing-prototypes -pedantic  -ffreestanding -nostdlib -o firmware/multest.o firmware/multest.c
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -O3 -ftree-vectorize --std=c99 -Werror -Wall -Wextra -Wshadow -Wundef -Wpointer-arith -Wcast-qual -Wcast-align -Wwrite-strings -Wredundant-decls -Wstrict-prototypes -Wmissing-prototypes -pedantic  -ffreestanding -nostdlib -o firmware/stats.o firmware/stats.c
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -O3 -ftree-vectorize --std=c99 -Werror -Wall -Wextra -Wshadow -Wundef -Wpointer-arith -Wcast-qual -Wcast-align -Wwrite-strings -Wredundant-decls -Wstrict-prototypes -Wmissing-prototypes -pedantic  -ffreestanding -nostdlib -o firmware/rvv.o firmware/rvv.c
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -O3 -ftree-vectorize --std=c99 -Werror -Wall -Wextra -Wshadow -Wundef -Wpointer-arith -Wcast-qual -Wcast-align -Wwrite-strings -Wredundant-decls -Wstrict-prototypes -Wmissing-prototypes -pedantic  -ffreestanding -nostdlib -o firmware/rvv_fractal.o firmware/rvv_fractal.c
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/add.o -DTEST_FUNC_NAME=add \
	-DTEST_FUNC_TXT='"add"' -DTEST_FUNC_RET=add_ret tests/add.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/addi.o -DTEST_FUNC_NAME=addi \
	-DTEST_FUNC_TXT='"addi"' -DTEST_FUNC_RET=addi_ret tests/addi.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/and.o -DTEST_FUNC_NAME=and \
	-DTEST_FUNC_TXT='"and"' -DTEST_FUNC_RET=and_ret tests/and.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/andi.o -DTEST_FUNC_NAME=andi \
	-DTEST_FUNC_TXT='"andi"' -DTEST_FUNC_RET=andi_ret tests/andi.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/auipc.o -DTEST_FUNC_NAME=auipc \
	-DTEST_FUNC_TXT='"auipc"' -DTEST_FUNC_RET=auipc_ret tests/auipc.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/beq.o -DTEST_FUNC_NAME=beq \
	-DTEST_FUNC_TXT='"beq"' -DTEST_FUNC_RET=beq_ret tests/beq.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/bge.o -DTEST_FUNC_NAME=bge \
	-DTEST_FUNC_TXT='"bge"' -DTEST_FUNC_RET=bge_ret tests/bge.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/bgeu.o -DTEST_FUNC_NAME=bgeu \
	-DTEST_FUNC_TXT='"bgeu"' -DTEST_FUNC_RET=bgeu_ret tests/bgeu.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/blt.o -DTEST_FUNC_NAME=blt \
	-DTEST_FUNC_TXT='"blt"' -DTEST_FUNC_RET=blt_ret tests/blt.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/bltu.o -DTEST_FUNC_NAME=bltu \
	-DTEST_FUNC_TXT='"bltu"' -DTEST_FUNC_RET=bltu_ret tests/bltu.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/bne.o -DTEST_FUNC_NAME=bne \
	-DTEST_FUNC_TXT='"bne"' -DTEST_FUNC_RET=bne_ret tests/bne.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/div.o -DTEST_FUNC_NAME=div \
	-DTEST_FUNC_TXT='"div"' -DTEST_FUNC_RET=div_ret tests/div.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/divu.o -DTEST_FUNC_NAME=divu \
	-DTEST_FUNC_TXT='"divu"' -DTEST_FUNC_RET=divu_ret tests/divu.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/j.o -DTEST_FUNC_NAME=j \
	-DTEST_FUNC_TXT='"j"' -DTEST_FUNC_RET=j_ret tests/j.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/jal.o -DTEST_FUNC_NAME=jal \
	-DTEST_FUNC_TXT='"jal"' -DTEST_FUNC_RET=jal_ret tests/jal.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/jalr.o -DTEST_FUNC_NAME=jalr \
	-DTEST_FUNC_TXT='"jalr"' -DTEST_FUNC_RET=jalr_ret tests/jalr.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/lb.o -DTEST_FUNC_NAME=lb \
	-DTEST_FUNC_TXT='"lb"' -DTEST_FUNC_RET=lb_ret tests/lb.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/lbu.o -DTEST_FUNC_NAME=lbu \
	-DTEST_FUNC_TXT='"lbu"' -DTEST_FUNC_RET=lbu_ret tests/lbu.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/lh.o -DTEST_FUNC_NAME=lh \
	-DTEST_FUNC_TXT='"lh"' -DTEST_FUNC_RET=lh_ret tests/lh.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/lhu.o -DTEST_FUNC_NAME=lhu \
	-DTEST_FUNC_TXT='"lhu"' -DTEST_FUNC_RET=lhu_ret tests/lhu.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/lui.o -DTEST_FUNC_NAME=lui \
	-DTEST_FUNC_TXT='"lui"' -DTEST_FUNC_RET=lui_ret tests/lui.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/lw.o -DTEST_FUNC_NAME=lw \
	-DTEST_FUNC_TXT='"lw"' -DTEST_FUNC_RET=lw_ret tests/lw.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/mul.o -DTEST_FUNC_NAME=mul \
	-DTEST_FUNC_TXT='"mul"' -DTEST_FUNC_RET=mul_ret tests/mul.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/mulh.o -DTEST_FUNC_NAME=mulh \
	-DTEST_FUNC_TXT='"mulh"' -DTEST_FUNC_RET=mulh_ret tests/mulh.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/mulhsu.o -DTEST_FUNC_NAME=mulhsu \
	-DTEST_FUNC_TXT='"mulhsu"' -DTEST_FUNC_RET=mulhsu_ret tests/mulhsu.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/mulhu.o -DTEST_FUNC_NAME=mulhu \
	-DTEST_FUNC_TXT='"mulhu"' -DTEST_FUNC_RET=mulhu_ret tests/mulhu.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/or.o -DTEST_FUNC_NAME=or \
	-DTEST_FUNC_TXT='"or"' -DTEST_FUNC_RET=or_ret tests/or.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/ori.o -DTEST_FUNC_NAME=ori \
	-DTEST_FUNC_TXT='"ori"' -DTEST_FUNC_RET=ori_ret tests/ori.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/rem.o -DTEST_FUNC_NAME=rem \
	-DTEST_FUNC_TXT='"rem"' -DTEST_FUNC_RET=rem_ret tests/rem.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/remu.o -DTEST_FUNC_NAME=remu \
	-DTEST_FUNC_TXT='"remu"' -DTEST_FUNC_RET=remu_ret tests/remu.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/sb.o -DTEST_FUNC_NAME=sb \
	-DTEST_FUNC_TXT='"sb"' -DTEST_FUNC_RET=sb_ret tests/sb.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/sh.o -DTEST_FUNC_NAME=sh \
	-DTEST_FUNC_TXT='"sh"' -DTEST_FUNC_RET=sh_ret tests/sh.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/simple.o -DTEST_FUNC_NAME=simple \
	-DTEST_FUNC_TXT='"simple"' -DTEST_FUNC_RET=simple_ret tests/simple.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/sll.o -DTEST_FUNC_NAME=sll \
	-DTEST_FUNC_TXT='"sll"' -DTEST_FUNC_RET=sll_ret tests/sll.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/slli.o -DTEST_FUNC_NAME=slli \
	-DTEST_FUNC_TXT='"slli"' -DTEST_FUNC_RET=slli_ret tests/slli.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/slt.o -DTEST_FUNC_NAME=slt \
	-DTEST_FUNC_TXT='"slt"' -DTEST_FUNC_RET=slt_ret tests/slt.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/slti.o -DTEST_FUNC_NAME=slti \
	-DTEST_FUNC_TXT='"slti"' -DTEST_FUNC_RET=slti_ret tests/slti.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/sra.o -DTEST_FUNC_NAME=sra \
	-DTEST_FUNC_TXT='"sra"' -DTEST_FUNC_RET=sra_ret tests/sra.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/srai.o -DTEST_FUNC_NAME=srai \
	-DTEST_FUNC_TXT='"srai"' -DTEST_FUNC_RET=srai_ret tests/srai.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/srl.o -DTEST_FUNC_NAME=srl \
	-DTEST_FUNC_TXT='"srl"' -DTEST_FUNC_RET=srl_ret tests/srl.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/srli.o -DTEST_FUNC_NAME=srli \
	-DTEST_FUNC_TXT='"srli"' -DTEST_FUNC_RET=srli_ret tests/srli.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/sub.o -DTEST_FUNC_NAME=sub \
	-DTEST_FUNC_TXT='"sub"' -DTEST_FUNC_RET=sub_ret tests/sub.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/sw.o -DTEST_FUNC_NAME=sw \
	-DTEST_FUNC_TXT='"sw"' -DTEST_FUNC_RET=sw_ret tests/sw.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/xor.o -DTEST_FUNC_NAME=xor \
	-DTEST_FUNC_TXT='"xor"' -DTEST_FUNC_RET=xor_ret tests/xor.S
~/rvv32/bin/riscv32-unknown-elf-gcc -c -mabi=ilp32 -march=rv32imv -o tests/xori.o -DTEST_FUNC_NAME=xori \
	-DTEST_FUNC_TXT='"xori"' -DTEST_FUNC_RET=xori_ret tests/xori.S
~/rvv32/bin/riscv32-unknown-elf-gcc -O3 -mabi=ilp32 -march=rv32imv -ffreestanding -nostdlib -o firmware/firmware.elf \
	-Wl,--build-id=none,-Bstatic,-T,firmware/sections.lds,-Map,firmware/firmware.map,--strip-debug \
 		firmware/start.o firmware/irq.o firmware/print.o firmware/hello.o firmware/sieve.o firmware/multest.o firmware/stats.o firmware/rvv.o firmware/rvv_fractal.o tests/add.o tests/addi.o tests/and.o tests/andi.o tests/auipc.o tests/beq.o tests/bge.o tests/bgeu.o tests/blt.o tests/bltu.o tests/bne.o tests/div.o tests/divu.o tests/j.o tests/jal.o tests/jalr.o tests/lb.o tests/lbu.o tests/lh.o tests/lhu.o tests/lui.o tests/lw.o tests/mul.o tests/mulh.o tests/mulhsu.o tests/mulhu.o tests/or.o tests/ori.o tests/rem.o tests/remu.o tests/sb.o tests/sh.o tests/simple.o tests/sll.o tests/slli.o tests/slt.o tests/slti.o tests/sra.o tests/srai.o tests/srl.o tests/srli.o tests/sub.o tests/sw.o tests/xor.o tests/xori.o -lgcc
chmod -x firmware/firmware.elf
~/rvv32/bin/riscv32-unknown-elf-objcopy -O binary firmware/firmware.elf firmware/firmware.bin
chmod -x firmware/firmware.bin
python3 firmware/makehex.py firmware/firmware.bin 32768 > firmware/firmware.hex
vvp -N testbench.vvp
computation took : 5525099 cycles
P2
64 64
128
3 3 3 4 4 4 4 5 5 5 6 6 6 7 7 7 8 8 9 9 10 11 11 12 13 13 14 15 14 14 13 13 13 12 12 12 12 11 11 11 11 11 10 10 10 10 10 10 9 9 9 9 9 9 9 9 9 8 8 8 7 6 5 5
3 3 3 4 4 4 4 5 5 5 6 6 6 7 7 7 8 8 9 10 10 11 11 12 13 14 14 15 15 15 14 14 13 13 13 12 12 12 12 11 11 11 11 11 10 10 10 10 10 10 10 9 9 9 9 9 9 9 8 7 7 6 5 5
3 3 3 4 4 4 4 5 5 5 6 6 6 7 7 8 8 9 9 10 10 11 12 12 13 14 15 16 16 16 15 15 14 14 13 13 13 12 12 12 12 11 11 11 11 11 10 10 10 10 10 10 10 9 9 9 9 9 8 7 7 6 5 5
3 3 3 4 4 4 4 5 5 5 6 6 6 7 7 8 8 9 9 10 10 11 12 12 13 14 15 16 17 17 16 16 15 14 14 14 13 13 13 12 12 12 12 11 11 11 11 11 11 10 10 10 10 10 10 10 9 9 8 7 6 6 5 5
3 3 3 4 4 4 4 5 5 5 6 6 6 7 7 8 8 9 9 10 11 11 12 13 13 14 15 16 17 18 17 17 16 15 15 14 14 14 13 13 13 12 12 12 12 11 11 11 11 11 11 10 10 10 10 10 10 9 8 7 6 6 5 5
3 3 3 4 4 4 4 5 5 5 6 6 6 7 7 8 8 9 9 10 11 11 12 13 14 15 15 16 17 19 19 18 17 16 16 15 15 14 14 14 13 13 13 12 12 12 12 12 11 11 11 11 11 10 10 10 10 9 8 7 6 6 5 5
3 3 3 4 4 4 5 5 5 5 6 6 7 7 7 8 8 9 10 10 11 11 12 13 14 15 16 17 18 19 20 19 18 17 17 16 15 15 15 14 14 14 13 13 13 12 12 12 12 12 11 11 11 11 11 11 10 8 8 7 6 6 5 5
3 3 4 4 4 4 5 5 5 5 6 6 7 7 7 8 8 9 10 10 11 12 12 13 14 15 16 17 18 19 21 21 20 19 18 17 16 16 15 15 14 14 14 13 13 13 13 12 12 12 12 12 11 11 11 11 9 8 7 7 6 6 5 5
3 3 4 4 4 4 5 5 5 6 6 6 7 7 8 8 9 9 10 10 11 12 13 13 14 15 16 17 19 20 21 22 21 20 19 18 17 17 16 16 15 15 14 14 14 13 13 13 13 12 12 12 12 12 11 11 9 8 7 7 6 5 5 5
3 3 4 4 4 4 5 5 5 6 6 6 7 7 8 8 9 9 10 11 11 12 13 14 15 16 17 18 19 20 22 23 24 22 20 19 18 18 17 16 16 15 15 15 14 14 14 13 13 13 13 12 12 12 12 10 9 8 7 7 6 5 5 5
3 3 4 4 4 4 5 5 5 6 6 6 7 7 8 8 9 9 10 11 11 12 13 14 15 16 17 18 20 21 22 24 25 24 22 21 19 19 18 17 17 16 16 15 15 15 14 14 14 13 13 13 13 12 12 10 9 8 7 6 6 5 5 5
3 3 4 4 4 4 5 5 5 6 6 6 7 7 8 8 9 9 10 11 12 12 13 14 15 16 18 19 20 21 23 24 26 27 24 22 21 20 19 18 18 17 16 16 16 15 15 14 14 14 14 13 13 13 11 10 9 8 7 6 6 5 5 4
3 3 4 4 4 4 5 5 5 6 6 6 7 7 8 8 9 10 10 11 12 13 14 15 16 17 18 19 21 22 24 25 27 28 26 24 22 21 20 19 18 18 17 17 16 16 15 15 15 14 14 14 14 13 11 9 8 8 7 6 6 5 5 4
3 3 4 4 4 4 5 5 5 6 6 7 7 7 8 9 9 10 10 11 12 13 14 15 16 17 18 20 21 23 24 26 28 29 30 26 24 22 21 20 19 19 18 17 17 16 16 16 15 15 15 14 14 12 11 9 8 7 7 6 6 5 5 4
3 3 4 4 4 4 5 5 5 6 6 7 7 8 8 9 9 10 11 11 12 13 14 15 16 18 19 20 22 24 25 27 29 30 32 29 26 24 23 21 20 20 19 18 18 17 17 16 16 16 15 15 14 12 10 9 8 7 7 6 6 5 5 4
3 3 4 4 4 4 5 5 5 6 6 7 7 8 8 9 9 10 11 12 12 13 14 16 17 18 19 21 23 24 26 28 30 32 34 35 29 26 24 23 22 21 20 19 19 18 17 17 17 16 16 15 13 11 10 9 8 7 7 6 6 5 5 4
3 3 4 4 4 5 5 5 6 6 6 7 7 8 8 9 9 10 11 12 13 14 15 16 17 19 20 22 23 25 27 29 31 33 35 37 32 28 26 24 23 22 21 20 19 19 18 18 17 17 16 16 13 11 10 9 8 7 7 6 5 5 5 4
3 3 4 4 4 5 5 5 6 6 6 7 7 8 8 9 10 10 11 12 13 14 15 16 18 19 21 22 24 26 28 30 33 35 37 39 41 31 28 26 24 23 22 21 20 20 19 18 18 17 17 15 12 11 10 9 8 7 6 6 5 5 5 4
3 4 4 4 4 5 5 5 6 6 6 7 7 8 8 9 10 10 11 12 13 14 15 17 18 20 21 23 25 27 30 32 34 36 39 41 43 34 30 27 26 24 23 22 21 20 20 19 19 18 18 14 12 10 9 8 8 7 6 6 5 5 5 4
3 4 4 4 4 5 5 5 6 6 6 7 7 8 9 9 10 11 11 12 13 15 16 17 19 20 22 24 26 29 31 34 36 39 41 43 45 40 32 29 27 26 24 23 22 21 21 20 19 19 16 13 11 10 9 8 7 7 6 6 5 5 5 4
3 4 4 4 4 5 5 5 6 6 7 7 8 8 9 9 10 11 12 13 14 15 16 18 19 21 23 25 28 30 33 36 38 41 43 46 48 49 36 31 29 27 25 24 23 22 21 21 20 19 15 13 11 10 9 8 7 7 6 6 5 5 5 4
3 4 4 4 4 5 5 5 6 6 7 7 8 8 9 9 10 11 12 13 14 15 17 18 20 22 24 27 29 32 35 38 41 44 46 49 51 52 40 34 31 29 27 25 24 23 22 22 21 18 14 12 11 10 9 8 7 7 6 6 5 5 4 4
3 4 4 4 4 5 5 5 6 6 7 7 8 8 9 10 10 11 12 13 14 16 17 19 21 23 25 28 31 35 38 41 45 48 50 52 54 56 57 37 33 30 28 27 25 24 23 22 22 16 14 12 11 10 9 8 7 7 6 6 5 5 4 4
3 4 4 4 4 5 5 5 6 6 7 7 8 8 9 10 11 11 12 14 15 16 18 20 22 24 27 30 34 38 42 46 50 53 55 57 59 60 61 40 35 32 30 28 27 25 24 23 20 15 13 12 10 9 8 8 7 7 6 6 5 5 4 4
3 4 4 4 4 5 5 6 6 6 7 7 8 8 9 10 11 12 13 14 15 17 18 20 23 26 29 33 37 42 48 54 58 61 63 64 64 65 65 44 37 34 31 29 28 26 25 24 18 15 13 11 10 9 8 8 7 6 6 5 5 5 4 4
3 4 4 4 5 5 5 6 6 6 7 7 8 9 9 10 11 12 13 14 16 17 19 21 24 27 31 37 44 255 255 255 255 255 255 255 73 71 70 49 40 36 33 31 29 28 26 21 16 14 12 11 10 9 8 8 7 6 6 5 5 5 4 4
3 4 4 4 5 5 5 6 6 6 7 7 8 9 9 10 11 12 13 15 16 18 20 23 26 30 36 255 255 255 255 255 255 255 255 255 255 82 77 75 42 38 35 32 30 29 27 19 16 14 12 11 10 9 8 7 7 6 6 5 5 5 4 4
3 4 4 4 5 5 5 6 6 7 7 8 8 9 10 10 11 12 14 15 17 19 21 24 28 34 255 255 255 255 255 255 255 255 255 255 255 255 255 82 45 40 36 34 32 30 22 17 15 13 12 11 10 9 8 7 7 6 6 5 5 5 4 4
3 4 4 4 5 5 5 6 6 7 7 8 8 9 10 11 12 13 14 15 17 19 22 26 32 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 48 42 38 35 33 31 20 17 14 13 11 10 9 9 8 7 7 6 6 5 5 5 4 4
3 4 4 4 5 5 5 6 6 7 7 8 8 9 10 11 12 13 14 16 18 21 24 29 62 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 51 44 40 37 34 23 18 16 14 12 11 10 9 8 8 7 7 6 6 5 5 5 4 4
4 4 4 4 5 5 5 6 6 7 7 8 9 9 10 11 12 13 15 17 19 22 26 53 61 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 54 46 41 38 36 21 17 15 13 12 11 10 9 8 8 7 7 6 6 5 5 4 4 4
4 4 4 4 5 5 5 6 6 7 7 8 9 9 10 11 12 14 15 17 20 24 46 51 60 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 56 48 43 40 24 19 17 15 13 12 11 10 9 8 8 7 6 6 6 5 5 4 4 4
4 4 4 4 5 5 6 6 6 7 7 8 9 10 10 11 13 14 16 18 21 27 45 50 58 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 58 50 45 27 21 18 16 14 13 11 10 10 9 8 7 7 6 6 6 5 5 4 4 4
4 4 4 4 5 5 6 6 6 7 8 8 9 10 11 12 13 15 17 19 24 40 43 48 56 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 60 51 46 24 20 17 15 14 12 11 10 9 9 8 7 7 6 6 5 5 5 4 4 4
4 4 4 4 5 5 6 6 7 7 8 8 9 10 11 12 13 15 17 21 36 38 41 46 54 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 61 53 26 22 19 17 15 13 12 11 10 9 9 8 7 7 6 6 5 5 5 4 4 4
4 4 4 5 5 5 6 6 7 7 8 8 9 10 11 12 14 16 18 23 34 37 40 44 51 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 62 29 24 21 18 16 14 13 12 11 10 9 8 8 7 7 6 6 5 5 5 4 4 4
4 4 4 5 5 5 6 6 7 7 8 9 9 10 11 13 14 17 20 31 33 35 38 42 48 255 255 255 255 255 255 255 255 255 255 255 255 255 255 255 32 26 22 19 17 15 14 13 12 11 10 9 8 8 7 7 6 6 5 5 5 4 4 4
4 4 4 5 5 5 6 6 7 7 8 9 10 11 12 13 15 17 22 30 32 34 36 40 45 82 255 255 255 255 255 255 255 255 255 255 255 255 255 34 28 24 21 19 17 15 14 12 11 10 10 9 8 8 7 7 6 6 5 5 5 4 4 4
4 4 4 5 5 5 6 6 7 7 8 9 10 11 12 14 16 19 27 29 30 32 35 38 42 75 77 82 255 255 255 255 255 255 255 255 255 255 36 30 26 23 20 18 16 15 13 12 11 10 9 9 8 7 7 6 6 6 5 5 5 4 4 4
4 4 4 5 5 5 6 6 7 8 8 9 10 11 12 14 16 21 26 28 29 31 33 36 40 49 70 71 73 255 255 255 255 255 255 255 44 37 31 27 24 21 19 17 16 14 13 12 11 10 9 9 8 7 7 6 6 6 5 5 5 4 4 4
4 4 4 5 5 5 6 6 7 8 8 9 10 11 13 15 18 24 25 26 28 29 31 34 37 44 65 65 64 64 63 61 58 54 48 42 37 33 29 26 23 20 18 17 15 14 13 12 11 10 9 8 8 7 7 6 6 6 5 5 4 4 4 4
4 4 4 5 5 6 6 7 7 8 8 9 10 12 13 15 20 23 24 25 27 28 30 32 35 40 61 60 59 57 55 53 50 46 42 38 34 30 27 24 22 20 18 16 15 14 12 11 11 10 9 8 8 7 7 6 6 5 5 5 4 4 4 4
4 4 4 5 5 6 6 7 7 8 9 10 11 12 14 16 22 22 23 24 25 27 28 30 33 37 57 56 54 52 50 48 45 41 38 35 31 28 25 23 21 19 17 16 14 13 12 11 10 10 9 8 8 7 7 6 6 5 5 5 4 4 4 4
4 4 4 5 5 6 6 7 7 8 9 10 11 12 14 18 21 22 22 23 24 25 27 29 31 34 40 52 51 49 46 44 41 38 35 32 29 27 24 22 20 18 17 15 14 13 12 11 10 9 9 8 8 7 7 6 6 5 5 5 4 4 4 4
4 4 5 5 5 6 6 7 7 8 9 10 11 13 15 19 20 21 21 22 23 24 25 27 29 31 36 49 48 46 43 41 38 36 33 30 28 25 23 21 19 18 16 15 14 13 12 11 10 9 9 8 8 7 7 6 6 5 5 5 4 4 4 4
4 4 5 5 5 6 6 7 7 8 9 10 11 13 16 19 19 20 21 21 22 23 24 26 27 29 32 40 45 43 41 39 36 34 31 29 26 24 22 20 19 17 16 15 13 12 11 11 10 9 9 8 7 7 6 6 6 5 5 5 4 4 4 4
4 4 5 5 5 6 6 7 8 8 9 10 12 14 18 18 19 19 20 20 21 22 23 24 26 27 30 34 43 41 39 36 34 32 30 27 25 23 21 20 18 17 15 14 13 12 11 10 10 9 8 8 7 7 6 6 6 5 5 5 4 4 4 4
4 4 5 5 5 6 6 7 8 9 10 11 12 15 17 17 18 18 19 20 20 21 22 23 24 26 28 31 41 39 37 35 33 30 28 26 24 22 21 19 18 16 15 14 13 12 11 10 10 9 8 8 7 7 6 6 6 5 5 5 4 4 4 3
4 4 5 5 5 6 7 7 8 9 10 11 13 16 16 17 17 18 18 19 19 20 21 22 23 24 26 28 32 37 35 33 31 29 27 25 23 22 20 19 17 16 15 14 13 12 11 10 9 9 8 8 7 7 6 6 6 5 5 5 4 4 4 3
4 4 5 5 6 6 7 7 8 9 10 11 13 15 16 16 17 17 17 18 19 19 20 21 22 23 24 26 29 35 34 32 30 28 26 24 23 21 19 18 17 16 14 13 12 12 11 10 9 9 8 8 7 7 6 6 5 5 5 4 4 4 4 3
4 4 5 5 6 6 7 7 8 9 10 12 14 15 15 16 16 16 17 17 18 18 19 20 20 21 23 24 26 29 32 30 29 27 25 24 22 20 19 18 16 15 14 13 12 11 11 10 9 9 8 8 7 7 6 6 5 5 5 4 4 4 4 3
4 4 5 5 6 6 7 7 8 9 11 12 14 14 15 15 15 16 16 16 17 17 18 19 19 20 21 22 24 26 30 29 28 26 24 23 21 20 18 17 16 15 14 13 12 11 10 10 9 9 8 7 7 7 6 6 5 5 5 4 4 4 4 3
4 4 5 5 6 6 7 8 8 9 11 13 14 14 14 14 15 15 15 16 16 17 17 18 18 19 20 21 22 24 26 28 27 25 24 22 21 19 18 17 16 15 14 13 12 11 10 10 9 8 8 7 7 6 6 6 5 5 5 4 4 4 4 3
4 4 5 5 6 6 7 8 9 10 11 13 13 13 14 14 14 14 15 15 16 16 16 17 18 18 19 20 21 22 24 27 26 24 23 21 20 19 18 16 15 14 13 12 12 11 10 9 9 8 8 7 7 6 6 6 5 5 5 4 4 4 4 3
4 5 5 5 6 6 7 8 9 10 12 12 13 13 13 13 14 14 14 15 15 15 16 16 17 17 18 19 19 21 22 24 25 24 22 21 20 18 17 16 15 14 13 12 11 11 10 9 9 8 8 7 7 6 6 6 5 5 5 4 4 4 4 3
4 5 5 5 6 7 7 8 9 10 12 12 12 12 13 13 13 13 14 14 14 15 15 15 16 16 17 18 18 19 20 22 24 23 22 20 19 18 17 16 15 14 13 12 11 11 10 9 9 8 8 7 7 6 6 6 5 5 5 4 4 4 4 3
4 5 5 5 6 7 7 8 9 11 11 12 12 12 12 12 13 13 13 13 14 14 14 15 15 16 16 17 17 18 19 20 21 22 21 20 19 17 16 15 14 13 13 12 11 10 10 9 9 8 8 7 7 6 6 6 5 5 5 4 4 4 4 3
4 5 5 6 6 7 7 8 9 11 11 11 11 12 12 12 12 12 13 13 13 13 14 14 14 15 15 16 16 17 18 19 20 21 21 19 18 17 16 15 14 13 12 12 11 10 10 9 8 8 7 7 7 6 6 5 5 5 5 4 4 4 4 3
4 5 5 6 6 7 8 8 10 11 11 11 11 11 11 12 12 12 12 12 13 13 13 14 14 14 15 15 15 16 17 17 18 19 20 19 18 17 16 15 14 13 12 11 11 10 10 9 8 8 7 7 7 6 6 5 5 5 5 4 4 4 3 3
4 5 5 6 6 7 8 9 10 10 10 10 11 11 11 11 11 12 12 12 12 12 13 13 13 14 14 14 15 15 16 16 17 18 19 19 17 16 15 15 14 13 12 11 11 10 9 9 8 8 7 7 6 6 6 5 5 5 4 4 4 4 3 3
4 5 5 6 6 7 8 9 10 10 10 10 10 10 11 11 11 11 11 11 12 12 12 12 13 13 13 14 14 14 15 15 16 17 17 18 17 16 15 14 13 13 12 11 11 10 9 9 8 8 7 7 6 6 6 5 5 5 4 4 4 4 3 3
4 5 5 6 6 7 8 9 9 10 10 10 10 10 10 10 11 11 11 11 11 11 12 12 12 12 13 13 13 14 14 14 15 16 16 17 17 16 15 14 13 12 12 11 10 10 9 9 8 8 7 7 6 6 6 5 5 5 4 4 4 4 3 3
4 5 5 6 7 7 8 9 9 9 9 9 10 10 10 10 10 10 10 11 11 11 11 11 12 12 12 12 13 13 13 14 14 15 15 16 16 16 15 14 13 12 12 11 10 10 9 9 8 8 7 7 6 6 6 5 5 5 4 4 4 4 3 3
5 5 5 6 7 7 8 9 9 9 9 9 9 9 10 10 10 10 10 10 10 11 11 11 11 11 12 12 12 12 13 13 13 14 14 15 15 15 14 14 13 12 11 11 10 10 9 8 8 7 7 7 6 6 6 5 5 5 4 4 4 4 3 3
lui..OK
auipc..OK
j..OK
jal..OK
jalr..OK
beq..OK
bne..OK
blt..OK
bge..OK
bltu..OK
bgeu..OK
lb..OK
lh..OK
lw..OK
lbu..OK
lhu..OK
sb..OK
sh..OK
sw..OK
addi..OK
slti..OK
xori..OK
ori..OK
andi..OK
slli..OK
srli..OK
srai..OK
add..OK
sub..OK
sll..OK
slt..OK
xor..OK
srl..OK
sra..OK
or..OK
and..OK
mulh..OK
mulhsu..OK
mulhu..OK
mul..OK
div..OK
divu..OK
rem..OK
remu..OK
simple..OK
 1st prime is 2.
 2nd prime is 3.
 3rd prime is 5.
 4th prime is 7.
 5th prime is 11.
 6th prime is 13.
 7th prime is 17.
 8th prime is 19.
 9th prime is 23.
10th prime is 29.
11th prime is 31.
12th prime is 37.
13th prime is 41.
14th prime is 43.
15th prime is 47.
16th prime is 53.
17th prime is 59.
18th prime is 61.
19th prime is 67.
20th prime is 71.
21st prime is 73.
22nd prime is 79.
23rd prime is 83.
24th prime is 89.
25th prime is 97.
26th prime is 101.
27th prime is 103.
28th prime is 107.
29th prime is 109.
30th prime is 113.
31st prime is 127.
checksum: 1772A48F OK
input     [FFFFFFFF] 80000000 [FFFFFFFF] FFFFFFFF
hard mul   80000000  00000000  80000000  7FFFFFFF
soft mul   80000000  00000000  80000000  7FFFFFFF   OK
hard div   80000000  00000000  00000000  80000000
soft div   80000000  00000000  00000000  80000000   OK
input     [00000000] 00000000 [00000000] 00000000
hard mul   00000000  00000000  00000000  00000000
soft mul   00000000  00000000  00000000  00000000   OK
hard div   FFFFFFFF  FFFFFFFF  00000000  00000000
soft div   FFFFFFFF  FFFFFFFF  00000000  00000000   OK
input     [FFFFFFFF] 8B578493 [00000000] 00000000
hard mul   00000000  00000000  00000000  00000000
soft mul   00000000  00000000  00000000  00000000   OK
hard div   FFFFFFFF  FFFFFFFF  8B578493  8B578493
soft div   FFFFFFFF  FFFFFFFF  8B578493  8B578493   OK
input     [00000000] 6F038AFB [00000000] 00000000
hard mul   00000000  00000000  00000000  00000000
soft mul   00000000  00000000  00000000  00000000   OK
hard div   FFFFFFFF  FFFFFFFF  6F038AFB  6F038AFB
soft div   FFFFFFFF  FFFFFFFF  6F038AFB  6F038AFB   OK
input     [00000000] 1BFC9C22 [FFFFFFFF] 876B9BDE
hard mul   67CDFB7C  F2D15DD3  0ECDF9F5  0ECDF9F5
soft mul   67CDFB7C  F2D15DD3  0ECDF9F5  0ECDF9F5   OK
hard div   00000000  00000000  1BFC9C22  1BFC9C22
soft div   00000000  00000000  1BFC9C22  1BFC9C22   OK
input     [00000000] 76141B16 [00000000] 5BA2940D
hard mul   949A181E  2A4422A3  2A4422A3  2A4422A3
soft mul   949A181E  2A4422A3  2A4422A3  2A4422A3   OK
hard div   00000001  00000001  1A718709  1A718709
soft div   00000001  00000001  1A718709  1A718709   OK
input     [00000000] 2D45231C [FFFFFFFF] ADFA166F
hard mul   C756A124  F17ECF19  1EC3F235  1EC3F235
soft mul   C756A124  F17ECF19  1EC3F235  1EC3F235   OK
hard div   00000000  00000000  2D45231C  2D45231C
soft div   00000000  00000000  2D45231C  2D45231C   OK
input     [00000000] 09C7BF74 [00000000] 3B014C60
hard mul   73323B80  024115D2  024115D2  024115D2
soft mul   73323B80  024115D2  024115D2  024115D2   OK
hard div   00000000  00000000  09C7BF74  09C7BF74
soft div   00000000  00000000  09C7BF74  09C7BF74   OK
input     [00000000] 4325E1E6 [00000000] 1C32932A
hard mul   0BDA21BC  076568B5  076568B5  076568B5
soft mul   0BDA21BC  076568B5  076568B5  076568B5   OK
hard div   00000002  00000002  0AC0BB92  0AC0BB92
soft div   00000002  00000002  0AC0BB92  0AC0BB92   OK
input     [FFFFFFFF] 84A97421 [FFFFFFFF] EF8D27D7
hard mul   002E8EB7  07ECBD6D  8C96318E  7C235965
soft mul   002E8EB7  07ECBD6D  8C96318E  7C235965   OK
hard div   00000007  00000000  F7CD5D40  84A97421
soft div   00000007  00000000  F7CD5D40  84A97421   OK
input     [00000000] 258BAFEC [00000000] 5EB6FD37
hard mul   D7A707B4  0DE4210A  0DE4210A  0DE4210A
soft mul   D7A707B4  0DE4210A  0DE4210A  0DE4210A   OK
hard div   00000000  00000000  258BAFEC  258BAFEC
soft div   00000000  00000000  258BAFEC  258BAFEC   OK
input     [FFFFFFFF] A31BEA5F [00000000] 145CCB97
hard mul   FE749309  F89C8277  F89C8277  0CF94E0E
soft mul   FE749309  F89C8277  F89C8277  0CF94E0E   OK
hard div   FFFFFFFC  00000008  F48F18BB  00358DA7
soft div   FFFFFFFC  00000008  F48F18BB  00358DA7   OK
input     [00000000] 28E3CD00 [00000000] 793F5181
hard mul   21A74D00  135DC8F9  135DC8F9  135DC8F9
soft mul   21A74D00  135DC8F9  135DC8F9  135DC8F9   OK
hard div   00000000  00000000  28E3CD00  28E3CD00
soft div   00000000  00000000  28E3CD00  28E3CD00   OK
input     [FFFFFFFF] F2E838C6 [00000000] 4BE0C5FE
hard mul   6558B274  FC1E89B3  FC1E89B3  47FF4FB1
soft mul   6558B274  FC1E89B3  FC1E89B3  47FF4FB1   OK
hard div   00000000  00000003  F2E838C6  0F45E6CC
soft div   00000000  00000003  F2E838C6  0F45E6CC   OK
input     [00000000] 38BAA671 [FFFFFFFF] E2E2B92B
hard mul   1B639DFB  F98C5E4E  324704BF  324704BF
soft mul   1B639DFB  F98C5E4E  324704BF  324704BF   OK
hard div   FFFFFFFF  00000000  1B9D5F9C  38BAA671
soft div   FFFFFFFF  00000000  1B9D5F9C  38BAA671   OK
Cycle counter ........ 7163649
Instruction counter .. 1280151
CPI: 5.59
DONE

------------------------------------------------------------
EBREAK instruction at 0x00000778
pc  0000077C    x8  00000000    x16 00000001    x24 00000000
x1  0000073C    x9  00000000    x17 00000000    x25 00000000
x2  00020000    x10 20000000    x18 00000000    x26 00000000
x3  DEADBEEF    x11 075BCD15    x19 000048B0    x27 00000000
x4  DEADBEEF    x12 0000004F    x20 00000000    x28 000036A8
x5  00000002    x13 0000004E    x21 00000000    x29 0000001D
x6  0000B92B    x14 00000045    x22 00000000    x30 00002000
x7  00000000    x15 0000000A    x23 00000000    x31 00000000
------------------------------------------------------------
Number of fast external IRQs counted: 875
Number of slow external IRQs counted: 109
Number of timer IRQs counted: 23
TRAP
TRAP after 7190958 clock cycles
ALL TESTS PASSED.
