Oh no...

Cycle: 1
MARS instruction number: 2	Instruction: ori $9,$1,32
Expected:	Register Write to Reg: 0x09 Val: 0x10010020
Got     :	Register Write to Reg: 0x09 Val: 0x00000020
Incorrect write

Cycle: 5
MARS instruction number: 5	Instruction: addu $8,$0,$1
Expected:	Register Write to Reg: 0x08 Val: 0x0000FFFF
Got     :	Memory Write to Addr: 0x00000000 Val: 0x00000000
Wrote to incorrect structure

Cycle: 6
MARS instruction number: 6	Instruction: sw $8,0($9)
Expected:	Memory Write to Addr: 0x10010020 Val: 0x0000FFFF
Got     :	Register Write to Reg: 0x0A Val: 0x00000000
Wrote to incorrect structure

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


