GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v'
WARN  (EX2950) : Extra semicolon is not allowed here in this dialect, use SystemVerilog mode instead("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
Analyzing Verilog file 'F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_gen.v'
WARN  (EX2950) : Extra semicolon is not allowed here in this dialect, use SystemVerilog mode instead("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_gen.v":0)
Analyzing Verilog file 'F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_single_channel.v'
Analyzing Verilog file 'F:\TangMega-138K-example\Pro_board\sfp+\src\serdes\customized_phy\customized_phy.v'
Analyzing Verilog file 'F:\TangMega-138K-example\Pro_board\sfp+\src\serdes\serdes.v'
Analyzing Verilog file 'F:\TangMega-138K-example\Pro_board\sfp+\src\top.v'
Undeclared symbol 'prbs7_lock_ln1', assumed default net type 'wire'("F:\TangMega-138K-example\Pro_board\sfp+\src\top.v":166)
Undeclared symbol 'prbs7_lock_ln0', assumed default net type 'wire'("F:\TangMega-138K-example\Pro_board\sfp+\src\top.v":208)
Analyzing Verilog file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Back to file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Analyzing Verilog file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'F:\TangMega-138K-example\Pro_board\sfp+\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Back to file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Analyzing Verilog file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'F:\TangMega-138K-example\Pro_board\sfp+\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'F:\TangMega-138K-example\Pro_board\sfp+\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'F:\TangMega-138K-example\Pro_board\sfp+\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing Verilog file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'
Analyzing included file 'F:\TangMega-138K-example\Pro_board\sfp+\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing included file 'F:\TangMega-138K-example\Pro_board\sfp+\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing Verilog file 'C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'F:\TangMega-138K-example\Pro_board\sfp+\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module '**'("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
Compiling module '**'("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_gen.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_gen.v":0)
Compiling module 'prbs7_single_channel'("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_single_channel.v":1)
Compiling module '**'("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_gen.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_gen.v":0)
Compiling module '**'("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
Compiling module 'Customized_PHY_Top'("F:\TangMega-138K-example\Pro_board\sfp+\src\serdes\customized_phy\customized_phy.v":10)
Compiling module 'Serdes_Top'("F:\TangMega-138K-example\Pro_board\sfp+\src\serdes\serdes.v":10)
WARN  (EX2565) : Input 'Q0_FABRIC_CMU_CK_REF_O' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\TangMega-138K-example\Pro_board\sfp+\src\serdes\serdes.v":574)
WARN  (EX2565) : Input 'Q0_FABRIC_CMU1_CK_REF_O' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\TangMega-138K-example\Pro_board\sfp+\src\serdes\serdes.v":574)
WARN  (EX2565) : Input 'Q0_FABRIC_CMU1_OK_O' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\TangMega-138K-example\Pro_board\sfp+\src\serdes\serdes.v":574)
WARN  (EX2565) : Input 'Q0_FABRIC_CMU_OK_O' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\TangMega-138K-example\Pro_board\sfp+\src\serdes\serdes.v":574)
Compiling module 'top'("F:\TangMega-138K-example\Pro_board\sfp+\src\top.v":1)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 27("F:\TangMega-138K-example\Pro_board\sfp+\src\top.v":213)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 27("F:\TangMega-138K-example\Pro_board\sfp+\src\top.v":218)
Compiling module '**'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":0)
Compiling module '**'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Compiling module '**'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":0)
Compiling module 'GW_JTAG'("C:\Users\lee\Downloads\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4_win\Gowin_V1.9.9Beta-4\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("F:\TangMega-138K-example\Pro_board\sfp+\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "error_stat_o[7]" of module "prbs7_chk(INIT=8'b11111111)" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
WARN  (EX0211) : The output port "error_stat_o[6]" of module "prbs7_chk(INIT=8'b11111111)" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
WARN  (EX0211) : The output port "error_stat_o[5]" of module "prbs7_chk(INIT=8'b11111111)" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
WARN  (EX0211) : The output port "error_stat_o[4]" of module "prbs7_chk(INIT=8'b11111111)" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
WARN  (EX0211) : The output port "error_stat_o[3]" of module "prbs7_chk(INIT=8'b11111111)" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
WARN  (EX0211) : The output port "error_stat_o[2]" of module "prbs7_chk(INIT=8'b11111111)" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
WARN  (EX0211) : The output port "error_stat_o[1]" of module "prbs7_chk(INIT=8'b11111111)" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
WARN  (EX0211) : The output port "error_stat_o[0]" of module "prbs7_chk(INIT=8'b11111111)" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\TangMega-138K-example\Pro_board\sfp+\src\prbs7_chk.v":0)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "Customized_PHY_Top" instantiated to "Customized_PHY_Top_inst" is swept in optimizing("F:\TangMega-138K-example\Pro_board\sfp+\src\serdes\serdes.v":574)
[95%] Generate netlist file "F:\TangMega-138K-example\Pro_board\sfp+\impl\gwsynthesis\fpga_project.vg" completed
[100%] Generate report file "F:\TangMega-138K-example\Pro_board\sfp+\impl\gwsynthesis\fpga_project_syn.rpt.html" completed
GowinSynthesis finish
