#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jan 21 16:07:26 2019
# Process ID: 9924
# Current directory: C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4760 C:\Users\jlgheuve\Documents\Werkmap\2018-2019\Periode 3\PROGH2\Opdrachten\Uiterkingen opdrachten\Vivado projecten\VGA_HD_timing_issues_smly\VGA_HD.xpr
# Log file: C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/vivado.log
# Journal file: C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.xpr}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.USE_RESET {true}] [get_ips Clk_148]
generate_target all [get_files  {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xci}}]
catch { config_ip_cache -export [get_ips -all Clk_148] }
export_ip_user_files -of_objects [get_files {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xci}}] -no_script -sync -force -quiet
reset_run Clk_148_synth_1
launch_runs -jobs 8 Clk_148_synth_1
export_simulation -of_objects [get_files {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xci}}] -directory {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.ip_user_files} -ipstatic_source_dir {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/modelsim} {questa=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/questa} {riviera=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/riviera} {activehdl=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Use_RSTA_Pin {true} CONFIG.Reset_Memory_Latch_A {false} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.ip_user_files} -ipstatic_source_dir {C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/modelsim} {questa=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/questa} {riviera=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/riviera} {activehdl=C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly/VGA_HD.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
