dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\Debouncer_1:DEBOUNCER[0]:d_sync_0\" macrocell 1 3 1 2
set_location "\UART_1:BUART:pollcount_0\" macrocell 0 3 0 2
set_location "Net_265" macrocell 1 4 1 2
set_location "\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 1 4 2 
set_location "Net_64" macrocell 1 5 1 3
set_location "\UART_1:BUART:rx_last\" macrocell 0 5 0 2
set_location "\UART_1:BUART:sRX:RxShifter:u0\" datapathcell 0 5 2 
set_location "\UART_1:BUART:rx_counter_load\" macrocell 0 5 1 1
set_location "\UART_1:BUART:counter_load_not\" macrocell 1 4 0 1
set_location "\UART_1:BUART:rx_state_2\" macrocell 0 4 0 0
set_location "\UART_1:BUART:rx_state_0\" macrocell 0 5 1 0
set_location "\UART_1:BUART:tx_state_2\" macrocell 0 3 0 0
set_location "\UART_1:BUART:tx_status_0\" macrocell 1 3 0 1
set_location "\PWM_1:PWMUDB:sP8:pwmdp:u0\" datapathcell 0 3 2 
set_location "\UART_1:BUART:rx_status_5\" macrocell 0 5 0 3
set_location "\UART_1:BUART:rx_state_3\" macrocell 1 5 1 2
set_location "\UART_1:BUART:pollcount_1\" macrocell 0 4 1 3
set_location "\UART_1:BUART:txn\" macrocell 1 3 0 0
set_location "\UART_1:BUART:sTX:TxSts\" statusicell 1 3 4 
set_location "\UART_1:BUART:rx_status_4\" macrocell 0 5 0 0
set_location "\UART_1:BUART:tx_status_2\" macrocell 1 3 1 0
set_location "\PWM_1:PWMUDB:runmode_enable\" macrocell 0 3 1 1
set_location "\UART_1:BUART:tx_bitclk\" macrocell 0 4 1 1
set_location "\UART_1:BUART:sRX:RxBitCounter\" count7cell 0 4 7 
set_location "\UART_1:BUART:tx_ctrl_mark_last\" macrocell 0 4 1 2
set_location "\UART_1:BUART:rx_postpoll\" macrocell 0 5 0 1
set_location "\Debouncer_1:DEBOUNCER[0]:d_sync_1\" macrocell 1 4 1 0
set_location "\UART_1:BUART:tx_state_0\" macrocell 1 4 0 0
set_location "\UART_1:BUART:rx_load_fifo\" macrocell 0 5 1 2
set_location "__ONE__" macrocell 1 2 0 2
set_location "\UART_1:BUART:rx_status_3\" macrocell 0 5 1 3
set_location "\UART_1:BUART:rx_bitclk_enable\" macrocell 0 4 1 0
set_location "\UART_1:BUART:sRX:RxSts\" statusicell 0 5 4 
set_location "Net_575" macrocell 0 3 1 0
set_location "\UART_1:BUART:rx_state_stop1_reg\" macrocell 1 5 1 0
set_location "\UART_1:BUART:tx_state_1\" macrocell 1 4 0 2
set_location "\UART_1:BUART:sTX:TxShifter:u0\" datapathcell 1 3 2 
set_io "\LCD_Char_1:LCDPort(4)\" iocell 2 4
set_location "Sw_Mode_Int" interrupt -1 -1 0
# Note: port 12 is the logical name for port 7
set_io "LED_PWM(0)" iocell 12 5
set_location "ClockBlock" clockblockcell -1 -1 0
set_location "\Timer_1:TimerHW\" timercell -1 -1 0
set_location "timer_int" interrupt -1 -1 17
set_location "rx_int" interrupt -1 -1 1
set_location "\ADC_DelSig_1:IRQ\" interrupt -1 -1 29
set_location "tx_int" interrupt -1 -1 2
set_io "\LCD_Char_1:LCDPort(6)\" iocell 2 6
set_io "\LCD_Char_1:LCDPort(5)\" iocell 2 5
set_io "\LCD_Char_1:LCDPort(2)\" iocell 2 2
set_io "Tx_1(0)" iocell 6 6
# Note: port 15 is the logical name for port 8
set_io "Sw_Mode(0)" iocell 15 5
set_location "\ADC_DelSig_1:DSM\" dsmodcell -1 -1 0
set_location "\ADC_DelSig_1:DEC\" decimatorcell -1 -1 0
set_io "Rx_1(0)" iocell 6 0
set_io "\LCD_Char_1:LCDPort(1)\" iocell 2 1
set_io "\LCD_Char_1:LCDPort(0)\" iocell 2 0
set_io "LED(0)" iocell 6 2
set_io "Photo_1(0)" iocell 4 0
set_io "LED_Mode(0)" iocell 6 3
set_io "Pot(0)" iocell 6 5
set_io "Photo_2(0)" iocell 4 1
set_io "Photo_3(0)" iocell 4 2
set_io "\LCD_Char_1:LCDPort(3)\" iocell 2 3
set_location "\PWM_1:PWMUDB:genblk1:ctrlreg\" controlcell 0 3 6 
