Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri May 25 14:47:07 2018
| Host         : PCSTUDIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file logicagenerale_timing_summary_routed.rpt -pb logicagenerale_timing_summary_routed.pb -rpx logicagenerale_timing_summary_routed.rpx -warn_on_violation
| Design       : logicagenerale
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 401 register/latch pins with no clock driven by root clock pin: ck (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVIMENTO/FSM_onehot_ckpresent_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVIMENTO/FSM_onehot_ckpresent_state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: PRESCALER/clock_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: VGA/present_state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: VGA/present_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1078 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.675        0.000                      0                   72        0.155        0.000                      0                   72        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
VGA/vgaclock/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/vgaclock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            35.675        0.000                      0                   72        0.155        0.000                      0                   72       19.500        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/vgaclock/inst/clk_in1
  To Clock:  VGA/vgaclock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/vgaclock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/vgaclock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.675ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.966ns (24.159%)  route 3.032ns (75.841%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.721     1.723    VGA/vgacmd/clk_out1
    SLICE_X4Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.419     2.142 r  VGA/vgacmd/hcount_reg[2]/Q
                         net (fo=5, routed)           0.842     2.984    VGA/vgacmd/hcount_reg_n_0_[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.299     3.283 f  VGA/vgacmd/hcount[5]_i_2/O
                         net (fo=2, routed)           0.464     3.747    VGA/vgacmd/hcount[5]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     3.871 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          1.083     4.954    VGA/vgacmd/vcount
    SLICE_X6Y96          LUT3 (Prop_lut3_I2_O)        0.124     5.078 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.644     5.722    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    41.603    VGA/vgacmd/clk_out1
    SLICE_X7Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[1]/C
                         clock pessimism              0.096    41.699    
                         clock uncertainty           -0.098    41.602    
    SLICE_X7Y93          FDCE (Setup_fdce_C_CE)      -0.205    41.397    VGA/vgacmd/addressV_reg[1]
  -------------------------------------------------------------------
                         required time                         41.397    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                 35.675    

Slack (MET) :             35.711ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.966ns (24.159%)  route 3.032ns (75.841%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.721     1.723    VGA/vgacmd/clk_out1
    SLICE_X4Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.419     2.142 r  VGA/vgacmd/hcount_reg[2]/Q
                         net (fo=5, routed)           0.842     2.984    VGA/vgacmd/hcount_reg_n_0_[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.299     3.283 f  VGA/vgacmd/hcount[5]_i_2/O
                         net (fo=2, routed)           0.464     3.747    VGA/vgacmd/hcount[5]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     3.871 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          1.083     4.954    VGA/vgacmd/vcount
    SLICE_X6Y96          LUT3 (Prop_lut3_I2_O)        0.124     5.078 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.644     5.722    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    41.603    VGA/vgacmd/clk_out1
    SLICE_X6Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[2]/C
                         clock pessimism              0.096    41.699    
                         clock uncertainty           -0.098    41.602    
    SLICE_X6Y93          FDCE (Setup_fdce_C_CE)      -0.169    41.433    VGA/vgacmd/addressV_reg[2]
  -------------------------------------------------------------------
                         required time                         41.433    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                 35.711    

Slack (MET) :             35.711ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.966ns (24.159%)  route 3.032ns (75.841%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.721     1.723    VGA/vgacmd/clk_out1
    SLICE_X4Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.419     2.142 r  VGA/vgacmd/hcount_reg[2]/Q
                         net (fo=5, routed)           0.842     2.984    VGA/vgacmd/hcount_reg_n_0_[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.299     3.283 f  VGA/vgacmd/hcount[5]_i_2/O
                         net (fo=2, routed)           0.464     3.747    VGA/vgacmd/hcount[5]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     3.871 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          1.083     4.954    VGA/vgacmd/vcount
    SLICE_X6Y96          LUT3 (Prop_lut3_I2_O)        0.124     5.078 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.644     5.722    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    41.603    VGA/vgacmd/clk_out1
    SLICE_X6Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[3]/C
                         clock pessimism              0.096    41.699    
                         clock uncertainty           -0.098    41.602    
    SLICE_X6Y93          FDCE (Setup_fdce_C_CE)      -0.169    41.433    VGA/vgacmd/addressV_reg[3]
  -------------------------------------------------------------------
                         required time                         41.433    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                 35.711    

Slack (MET) :             35.711ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.966ns (24.159%)  route 3.032ns (75.841%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.721     1.723    VGA/vgacmd/clk_out1
    SLICE_X4Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.419     2.142 r  VGA/vgacmd/hcount_reg[2]/Q
                         net (fo=5, routed)           0.842     2.984    VGA/vgacmd/hcount_reg_n_0_[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.299     3.283 f  VGA/vgacmd/hcount[5]_i_2/O
                         net (fo=2, routed)           0.464     3.747    VGA/vgacmd/hcount[5]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     3.871 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          1.083     4.954    VGA/vgacmd/vcount
    SLICE_X6Y96          LUT3 (Prop_lut3_I2_O)        0.124     5.078 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.644     5.722    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    41.603    VGA/vgacmd/clk_out1
    SLICE_X6Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[4]/C
                         clock pessimism              0.096    41.699    
                         clock uncertainty           -0.098    41.602    
    SLICE_X6Y93          FDCE (Setup_fdce_C_CE)      -0.169    41.433    VGA/vgacmd/addressV_reg[4]
  -------------------------------------------------------------------
                         required time                         41.433    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                 35.711    

Slack (MET) :             35.813ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.966ns (24.794%)  route 2.930ns (75.206%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.721     1.723    VGA/vgacmd/clk_out1
    SLICE_X4Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.419     2.142 r  VGA/vgacmd/hcount_reg[2]/Q
                         net (fo=5, routed)           0.842     2.984    VGA/vgacmd/hcount_reg_n_0_[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.299     3.283 f  VGA/vgacmd/hcount[5]_i_2/O
                         net (fo=2, routed)           0.464     3.747    VGA/vgacmd/hcount[5]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     3.871 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          1.083     4.954    VGA/vgacmd/vcount
    SLICE_X6Y96          LUT3 (Prop_lut3_I2_O)        0.124     5.078 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.541     5.619    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X6Y94          FDCE                                         r  VGA/vgacmd/addressV_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    41.603    VGA/vgacmd/clk_out1
    SLICE_X6Y94          FDCE                                         r  VGA/vgacmd/addressV_reg[5]/C
                         clock pessimism              0.096    41.699    
                         clock uncertainty           -0.098    41.602    
    SLICE_X6Y94          FDCE (Setup_fdce_C_CE)      -0.169    41.433    VGA/vgacmd/addressV_reg[5]
  -------------------------------------------------------------------
                         required time                         41.433    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 35.813    

Slack (MET) :             35.813ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.966ns (24.794%)  route 2.930ns (75.206%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.721     1.723    VGA/vgacmd/clk_out1
    SLICE_X4Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.419     2.142 r  VGA/vgacmd/hcount_reg[2]/Q
                         net (fo=5, routed)           0.842     2.984    VGA/vgacmd/hcount_reg_n_0_[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.299     3.283 f  VGA/vgacmd/hcount[5]_i_2/O
                         net (fo=2, routed)           0.464     3.747    VGA/vgacmd/hcount[5]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     3.871 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          1.083     4.954    VGA/vgacmd/vcount
    SLICE_X6Y96          LUT3 (Prop_lut3_I2_O)        0.124     5.078 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.541     5.619    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X6Y94          FDCE                                         r  VGA/vgacmd/addressV_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    41.603    VGA/vgacmd/clk_out1
    SLICE_X6Y94          FDCE                                         r  VGA/vgacmd/addressV_reg[6]/C
                         clock pessimism              0.096    41.699    
                         clock uncertainty           -0.098    41.602    
    SLICE_X6Y94          FDCE (Setup_fdce_C_CE)      -0.169    41.433    VGA/vgacmd/addressV_reg[6]
  -------------------------------------------------------------------
                         required time                         41.433    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 35.813    

Slack (MET) :             35.813ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.966ns (24.794%)  route 2.930ns (75.206%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.721     1.723    VGA/vgacmd/clk_out1
    SLICE_X4Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.419     2.142 r  VGA/vgacmd/hcount_reg[2]/Q
                         net (fo=5, routed)           0.842     2.984    VGA/vgacmd/hcount_reg_n_0_[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.299     3.283 f  VGA/vgacmd/hcount[5]_i_2/O
                         net (fo=2, routed)           0.464     3.747    VGA/vgacmd/hcount[5]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     3.871 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          1.083     4.954    VGA/vgacmd/vcount
    SLICE_X6Y96          LUT3 (Prop_lut3_I2_O)        0.124     5.078 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.541     5.619    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X6Y94          FDCE                                         r  VGA/vgacmd/addressV_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    41.603    VGA/vgacmd/clk_out1
    SLICE_X6Y94          FDCE                                         r  VGA/vgacmd/addressV_reg[7]/C
                         clock pessimism              0.096    41.699    
                         clock uncertainty           -0.098    41.602    
    SLICE_X6Y94          FDCE (Setup_fdce_C_CE)      -0.169    41.433    VGA/vgacmd/addressV_reg[7]
  -------------------------------------------------------------------
                         required time                         41.433    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 35.813    

Slack (MET) :             35.813ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.966ns (24.794%)  route 2.930ns (75.206%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.721     1.723    VGA/vgacmd/clk_out1
    SLICE_X4Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.419     2.142 r  VGA/vgacmd/hcount_reg[2]/Q
                         net (fo=5, routed)           0.842     2.984    VGA/vgacmd/hcount_reg_n_0_[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.299     3.283 f  VGA/vgacmd/hcount[5]_i_2/O
                         net (fo=2, routed)           0.464     3.747    VGA/vgacmd/hcount[5]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     3.871 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          1.083     4.954    VGA/vgacmd/vcount
    SLICE_X6Y96          LUT3 (Prop_lut3_I2_O)        0.124     5.078 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.541     5.619    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X6Y94          FDCE                                         r  VGA/vgacmd/addressV_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    41.603    VGA/vgacmd/clk_out1
    SLICE_X6Y94          FDCE                                         r  VGA/vgacmd/addressV_reg[8]/C
                         clock pessimism              0.096    41.699    
                         clock uncertainty           -0.098    41.602    
    SLICE_X6Y94          FDCE (Setup_fdce_C_CE)      -0.169    41.433    VGA/vgacmd/addressV_reg[8]
  -------------------------------------------------------------------
                         required time                         41.433    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                 35.813    

Slack (MET) :             35.963ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.966ns (25.788%)  route 2.780ns (74.212%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.721     1.723    VGA/vgacmd/clk_out1
    SLICE_X4Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.419     2.142 r  VGA/vgacmd/hcount_reg[2]/Q
                         net (fo=5, routed)           0.842     2.984    VGA/vgacmd/hcount_reg_n_0_[2]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.299     3.283 f  VGA/vgacmd/hcount[5]_i_2/O
                         net (fo=2, routed)           0.464     3.747    VGA/vgacmd/hcount[5]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I1_O)        0.124     3.871 r  VGA/vgacmd/vcount[9]_i_1/O
                         net (fo=12, routed)          1.083     4.954    VGA/vgacmd/vcount
    SLICE_X6Y96          LUT3 (Prop_lut3_I2_O)        0.124     5.078 r  VGA/vgacmd/addressV[8]_i_1/O
                         net (fo=9, routed)           0.391     5.469    VGA/vgacmd/addressV[8]_i_1_n_0
    SLICE_X6Y96          FDPE                                         r  VGA/vgacmd/addressV_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    41.603    VGA/vgacmd/clk_out1
    SLICE_X6Y96          FDPE                                         r  VGA/vgacmd/addressV_reg[0]/C
                         clock pessimism              0.096    41.699    
                         clock uncertainty           -0.098    41.602    
    SLICE_X6Y96          FDPE (Setup_fdpe_C_CE)      -0.169    41.433    VGA/vgacmd/addressV_reg[0]
  -------------------------------------------------------------------
                         required time                         41.433    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 35.963    

Slack (MET) :             36.013ns  (required time - arrival time)
  Source:                 VGA/vgacmd/hcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.432ns (36.300%)  route 2.513ns (63.700%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.809     1.809    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.721     1.723    VGA/vgacmd/clk_out1
    SLICE_X5Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.419     2.142 r  VGA/vgacmd/hcount_reg[3]/Q
                         net (fo=4, routed)           0.874     3.016    VGA/vgacmd/hcount_reg_n_0_[3]
    SLICE_X4Y92          LUT4 (Prop_lut4_I3_O)        0.327     3.343 f  VGA/vgacmd/hcount[7]_i_2/O
                         net (fo=4, routed)           0.761     4.105    VGA/vgacmd/hcount[7]_i_2_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I1_O)        0.358     4.463 r  VGA/vgacmd/hcount[9]_i_2/O
                         net (fo=2, routed)           0.878     5.340    VGA/vgacmd/hcount[9]_i_2_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I0_O)        0.328     5.668 r  VGA/vgacmd/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     5.668    VGA/vgacmd/hcount[8]
    SLICE_X6Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.683    41.683    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.599    41.602    VGA/vgacmd/clk_out1
    SLICE_X6Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[8]/C
                         clock pessimism              0.096    41.698    
                         clock uncertainty           -0.098    41.601    
    SLICE_X6Y92          FDCE (Setup_fdce_C_D)        0.081    41.682    VGA/vgacmd/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         41.682    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                 36.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 VGA/vgacmd/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.601     0.603    VGA/vgacmd/clk_out1
    SLICE_X7Y96          FDCE                                         r  VGA/vgacmd/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.141     0.744 r  VGA/vgacmd/vcount_reg[6]/Q
                         net (fo=8, routed)           0.102     0.845    VGA/vgacmd/vcount_reg__0[6]
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.045     0.890 r  VGA/vgacmd/addressV[0]_i_1/O
                         net (fo=1, routed)           0.000     0.890    VGA/vgacmd/p_0_in__1[0]
    SLICE_X6Y96          FDPE                                         r  VGA/vgacmd/addressV_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.872     0.874    VGA/vgacmd/clk_out1
    SLICE_X6Y96          FDPE                                         r  VGA/vgacmd/addressV_reg[0]/C
                         clock pessimism             -0.258     0.616    
    SLICE_X6Y96          FDPE (Hold_fdpe_C_D)         0.120     0.736    VGA/vgacmd/addressV_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 VGA/vgacmd/addressV_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.410%)  route 0.135ns (41.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.601     0.603    VGA/vgacmd/clk_out1
    SLICE_X7Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.141     0.744 r  VGA/vgacmd/addressV_reg[1]/Q
                         net (fo=7, routed)           0.135     0.878    VGA/vgacmd/debug[4]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.048     0.926 r  VGA/vgacmd/addressV[3]_i_1/O
                         net (fo=1, routed)           0.000     0.926    VGA/vgacmd/p_0_in__1[3]
    SLICE_X6Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.872     0.874    VGA/vgacmd/clk_out1
    SLICE_X6Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[3]/C
                         clock pessimism             -0.258     0.616    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.131     0.747    VGA/vgacmd/addressV_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 VGA/vgacmd/addressV_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.021%)  route 0.135ns (41.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.601     0.603    VGA/vgacmd/clk_out1
    SLICE_X7Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.141     0.744 r  VGA/vgacmd/addressV_reg[1]/Q
                         net (fo=7, routed)           0.135     0.878    VGA/vgacmd/debug[4]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.045     0.923 r  VGA/vgacmd/addressV[2]_i_1/O
                         net (fo=1, routed)           0.000     0.923    VGA/vgacmd/p_0_in__1[2]
    SLICE_X6Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.872     0.874    VGA/vgacmd/clk_out1
    SLICE_X6Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[2]/C
                         clock pessimism             -0.258     0.616    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.120     0.736    VGA/vgacmd/addressV_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 VGA/vgacmd/addressV_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressV_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.306%)  route 0.139ns (42.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.601     0.603    VGA/vgacmd/clk_out1
    SLICE_X7Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.141     0.744 r  VGA/vgacmd/addressV_reg[1]/Q
                         net (fo=7, routed)           0.139     0.882    VGA/vgacmd/debug[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I2_O)        0.045     0.927 r  VGA/vgacmd/addressV[4]_i_1/O
                         net (fo=1, routed)           0.000     0.927    VGA/vgacmd/p_0_in__1[4]
    SLICE_X6Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.872     0.874    VGA/vgacmd/clk_out1
    SLICE_X6Y93          FDCE                                         r  VGA/vgacmd/addressV_reg[4]/C
                         clock pessimism             -0.258     0.616    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.121     0.737    VGA/vgacmd/addressV_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA/vgacmd/hcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/hcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.360%)  route 0.176ns (48.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600     0.602    VGA/vgacmd/clk_out1
    SLICE_X4Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     0.743 r  VGA/vgacmd/hcount_reg[4]/Q
                         net (fo=9, routed)           0.176     0.919    VGA/vgacmd/hcount_reg_n_0_[4]
    SLICE_X6Y92          LUT5 (Prop_lut5_I4_O)        0.045     0.964 r  VGA/vgacmd/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.964    VGA/vgacmd/hcount[7]
    SLICE_X6Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.871     0.873    VGA/vgacmd/clk_out1
    SLICE_X6Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[7]/C
                         clock pessimism             -0.255     0.618    
    SLICE_X6Y92          FDCE (Hold_fdce_C_D)         0.120     0.738    VGA/vgacmd/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VGA/vgacmd/addressH_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressH_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.572     0.574    VGA/vgacmd/clk_out1
    SLICE_X10Y92         FDCE                                         r  VGA/vgacmd/addressH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.148     0.722 r  VGA/vgacmd/addressH_reg[1]/Q
                         net (fo=24, routed)          0.103     0.824    VGA/vgacmd/debug[1]
    SLICE_X10Y92         LUT6 (Prop_lut6_I3_O)        0.098     0.922 r  VGA/vgacmd/addressH[2]_i_1/O
                         net (fo=1, routed)           0.000     0.922    VGA/vgacmd/p_0_in[2]
    SLICE_X10Y92         FDCE                                         r  VGA/vgacmd/addressH_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.843     0.845    VGA/vgacmd/clk_out1
    SLICE_X10Y92         FDCE                                         r  VGA/vgacmd/addressH_reg[2]/C
                         clock pessimism             -0.271     0.574    
    SLICE_X10Y92         FDCE (Hold_fdce_C_D)         0.121     0.695    VGA/vgacmd/addressH_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA/vgacmd/addressH_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressH_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.572     0.574    VGA/vgacmd/clk_out1
    SLICE_X10Y92         FDCE                                         r  VGA/vgacmd/addressH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.164     0.738 r  VGA/vgacmd/addressH_reg[0]/Q
                         net (fo=25, routed)          0.149     0.887    VGA/vgacmd/debug[0]
    SLICE_X10Y92         LUT5 (Prop_lut5_I1_O)        0.045     0.932 r  VGA/vgacmd/addressH[3]_i_1/O
                         net (fo=1, routed)           0.000     0.932    VGA/vgacmd/p_0_in[3]
    SLICE_X10Y92         FDCE                                         r  VGA/vgacmd/addressH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.843     0.845    VGA/vgacmd/clk_out1
    SLICE_X10Y92         FDCE                                         r  VGA/vgacmd/addressH_reg[3]/C
                         clock pessimism             -0.271     0.574    
    SLICE_X10Y92         FDCE (Hold_fdce_C_D)         0.121     0.695    VGA/vgacmd/addressH_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 VGA/vgacmd/hcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/hcount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.572%)  route 0.161ns (46.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600     0.602    VGA/vgacmd/clk_out1
    SLICE_X4Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     0.743 r  VGA/vgacmd/hcount_reg[4]/Q
                         net (fo=9, routed)           0.161     0.904    VGA/vgacmd/hcount_reg_n_0_[4]
    SLICE_X5Y92          LUT4 (Prop_lut4_I2_O)        0.045     0.949 r  VGA/vgacmd/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.949    VGA/vgacmd/hcount[6]
    SLICE_X5Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.871     0.873    VGA/vgacmd/clk_out1
    SLICE_X5Y92          FDCE                                         r  VGA/vgacmd/hcount_reg[6]/C
                         clock pessimism             -0.258     0.615    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.092     0.707    VGA/vgacmd/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA/vgacmd/addressH_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressH_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.735%)  route 0.166ns (44.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.572     0.574    VGA/vgacmd/clk_out1
    SLICE_X10Y92         FDCE                                         r  VGA/vgacmd/addressH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.164     0.738 r  VGA/vgacmd/addressH_reg[2]/Q
                         net (fo=15, routed)          0.166     0.904    VGA/vgacmd/debug[2]
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.045     0.949 r  VGA/vgacmd/addressH[4]_i_1/O
                         net (fo=1, routed)           0.000     0.949    VGA/vgacmd/p_0_in[4]
    SLICE_X9Y92          FDCE                                         r  VGA/vgacmd/addressH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.843     0.845    VGA/vgacmd/clk_out1
    SLICE_X9Y92          FDCE                                         r  VGA/vgacmd/addressH_reg[4]/C
                         clock pessimism             -0.234     0.611    
    SLICE_X9Y92          FDCE (Hold_fdce_C_D)         0.091     0.702    VGA/vgacmd/addressH_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA/vgacmd/addressH_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/vgacmd/addressH_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.870%)  route 0.112ns (33.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.624     0.624    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.573     0.575    VGA/vgacmd/clk_out1
    SLICE_X9Y93          FDCE                                         r  VGA/vgacmd/addressH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.128     0.703 r  VGA/vgacmd/addressH_reg[6]/Q
                         net (fo=5, routed)           0.112     0.815    VGA/vgacmd/D[3]
    SLICE_X9Y93          LUT5 (Prop_lut5_I2_O)        0.099     0.914 r  VGA/vgacmd/addressH[8]_i_1/O
                         net (fo=1, routed)           0.000     0.914    VGA/vgacmd/p_0_in[8]
    SLICE_X9Y93          FDCE                                         r  VGA/vgacmd/addressH_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.898     0.898    VGA/vgaclock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.844     0.846    VGA/vgacmd/clk_out1
    SLICE_X9Y93          FDCE                                         r  VGA/vgacmd/addressH_reg[8]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X9Y93          FDCE (Hold_fdce_C_D)         0.092     0.667    VGA/vgacmd/addressH_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA/vgaclock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X8Y93      VGA/vgacmd/sincH_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X6Y97      VGA/vgacmd/sincV_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X7Y96      VGA/vgacmd/vcount_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y97      VGA/vgacmd/vcount_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X7Y97      VGA/vgacmd/vcount_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y92     VGA/vgacmd/addressH_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y92     VGA/vgacmd/addressH_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y92     VGA/vgacmd/addressH_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y97      VGA/vgacmd/sincV_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y97      VGA/vgacmd/vcount_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y97      VGA/vgacmd/vcount_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y92     VGA/vgacmd/addressH_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y92     VGA/vgacmd/addressH_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y92     VGA/vgacmd/addressH_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y92     VGA/vgacmd/addressH_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y92      VGA/vgacmd/addressH_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y92      VGA/vgacmd/addressH_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y97      VGA/vgacmd/vcount_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X8Y93      VGA/vgacmd/sincH_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y97      VGA/vgacmd/sincV_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y96      VGA/vgacmd/vcount_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y97      VGA/vgacmd/vcount_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y97      VGA/vgacmd/vcount_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y92     VGA/vgacmd/addressH_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y92     VGA/vgacmd/addressH_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y92     VGA/vgacmd/addressH_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y92     VGA/vgacmd/addressH_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y92      VGA/vgacmd/addressH_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/vgaclock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA/vgaclock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA/vgaclock/inst/mmcm_adv_inst/CLKFBOUT



