/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 352 176)
	(text "reg_mod" (rect 5 0 58 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "decoder_read_select[15..0]" (rect 0 0 162 19)(font "Intel Clear" (font_size 8)))
		(text "decoder_read_select[15..0]" (rect 21 27 183 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "decoder_write_select[15..0]" (rect 0 0 165 19)(font "Intel Clear" (font_size 8)))
		(text "decoder_write_select[15..0]" (rect 21 43 186 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "writeport_input2[15..0]" (rect 0 0 139 19)(font "Intel Clear" (font_size 8)))
		(text "writeport_input2[15..0]" (rect 21 59 160 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "writeport_input0[15..0]" (rect 0 0 139 19)(font "Intel Clear" (font_size 8)))
		(text "writeport_input0[15..0]" (rect 21 75 160 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "writeport_input1[15..0]" (rect 0 0 139 19)(font "Intel Clear" (font_size 8)))
		(text "writeport_input1[15..0]" (rect 21 91 160 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "clock" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
		(text "clock" (rect 21 107 50 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "generala" (rect 0 0 50 19)(font "Intel Clear" (font_size 8)))
		(text "generala" (rect 21 123 71 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 336 32)
		(output)
		(text "generalc" (rect 0 0 49 19)(font "Intel Clear" (font_size 8)))
		(text "generalc" (rect 266 27 315 46)(font "Intel Clear" (font_size 8)))
		(line (pt 336 32)(pt 320 32))
	)
	(port
		(pt 336 48)
		(output)
		(text "readportout[15..0]" (rect 0 0 109 19)(font "Intel Clear" (font_size 8)))
		(text "readportout[15..0]" (rect 206 43 315 62)(font "Intel Clear" (font_size 8)))
		(line (pt 336 48)(pt 320 48)(line_width 3))
	)
	(port
		(pt 336 64)
		(output)
		(text "readportoutb[15..0]" (rect 0 0 118 19)(font "Intel Clear" (font_size 8)))
		(text "readportoutb[15..0]" (rect 197 59 315 78)(font "Intel Clear" (font_size 8)))
		(line (pt 336 64)(pt 320 64)(line_width 3))
	)
	(port
		(pt 336 80)
		(output)
		(text "readportoutc[15..0]" (rect 0 0 115 19)(font "Intel Clear" (font_size 8)))
		(text "readportoutc[15..0]" (rect 200 75 315 94)(font "Intel Clear" (font_size 8)))
		(line (pt 336 80)(pt 320 80)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 320 144))
	)
)
