FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;
FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;
FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz ;
FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz ;
FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;
FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz ;
FREQUENCY PORT "i_clk_50m" 50.000000 MHz ;
FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz ;
FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
RVL_ALIAS "w_pll_100m" "w_pll_100m"; 
RVL_ALIAS "w_sclk" "w_sclk"; 
RVL_ALIAS "w_pll_200m" "w_pll_200m"; 
RVL_ALIAS "w_pll_200m" "w_pll_200m"; 
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/ddr3_read_data_out[*]" 4.500000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/datavalid_o[*]" 4.400000 ns ;
MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/burstdet[*]" 4.500000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_rdclksel[*]" 4.500000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_dqs_read[*]" 4.500000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/dqsbufd_pause" 4.500000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/wl_dyndelay[*]" 4.500000 ns ;
BLOCK JTAGPATHS ;
BLOCK JTAGPATHS ;
INDUSTRIAL ;