#Combinational Logic abd State Machine Design Using Verilog
