
*** Running vivado
    with args -log top_block.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_block.tcl -notrace
Command: synth_design -top top_block -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 379.605 ; gain = 99.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_block' [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/top_block.vhd:16]
INFO: [Synth 8-3491] module 'top_block_cntrl' declared at 'D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/top_block_cntrl.vhd:6' bound to instance 'c_cntrl' of component 'top_block_cntrl' [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/top_block.vhd:51]
INFO: [Synth 8-638] synthesizing module 'top_block_cntrl' [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/top_block_cntrl.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top_block_cntrl' (1#1) [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/top_block_cntrl.vhd:20]
INFO: [Synth 8-638] synthesizing module 'uart' [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/uart.vhd:30]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter DVSR bound to: 326 - type: integer 
	Parameter DVSR_BIT bound to: 9 - type: integer 
	Parameter FIFO_W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/mod_m.vhd:20]
	Parameter N bound to: 9 - type: integer 
	Parameter M bound to: 326 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (2#1) [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/mod_m.vhd:20]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/uart_rx.vhd:22]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (3#1) [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/uart_rx.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'uart' (4#1) [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/uart.vhd:30]
INFO: [Synth 8-638] synthesizing module 'duration_cntr' [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/duration_cntr.vhd:20]
	Parameter N bound to: 26 - type: integer 
	Parameter M bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'duration_cntr' (5#1) [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/duration_cntr.vhd:20]
INFO: [Synth 8-638] synthesizing module 'addr_cntr' [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/addr_cntr.vhd:21]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addr_cntr' (6#1) [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/addr_cntr.vhd:21]
INFO: [Synth 8-638] synthesizing module 'approve_ASCII' [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/approve_ASCII.vhd:21]
	Parameter DBIT bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'approve_ASCII' (7#1) [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/approve_ASCII.vhd:21]
INFO: [Synth 8-638] synthesizing module 'ram_async' [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/ram.vhd:23]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_async' (8#1) [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/ram.vhd:23]
INFO: [Synth 8-638] synthesizing module 'ASCII_decoder' [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/ASCII_decoder.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ASCII_decoder' (9#1) [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/ASCII_decoder.vhd:17]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/clk_divider.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (10#1) [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/clk_divider.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'top_block' (11#1) [D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/top_block.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 436.395 ; gain = 155.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 436.395 ; gain = 155.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 436.395 ; gain = 155.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/programming/vhdl_projects/Music_box/Music_box.srcs/constrs_1/new/music_box_xdc.xdc]
Finished Parsing XDC File [D:/programming/vhdl_projects/Music_box/Music_box.srcs/constrs_1/new/music_box_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/programming/vhdl_projects/Music_box/Music_box.srcs/constrs_1/new/music_box_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.918 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.918 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 770.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 770.918 ; gain = 490.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 770.918 ; gain = 490.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 770.918 ; gain = 490.508
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'top_block_cntrl'
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "max_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'approve_ASCII'
INFO: [Synth 8-5546] ROM "done_recv_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "freq_next" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    read |                              000 |                              000
                   write |                              001 |                              001
               increment |                              010 |                              010
                  iSTATE |                              011 |                              100
*
                    idle |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'top_block_cntrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   check |                              001 |                               00
                 approve |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'approve_ASCII'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 770.918 ; gain = 490.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_block_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
Module mod_m_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module duration_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module addr_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module approve_ASCII 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module ram_async 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module ASCII_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "baud_gen_unit/max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "max_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "done_recv_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "freq_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[10]' (FDE) to 'c_ASCII_decoder/freq_reg[11]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[11]' (FDE) to 'c_ASCII_decoder/freq_reg[12]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[12]' (FDE) to 'c_ASCII_decoder/freq_reg[13]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[13]' (FDE) to 'c_ASCII_decoder/freq_reg[14]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[14]' (FDE) to 'c_ASCII_decoder/freq_reg[15]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[15]' (FDE) to 'c_ASCII_decoder/freq_reg[16]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[16]' (FDE) to 'c_ASCII_decoder/freq_reg[17]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[17]' (FDE) to 'c_ASCII_decoder/freq_reg[18]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[18]' (FDE) to 'c_ASCII_decoder/freq_reg[19]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[19]' (FDE) to 'c_ASCII_decoder/freq_reg[20]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[20]' (FDE) to 'c_ASCII_decoder/freq_reg[21]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[21]' (FDE) to 'c_ASCII_decoder/freq_reg[22]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[22]' (FDE) to 'c_ASCII_decoder/freq_reg[23]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[23]' (FDE) to 'c_ASCII_decoder/freq_reg[24]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[24]' (FDE) to 'c_ASCII_decoder/freq_reg[25]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[25]' (FDE) to 'c_ASCII_decoder/freq_reg[26]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[26]' (FDE) to 'c_ASCII_decoder/freq_reg[27]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[27]' (FDE) to 'c_ASCII_decoder/freq_reg[28]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[28]' (FDE) to 'c_ASCII_decoder/freq_reg[29]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[29]' (FDE) to 'c_ASCII_decoder/freq_reg[30]'
INFO: [Synth 8-3886] merging instance 'c_ASCII_decoder/freq_reg[30]' (FDE) to 'c_ASCII_decoder/freq_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c_ASCII_decoder/freq_reg[31] )
WARNING: [Synth 8-3332] Sequential element (c_approve_ASCII/FSM_onehot_state_reg_reg[2]) is unused and will be removed from module top_block.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 770.918 ; gain = 490.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+-----------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------+-----------+----------------------+-----------------+
|top_block   | c_ram/ram_reg | Implied   | 256 x 8              | RAM256X1S x 8   | 
+------------+---------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 770.918 ; gain = 490.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 770.918 ; gain = 490.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------+-----------+----------------------+-----------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------+-----------+----------------------+-----------------+
|top_block   | c_ram/ram_reg | Implied   | 256 x 8              | RAM256X1S x 8   | 
+------------+---------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 784.066 ; gain = 503.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 784.066 ; gain = 503.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 784.066 ; gain = 503.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 784.066 ; gain = 503.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 784.066 ; gain = 503.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 784.066 ; gain = 503.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 784.066 ; gain = 503.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |   185|
|3     |LUT1      |    20|
|4     |LUT2      |   389|
|5     |LUT3      |   249|
|6     |LUT4      |    24|
|7     |LUT5      |    64|
|8     |LUT6      |    44|
|9     |RAM256X1S |     8|
|10    |FDCE      |   104|
|11    |FDPE      |     1|
|12    |FDRE      |    10|
|13    |IBUF      |     4|
|14    |OBUF      |     1|
+------+----------+------+

Report Instance Areas: 
+------+------------------+----------------+------+
|      |Instance          |Module          |Cells |
+------+------------------+----------------+------+
|1     |top               |                |  1104|
|2     |  c_approve_ASCII |approve_ASCII   |    14|
|3     |  c_ASCII_decoder |ASCII_decoder   |   846|
|4     |  c_addr_cntr     |addr_cntr       |    17|
|5     |  c_clk_divider   |clk_divider     |    24|
|6     |  c_cntrl         |top_block_cntrl |    28|
|7     |  c_duration_cntr |duration_cntr   |    72|
|8     |  c_ram           |ram_async       |    22|
|9     |  c_uart          |uart            |    75|
|10    |    baud_gen_unit |mod_m_counter   |    25|
|11    |    uart_rx_unit  |uart_rx         |    35|
+------+------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 784.066 ; gain = 503.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 784.066 ; gain = 169.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 784.066 ; gain = 503.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 784.066 ; gain = 516.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/programming/vhdl_projects/Music_box/Music_box.runs/synth_1/top_block.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_utilization_synth.rpt -pb top_block_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  3 22:57:02 2019...
