<h2 align="center">ğŸ™ Acknowledgment</h2>
<p align="center">
Special thanks to <a href="https://github.com/kunalg123">Kunal Ghosh</a> and the <a href="https://vsdiat.vlsisystemdesign.com/">VSD Team</a> for pioneering this opportunity and guiding thousands of participants in making open-source silicon a reality.
</p>

<h2 align="center">ğŸ“ˆ Progress Tracker</h2>
<p align="center">
ğŸ“… Week 0 â†’ Environment Setup & Tools âœ…<br>
ğŸ“… Week 1 â†’ RTL Design Basics ğŸš§<br>
ğŸ“… Week 2 â†’ Logic Synthesis ğŸš§<br>
â€¦and beyond toward Tapeout ğŸš€
</p>

<h2 align="center">ğŸ”— Useful Links</h2>
<p align="center">
ğŸŒ <a href="https://vsdiat.vlsisystemdesign.com/">VSD Official Website</a><br>
ğŸ–¥ï¸ <a href="https://efabless.com">RISC-V at Efabless</a>
</p>

<p align="center">
ğŸš€ We are now ready to begin our VSD SoC Tapeout journey!
</p>

<h2 align="center">ğŸ‘¨â€ğŸ’» Participant</h2>
<p align="center">
<a href="https://github.com/HandyLatcher">Aryansh Mehrotra</a>
</p>
