INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/TESTING PROJECTS/teste_clock3/teste_clock3.srcs/sources_1/new/teste_clock3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teste_clock3
