set proj_name "${CMAKE_PROJECT_NAME}"
set root_dir ${CMAKE_SOURCE_DIR}
set example_root_dir ${CMAKE_CURRENT_SOURCE_DIR}
set proj_dir ${CMAKE_BINARY_DIR}/${CMAKE_PROJECT_NAME}-project
set src_dir $example_root_dir/rtl
set ip_dir $example_root_dir/ip
set ip_repo ${CMAKE_SOURCE_DIR}/iprepo
set constraints_dir $example_root_dir/constraints

#Check if iprepo is available
if { [file isdirectory $ip_repo] } {
	set lib_dir "$ip_repo"
} else {
	puts "iprepo directory could not be found."
	exit 1
}

# Create project
create_project $proj_name $proj_dir

# Set project properties
set obj [get_projects $proj_name]
set_property part xcu280-fsvh2892-2l-e $obj
set_property board_part xilinx.com:au280:part0:1.1 $obj
set_property "target_language" "Verilog" $obj

set_property IP_REPO_PATHS $lib_dir [current_fileset]
update_ip_catalog

# Add sources
add_files $src_dir
# add_files ${CMAKE_BINARY_DIR}/example_module.vh


add_files -fileset constrs_1 $constraints_dir


set_property top pcie_benchmark_top [current_fileset]
update_compile_order -fileset sources_1




source ${CMAKE_BINARY_DIR}/create_xdma_common_ip.tcl
source ${CMAKE_BINARY_DIR}/create_tcpip_100g_common_ip.tcl
source ${CMAKE_BINARY_DIR}/create_xdma_bypass_ip.tcl