Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Sep 17 00:19:19 2021
| Host         : gflamis-ecsa-lab running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file zynq_dpu_system_wrapper_timing_summary_routed.rpt -pb zynq_dpu_system_wrapper_timing_summary_routed.pb -rpx zynq_dpu_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_dpu_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.594   -75415.586                  78295               131996        0.007        0.000                      0               131996       -0.617     -110.837                     200                 67501  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                        ------------         ----------      --------------
clk_fpga_0                                                   {0.000 5.000}        10.000          100.000         
zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_zynq_dpu_system_clk_wiz_0_0                       {0.000 5.000}        10.000          100.000         
  hier_dpu_clk_rst_DPU_CLK                                   {0.000 1.538}        3.077           325.000         
  hier_dpu_clk_rst_DSP_CLK                                   {0.000 0.769}        1.538           650.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                         1.424        0.000                      0                 1910        0.103        0.000                      0                 1910        4.020        0.000                       0                   891  
zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_zynq_dpu_system_clk_wiz_0_0                                                                                                                                                                         8.751        0.000                       0                     2  
  hier_dpu_clk_rst_DPU_CLK                                        -3.594   -54097.418                  44319                82286        0.049        0.000                      0                82286       -0.366      -17.890                      49                 41903  
  hier_dpu_clk_rst_DSP_CLK                                        -2.013   -16741.072                  29769                42037        0.051        0.000                      0                42037       -0.617      -92.947                     151                 24704  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
hier_dpu_clk_rst_DSP_CLK  hier_dpu_clk_rst_DPU_CLK       -2.124    -4318.889                   3567                 3936        0.007        0.000                      0                 3936  
hier_dpu_clk_rst_DPU_CLK  hier_dpu_clk_rst_DSP_CLK       -2.799     -258.420                    641                 1828        0.055        0.000                      0                 1828  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 1.358ns (16.108%)  route 7.073ns (83.892%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.891     3.185    <hidden>
    SLICE_X28Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  <hidden>
                         net (fo=304, routed)         3.737     7.341    <hidden>
    SLICE_X29Y126        LUT3 (Prop_lut3_I2_O)        0.299     7.640 r  <hidden>
                         net (fo=15, routed)          2.202     9.842    <hidden>
    SLICE_X28Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  <hidden>
                         net (fo=1, routed)           0.000     9.966    <hidden>
    SLICE_X28Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    10.183 r  <hidden>
                         net (fo=1, routed)           1.134    11.317    <hidden>
    SLICE_X26Y117        LUT6 (Prop_lut6_I5_O)        0.299    11.616 r  <hidden>
                         net (fo=1, routed)           0.000    11.616    <hidden>
    SLICE_X26Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.687    12.866    <hidden>
    SLICE_X26Y117        FDRE                                         r  <hidden>
                         clock pessimism              0.247    13.113    
                         clock uncertainty           -0.154    12.959    
    SLICE_X26Y117        FDRE (Setup_fdre_C_D)        0.081    13.040    <hidden>
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 1.334ns (15.969%)  route 7.020ns (84.031%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 12.857 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.891     3.185    <hidden>
    SLICE_X28Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  <hidden>
                         net (fo=92, routed)          4.684     8.325    <hidden>
    SLICE_X38Y126        LUT6 (Prop_lut6_I2_O)        0.124     8.449 r  <hidden>
                         net (fo=1, routed)           0.466     8.915    <hidden>
    SLICE_X38Y126        LUT5 (Prop_lut5_I4_O)        0.124     9.039 r  <hidden>
                         net (fo=1, routed)           0.808     9.847    <hidden>
    SLICE_X38Y125        LUT6 (Prop_lut6_I3_O)        0.124     9.971 r  <hidden>
                         net (fo=1, routed)           0.000     9.971    <hidden>
    SLICE_X38Y125        MUXF7 (Prop_muxf7_I0_O)      0.209    10.180 r  <hidden>
                         net (fo=1, routed)           1.062    11.242    <hidden>
    SLICE_X26Y124        LUT5 (Prop_lut5_I2_O)        0.297    11.539 r  <hidden>
                         net (fo=1, routed)           0.000    11.539    <hidden>
    SLICE_X26Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.678    12.857    <hidden>
    SLICE_X26Y124        FDRE                                         r  <hidden>
                         clock pessimism              0.247    13.104    
                         clock uncertainty           -0.154    12.950    
    SLICE_X26Y124        FDRE (Setup_fdre_C_D)        0.079    13.029    <hidden>
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 1.385ns (16.693%)  route 6.912ns (83.307%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.891     3.185    <hidden>
    SLICE_X28Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  <hidden>
                         net (fo=304, routed)         3.737     7.341    <hidden>
    SLICE_X29Y126        LUT3 (Prop_lut3_I2_O)        0.299     7.640 r  <hidden>
                         net (fo=15, routed)          1.879     9.519    <hidden>
    SLICE_X28Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.643 r  <hidden>
                         net (fo=1, routed)           0.000     9.643    <hidden>
    SLICE_X28Y109        MUXF7 (Prop_muxf7_I1_O)      0.245     9.888 r  <hidden>
                         net (fo=1, routed)           1.296    11.184    <hidden>
    SLICE_X28Y120        LUT6 (Prop_lut6_I5_O)        0.298    11.482 r  <hidden>
                         net (fo=1, routed)           0.000    11.482    <hidden>
    SLICE_X28Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.688    12.867    <hidden>
    SLICE_X28Y120        FDRE                                         r  <hidden>
                         clock pessimism              0.282    13.149    
                         clock uncertainty           -0.154    12.995    
    SLICE_X28Y120        FDRE (Setup_fdre_C_D)        0.032    13.027    <hidden>
  -------------------------------------------------------------------
                         required time                         13.027    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 1.472ns (17.848%)  route 6.776ns (82.152%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 12.862 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.891     3.185    <hidden>
    SLICE_X28Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.419     3.604 r  <hidden>
                         net (fo=304, routed)         4.155     7.759    <hidden>
    SLICE_X31Y129        LUT4 (Prop_lut4_I1_O)        0.299     8.058 r  <hidden>
                         net (fo=1, routed)           1.202     9.259    <hidden>
    SLICE_X34Y127        LUT6 (Prop_lut6_I1_O)        0.124     9.383 r  <hidden>
                         net (fo=1, routed)           0.481     9.865    <hidden>
    SLICE_X36Y125        LUT6 (Prop_lut6_I5_O)        0.124     9.989 r  <hidden>
                         net (fo=1, routed)           0.000     9.989    <hidden>
    SLICE_X36Y125        MUXF7 (Prop_muxf7_I0_O)      0.209    10.198 r  <hidden>
                         net (fo=1, routed)           0.938    11.136    <hidden>
    SLICE_X27Y121        LUT5 (Prop_lut5_I2_O)        0.297    11.433 r  <hidden>
                         net (fo=1, routed)           0.000    11.433    <hidden>
    SLICE_X27Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.683    12.862    <hidden>
    SLICE_X27Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.247    13.109    
                         clock uncertainty           -0.154    12.955    
    SLICE_X27Y121        FDRE (Setup_fdre_C_D)        0.031    12.986    <hidden>
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.766ns (9.458%)  route 7.333ns (90.542%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.696     2.990    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=44, routed)          3.984     7.492    <hidden>
    SLICE_X36Y123        LUT2 (Prop_lut2_I0_O)        0.124     7.616 f  <hidden>
                         net (fo=22, routed)          1.644     9.260    <hidden>
    SLICE_X35Y125        LUT6 (Prop_lut6_I3_O)        0.124     9.384 r  <hidden>
                         net (fo=32, routed)          1.705    11.089    <hidden>
    SLICE_X31Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.698    12.877    <hidden>
    SLICE_X31Y108        FDRE                                         r  <hidden>
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X31Y108        FDRE (Setup_fdre_C_CE)      -0.205    12.647    <hidden>
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.766ns (9.458%)  route 7.333ns (90.542%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.696     2.990    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=44, routed)          3.984     7.492    <hidden>
    SLICE_X36Y123        LUT2 (Prop_lut2_I0_O)        0.124     7.616 f  <hidden>
                         net (fo=22, routed)          1.644     9.260    <hidden>
    SLICE_X35Y125        LUT6 (Prop_lut6_I3_O)        0.124     9.384 r  <hidden>
                         net (fo=32, routed)          1.705    11.089    <hidden>
    SLICE_X31Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.698    12.877    <hidden>
    SLICE_X31Y108        FDRE                                         r  <hidden>
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X31Y108        FDRE (Setup_fdre_C_CE)      -0.205    12.647    <hidden>
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.766ns (9.458%)  route 7.333ns (90.542%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.696     2.990    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=44, routed)          3.984     7.492    <hidden>
    SLICE_X36Y123        LUT2 (Prop_lut2_I0_O)        0.124     7.616 f  <hidden>
                         net (fo=22, routed)          1.644     9.260    <hidden>
    SLICE_X35Y125        LUT6 (Prop_lut6_I3_O)        0.124     9.384 r  <hidden>
                         net (fo=32, routed)          1.705    11.089    <hidden>
    SLICE_X31Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.698    12.877    <hidden>
    SLICE_X31Y108        FDRE                                         r  <hidden>
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X31Y108        FDRE (Setup_fdre_C_CE)      -0.205    12.647    <hidden>
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.766ns (9.458%)  route 7.333ns (90.542%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.696     2.990    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=44, routed)          3.984     7.492    <hidden>
    SLICE_X36Y123        LUT2 (Prop_lut2_I0_O)        0.124     7.616 f  <hidden>
                         net (fo=22, routed)          1.644     9.260    <hidden>
    SLICE_X35Y125        LUT6 (Prop_lut6_I3_O)        0.124     9.384 r  <hidden>
                         net (fo=32, routed)          1.705    11.089    <hidden>
    SLICE_X31Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.698    12.877    <hidden>
    SLICE_X31Y108        FDRE                                         r  <hidden>
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X31Y108        FDRE (Setup_fdre_C_CE)      -0.205    12.647    <hidden>
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.766ns (9.458%)  route 7.333ns (90.542%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.696     2.990    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=44, routed)          3.984     7.492    <hidden>
    SLICE_X36Y123        LUT2 (Prop_lut2_I0_O)        0.124     7.616 f  <hidden>
                         net (fo=22, routed)          1.644     9.260    <hidden>
    SLICE_X35Y125        LUT6 (Prop_lut6_I3_O)        0.124     9.384 r  <hidden>
                         net (fo=32, routed)          1.705    11.089    <hidden>
    SLICE_X31Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.698    12.877    <hidden>
    SLICE_X31Y108        FDRE                                         r  <hidden>
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X31Y108        FDRE (Setup_fdre_C_CE)      -0.205    12.647    <hidden>
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.766ns (9.458%)  route 7.333ns (90.542%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.696     2.990    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=44, routed)          3.984     7.492    <hidden>
    SLICE_X36Y123        LUT2 (Prop_lut2_I0_O)        0.124     7.616 f  <hidden>
                         net (fo=22, routed)          1.644     9.260    <hidden>
    SLICE_X35Y125        LUT6 (Prop_lut6_I3_O)        0.124     9.384 r  <hidden>
                         net (fo=32, routed)          1.705    11.089    <hidden>
    SLICE_X31Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.698    12.877    <hidden>
    SLICE_X31Y108        FDRE                                         r  <hidden>
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X31Y108        FDRE (Setup_fdre_C_CE)      -0.205    12.647    <hidden>
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  1.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.498%)  route 0.364ns (63.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.574     0.910    <hidden>
    SLICE_X26Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y97         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  <hidden>
                         net (fo=36, routed)          0.364     1.437    <hidden>
    SLICE_X26Y107        LUT4 (Prop_lut4_I3_O)        0.045     1.482 r  <hidden>
                         net (fo=1, routed)           0.000     1.482    <hidden>
    SLICE_X26Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.928     1.294    <hidden>
    SLICE_X26Y107        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.259    
    SLICE_X26Y107        FDRE (Hold_fdre_C_D)         0.120     1.379    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.651     0.987    zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y135        FDRE                                         r  zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y135        FDRE (Prop_fdre_C_Q)         0.141     1.128 r  zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.184    zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X27Y135        FDRE                                         r  zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.924     1.290    zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y135        FDRE                                         r  zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.303     0.987    
    SLICE_X27Y135        FDRE (Hold_fdre_C_D)         0.075     1.062    zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.654     0.990    <hidden>
    SLICE_X27Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  <hidden>
                         net (fo=1, routed)           0.091     1.222    <hidden>
    SLICE_X26Y108        LUT4 (Prop_lut4_I0_O)        0.045     1.267 r  <hidden>
                         net (fo=1, routed)           0.000     1.267    <hidden>
    SLICE_X26Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.928     1.294    <hidden>
    SLICE_X26Y108        FDRE                                         r  <hidden>
                         clock pessimism             -0.291     1.003    
    SLICE_X26Y108        FDRE (Hold_fdre_C_D)         0.121     1.124    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_dpu_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.714%)  route 0.233ns (62.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.655     0.991    <hidden>
    SLICE_X27Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  <hidden>
                         net (fo=1, routed)           0.233     1.365    zynq_dpu_system_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.885     1.251    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    zynq_dpu_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_dpu_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.956%)  route 0.241ns (63.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.655     0.991    <hidden>
    SLICE_X27Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  <hidden>
                         net (fo=1, routed)           0.241     1.373    zynq_dpu_system_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.885     1.251    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     1.216    zynq_dpu_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.209ns (32.221%)  route 0.440ns (67.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.574     0.910    <hidden>
    SLICE_X26Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y97         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  <hidden>
                         net (fo=36, routed)          0.440     1.513    <hidden>
    SLICE_X26Y107        LUT4 (Prop_lut4_I3_O)        0.045     1.558 r  <hidden>
                         net (fo=1, routed)           0.000     1.558    <hidden>
    SLICE_X26Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.928     1.294    <hidden>
    SLICE_X26Y107        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.259    
    SLICE_X26Y107        FDRE (Hold_fdre_C_D)         0.121     1.380    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_dpu_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.411%)  route 0.269ns (65.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.655     0.991    <hidden>
    SLICE_X27Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  <hidden>
                         net (fo=1, routed)           0.269     1.401    zynq_dpu_system_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.885     1.251    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.216    zynq_dpu_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.727%)  route 0.144ns (43.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.654     0.990    <hidden>
    SLICE_X27Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  <hidden>
                         net (fo=2, routed)           0.144     1.275    <hidden>
    SLICE_X26Y108        LUT4 (Prop_lut4_I0_O)        0.048     1.323 r  <hidden>
                         net (fo=1, routed)           0.000     1.323    <hidden>
    SLICE_X26Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.928     1.294    <hidden>
    SLICE_X26Y108        FDRE                                         r  <hidden>
                         clock pessimism             -0.291     1.003    
    SLICE_X26Y108        FDRE (Hold_fdre_C_D)         0.131     1.134    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.629     0.965    <hidden>
    SLICE_X37Y120        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDSE (Prop_fdse_C_Q)         0.141     1.106 r  <hidden>
                         net (fo=2, routed)           0.124     1.230    <hidden>
    SLICE_X37Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.899     1.265    <hidden>
    SLICE_X37Y120        FDRE                                         r  <hidden>
                         clock pessimism             -0.300     0.965    
    SLICE_X37Y120        FDRE (Hold_fdre_C_D)         0.075     1.040    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.643     0.979    <hidden>
    SLICE_X26Y123        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y123        FDSE (Prop_fdse_C_Q)         0.164     1.143 r  <hidden>
                         net (fo=1, routed)           0.110     1.253    <hidden>
    SLICE_X27Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_dpu_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.913     1.279    <hidden>
    SLICE_X27Y124        FDRE                                         r  <hidden>
                         clock pessimism             -0.288     0.991    
    SLICE_X27Y124        FDRE (Hold_fdre_C_D)         0.070     1.061    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_dpu_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X28Y105   <hidden>
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y106   <hidden>
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y105   <hidden>
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y105   <hidden>
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y105   <hidden>
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y105   <hidden>
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y105   <hidden>
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y105   <hidden>
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y105   <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y130   zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y130   zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y110   <hidden>
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y110   <hidden>
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   <hidden>
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   <hidden>
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   <hidden>
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   <hidden>
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   <hidden>
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y109   <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y130   zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y130   zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y106   <hidden>
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y105   <hidden>
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y105   <hidden>
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y105   <hidden>
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y105   <hidden>
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y108   <hidden>
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y118   <hidden>
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y108   <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
  To Clock:  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zynq_dpu_system_clk_wiz_0_0
  To Clock:  clkfbout_zynq_dpu_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zynq_dpu_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_rst_DPU_CLK
  To Clock:  hier_dpu_clk_rst_DPU_CLK

Setup :        44319  Failing Endpoints,  Worst Slack       -3.594ns,  Total Violation   -54097.418ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :           49  Failing Endpoints,  Worst Slack       -0.366ns,  Total Violation      -17.890ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.594ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 1.132ns (18.080%)  route 5.129ns (81.920%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.529ns = ( 8.606 - 3.077 ) 
    Source Clock Delay      (SCD):    6.074ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.699     6.074    <hidden>
    SLICE_X30Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.518     6.592 f  <hidden>
                         net (fo=17, routed)          1.007     7.599    <hidden>
    SLICE_X28Y53         LUT4 (Prop_lut4_I2_O)        0.124     7.723 f  <hidden>
                         net (fo=1, routed)           0.626     8.349    <hidden>
    SLICE_X28Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.473 f  <hidden>
                         net (fo=13, routed)          1.143     9.616    <hidden>
    SLICE_X23Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.740 r  <hidden>
                         net (fo=5, routed)           0.732    10.472    <hidden>
    SLICE_X23Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  <hidden>
                         net (fo=3, routed)           0.813    11.409    <hidden>
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.118    11.527 r  <hidden>
                         net (fo=1, routed)           0.807    12.335    <hidden>
    SLICE_X30Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.572     8.606    <hidden>
    SLICE_X30Y47         FDRE                                         r  <hidden>
                         clock pessimism              0.419     9.024    
                         clock uncertainty           -0.068     8.956    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)       -0.215     8.741    <hidden>
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                 -3.594    

Slack (VIOLATED) :        -3.417ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 0.952ns (16.059%)  route 4.976ns (83.941%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 8.495 - 3.077 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.645     6.020    <hidden>
    SLICE_X37Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     6.476 f  <hidden>
                         net (fo=9, routed)           1.486     7.962    <hidden>
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.086 f  <hidden>
                         net (fo=1, routed)           0.586     8.672    <hidden>
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.796 f  <hidden>
                         net (fo=37, routed)          0.967     9.763    <hidden>
    SLICE_X49Y76         LUT2 (Prop_lut2_I0_O)        0.124     9.887 r  <hidden>
                         net (fo=132, routed)         0.961    10.848    <hidden>
    SLICE_X41Y79         LUT5 (Prop_lut5_I3_O)        0.124    10.972 r  <hidden>
                         net (fo=16, routed)          0.976    11.948    <hidden>
    SLICE_X43Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.462     8.495    <hidden>
    SLICE_X43Y75         FDRE                                         r  <hidden>
                         clock pessimism              0.533     9.028    
                         clock uncertainty           -0.068     8.960    
    SLICE_X43Y75         FDRE (Setup_fdre_C_R)       -0.429     8.531    <hidden>
  -------------------------------------------------------------------
                         required time                          8.531    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                                 -3.417    

Slack (VIOLATED) :        -3.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 2.139ns (33.730%)  route 4.203ns (66.270%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.478ns = ( 8.555 - 3.077 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.670     6.045    <hidden>
    SLICE_X33Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     6.501 f  <hidden>
                         net (fo=52, routed)          1.241     7.742    <hidden>
    SLICE_X31Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.866 r  <hidden>
                         net (fo=4, routed)           0.606     8.472    <hidden>
    SLICE_X29Y47         LUT3 (Prop_lut3_I0_O)        0.124     8.596 r  <hidden>
                         net (fo=2, routed)           0.294     8.890    <hidden>
    SLICE_X31Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.014 r  <hidden>
                         net (fo=1, routed)           0.331     9.345    <hidden>
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.743 r  <hidden>
                         net (fo=1, routed)           0.000     9.743    <hidden>
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.971 r  <hidden>
                         net (fo=1, routed)           0.692    10.663    <hidden>
    SLICE_X28Y52         LUT6 (Prop_lut6_I4_O)        0.313    10.976 r  <hidden>
                         net (fo=1, routed)           0.279    11.255    <hidden>
    SLICE_X28Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.379 r  <hidden>
                         net (fo=1, routed)           0.452    11.832    <hidden>
    SLICE_X27Y49         LUT6 (Prop_lut6_I2_O)        0.124    11.956 r  <hidden>
                         net (fo=1, routed)           0.307    12.263    <hidden>
    SLICE_X26Y51         LUT6 (Prop_lut6_I1_O)        0.124    12.387 r  <hidden>
                         net (fo=1, routed)           0.000    12.387    <hidden>
    SLICE_X26Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.522     8.555    <hidden>
    SLICE_X26Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.419     8.974    
                         clock uncertainty           -0.068     8.906    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)        0.081     8.987    <hidden>
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                 -3.400    

Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 1.840ns (31.063%)  route 4.083ns (68.937%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 8.592 - 3.077 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.734     6.109    <hidden>
    SLICE_X69Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDRE (Prop_fdre_C_Q)         0.456     6.565 r  <hidden>
                         net (fo=10, routed)          0.866     7.431    <hidden>
    SLICE_X70Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.555 r  <hidden>
                         net (fo=1, routed)           0.556     8.110    <hidden>
    SLICE_X68Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.234 r  <hidden>
                         net (fo=1, routed)           0.704     8.938    <hidden>
    SLICE_X67Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.464 r  <hidden>
                         net (fo=1, routed)           0.000     9.464    <hidden>
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  <hidden>
                         net (fo=7, routed)           0.780    10.401    <hidden>
    SLICE_X68Y44         LUT5 (Prop_lut5_I4_O)        0.329    10.730 r  <hidden>
                         net (fo=30, routed)          0.666    11.396    <hidden>
    SLICE_X73Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.520 r  <hidden>
                         net (fo=11, routed)          0.512    12.032    <hidden>
    SLICE_X71Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.558     8.592    <hidden>
    SLICE_X71Y46         FDRE                                         r  <hidden>
                         clock pessimism              0.568     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X71Y46         FDRE (Setup_fdre_C_R)       -0.429     8.663    <hidden>
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                         -12.032    
  -------------------------------------------------------------------
                         slack                                 -3.369    

Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 1.840ns (31.063%)  route 4.083ns (68.937%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 8.592 - 3.077 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.734     6.109    <hidden>
    SLICE_X69Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDRE (Prop_fdre_C_Q)         0.456     6.565 r  <hidden>
                         net (fo=10, routed)          0.866     7.431    <hidden>
    SLICE_X70Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.555 r  <hidden>
                         net (fo=1, routed)           0.556     8.110    <hidden>
    SLICE_X68Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.234 r  <hidden>
                         net (fo=1, routed)           0.704     8.938    <hidden>
    SLICE_X67Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.464 r  <hidden>
                         net (fo=1, routed)           0.000     9.464    <hidden>
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  <hidden>
                         net (fo=7, routed)           0.780    10.401    <hidden>
    SLICE_X68Y44         LUT5 (Prop_lut5_I4_O)        0.329    10.730 r  <hidden>
                         net (fo=30, routed)          0.666    11.396    <hidden>
    SLICE_X73Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.520 r  <hidden>
                         net (fo=11, routed)          0.512    12.032    <hidden>
    SLICE_X71Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.558     8.592    <hidden>
    SLICE_X71Y46         FDRE                                         r  <hidden>
                         clock pessimism              0.568     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X71Y46         FDRE (Setup_fdre_C_R)       -0.429     8.663    <hidden>
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                         -12.032    
  -------------------------------------------------------------------
                         slack                                 -3.369    

Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 1.840ns (31.063%)  route 4.083ns (68.937%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 8.592 - 3.077 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.734     6.109    <hidden>
    SLICE_X69Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDRE (Prop_fdre_C_Q)         0.456     6.565 r  <hidden>
                         net (fo=10, routed)          0.866     7.431    <hidden>
    SLICE_X70Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.555 r  <hidden>
                         net (fo=1, routed)           0.556     8.110    <hidden>
    SLICE_X68Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.234 r  <hidden>
                         net (fo=1, routed)           0.704     8.938    <hidden>
    SLICE_X67Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.464 r  <hidden>
                         net (fo=1, routed)           0.000     9.464    <hidden>
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  <hidden>
                         net (fo=7, routed)           0.780    10.401    <hidden>
    SLICE_X68Y44         LUT5 (Prop_lut5_I4_O)        0.329    10.730 r  <hidden>
                         net (fo=30, routed)          0.666    11.396    <hidden>
    SLICE_X73Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.520 r  <hidden>
                         net (fo=11, routed)          0.512    12.032    <hidden>
    SLICE_X71Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.558     8.592    <hidden>
    SLICE_X71Y46         FDRE                                         r  <hidden>
                         clock pessimism              0.568     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X71Y46         FDRE (Setup_fdre_C_R)       -0.429     8.663    <hidden>
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                         -12.032    
  -------------------------------------------------------------------
                         slack                                 -3.369    

Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 1.840ns (31.064%)  route 4.083ns (68.936%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 8.592 - 3.077 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.734     6.109    <hidden>
    SLICE_X69Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDRE (Prop_fdre_C_Q)         0.456     6.565 r  <hidden>
                         net (fo=10, routed)          0.866     7.431    <hidden>
    SLICE_X70Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.555 r  <hidden>
                         net (fo=1, routed)           0.556     8.110    <hidden>
    SLICE_X68Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.234 r  <hidden>
                         net (fo=1, routed)           0.704     8.938    <hidden>
    SLICE_X67Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.464 r  <hidden>
                         net (fo=1, routed)           0.000     9.464    <hidden>
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  <hidden>
                         net (fo=7, routed)           0.780    10.401    <hidden>
    SLICE_X68Y44         LUT5 (Prop_lut5_I4_O)        0.329    10.730 r  <hidden>
                         net (fo=30, routed)          0.666    11.396    <hidden>
    SLICE_X73Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.520 r  <hidden>
                         net (fo=11, routed)          0.512    12.032    <hidden>
    SLICE_X71Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.558     8.592    <hidden>
    SLICE_X71Y45         FDRE                                         r  <hidden>
                         clock pessimism              0.568     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X71Y45         FDRE (Setup_fdre_C_R)       -0.429     8.663    <hidden>
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                         -12.032    
  -------------------------------------------------------------------
                         slack                                 -3.369    

Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 1.840ns (31.064%)  route 4.083ns (68.936%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 8.592 - 3.077 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.734     6.109    <hidden>
    SLICE_X69Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDRE (Prop_fdre_C_Q)         0.456     6.565 r  <hidden>
                         net (fo=10, routed)          0.866     7.431    <hidden>
    SLICE_X70Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.555 r  <hidden>
                         net (fo=1, routed)           0.556     8.110    <hidden>
    SLICE_X68Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.234 r  <hidden>
                         net (fo=1, routed)           0.704     8.938    <hidden>
    SLICE_X67Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.464 r  <hidden>
                         net (fo=1, routed)           0.000     9.464    <hidden>
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  <hidden>
                         net (fo=7, routed)           0.780    10.401    <hidden>
    SLICE_X68Y44         LUT5 (Prop_lut5_I4_O)        0.329    10.730 r  <hidden>
                         net (fo=30, routed)          0.666    11.396    <hidden>
    SLICE_X73Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.520 r  <hidden>
                         net (fo=11, routed)          0.512    12.032    <hidden>
    SLICE_X71Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.558     8.592    <hidden>
    SLICE_X71Y45         FDRE                                         r  <hidden>
                         clock pessimism              0.568     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X71Y45         FDRE (Setup_fdre_C_R)       -0.429     8.663    <hidden>
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                         -12.032    
  -------------------------------------------------------------------
                         slack                                 -3.369    

Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 1.840ns (31.064%)  route 4.083ns (68.936%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 8.592 - 3.077 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.734     6.109    <hidden>
    SLICE_X69Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDRE (Prop_fdre_C_Q)         0.456     6.565 r  <hidden>
                         net (fo=10, routed)          0.866     7.431    <hidden>
    SLICE_X70Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.555 r  <hidden>
                         net (fo=1, routed)           0.556     8.110    <hidden>
    SLICE_X68Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.234 r  <hidden>
                         net (fo=1, routed)           0.704     8.938    <hidden>
    SLICE_X67Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.464 r  <hidden>
                         net (fo=1, routed)           0.000     9.464    <hidden>
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  <hidden>
                         net (fo=7, routed)           0.780    10.401    <hidden>
    SLICE_X68Y44         LUT5 (Prop_lut5_I4_O)        0.329    10.730 r  <hidden>
                         net (fo=30, routed)          0.666    11.396    <hidden>
    SLICE_X73Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.520 r  <hidden>
                         net (fo=11, routed)          0.512    12.032    <hidden>
    SLICE_X71Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.558     8.592    <hidden>
    SLICE_X71Y45         FDRE                                         r  <hidden>
                         clock pessimism              0.568     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X71Y45         FDRE (Setup_fdre_C_R)       -0.429     8.663    <hidden>
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                         -12.032    
  -------------------------------------------------------------------
                         slack                                 -3.369    

Slack (VIOLATED) :        -3.369ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 1.840ns (31.064%)  route 4.083ns (68.936%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 8.592 - 3.077 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.734     6.109    <hidden>
    SLICE_X69Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDRE (Prop_fdre_C_Q)         0.456     6.565 r  <hidden>
                         net (fo=10, routed)          0.866     7.431    <hidden>
    SLICE_X70Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.555 r  <hidden>
                         net (fo=1, routed)           0.556     8.110    <hidden>
    SLICE_X68Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.234 r  <hidden>
                         net (fo=1, routed)           0.704     8.938    <hidden>
    SLICE_X67Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.464 r  <hidden>
                         net (fo=1, routed)           0.000     9.464    <hidden>
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.621 r  <hidden>
                         net (fo=7, routed)           0.780    10.401    <hidden>
    SLICE_X68Y44         LUT5 (Prop_lut5_I4_O)        0.329    10.730 r  <hidden>
                         net (fo=30, routed)          0.666    11.396    <hidden>
    SLICE_X73Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.520 r  <hidden>
                         net (fo=11, routed)          0.512    12.032    <hidden>
    SLICE_X71Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.558     8.592    <hidden>
    SLICE_X71Y45         FDRE                                         r  <hidden>
                         clock pessimism              0.568     9.160    
                         clock uncertainty           -0.068     9.092    
    SLICE_X71Y45         FDRE (Setup_fdre_C_R)       -0.429     8.663    <hidden>
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                         -12.032    
  -------------------------------------------------------------------
                         slack                                 -3.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.226ns (50.836%)  route 0.219ns (49.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.580     2.024    <hidden>
    SLICE_X65Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.128     2.152 r  <hidden>
                         net (fo=4, routed)           0.219     2.371    <hidden>
    SLICE_X62Y49         LUT4 (Prop_lut4_I0_O)        0.098     2.469 r  <hidden>
                         net (fo=1, routed)           0.000     2.469    <hidden>
    SLICE_X62Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.854     2.633    <hidden>
    SLICE_X62Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.334     2.299    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.121     2.420    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.251ns (54.582%)  route 0.209ns (45.418%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.609     2.053    <hidden>
    SLICE_X105Y50        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y50        FDRE (Prop_fdre_C_Q)         0.141     2.194 r  <hidden>
                         net (fo=3, routed)           0.209     2.403    <hidden>
    SLICE_X102Y49        LUT4 (Prop_lut4_I2_O)        0.045     2.448 r  <hidden>
                         net (fo=1, routed)           0.000     2.448    <hidden>
    SLICE_X102Y49        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.513 r  <hidden>
                         net (fo=1, routed)           0.000     2.513    <hidden>
    SLICE_X102Y49        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.885     2.664    <hidden>
    SLICE_X102Y49        FDRE                                         r  <hidden>
                         clock pessimism             -0.334     2.330    
    SLICE_X102Y49        FDRE (Hold_fdre_C_D)         0.134     2.464    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.132%)  route 0.123ns (42.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.606     2.050    <hidden>
    SLICE_X102Y30        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y30        FDRE (Prop_fdre_C_Q)         0.164     2.214 r  <hidden>
                         net (fo=1, routed)           0.123     2.337    <hidden>
    RAMB36_X5Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.919     2.698    <hidden>
    RAMB36_X5Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.568     2.131    
    RAMB36_X5Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     2.286    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.385%)  route 0.243ns (56.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.556     2.000    <hidden>
    SLICE_X49Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     2.141 r  <hidden>
                         net (fo=2, routed)           0.243     2.384    <hidden>
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.429 r  <hidden>
                         net (fo=1, routed)           0.000     2.429    <hidden>
    SLICE_X50Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.816     2.595    <hidden>
    SLICE_X50Y31         FDRE                                         r  <hidden>
                         clock pessimism             -0.339     2.256    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.121     2.377    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.398%)  route 0.257ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.540     1.984    <hidden>
    SLICE_X52Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.141     2.125 r  <hidden>
                         net (fo=2, routed)           0.257     2.383    <hidden>
    SLICE_X49Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.815     2.594    <hidden>
    SLICE_X49Y68         FDRE                                         r  <hidden>
                         clock pessimism             -0.339     2.255    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.075     2.330    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.201%)  route 0.248ns (63.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.561     2.005    <hidden>
    SLICE_X49Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     2.146 r  <hidden>
                         net (fo=1, routed)           0.248     2.395    <hidden>
    SLICE_X52Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.821     2.600    <hidden>
    SLICE_X52Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.334     2.266    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.076     2.342    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.593%)  route 0.410ns (74.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.558     2.002    <hidden>
    SLICE_X35Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  <hidden>
                         net (fo=1, routed)           0.410     2.553    <hidden>
    RAMB36_X2Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.872     2.651    <hidden>
    RAMB36_X2Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.334     2.317    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.500    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.640%)  route 0.244ns (63.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.553     1.997    <hidden>
    SLICE_X47Y62         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDSE (Prop_fdse_C_Q)         0.141     2.138 r  <hidden>
                         net (fo=1, routed)           0.244     2.382    <hidden>
    SLICE_X53Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.818     2.597    <hidden>
    SLICE_X53Y60         FDRE                                         r  <hidden>
                         clock pessimism             -0.339     2.258    
    SLICE_X53Y60         FDRE (Hold_fdre_C_D)         0.071     2.329    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.169%)  route 0.225ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.557     2.001    <hidden>
    SLICE_X46Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     2.165 r  <hidden>
                         net (fo=1, routed)           0.225     2.390    <hidden>
    SLICE_X51Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.821     2.600    <hidden>
    SLICE_X51Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.339     2.261    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.076     2.337    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.584     2.028    <hidden>
    SLICE_X87Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     2.169 r  <hidden>
                         net (fo=2, routed)           0.117     2.287    <hidden>
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.484 r  <hidden>
                         net (fo=1, routed)           0.001     2.484    <hidden>
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.538 r  <hidden>
                         net (fo=1, routed)           0.000     2.538    <hidden>
    SLICE_X87Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.940     2.719    <hidden>
    SLICE_X87Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.339     2.380    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     2.485    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hier_dpu_clk_rst_DPU_CLK
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.443         3.077       -0.366     DSP48_X4Y54      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            3.443         3.077       -0.366     DSP48_X3Y27      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            3.443         3.077       -0.366     DSP48_X3Y46      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            3.443         3.077       -0.366     DSP48_X3Y55      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            3.443         3.077       -0.366     DSP48_X2Y47      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            3.443         3.077       -0.366     DSP48_X3Y28      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            3.443         3.077       -0.366     DSP48_X2Y44      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            3.443         3.077       -0.366     DSP48_X4Y38      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            3.443         3.077       -0.366     DSP48_X3Y19      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            3.443         3.077       -0.366     DSP48_X3Y40      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.077       210.283    MMCME2_ADV_X1Y2  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X46Y66     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_bab916e7[1].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg_0_3_102_102/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X46Y66     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_bab916e7[1].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg_0_3_102_102/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X46Y66     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_bab916e7[1].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg_0_3_102_102/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X46Y66     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_bab916e7[1].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg_0_3_102_102/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X46Y66     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_bab916e7[1].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg_0_3_102_102/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X46Y66     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_bab916e7[1].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg_0_3_102_102/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         1.538       0.288      SLICE_X46Y66     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_bab916e7[1].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg_0_3_102_102/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         1.538       0.288      SLICE_X46Y66     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_bab916e7[1].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg_0_3_102_102/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X42Y65     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_bab916e7[1].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg_0_3_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X42Y65     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_bab916e7[1].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg_0_3_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X66Y68     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_0f5ff1a2/u_16e09ec6/s_1bffc1be_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X66Y68     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_0f5ff1a2/u_16e09ec6/s_1bffc1be_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X66Y68     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_0f5ff1a2/u_16e09ec6/s_1bffc1be_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X66Y68     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_0f5ff1a2/u_16e09ec6/s_1bffc1be_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X66Y68     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_0f5ff1a2/u_16e09ec6/s_1bffc1be_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X66Y68     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_0f5ff1a2/u_16e09ec6/s_1bffc1be_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         1.538       0.288      SLICE_X66Y68     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_0f5ff1a2/u_16e09ec6/s_1bffc1be_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         1.538       0.288      SLICE_X66Y68     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_0f5ff1a2/u_16e09ec6/s_1bffc1be_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X54Y59     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_0f5ff1a2/u_16e09ec6/s_1bffc1be_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.538       0.288      SLICE_X54Y59     zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_0f5ff1a2/u_16e09ec6/s_1bffc1be_reg_0_31_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_rst_DSP_CLK
  To Clock:  hier_dpu_clk_rst_DSP_CLK

Setup :        29769  Failing Endpoints,  Worst Slack       -2.013ns,  Total Violation   -16741.073ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :          151  Failing Endpoints,  Worst Slack       -0.617ns,  Total Violation      -92.947ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (hier_dpu_clk_rst_DSP_CLK rise@1.538ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.478ns (17.158%)  route 2.308ns (82.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 7.164 - 1.538 ) 
    Source Clock Delay      (SCD):    6.176ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.801     6.176    <hidden>
    SLICE_X92Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y47         FDRE (Prop_fdre_C_Q)         0.478     6.654 r  <hidden>
                         net (fo=2, routed)           2.308     8.962    <hidden>
    DSP48_X1Y18          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      1.538     1.538 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     1.538 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     3.309    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.392 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.404    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.495 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.669     7.164    <hidden>
    DSP48_X1Y18          DSP48E1                                      r  <hidden>
                         clock pessimism              0.433     7.596    
                         clock uncertainty           -0.062     7.534    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -0.585     6.949    <hidden>
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -1.985ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (hier_dpu_clk_rst_DSP_CLK rise@1.538ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.456ns (15.031%)  route 2.578ns (84.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 7.165 - 1.538 ) 
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.648     6.023    <hidden>
    SLICE_X40Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456     6.479 r  <hidden>
                         net (fo=2, routed)           2.578     9.057    <hidden>
    DSP48_X1Y19          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      1.538     1.538 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     1.538 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     3.309    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.392 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.404    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.495 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.670     7.165    <hidden>
    DSP48_X1Y19          DSP48E1                                      r  <hidden>
                         clock pessimism              0.419     7.583    
                         clock uncertainty           -0.062     7.521    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450     7.071    <hidden>
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 -1.985    

Slack (VIOLATED) :        -1.975ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (hier_dpu_clk_rst_DSP_CLK rise@1.538ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.518ns (17.359%)  route 2.466ns (82.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 7.164 - 1.538 ) 
    Source Clock Delay      (SCD):    6.098ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.723     6.098    <hidden>
    SLICE_X86Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.518     6.616 r  <hidden>
                         net (fo=2, routed)           2.466     9.082    <hidden>
    DSP48_X1Y18          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      1.538     1.538 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     1.538 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     3.309    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.392 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.404    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.495 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.669     7.164    <hidden>
    DSP48_X1Y18          DSP48E1                                      r  <hidden>
                         clock pessimism              0.419     7.582    
                         clock uncertainty           -0.062     7.520    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_D[19])
                                                     -0.413     7.107    <hidden>
  -------------------------------------------------------------------
                         required time                          7.107    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                 -1.975    

Slack (VIOLATED) :        -1.965ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (hier_dpu_clk_rst_DSP_CLK rise@1.538ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.419ns (14.973%)  route 2.379ns (85.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 7.152 - 1.538 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.726     6.101    <hidden>
    SLICE_X55Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.419     6.520 r  <hidden>
                         net (fo=2, routed)           2.379     8.899    <hidden>
    DSP48_X1Y11          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      1.538     1.538 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     1.538 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     3.309    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.392 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.404    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.495 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.657     7.152    <hidden>
    DSP48_X1Y11          DSP48E1                                      r  <hidden>
                         clock pessimism              0.433     7.584    
                         clock uncertainty           -0.062     7.522    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_D[20])
                                                     -0.588     6.934    <hidden>
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                 -1.965    

Slack (VIOLATED) :        -1.960ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (hier_dpu_clk_rst_DSP_CLK rise@1.538ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.456ns (15.100%)  route 2.564ns (84.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 7.157 - 1.538 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.730     6.105    <hidden>
    SLICE_X85Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y32         FDRE (Prop_fdre_C_Q)         0.456     6.561 r  <hidden>
                         net (fo=1, routed)           2.564     9.125    <hidden>
    DSP48_X1Y13          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      1.538     1.538 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     1.538 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     3.309    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.392 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.404    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.495 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.662     7.157    <hidden>
    DSP48_X1Y13          DSP48E1                                      r  <hidden>
                         clock pessimism              0.433     7.589    
                         clock uncertainty           -0.062     7.527    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.362     7.165    <hidden>
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                 -1.960    

Slack (VIOLATED) :        -1.952ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (hier_dpu_clk_rst_DSP_CLK rise@1.538ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.478ns (17.052%)  route 2.325ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 6.965 - 1.538 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.755     6.130    <hidden>
    SLICE_X20Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.478     6.608 r  <hidden>
                         net (fo=33, routed)          2.325     8.933    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      1.538     1.538 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     1.538 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     3.309    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.392 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.404    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.495 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.471     6.965    <hidden>
    SLICE_X36Y82         FDRE                                         r  <hidden>
                         clock pessimism              0.419     7.384    
                         clock uncertainty           -0.062     7.322    
    SLICE_X36Y82         FDRE (Setup_fdre_C_CE)      -0.341     6.981    <hidden>
  -------------------------------------------------------------------
                         required time                          6.981    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                 -1.952    

Slack (VIOLATED) :        -1.930ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (hier_dpu_clk_rst_DSP_CLK rise@1.538ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.456ns (15.522%)  route 2.482ns (84.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 7.152 - 1.538 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.726     6.101    <hidden>
    SLICE_X77Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y32         FDRE (Prop_fdre_C_Q)         0.456     6.557 r  <hidden>
                         net (fo=2, routed)           2.482     9.039    <hidden>
    DSP48_X1Y8           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      1.538     1.538 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     1.538 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     3.309    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.392 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.404    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.495 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.657     7.152    <hidden>
    DSP48_X1Y8           DSP48E1                                      r  <hidden>
                         clock pessimism              0.433     7.584    
                         clock uncertainty           -0.062     7.522    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -0.413     7.109    <hidden>
  -------------------------------------------------------------------
                         required time                          7.109    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                 -1.930    

Slack (VIOLATED) :        -1.930ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (hier_dpu_clk_rst_DSP_CLK rise@1.538ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.478ns (17.370%)  route 2.274ns (82.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 7.166 - 1.538 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.638     6.013    <hidden>
    SLICE_X32Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.478     6.491 r  <hidden>
                         net (fo=5, routed)           2.274     8.765    <hidden>
    DSP48_X0Y18          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      1.538     1.538 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     1.538 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     3.309    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.392 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.404    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.495 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.671     7.166    <hidden>
    DSP48_X0Y18          DSP48E1                                      r  <hidden>
                         clock pessimism              0.419     7.584    
                         clock uncertainty           -0.062     7.522    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_CED)
                                                     -0.687     6.835    <hidden>
  -------------------------------------------------------------------
                         required time                          6.835    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                 -1.930    

Slack (VIOLATED) :        -1.923ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (hier_dpu_clk_rst_DSP_CLK rise@1.538ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 0.478ns (17.288%)  route 2.287ns (82.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 7.152 - 1.538 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.718     6.093    <hidden>
    SLICE_X58Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_fdre_C_Q)         0.478     6.571 r  <hidden>
                         net (fo=2, routed)           2.287     8.858    <hidden>
    DSP48_X1Y11          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      1.538     1.538 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     1.538 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     3.309    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.392 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.404    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.495 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.657     7.152    <hidden>
    DSP48_X1Y11          DSP48E1                                      r  <hidden>
                         clock pessimism              0.433     7.584    
                         clock uncertainty           -0.062     7.522    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_D[19])
                                                     -0.587     6.935    <hidden>
  -------------------------------------------------------------------
                         required time                          6.935    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                 -1.923    

Slack (VIOLATED) :        -1.913ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (hier_dpu_clk_rst_DSP_CLK rise@1.538ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.434ns (14.779%)  route 2.503ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 6.974 - 1.538 ) 
    Source Clock Delay      (SCD):    6.251ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.876     6.251    <hidden>
    DSP48_X3Y8           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     6.685 r  <hidden>
                         net (fo=2, routed)           2.503     9.187    <hidden>
    SLICE_X35Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      1.538     1.538 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     1.538 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     3.309    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.392 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.404    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.495 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.479     6.974    <hidden>
    SLICE_X35Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.433     7.407    
                         clock uncertainty           -0.062     7.345    
    SLICE_X35Y24         FDRE (Setup_fdre_C_D)       -0.071     7.274    <hidden>
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 -1.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.048%)  route 0.115ns (44.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.606     2.050    <hidden>
    SLICE_X93Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y93         FDRE (Prop_fdre_C_Q)         0.141     2.191 r  <hidden>
                         net (fo=3, routed)           0.115     2.306    <hidden>
    DSP48_X3Y37          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.966     2.745    <hidden>
    DSP48_X3Y37          DSP48E1                                      r  <hidden>
                         clock pessimism             -0.589     2.156    
    DSP48_X3Y37          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     2.256    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.737%)  route 0.117ns (45.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.609     2.053    <hidden>
    SLICE_X103Y97        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.141     2.194 r  <hidden>
                         net (fo=3, routed)           0.117     2.311    <hidden>
    DSP48_X4Y39          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.969     2.748    <hidden>
    DSP48_X4Y39          DSP48E1                                      r  <hidden>
                         clock pessimism             -0.589     2.159    
    DSP48_X4Y39          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     2.259    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.004%)  route 0.115ns (44.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.588     2.032    <hidden>
    SLICE_X21Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.141     2.173 r  <hidden>
                         net (fo=3, routed)           0.115     2.289    <hidden>
    DSP48_X1Y7           DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.945     2.724    <hidden>
    DSP48_X1Y7           DSP48E1                                      r  <hidden>
                         clock pessimism             -0.588     2.136    
    DSP48_X1Y7           DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     2.236    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.578%)  route 0.117ns (45.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.612     2.056    <hidden>
    SLICE_X93Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y43         FDRE (Prop_fdre_C_Q)         0.141     2.197 r  <hidden>
                         net (fo=3, routed)           0.117     2.315    <hidden>
    DSP48_X3Y17          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.972     2.751    <hidden>
    DSP48_X3Y17          DSP48E1                                      r  <hidden>
                         clock pessimism             -0.589     2.162    
    DSP48_X3Y17          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     2.262    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.124%)  route 0.260ns (64.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.558     2.002    <hidden>
    SLICE_X35Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  <hidden>
                         net (fo=1, routed)           0.260     2.404    <hidden>
    SLICE_X35Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.830     2.609    <hidden>
    SLICE_X35Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.334     2.275    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     2.350    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.578%)  route 0.117ns (45.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.683     2.128    <hidden>
    SLICE_X93Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y133        FDRE (Prop_fdre_C_Q)         0.141     2.269 r  <hidden>
                         net (fo=3, routed)           0.117     2.386    <hidden>
    DSP48_X3Y53          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.045     2.824    <hidden>
    DSP48_X3Y53          DSP48E1                                      r  <hidden>
                         clock pessimism             -0.592     2.231    
    DSP48_X3Y53          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     2.331    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.255%)  route 0.140ns (49.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.607     2.051    <hidden>
    SLICE_X101Y91        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDRE (Prop_fdre_C_Q)         0.141     2.192 r  <hidden>
                         net (fo=3, routed)           0.140     2.332    <hidden>
    DSP48_X4Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.967     2.746    <hidden>
    DSP48_X4Y36          DSP48E1                                      r  <hidden>
                         clock pessimism             -0.569     2.177    
    DSP48_X4Y36          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     2.277    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.990%)  route 0.257ns (58.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.550     1.994    <hidden>
    SLICE_X51Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     2.135 r  <hidden>
                         net (fo=1, routed)           0.257     2.392    <hidden>
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.045     2.437 r  <hidden>
                         net (fo=1, routed)           0.000     2.437    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.819     2.598    <hidden>
    SLICE_X46Y19         FDRE                                         r  <hidden>
                         clock pessimism             -0.339     2.259    
    SLICE_X46Y19         FDRE (Hold_fdre_C_D)         0.121     2.380    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.116%)  route 0.249ns (63.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.630     2.075    <hidden>
    SLICE_X53Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y135        FDRE (Prop_fdre_C_Q)         0.141     2.216 r  <hidden>
                         net (fo=4, routed)           0.249     2.465    <hidden>
    SLICE_X40Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.905     2.684    <hidden>
    SLICE_X40Y135        FDRE                                         r  <hidden>
                         clock pessimism             -0.343     2.341    
    SLICE_X40Y135        FDRE (Hold_fdre_C_D)         0.066     2.407    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.218%)  route 0.140ns (49.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.584     2.028    <hidden>
    SLICE_X13Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     2.169 r  <hidden>
                         net (fo=3, routed)           0.140     2.309    <hidden>
    DSP48_X0Y10          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.940     2.719    <hidden>
    DSP48_X0Y10          DSP48E1                                      r  <hidden>
                         clock pessimism             -0.568     2.151    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     2.251    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hier_dpu_clk_rst_DSP_CLK
Waveform(ns):       { 0.000 0.769 }
Period(ns):         1.538
Sources:            { zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         1.538       -0.617     BUFGCTRL_X0Y17   zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         1.538       -0.616     DSP48_X3Y1       <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         1.538       -0.616     DSP48_X2Y41      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         1.538       -0.616     DSP48_X1Y7       <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         1.538       -0.616     DSP48_X3Y57      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         1.538       -0.616     DSP48_X3Y10      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         1.538       -0.616     DSP48_X3Y20      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         1.538       -0.616     DSP48_X4Y23      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         1.538       -0.616     DSP48_X0Y14      <hidden>
Min Period        n/a     DSP48E1/CLK         n/a            2.154         1.538       -0.616     DSP48_X3Y41      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.538       211.822    MMCME2_ADV_X1Y2  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X93Y43     <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X93Y43     <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X105Y48    <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X105Y48    <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X95Y40     <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X95Y40     <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X113Y48    <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X110Y54    <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X110Y54    <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X110Y54    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X113Y48    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X112Y49    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X110Y51    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X113Y48    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X110Y50    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X110Y50    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X110Y50    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X110Y51    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X113Y48    <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         0.769       0.269      SLICE_X113Y48    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_rst_DSP_CLK
  To Clock:  hier_dpu_clk_rst_DPU_CLK

Setup :         3567  Failing Endpoints,  Worst Slack       -2.124ns,  Total Violation    -4318.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.124ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.828ns (18.475%)  route 3.654ns (81.525%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 8.512 - 3.077 ) 
    Source Clock Delay      (SCD):    6.129ns = ( 7.667 - 1.538 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.754     6.129    <hidden>
    SLICE_X15Y11         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  <hidden>
                         net (fo=7, routed)           1.374     7.959    <hidden>
    SLICE_X37Y9          LUT5 (Prop_lut5_I4_O)        0.124     8.083 r  <hidden>
                         net (fo=2, routed)           0.772     8.855    <hidden>
    SLICE_X47Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.979 r  <hidden>
                         net (fo=2, routed)           0.988     9.967    <hidden>
    SLICE_X50Y11         LUT5 (Prop_lut5_I3_O)        0.124    10.091 r  <hidden>
                         net (fo=1, routed)           0.520    10.611    <hidden>
    SLICE_X50Y12         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.478     8.512    <hidden>
    SLICE_X50Y12         SRL16E                                       r  <hidden>
                         clock pessimism              0.215     8.727    
                         clock uncertainty           -0.188     8.539    
    SLICE_X50Y12         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     8.487    <hidden>
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 -2.124    

Slack (VIOLATED) :        -2.118ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.964ns (20.963%)  route 3.635ns (79.037%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.524ns = ( 8.601 - 3.077 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 7.655 - 1.538 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.742     6.117    <hidden>
    SLICE_X9Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.419     6.536 r  <hidden>
                         net (fo=7, routed)           1.115     7.651    <hidden>
    SLICE_X5Y34          LUT5 (Prop_lut5_I3_O)        0.297     7.948 r  <hidden>
                         net (fo=2, routed)           0.973     8.921    <hidden>
    SLICE_X8Y31          LUT4 (Prop_lut4_I3_O)        0.124     9.045 r  <hidden>
                         net (fo=3, routed)           0.827     9.872    <hidden>
    SLICE_X11Y31         LUT4 (Prop_lut4_I0_O)        0.124     9.996 r  <hidden>
                         net (fo=1, routed)           0.720    10.716    <hidden>
    SLICE_X22Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.567     8.601    <hidden>
    SLICE_X22Y29         SRL16E                                       r  <hidden>
                         clock pessimism              0.215     8.816    
                         clock uncertainty           -0.188     8.628    
    SLICE_X22Y29         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     8.598    <hidden>
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                 -2.118    

Slack (VIOLATED) :        -2.075ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.964ns (21.241%)  route 3.574ns (78.759%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.524ns = ( 8.601 - 3.077 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 7.655 - 1.538 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.742     6.117    <hidden>
    SLICE_X9Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.419     6.536 r  <hidden>
                         net (fo=7, routed)           1.115     7.651    <hidden>
    SLICE_X5Y34          LUT5 (Prop_lut5_I3_O)        0.297     7.948 r  <hidden>
                         net (fo=2, routed)           0.973     8.921    <hidden>
    SLICE_X8Y31          LUT4 (Prop_lut4_I3_O)        0.124     9.045 r  <hidden>
                         net (fo=3, routed)           0.599     9.644    <hidden>
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.124     9.768 r  <hidden>
                         net (fo=1, routed)           0.887    10.655    <hidden>
    SLICE_X22Y29         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.567     8.601    <hidden>
    SLICE_X22Y29         SRL16E                                       r  <hidden>
                         clock pessimism              0.215     8.816    
                         clock uncertainty           -0.188     8.628    
    SLICE_X22Y29         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     8.581    <hidden>
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 -2.075    

Slack (VIOLATED) :        -2.055ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 0.966ns (21.403%)  route 3.547ns (78.597%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.656ns = ( 8.733 - 3.077 ) 
    Source Clock Delay      (SCD):    6.272ns = ( 7.810 - 1.538 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.897     6.272    <hidden>
    SLICE_X60Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y132        FDRE (Prop_fdre_C_Q)         0.419     6.691 r  <hidden>
                         net (fo=7, routed)           1.349     8.040    <hidden>
    SLICE_X82Y129        LUT5 (Prop_lut5_I2_O)        0.299     8.339 r  <hidden>
                         net (fo=2, routed)           0.495     8.834    <hidden>
    SLICE_X86Y131        LUT4 (Prop_lut4_I3_O)        0.124     8.958 r  <hidden>
                         net (fo=2, routed)           0.655     9.613    <hidden>
    SLICE_X87Y129        LUT4 (Prop_lut4_I2_O)        0.124     9.737 r  <hidden>
                         net (fo=1, routed)           1.048    10.785    <hidden>
    SLICE_X66Y123        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.700     8.733    <hidden>
    SLICE_X66Y123        SRL16E                                       r  <hidden>
                         clock pessimism              0.215     8.948    
                         clock uncertainty           -0.188     8.760    
    SLICE_X66Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     8.730    <hidden>
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 -2.055    

Slack (VIOLATED) :        -2.045ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.828ns (18.356%)  route 3.683ns (81.644%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.497ns = ( 8.574 - 3.077 ) 
    Source Clock Delay      (SCD):    6.105ns = ( 7.643 - 1.538 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.730     6.105    <hidden>
    SLICE_X85Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y17         FDRE (Prop_fdre_C_Q)         0.456     6.561 r  <hidden>
                         net (fo=8, routed)           1.523     8.084    <hidden>
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.124     8.208 r  <hidden>
                         net (fo=2, routed)           0.807     9.015    <hidden>
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.124     9.139 r  <hidden>
                         net (fo=2, routed)           1.015    10.154    <hidden>
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124    10.278 r  <hidden>
                         net (fo=1, routed)           0.338    10.616    <hidden>
    SLICE_X66Y25         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.540     8.574    <hidden>
    SLICE_X66Y25         SRL16E                                       r  <hidden>
                         clock pessimism              0.215     8.789    
                         clock uncertainty           -0.188     8.601    
    SLICE_X66Y25         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     8.571    <hidden>
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                 -2.045    

Slack (VIOLATED) :        -2.044ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.687ns (36.011%)  route 2.998ns (63.989%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.520ns = ( 8.597 - 3.077 ) 
    Source Clock Delay      (SCD):    6.092ns = ( 7.630 - 1.538 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.717     6.092    <hidden>
    SLICE_X73Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y22         FDRE (Prop_fdre_C_Q)         0.456     6.548 r  <hidden>
                         net (fo=3, routed)           2.334     8.882    <hidden>
    SLICE_X15Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.006 r  <hidden>
                         net (fo=1, routed)           0.664     9.670    <hidden>
    SLICE_X14Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.220 r  <hidden>
                         net (fo=1, routed)           0.000    10.220    <hidden>
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  <hidden>
                         net (fo=1, routed)           0.000    10.337    <hidden>
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.454 r  <hidden>
                         net (fo=1, routed)           0.000    10.454    <hidden>
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.777 r  <hidden>
                         net (fo=1, routed)           0.000    10.777    <hidden>
    SLICE_X14Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.563     8.597    <hidden>
    SLICE_X14Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.812    
                         clock uncertainty           -0.188     8.624    
    SLICE_X14Y24         FDRE (Setup_fdre_C_D)        0.109     8.733    <hidden>
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                 -2.044    

Slack (VIOLATED) :        -2.015ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.828ns (18.845%)  route 3.566ns (81.155%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.561ns = ( 8.638 - 3.077 ) 
    Source Clock Delay      (SCD):    6.234ns = ( 7.772 - 1.538 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.859     6.234    <hidden>
    SLICE_X109Y62        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.456     6.690 r  <hidden>
                         net (fo=8, routed)           1.299     7.989    <hidden>
    SLICE_X107Y70        LUT5 (Prop_lut5_I0_O)        0.124     8.113 r  <hidden>
                         net (fo=2, routed)           0.670     8.783    <hidden>
    SLICE_X106Y70        LUT4 (Prop_lut4_I2_O)        0.124     8.907 r  <hidden>
                         net (fo=3, routed)           0.912     9.819    <hidden>
    SLICE_X105Y70        LUT5 (Prop_lut5_I1_O)        0.124     9.943 r  <hidden>
                         net (fo=1, routed)           0.685    10.628    <hidden>
    SLICE_X104Y62        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.605     8.638    <hidden>
    SLICE_X104Y62        SRL16E                                       r  <hidden>
                         clock pessimism              0.215     8.853    
                         clock uncertainty           -0.188     8.665    
    SLICE_X104Y62        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     8.613    <hidden>
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                 -2.015    

Slack (VIOLATED) :        -2.003ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.668ns (39.361%)  route 2.570ns (60.639%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 8.577 - 3.077 ) 
    Source Clock Delay      (SCD):    6.431ns = ( 7.969 - 1.538 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       2.056     6.431    <hidden>
    SLICE_X107Y102       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDRE (Prop_fdre_C_Q)         0.456     6.887 r  <hidden>
                         net (fo=3, routed)           1.671     8.558    <hidden>
    SLICE_X88Y90         LUT3 (Prop_lut3_I2_O)        0.124     8.682 r  <hidden>
                         net (fo=1, routed)           0.899     9.581    <hidden>
    SLICE_X88Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.107 r  <hidden>
                         net (fo=1, routed)           0.000    10.107    <hidden>
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.221 r  <hidden>
                         net (fo=1, routed)           0.000    10.221    <hidden>
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.335 r  <hidden>
                         net (fo=1, routed)           0.000    10.335    <hidden>
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.669 r  <hidden>
                         net (fo=1, routed)           0.000    10.669    <hidden>
    SLICE_X88Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.544     8.577    <hidden>
    SLICE_X88Y89         FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.792    
                         clock uncertainty           -0.188     8.604    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)        0.062     8.666    <hidden>
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                 -2.003    

Slack (VIOLATED) :        -1.998ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.790ns (38.907%)  route 2.811ns (61.093%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 8.684 - 3.077 ) 
    Source Clock Delay      (SCD):    6.218ns = ( 7.756 - 1.538 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.843     6.218    <hidden>
    SLICE_X39Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     6.674 r  <hidden>
                         net (fo=2, routed)           1.587     8.261    <hidden>
    SLICE_X38Y109        LUT3 (Prop_lut3_I0_O)        0.150     8.411 r  <hidden>
                         net (fo=2, routed)           1.224     9.635    <hidden>
    SLICE_X38Y109        LUT4 (Prop_lut4_I3_O)        0.328     9.963 r  <hidden>
                         net (fo=1, routed)           0.000     9.963    <hidden>
    SLICE_X38Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.496 r  <hidden>
                         net (fo=1, routed)           0.000    10.496    <hidden>
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.819 r  <hidden>
                         net (fo=1, routed)           0.000    10.819    <hidden>
    SLICE_X38Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.651     8.684    <hidden>
    SLICE_X38Y110        FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.899    
                         clock uncertainty           -0.188     8.711    
    SLICE_X38Y110        FDRE (Setup_fdre_C_D)        0.109     8.820    <hidden>
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                 -1.998    

Slack (VIOLATED) :        -1.989ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DPU_CLK rise@3.077ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.027ns (24.144%)  route 3.227ns (75.856%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 8.642 - 3.077 ) 
    Source Clock Delay      (SCD):    6.352ns = ( 7.890 - 1.538 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.977     6.352    <hidden>
    SLICE_X98Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y105        FDRE (Prop_fdre_C_Q)         0.478     6.830 r  <hidden>
                         net (fo=7, routed)           1.237     8.067    <hidden>
    SLICE_X95Y100        LUT5 (Prop_lut5_I2_O)        0.301     8.368 r  <hidden>
                         net (fo=2, routed)           0.557     8.925    <hidden>
    SLICE_X95Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.049 r  <hidden>
                         net (fo=3, routed)           0.820     9.870    <hidden>
    SLICE_X96Y98         LUT5 (Prop_lut5_I1_O)        0.124     9.994 r  <hidden>
                         net (fo=1, routed)           0.612    10.606    <hidden>
    SLICE_X98Y99         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.609     8.642    <hidden>
    SLICE_X98Y99         SRL16E                                       r  <hidden>
                         clock pessimism              0.215     8.857    
                         clock uncertainty           -0.188     8.669    
    SLICE_X98Y99         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     8.617    <hidden>
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                 -1.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.376ns (57.327%)  route 0.280ns (42.673%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.595     2.039    <hidden>
    SLICE_X20Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.148     2.187 r  <hidden>
                         net (fo=3, routed)           0.103     2.290    <hidden>
    SLICE_X20Y45         LUT3 (Prop_lut3_I0_O)        0.099     2.389 r  <hidden>
                         net (fo=1, routed)           0.177     2.566    <hidden>
    SLICE_X22Y45         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.695 r  <hidden>
                         net (fo=1, routed)           0.000     2.695    <hidden>
    SLICE_X22Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.863     2.642    <hidden>
    SLICE_X22Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.366    
                         clock uncertainty            0.188     2.554    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.134     2.688    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.353ns (56.317%)  route 0.274ns (43.683%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.585     2.029    <hidden>
    SLICE_X85Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y14         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  <hidden>
                         net (fo=3, routed)           0.161     2.331    <hidden>
    SLICE_X84Y14         LUT3 (Prop_lut3_I2_O)        0.045     2.376 r  <hidden>
                         net (fo=1, routed)           0.113     2.489    <hidden>
    SLICE_X87Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.602 r  <hidden>
                         net (fo=1, routed)           0.000     2.602    <hidden>
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.656 r  <hidden>
                         net (fo=1, routed)           0.000     2.656    <hidden>
    SLICE_X87Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.852     2.631    <hidden>
    SLICE_X87Y15         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.355    
                         clock uncertainty            0.188     2.543    
    SLICE_X87Y15         FDRE (Hold_fdre_C_D)         0.105     2.648    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.413ns (64.781%)  route 0.225ns (35.219%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.608     2.052    <hidden>
    SLICE_X92Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y13         FDRE (Prop_fdre_C_Q)         0.148     2.200 r  <hidden>
                         net (fo=3, routed)           0.109     2.309    <hidden>
    SLICE_X92Y13         LUT3 (Prop_lut3_I0_O)        0.098     2.407 r  <hidden>
                         net (fo=1, routed)           0.116     2.523    <hidden>
    SLICE_X91Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.636 r  <hidden>
                         net (fo=1, routed)           0.000     2.636    <hidden>
    SLICE_X91Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.690 r  <hidden>
                         net (fo=1, routed)           0.000     2.690    <hidden>
    SLICE_X91Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.876     2.655    <hidden>
    SLICE_X91Y13         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.379    
                         clock uncertainty            0.188     2.567    
    SLICE_X91Y13         FDRE (Hold_fdre_C_D)         0.105     2.672    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.364ns (57.070%)  route 0.274ns (42.930%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.585     2.029    <hidden>
    SLICE_X85Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y14         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  <hidden>
                         net (fo=3, routed)           0.161     2.331    <hidden>
    SLICE_X84Y14         LUT3 (Prop_lut3_I2_O)        0.045     2.376 r  <hidden>
                         net (fo=1, routed)           0.113     2.489    <hidden>
    SLICE_X87Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.602 r  <hidden>
                         net (fo=1, routed)           0.000     2.602    <hidden>
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.667 r  <hidden>
                         net (fo=1, routed)           0.000     2.667    <hidden>
    SLICE_X87Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.852     2.631    <hidden>
    SLICE_X87Y15         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.355    
                         clock uncertainty            0.188     2.543    
    SLICE_X87Y15         FDRE (Hold_fdre_C_D)         0.105     2.648    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.252ns (37.588%)  route 0.418ns (62.412%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.549     1.993    <hidden>
    SLICE_X47Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     2.134 r  <hidden>
                         net (fo=2, routed)           0.418     2.553    <hidden>
    SLICE_X36Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.598 r  <hidden>
                         net (fo=1, routed)           0.000     2.598    <hidden>
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.664 r  <hidden>
                         net (fo=1, routed)           0.000     2.664    <hidden>
    SLICE_X36Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.814     2.593    <hidden>
    SLICE_X36Y23         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.317    
                         clock uncertainty            0.188     2.505    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.134     2.639    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.424ns (65.378%)  route 0.225ns (34.622%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.608     2.052    <hidden>
    SLICE_X92Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y13         FDRE (Prop_fdre_C_Q)         0.148     2.200 r  <hidden>
                         net (fo=3, routed)           0.109     2.309    <hidden>
    SLICE_X92Y13         LUT3 (Prop_lut3_I0_O)        0.098     2.407 r  <hidden>
                         net (fo=1, routed)           0.116     2.523    <hidden>
    SLICE_X91Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.636 r  <hidden>
                         net (fo=1, routed)           0.000     2.636    <hidden>
    SLICE_X91Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.701 r  <hidden>
                         net (fo=1, routed)           0.000     2.701    <hidden>
    SLICE_X91Y13         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.876     2.655    <hidden>
    SLICE_X91Y13         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.379    
                         clock uncertainty            0.188     2.567    
    SLICE_X91Y13         FDRE (Hold_fdre_C_D)         0.105     2.672    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.252ns (36.915%)  route 0.431ns (63.085%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.558     2.002    <hidden>
    SLICE_X45Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  <hidden>
                         net (fo=2, routed)           0.431     2.574    <hidden>
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.045     2.619 r  <hidden>
                         net (fo=1, routed)           0.000     2.619    <hidden>
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.685 r  <hidden>
                         net (fo=1, routed)           0.000     2.685    <hidden>
    SLICE_X42Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.824     2.603    <hidden>
    SLICE_X42Y14         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.327    
                         clock uncertainty            0.188     2.515    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.134     2.649    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.389ns (58.690%)  route 0.274ns (41.310%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.585     2.029    <hidden>
    SLICE_X85Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y14         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  <hidden>
                         net (fo=3, routed)           0.161     2.331    <hidden>
    SLICE_X84Y14         LUT3 (Prop_lut3_I2_O)        0.045     2.376 r  <hidden>
                         net (fo=1, routed)           0.113     2.489    <hidden>
    SLICE_X87Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.602 r  <hidden>
                         net (fo=1, routed)           0.000     2.602    <hidden>
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.692 r  <hidden>
                         net (fo=1, routed)           0.000     2.692    <hidden>
    SLICE_X87Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.852     2.631    <hidden>
    SLICE_X87Y15         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.355    
                         clock uncertainty            0.188     2.543    
    SLICE_X87Y15         FDRE (Hold_fdre_C_D)         0.105     2.648    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.389ns (58.690%)  route 0.274ns (41.310%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.585     2.029    <hidden>
    SLICE_X85Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y14         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  <hidden>
                         net (fo=3, routed)           0.161     2.331    <hidden>
    SLICE_X84Y14         LUT3 (Prop_lut3_I2_O)        0.045     2.376 r  <hidden>
                         net (fo=1, routed)           0.113     2.489    <hidden>
    SLICE_X87Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.602 r  <hidden>
                         net (fo=1, routed)           0.000     2.602    <hidden>
    SLICE_X87Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.692 r  <hidden>
                         net (fo=1, routed)           0.000     2.692    <hidden>
    SLICE_X87Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.852     2.631    <hidden>
    SLICE_X87Y15         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.355    
                         clock uncertainty            0.188     2.543    
    SLICE_X87Y15         FDRE (Hold_fdre_C_D)         0.105     2.648    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             hier_dpu_clk_rst_DPU_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DPU_CLK rise@0.000ns - hier_dpu_clk_rst_DSP_CLK rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.373ns (56.103%)  route 0.292ns (43.897%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.602     2.046    <hidden>
    SLICE_X92Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.148     2.194 r  <hidden>
                         net (fo=2, routed)           0.106     2.300    <hidden>
    SLICE_X92Y65         LUT3 (Prop_lut3_I1_O)        0.098     2.398 r  <hidden>
                         net (fo=2, routed)           0.186     2.584    <hidden>
    SLICE_X91Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.711 r  <hidden>
                         net (fo=1, routed)           0.000     2.711    <hidden>
    SLICE_X91Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.870     2.649    <hidden>
    SLICE_X91Y65         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.373    
                         clock uncertainty            0.188     2.561    
    SLICE_X91Y65         FDRE (Hold_fdre_C_D)         0.105     2.666    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_rst_DPU_CLK
  To Clock:  hier_dpu_clk_rst_DSP_CLK

Setup :          641  Failing Endpoints,  Worst Slack       -2.799ns,  Total Violation     -258.420ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.799ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DSP_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.882ns (16.884%)  route 4.342ns (83.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 6.989 - 1.538 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.711     6.086    <hidden>
    RAMB18_X2Y19         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.968 r  <hidden>
                         net (fo=1, routed)           4.342    11.310    <hidden>
    SLICE_X35Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.494     8.528    <hidden>
    SLICE_X35Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.743    
                         clock uncertainty           -0.188     8.555    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)       -0.043     8.512    <hidden>
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                         -11.310    
  -------------------------------------------------------------------
                         slack                                 -2.799    

Slack (VIOLATED) :        -2.646ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DSP_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.882ns (17.177%)  route 4.253ns (82.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 7.075 - 1.538 ) 
    Source Clock Delay      (SCD):    6.070ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.695     6.070    <hidden>
    RAMB36_X2Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.952 r  <hidden>
                         net (fo=1, routed)           4.253    11.205    <hidden>
    SLICE_X17Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.580     8.614    <hidden>
    SLICE_X17Y43         FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.829    
                         clock uncertainty           -0.188     8.641    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)       -0.081     8.560    <hidden>
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                 -2.646    

Slack (VIOLATED) :        -2.509ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DSP_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 0.456ns (9.081%)  route 4.565ns (90.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 7.040 - 1.538 ) 
    Source Clock Delay      (SCD):    6.026ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.651     6.026    <hidden>
    SLICE_X44Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.456     6.482 r  <hidden>
                         net (fo=6, routed)           4.565    11.047    <hidden>
    SLICE_X73Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.545     8.579    <hidden>
    SLICE_X73Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.794    
                         clock uncertainty           -0.188     8.606    
    SLICE_X73Y27         FDRE (Setup_fdre_C_D)       -0.067     8.539    <hidden>
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                 -2.509    

Slack (VIOLATED) :        -2.107ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DSP_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.419ns (9.602%)  route 3.945ns (90.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 7.042 - 1.538 ) 
    Source Clock Delay      (SCD):    6.112ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.737     6.112    <hidden>
    SLICE_X81Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDRE (Prop_fdre_C_Q)         0.419     6.531 r  <hidden>
                         net (fo=6, routed)           3.945    10.476    <hidden>
    SLICE_X68Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.547     8.581    <hidden>
    SLICE_X68Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.796    
                         clock uncertainty           -0.188     8.608    
    SLICE_X68Y19         FDRE (Setup_fdre_C_D)       -0.239     8.369    <hidden>
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                 -2.107    

Slack (VIOLATED) :        -2.100ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DSP_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.456ns (9.946%)  route 4.129ns (90.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 7.037 - 1.538 ) 
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.638     6.013    <hidden>
    SLICE_X53Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     6.469 r  <hidden>
                         net (fo=5, routed)           4.129    10.598    <hidden>
    SLICE_X59Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.542     8.576    <hidden>
    SLICE_X59Y21         FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.791    
                         clock uncertainty           -0.188     8.603    
    SLICE_X59Y21         FDRE (Setup_fdre_C_D)       -0.105     8.498    <hidden>
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -1.811ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DSP_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.456ns (10.700%)  route 3.806ns (89.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 7.052 - 1.538 ) 
    Source Clock Delay      (SCD):    6.109ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.734     6.109    <hidden>
    SLICE_X76Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y8          FDRE (Prop_fdre_C_Q)         0.456     6.565 r  <hidden>
                         net (fo=6, routed)           3.806    10.371    <hidden>
    SLICE_X25Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.557     8.591    <hidden>
    SLICE_X25Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.806    
                         clock uncertainty           -0.188     8.618    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)       -0.058     8.560    <hidden>
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                 -1.811    

Slack (VIOLATED) :        -1.809ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DSP_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.456ns (10.796%)  route 3.768ns (89.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 7.041 - 1.538 ) 
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.724     6.099    <hidden>
    SLICE_X63Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     6.555 r  <hidden>
                         net (fo=6, routed)           3.768    10.323    <hidden>
    SLICE_X61Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.546     8.580    <hidden>
    SLICE_X61Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.795    
                         clock uncertainty           -0.188     8.607    
    SLICE_X61Y18         FDRE (Setup_fdre_C_D)       -0.093     8.514    <hidden>
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                 -1.809    

Slack (VIOLATED) :        -1.778ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DSP_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.882ns (20.526%)  route 3.415ns (79.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.562ns = ( 7.100 - 1.538 ) 
    Source Clock Delay      (SCD):    6.085ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.710     6.085    <hidden>
    RAMB36_X2Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     6.967 r  <hidden>
                         net (fo=1, routed)           3.415    10.383    <hidden>
    SLICE_X91Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.606     8.639    <hidden>
    SLICE_X91Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.854    
                         clock uncertainty           -0.188     8.666    
    SLICE_X91Y50         FDRE (Setup_fdre_C_D)       -0.061     8.605    <hidden>
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 -1.778    

Slack (VIOLATED) :        -1.523ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DSP_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.456ns (11.300%)  route 3.579ns (88.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.501ns = ( 7.039 - 1.538 ) 
    Source Clock Delay      (SCD):    6.025ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.650     6.025    <hidden>
    SLICE_X48Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.456     6.481 r  <hidden>
                         net (fo=5, routed)           3.579    10.060    <hidden>
    SLICE_X70Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.544     8.578    <hidden>
    SLICE_X70Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.793    
                         clock uncertainty           -0.188     8.605    
    SLICE_X70Y27         FDRE (Setup_fdre_C_D)       -0.067     8.538    <hidden>
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                 -1.523    

Slack (VIOLATED) :        -1.475ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (hier_dpu_clk_rst_DSP_CLK rise@3.077ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.882ns (24.234%)  route 2.758ns (75.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 7.032 - 1.538 ) 
    Source Clock Delay      (SCD):    6.372ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.980     1.980    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.068 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.274    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       1.997     6.372    <hidden>
    RAMB36_X4Y25         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      0.882     7.254 r  <hidden>
                         net (fo=1, routed)           2.758    10.012    <hidden>
    SLICE_X56Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      3.077     3.077 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     3.077 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         1.770     4.847    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.930 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.942    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.033 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       1.538     8.571    <hidden>
    SLICE_X56Y97         FDRE                                         r  <hidden>
                         clock pessimism              0.215     8.786    
                         clock uncertainty           -0.188     8.598    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)       -0.061     8.537    <hidden>
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                 -1.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.594%)  route 0.579ns (80.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.575     2.019    <hidden>
    SLICE_X60Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.141     2.160 r  <hidden>
                         net (fo=1, routed)           0.579     2.739    <hidden>
    SLICE_X67Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.934     2.713    <hidden>
    SLICE_X67Y105        FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.437    
                         clock uncertainty            0.188     2.625    
    SLICE_X67Y105        FDRE (Hold_fdre_C_D)         0.059     2.684    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.204ns (34.278%)  route 0.391ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.590     2.035    <hidden>
    RAMB36_X2Y13         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.204     2.239 r  <hidden>
                         net (fo=1, routed)           0.391     2.630    <hidden>
    SLICE_X41Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.811     2.590    <hidden>
    SLICE_X41Y72         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.314    
                         clock uncertainty            0.188     2.502    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.072     2.574    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.204ns (33.726%)  route 0.401ns (66.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.672     2.117    <hidden>
    RAMB36_X2Y27         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.204     2.321 r  <hidden>
                         net (fo=1, routed)           0.401     2.722    <hidden>
    SLICE_X35Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.899     2.678    <hidden>
    SLICE_X35Y128        FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.402    
                         clock uncertainty            0.188     2.590    
    SLICE_X35Y128        FDRE (Hold_fdre_C_D)         0.076     2.666    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.475%)  route 0.435ns (75.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.662     2.107    <hidden>
    SLICE_X64Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141     2.248 r  <hidden>
                         net (fo=1, routed)           0.435     2.683    <hidden>
    SLICE_X66Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.849     2.628    <hidden>
    SLICE_X66Y98         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.352    
                         clock uncertainty            0.188     2.540    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.086     2.626    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.204ns (33.563%)  route 0.404ns (66.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.593     2.038    <hidden>
    RAMB36_X2Y18         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     2.242 r  <hidden>
                         net (fo=1, routed)           0.404     2.645    <hidden>
    SLICE_X41Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.825     2.604    <hidden>
    SLICE_X41Y97         FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.328    
                         clock uncertainty            0.188     2.516    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.072     2.588    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.204ns (35.314%)  route 0.374ns (64.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.672     2.117    <hidden>
    RAMB36_X2Y27         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.204     2.321 r  <hidden>
                         net (fo=1, routed)           0.374     2.695    <hidden>
    SLICE_X35Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.899     2.678    <hidden>
    SLICE_X35Y128        FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.402    
                         clock uncertainty            0.188     2.590    
    SLICE_X35Y128        FDRE (Hold_fdre_C_D)         0.047     2.637    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.204ns (33.276%)  route 0.409ns (66.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.722     2.167    <hidden>
    RAMB36_X5Y23         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.204     2.371 r  <hidden>
                         net (fo=1, routed)           0.409     2.780    <hidden>
    SLICE_X95Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.961     2.740    <hidden>
    SLICE_X95Y110        FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.464    
                         clock uncertainty            0.188     2.652    
    SLICE_X95Y110        FDRE (Hold_fdre_C_D)         0.070     2.722    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.204ns (30.155%)  route 0.472ns (69.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.642     2.087    <hidden>
    RAMB36_X4Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.204     2.291 r  <hidden>
                         net (fo=1, routed)           0.472     2.763    <hidden>
    SLICE_X90Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.951     2.730    <hidden>
    SLICE_X90Y120        FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.454    
                         clock uncertainty            0.188     2.642    
    SLICE_X90Y120        FDRE (Hold_fdre_C_D)         0.063     2.705    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.204ns (32.903%)  route 0.416ns (67.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.722     2.167    <hidden>
    RAMB36_X5Y27         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.204     2.371 r  <hidden>
                         net (fo=1, routed)           0.416     2.787    <hidden>
    SLICE_X104Y127       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.952     2.731    <hidden>
    SLICE_X104Y127       FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.455    
                         clock uncertainty            0.188     2.643    
    SLICE_X104Y127       FDRE (Hold_fdre_C_D)         0.085     2.728    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by hier_dpu_clk_rst_DPU_CLK  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_rst_DSP_CLK  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             hier_dpu_clk_rst_DSP_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_rst_DSP_CLK rise@0.000ns - hier_dpu_clk_rst_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.204ns (33.180%)  route 0.411ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_rst_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.672     0.672    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.722 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.419    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dpu_BUFG_inst/O
                         net (fo=41904, routed)       0.722     2.167    <hidden>
    RAMB36_X5Y23         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.204     2.371 r  <hidden>
                         net (fo=1, routed)           0.411     2.782    <hidden>
    SLICE_X95Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_rst_DSP_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  zynq_dpu_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=892, routed)         0.945     0.945    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.779 r  zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_dsp_BUFG_inst/O
                         net (fo=24702, routed)       0.961     2.740    <hidden>
    SLICE_X95Y110        FDRE                                         r  <hidden>
                         clock pessimism             -0.276     2.464    
                         clock uncertainty            0.188     2.652    
    SLICE_X95Y110        FDRE (Hold_fdre_C_D)         0.070     2.722    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.060    





