
#ifndef _J2X_INTR_H_
#define _J2X_INTR_H_

int soc_j2x_nof_interrupts(
    int unit,
    int *nof_interrupts);
int j2x_interrupts_array_init(
    int unit);
void j2x_interrupts_array_deinit(
    int unit);
int soc_j2x_interrupts_init(
    int unit);
int soc_j2x_interrupts_deinit(
    int unit);
int soc_j2x_interrupts_disable(
    int unit);
int soc_j2x_ser_init(
    int unit);
int j2x_get_int_id_by_name(
    char *name);

#define SOC_INTERRUPTS_NOF_BLOCKS  2048

typedef enum
{
    J2X_INT_ARB_ERROR_ECC = 0,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_INT = 1,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_INT = 2,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_INT = 3,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_INT = 4,
    J2X_INT_ARB_TX_COLLISION_INT = 5,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_INT = 6,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_INT = 7,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_INT = 8,
    J2X_INT_ARB_TX_CREDITS_UNERFLOW_INT = 9,
    J2X_INT_ARB_TX_EOP_OVERFLOW_INT = 10,
    J2X_INT_ARB_TX_EOP_UNERFLOW_INT = 11,
    J2X_INT_ARB_TX_TMAC_LL_SWITCH_DONE_INTERRUPT = 12,
    J2X_INT_ARB_TX_TMAC_CREDITS_CHANGE_DONE_INTERRUPT = 13,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_INT = 14,
    J2X_INT_ARB_LOOPBACK_ILLEGAL_SOF_PTR_INTERRUPT = 15,
    J2X_INT_ARB_ECC_ECC_1B_ERR_INT = 16,
    J2X_INT_ARB_ECC_ECC_2B_ERR_INT = 17,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_Q_PM_0_FIFOS_OVERFLOW_INTERRUPT_0 = 18,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_Q_PM_0_FIFOS_OVERFLOW_INTERRUPT_1 = 19,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_Q_PM_0_FIFOS_OVERFLOW_INTERRUPT_2 = 20,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_Q_PM_1_FIFOS_OVERFLOW_INTERRUPT_0 = 21,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_Q_PM_1_FIFOS_OVERFLOW_INTERRUPT_1 = 22,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_Q_PM_1_FIFOS_OVERFLOW_INTERRUPT_2 = 23,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_TMAC_FIFOS_OVERFLOW_INTERRUPT_0 = 24,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_TMAC_FIFOS_OVERFLOW_INTERRUPT_1 = 25,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_TMAC_FIFOS_OVERFLOW_INTERRUPT_2 = 26,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_0 = 27,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_1 = 28,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_2 = 29,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_3 = 30,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_4 = 31,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_5 = 32,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_6 = 33,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_7 = 34,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_8 = 35,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_9 = 36,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_10 = 37,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_11 = 38,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_12 = 39,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_13 = 40,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_14 = 41,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_15 = 42,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_16 = 43,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_17 = 44,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_18 = 45,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_19 = 46,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_20 = 47,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_21 = 48,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_22 = 49,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_23 = 50,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_24 = 51,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_25 = 52,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_26 = 53,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_27 = 54,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_28 = 55,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_29 = 56,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_30 = 57,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_31 = 58,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_32 = 59,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_33 = 60,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_34 = 61,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_35 = 62,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_36 = 63,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_37 = 64,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_38 = 65,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_39 = 66,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_40 = 67,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_41 = 68,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_42 = 69,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_43 = 70,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_44 = 71,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_45 = 72,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_46 = 73,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_47 = 74,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_48 = 75,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_49 = 76,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_50 = 77,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_51 = 78,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_52 = 79,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_53 = 80,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_54 = 81,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_55 = 82,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_56 = 83,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_57 = 84,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_58 = 85,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_59 = 86,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_60 = 87,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_61 = 88,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_62 = 89,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_63 = 90,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_Q_PM_0_FIFOS_UNDERFLOW_INTERRUPT_0 = 91,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_Q_PM_0_FIFOS_UNDERFLOW_INTERRUPT_1 = 92,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_Q_PM_0_FIFOS_UNDERFLOW_INTERRUPT_2 = 93,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_Q_PM_1_FIFOS_UNDERFLOW_INTERRUPT_0 = 94,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_Q_PM_1_FIFOS_UNDERFLOW_INTERRUPT_1 = 95,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_Q_PM_1_FIFOS_UNDERFLOW_INTERRUPT_2 = 96,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_0 = 97,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_1 = 98,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_2 = 99,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_0 = 100,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_1 = 101,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_2 = 102,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_3 = 103,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_4 = 104,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_5 = 105,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_6 = 106,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_7 = 107,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_8 = 108,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_9 = 109,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_10 = 110,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_11 = 111,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_12 = 112,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_13 = 113,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_14 = 114,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_15 = 115,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_16 = 116,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_17 = 117,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_18 = 118,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_19 = 119,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_20 = 120,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_21 = 121,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_22 = 122,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_23 = 123,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_24 = 124,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_25 = 125,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_26 = 126,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_27 = 127,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_28 = 128,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_29 = 129,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_30 = 130,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_31 = 131,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_32 = 132,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_33 = 133,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_34 = 134,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_35 = 135,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_36 = 136,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_37 = 137,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_38 = 138,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_39 = 139,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_40 = 140,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_41 = 141,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_42 = 142,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_43 = 143,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_44 = 144,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_45 = 145,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_46 = 146,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_47 = 147,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_48 = 148,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_49 = 149,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_50 = 150,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_51 = 151,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_52 = 152,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_53 = 153,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_54 = 154,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_55 = 155,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_56 = 156,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_57 = 157,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_58 = 158,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_59 = 159,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_60 = 160,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_61 = 161,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_62 = 162,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_63 = 163,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_0 = 164,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_1 = 165,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_2 = 166,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_3 = 167,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_4 = 168,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_5 = 169,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_6 = 170,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_7 = 171,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_8 = 172,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_9 = 173,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_10 = 174,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_11 = 175,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_12 = 176,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_13 = 177,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_14 = 178,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_15 = 179,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_16 = 180,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_17 = 181,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_18 = 182,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_19 = 183,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_20 = 184,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_21 = 185,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_22 = 186,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_23 = 187,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_24 = 188,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_25 = 189,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_26 = 190,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_27 = 191,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_28 = 192,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_29 = 193,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_30 = 194,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_31 = 195,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_32 = 196,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_33 = 197,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_34 = 198,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_35 = 199,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_36 = 200,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_37 = 201,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_38 = 202,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_39 = 203,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_40 = 204,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_41 = 205,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_42 = 206,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_43 = 207,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_44 = 208,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_45 = 209,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_46 = 210,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_47 = 211,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_48 = 212,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_49 = 213,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_50 = 214,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_51 = 215,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_52 = 216,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_53 = 217,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_54 = 218,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_55 = 219,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_56 = 220,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_57 = 221,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_58 = 222,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_59 = 223,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_60 = 224,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_61 = 225,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_62 = 226,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_63 = 227,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_0 = 228,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_1 = 229,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_2 = 230,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_3 = 231,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_4 = 232,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_5 = 233,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_6 = 234,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_7 = 235,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_8 = 236,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_9 = 237,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_10 = 238,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_11 = 239,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_12 = 240,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_13 = 241,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_14 = 242,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_15 = 243,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_16 = 244,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_17 = 245,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_18 = 246,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_19 = 247,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_20 = 248,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_21 = 249,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_22 = 250,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_23 = 251,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_24 = 252,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_25 = 253,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_26 = 254,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_27 = 255,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_28 = 256,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_29 = 257,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_30 = 258,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_31 = 259,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_32 = 260,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_33 = 261,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_34 = 262,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_35 = 263,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_36 = 264,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_37 = 265,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_38 = 266,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_39 = 267,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_40 = 268,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_41 = 269,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_42 = 270,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_43 = 271,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_44 = 272,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_45 = 273,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_46 = 274,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_47 = 275,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_48 = 276,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_49 = 277,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_50 = 278,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_51 = 279,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_52 = 280,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_53 = 281,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_54 = 282,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_55 = 283,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_56 = 284,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_57 = 285,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_58 = 286,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_59 = 287,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_60 = 288,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_61 = 289,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_62 = 290,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_63 = 291,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_SIF_ASYNC_FIFOS_OVERFLOW_INTERRUPT_0 = 292,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_SIF_ASYNC_FIFOS_OVERFLOW_INTERRUPT_1 = 293,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_SIF_FT_FIFOS_OVERFLOW_INTERRUPT_0 = 294,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_SIF_FT_FIFOS_OVERFLOW_INTERRUPT_1 = 295,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_0 = 296,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_1 = 297,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_2 = 298,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_3 = 299,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_4 = 300,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_5 = 301,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_6 = 302,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_7 = 303,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_8 = 304,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_9 = 305,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_10 = 306,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_11 = 307,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_12 = 308,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_13 = 309,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_14 = 310,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_15 = 311,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_16 = 312,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_17 = 313,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_18 = 314,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_19 = 315,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_20 = 316,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_21 = 317,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_22 = 318,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_23 = 319,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_24 = 320,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_25 = 321,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_26 = 322,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_27 = 323,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_28 = 324,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_29 = 325,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_30 = 326,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_31 = 327,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_32 = 328,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_33 = 329,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_34 = 330,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_35 = 331,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_36 = 332,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_37 = 333,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_38 = 334,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_39 = 335,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_40 = 336,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_41 = 337,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_42 = 338,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_43 = 339,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_44 = 340,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_45 = 341,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_46 = 342,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_47 = 343,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_48 = 344,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_49 = 345,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_50 = 346,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_51 = 347,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_52 = 348,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_53 = 349,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_54 = 350,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_55 = 351,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_56 = 352,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_57 = 353,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_58 = 354,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_59 = 355,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_60 = 356,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_61 = 357,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_62 = 358,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_63 = 359,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_64 = 360,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_65 = 361,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_66 = 362,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_67 = 363,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_68 = 364,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_69 = 365,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_70 = 366,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_71 = 367,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_72 = 368,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_73 = 369,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_74 = 370,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_75 = 371,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_76 = 372,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_77 = 373,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_78 = 374,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_79 = 375,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_80 = 376,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_81 = 377,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_82 = 378,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_83 = 379,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_84 = 380,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_85 = 381,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_86 = 382,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_87 = 383,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_88 = 384,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_89 = 385,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_90 = 386,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_91 = 387,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_92 = 388,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_93 = 389,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_94 = 390,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_95 = 391,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_96 = 392,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_97 = 393,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_98 = 394,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_99 = 395,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_100 = 396,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_101 = 397,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_102 = 398,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_103 = 399,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_104 = 400,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_105 = 401,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_106 = 402,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_107 = 403,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_108 = 404,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_109 = 405,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_110 = 406,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_111 = 407,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_112 = 408,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_113 = 409,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_114 = 410,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_115 = 411,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_116 = 412,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_117 = 413,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_118 = 414,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_119 = 415,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_120 = 416,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_121 = 417,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_122 = 418,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_123 = 419,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_124 = 420,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_125 = 421,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_126 = 422,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_127 = 423,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_128 = 424,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_129 = 425,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_130 = 426,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_131 = 427,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_132 = 428,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_133 = 429,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_134 = 430,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_135 = 431,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_136 = 432,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_137 = 433,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_138 = 434,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_139 = 435,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_140 = 436,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_141 = 437,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_142 = 438,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_143 = 439,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_144 = 440,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_145 = 441,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_146 = 442,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_147 = 443,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_148 = 444,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_149 = 445,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_150 = 446,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_151 = 447,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_152 = 448,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_153 = 449,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_154 = 450,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_155 = 451,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_156 = 452,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_157 = 453,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_158 = 454,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_159 = 455,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_160 = 456,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_161 = 457,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_162 = 458,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_163 = 459,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_164 = 460,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_165 = 461,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_166 = 462,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_167 = 463,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_168 = 464,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_169 = 465,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_170 = 466,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_171 = 467,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_172 = 468,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_173 = 469,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_174 = 470,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_175 = 471,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_176 = 472,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_177 = 473,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_178 = 474,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_179 = 475,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_180 = 476,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_181 = 477,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_182 = 478,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_183 = 479,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_184 = 480,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_185 = 481,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_186 = 482,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_187 = 483,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_188 = 484,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_189 = 485,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_190 = 486,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_191 = 487,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_192 = 488,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_193 = 489,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_194 = 490,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_195 = 491,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_196 = 492,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_197 = 493,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_198 = 494,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_199 = 495,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_200 = 496,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_201 = 497,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_202 = 498,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_203 = 499,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_204 = 500,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_205 = 501,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_206 = 502,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_207 = 503,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_208 = 504,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_209 = 505,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_210 = 506,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_211 = 507,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_212 = 508,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_213 = 509,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_214 = 510,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_215 = 511,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_216 = 512,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_217 = 513,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_218 = 514,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_219 = 515,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_220 = 516,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_221 = 517,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_222 = 518,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_223 = 519,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_224 = 520,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_225 = 521,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_226 = 522,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_227 = 523,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_228 = 524,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_229 = 525,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_230 = 526,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_231 = 527,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_232 = 528,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_233 = 529,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_234 = 530,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_235 = 531,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_236 = 532,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_237 = 533,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_238 = 534,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_239 = 535,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_240 = 536,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_241 = 537,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_242 = 538,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_243 = 539,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_244 = 540,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_245 = 541,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_246 = 542,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_247 = 543,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_248 = 544,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_249 = 545,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_250 = 546,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_251 = 547,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_252 = 548,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_253 = 549,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_254 = 550,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_255 = 551,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_256 = 552,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_257 = 553,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_258 = 554,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_259 = 555,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_260 = 556,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_261 = 557,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_262 = 558,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_263 = 559,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_264 = 560,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_265 = 561,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_266 = 562,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_267 = 563,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_268 = 564,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_269 = 565,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_270 = 566,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_271 = 567,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_272 = 568,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_273 = 569,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_274 = 570,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_275 = 571,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_276 = 572,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_277 = 573,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_278 = 574,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_279 = 575,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_280 = 576,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_281 = 577,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_282 = 578,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_283 = 579,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_284 = 580,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_285 = 581,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_286 = 582,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_287 = 583,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_288 = 584,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_289 = 585,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_290 = 586,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_291 = 587,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_292 = 588,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_293 = 589,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_294 = 590,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_295 = 591,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_296 = 592,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_297 = 593,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_298 = 594,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_299 = 595,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_300 = 596,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_301 = 597,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_302 = 598,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_303 = 599,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_304 = 600,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_305 = 601,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_306 = 602,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_307 = 603,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_308 = 604,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_309 = 605,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_310 = 606,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_311 = 607,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_312 = 608,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_313 = 609,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_314 = 610,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_315 = 611,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_316 = 612,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_317 = 613,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_318 = 614,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_319 = 615,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_0 = 616,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_1 = 617,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_2 = 618,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_3 = 619,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_4 = 620,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_5 = 621,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_6 = 622,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_7 = 623,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_8 = 624,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_9 = 625,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_10 = 626,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_11 = 627,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_12 = 628,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_13 = 629,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_14 = 630,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_15 = 631,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_16 = 632,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_17 = 633,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_18 = 634,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_19 = 635,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_20 = 636,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_21 = 637,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_22 = 638,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_23 = 639,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_24 = 640,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_25 = 641,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_26 = 642,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_27 = 643,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_28 = 644,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_29 = 645,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_30 = 646,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_31 = 647,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_32 = 648,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_33 = 649,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_34 = 650,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_35 = 651,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_36 = 652,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_37 = 653,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_38 = 654,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_39 = 655,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_40 = 656,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_41 = 657,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_42 = 658,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_43 = 659,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_44 = 660,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_45 = 661,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_46 = 662,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_47 = 663,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_48 = 664,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_49 = 665,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_50 = 666,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_51 = 667,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_52 = 668,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_53 = 669,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_54 = 670,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_55 = 671,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_56 = 672,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_57 = 673,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_58 = 674,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_59 = 675,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_60 = 676,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_61 = 677,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_62 = 678,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_PM_FIFOS_OVERFLOW_INTERRUPT_63 = 679,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_SIF_ASYNC_FIFOS_UNDERFLOW_INTERRUPT_0 = 680,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_SIF_ASYNC_FIFOS_UNDERFLOW_INTERRUPT_1 = 681,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_SIF_FT_FIFOS_UNDERFLOW_INTERRUPT_0 = 682,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_SIF_FT_FIFOS_UNDERFLOW_INTERRUPT_1 = 683,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_0 = 684,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_1 = 685,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_2 = 686,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_3 = 687,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_4 = 688,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_5 = 689,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_6 = 690,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_7 = 691,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_8 = 692,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_9 = 693,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_10 = 694,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_11 = 695,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_12 = 696,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_13 = 697,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_14 = 698,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_15 = 699,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_16 = 700,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_17 = 701,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_18 = 702,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_19 = 703,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_20 = 704,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_21 = 705,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_22 = 706,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_23 = 707,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_24 = 708,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_25 = 709,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_26 = 710,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_27 = 711,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_28 = 712,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_29 = 713,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_30 = 714,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_31 = 715,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_32 = 716,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_33 = 717,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_34 = 718,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_35 = 719,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_36 = 720,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_37 = 721,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_38 = 722,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_39 = 723,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_40 = 724,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_41 = 725,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_42 = 726,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_43 = 727,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_44 = 728,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_45 = 729,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_46 = 730,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_47 = 731,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_48 = 732,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_49 = 733,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_50 = 734,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_51 = 735,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_52 = 736,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_53 = 737,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_54 = 738,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_55 = 739,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_56 = 740,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_57 = 741,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_58 = 742,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_59 = 743,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_60 = 744,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_61 = 745,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_62 = 746,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_63 = 747,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_64 = 748,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_65 = 749,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_66 = 750,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_67 = 751,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_68 = 752,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_69 = 753,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_70 = 754,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_71 = 755,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_72 = 756,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_73 = 757,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_74 = 758,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_75 = 759,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_76 = 760,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_77 = 761,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_78 = 762,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_79 = 763,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_80 = 764,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_81 = 765,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_82 = 766,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_83 = 767,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_84 = 768,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_85 = 769,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_86 = 770,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_87 = 771,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_88 = 772,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_89 = 773,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_90 = 774,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_91 = 775,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_92 = 776,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_93 = 777,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_94 = 778,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_95 = 779,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_96 = 780,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_97 = 781,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_98 = 782,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_99 = 783,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_100 = 784,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_101 = 785,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_102 = 786,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_103 = 787,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_104 = 788,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_105 = 789,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_106 = 790,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_107 = 791,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_108 = 792,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_109 = 793,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_110 = 794,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_111 = 795,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_112 = 796,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_113 = 797,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_114 = 798,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_115 = 799,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_116 = 800,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_117 = 801,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_118 = 802,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_119 = 803,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_120 = 804,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_121 = 805,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_122 = 806,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_123 = 807,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_124 = 808,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_125 = 809,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_126 = 810,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_127 = 811,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_128 = 812,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_129 = 813,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_130 = 814,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_131 = 815,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_132 = 816,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_133 = 817,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_134 = 818,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_135 = 819,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_136 = 820,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_137 = 821,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_138 = 822,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_139 = 823,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_140 = 824,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_141 = 825,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_142 = 826,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_143 = 827,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_144 = 828,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_145 = 829,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_146 = 830,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_147 = 831,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_148 = 832,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_149 = 833,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_150 = 834,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_151 = 835,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_152 = 836,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_153 = 837,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_154 = 838,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_155 = 839,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_156 = 840,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_157 = 841,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_158 = 842,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_159 = 843,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_160 = 844,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_161 = 845,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_162 = 846,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_163 = 847,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_164 = 848,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_165 = 849,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_166 = 850,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_167 = 851,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_168 = 852,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_169 = 853,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_170 = 854,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_171 = 855,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_172 = 856,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_173 = 857,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_174 = 858,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_175 = 859,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_176 = 860,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_177 = 861,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_178 = 862,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_179 = 863,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_180 = 864,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_181 = 865,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_182 = 866,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_183 = 867,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_184 = 868,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_185 = 869,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_186 = 870,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_187 = 871,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_188 = 872,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_189 = 873,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_190 = 874,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_191 = 875,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_192 = 876,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_193 = 877,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_194 = 878,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_195 = 879,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_196 = 880,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_197 = 881,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_198 = 882,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_199 = 883,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_200 = 884,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_201 = 885,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_202 = 886,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_203 = 887,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_204 = 888,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_205 = 889,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_206 = 890,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_207 = 891,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_208 = 892,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_209 = 893,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_210 = 894,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_211 = 895,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_212 = 896,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_213 = 897,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_214 = 898,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_215 = 899,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_216 = 900,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_217 = 901,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_218 = 902,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_219 = 903,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_220 = 904,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_221 = 905,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_222 = 906,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_223 = 907,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_224 = 908,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_225 = 909,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_226 = 910,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_227 = 911,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_228 = 912,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_229 = 913,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_230 = 914,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_231 = 915,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_232 = 916,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_233 = 917,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_234 = 918,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_235 = 919,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_236 = 920,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_237 = 921,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_238 = 922,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_239 = 923,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_240 = 924,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_241 = 925,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_242 = 926,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_243 = 927,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_244 = 928,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_245 = 929,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_246 = 930,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_247 = 931,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_248 = 932,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_249 = 933,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_250 = 934,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_251 = 935,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_252 = 936,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_253 = 937,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_254 = 938,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_255 = 939,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_256 = 940,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_257 = 941,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_258 = 942,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_259 = 943,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_260 = 944,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_261 = 945,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_262 = 946,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_263 = 947,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_264 = 948,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_265 = 949,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_266 = 950,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_267 = 951,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_268 = 952,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_269 = 953,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_270 = 954,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_271 = 955,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_272 = 956,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_273 = 957,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_274 = 958,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_275 = 959,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_276 = 960,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_277 = 961,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_278 = 962,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_279 = 963,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_280 = 964,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_281 = 965,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_282 = 966,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_283 = 967,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_284 = 968,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_285 = 969,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_286 = 970,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_287 = 971,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_288 = 972,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_289 = 973,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_290 = 974,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_291 = 975,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_292 = 976,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_293 = 977,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_294 = 978,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_295 = 979,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_296 = 980,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_297 = 981,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_298 = 982,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_299 = 983,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_300 = 984,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_301 = 985,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_302 = 986,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_303 = 987,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_304 = 988,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_305 = 989,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_306 = 990,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_307 = 991,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_308 = 992,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_309 = 993,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_310 = 994,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_311 = 995,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_312 = 996,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_313 = 997,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_314 = 998,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_315 = 999,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_316 = 1000,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_317 = 1001,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_318 = 1002,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_319 = 1003,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_0 = 1004,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_1 = 1005,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_2 = 1006,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_3 = 1007,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_4 = 1008,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_5 = 1009,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_6 = 1010,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_7 = 1011,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_8 = 1012,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_9 = 1013,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_10 = 1014,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_11 = 1015,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_12 = 1016,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_13 = 1017,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_14 = 1018,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_15 = 1019,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_16 = 1020,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_17 = 1021,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_18 = 1022,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_19 = 1023,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_20 = 1024,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_21 = 1025,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_22 = 1026,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_23 = 1027,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_24 = 1028,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_25 = 1029,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_26 = 1030,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_27 = 1031,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_28 = 1032,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_29 = 1033,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_30 = 1034,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_31 = 1035,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_32 = 1036,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_33 = 1037,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_34 = 1038,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_35 = 1039,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_36 = 1040,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_37 = 1041,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_38 = 1042,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_39 = 1043,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_40 = 1044,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_41 = 1045,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_42 = 1046,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_43 = 1047,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_44 = 1048,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_45 = 1049,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_46 = 1050,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_47 = 1051,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_48 = 1052,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_49 = 1053,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_50 = 1054,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_51 = 1055,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_52 = 1056,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_53 = 1057,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_54 = 1058,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_55 = 1059,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_56 = 1060,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_57 = 1061,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_58 = 1062,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_59 = 1063,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_60 = 1064,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_61 = 1065,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_62 = 1066,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_PM_FIFOS_UNDERFLOW_INTERRUPT_63 = 1067,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_0 = 1068,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_1 = 1069,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_2 = 1070,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_3 = 1071,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_4 = 1072,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_5 = 1073,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_6 = 1074,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_7 = 1075,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_8 = 1076,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_9 = 1077,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_10 = 1078,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_11 = 1079,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_12 = 1080,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_13 = 1081,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_14 = 1082,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_15 = 1083,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_16 = 1084,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_17 = 1085,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_18 = 1086,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_19 = 1087,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_20 = 1088,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_21 = 1089,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_22 = 1090,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_23 = 1091,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_24 = 1092,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_25 = 1093,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_26 = 1094,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_27 = 1095,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_28 = 1096,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_29 = 1097,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_30 = 1098,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_31 = 1099,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_32 = 1100,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_33 = 1101,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_34 = 1102,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_35 = 1103,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_36 = 1104,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_37 = 1105,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_38 = 1106,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_39 = 1107,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_40 = 1108,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_41 = 1109,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_42 = 1110,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_43 = 1111,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_44 = 1112,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_45 = 1113,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_46 = 1114,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_47 = 1115,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_48 = 1116,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_49 = 1117,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_50 = 1118,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_51 = 1119,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_52 = 1120,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_53 = 1121,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_54 = 1122,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_55 = 1123,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_56 = 1124,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_57 = 1125,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_58 = 1126,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_59 = 1127,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_60 = 1128,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_61 = 1129,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_62 = 1130,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_63 = 1131,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_64 = 1132,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_65 = 1133,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_66 = 1134,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_67 = 1135,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_68 = 1136,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_69 = 1137,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_70 = 1138,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_71 = 1139,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_72 = 1140,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_73 = 1141,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_74 = 1142,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_75 = 1143,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_76 = 1144,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_77 = 1145,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_78 = 1146,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_79 = 1147,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_80 = 1148,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_81 = 1149,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_82 = 1150,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_83 = 1151,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_84 = 1152,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_85 = 1153,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_86 = 1154,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_87 = 1155,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_88 = 1156,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_89 = 1157,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_90 = 1158,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_91 = 1159,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_92 = 1160,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_93 = 1161,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_94 = 1162,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_95 = 1163,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_96 = 1164,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_97 = 1165,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_98 = 1166,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_99 = 1167,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_100 = 1168,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_101 = 1169,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_102 = 1170,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_103 = 1171,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_104 = 1172,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_105 = 1173,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_106 = 1174,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_107 = 1175,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_108 = 1176,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_109 = 1177,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_110 = 1178,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_111 = 1179,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_112 = 1180,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_113 = 1181,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_114 = 1182,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_115 = 1183,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_116 = 1184,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_117 = 1185,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_118 = 1186,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_119 = 1187,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_120 = 1188,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_121 = 1189,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_122 = 1190,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_123 = 1191,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_124 = 1192,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_125 = 1193,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_126 = 1194,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_127 = 1195,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_128 = 1196,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_129 = 1197,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_130 = 1198,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_131 = 1199,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_132 = 1200,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_133 = 1201,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_134 = 1202,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_135 = 1203,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_136 = 1204,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_137 = 1205,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_138 = 1206,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_139 = 1207,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_140 = 1208,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_141 = 1209,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_142 = 1210,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_143 = 1211,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_144 = 1212,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_145 = 1213,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_146 = 1214,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_147 = 1215,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_148 = 1216,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_149 = 1217,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_150 = 1218,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_151 = 1219,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_152 = 1220,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_153 = 1221,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_154 = 1222,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_155 = 1223,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_156 = 1224,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_157 = 1225,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_158 = 1226,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_159 = 1227,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_160 = 1228,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_161 = 1229,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_162 = 1230,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_163 = 1231,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_164 = 1232,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_165 = 1233,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_166 = 1234,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_167 = 1235,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_168 = 1236,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_169 = 1237,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_170 = 1238,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_171 = 1239,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_172 = 1240,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_173 = 1241,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_174 = 1242,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_175 = 1243,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_176 = 1244,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_177 = 1245,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_178 = 1246,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_179 = 1247,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_180 = 1248,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_181 = 1249,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_182 = 1250,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_183 = 1251,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_184 = 1252,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_185 = 1253,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_186 = 1254,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_187 = 1255,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_188 = 1256,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_189 = 1257,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_190 = 1258,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_191 = 1259,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_192 = 1260,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_193 = 1261,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_194 = 1262,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_195 = 1263,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_196 = 1264,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_197 = 1265,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_198 = 1266,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_199 = 1267,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_200 = 1268,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_201 = 1269,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_202 = 1270,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_203 = 1271,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_204 = 1272,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_205 = 1273,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_206 = 1274,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_207 = 1275,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_208 = 1276,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_209 = 1277,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_210 = 1278,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_211 = 1279,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_212 = 1280,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_213 = 1281,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_214 = 1282,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_215 = 1283,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_216 = 1284,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_217 = 1285,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_218 = 1286,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_219 = 1287,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_220 = 1288,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_221 = 1289,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_222 = 1290,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_223 = 1291,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_224 = 1292,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_225 = 1293,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_226 = 1294,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_227 = 1295,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_228 = 1296,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_229 = 1297,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_230 = 1298,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_231 = 1299,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_232 = 1300,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_233 = 1301,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_234 = 1302,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_235 = 1303,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_236 = 1304,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_237 = 1305,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_238 = 1306,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_239 = 1307,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_240 = 1308,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_241 = 1309,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_242 = 1310,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_243 = 1311,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_244 = 1312,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_245 = 1313,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_246 = 1314,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_247 = 1315,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_248 = 1316,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_249 = 1317,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_250 = 1318,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_251 = 1319,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_252 = 1320,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_253 = 1321,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_254 = 1322,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_255 = 1323,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_256 = 1324,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_257 = 1325,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_258 = 1326,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_259 = 1327,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_260 = 1328,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_261 = 1329,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_262 = 1330,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_263 = 1331,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_264 = 1332,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_265 = 1333,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_266 = 1334,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_267 = 1335,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_268 = 1336,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_269 = 1337,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_270 = 1338,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_271 = 1339,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_272 = 1340,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_273 = 1341,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_274 = 1342,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_275 = 1343,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_276 = 1344,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_277 = 1345,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_278 = 1346,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_279 = 1347,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_280 = 1348,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_281 = 1349,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_282 = 1350,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_283 = 1351,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_284 = 1352,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_285 = 1353,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_286 = 1354,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_287 = 1355,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_288 = 1356,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_289 = 1357,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_290 = 1358,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_291 = 1359,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_292 = 1360,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_293 = 1361,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_294 = 1362,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_295 = 1363,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_296 = 1364,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_297 = 1365,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_298 = 1366,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_299 = 1367,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_300 = 1368,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_301 = 1369,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_302 = 1370,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_303 = 1371,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_304 = 1372,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_305 = 1373,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_306 = 1374,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_307 = 1375,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_308 = 1376,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_309 = 1377,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_310 = 1378,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_311 = 1379,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_312 = 1380,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_313 = 1381,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_314 = 1382,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_315 = 1383,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_316 = 1384,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_317 = 1385,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_318 = 1386,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_319 = 1387,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_0 = 1388,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_1 = 1389,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_2 = 1390,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_3 = 1391,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_4 = 1392,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_5 = 1393,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_6 = 1394,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_7 = 1395,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_8 = 1396,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_9 = 1397,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_10 = 1398,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_11 = 1399,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_12 = 1400,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_13 = 1401,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_14 = 1402,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_15 = 1403,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_16 = 1404,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_17 = 1405,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_18 = 1406,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_19 = 1407,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_20 = 1408,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_21 = 1409,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_22 = 1410,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_23 = 1411,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_24 = 1412,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_25 = 1413,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_26 = 1414,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_27 = 1415,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_28 = 1416,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_29 = 1417,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_30 = 1418,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_31 = 1419,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_32 = 1420,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_33 = 1421,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_34 = 1422,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_35 = 1423,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_36 = 1424,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_37 = 1425,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_38 = 1426,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_39 = 1427,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_40 = 1428,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_41 = 1429,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_42 = 1430,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_43 = 1431,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_44 = 1432,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_45 = 1433,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_46 = 1434,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_47 = 1435,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_48 = 1436,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_49 = 1437,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_50 = 1438,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_51 = 1439,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_52 = 1440,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_53 = 1441,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_54 = 1442,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_55 = 1443,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_56 = 1444,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_57 = 1445,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_58 = 1446,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_59 = 1447,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_60 = 1448,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_61 = 1449,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_62 = 1450,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_PM_CREDITS_OVERFLOW_INTERRUPT_63 = 1451,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_0 = 1452,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_1 = 1453,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_2 = 1454,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_3 = 1455,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_4 = 1456,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_5 = 1457,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_6 = 1458,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_7 = 1459,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_8 = 1460,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_9 = 1461,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_10 = 1462,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_11 = 1463,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_12 = 1464,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_13 = 1465,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_14 = 1466,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_15 = 1467,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_16 = 1468,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_17 = 1469,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_18 = 1470,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_19 = 1471,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_20 = 1472,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_21 = 1473,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_22 = 1474,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_23 = 1475,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_24 = 1476,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_25 = 1477,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_26 = 1478,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_27 = 1479,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_28 = 1480,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_29 = 1481,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_30 = 1482,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_31 = 1483,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_32 = 1484,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_33 = 1485,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_34 = 1486,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_35 = 1487,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_36 = 1488,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_37 = 1489,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_38 = 1490,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_39 = 1491,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_40 = 1492,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_41 = 1493,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_42 = 1494,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_43 = 1495,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_44 = 1496,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_45 = 1497,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_46 = 1498,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_47 = 1499,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_48 = 1500,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_49 = 1501,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_50 = 1502,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_51 = 1503,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_52 = 1504,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_53 = 1505,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_54 = 1506,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_55 = 1507,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_56 = 1508,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_57 = 1509,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_58 = 1510,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_59 = 1511,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_60 = 1512,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_61 = 1513,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_62 = 1514,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_63 = 1515,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_64 = 1516,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_65 = 1517,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_66 = 1518,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_67 = 1519,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_68 = 1520,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_69 = 1521,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_70 = 1522,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_71 = 1523,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_72 = 1524,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_73 = 1525,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_74 = 1526,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_75 = 1527,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_76 = 1528,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_77 = 1529,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_78 = 1530,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_79 = 1531,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_80 = 1532,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_81 = 1533,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_82 = 1534,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_83 = 1535,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_84 = 1536,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_85 = 1537,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_86 = 1538,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_87 = 1539,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_88 = 1540,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_89 = 1541,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_90 = 1542,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_91 = 1543,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_92 = 1544,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_93 = 1545,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_94 = 1546,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_95 = 1547,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_96 = 1548,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_97 = 1549,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_98 = 1550,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_99 = 1551,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_100 = 1552,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_101 = 1553,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_102 = 1554,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_103 = 1555,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_104 = 1556,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_105 = 1557,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_106 = 1558,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_107 = 1559,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_108 = 1560,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_109 = 1561,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_110 = 1562,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_111 = 1563,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_112 = 1564,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_113 = 1565,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_114 = 1566,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_115 = 1567,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_116 = 1568,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_117 = 1569,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_118 = 1570,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_119 = 1571,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_120 = 1572,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_121 = 1573,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_122 = 1574,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_123 = 1575,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_124 = 1576,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_125 = 1577,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_126 = 1578,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_127 = 1579,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_128 = 1580,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_129 = 1581,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_130 = 1582,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_131 = 1583,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_132 = 1584,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_133 = 1585,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_134 = 1586,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_135 = 1587,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_136 = 1588,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_137 = 1589,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_138 = 1590,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_139 = 1591,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_140 = 1592,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_141 = 1593,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_142 = 1594,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_143 = 1595,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_144 = 1596,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_145 = 1597,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_146 = 1598,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_147 = 1599,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_148 = 1600,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_149 = 1601,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_150 = 1602,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_151 = 1603,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_152 = 1604,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_153 = 1605,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_154 = 1606,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_155 = 1607,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_156 = 1608,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_157 = 1609,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_158 = 1610,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_159 = 1611,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_160 = 1612,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_161 = 1613,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_162 = 1614,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_163 = 1615,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_164 = 1616,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_165 = 1617,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_166 = 1618,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_167 = 1619,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_168 = 1620,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_169 = 1621,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_170 = 1622,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_171 = 1623,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_172 = 1624,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_173 = 1625,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_174 = 1626,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_175 = 1627,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_176 = 1628,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_177 = 1629,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_178 = 1630,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_179 = 1631,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_180 = 1632,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_181 = 1633,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_182 = 1634,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_183 = 1635,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_184 = 1636,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_185 = 1637,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_186 = 1638,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_187 = 1639,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_188 = 1640,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_189 = 1641,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_190 = 1642,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_191 = 1643,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_192 = 1644,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_193 = 1645,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_194 = 1646,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_195 = 1647,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_196 = 1648,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_197 = 1649,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_198 = 1650,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_199 = 1651,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_200 = 1652,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_201 = 1653,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_202 = 1654,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_203 = 1655,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_204 = 1656,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_205 = 1657,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_206 = 1658,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_207 = 1659,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_208 = 1660,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_209 = 1661,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_210 = 1662,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_211 = 1663,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_212 = 1664,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_213 = 1665,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_214 = 1666,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_215 = 1667,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_216 = 1668,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_217 = 1669,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_218 = 1670,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_219 = 1671,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_220 = 1672,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_221 = 1673,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_222 = 1674,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_223 = 1675,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_224 = 1676,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_225 = 1677,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_226 = 1678,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_227 = 1679,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_228 = 1680,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_229 = 1681,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_230 = 1682,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_231 = 1683,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_232 = 1684,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_233 = 1685,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_234 = 1686,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_235 = 1687,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_236 = 1688,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_237 = 1689,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_238 = 1690,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_239 = 1691,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_240 = 1692,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_241 = 1693,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_242 = 1694,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_243 = 1695,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_244 = 1696,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_245 = 1697,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_246 = 1698,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_247 = 1699,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_248 = 1700,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_249 = 1701,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_250 = 1702,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_251 = 1703,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_252 = 1704,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_253 = 1705,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_254 = 1706,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_255 = 1707,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_256 = 1708,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_257 = 1709,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_258 = 1710,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_259 = 1711,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_260 = 1712,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_261 = 1713,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_262 = 1714,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_263 = 1715,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_264 = 1716,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_265 = 1717,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_266 = 1718,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_267 = 1719,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_268 = 1720,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_269 = 1721,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_270 = 1722,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_271 = 1723,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_272 = 1724,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_273 = 1725,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_274 = 1726,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_275 = 1727,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_276 = 1728,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_277 = 1729,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_278 = 1730,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_279 = 1731,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_280 = 1732,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_281 = 1733,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_282 = 1734,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_283 = 1735,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_284 = 1736,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_285 = 1737,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_286 = 1738,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_287 = 1739,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_288 = 1740,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_289 = 1741,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_290 = 1742,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_291 = 1743,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_292 = 1744,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_293 = 1745,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_294 = 1746,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_295 = 1747,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_296 = 1748,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_297 = 1749,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_298 = 1750,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_299 = 1751,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_300 = 1752,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_301 = 1753,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_302 = 1754,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_303 = 1755,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_304 = 1756,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_305 = 1757,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_306 = 1758,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_307 = 1759,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_308 = 1760,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_309 = 1761,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_310 = 1762,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_311 = 1763,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_312 = 1764,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_313 = 1765,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_314 = 1766,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_315 = 1767,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_316 = 1768,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_317 = 1769,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_318 = 1770,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_319 = 1771,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_0 = 1772,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_1 = 1773,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_2 = 1774,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_3 = 1775,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_4 = 1776,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_5 = 1777,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_6 = 1778,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_7 = 1779,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_8 = 1780,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_9 = 1781,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_10 = 1782,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_11 = 1783,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_12 = 1784,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_13 = 1785,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_14 = 1786,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_15 = 1787,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_16 = 1788,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_17 = 1789,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_18 = 1790,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_19 = 1791,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_20 = 1792,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_21 = 1793,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_22 = 1794,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_23 = 1795,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_24 = 1796,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_25 = 1797,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_26 = 1798,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_27 = 1799,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_28 = 1800,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_29 = 1801,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_30 = 1802,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_31 = 1803,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_32 = 1804,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_33 = 1805,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_34 = 1806,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_35 = 1807,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_36 = 1808,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_37 = 1809,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_38 = 1810,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_39 = 1811,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_40 = 1812,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_41 = 1813,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_42 = 1814,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_43 = 1815,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_44 = 1816,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_45 = 1817,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_46 = 1818,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_47 = 1819,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_48 = 1820,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_49 = 1821,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_50 = 1822,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_51 = 1823,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_52 = 1824,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_53 = 1825,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_54 = 1826,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_55 = 1827,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_56 = 1828,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_57 = 1829,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_58 = 1830,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_59 = 1831,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_60 = 1832,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_61 = 1833,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_62 = 1834,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_PM_CREDITS_UNDERFLOW_INTERRUPT_63 = 1835,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_0 = 1836,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_1 = 1837,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_2 = 1838,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_3 = 1839,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_4 = 1840,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_5 = 1841,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_6 = 1842,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_7 = 1843,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_8 = 1844,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_9 = 1845,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_10 = 1846,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_11 = 1847,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_12 = 1848,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_13 = 1849,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_14 = 1850,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_15 = 1851,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_16 = 1852,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_17 = 1853,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_18 = 1854,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_19 = 1855,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_20 = 1856,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_21 = 1857,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_22 = 1858,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_23 = 1859,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_24 = 1860,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_25 = 1861,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_26 = 1862,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_27 = 1863,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_28 = 1864,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_29 = 1865,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_30 = 1866,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_31 = 1867,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_32 = 1868,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_33 = 1869,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_34 = 1870,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_35 = 1871,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_36 = 1872,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_37 = 1873,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_38 = 1874,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_39 = 1875,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_40 = 1876,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_41 = 1877,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_42 = 1878,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_43 = 1879,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_44 = 1880,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_45 = 1881,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_46 = 1882,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_47 = 1883,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_48 = 1884,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_49 = 1885,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_50 = 1886,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_51 = 1887,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_52 = 1888,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_53 = 1889,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_54 = 1890,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_55 = 1891,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_56 = 1892,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_57 = 1893,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_58 = 1894,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_59 = 1895,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_60 = 1896,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_61 = 1897,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_62 = 1898,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_63 = 1899,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_64 = 1900,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_65 = 1901,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_66 = 1902,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_67 = 1903,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_68 = 1904,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_69 = 1905,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_70 = 1906,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_71 = 1907,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_72 = 1908,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_73 = 1909,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_74 = 1910,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_75 = 1911,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_76 = 1912,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_77 = 1913,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_78 = 1914,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_79 = 1915,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_80 = 1916,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_81 = 1917,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_82 = 1918,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_83 = 1919,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_84 = 1920,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_85 = 1921,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_86 = 1922,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_87 = 1923,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_88 = 1924,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_89 = 1925,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_90 = 1926,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_91 = 1927,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_92 = 1928,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_93 = 1929,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_94 = 1930,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_95 = 1931,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_96 = 1932,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_97 = 1933,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_98 = 1934,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_99 = 1935,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_100 = 1936,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_101 = 1937,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_102 = 1938,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_103 = 1939,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_104 = 1940,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_105 = 1941,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_106 = 1942,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_107 = 1943,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_108 = 1944,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_109 = 1945,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_110 = 1946,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_111 = 1947,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_112 = 1948,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_113 = 1949,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_114 = 1950,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_115 = 1951,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_116 = 1952,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_117 = 1953,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_118 = 1954,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_119 = 1955,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_120 = 1956,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_121 = 1957,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_122 = 1958,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_123 = 1959,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_124 = 1960,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_125 = 1961,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_126 = 1962,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_127 = 1963,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_128 = 1964,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_129 = 1965,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_130 = 1966,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_131 = 1967,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_132 = 1968,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_133 = 1969,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_134 = 1970,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_135 = 1971,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_136 = 1972,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_137 = 1973,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_138 = 1974,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_139 = 1975,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_140 = 1976,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_141 = 1977,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_142 = 1978,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_143 = 1979,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_144 = 1980,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_145 = 1981,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_146 = 1982,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_147 = 1983,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_148 = 1984,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_149 = 1985,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_150 = 1986,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_151 = 1987,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_152 = 1988,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_153 = 1989,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_154 = 1990,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_155 = 1991,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_156 = 1992,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_157 = 1993,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_158 = 1994,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_159 = 1995,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_160 = 1996,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_161 = 1997,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_162 = 1998,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_163 = 1999,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_164 = 2000,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_165 = 2001,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_166 = 2002,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_167 = 2003,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_168 = 2004,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_169 = 2005,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_170 = 2006,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_171 = 2007,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_172 = 2008,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_173 = 2009,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_174 = 2010,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_175 = 2011,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_176 = 2012,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_177 = 2013,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_178 = 2014,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_179 = 2015,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_180 = 2016,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_181 = 2017,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_182 = 2018,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_183 = 2019,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_184 = 2020,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_185 = 2021,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_186 = 2022,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_187 = 2023,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_188 = 2024,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_189 = 2025,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_190 = 2026,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_191 = 2027,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_192 = 2028,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_193 = 2029,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_194 = 2030,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_195 = 2031,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_196 = 2032,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_197 = 2033,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_198 = 2034,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_199 = 2035,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_200 = 2036,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_201 = 2037,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_202 = 2038,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_203 = 2039,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_204 = 2040,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_205 = 2041,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_206 = 2042,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_207 = 2043,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_208 = 2044,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_209 = 2045,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_210 = 2046,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_211 = 2047,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_212 = 2048,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_213 = 2049,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_214 = 2050,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_215 = 2051,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_216 = 2052,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_217 = 2053,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_218 = 2054,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_219 = 2055,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_220 = 2056,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_221 = 2057,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_222 = 2058,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_223 = 2059,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_224 = 2060,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_225 = 2061,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_226 = 2062,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_227 = 2063,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_228 = 2064,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_229 = 2065,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_230 = 2066,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_231 = 2067,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_232 = 2068,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_233 = 2069,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_234 = 2070,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_235 = 2071,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_236 = 2072,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_237 = 2073,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_238 = 2074,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_239 = 2075,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_240 = 2076,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_241 = 2077,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_242 = 2078,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_243 = 2079,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_244 = 2080,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_245 = 2081,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_246 = 2082,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_247 = 2083,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_248 = 2084,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_249 = 2085,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_250 = 2086,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_251 = 2087,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_252 = 2088,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_253 = 2089,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_254 = 2090,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_255 = 2091,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_256 = 2092,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_257 = 2093,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_258 = 2094,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_259 = 2095,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_260 = 2096,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_261 = 2097,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_262 = 2098,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_263 = 2099,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_264 = 2100,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_265 = 2101,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_266 = 2102,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_267 = 2103,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_268 = 2104,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_269 = 2105,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_270 = 2106,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_271 = 2107,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_272 = 2108,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_273 = 2109,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_274 = 2110,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_275 = 2111,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_276 = 2112,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_277 = 2113,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_278 = 2114,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_279 = 2115,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_280 = 2116,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_281 = 2117,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_282 = 2118,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_283 = 2119,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_284 = 2120,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_285 = 2121,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_286 = 2122,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_287 = 2123,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_288 = 2124,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_289 = 2125,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_290 = 2126,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_291 = 2127,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_292 = 2128,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_293 = 2129,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_294 = 2130,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_295 = 2131,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_296 = 2132,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_297 = 2133,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_298 = 2134,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_299 = 2135,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_300 = 2136,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_301 = 2137,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_302 = 2138,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_303 = 2139,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_304 = 2140,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_305 = 2141,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_306 = 2142,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_307 = 2143,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_308 = 2144,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_309 = 2145,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_310 = 2146,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_311 = 2147,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_312 = 2148,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_313 = 2149,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_314 = 2150,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_315 = 2151,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_316 = 2152,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_317 = 2153,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_318 = 2154,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_TMAC_EOP_OVERFLOW_INTERRUPT_319 = 2155,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_0 = 2156,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_1 = 2157,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_2 = 2158,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_3 = 2159,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_4 = 2160,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_5 = 2161,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_6 = 2162,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_7 = 2163,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_8 = 2164,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_9 = 2165,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_10 = 2166,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_11 = 2167,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_12 = 2168,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_13 = 2169,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_14 = 2170,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_15 = 2171,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_16 = 2172,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_17 = 2173,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_18 = 2174,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_19 = 2175,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_20 = 2176,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_21 = 2177,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_22 = 2178,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_23 = 2179,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_24 = 2180,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_25 = 2181,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_26 = 2182,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_27 = 2183,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_28 = 2184,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_29 = 2185,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_30 = 2186,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_31 = 2187,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_32 = 2188,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_33 = 2189,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_34 = 2190,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_35 = 2191,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_36 = 2192,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_37 = 2193,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_38 = 2194,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_39 = 2195,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_40 = 2196,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_41 = 2197,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_42 = 2198,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_43 = 2199,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_44 = 2200,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_45 = 2201,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_46 = 2202,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_47 = 2203,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_48 = 2204,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_49 = 2205,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_50 = 2206,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_51 = 2207,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_52 = 2208,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_53 = 2209,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_54 = 2210,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_55 = 2211,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_56 = 2212,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_57 = 2213,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_58 = 2214,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_59 = 2215,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_60 = 2216,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_61 = 2217,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_62 = 2218,
    J2X_INT_ARB_TX_EOP_OVERFLOW_TX_PM_EOF_OVERFLOW_INTERRUPT_63 = 2219,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_0 = 2220,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_1 = 2221,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_2 = 2222,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_3 = 2223,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_4 = 2224,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_5 = 2225,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_6 = 2226,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_7 = 2227,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_8 = 2228,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_9 = 2229,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_10 = 2230,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_11 = 2231,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_12 = 2232,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_13 = 2233,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_14 = 2234,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_15 = 2235,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_16 = 2236,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_17 = 2237,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_18 = 2238,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_19 = 2239,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_20 = 2240,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_21 = 2241,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_22 = 2242,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_23 = 2243,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_24 = 2244,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_25 = 2245,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_26 = 2246,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_27 = 2247,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_28 = 2248,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_29 = 2249,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_30 = 2250,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_31 = 2251,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_32 = 2252,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_33 = 2253,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_34 = 2254,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_35 = 2255,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_36 = 2256,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_37 = 2257,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_38 = 2258,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_39 = 2259,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_40 = 2260,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_41 = 2261,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_42 = 2262,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_43 = 2263,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_44 = 2264,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_45 = 2265,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_46 = 2266,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_47 = 2267,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_48 = 2268,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_49 = 2269,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_50 = 2270,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_51 = 2271,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_52 = 2272,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_53 = 2273,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_54 = 2274,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_55 = 2275,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_56 = 2276,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_57 = 2277,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_58 = 2278,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_59 = 2279,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_60 = 2280,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_61 = 2281,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_62 = 2282,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_63 = 2283,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_64 = 2284,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_65 = 2285,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_66 = 2286,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_67 = 2287,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_68 = 2288,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_69 = 2289,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_70 = 2290,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_71 = 2291,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_72 = 2292,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_73 = 2293,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_74 = 2294,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_75 = 2295,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_76 = 2296,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_77 = 2297,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_78 = 2298,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_79 = 2299,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_80 = 2300,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_81 = 2301,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_82 = 2302,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_83 = 2303,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_84 = 2304,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_85 = 2305,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_86 = 2306,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_87 = 2307,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_88 = 2308,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_89 = 2309,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_90 = 2310,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_91 = 2311,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_92 = 2312,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_93 = 2313,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_94 = 2314,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_95 = 2315,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_96 = 2316,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_97 = 2317,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_98 = 2318,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_99 = 2319,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_100 = 2320,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_101 = 2321,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_102 = 2322,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_103 = 2323,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_104 = 2324,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_105 = 2325,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_106 = 2326,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_107 = 2327,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_108 = 2328,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_109 = 2329,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_110 = 2330,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_111 = 2331,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_112 = 2332,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_113 = 2333,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_114 = 2334,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_115 = 2335,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_116 = 2336,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_117 = 2337,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_118 = 2338,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_119 = 2339,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_120 = 2340,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_121 = 2341,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_122 = 2342,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_123 = 2343,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_124 = 2344,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_125 = 2345,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_126 = 2346,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_127 = 2347,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_128 = 2348,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_129 = 2349,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_130 = 2350,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_131 = 2351,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_132 = 2352,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_133 = 2353,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_134 = 2354,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_135 = 2355,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_136 = 2356,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_137 = 2357,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_138 = 2358,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_139 = 2359,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_140 = 2360,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_141 = 2361,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_142 = 2362,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_143 = 2363,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_144 = 2364,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_145 = 2365,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_146 = 2366,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_147 = 2367,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_148 = 2368,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_149 = 2369,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_150 = 2370,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_151 = 2371,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_152 = 2372,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_153 = 2373,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_154 = 2374,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_155 = 2375,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_156 = 2376,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_157 = 2377,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_158 = 2378,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_159 = 2379,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_160 = 2380,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_161 = 2381,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_162 = 2382,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_163 = 2383,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_164 = 2384,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_165 = 2385,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_166 = 2386,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_167 = 2387,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_168 = 2388,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_169 = 2389,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_170 = 2390,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_171 = 2391,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_172 = 2392,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_173 = 2393,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_174 = 2394,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_175 = 2395,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_176 = 2396,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_177 = 2397,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_178 = 2398,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_179 = 2399,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_180 = 2400,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_181 = 2401,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_182 = 2402,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_183 = 2403,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_184 = 2404,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_185 = 2405,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_186 = 2406,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_187 = 2407,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_188 = 2408,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_189 = 2409,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_190 = 2410,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_191 = 2411,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_192 = 2412,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_193 = 2413,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_194 = 2414,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_195 = 2415,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_196 = 2416,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_197 = 2417,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_198 = 2418,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_199 = 2419,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_200 = 2420,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_201 = 2421,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_202 = 2422,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_203 = 2423,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_204 = 2424,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_205 = 2425,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_206 = 2426,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_207 = 2427,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_208 = 2428,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_209 = 2429,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_210 = 2430,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_211 = 2431,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_212 = 2432,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_213 = 2433,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_214 = 2434,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_215 = 2435,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_216 = 2436,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_217 = 2437,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_218 = 2438,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_219 = 2439,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_220 = 2440,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_221 = 2441,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_222 = 2442,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_223 = 2443,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_224 = 2444,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_225 = 2445,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_226 = 2446,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_227 = 2447,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_228 = 2448,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_229 = 2449,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_230 = 2450,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_231 = 2451,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_232 = 2452,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_233 = 2453,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_234 = 2454,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_235 = 2455,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_236 = 2456,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_237 = 2457,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_238 = 2458,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_239 = 2459,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_240 = 2460,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_241 = 2461,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_242 = 2462,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_243 = 2463,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_244 = 2464,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_245 = 2465,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_246 = 2466,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_247 = 2467,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_248 = 2468,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_249 = 2469,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_250 = 2470,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_251 = 2471,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_252 = 2472,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_253 = 2473,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_254 = 2474,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_255 = 2475,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_256 = 2476,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_257 = 2477,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_258 = 2478,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_259 = 2479,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_260 = 2480,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_261 = 2481,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_262 = 2482,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_263 = 2483,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_264 = 2484,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_265 = 2485,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_266 = 2486,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_267 = 2487,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_268 = 2488,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_269 = 2489,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_270 = 2490,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_271 = 2491,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_272 = 2492,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_273 = 2493,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_274 = 2494,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_275 = 2495,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_276 = 2496,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_277 = 2497,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_278 = 2498,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_279 = 2499,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_280 = 2500,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_281 = 2501,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_282 = 2502,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_283 = 2503,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_284 = 2504,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_285 = 2505,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_286 = 2506,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_287 = 2507,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_288 = 2508,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_289 = 2509,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_290 = 2510,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_291 = 2511,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_292 = 2512,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_293 = 2513,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_294 = 2514,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_295 = 2515,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_296 = 2516,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_297 = 2517,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_298 = 2518,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_299 = 2519,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_300 = 2520,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_301 = 2521,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_302 = 2522,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_303 = 2523,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_304 = 2524,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_305 = 2525,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_306 = 2526,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_307 = 2527,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_308 = 2528,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_309 = 2529,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_310 = 2530,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_311 = 2531,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_312 = 2532,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_313 = 2533,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_314 = 2534,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_315 = 2535,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_316 = 2536,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_317 = 2537,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_318 = 2538,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_TMAC_EOP_UNDERFLOW_INTERRUPT_319 = 2539,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_0 = 2540,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_1 = 2541,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_2 = 2542,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_3 = 2543,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_4 = 2544,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_5 = 2545,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_6 = 2546,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_7 = 2547,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_8 = 2548,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_9 = 2549,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_10 = 2550,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_11 = 2551,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_12 = 2552,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_13 = 2553,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_14 = 2554,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_15 = 2555,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_16 = 2556,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_17 = 2557,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_18 = 2558,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_19 = 2559,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_20 = 2560,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_21 = 2561,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_22 = 2562,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_23 = 2563,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_24 = 2564,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_25 = 2565,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_26 = 2566,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_27 = 2567,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_28 = 2568,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_29 = 2569,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_30 = 2570,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_31 = 2571,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_32 = 2572,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_33 = 2573,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_34 = 2574,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_35 = 2575,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_36 = 2576,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_37 = 2577,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_38 = 2578,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_39 = 2579,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_40 = 2580,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_41 = 2581,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_42 = 2582,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_43 = 2583,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_44 = 2584,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_45 = 2585,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_46 = 2586,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_47 = 2587,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_48 = 2588,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_49 = 2589,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_50 = 2590,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_51 = 2591,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_52 = 2592,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_53 = 2593,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_54 = 2594,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_55 = 2595,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_56 = 2596,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_57 = 2597,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_58 = 2598,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_59 = 2599,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_60 = 2600,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_61 = 2601,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_62 = 2602,
    J2X_INT_ARB_TX_EOP_UNDERFLOW_TX_PM_EOF_UNDERFLOW_INTERRUPT_63 = 2603,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_RX_QPM_CALENDAR_SWITCH_DONE_INTERRUPT_0 = 2604,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_RX_QPM_CALENDAR_SWITCH_DONE_INTERRUPT_1 = 2605,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_RX_MAIN_CALENDAR_SWITCH_DONE_INTERRUPT = 2606,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_TX_PPM_CALENDAR_SWITCH_DONE_INTERRUPT_0 = 2607,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_TX_PPM_CALENDAR_SWITCH_DONE_INTERRUPT_1 = 2608,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_TX_PPM_CALENDAR_SWITCH_DONE_INTERRUPT_2 = 2609,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_TX_PPM_CALENDAR_SWITCH_DONE_INTERRUPT_3 = 2610,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_TX_PPM_CALENDAR_SWITCH_DONE_INTERRUPT_4 = 2611,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_TX_PPM_CALENDAR_SWITCH_DONE_INTERRUPT_5 = 2612,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_TX_PPM_CALENDAR_SWITCH_DONE_INTERRUPT_6 = 2613,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_TX_PPM_CALENDAR_SWITCH_DONE_INTERRUPT_7 = 2614,
    J2X_INT_ARB_CALENDAR_SWITCH_DONE_TX_TMAC_CALENDAR_SWITCH_DONE_INTERRUPT = 2615,
    J2X_INT_BDM_ERROR_ECC = 2616,
    J2X_INT_BDM_FPC_0_FREE_ERROR = 2617,
    J2X_INT_BDM_FPC_1_FREE_ERROR = 2618,
    J2X_INT_BDM_FPC_2_FREE_ERROR = 2619,
    J2X_INT_BDM_FPC_3_FREE_ERROR = 2620,
    J2X_INT_BDM_ECC_ECC_1B_ERR_INT = 2621,
    J2X_INT_BDM_ECC_ECC_2B_ERR_INT = 2622,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_INT = 2623,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_INT = 2624,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_0 = 2625,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_1 = 2626,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_2 = 2627,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_3 = 2628,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_4 = 2629,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_5 = 2630,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_6 = 2631,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_7 = 2632,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_0 = 2633,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_1 = 2634,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_2 = 2635,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_3 = 2636,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_4 = 2637,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_5 = 2638,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_6 = 2639,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_7 = 2640,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_0 = 2641,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_1 = 2642,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_2 = 2643,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_3 = 2644,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_4 = 2645,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_5 = 2646,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_6 = 2647,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_7 = 2648,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_0 = 2649,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_1 = 2650,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_2 = 2651,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_3 = 2652,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_4 = 2653,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_5 = 2654,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_6 = 2655,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_7 = 2656,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_0 = 2657,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_1 = 2658,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_2 = 2659,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_3 = 2660,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_4 = 2661,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_5 = 2662,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_6 = 2663,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_7 = 2664,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_0 = 2665,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_1 = 2666,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_2 = 2667,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_3 = 2668,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_4 = 2669,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_5 = 2670,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_6 = 2671,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_7 = 2672,
    J2X_INT_CFC_ERROR_ECC = 2673,
    J2X_INT_CFC_ECC_ECC_1B_ERR_INT = 2674,
    J2X_INT_CFC_ECC_ECC_2B_ERR_INT = 2675,
    J2X_INT_CGM_ERROR_ECC = 2676,
    J2X_INT_CGM_VOQ_OCCUPANCY_ERR_INT = 2677,
    J2X_INT_CGM_VSQ_OCCUPANCY_ERR_INT = 2678,
    J2X_INT_CGM_VOQ_TOTAL_OCCUPANCY_ERR_INT = 2679,
    J2X_INT_CGM_VSQ_TOTAL_OCCUPANCY_ERR_INT = 2680,
    J2X_INT_CGM_CONGESTION_INT = 2681,
    J2X_INT_CGM_USR_CNT_DEC_VAL_ERR_INT = 2682,
    J2X_INT_CGM_ERR_FLOW_ID_OVERFLOW = 2683,
    J2X_INT_CGM_ERR_QUEUE_NUMBER_OVERFLOW = 2684,
    J2X_INT_CGM_DRAM_BOUND_RECOVERY_STATUS_ERR_INT = 2685,
    J2X_INT_CGM_VOQ_STATE_INTERNAL_CACHE_ERR_INT = 2686,
    J2X_INT_CGM_LOW_PRIORITY_INT = 2687,
    J2X_INT_CGM_DEL_CTR_RDY = 2688,
    J2X_INT_CGM_DEL_CTR_DROP_ERR_INT = 2689,
    J2X_INT_CGM_TIME_AWARE_FILTER_FIFO_INT = 2690,
    J2X_INT_CGM_FIFO_ERR_INT = 2691,
    J2X_INT_CGM_TAF_INTERRUPT = 2692,
    J2X_INT_CGM_ECC_ECC_1B_ERR_INT = 2693,
    J2X_INT_CGM_ECC_ECC_2B_ERR_INT = 2694,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_WORDS_GRNTD_OC_ERR_INT = 2695,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_WORDS_SHRD_OC_ERR_INT = 2696,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_BUFFERS_GRNTD_OC_ERR_INT = 2697,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_BUFFERS_SHRD_OC_ERR_INT = 2698,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_WORDS_GRNTD_OC_ERR_INT = 2699,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_WORDS_SHRD_OC_ERR_INT = 2700,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_PDS_GRNTD_OC_ERR_INT = 2701,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_PDS_SHRD_OC_ERR_INT = 2702,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_GRNTD_POOL_0_OC_ERR_INT = 2703,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_GRNTD_POOL_1_OC_ERR_INT = 2704,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_SHRD_POOL_0_OC_ERR_INT = 2705,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_SHRD_POOL_1_OC_ERR_INT = 2706,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_HDRM_OC_ERR_INT = 2707,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_GRNTD_POOL_0_OC_ERR_INT = 2708,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_GRNTD_POOL_1_OC_ERR_INT = 2709,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_SHRD_POOL_0_OC_ERR_INT = 2710,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_SHRD_POOL_1_OC_ERR_INT = 2711,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_HDRM_OC_ERR_INT = 2712,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_HDRM_EXT_POOL_0_OC_ERR_INT = 2713,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_HDRM_EXT_POOL_1_OC_ERR_INT = 2714,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_GRNTD_POOL_0_OC_ERR_INT = 2715,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_GRNTD_POOL_1_OC_ERR_INT = 2716,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_SHRD_POOL_0_OC_ERR_INT = 2717,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_SHRD_POOL_1_OC_ERR_INT = 2718,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_HDRM_OC_ERR_INT = 2719,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_HDRM_EXT_POOL_0_OC_ERR_INT = 2720,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_HDRM_EXT_POOL_1_OC_ERR_INT = 2721,
    J2X_INT_CGM_VOQ_CTR_ERR_VOQ_CTR_ERR_WORDS_ERR_INT = 2722,
    J2X_INT_CGM_VOQ_CTR_ERR_VOQ_CTR_ERR_SRAM_WORDS_ERR_INT = 2723,
    J2X_INT_CGM_VOQ_CTR_ERR_VOQ_CTR_ERR_SRAM_BUFFERS_ERR_INT = 2724,
    J2X_INT_CGM_VOQ_CTR_ERR_VOQ_CTR_ERR_SRAM_PDS_ERR_INT = 2725,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQA_WORDS_ERR_INT = 2726,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQA_SRAM_BUFFERS_ERR_INT = 2727,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQA_SRAM_PDS_ERR_INT = 2728,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQB_WORDS_ERR_INT = 2729,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQB_SRAM_BUFFERS_ERR_INT = 2730,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQB_SRAM_PDS_ERR_INT = 2731,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQC_WORDS_ERR_INT = 2732,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQC_SRAM_BUFFERS_ERR_INT = 2733,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQC_SRAM_PDS_ERR_INT = 2734,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQD_WORDS_ERR_INT = 2735,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQD_SRAM_BUFFERS_ERR_INT = 2736,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQD_SRAM_PDS_ERR_INT = 2737,
    J2X_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQE_WORDS_ERR_INT = 2738,
    J2X_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQE_SRAM_BUFFERS_ERR_INT = 2739,
    J2X_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQE_SRAM_PDS_ERR_INT = 2740,
    J2X_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQF_WORDS_ERR_INT = 2741,
    J2X_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQF_SRAM_BUFFERS_ERR_INT = 2742,
    J2X_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQF_SRAM_PDS_ERR_INT = 2743,
    J2X_INT_CGM_CONGESTION_PB_VSQ_PG_CONGESTION_FIFO_ORDY = 2744,
    J2X_INT_CGM_CONGESTION_PB_VSQ_LLFC_CONGESTION_FIFO_ORDY = 2745,
    J2X_INT_CGM_CONGESTION_VOQ_CONGESTION_FIFO_ORDY = 2746,
    J2X_INT_CGM_CONGESTION_GLBL_SRAM_BUFFERS_FC_INT = 2747,
    J2X_INT_CGM_CONGESTION_GLBL_SRAM_PDBS_FC_INT = 2748,
    J2X_INT_CGM_CONGESTION_GLBL_DRAM_BDBS_FC_INT = 2749,
    J2X_INT_CGM_CONGESTION_PB_VSQ_SRAM_BUFFERS_POOL_0_FC_INT = 2750,
    J2X_INT_CGM_CONGESTION_PB_VSQ_SRAM_BUFFERS_POOL_1_FC_INT = 2751,
    J2X_INT_CGM_CONGESTION_PB_VSQ_SRAM_PDS_POOL_0_FC_INT = 2752,
    J2X_INT_CGM_CONGESTION_PB_VSQ_SRAM_PDS_POOL_1_FC_INT = 2753,
    J2X_INT_CGM_CONGESTION_PB_VSQ_WORDS_POOL_0_FC_INT = 2754,
    J2X_INT_CGM_CONGESTION_PB_VSQ_WORDS_POOL_1_FC_INT = 2755,
    J2X_INT_CGM_LOW_PRIORITY_GLBL_SRAM_BUFFERS_FC_LP_INT = 2756,
    J2X_INT_CGM_LOW_PRIORITY_GLBL_SRAM_PDBS_FC_LP_INT = 2757,
    J2X_INT_CGM_LOW_PRIORITY_GLBL_DRAM_BDBS_FC_LP_INT = 2758,
    J2X_INT_CGM_LOW_PRIORITY_PB_VSQ_SRAM_BUFFERS_POOL_0_FC_LP_INT = 2759,
    J2X_INT_CGM_LOW_PRIORITY_PB_VSQ_SRAM_BUFFERS_POOL_1_FC_LP_INT = 2760,
    J2X_INT_CGM_LOW_PRIORITY_PB_VSQ_SRAM_PDS_POOL_0_FC_LP_INT = 2761,
    J2X_INT_CGM_LOW_PRIORITY_PB_VSQ_SRAM_PDS_POOL_1_FC_LP_INT = 2762,
    J2X_INT_CGM_LOW_PRIORITY_PB_VSQ_WORDS_POOL_0_FC_LP_INT = 2763,
    J2X_INT_CGM_LOW_PRIORITY_PB_VSQ_WORDS_POOL_1_FC_LP_INT = 2764,
    J2X_INT_CGM_FIFO_ERR_DEQ_FIFO_0_OVF = 2765,
    J2X_INT_CGM_FIFO_ERR_DEQ_FIFO_0_UNF = 2766,
    J2X_INT_CGM_FIFO_ERR_DEQ_FIFO_1_OVF = 2767,
    J2X_INT_CGM_FIFO_ERR_DEQ_FIFO_1_UNF = 2768,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_0_OVF = 2769,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_0_UNF = 2770,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_1_OVF = 2771,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_1_UNF = 2772,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_2_OVF = 2773,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_2_UNF = 2774,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_3_OVF = 2775,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_3_UNF = 2776,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_4_OVF = 2777,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_4_UNF = 2778,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_5_OVF = 2779,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_5_UNF = 2780,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_0_OVF = 2781,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_0_UNF = 2782,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_1_OVF = 2783,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_1_UNF = 2784,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_2_OVF = 2785,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_2_UNF = 2786,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_3_OVF = 2787,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_3_UNF = 2788,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_4_OVF = 2789,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_4_UNF = 2790,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_5_OVF = 2791,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_5_UNF = 2792,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_6_OVF = 2793,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_6_UNF = 2794,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_7_OVF = 2795,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_7_UNF = 2796,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_8_OVF = 2797,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_8_UNF = 2798,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_9_OVF = 2799,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_9_UNF = 2800,
    J2X_INT_CGM_FIFO_ERR_DCTR_FIFO_0_OVF = 2801,
    J2X_INT_CGM_FIFO_ERR_DCTR_FIFO_0_UNF = 2802,
    J2X_INT_CRPS_ERROR_ECC = 2803,
    J2X_INT_CRPS_ERROR_LM_COLLIDE = 2804,
    J2X_INT_CRPS_ERROR_COUNTER_OVF = 2805,
    J2X_INT_CRPS_DMA_0_FULLNESS_EVENT = 2806,
    J2X_INT_CRPS_DMA_1_FULLNESS_EVENT = 2807,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED = 2808,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL = 2809,
    J2X_INT_CRPS_FIFOS_OVERFLOW = 2810,
    J2X_INT_CRPS_FIFOS_UNDERFLOW = 2811,
    J2X_INT_CRPS_ECC_ECC_1B_ERR_INT = 2812,
    J2X_INT_CRPS_ECC_ECC_2B_ERR_INT = 2813,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_0 = 2814,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_1 = 2815,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_2 = 2816,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_3 = 2817,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_4 = 2818,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_5 = 2819,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_6 = 2820,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_0 = 2821,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_1 = 2822,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_2 = 2823,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_3 = 2824,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_4 = 2825,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_5 = 2826,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_6 = 2827,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_7 = 2828,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_8 = 2829,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_9 = 2830,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_10 = 2831,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_11 = 2832,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_12 = 2833,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_13 = 2834,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_14 = 2835,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_15 = 2836,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_16 = 2837,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_17 = 2838,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_18 = 2839,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_19 = 2840,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_20 = 2841,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_21 = 2842,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_22 = 2843,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_23 = 2844,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_24 = 2845,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_25 = 2846,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_26 = 2847,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_27 = 2848,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_28 = 2849,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_29 = 2850,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_30 = 2851,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_31 = 2852,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_32 = 2853,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_33 = 2854,
    J2X_INT_CRPS_DMA_0_FULLNESS_DMA_0_NOT_EMPTY_EVENT = 2855,
    J2X_INT_CRPS_DMA_0_FULLNESS_DMA_0_ALMOST_FULL_EVENT = 2856,
    J2X_INT_CRPS_DMA_0_FULLNESS_DMA_0_FULL_EVENT = 2857,
    J2X_INT_CRPS_DMA_1_FULLNESS_DMA_1_NOT_EMPTY_EVENT = 2858,
    J2X_INT_CRPS_DMA_1_FULLNESS_DMA_1_ALMOST_FULL_EVENT = 2859,
    J2X_INT_CRPS_DMA_1_FULLNESS_DMA_1_FULL_EVENT = 2860,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_0 = 2861,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_1 = 2862,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_2 = 2863,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_3 = 2864,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_4 = 2865,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_5 = 2866,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_6 = 2867,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_7 = 2868,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_8 = 2869,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_9 = 2870,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_10 = 2871,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_11 = 2872,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_12 = 2873,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_13 = 2874,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_14 = 2875,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_15 = 2876,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_16 = 2877,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_17 = 2878,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_18 = 2879,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_19 = 2880,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_20 = 2881,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_21 = 2882,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_22 = 2883,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_23 = 2884,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_24 = 2885,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_25 = 2886,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_26 = 2887,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_27 = 2888,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_28 = 2889,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_29 = 2890,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_30 = 2891,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_31 = 2892,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_32 = 2893,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_33 = 2894,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_0 = 2895,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_1 = 2896,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_2 = 2897,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_3 = 2898,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_4 = 2899,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_5 = 2900,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_6 = 2901,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_7 = 2902,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_8 = 2903,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_9 = 2904,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_10 = 2905,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_11 = 2906,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_12 = 2907,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_13 = 2908,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_14 = 2909,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_15 = 2910,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_16 = 2911,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_17 = 2912,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_18 = 2913,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_19 = 2914,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_20 = 2915,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_21 = 2916,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_22 = 2917,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_23 = 2918,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_24 = 2919,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_25 = 2920,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_26 = 2921,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_27 = 2922,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_28 = 2923,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_29 = 2924,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_30 = 2925,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_31 = 2926,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_32 = 2927,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_33 = 2928,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_0_OVERFLOW_INT = 2929,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_1_OVERFLOW_INT = 2930,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_0_FIFO_OVERFLOW_INT = 2931,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_1_FIFO_OVERFLOW_INT = 2932,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_2_FIFO_OVERFLOW_INT = 2933,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_3_FIFO_OVERFLOW_INT = 2934,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_4_FIFO_OVERFLOW_INT = 2935,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_5_FIFO_OVERFLOW_INT = 2936,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_6_FIFO_OVERFLOW_INT = 2937,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_7_FIFO_OVERFLOW_INT = 2938,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_8_FIFO_OVERFLOW_INT = 2939,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_9_FIFO_OVERFLOW_INT = 2940,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_10_FIFO_OVERFLOW_INT = 2941,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_11_FIFO_OVERFLOW_INT = 2942,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_12_FIFO_OVERFLOW_INT = 2943,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_13_FIFO_OVERFLOW_INT = 2944,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_14_FIFO_OVERFLOW_INT = 2945,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_15_FIFO_OVERFLOW_INT = 2946,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_16_FIFO_OVERFLOW_INT = 2947,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_17_FIFO_OVERFLOW_INT = 2948,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_18_FIFO_OVERFLOW_INT = 2949,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_19_FIFO_OVERFLOW_INT = 2950,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_20_FIFO_OVERFLOW_INT = 2951,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_21_FIFO_OVERFLOW_INT = 2952,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_22_FIFO_OVERFLOW_INT = 2953,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_23_FIFO_OVERFLOW_INT = 2954,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_24_FIFO_OVERFLOW_INT = 2955,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_25_FIFO_OVERFLOW_INT = 2956,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_26_FIFO_OVERFLOW_INT = 2957,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_27_FIFO_OVERFLOW_INT = 2958,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_28_FIFO_OVERFLOW_INT = 2959,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_29_FIFO_OVERFLOW_INT = 2960,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_30_FIFO_OVERFLOW_INT = 2961,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_31_FIFO_OVERFLOW_INT = 2962,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_32_FIFO_OVERFLOW_INT = 2963,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_33_FIFO_OVERFLOW_INT = 2964,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_0_UNDERFLOW_INT = 2965,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_1_UNDERFLOW_INT = 2966,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_0_FIFO_UNDERFLOW_INT = 2967,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_1_FIFO_UNDERFLOW_INT = 2968,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_2_FIFO_UNDERFLOW_INT = 2969,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_3_FIFO_UNDERFLOW_INT = 2970,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_4_FIFO_UNDERFLOW_INT = 2971,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_5_FIFO_UNDERFLOW_INT = 2972,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_6_FIFO_UNDERFLOW_INT = 2973,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_7_FIFO_UNDERFLOW_INT = 2974,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_8_FIFO_UNDERFLOW_INT = 2975,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_9_FIFO_UNDERFLOW_INT = 2976,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_10_FIFO_UNDERFLOW_INT = 2977,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_11_FIFO_UNDERFLOW_INT = 2978,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_12_FIFO_UNDERFLOW_INT = 2979,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_13_FIFO_UNDERFLOW_INT = 2980,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_14_FIFO_UNDERFLOW_INT = 2981,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_15_FIFO_UNDERFLOW_INT = 2982,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_16_FIFO_UNDERFLOW_INT = 2983,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_17_FIFO_UNDERFLOW_INT = 2984,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_18_FIFO_UNDERFLOW_INT = 2985,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_19_FIFO_UNDERFLOW_INT = 2986,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_20_FIFO_UNDERFLOW_INT = 2987,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_21_FIFO_UNDERFLOW_INT = 2988,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_22_FIFO_UNDERFLOW_INT = 2989,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_23_FIFO_UNDERFLOW_INT = 2990,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_24_FIFO_UNDERFLOW_INT = 2991,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_25_FIFO_UNDERFLOW_INT = 2992,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_26_FIFO_UNDERFLOW_INT = 2993,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_27_FIFO_UNDERFLOW_INT = 2994,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_28_FIFO_UNDERFLOW_INT = 2995,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_29_FIFO_UNDERFLOW_INT = 2996,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_30_FIFO_UNDERFLOW_INT = 2997,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_31_FIFO_UNDERFLOW_INT = 2998,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_32_FIFO_UNDERFLOW_INT = 2999,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_33_FIFO_UNDERFLOW_INT = 3000,
    J2X_INT_DDHA_ERROR_ECC = 3001,
    J2X_INT_DDHA_ECC_ECC_1B_ERR_INT = 3002,
    J2X_INT_DDHA_ECC_ECC_2B_ERR_INT = 3003,
    J2X_INT_DDHB_ERROR_ECC = 3004,
    J2X_INT_DDHB_ECC_ECC_1B_ERR_INT = 3005,
    J2X_INT_DDHB_ECC_ECC_2B_ERR_INT = 3006,
    J2X_INT_DDP_ERROR_ECC = 3007,
    J2X_INT_DDP_ERROR_PACKET_OVERSIZE = 3008,
    J2X_INT_DDP_ERROR_DRAM_BUNDLE_OVERSIZE = 3009,
    J2X_INT_DDP_ERROR_SRAM_16B_CNT_OVRF = 3010,
    J2X_INT_DDP_ERROR_OMAC_CNT_OVRF = 3011,
    J2X_INT_DDP_ERROR_EXTERNAL_MEM = 3012,
    J2X_INT_DDP_ERROR_UNPACK_PACKET_SIZE_ERROR = 3013,
    J2X_INT_DDP_ERROR_UNPACK_PACKET_SIZE_MISMATCH = 3014,
    J2X_INT_DDP_ERROR_UNPACK_BUNDLE_OVERFLOW_ERROR = 3015,
    J2X_INT_DDP_DELETE_BDB_FIFO_FULL = 3016,
    J2X_INT_DDP_DELETE_BDB_FIFO_NOT_EMPTY = 3017,
    J2X_INT_DDP_FIFO_ERROR = 3018,
    J2X_INT_DDP_ERROR_ITE = 3019,
    J2X_INT_DDP_ERROR_ITE_FIFO = 3020,
    J2X_INT_DDP_ERROR_BDBC = 3021,
    J2X_INT_DDP_ECC_ECC_1B_ERR_INT = 3022,
    J2X_INT_DDP_ECC_ECC_2B_ERR_INT = 3023,
    J2X_INT_DDP_EXT_MEM_ERR_PKUP_CPYDAT_ECC_1B_ERR_INT = 3024,
    J2X_INT_DDP_EXT_MEM_ERR_PKUP_CPYDAT_ECC_2B_ERR_INT = 3025,
    J2X_INT_DDP_EXT_MEM_ERR_PKUP_CPYDAT_CRC_ERR_INT = 3026,
    J2X_INT_DDP_EXT_MEM_ERR_PKUP_PACKET_CRC_ERR_INT = 3027,
    J2X_INT_DDP_EXT_MEM_ERR_BTC_TDU_ECC_1B_ERR_INT = 3028,
    J2X_INT_DDP_EXT_MEM_ERR_BTC_TDU_ECC_2B_ERR_INT = 3029,
    J2X_INT_DDP_EXT_MEM_ERR_PKUP_LAST_BUFF_CRC_ERR_INT = 3030,
    J2X_INT_DDP_FIFO_PKUP_RX_CFIF_OVERFLOW = 3031,
    J2X_INT_DDP_FIFO_PKUP_RX_CFIF_UNDERFLOW = 3032,
    J2X_INT_DDP_FIFO_PKP_OUT_FIF_OVERFLOW = 3033,
    J2X_INT_DDP_FIFO_BEC_PTR_FIFO_OVERFLOW = 3034,
    J2X_INT_DDP_FIFO_BEC_PTR_FIFO_UNDERFLOW = 3035,
    J2X_INT_DDP_FIFO_BEC_WAIT_FIFO_OVERFLOW = 3036,
    J2X_INT_DDP_FIFO_BEC_WAIT_FIFO_UNDERFLOW = 3037,
    J2X_INT_DDP_FIFO_BDBC_RESULT_FIF_OVERFLOW = 3038,
    J2X_INT_DDP_FIFO_BDBC_RESULT_FIF_UNDERFLOW = 3039,
    J2X_INT_DDP_FIFO_BDBC_SUB_REQ_FIF_OVERFLOW = 3040,
    J2X_INT_DDP_FIFO_BDBC_SUB_REQ_FIF_UNDERFLOW = 3041,
    J2X_INT_DDP_FIFO_BEC_ENQ_FIFO_OVERFLOW = 3042,
    J2X_INT_DDP_FIFO_BEC_ENQ_FIFO_UNDERFLOW = 3043,
    J2X_INT_DDP_FIFO_DBDF_OVERFLOW = 3044,
    J2X_INT_DDP_FIFO_DBDF_UNDERFLOW = 3045,
    J2X_INT_DDP_FIFO_PKP_RX_CFIF_OVERFLOW = 3046,
    J2X_INT_DDP_FIFO_PKP_RX_CFIF_UNDERFLOW = 3047,
    J2X_INT_DDP_FIFO_PKP_RX_DFIF_OVERFLOW = 3048,
    J2X_INT_DDP_FIFO_PKP_RX_DFIF_UNDERFLOW = 3049,
    J2X_INT_DDP_FIFO_WCF_OVERFLOW = 3050,
    J2X_INT_DDP_FIFO_WCF_UNDERFLOW = 3051,
    J2X_INT_DDP_FIFO_PKUP_BDBC_PEND_FIF_OVERFLOW = 3052,
    J2X_INT_DDP_FIFO_PKUP_BDBC_PEND_FIF_UNDERFLOW = 3053,
    J2X_INT_DDP_FIFO_PKUP_END_OF_BUFFER_FIF_OVERFLOW = 3054,
    J2X_INT_DDP_FIFO_PKUP_END_OF_BUFFER_FIF_UNDERFLOW = 3055,
    J2X_INT_DDP_FIFO_PKUP_QUARANTINE_FIF_OVERFLOW = 3056,
    J2X_INT_DDP_FIFO_PKUP_QUARANTINE_FIF_UNDERFLOW = 3057,
    J2X_INT_DDP_FIFO_PKUP_RX_DFIF_OVERFLOW = 3058,
    J2X_INT_DDP_FIFO_PKUP_RX_DFIF_UNDERFLOW = 3059,
    J2X_INT_DDP_FIFO_PKUP_RX_METADATA_FIF_OVERFLOW = 3060,
    J2X_INT_DDP_FIFO_PKUP_RX_METADATA_FIF_UNDERFLOW = 3061,
    J2X_INT_DDP_ITE_ERR_FTMH_PKT_SIZE_IS_NOT_STAMPPED = 3062,
    J2X_INT_DDP_ITE_ERR_FTMH_IS_NOT_STAMPPED = 3063,
    J2X_INT_DDP_ITE_ERR_BYTES_TO_ADD_ABOVE_MAX = 3064,
    J2X_INT_DDP_ITE_ERR_BYTES_TO_REMOVE_ABOVE_PSIZE = 3065,
    J2X_INT_DDP_ITE_ERR_FTMH_PSIZE_MISMATCH = 3066,
    J2X_INT_DDP_ITE_ERR_PSIZE_MISMATCH = 3067,
    J2X_INT_DDP_ITE_ERR_EXPECTED_ITPP_DELTA_MISMATCH = 3068,
    J2X_INT_DDP_ITE_ERR_NEGATIVE_DELTA = 3069,
    J2X_INT_DDP_ITE_FIFO_BYPASS_FIFO_OVERFLOW = 3070,
    J2X_INT_DDP_ITE_FIFO_BYPASS_FIFO_UNDERFLOW = 3071,
    J2X_INT_DDP_ITE_FIFO_WDF_OVERFLOW = 3072,
    J2X_INT_DDP_ITE_FIFO_WDF_UNDERFLOW = 3073,
    J2X_INT_DDP_ITE_FIFO_WDF_CPYDAT_OVERFLOW = 3074,
    J2X_INT_DDP_ITE_FIFO_WDF_CPYDAT_UNDERFLOW = 3075,
    J2X_INT_DDP_BDBC_TX_FIF_OVF = 3076,
    J2X_INT_DDP_BDBC_RX_SUB_REQ_FIF_OVF = 3077,
    J2X_INT_DQM_ERROR_ECC = 3078,
    J2X_INT_DQM_HEAD_UPDT_IN_LAST_ERR_INT = 3079,
    J2X_INT_DQM_HEAD_UPDT_IN_EMPTY_ERR_INT = 3080,
    J2X_INT_DQM_DEQ_CMD_TO_EMPTY_ERR_INT = 3081,
    J2X_INT_DQM_TX_FIFOS_ERR_INT = 3082,
    J2X_INT_DQM_ALLOCATED_BDM_BDB_RANGE_ERR = 3083,
    J2X_INT_DQM_ALLOCATED_WHEN_BDB_FIFO_EMPTY_ERR = 3084,
    J2X_INT_DQM_FIFO_ERR_INT = 3085,
    J2X_INT_DQM_ECC_ECC_1B_ERR_INT = 3086,
    J2X_INT_DQM_ECC_ECC_2B_ERR_INT = 3087,
    J2X_INT_DQM_TX_FIFO_ERR_TX_BD_FIFO_OVF_INT = 3088,
    J2X_INT_DQM_TX_FIFO_ERR_TX_BD_FIFO_UNF_INT = 3089,
    J2X_INT_DQM_TX_FIFO_ERR_TX_BB_FIFO_OVF_INT = 3090,
    J2X_INT_DQM_TX_FIFO_ERR_TX_BB_FIFO_UNF_INT = 3091,
    J2X_INT_DQM_FIFO_ERR_ENQ_FIFO_0_OVF = 3092,
    J2X_INT_DQM_FIFO_ERR_ENQ_FIFO_0_UNF = 3093,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_0_OVF = 3094,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_0_UNF = 3095,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_1_OVF = 3096,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_1_UNF = 3097,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_2_OVF = 3098,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_2_UNF = 3099,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_3_OVF = 3100,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_3_UNF = 3101,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_4_OVF = 3102,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_4_UNF = 3103,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_5_OVF = 3104,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_5_UNF = 3105,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_6_OVF = 3106,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_6_UNF = 3107,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_7_OVF = 3108,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_7_UNF = 3109,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_8_OVF = 3110,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_8_UNF = 3111,
    J2X_INT_DQM_FIFO_ERR_BDM_FIFO_0_OVF = 3112,
    J2X_INT_DQM_FIFO_ERR_BDM_FIFO_0_UNF = 3113,
    J2X_INT_DQM_FIFO_ERR_BDM_FIFO_1_OVF = 3114,
    J2X_INT_DQM_FIFO_ERR_BDM_FIFO_1_UNF = 3115,
    J2X_INT_ECGM_ERROR_ECC = 3116,
    J2X_INT_ECGM_CGM_REP_AROUND_INT_VEC = 3117,
    J2X_INT_ECGM_DROPPED_UC_PD_INT = 3118,
    J2X_INT_ECGM_DROPPED_UC_DB_INT = 3119,
    J2X_INT_ECGM_ECC_ECC_1B_ERR_INT = 3120,
    J2X_INT_ECGM_ECC_ECC_2B_ERR_INT = 3121,
    J2X_INT_ECGM_CGM_REP_AROUND_TOTAL_DB_OVERFLOW_REP_AROUND_INTERRUPT = 3122,
    J2X_INT_ECGM_CGM_REP_AROUND_TOTAL_DB_UNDERFLOW_REP_AROUND_INTERRUPT = 3123,
    J2X_INT_ECGM_CGM_REP_AROUND_TOTAL_PD_OVERFLOW_REP_AROUND_INTERRUPT = 3124,
    J2X_INT_ECGM_CGM_REP_AROUND_TOTAL_PD_UNDERFLOW_REP_AROUND_INTERRUPT = 3125,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_RSVD_PD_SP_0_REP_AROUND_INTERRUPT = 3126,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_RSVD_PD_SP_1_REP_AROUND_INTERRUPT = 3127,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_RSVD_DB_SP_0_REP_AROUND_INTERRUPT = 3128,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_RSVD_DB_SP_1_REP_AROUND_INTERRUPT = 3129,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_0_UNDERFLOW_REP_AROUND_INTERRUPT = 3130,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_1_UNDERFLOW_REP_AROUND_INTERRUPT = 3131,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_2_UNDERFLOW_REP_AROUND_INTERRUPT = 3132,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_3_UNDERFLOW_REP_AROUND_INTERRUPT = 3133,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_4_UNDERFLOW_REP_AROUND_INTERRUPT = 3134,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_5_UNDERFLOW_REP_AROUND_INTERRUPT = 3135,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_6_UNDERFLOW_REP_AROUND_INTERRUPT = 3136,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_7_UNDERFLOW_REP_AROUND_INTERRUPT = 3137,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_8_UNDERFLOW_REP_AROUND_INTERRUPT = 3138,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_9_UNDERFLOW_REP_AROUND_INTERRUPT = 3139,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_10_UNDERFLOW_REP_AROUND_INTERRUPT = 3140,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_11_UNDERFLOW_REP_AROUND_INTERRUPT = 3141,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_12_UNDERFLOW_REP_AROUND_INTERRUPT = 3142,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_13_UNDERFLOW_REP_AROUND_INTERRUPT = 3143,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_14_UNDERFLOW_REP_AROUND_INTERRUPT = 3144,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_15_UNDERFLOW_REP_AROUND_INTERRUPT = 3145,
    J2X_INT_ECGM_CGM_REP_AROUND_PDCM_UNDERFLOW_REP_AROUND_INTERRUPT = 3146,
    J2X_INT_ECGM_CGM_REP_AROUND_PDCM_OVERFLOW_REP_AROUND_INTERRUPT = 3147,
    J2X_INT_ECGM_CGM_REP_AROUND_QDCM_UNDERFLOW_REP_AROUND_INTERRUPT = 3148,
    J2X_INT_ECGM_CGM_REP_AROUND_QDCM_OVERFLOW_REP_AROUND_INTERRUPT = 3149,
    J2X_INT_ECGM_CGM_REP_AROUND_PQSM_UNDERFLOW_REP_AROUND_INTERRUPT = 3150,
    J2X_INT_ECGM_CGM_REP_AROUND_PQSM_OVERFLOW_REP_AROUND_INTERRUPT = 3151,
    J2X_INT_ECGM_CGM_REP_AROUND_QQSM_UNDERFLOW_REP_AROUND_INTERRUPT = 3152,
    J2X_INT_ECGM_CGM_REP_AROUND_QQSM_OVERFLOW_REP_AROUND_INTERRUPT = 3153,
    J2X_INT_ECGM_CGM_REP_AROUND_FQSM_UNDERFLOW_REP_AROUND_INTERRUPT = 3154,
    J2X_INT_ECGM_CGM_REP_AROUND_FQSM_OVERFLOW_REP_AROUND_INTERRUPT = 3155,
    J2X_INT_ECGM_CGM_REP_AROUND_FDCM_UNDERFLOW_REP_AROUND_INTERRUPT = 3156,
    J2X_INT_ECGM_CGM_REP_AROUND_FDCM_OVERFLOW_REP_AROUND_INTERRUPT = 3157,
    J2X_INT_ECI_ERROR_ECC = 3158,
    J2X_INT_ECI_UC_PLL_LOCKED_LOST = 3159,
    J2X_INT_ECI_UC_PLL_LOSS_REFCLK = 3160,
    J2X_INT_ECI_CORE_PLL_LOCKED_LOST = 3161,
    J2X_INT_ECI_CORE_PLL_LOSS_REFCLK = 3162,
    J2X_INT_ECI_FAB_LOCKED_LOST = 3163,
    J2X_INT_ECI_FAB_LOSS_REFCLK = 3164,
    J2X_INT_ECI_NIF_LOCKED_LOST = 3165,
    J2X_INT_ECI_NIF_LOSS_REFCLK = 3166,
    J2X_INT_ECI_NIF_TSC_LOCKED_LOST = 3167,
    J2X_INT_ECI_NIF_TSC_LOSS_REFCLK = 3168,
    J2X_INT_ECI_FRAMER_LOCKED_LOST = 3169,
    J2X_INT_ECI_FRAMER_LOSS_REFCLK = 3170,
    J2X_INT_ECI_BS_PLL_LOCKED_LOST = 3171,
    J2X_INT_ECI_BS_PLL_LOSS_REFCLK = 3172,
    J2X_INT_ECI_TS_PLL_LOCKED_LOST = 3173,
    J2X_INT_ECI_TS_PLL_LOSS_REFCLK = 3174,
    J2X_INT_ECI_SAR_PLL_LOCKED_LOST = 3175,
    J2X_INT_ECI_SAR_PLL_LOSS_REFCLK = 3176,
    J2X_INT_ECI_NS_TIMER_ASYNC_FIFO_FULL = 3177,
    J2X_INT_ECI_NS_TIMER_ASYNC_FIFO_OVERFLOW = 3178,
    J2X_INT_ECI_NS_TIMER_ASYNC_FIFO_UNDERFLOW = 3179,
    J2X_INT_ECI_NTP_TIMER_ASYNC_FIFO_FULL = 3180,
    J2X_INT_ECI_NTP_TIMER_ASYNC_FIFO_OVERFLOW = 3181,
    J2X_INT_ECI_NTP_TIMER_ASYNC_FIFO_UNDERFLOW = 3182,
    J2X_INT_ECI_IEEE_1588_TIMER_ASYNC_FIFO_FULL = 3183,
    J2X_INT_ECI_IEEE_1588_TIMER_ASYNC_FIFO_OVERFLOW = 3184,
    J2X_INT_ECI_IEEE_1588_TIMER_ASYNC_FIFO_UNDERFLOW = 3185,
    J2X_INT_ECI_TAS_TOD_ASYNC_FIFO_FULL = 3186,
    J2X_INT_ECI_TAS_TOD_ASYNC_FIFO_OVERFLOW = 3187,
    J2X_INT_ECI_TAS_TOD_ASYNC_FIFO_UNDERFLOW = 3188,
    J2X_INT_ECI_SB_FIFO_OVERFLOW = 3189,
    J2X_INT_ECI_SB_FIFO_UNDERFLOW = 3190,
    J2X_INT_ECI_CMIC_IP_RXI_OVERFLOW = 3191,
    J2X_INT_ECI_CMIC_IP_RXI_UNDERFLOW = 3192,
    J2X_INT_ECI_EPNI_RXI_OVERFLOW = 3193,
    J2X_INT_ECI_EPNI_RXI_UNDERFLOW = 3194,
    J2X_INT_ECI_NANOSYNC_INTR_0 = 3195,
    J2X_INT_ECI_NANOSYNC_INTR_1 = 3196,
    J2X_INT_ECI_NANOSYNC_DEBUG_INTR = 3197,
    J2X_INT_ECI_NANOSYNC_TAS_TOD_UPDATE = 3198,
    J2X_INT_ECI_SBUS_MASTER_ALERT_DBE = 3199,
    J2X_INT_ECI_SBUS_MASTER_ALERT_SBE = 3200,
    J2X_INT_ECI_ECC_ECC_1B_ERR_INT = 3201,
    J2X_INT_ECI_ECC_ECC_2B_ERR_INT = 3202,
    J2X_INT_EDB_ERROR_ECC = 3203,
    J2X_INT_EDB_ECC_ECC_1B_ERR_INT = 3204,
    J2X_INT_EDB_ECC_ECC_2B_ERR_INT = 3205,
    J2X_INT_EPNI_ERROR_ECC = 3206,
    J2X_INT_EPNI_SAT_OVF_INT = 3207,
    J2X_INT_EPNI_OLP_OVF_INT = 3208,
    J2X_INT_EPNI_OAM_OVF_INT = 3209,
    J2X_INT_EPNI_EVENTOR_OVF_INT = 3210,
    J2X_INT_EPNI_CPU_OVF_INT = 3211,
    J2X_INT_EPNI_ETPP_INC_ABOVE_TH_INT = 3212,
    J2X_INT_EPNI_ETPP_SOP_DEC_ABOVE_TH_INT = 3213,
    J2X_INT_EPNI_ETPP_EOP_DEC_ABOVE_TH_INT = 3214,
    J2X_INT_EPNI_ETPP_EOP_AND_SOP_DEC_ABOVE_TH_INT = 3215,
    J2X_INT_EPNI_ETPP_TOTAL_INC_ABOVE_TH_INT = 3216,
    J2X_INT_EPNI_ETPP_SOP_INC_DELTA_INT = 3217,
    J2X_INT_EPNI_ETPP_TOTAL_INC_ABOVE_TH_WITH_EBD_INT = 3218,
    J2X_INT_EPNI_ETPP_TOTAL_DEC_ABOVE_TH_INT = 3219,
    J2X_INT_EPNI_ETPP_TAIL_ABOVE_INC_INT = 3220,
    J2X_INT_EPNI_ETPP_EBD_ERR_INT = 3221,
    J2X_INT_EPNI_ETPP_TOTAL_DEC_ABOVE_PKT_SIZE_INT = 3222,
    J2X_INT_EPNI_ETPP_CROP_TWO_NULL_INT = 3223,
    J2X_INT_EPNI_ETPP_PKT_INC_ABOVE_MAX_PKT_SIZE_INT = 3224,
    J2X_INT_EPNI_ETPP_ILLEGAL_CROP_TYPE_INT = 3225,
    J2X_INT_EPNI_ETPP_MIRR_ADDITIONAL_INFO_ABOVE_TH_INT = 3226,
    J2X_INT_EPNI_ETPP_TAIL_ABOVE_TH_INT = 3227,
    J2X_INT_EPNI_INVALID_TXQ_INT = 3228,
    J2X_INT_EPNI_INVALID_ESB_QNUM_INT = 3229,
    J2X_INT_EPNI_INVALID_TXQ_ESB_QNUM_MAPPING_INT = 3230,
    J2X_INT_EPNI_ALIGNER_TRANSMIT_SIZE_ABOVE_TH_INT = 3231,
    J2X_INT_EPNI_PKT_SIZE_EOP_MISMATCH_INT = 3232,
    J2X_INT_EPNI_FIFO_UNDERFLOW_INT = 3233,
    J2X_INT_EPNI_FIFO_OVERFLOW_INT = 3234,
    J2X_INT_EPNI_NIF_CRDT_SAME_PORT_TWO_IFC_INT = 3235,
    J2X_INT_EPNI_WC_CRDT_SAME_PORT_TWO_IFC_INT = 3236,
    J2X_INT_EPNI_NIF_CRDT_INVALID_PORT_INT = 3237,
    J2X_INT_EPNI_WC_CRDT_INVALID_PORT_INT = 3238,
    J2X_INT_EPNI_ESB_SAR_TRAFFIC_WHEN_BYPASS_EN_INT = 3239,
    J2X_INT_EPNI_BYPASS_SAR_TRAFFIC_WHEN_BYPASS_DIS_INT = 3240,
    J2X_INT_EPNI_LARGE_SAR_PACKET_INT = 3241,
    J2X_INT_EPNI_ECC_ECC_1B_ERR_INT = 3242,
    J2X_INT_EPNI_ECC_ECC_2B_ERR_INT = 3243,
    J2X_INT_EPRE_ERROR_ECC = 3244,
    J2X_INT_EPRE_LMM_OVF_INT = 3245,
    J2X_INT_EPRE_HPM_OVF_INT = 3246,
    J2X_INT_EPRE_RCYM_OVF_INT = 3247,
    J2X_INT_EPRE_HPM_DROP_INT = 3248,
    J2X_INT_EPRE_LMM_DROP_INT = 3249,
    J2X_INT_EPRE_EPRE_FIFO_UNDERFLOW_INT = 3250,
    J2X_INT_EPRE_EPRE_FIFO_OVERFLOW_INT = 3251,
    J2X_INT_EPRE_ECC_ECC_1B_ERR_INT = 3252,
    J2X_INT_EPRE_ECC_ECC_2B_ERR_INT = 3253,
    J2X_INT_EPS_ERROR_ECC = 3254,
    J2X_INT_EPS_QP_ACC_OVERFLOW = 3255,
    J2X_INT_EPS_QP_DEQ_OVERFLOW = 3256,
    J2X_INT_EPS_TCG_ACC_OVERFLOW = 3257,
    J2X_INT_EPS_TCG_DEQ_OVERFLOW = 3258,
    J2X_INT_EPS_OTM_ACC_HP_OVERFLOW = 3259,
    J2X_INT_EPS_OTM_DEQ_HP_OVERFLOW = 3260,
    J2X_INT_EPS_CAL_ACC_HP_OVERFLOW = 3261,
    J2X_INT_EPS_CAL_DEQ_HP_OVERFLOW = 3262,
    J2X_INT_EPS_CAL_ACC_LP_OVERFLOW = 3263,
    J2X_INT_EPS_CAL_DEQ_LP_OVERFLOW = 3264,
    J2X_INT_EPS_MC_UC_WFQ_ACC_OVERFLOW = 3265,
    J2X_INT_EPS_MC_UC_WFQ_DEQ_OVERFLOW = 3266,
    J2X_INT_EPS_TCG_WFQ_ACC_OVERFLOW = 3267,
    J2X_INT_EPS_TCG_WFQ_DEQ_OVERFLOW = 3268,
    J2X_INT_EPS_FIFO_STATUS_INTERRUPT_REG = 3269,
    J2X_INT_EPS_ECC_ECC_1B_ERR_INT = 3270,
    J2X_INT_EPS_ECC_ECC_2B_ERR_INT = 3271,
    J2X_INT_EPS_EPS_FIFO_STATUS_QP_ACC_DEQ_FIFO_OVERFLOW = 3272,
    J2X_INT_EPS_EPS_FIFO_STATUS_QP_ACC_DEQ_FIFO_UNDERFLOW = 3273,
    J2X_INT_EPS_EPS_FIFO_STATUS_TCG_ACC_DEQ_FIFO_OVERFLOW = 3274,
    J2X_INT_EPS_EPS_FIFO_STATUS_TCG_ACC_DEQ_FIFO_UNDERFLOW = 3275,
    J2X_INT_EPS_EPS_FIFO_STATUS_OTM_ACC_DEQ_FIFO_OVERFLOW = 3276,
    J2X_INT_EPS_EPS_FIFO_STATUS_OTM_ACC_DEQ_FIFO_UNDERFLOW = 3277,
    J2X_INT_EPS_EPS_FIFO_STATUS_OTM_CALH_ENQ_FIFO_OVERFLOW = 3278,
    J2X_INT_EPS_EPS_FIFO_STATUS_OTM_CALH_ENQ_FIFO_UNDERFLOW = 3279,
    J2X_INT_EPS_EPS_FIFO_STATUS_OTM_CALL_ENQ_FIFO_OVERFLOW = 3280,
    J2X_INT_EPS_EPS_FIFO_STATUS_OTM_CALL_ENQ_FIFO_UNDERFLOW = 3281,
    J2X_INT_ERPP_ERROR_ECC = 3282,
    J2X_INT_ERPP_ERPP_DISCARD_INT_VEC = 3283,
    J2X_INT_ERPP_ERPP_DISCARD_INT_VEC_2 = 3284,
    J2X_INT_ERPP_ECC_PARITY_ERR_INT = 3285,
    J2X_INT_ERPP_ECC_ECC_1B_ERR_INT = 3286,
    J2X_INT_ERPP_ECC_ECC_2B_ERR_INT = 3287,
    J2X_INT_ERPP_ERPP_DISCARD_INVALID_OTM_INT = 3288,
    J2X_INT_ERPP_ERPP_DISCARD_DSS_STACKING_INT = 3289,
    J2X_INT_ERPP_ERPP_DISCARD_EXCLUDE_SRC_INT = 3290,
    J2X_INT_ERPP_ERPP_DISCARD_LAG_MULTICAST_INT = 3291,
    J2X_INT_ERPP_ERPP_DISCARD_UNACCEPTABLE_FRAME_TYPE_INT = 3292,
    J2X_INT_ERPP_ERPP_DISCARD_SRC_EQUAL_DEST_INT = 3293,
    J2X_INT_ERPP_ERPP_DISCARD_UNKNOWN_DA_INT = 3294,
    J2X_INT_ERPP_ERPP_DISCARD_SPLIT_HORIZON_INT = 3295,
    J2X_INT_ERPP_ERPP_DISCARD_GLEM_PP_TRAP_INT = 3296,
    J2X_INT_ERPP_ERPP_DISCARD_GLEM_NON_PP_TRAP_INT = 3297,
    J2X_INT_ERPP_ERPP_DISCARD_TTL_SCOPE_INT = 3298,
    J2X_INT_ERPP_ERPP_DISCARD_MTU_VIOLATION_INT = 3299,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_VERSION_ERROR_INT = 3300,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_VERSION_ERROR_INT = 3301,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_CHECKSUM_ERROR_INT = 3302,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_HEADER_LENGTH_ERROR_INT = 3303,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_TOTAL_LENGTH_ERROR_INT = 3304,
    J2X_INT_ERPP_ERPP_DISCARD_TTL_EQUALS_ONE_INT = 3305,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_OPTIONS_INT = 3306,
    J2X_INT_ERPP_ERPP_DISCARD_TTL_EQUALS_ZERO_INT = 3307,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_SIP_EQUALS_DIP_INT = 3308,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_DIP_EQUALS_ZERO_INT = 3309,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_SIP_IS_MC_INT = 3310,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_SIP_IS_MC_INT = 3311,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_UNSPECIFIED_DST_INT = 3312,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_UNSPECIFIED_SRC_INT = 3313,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_LOOPBACK_INT = 3314,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_HOP_BY_HOP_INT = 3315,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_LINK_LOCAL_DST_INT = 3316,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_SITE_LOCAL_DST_INT = 3317,
    J2X_INT_ERPP_ERPP_DISCARD_APP_AND_PIPE_COLLISION = 3318,
    J2X_INT_ERPP_ERPP_DISCARD_2_IPV6_LINK_LOCAL_SRC_INT = 3319,
    J2X_INT_ERPP_ERPP_DISCARD_2_IPV6_SITE_LOCAL_SRC_INT = 3320,
    J2X_INT_ERPP_ERPP_DISCARD_2_IPV6_IPV4_COMPATIBLE_DST_INT = 3321,
    J2X_INT_ERPP_ERPP_DISCARD_2_IPV6_IPV4_MAPPED_DST_INT = 3322,
    J2X_INT_ERPP_ERPP_DISCARD_2_IPV6_DIP_IS_MC_INT = 3323,
    J2X_INT_ERPP_ERPP_DISCARD_2_TDM_WRONG_PORT_INT = 3324,
    J2X_INT_ERPP_ERPP_DISCARD_2_TCP_SEQUENCE_NUMBER_AND_FLAGS_ARE_ZERO_INT = 3325,
    J2X_INT_ERPP_ERPP_DISCARD_2_TCP_SEQUENCE_NUMBER_IS_ZERO_AND_FIN_OR_URG_OR_PSH_IS_SET_INT = 3326,
    J2X_INT_ERPP_ERPP_DISCARD_2_TCP_SYN_AND_FIN_ARE_SET_INT = 3327,
    J2X_INT_ERPP_ERPP_DISCARD_2_TCP_SRC_PORT_EQUALS_DST_PORT_INT = 3328,
    J2X_INT_ERPP_ERPP_DISCARD_2_TCP_FRAGMENT_WITH_INCOMPLETE_TCP_HEADER_INT = 3329,
    J2X_INT_ERPP_ERPP_DISCARD_2_TCP_FRAGMENT_WITH_OFFSET_LESS_THAN_8_INT = 3330,
    J2X_INT_ERPP_ERPP_DISCARD_2_UDP_SRC_PORT_EQUALS_DST_PORT_INT = 3331,
    J2X_INT_ERPP_ERPP_DISCARD_2_TM_FIELDS_FIFO_ALMOST_FULL_INT = 3332,
    J2X_INT_ERPP_ERPP_DISCARD_2_NETWORK_HEADERS_FIFO_ALMOST_FULL_INT = 3333,
    J2X_INT_ERPP_ERPP_DISCARD_2_SYSTEM_HEADERS_CONTAINER_FIFO_ALMOST_FULL_INT = 3334,
    J2X_INT_ERPP_ERPP_DISCARD_2_PP_DSP_FOR_VISIBILITY_AND_IS_TDM_FIFO_ALMOST_FULL_HIGH_INT = 3335,
    J2X_INT_ERPP_ERPP_DISCARD_2_MPLS_BOS_PARSING_DATA_FIFO_ALMOST_FULL_INT = 3336,
    J2X_INT_ERPP_ERPP_DISCARD_2_PSG_HEADER_SIZE_ERR_INT = 3337,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_HEADER_SIZE_ERR_INT = 3338,
    J2X_INT_ERPP_ERPP_DISCARD_2_TM_DATA_BYPASS_FIFO_ALMOST_FULL_INT = 3339,
    J2X_INT_ERPP_ERPP_DISCARD_2_PRP_WAIT_FOR_GLEM_FIFO_ALMOST_FULL_INT = 3340,
    J2X_INT_ERPP_ERPP_DISCARD_2_PRP_PER_PORT_INFO_FIFO_ALMOST_FULL_INT = 3341,
    J2X_INT_ERPP_ERPP_DISCARD_2_PRP_WAIT_FOR_NETWORK_HEADER_FIFO_ALMOST_FULL_LOW_INT = 3342,
    J2X_INT_ERPP_ERPP_DISCARD_2_PRP_WAIT_FOR_NETWORK_HEADER_FIFO_ALMOST_FULL_HIGH_INT = 3343,
    J2X_INT_ERPP_ERPP_DISCARD_2_PRP_SAVE_NETWORK_HEADER_FIFO_ALMOST_FULL_INT = 3344,
    J2X_INT_ERPP_ERPP_DISCARD_2_PMF_INITIAL_ACTIONS_FIFO_ALMOST_FULL_INT = 3345,
    J2X_INT_ERPP_ERPP_DISCARD_2_PSG_QUALIFIER_SIZE_ERR_INT_0 = 3346,
    J2X_INT_ERPP_ERPP_DISCARD_2_PSG_QUALIFIER_SIZE_ERR_INT_1 = 3347,
    J2X_INT_ERPP_ERPP_DISCARD_2_PSG_QUALIFIER_SIZE_ERR_INT_2 = 3348,
    J2X_INT_ERPP_ERPP_DISCARD_2_PSG_QUALIFIER_SIZE_ERR_INT_3 = 3349,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_0 = 3350,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_1 = 3351,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_2 = 3352,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_3 = 3353,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_4 = 3354,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_5 = 3355,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_6 = 3356,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_7 = 3357,
    J2X_INT_ERPP_ERPP_DISCARD_2_DISCARD_INT = 3358,
    J2X_INT_ESB_ERROR_ECC = 3359,
    J2X_INT_ESB_EMPTY_BUFF_ALLOC_INT = 3360,
    J2X_INT_ESB_NO_EOB_INT = 3361,
    J2X_INT_ESB_TOO_MANY_UNITS_INT = 3362,
    J2X_INT_ESB_DEQ_WAS_CANCELED = 3363,
    J2X_INT_ESB_DEQ_WAS_CANCELED_EMPTY_Q = 3364,
    J2X_INT_ESB_ENQ_TO_NONE_VALID_Q = 3365,
    J2X_INT_ESB_ECC_ECC_1B_ERR_INT = 3366,
    J2X_INT_ESB_ECC_ECC_2B_ERR_INT = 3367,
    J2X_INT_ETPPA_ERROR_ECC = 3368,
    J2X_INT_ETPPA_ETPP_PRP_INT_VEC = 3369,
    J2X_INT_ETPPA_ETPPA_INT_VEC = 3370,
    J2X_INT_ETPPA_ECC_PARITY_ERR_INT = 3371,
    J2X_INT_ETPPA_ECC_ECC_1B_ERR_INT = 3372,
    J2X_INT_ETPPA_ECC_ECC_2B_ERR_INT = 3373,
    J2X_INT_ETPPA_ETPPA_BYPASS_FIFO_ALMOST_FULL_INT = 3374,
    J2X_INT_ETPPA_ETPPA_BYPASS_DATA_FIFO_OVERFLOW_INT = 3375,
    J2X_INT_ETPPA_ETPPA_BYPASS_DATA_FIFO_UNDERFLOW_INT = 3376,
    J2X_INT_ETPPA_ETPPA_BYPASS_CTRL_FIFO_OVERFLOW_INT = 3377,
    J2X_INT_ETPPA_ETPPA_BYPASS_CTRL_FIFO_UNDERFLOW_INT = 3378,
    J2X_INT_ETPPA_ETPPA_BYPASS_BTC_READ_WITHOUT_SOP_INT = 3379,
    J2X_INT_ETPPA_ETPPA_APP_AND_PIPE_COLLISION = 3380,
    J2X_INT_ETPPA_ETPPA_TM_FIELDS_FIFO_ALMOST_FULL_INT = 3381,
    J2X_INT_ETPPA_ETPPA_NETWORK_HEADERS_FIFO_ALMOST_FULL_INT = 3382,
    J2X_INT_ETPPA_ETPPA_SYSTEM_HEADERS_CONTAINER_FIFO_ALMOST_FULL_INT = 3383,
    J2X_INT_ETPPA_ETPPA_MPLS_BOS_PARSING_DATA_FIFO_ALMOST_FULL_INT = 3384,
    J2X_INT_ETPPA_ETPPA_PSG_HEADER_SIZE_ERR_INT = 3385,
    J2X_INT_ETPPA_ETPPA_PES_HEADER_SIZE_ERR_INT = 3386,
    J2X_INT_ETPPA_ETPPA_PSG_QUALIFIER_SIZE_ERR_INT_0 = 3387,
    J2X_INT_ETPPA_ETPPA_PSG_QUALIFIER_SIZE_ERR_INT_1 = 3388,
    J2X_INT_ETPPA_ETPPA_PSG_QUALIFIER_SIZE_ERR_INT_2 = 3389,
    J2X_INT_ETPPA_ETPPA_PSG_QUALIFIER_SIZE_ERR_INT_3 = 3390,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_0 = 3391,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_1 = 3392,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_2 = 3393,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_3 = 3394,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_4 = 3395,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_5 = 3396,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_6 = 3397,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_7 = 3398,
    J2X_INT_ETPPA_ETPPA_PP_DSP_FOR_VISIBILITY_AND_IS_TDM_FIFO_ALMOST_FULL_HIGH_INT = 3399,
    J2X_INT_ETPPA_ETPP_PRP_PRP_ACCEPTABLE_FRAME_TYPE_INT = 3400,
    J2X_INT_ETPPA_ETPP_PRP_PRP_GLEM_ERROR_INT = 3401,
    J2X_INT_ETPPA_ETPP_PRP_PRP_SYSTEM_HEADER_FIFO_ALMOST_FULL_INT = 3402,
    J2X_INT_ETPPA_ETPP_PRP_PRP_PORT_ATTRIBUTES_FIFO_ALMOST_FULL_INT = 3403,
    J2X_INT_ETPPA_ETPP_PRP_PRP_NETWORK_HEADER_FIFO_ALMOST_FULL_INT = 3404,
    J2X_INT_ETPPB_ERROR_ECC = 3405,
    J2X_INT_ETPPB_BTC_INT_VEC = 3406,
    J2X_INT_ETPPB_ETPPB_INT_VEC = 3407,
    J2X_INT_ETPPB_ECC_PARITY_ERR_INT = 3408,
    J2X_INT_ETPPB_ECC_ECC_1B_ERR_INT = 3409,
    J2X_INT_ETPPB_ECC_ECC_2B_ERR_INT = 3410,
    J2X_INT_ETPPB_ETPPB_PORT_MTU_TRAP_INT = 3411,
    J2X_INT_ETPPB_ETPPB_STP_TRAP_INT = 3412,
    J2X_INT_ETPPB_ETPPB_MEMBERSHIP_TRAP_INT = 3413,
    J2X_INT_ETPPB_ETPPB_TRAP_ORIGINAL_FTMH_FIFO_ALMOST_FULL_INT = 3414,
    J2X_INT_ETPPB_ETPPB_TRAP_BYPASS_FIFO_ALMOST_FULL_INT = 3415,
    J2X_INT_ETPPB_ETPPB_ENCAPSULATION_2_DATA_FIFO_ALMOST_FULL_INT = 3416,
    J2X_INT_ETPPB_ETPPB_ENCAPSULATION_3_DATA_FIFO_ALMOST_FULL_INT = 3417,
    J2X_INT_ETPPB_ETPPB_ENCAPSULATION_4_DATA_FIFO_ALMOST_FULL_INT = 3418,
    J2X_INT_ETPPB_ETPPB_ENCAPSULATION_5_DATA_FIFO_ALMOST_FULL_INT = 3419,
    J2X_INT_ETPPB_BTC_HEADER_SIZE_EXCEED = 3420,
    J2X_INT_ETPPB_BTC_NOF_INSTRUCTIONS_EXCEED = 3421,
    J2X_INT_ETPPB_BTC_HEADER_SIZE_NOT_BYTE_ALLIGNED = 3422,
    J2X_INT_ETPPB_BTC_POP_BEFORE_FIFO_READY = 3423,
    J2X_INT_ETPPC_ERROR_ECC = 3424,
    J2X_INT_ETPPC_ETPP_TERM_INT_VEC = 3425,
    J2X_INT_ETPPC_ENCAPSULATION_1_DATA_FIFO_ALMOST_FULL_INT = 3426,
    J2X_INT_ETPPC_ECC_PARITY_ERR_INT = 3427,
    J2X_INT_ETPPC_ECC_ECC_1B_ERR_INT = 3428,
    J2X_INT_ETPPC_ECC_ECC_2B_ERR_INT = 3429,
    J2X_INT_ETPPC_ETPP_TERM_TERM_PIPE_FIFO_1_ALMOST_FULL_INT = 3430,
    J2X_INT_ETPPC_ETPP_TERM_VSD_RESULT_FIFO_ALMOST_FULL_INT = 3431,
    J2X_INT_ETPPC_ETPP_TERM_ESEM_1_RESULT_FIFO_ALMOST_FULL_INT = 3432,
    J2X_INT_ETPPC_ETPP_TERM_ESEM_2_RESULT_FIFO_ALMOST_FULL_INT = 3433,
    J2X_INT_ETPPC_ETPP_TERM_EXEM_RESULT_FIFO_ALMOST_FULL_INT = 3434,
    J2X_INT_ETPPC_ETPP_TERM_OEM_RESULT_FIFO_ALMOST_FULL_INT = 3435,
    J2X_INT_ETPPC_ETPP_TERM_TERM_PIPE_FIFO_2_ALMOST_FULL_INT = 3436,
    J2X_INT_ETPPC_ETPP_TERM_CRPS_RESULT_FIFO_FULL_INT = 3437,
    J2X_INT_ETPPC_ETPP_TERM_MRPS_RESULT_FIFO_FULL_INT = 3438,
    J2X_INT_ETPPC_ETPP_TERM_TERM_SPLIT_HORIZON_INT = 3439,
    J2X_INT_ETPPC_ETPP_TERM_PROTECTION_TRAP_INT = 3440,
    J2X_INT_ETPPC_ETPP_TERM_LATENCY_TRAP_INT = 3441,
    J2X_INT_ETPPC_ETPP_TERM_ACTION_TRAP_INT = 3442,
    J2X_INT_ETPPC_ETPP_TERM_PORT_RATE_INT = 3443,
    J2X_INT_EVNT_ERROR_ECC = 3444,
    J2X_INT_EVNT_EVENTOR_INTERRUPT = 3445,
    J2X_INT_EVNT_ECC_ECC_1B_ERR_INT = 3446,
    J2X_INT_EVNT_ECC_ECC_2B_ERR_INT = 3447,
    J2X_INT_EVNT_EVENTOR_EVENTOR_INTERRUPT_BIT = 3448,
    J2X_INT_EVNT_EVENTOR_EVENTOR_RX_CMIC_ERROR_INTERRUPT_BIT = 3449,
    J2X_INT_EVNT_EVENTOR_EVENTOR_TX_CMIC_ERROR_INTERRUPT_BIT = 3450,
    J2X_INT_EVNT_EVENTOR_EVENTOR_TX_BINNING_WRP_INTERRUPT_BIT = 3451,
    J2X_INT_FAWR_ERROR_ECC = 3452,
    J2X_INT_FAWR_ECC_ECC_1B_ERR_INT = 3453,
    J2X_INT_FAWR_ECC_ECC_2B_ERR_INT = 3454,
    J2X_INT_FAWT_ERROR_ECC = 3455,
    J2X_INT_FAWT_ECC_ECC_1B_ERR_INT = 3456,
    J2X_INT_FAWT_ECC_ECC_2B_ERR_INT = 3457,
    J2X_INT_FBSW_ERROR_ECC = 3458,
    J2X_INT_FBSW_ECC_ECC_1B_ERR_INT = 3459,
    J2X_INT_FBSW_ECC_ECC_2B_ERR_INT = 3460,
    J2X_INT_FCR_ERROR_ECC = 3461,
    J2X_INT_FCR_SRC_DV_CNG_LINK_EV = 3462,
    J2X_INT_FCR_CPU_CNT_CELL_FNE = 3463,
    J2X_INT_FCR_LOCAL_ROUT_FS_OVF = 3464,
    J2X_INT_FCR_LOCAL_ROUTRC_OVF = 3465,
    J2X_INT_FCR_REACH_FIFO_OVF = 3466,
    J2X_INT_FCR_FLOW_FIFO_OVF = 3467,
    J2X_INT_FCR_CREDIT_FIFO_OVF = 3468,
    J2X_INT_FCR_AUTO_DOC_NAME_1 = 3469,
    J2X_INT_FCR_ECC_ECC_1B_ERR_INT = 3470,
    J2X_INT_FCR_ECC_ECC_2B_ERR_INT = 3471,
    J2X_INT_FCT_ERROR_ECC = 3472,
    J2X_INT_FCT_UNRCH_DEST_EVENT = 3473,
    J2X_INT_FCT_ECC_ECC_1B_ERR_INT = 3474,
    J2X_INT_FCT_ECC_ECC_2B_ERR_INT = 3475,
    J2X_INT_FDA_ERROR_ECC = 3476,
    J2X_INT_FDA_AUTO_DOC_NAME_1 = 3477,
    J2X_INT_FDA_PRIO_0_DROP_INT = 3478,
    J2X_INT_FDA_PRIO_1_DROP_INT = 3479,
    J2X_INT_FDA_PRIO_2_DROP_INT = 3480,
    J2X_INT_FDA_PRIO_3_DROP_INT = 3481,
    J2X_INT_FDA_EGQ_0_MESHMC_0_OVF_DROP_INT = 3482,
    J2X_INT_FDA_EGQ_0_TDM_OVF_DROP = 3483,
    J2X_INT_FDA_ECC_ECC_1B_ERR_INT = 3484,
    J2X_INT_FDA_ECC_ECC_2B_ERR_INT = 3485,
    J2X_INT_FDA_AUTO_DOC_NAME_2_EGQ_0_WFQ_SAT_0 = 3486,
    J2X_INT_FDA_AUTO_DOC_NAME_2_EGQ_0_WFQ_SAT_1 = 3487,
    J2X_INT_FDA_AUTO_DOC_NAME_2_EGQ_0_WFQ_SAT_2 = 3488,
    J2X_INT_FDA_AUTO_DOC_NAME_2_EGQ_0_WFQ_SAT_3 = 3489,
    J2X_INT_FDA_AUTO_DOC_NAME_2_EGQ_0_WFQ_SAT_4 = 3490,
    J2X_INT_FDA_AUTO_DOC_NAME_2_EGQ_0_WFQ_UDP_0 = 3491,
    J2X_INT_FDA_AUTO_DOC_NAME_2_EGQ_0_WFQ_UDP_1 = 3492,
    J2X_INT_FDA_AUTO_DOC_NAME_2_EGQ_0_WFQ_UDP_2 = 3493,
    J2X_INT_FDA_AUTO_DOC_NAME_2_EGQ_0_WFQ_UDP_3 = 3494,
    J2X_INT_FDA_AUTO_DOC_NAME_2_EGQ_0_WFQ_UDP_4 = 3495,
    J2X_INT_FDCRL_ERROR_ECC = 3496,
    J2X_INT_FDCRL_ECC_ECC_1B_ERR_INT = 3497,
    J2X_INT_FDCRL_ECC_ECC_2B_ERR_INT = 3498,
    J2X_INT_FDCRS_ERROR_ECC = 3499,
    J2X_INT_FDCRS_ECC_ECC_1B_ERR_INT = 3500,
    J2X_INT_FDCRS_ECC_ECC_2B_ERR_INT = 3501,
    J2X_INT_FDMP_ERROR_ECC = 3502,
    J2X_INT_FDMP_ECC_ECC_1B_ERR_INT = 3503,
    J2X_INT_FDMP_ECC_ECC_2B_ERR_INT = 3504,
    J2X_INT_FDMX_ERROR_ECC = 3505,
    J2X_INT_FDMX_CORE_INTR = 3506,
    J2X_INT_FDMX_ECC_ECC_1B_ERR_INT = 3507,
    J2X_INT_FDMX_ECC_ECC_2B_ERR_INT = 3508,
    J2X_INT_FDMXA_ERROR_ECC = 3509,
    J2X_INT_FDMXA_CORE_INTR = 3510,
    J2X_INT_FDMXA_ECC_ECC_1B_ERR_INT = 3511,
    J2X_INT_FDMXA_ECC_ECC_2B_ERR_INT = 3512,
    J2X_INT_FDMXBI_ERROR_ECC = 3513,
    J2X_INT_FDMXBI_CORE_INTR = 3514,
    J2X_INT_FDMXBI_ECC_ECC_1B_ERR_INT = 3515,
    J2X_INT_FDMXBI_ECC_ECC_2B_ERR_INT = 3516,
    J2X_INT_FDMXBJ_ERROR_ECC = 3517,
    J2X_INT_FDMXBJ_ECC_ECC_1B_ERR_INT = 3518,
    J2X_INT_FDMXBJ_ECC_ECC_2B_ERR_INT = 3519,
    J2X_INT_FDMXC_ERROR_ECC = 3520,
    J2X_INT_FDMXC_ECC_ECC_1B_ERR_INT = 3521,
    J2X_INT_FDMXC_ECC_ECC_2B_ERR_INT = 3522,
    J2X_INT_FDMXT_ERROR_ECC = 3523,
    J2X_INT_FDMXT_ECC_ECC_1B_ERR_INT = 3524,
    J2X_INT_FDMXT_ECC_ECC_2B_ERR_INT = 3525,
    J2X_INT_FDR_ERROR_ECC = 3526,
    J2X_INT_FDR_INT_REG_P_1_MAC_0 = 3527,
    J2X_INT_FDR_INT_REG_P_1_MAC_1 = 3528,
    J2X_INT_FDR_INT_REG_P_1_MAC_2 = 3529,
    J2X_INT_FDR_INT_REG_P_1_MAC_3 = 3530,
    J2X_INT_FDR_INT_REG_P_1_MAC_4 = 3531,
    J2X_INT_FDR_INT_REG_P_1_MAC_5 = 3532,
    J2X_INT_FDR_INT_REG_P_1_MAC_6 = 3533,
    J2X_INT_FDR_INT_REG_P_1_MAC_7 = 3534,
    J2X_INT_FDR_INT_REG_P_2_MAC_0 = 3535,
    J2X_INT_FDR_INT_REG_P_2_MAC_1 = 3536,
    J2X_INT_FDR_INT_REG_P_2_MAC_2 = 3537,
    J2X_INT_FDR_INT_REG_P_2_MAC_3 = 3538,
    J2X_INT_FDR_INT_REG_P_2_MAC_4 = 3539,
    J2X_INT_FDR_INT_REG_P_2_MAC_5 = 3540,
    J2X_INT_FDR_INT_REG_P_2_MAC_6 = 3541,
    J2X_INT_FDR_INT_REG_P_2_MAC_7 = 3542,
    J2X_INT_FDR_INT_REG_P_3_MAC_0 = 3543,
    J2X_INT_FDR_INT_REG_P_3_MAC_1 = 3544,
    J2X_INT_FDR_INT_REG_P_3_MAC_2 = 3545,
    J2X_INT_FDR_INT_REG_P_3_MAC_3 = 3546,
    J2X_INT_FDR_INT_REG_P_3_MAC_4 = 3547,
    J2X_INT_FDR_INT_REG_P_3_MAC_5 = 3548,
    J2X_INT_FDR_INT_REG_P_3_MAC_6 = 3549,
    J2X_INT_FDR_INT_REG_P_3_MAC_7 = 3550,
    J2X_INT_FDR_INT_REG_GENERAL = 3551,
    J2X_INT_FDR_ECC_ECC_1B_ERR_INT = 3552,
    J2X_INT_FDR_ECC_ECC_2B_ERR_INT = 3553,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_FDR_MAC_0_UN_EXP_CELL_1 = 3554,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_FDR_MAC_0_UN_EXP_CELL_2 = 3555,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_FDR_MAC_0_UN_EXP_CELL_3 = 3556,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_IFMFO_MAC_0 = 3557,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_ALTO_MAC_0 = 3558,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_ERR_FILTER_DROP_INT_MAC_0 = 3559,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_DROP_FILTER_DROP_INT_MAC_0 = 3560,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_DROP_LOW_PRIO_MC_INT_MAC_0 = 3561,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_FDR_MAC_1_UN_EXP_CELL_1 = 3562,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_FDR_MAC_1_UN_EXP_CELL_2 = 3563,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_FDR_MAC_1_UN_EXP_CELL_3 = 3564,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_IFMFO_MAC_1 = 3565,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_ALTO_MAC_1 = 3566,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_ERR_FILTER_DROP_INT_MAC_1 = 3567,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_DROP_FILTER_DROP_INT_MAC_1 = 3568,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_DROP_LOW_PRIO_MC_INT_MAC_1 = 3569,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_FDR_MAC_2_UN_EXP_CELL_1 = 3570,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_FDR_MAC_2_UN_EXP_CELL_2 = 3571,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_FDR_MAC_2_UN_EXP_CELL_3 = 3572,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_IFMFO_MAC_2 = 3573,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_ALTO_MAC_2 = 3574,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_ERR_FILTER_DROP_INT_MAC_2 = 3575,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_DROP_FILTER_DROP_INT_MAC_2 = 3576,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_DROP_LOW_PRIO_MC_INT_MAC_2 = 3577,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_FDR_MAC_3_UN_EXP_CELL_1 = 3578,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_FDR_MAC_3_UN_EXP_CELL_2 = 3579,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_FDR_MAC_3_UN_EXP_CELL_3 = 3580,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_IFMFO_MAC_3 = 3581,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_ALTO_MAC_3 = 3582,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_ERR_FILTER_DROP_INT_MAC_3 = 3583,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_DROP_FILTER_DROP_INT_MAC_3 = 3584,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_DROP_LOW_PRIO_MC_INT_MAC_3 = 3585,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_FDR_MAC_4_UN_EXP_CELL_1 = 3586,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_FDR_MAC_4_UN_EXP_CELL_2 = 3587,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_FDR_MAC_4_UN_EXP_CELL_3 = 3588,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_IFMFO_MAC_4 = 3589,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_ALTO_MAC_4 = 3590,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_ERR_FILTER_DROP_INT_MAC_4 = 3591,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_DROP_FILTER_DROP_INT_MAC_4 = 3592,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_DROP_LOW_PRIO_MC_INT_MAC_4 = 3593,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_FDR_MAC_5_UN_EXP_CELL_1 = 3594,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_FDR_MAC_5_UN_EXP_CELL_2 = 3595,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_FDR_MAC_5_UN_EXP_CELL_3 = 3596,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_IFMFO_MAC_5 = 3597,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_ALTO_MAC_5 = 3598,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_ERR_FILTER_DROP_INT_MAC_5 = 3599,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_DROP_FILTER_DROP_INT_MAC_5 = 3600,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_DROP_LOW_PRIO_MC_INT_MAC_5 = 3601,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_FDR_MAC_6_UN_EXP_CELL_1 = 3602,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_FDR_MAC_6_UN_EXP_CELL_2 = 3603,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_FDR_MAC_6_UN_EXP_CELL_3 = 3604,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_IFMFO_MAC_6 = 3605,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_ALTO_MAC_6 = 3606,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_ERR_FILTER_DROP_INT_MAC_6 = 3607,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_DROP_FILTER_DROP_INT_MAC_6 = 3608,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_DROP_LOW_PRIO_MC_INT_MAC_6 = 3609,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_FDR_MAC_7_UN_EXP_CELL_1 = 3610,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_FDR_MAC_7_UN_EXP_CELL_2 = 3611,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_FDR_MAC_7_UN_EXP_CELL_3 = 3612,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_IFMFO_MAC_7 = 3613,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_ALTO_MAC_7 = 3614,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_ERR_FILTER_DROP_INT_MAC_7 = 3615,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_DROP_FILTER_DROP_INT_MAC_7 = 3616,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_DROP_LOW_PRIO_MC_INT_MAC_7 = 3617,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_FDR_MAC_0_UN_EXP_CELL_1 = 3618,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_FDR_MAC_0_UN_EXP_CELL_2 = 3619,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_FDR_MAC_0_UN_EXP_CELL_3 = 3620,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_IFMFO_MAC_0 = 3621,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_ALTO_MAC_0 = 3622,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_ERR_FILTER_DROP_INT_MAC_0 = 3623,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_DROP_FILTER_DROP_INT_MAC_0 = 3624,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_DROP_LOW_PRIO_MC_INT_MAC_0 = 3625,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_FDR_MAC_1_UN_EXP_CELL_1 = 3626,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_FDR_MAC_1_UN_EXP_CELL_2 = 3627,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_FDR_MAC_1_UN_EXP_CELL_3 = 3628,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_IFMFO_MAC_1 = 3629,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_ALTO_MAC_1 = 3630,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_ERR_FILTER_DROP_INT_MAC_1 = 3631,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_DROP_FILTER_DROP_INT_MAC_1 = 3632,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_DROP_LOW_PRIO_MC_INT_MAC_1 = 3633,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_FDR_MAC_2_UN_EXP_CELL_1 = 3634,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_FDR_MAC_2_UN_EXP_CELL_2 = 3635,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_FDR_MAC_2_UN_EXP_CELL_3 = 3636,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_IFMFO_MAC_2 = 3637,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_ALTO_MAC_2 = 3638,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_ERR_FILTER_DROP_INT_MAC_2 = 3639,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_DROP_FILTER_DROP_INT_MAC_2 = 3640,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_DROP_LOW_PRIO_MC_INT_MAC_2 = 3641,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_FDR_MAC_3_UN_EXP_CELL_1 = 3642,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_FDR_MAC_3_UN_EXP_CELL_2 = 3643,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_FDR_MAC_3_UN_EXP_CELL_3 = 3644,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_IFMFO_MAC_3 = 3645,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_ALTO_MAC_3 = 3646,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_ERR_FILTER_DROP_INT_MAC_3 = 3647,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_DROP_FILTER_DROP_INT_MAC_3 = 3648,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_DROP_LOW_PRIO_MC_INT_MAC_3 = 3649,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_FDR_MAC_4_UN_EXP_CELL_1 = 3650,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_FDR_MAC_4_UN_EXP_CELL_2 = 3651,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_FDR_MAC_4_UN_EXP_CELL_3 = 3652,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_IFMFO_MAC_4 = 3653,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_ALTO_MAC_4 = 3654,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_ERR_FILTER_DROP_INT_MAC_4 = 3655,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_DROP_FILTER_DROP_INT_MAC_4 = 3656,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_DROP_LOW_PRIO_MC_INT_MAC_4 = 3657,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_FDR_MAC_5_UN_EXP_CELL_1 = 3658,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_FDR_MAC_5_UN_EXP_CELL_2 = 3659,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_FDR_MAC_5_UN_EXP_CELL_3 = 3660,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_IFMFO_MAC_5 = 3661,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_ALTO_MAC_5 = 3662,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_ERR_FILTER_DROP_INT_MAC_5 = 3663,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_DROP_FILTER_DROP_INT_MAC_5 = 3664,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_DROP_LOW_PRIO_MC_INT_MAC_5 = 3665,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_FDR_MAC_6_UN_EXP_CELL_1 = 3666,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_FDR_MAC_6_UN_EXP_CELL_2 = 3667,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_FDR_MAC_6_UN_EXP_CELL_3 = 3668,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_IFMFO_MAC_6 = 3669,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_ALTO_MAC_6 = 3670,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_ERR_FILTER_DROP_INT_MAC_6 = 3671,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_DROP_FILTER_DROP_INT_MAC_6 = 3672,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_DROP_LOW_PRIO_MC_INT_MAC_6 = 3673,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_FDR_MAC_7_UN_EXP_CELL_1 = 3674,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_FDR_MAC_7_UN_EXP_CELL_2 = 3675,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_FDR_MAC_7_UN_EXP_CELL_3 = 3676,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_IFMFO_MAC_7 = 3677,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_ALTO_MAC_7 = 3678,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_ERR_FILTER_DROP_INT_MAC_7 = 3679,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_DROP_FILTER_DROP_INT_MAC_7 = 3680,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_DROP_LOW_PRIO_MC_INT_MAC_7 = 3681,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_FDR_MAC_0_UN_EXP_CELL_1 = 3682,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_FDR_MAC_0_UN_EXP_CELL_2 = 3683,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_FDR_MAC_0_UN_EXP_CELL_3 = 3684,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_IFMFO_MAC_0 = 3685,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_ALTO_MAC_0 = 3686,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_ERR_FILTER_DROP_INT_MAC_0 = 3687,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_DROP_FILTER_DROP_INT_MAC_0 = 3688,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_DROP_LOW_PRIO_MC_INT_MAC_0 = 3689,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_FDR_MAC_1_UN_EXP_CELL_1 = 3690,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_FDR_MAC_1_UN_EXP_CELL_2 = 3691,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_FDR_MAC_1_UN_EXP_CELL_3 = 3692,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_IFMFO_MAC_1 = 3693,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_ALTO_MAC_1 = 3694,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_ERR_FILTER_DROP_INT_MAC_1 = 3695,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_DROP_FILTER_DROP_INT_MAC_1 = 3696,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_DROP_LOW_PRIO_MC_INT_MAC_1 = 3697,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_FDR_MAC_2_UN_EXP_CELL_1 = 3698,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_FDR_MAC_2_UN_EXP_CELL_2 = 3699,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_FDR_MAC_2_UN_EXP_CELL_3 = 3700,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_IFMFO_MAC_2 = 3701,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_ALTO_MAC_2 = 3702,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_ERR_FILTER_DROP_INT_MAC_2 = 3703,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_DROP_FILTER_DROP_INT_MAC_2 = 3704,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_DROP_LOW_PRIO_MC_INT_MAC_2 = 3705,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_FDR_MAC_3_UN_EXP_CELL_1 = 3706,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_FDR_MAC_3_UN_EXP_CELL_2 = 3707,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_FDR_MAC_3_UN_EXP_CELL_3 = 3708,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_IFMFO_MAC_3 = 3709,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_ALTO_MAC_3 = 3710,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_ERR_FILTER_DROP_INT_MAC_3 = 3711,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_DROP_FILTER_DROP_INT_MAC_3 = 3712,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_DROP_LOW_PRIO_MC_INT_MAC_3 = 3713,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_FDR_MAC_4_UN_EXP_CELL_1 = 3714,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_FDR_MAC_4_UN_EXP_CELL_2 = 3715,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_FDR_MAC_4_UN_EXP_CELL_3 = 3716,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_IFMFO_MAC_4 = 3717,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_ALTO_MAC_4 = 3718,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_ERR_FILTER_DROP_INT_MAC_4 = 3719,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_DROP_FILTER_DROP_INT_MAC_4 = 3720,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_DROP_LOW_PRIO_MC_INT_MAC_4 = 3721,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_FDR_MAC_5_UN_EXP_CELL_1 = 3722,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_FDR_MAC_5_UN_EXP_CELL_2 = 3723,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_FDR_MAC_5_UN_EXP_CELL_3 = 3724,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_IFMFO_MAC_5 = 3725,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_ALTO_MAC_5 = 3726,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_ERR_FILTER_DROP_INT_MAC_5 = 3727,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_DROP_FILTER_DROP_INT_MAC_5 = 3728,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_DROP_LOW_PRIO_MC_INT_MAC_5 = 3729,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_FDR_MAC_6_UN_EXP_CELL_1 = 3730,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_FDR_MAC_6_UN_EXP_CELL_2 = 3731,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_FDR_MAC_6_UN_EXP_CELL_3 = 3732,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_IFMFO_MAC_6 = 3733,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_ALTO_MAC_6 = 3734,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_ERR_FILTER_DROP_INT_MAC_6 = 3735,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_DROP_FILTER_DROP_INT_MAC_6 = 3736,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_DROP_LOW_PRIO_MC_INT_MAC_6 = 3737,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_FDR_MAC_7_UN_EXP_CELL_1 = 3738,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_FDR_MAC_7_UN_EXP_CELL_2 = 3739,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_FDR_MAC_7_UN_EXP_CELL_3 = 3740,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_IFMFO_MAC_7 = 3741,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_ALTO_MAC_7 = 3742,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_ERR_FILTER_DROP_INT_MAC_7 = 3743,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_DROP_FILTER_DROP_INT_MAC_7 = 3744,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_DROP_LOW_PRIO_MC_INT_MAC_7 = 3745,
    J2X_INT_FDR_FDR_GENERAL_IN_BAND_FIFO_FULL = 3746,
    J2X_INT_FDR_FDR_GENERAL_FDR_INTERRUPT_REGISTER_GENERAL_FIELD_0 = 3747,
    J2X_INT_FDR_FDR_GENERAL_P_1_OFM_FIFO_TRAFFIC_CLASS_DROP_INT = 3748,
    J2X_INT_FDR_FDR_GENERAL_P_2_OFM_FIFO_TRAFFIC_CLASS_DROP_INT = 3749,
    J2X_INT_FDR_FDR_GENERAL_P_3_OFM_FIFO_TRAFFIC_CLASS_DROP_INT = 3750,
    J2X_INT_FDR_FDR_GENERAL_P_1_OFM_FIFO_OVFLW_DROP_INT = 3751,
    J2X_INT_FDR_FDR_GENERAL_P_2_OFM_FIFO_OVFLW_DROP_INT = 3752,
    J2X_INT_FDR_FDR_GENERAL_P_3_OFM_FIFO_OVFLW_DROP_INT = 3753,
    J2X_INT_FDR_FDR_GENERAL_P_1_FDR_OUT_UN_EXP_CELL = 3754,
    J2X_INT_FDR_FDR_GENERAL_P_2_FDR_OUT_UN_EXP_CELL = 3755,
    J2X_INT_FDR_FDR_GENERAL_P_3_FDR_OUT_UN_EXP_CELL = 3756,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_0 = 3757,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_1 = 3758,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_2 = 3759,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_3 = 3760,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_4 = 3761,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_5 = 3762,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_6 = 3763,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_7 = 3764,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_0 = 3765,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_1 = 3766,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_2 = 3767,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_3 = 3768,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_4 = 3769,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_5 = 3770,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_6 = 3771,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_7 = 3772,
    J2X_INT_FDT_ERROR_ECC = 3773,
    J2X_INT_FDT_UNRCH_DEST_INT_0 = 3774,
    J2X_INT_FDT_ILEGAL_IRE_PACKET_SIZE_INT = 3775,
    J2X_INT_FDT_IN_BAND_LAST_READ_CNT_ZERO_INT = 3776,
    J2X_INT_FDT_AUTO_DOC_NAME_1 = 3777,
    J2X_INT_FDT_ECC_ECC_1B_ERR_INT = 3778,
    J2X_INT_FDT_ECC_ECC_2B_ERR_INT = 3779,
    J2X_INT_FDTL_ERROR_ECC = 3780,
    J2X_INT_FDTL_ECC_ECC_1B_ERR_INT = 3781,
    J2X_INT_FDTL_ECC_ECC_2B_ERR_INT = 3782,
    J2X_INT_FECPB_ERROR_ECC = 3783,
    J2X_INT_FECPB_ECC_ECC_1B_ERR_INT = 3784,
    J2X_INT_FECPB_ECC_ECC_2B_ERR_INT = 3785,
    J2X_INT_FECRL_ERROR_ECC = 3786,
    J2X_INT_FECRL_ECC_ECC_1B_ERR_INT = 3787,
    J2X_INT_FECRL_ECC_ECC_2B_ERR_INT = 3788,
    J2X_INT_FECRS_ERROR_ECC = 3789,
    J2X_INT_FECRS_ECC_ECC_1B_ERR_INT = 3790,
    J2X_INT_FECRS_ECC_ECC_2B_ERR_INT = 3791,
    J2X_INT_FFLXO_ERROR_ECC = 3792,
    J2X_INT_FFLXO_CORE_INTR = 3793,
    J2X_INT_FFLXO_ECC_ECC_1B_ERR_INT = 3794,
    J2X_INT_FFLXO_ECC_ECC_2B_ERR_INT = 3795,
    J2X_INT_FFOA_ERROR_ECC = 3796,
    J2X_INT_FFOA_CORE_INTR = 3797,
    J2X_INT_FFOA_ECC_ECC_1B_ERR_INT = 3798,
    J2X_INT_FFOA_ECC_ECC_2B_ERR_INT = 3799,
    J2X_INT_FFOB_ERROR_ECC = 3800,
    J2X_INT_FFOB_CORE_INTR = 3801,
    J2X_INT_FFOB_ECC_ECC_1B_ERR_INT = 3802,
    J2X_INT_FFOB_ECC_ECC_2B_ERR_INT = 3803,
    J2X_INT_FGDMP_ERROR_ECC = 3804,
    J2X_INT_FGDMP_ECC_ECC_1B_ERR_INT = 3805,
    J2X_INT_FGDMP_ECC_ECC_2B_ERR_INT = 3806,
    J2X_INT_FGMAP_ERROR_ECC = 3807,
    J2X_INT_FGMAP_ECC_ECC_1B_ERR_INT = 3808,
    J2X_INT_FGMAP_ECC_ECC_2B_ERR_INT = 3809,
    J2X_INT_FICPB_ERROR_ECC = 3810,
    J2X_INT_FICPB_ECC_ECC_1B_ERR_INT = 3811,
    J2X_INT_FICPB_ECC_ECC_2B_ERR_INT = 3812,
    J2X_INT_FLEXMAC_ERROR_ECC = 3813,
    J2X_INT_FLEXMAC_MAC_ECC_INT = 3814,
    J2X_INT_FLEXMAC_TINY_MAC_REGISTERS_NACK = 3815,
    J2X_INT_FLEXMAC_TINY_MAC_MEMORY_NACK = 3816,
    J2X_INT_FLFR_ERROR_ECC = 3817,
    J2X_INT_FLFR_CORE_INTR = 3818,
    J2X_INT_FLFR_ECC_ECC_1B_ERR_INT = 3819,
    J2X_INT_FLFR_ECC_ECC_2B_ERR_INT = 3820,
    J2X_INT_FLFT_ERROR_ECC = 3821,
    J2X_INT_FLFT_CORE_INTR = 3822,
    J2X_INT_FLFT_ECC_ECC_1B_ERR_INT = 3823,
    J2X_INT_FLFT_ECC_ECC_2B_ERR_INT = 3824,
    J2X_INT_FLOTN_ERROR_ECC = 3825,
    J2X_INT_FLOTN_CORE_INTR = 3826,
    J2X_INT_FLOTN_ECC_ECC_1B_ERR_INT = 3827,
    J2X_INT_FLOTN_ECC_ECC_2B_ERR_INT = 3828,
    J2X_INT_FMAC_ERROR_ECC = 3829,
    J2X_INT_FMAC_INT_REG_1 = 3830,
    J2X_INT_FMAC_INT_REG_2 = 3831,
    J2X_INT_FMAC_INT_REG_3 = 3832,
    J2X_INT_FMAC_INT_REG_4 = 3833,
    J2X_INT_FMAC_INT_REG_5 = 3834,
    J2X_INT_FMAC_INT_REG_6 = 3835,
    J2X_INT_FMAC_INT_REG_7 = 3836,
    J2X_INT_FMAC_INT_REG_8 = 3837,
    J2X_INT_FMAC_AUTO_DOC_NAME_0_0 = 3838,
    J2X_INT_FMAC_AUTO_DOC_NAME_0_1 = 3839,
    J2X_INT_FMAC_AUTO_DOC_NAME_0_2 = 3840,
    J2X_INT_FMAC_AUTO_DOC_NAME_0_3 = 3841,
    J2X_INT_FMAC_RX_RRR_CRL_OVF_DROP_INT_0 = 3842,
    J2X_INT_FMAC_RX_RRR_CRL_OVF_DROP_INT_1 = 3843,
    J2X_INT_FMAC_RX_RRR_CRL_OVF_DROP_INT_2 = 3844,
    J2X_INT_FMAC_RX_RRR_CRL_OVF_DROP_INT_3 = 3845,
    J2X_INT_FMAC_AUTO_DOC_NAME_2_0 = 3846,
    J2X_INT_FMAC_AUTO_DOC_NAME_2_1 = 3847,
    J2X_INT_FMAC_AUTO_DOC_NAME_2_2 = 3848,
    J2X_INT_FMAC_AUTO_DOC_NAME_2_3 = 3849,
    J2X_INT_FMAC_AUTO_DOC_NAME_3_0 = 3850,
    J2X_INT_FMAC_AUTO_DOC_NAME_3_1 = 3851,
    J2X_INT_FMAC_AUTO_DOC_NAME_3_2 = 3852,
    J2X_INT_FMAC_AUTO_DOC_NAME_3_3 = 3853,
    J2X_INT_FMAC_AUTO_DOC_NAME_4_0 = 3854,
    J2X_INT_FMAC_AUTO_DOC_NAME_4_1 = 3855,
    J2X_INT_FMAC_AUTO_DOC_NAME_4_2 = 3856,
    J2X_INT_FMAC_AUTO_DOC_NAME_4_3 = 3857,
    J2X_INT_FMAC_AUTO_DOC_NAME_5_0 = 3858,
    J2X_INT_FMAC_AUTO_DOC_NAME_5_1 = 3859,
    J2X_INT_FMAC_AUTO_DOC_NAME_5_2 = 3860,
    J2X_INT_FMAC_AUTO_DOC_NAME_5_3 = 3861,
    J2X_INT_FMAC_AUTO_DOC_NAME_6_0 = 3862,
    J2X_INT_FMAC_AUTO_DOC_NAME_6_1 = 3863,
    J2X_INT_FMAC_AUTO_DOC_NAME_6_2 = 3864,
    J2X_INT_FMAC_AUTO_DOC_NAME_6_3 = 3865,
    J2X_INT_FMAC_AUTO_DOC_NAME_7_0 = 3866,
    J2X_INT_FMAC_AUTO_DOC_NAME_7_1 = 3867,
    J2X_INT_FMAC_AUTO_DOC_NAME_7_2 = 3868,
    J2X_INT_FMAC_AUTO_DOC_NAME_7_3 = 3869,
    J2X_INT_FMAC_AUTO_DOC_NAME_8_0 = 3870,
    J2X_INT_FMAC_AUTO_DOC_NAME_8_1 = 3871,
    J2X_INT_FMAC_AUTO_DOC_NAME_8_2 = 3872,
    J2X_INT_FMAC_AUTO_DOC_NAME_8_3 = 3873,
    J2X_INT_FMAC_AUTO_DOC_NAME_9_0 = 3874,
    J2X_INT_FMAC_AUTO_DOC_NAME_9_1 = 3875,
    J2X_INT_FMAC_AUTO_DOC_NAME_9_2 = 3876,
    J2X_INT_FMAC_AUTO_DOC_NAME_9_3 = 3877,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0 = 3878,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1 = 3879,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2 = 3880,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3 = 3881,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0 = 3882,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1 = 3883,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2 = 3884,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3 = 3885,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0 = 3886,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1 = 3887,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2 = 3888,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3 = 3889,
    J2X_INT_FMAC_ECC_ECC_1B_ERR_INT = 3890,
    J2X_INT_FMAC_ECC_ECC_2B_ERR_INT = 3891,
    J2X_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0 = 3892,
    J2X_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1 = 3893,
    J2X_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2 = 3894,
    J2X_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3 = 3895,
    J2X_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0 = 3896,
    J2X_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1 = 3897,
    J2X_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2 = 3898,
    J2X_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3 = 3899,
    J2X_INT_FMAC_FMAC_2_LOS_INT_0 = 3900,
    J2X_INT_FMAC_FMAC_2_LOS_INT_1 = 3901,
    J2X_INT_FMAC_FMAC_2_LOS_INT_2 = 3902,
    J2X_INT_FMAC_FMAC_2_LOS_INT_3 = 3903,
    J2X_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0 = 3904,
    J2X_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1 = 3905,
    J2X_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2 = 3906,
    J2X_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3 = 3907,
    J2X_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0 = 3908,
    J2X_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1 = 3909,
    J2X_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2 = 3910,
    J2X_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3 = 3911,
    J2X_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0 = 3912,
    J2X_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1 = 3913,
    J2X_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2 = 3914,
    J2X_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3 = 3915,
    J2X_INT_FMAC_FMAC_4_OOF_INT_0 = 3916,
    J2X_INT_FMAC_FMAC_4_OOF_INT_1 = 3917,
    J2X_INT_FMAC_FMAC_4_OOF_INT_2 = 3918,
    J2X_INT_FMAC_FMAC_4_OOF_INT_3 = 3919,
    J2X_INT_FMAC_FMAC_4_DEC_ERR_INT_0 = 3920,
    J2X_INT_FMAC_FMAC_4_DEC_ERR_INT_1 = 3921,
    J2X_INT_FMAC_FMAC_4_DEC_ERR_INT_2 = 3922,
    J2X_INT_FMAC_FMAC_4_DEC_ERR_INT_3 = 3923,
    J2X_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0 = 3924,
    J2X_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1 = 3925,
    J2X_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2 = 3926,
    J2X_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3 = 3927,
    J2X_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0 = 3928,
    J2X_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1 = 3929,
    J2X_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2 = 3930,
    J2X_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3 = 3931,
    J2X_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0 = 3932,
    J2X_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1 = 3933,
    J2X_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2 = 3934,
    J2X_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3 = 3935,
    J2X_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0 = 3936,
    J2X_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1 = 3937,
    J2X_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2 = 3938,
    J2X_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3 = 3939,
    J2X_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0 = 3940,
    J2X_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1 = 3941,
    J2X_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2 = 3942,
    J2X_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3 = 3943,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0 = 3944,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1 = 3945,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2 = 3946,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3 = 3947,
    J2X_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0 = 3948,
    J2X_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1 = 3949,
    J2X_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2 = 3950,
    J2X_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3 = 3951,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0 = 3952,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1 = 3953,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2 = 3954,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3 = 3955,
    J2X_INT_FMACR_ERROR_ECC = 3956,
    J2X_INT_FMACR_ECC_ECC_1B_ERR_INT = 3957,
    J2X_INT_FMACR_ECC_ECC_2B_ERR_INT = 3958,
    J2X_INT_FMACT_ERROR_ECC = 3959,
    J2X_INT_FMACT_ECC_ECC_1B_ERR_INT = 3960,
    J2X_INT_FMACT_ECC_ECC_2B_ERR_INT = 3961,
    J2X_INT_FMAP_ERROR_ECC = 3962,
    J2X_INT_FMAP_ECC_ECC_1B_ERR_INT = 3963,
    J2X_INT_FMAP_ECC_ECC_2B_ERR_INT = 3964,
    J2X_INT_FMX_ERROR_ECC = 3965,
    J2X_INT_FMX_ECC_ECC_1B_ERR_INT = 3966,
    J2X_INT_FMX_ECC_ECC_2B_ERR_INT = 3967,
    J2X_INT_FMXAI_ERROR_ECC = 3968,
    J2X_INT_FMXAI_ECC_ECC_1B_ERR_INT = 3969,
    J2X_INT_FMXAI_ECC_ECC_2B_ERR_INT = 3970,
    J2X_INT_FMXAJ_ERROR_ECC = 3971,
    J2X_INT_FMXAJ_ECC_ECC_1B_ERR_INT = 3972,
    J2X_INT_FMXAJ_ECC_ECC_2B_ERR_INT = 3973,
    J2X_INT_FMXBI_ERROR_ECC = 3974,
    J2X_INT_FMXBI_ECC_ECC_1B_ERR_INT = 3975,
    J2X_INT_FMXBI_ECC_ECC_2B_ERR_INT = 3976,
    J2X_INT_FMXBJ_ERROR_ECC = 3977,
    J2X_INT_FMXBJ_ECC_ECC_1B_ERR_INT = 3978,
    J2X_INT_FMXBJ_ECC_ECC_2B_ERR_INT = 3979,
    J2X_INT_FMXBK_ERROR_ECC = 3980,
    J2X_INT_FMXBK_ECC_ECC_1B_ERR_INT = 3981,
    J2X_INT_FMXBK_ECC_ECC_2B_ERR_INT = 3982,
    J2X_INT_FMXC_ERROR_ECC = 3983,
    J2X_INT_FMXC_ECC_ECC_1B_ERR_INT = 3984,
    J2X_INT_FMXC_ECC_ECC_2B_ERR_INT = 3985,
    J2X_INT_FMXT_ERROR_ECC = 3986,
    J2X_INT_FMXT_ECC_ECC_1B_ERR_INT = 3987,
    J2X_INT_FMXT_ECC_ECC_2B_ERR_INT = 3988,
    J2X_INT_FOAM_ERROR_ECC = 3989,
    J2X_INT_FOAM_CORE_INTR = 3990,
    J2X_INT_FOAM_ECC_ECC_1B_ERR_INT = 3991,
    J2X_INT_FOAM_ECC_ECC_2B_ERR_INT = 3992,
    J2X_INT_FODUO_ERROR_ECC = 3993,
    J2X_INT_FODUO_CORE_INTR = 3994,
    J2X_INT_FODUO_ECC_ECC_1B_ERR_INT = 3995,
    J2X_INT_FODUO_ECC_ECC_2B_ERR_INT = 3996,
    J2X_INT_FOSW_ERROR_ECC = 3997,
    J2X_INT_FOSW_ECC_ECC_1B_ERR_INT = 3998,
    J2X_INT_FOSW_ECC_ECC_2B_ERR_INT = 3999,
    J2X_INT_FPMR_ERROR_ECC = 4000,
    J2X_INT_FPMR_CORE_INTR = 4001,
    J2X_INT_FPMR_ECC_ECC_1B_ERR_INT = 4002,
    J2X_INT_FPMR_ECC_ECC_2B_ERR_INT = 4003,
    J2X_INT_FPMT_ERROR_ECC = 4004,
    J2X_INT_FPMT_ECC_ECC_1B_ERR_INT = 4005,
    J2X_INT_FPMT_ECC_ECC_2B_ERR_INT = 4006,
    J2X_INT_FPTPR_ERROR_ECC = 4007,
    J2X_INT_FPTPR_CORE_INTR = 4008,
    J2X_INT_FPTPR_ECC_ECC_1B_ERR_INT = 4009,
    J2X_INT_FPTPR_ECC_ECC_2B_ERR_INT = 4010,
    J2X_INT_FPTPT_ERROR_ECC = 4011,
    J2X_INT_FPTPT_CORE_INTR = 4012,
    J2X_INT_FPTPT_ECC_ECC_1B_ERR_INT = 4013,
    J2X_INT_FPTPT_ECC_ECC_2B_ERR_INT = 4014,
    J2X_INT_FQP_ERROR_ECC = 4015,
    J2X_INT_FQP_TXQ_OVF_INT = 4016,
    J2X_INT_FQP_TXQ_READ_CONJESTED_INT = 4017,
    J2X_INT_FQP_TXQ_WRITE_CONJESTED_INT = 4018,
    J2X_INT_FQP_ECC_ECC_1B_ERR_INT = 4019,
    J2X_INT_FQP_ECC_ECC_2B_ERR_INT = 4020,
    J2X_INT_FRA_ERROR_ECC = 4021,
    J2X_INT_FRA_ECC_ECC_1B_ERR_INT = 4022,
    J2X_INT_FRA_ECC_ECC_2B_ERR_INT = 4023,
    J2X_INT_FRWA_ERROR_ECC = 4024,
    J2X_INT_FRWA_W_66_PM_0_ERR = 4025,
    J2X_INT_FRWA_W_66_PM_1_ERR = 4026,
    J2X_INT_FRWA_W_66_PM_2_ERR = 4027,
    J2X_INT_FRWA_W_66_PM_3_ERR = 4028,
    J2X_INT_FRWA_W_66_PM_4_ERR = 4029,
    J2X_INT_FRWA_W_66_PM_5_ERR = 4030,
    J2X_INT_FRWA_W_66_PM_6_ERR = 4031,
    J2X_INT_FRWA_W_66_PM_7_ERR = 4032,
    J2X_INT_FRWA_ECC_ECC_1B_ERR_INT = 4033,
    J2X_INT_FRWA_ECC_ECC_2B_ERR_INT = 4034,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_FULL_0 = 4035,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_FULL_1 = 4036,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_FULL_2 = 4037,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_FULL_3 = 4038,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_FULL_4 = 4039,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_FULL_5 = 4040,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_FULL_6 = 4041,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_FULL_7 = 4042,
    J2X_INT_FRWA_W_66_PM_0_PM_N_TX_FIFO_FULL = 4043,
    J2X_INT_FRWA_W_66_PM_0_PM_N_TX_FIFO_EMPTY = 4044,
    J2X_INT_FRWA_W_66_PM_0_PM_N_PORTID_COLLISION_ERR = 4045,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_XCODE_ERR = 4046,
    J2X_INT_FRWA_W_66_PM_0_PM_N_TX_XCODE_ERR = 4047,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_OVERFLOW_0 = 4048,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_OVERFLOW_1 = 4049,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_OVERFLOW_2 = 4050,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_OVERFLOW_3 = 4051,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_OVERFLOW_4 = 4052,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_OVERFLOW_5 = 4053,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_OVERFLOW_6 = 4054,
    J2X_INT_FRWA_W_66_PM_0_PM_N_RX_FIFO_OVERFLOW_7 = 4055,
    J2X_INT_FRWA_W_66_PM_0_PM_N_TX_FIFO_OVERFLOW = 4056,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_FULL_0 = 4057,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_FULL_1 = 4058,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_FULL_2 = 4059,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_FULL_3 = 4060,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_FULL_4 = 4061,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_FULL_5 = 4062,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_FULL_6 = 4063,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_FULL_7 = 4064,
    J2X_INT_FRWA_W_66_PM_1_PM_N_TX_FIFO_FULL = 4065,
    J2X_INT_FRWA_W_66_PM_1_PM_N_TX_FIFO_EMPTY = 4066,
    J2X_INT_FRWA_W_66_PM_1_PM_N_PORTID_COLLISION_ERR = 4067,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_XCODE_ERR = 4068,
    J2X_INT_FRWA_W_66_PM_1_PM_N_TX_XCODE_ERR = 4069,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_OVERFLOW_0 = 4070,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_OVERFLOW_1 = 4071,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_OVERFLOW_2 = 4072,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_OVERFLOW_3 = 4073,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_OVERFLOW_4 = 4074,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_OVERFLOW_5 = 4075,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_OVERFLOW_6 = 4076,
    J2X_INT_FRWA_W_66_PM_1_PM_N_RX_FIFO_OVERFLOW_7 = 4077,
    J2X_INT_FRWA_W_66_PM_1_PM_N_TX_FIFO_OVERFLOW = 4078,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_FULL_0 = 4079,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_FULL_1 = 4080,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_FULL_2 = 4081,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_FULL_3 = 4082,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_FULL_4 = 4083,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_FULL_5 = 4084,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_FULL_6 = 4085,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_FULL_7 = 4086,
    J2X_INT_FRWA_W_66_PM_2_PM_N_TX_FIFO_FULL = 4087,
    J2X_INT_FRWA_W_66_PM_2_PM_N_TX_FIFO_EMPTY = 4088,
    J2X_INT_FRWA_W_66_PM_2_PM_N_PORTID_COLLISION_ERR = 4089,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_XCODE_ERR = 4090,
    J2X_INT_FRWA_W_66_PM_2_PM_N_TX_XCODE_ERR = 4091,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_OVERFLOW_0 = 4092,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_OVERFLOW_1 = 4093,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_OVERFLOW_2 = 4094,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_OVERFLOW_3 = 4095,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_OVERFLOW_4 = 4096,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_OVERFLOW_5 = 4097,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_OVERFLOW_6 = 4098,
    J2X_INT_FRWA_W_66_PM_2_PM_N_RX_FIFO_OVERFLOW_7 = 4099,
    J2X_INT_FRWA_W_66_PM_2_PM_N_TX_FIFO_OVERFLOW = 4100,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_FULL_0 = 4101,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_FULL_1 = 4102,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_FULL_2 = 4103,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_FULL_3 = 4104,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_FULL_4 = 4105,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_FULL_5 = 4106,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_FULL_6 = 4107,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_FULL_7 = 4108,
    J2X_INT_FRWA_W_66_PM_3_PM_N_TX_FIFO_FULL = 4109,
    J2X_INT_FRWA_W_66_PM_3_PM_N_TX_FIFO_EMPTY = 4110,
    J2X_INT_FRWA_W_66_PM_3_PM_N_PORTID_COLLISION_ERR = 4111,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_XCODE_ERR = 4112,
    J2X_INT_FRWA_W_66_PM_3_PM_N_TX_XCODE_ERR = 4113,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_OVERFLOW_0 = 4114,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_OVERFLOW_1 = 4115,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_OVERFLOW_2 = 4116,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_OVERFLOW_3 = 4117,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_OVERFLOW_4 = 4118,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_OVERFLOW_5 = 4119,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_OVERFLOW_6 = 4120,
    J2X_INT_FRWA_W_66_PM_3_PM_N_RX_FIFO_OVERFLOW_7 = 4121,
    J2X_INT_FRWA_W_66_PM_3_PM_N_TX_FIFO_OVERFLOW = 4122,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_FULL_0 = 4123,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_FULL_1 = 4124,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_FULL_2 = 4125,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_FULL_3 = 4126,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_FULL_4 = 4127,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_FULL_5 = 4128,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_FULL_6 = 4129,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_FULL_7 = 4130,
    J2X_INT_FRWA_W_66_PM_4_PM_N_TX_FIFO_FULL = 4131,
    J2X_INT_FRWA_W_66_PM_4_PM_N_TX_FIFO_EMPTY = 4132,
    J2X_INT_FRWA_W_66_PM_4_PM_N_PORTID_COLLISION_ERR = 4133,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_XCODE_ERR = 4134,
    J2X_INT_FRWA_W_66_PM_4_PM_N_TX_XCODE_ERR = 4135,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_OVERFLOW_0 = 4136,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_OVERFLOW_1 = 4137,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_OVERFLOW_2 = 4138,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_OVERFLOW_3 = 4139,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_OVERFLOW_4 = 4140,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_OVERFLOW_5 = 4141,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_OVERFLOW_6 = 4142,
    J2X_INT_FRWA_W_66_PM_4_PM_N_RX_FIFO_OVERFLOW_7 = 4143,
    J2X_INT_FRWA_W_66_PM_4_PM_N_TX_FIFO_OVERFLOW = 4144,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_FULL_0 = 4145,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_FULL_1 = 4146,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_FULL_2 = 4147,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_FULL_3 = 4148,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_FULL_4 = 4149,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_FULL_5 = 4150,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_FULL_6 = 4151,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_FULL_7 = 4152,
    J2X_INT_FRWA_W_66_PM_5_PM_N_TX_FIFO_FULL = 4153,
    J2X_INT_FRWA_W_66_PM_5_PM_N_TX_FIFO_EMPTY = 4154,
    J2X_INT_FRWA_W_66_PM_5_PM_N_PORTID_COLLISION_ERR = 4155,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_XCODE_ERR = 4156,
    J2X_INT_FRWA_W_66_PM_5_PM_N_TX_XCODE_ERR = 4157,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_OVERFLOW_0 = 4158,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_OVERFLOW_1 = 4159,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_OVERFLOW_2 = 4160,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_OVERFLOW_3 = 4161,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_OVERFLOW_4 = 4162,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_OVERFLOW_5 = 4163,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_OVERFLOW_6 = 4164,
    J2X_INT_FRWA_W_66_PM_5_PM_N_RX_FIFO_OVERFLOW_7 = 4165,
    J2X_INT_FRWA_W_66_PM_5_PM_N_TX_FIFO_OVERFLOW = 4166,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_FULL_0 = 4167,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_FULL_1 = 4168,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_FULL_2 = 4169,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_FULL_3 = 4170,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_FULL_4 = 4171,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_FULL_5 = 4172,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_FULL_6 = 4173,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_FULL_7 = 4174,
    J2X_INT_FRWA_W_66_PM_6_PM_N_TX_FIFO_FULL = 4175,
    J2X_INT_FRWA_W_66_PM_6_PM_N_TX_FIFO_EMPTY = 4176,
    J2X_INT_FRWA_W_66_PM_6_PM_N_PORTID_COLLISION_ERR = 4177,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_XCODE_ERR = 4178,
    J2X_INT_FRWA_W_66_PM_6_PM_N_TX_XCODE_ERR = 4179,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_OVERFLOW_0 = 4180,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_OVERFLOW_1 = 4181,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_OVERFLOW_2 = 4182,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_OVERFLOW_3 = 4183,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_OVERFLOW_4 = 4184,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_OVERFLOW_5 = 4185,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_OVERFLOW_6 = 4186,
    J2X_INT_FRWA_W_66_PM_6_PM_N_RX_FIFO_OVERFLOW_7 = 4187,
    J2X_INT_FRWA_W_66_PM_6_PM_N_TX_FIFO_OVERFLOW = 4188,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_FULL_0 = 4189,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_FULL_1 = 4190,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_FULL_2 = 4191,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_FULL_3 = 4192,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_FULL_4 = 4193,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_FULL_5 = 4194,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_FULL_6 = 4195,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_FULL_7 = 4196,
    J2X_INT_FRWA_W_66_PM_7_PM_N_TX_FIFO_FULL = 4197,
    J2X_INT_FRWA_W_66_PM_7_PM_N_TX_FIFO_EMPTY = 4198,
    J2X_INT_FRWA_W_66_PM_7_PM_N_PORTID_COLLISION_ERR = 4199,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_XCODE_ERR = 4200,
    J2X_INT_FRWA_W_66_PM_7_PM_N_TX_XCODE_ERR = 4201,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_OVERFLOW_0 = 4202,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_OVERFLOW_1 = 4203,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_OVERFLOW_2 = 4204,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_OVERFLOW_3 = 4205,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_OVERFLOW_4 = 4206,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_OVERFLOW_5 = 4207,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_OVERFLOW_6 = 4208,
    J2X_INT_FRWA_W_66_PM_7_PM_N_RX_FIFO_OVERFLOW_7 = 4209,
    J2X_INT_FRWA_W_66_PM_7_PM_N_TX_FIFO_OVERFLOW = 4210,
    J2X_INT_FRWBC_ERROR_ECC = 4211,
    J2X_INT_FRWBC_WB_RX_DATA_ASYNC_FIFO_OVERFLOW = 4212,
    J2X_INT_FRWBC_WB_RX_CLIENT_FIFO_OVERFLOW = 4213,
    J2X_INT_FRWBC_WB_RX_CLIENT_FIFO_UNDERFLOW = 4214,
    J2X_INT_FRWBC_WB_RX_CLIENT_FIFO_CONFIG_DONE = 4215,
    J2X_INT_FRWBC_WB_TX_ASYNC_FIFO_OVERFLOW = 4216,
    J2X_INT_FRWBC_WB_TX_CREDIT_ASYNC_FIFO_OVERFLOW = 4217,
    J2X_INT_FRWBC_WB_TX_CLIENT_FIFO_OVERFLOW = 4218,
    J2X_INT_FRWBC_WB_TX_CLIENT_FIFO_UNDERFLOW = 4219,
    J2X_INT_FRWBC_WB_TX_CREDIT_CNT_OVERFLOW = 4220,
    J2X_INT_FRWBC_WB_TX_CLIENT_FIFO_CONFIG_DONE = 4221,
    J2X_INT_FRWBC_WC_RX_ASYNC_FIFO_OVERFLOW = 4222,
    J2X_INT_FRWBC_WC_TX_ASYNC_FIFO_OVERFLOW = 4223,
    J2X_INT_FRWBC_WC_TX_CREDIT_ASYNC_FIFO_OVERFLOW = 4224,
    J2X_INT_FRWBC_ECC_ECC_1B_ERR_INT = 4225,
    J2X_INT_FRWBC_ECC_ECC_2B_ERR_INT = 4226,
    J2X_INT_FSAR_ERROR_ECC = 4227,
    J2X_INT_FSAR_CORE_INTR = 4228,
    J2X_INT_FSAR_ECC_ECC_1B_ERR_INT = 4229,
    J2X_INT_FSAR_ECC_ECC_2B_ERR_INT = 4230,
    J2X_INT_FSRD_ERROR_ECC = 4231,
    J2X_INT_FSRD_INT_REG_0 = 4232,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0 = 4233,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1 = 4234,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2 = 4235,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3 = 4236,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4 = 4237,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5 = 4238,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6 = 4239,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7 = 4240,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0 = 4241,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1 = 4242,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2 = 4243,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3 = 4244,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4 = 4245,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5 = 4246,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6 = 4247,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7 = 4248,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0 = 4249,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1 = 4250,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2 = 4251,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3 = 4252,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4 = 4253,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5 = 4254,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6 = 4255,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7 = 4256,
    J2X_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED = 4257,
    J2X_INT_FSRD_QUAD_0_FSRD_N_PMD_MICRO_EXT_INTR = 4258,
    J2X_INT_HBC_ERROR_ECC = 4259,
    J2X_INT_HBC_HBM_ECC_DETECTED_ERROR = 4260,
    J2X_INT_HBC_HBM_ECC_CORRECTED_ERROR = 4261,
    J2X_INT_HBC_DSI_ERROR = 4262,
    J2X_INT_HBC_RDR_ERROR = 4263,
    J2X_INT_HBC_PIPELINES_ERROR = 4264,
    J2X_INT_HBC_ECC_ECC_1B_ERR_INT = 4265,
    J2X_INT_HBC_ECC_ECC_2B_ERR_INT = 4266,
    J2X_INT_HBC_DSI_COHERENCY_WRITE_OVERFLOW = 4267,
    J2X_INT_HBC_DSI_COHERENCY_WRITE_UNDERFLOW = 4268,
    J2X_INT_HBC_DSI_COHERENCY_READ_OVERFLOW = 4269,
    J2X_INT_HBC_DSI_COHERENCY_READ_UNDERFLOW = 4270,
    J2X_INT_HBC_DSI_COHERENCY_WRITE_OUT_SYNCHRONIZER_OVERFLOW = 4271,
    J2X_INT_HBC_DSI_COHERENCY_WRITE_OUT_SYNCHRONIZER_UNDERFLOW = 4272,
    J2X_INT_HBC_DSI_COHERENCY_PASSED_SYNCHRONIZER_OVERFLOW = 4273,
    J2X_INT_HBC_DSI_COHERENCY_PASSED_SYNCHRONIZER_UNDERFLOW = 4274,
    J2X_INT_HBC_DSI_BANK_ORDER_FIFO_OVERFLOW_0 = 4275,
    J2X_INT_HBC_DSI_BANK_ORDER_FIFO_UNDERFLOW_0 = 4276,
    J2X_INT_HBC_DSI_WDS_OVERFLOW = 4277,
    J2X_INT_HBC_DSI_READ_REQUEST_ASYNC_FIFO_OVERFLOW = 4278,
    J2X_INT_HBC_DSI_READ_REQUEST_ASYNC_FIFO_UNDERFLOW = 4279,
    J2X_INT_HBC_DSI_WRITE_REQUEST_ASYNC_FIFO_OVERFLOW = 4280,
    J2X_INT_HBC_DSI_WRITE_REQUEST_ASYNC_FIFO_UNDERFLOW = 4281,
    J2X_INT_HBC_DSI_USED_POINTERS_SYNCHRONIZER_OVERFLOW = 4282,
    J2X_INT_HBC_DSI_USED_POINTERS_SYNCHRONIZER_UNDERFLOW = 4283,
    J2X_INT_HBC_DSI_USED_POINTERS_PREFETCH_OVERFLOW = 4284,
    J2X_INT_HBC_DSI_USED_POINTERS_PREFETCH_UNDERFLOW = 4285,
    J2X_INT_HBC_DSI_WDS_OVERFLOW_SYNCHRONIZER_OVERFLOW = 4286,
    J2X_INT_HBC_DSI_WDS_OVERFLOW_SYNCHRONIZER_UNDERFLOW = 4287,
    J2X_INT_HBC_DSI_WRITE_CREDIT_SYNCHRONIZER_FIFO_OVERFLOW_0 = 4288,
    J2X_INT_HBC_DSI_WRITE_CREDIT_SYNCHRONIZER_FIFO_UNDERFLOW_0 = 4289,
    J2X_INT_HBC_DSI_WDS_WRITE_TO_FULL_ADDR_SYNCHRONIZER_OVERFLOW = 4290,
    J2X_INT_HBC_DSI_WDS_WRITE_TO_FULL_ADDR_SYNCHRONIZER_UNDERFLOW = 4291,
    J2X_INT_HBC_DSI_READ_CREDIT_SYNCHRONIZER_OVERFLOW_0 = 4292,
    J2X_INT_HBC_DSI_READ_CREDIT_SYNCHRONIZER_UNDERFLOW_0 = 4293,
    J2X_INT_HBC_DSI_WRITE_REQUEST_PREFETCH_OVERFLOW = 4294,
    J2X_INT_HBC_DSI_WRITE_REQUEST_PREFETCH_UNDERFLOW = 4295,
    J2X_INT_HBC_DSI_READ_REQUEST_PREFETCH_OVERFLOW = 4296,
    J2X_INT_HBC_DSI_READ_REQUEST_PREFETCH_UNDERFLOW = 4297,
    J2X_INT_HBC_RDR_REASSEMBLY_INFO_FIFO_OVERFLOW = 4298,
    J2X_INT_HBC_RDR_REASSEMBLY_INFO_FIFO_UNDERFLOW = 4299,
    J2X_INT_HBC_RDR_SLICE_INFO_FIFO_OVERFLOW_DS_0 = 4300,
    J2X_INT_HBC_RDR_SLICE_INFO_FIFO_UNDERFLOW_DS_0 = 4301,
    J2X_INT_HBC_RDR_RDS_OVERFLOW = 4302,
    J2X_INT_HBC_RDR_PSEUDO_CHANNEL_ORDER_FIFO_OVERFLOW = 4303,
    J2X_INT_HBC_RDR_PSEUDO_CHANNEL_ORDER_FIFO_UNDERFLOW = 4304,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_0_UI_0_OVERFLOW = 4305,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_0_UI_1_OVERFLOW = 4306,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_1_UI_0_OVERFLOW = 4307,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_1_UI_1_OVERFLOW = 4308,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_2_UI_0_OVERFLOW = 4309,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_2_UI_1_OVERFLOW = 4310,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_3_UI_0_OVERFLOW = 4311,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_3_UI_1_OVERFLOW = 4312,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_0_UI_0_UNDERFLOW = 4313,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_0_UI_1_UNDERFLOW = 4314,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_1_UI_0_UNDERFLOW = 4315,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_1_UI_1_UNDERFLOW = 4316,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_2_UI_0_UNDERFLOW = 4317,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_2_UI_1_UNDERFLOW = 4318,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_3_UI_0_UNDERFLOW = 4319,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_3_UI_1_UNDERFLOW = 4320,
    J2X_INT_HBC_PIPELINES_ROW_COMMAND_CONTENTION = 4321,
    J2X_INT_HBC_PIPELINES_COLUMN_COMMAND_CONTENTION = 4322,
    J2X_INT_HBC_PIPELINES_ECC_INFO_QUEUE_OVERFLOW = 4323,
    J2X_INT_HBC_PIPELINES_ECC_INFO_QUEUE_UNDERFLOW = 4324,
    J2X_INT_HBC_PIPELINES_READ_DATA_SELECTOR_FIFO_OVERFLOW = 4325,
    J2X_INT_HBC_PIPELINES_READ_DATA_SELECTOR_FIFO_UNDERFLOW = 4326,
    J2X_INT_HBMC_ERROR_ECC = 4327,
    J2X_INT_HBMC_HBM_CATTRIP = 4328,
    J2X_INT_HBMC_HBM_TEMP_CHANGE = 4329,
    J2X_INT_ILE_ERROR_ECC = 4330,
    J2X_INT_ILE_ILKN_RX_PORT_0_STATUS_CHANGE_INT = 4331,
    J2X_INT_ILE_ILKN_RX_PORT_1_STATUS_CHANGE_INT = 4332,
    J2X_INT_ILE_ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_0_INT = 4333,
    J2X_INT_ILE_ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_1_INT = 4334,
    J2X_INT_ILE_ILKN_CORE_RX_0_INT = 4335,
    J2X_INT_ILE_ILKN_CORE_RX_0_SECOND_INT = 4336,
    J2X_INT_ILE_ILKN_CORE_TX_0_INT = 4337,
    J2X_INT_ILE_ILKN_CORE_TX_0_SECOND_INT = 4338,
    J2X_INT_ILE_ILKN_CORE_RX_1_INT = 4339,
    J2X_INT_ILE_ILKN_CORE_RX_1_SECOND_INT = 4340,
    J2X_INT_ILE_ILKN_CORE_TX_1_INT = 4341,
    J2X_INT_ILE_ILKN_CORE_TX_1_SECOND_INT = 4342,
    J2X_INT_ILE_RX_ELK_OVF_INT = 4343,
    J2X_INT_ILE_ECC_ECC_1B_ERR_INT = 4344,
    J2X_INT_ILE_ECC_ECC_2B_ERR_INT = 4345,
    J2X_INT_ILU_ERROR_ECC = 4346,
    J2X_INT_ILU_RX_HRF_BURST_MERGE_ERROR_INT_0 = 4347,
    J2X_INT_ILU_RX_HRF_BURST_MERGE_ERROR_INT_1 = 4348,
    J2X_INT_ILU_RX_HRF_BURST_MERGE_ERROR_INT_2 = 4349,
    J2X_INT_ILU_RX_HRF_BURST_MERGE_ERROR_INT_3 = 4350,
    J2X_INT_ILU_ECC_ECC_1B_ERR_INT = 4351,
    J2X_INT_ILU_ECC_ECC_2B_ERR_INT = 4352,
    J2X_INT_IPPA_ERROR_ECC = 4353,
    J2X_INT_IPPA_VTD_OUTLIF_OVERLOAD = 4354,
    J2X_INT_IPPA_VTE_OUTLIF_OVERLOAD = 4355,
    J2X_INT_IPPA_ECC_PARITY_ERR_INT = 4356,
    J2X_INT_IPPA_ECC_ECC_1B_ERR_INT = 4357,
    J2X_INT_IPPA_ECC_ECC_2B_ERR_INT = 4358,
    J2X_INT_IPPB_ERROR_ECC = 4359,
    J2X_INT_IPPB_FLP_PACKETS_REJECTED_BY_EGW_INT = 4360,
    J2X_INT_IPPB_FLP_PACKETS_REJECTED_BY_EGW_I_OPCODE = 4361,
    J2X_INT_IPPB_LEL_INTERRUPT_REGISTER_ONE = 4362,
    J2X_INT_IPPB_LEL_ONE_LEL_BURST_FIFO_DROP = 4363,
    J2X_INT_IPPB_LEL_ONE_EGRESS_OPPORTUNISTIC_FIFO_DROP = 4364,
    J2X_INT_IPPB_LEL_ONE_OPPORTUNISTIC_LOOKUP_DROP = 4365,
    J2X_INT_IPPB_LEL_ONE_LEL_ERR_DATA_VALID = 4366,
    J2X_INT_IPPB_LEL_ONE_LEL_CONTROL_FIFO_DROP = 4367,
    J2X_INT_IPPB_LEL_ONE_LEL_TXI_DROP = 4368,
    J2X_INT_IPPB_ECC_PARITY_ERR_INT = 4369,
    J2X_INT_IPPB_ECC_ECC_1B_ERR_INT = 4370,
    J2X_INT_IPPB_ECC_ECC_2B_ERR_INT = 4371,
    J2X_INT_IPPC_ERROR_ECC = 4372,
    J2X_INT_IPPC_ECC_PARITY_ERR_INT = 4373,
    J2X_INT_IPPC_ECC_ECC_1B_ERR_INT = 4374,
    J2X_INT_IPPC_ECC_ECC_2B_ERR_INT = 4375,
    J2X_INT_IPPD_ERROR_ECC = 4376,
    J2X_INT_IPPD_ILLEGAL_BYTES_TO_REMOVE_VALUE = 4377,
    J2X_INT_IPPD_ILLEGAL_CONSTRUCTED_HEADER_SIZE = 4378,
    J2X_INT_IPPD_INVALID_DESTINATION_VALID = 4379,
    J2X_INT_IPPD_SIP_TRANSPLANT_DETECTION_INT = 4380,
    J2X_INT_IPPD_MC_EXPLICIT_RPF_INT = 4381,
    J2X_INT_IPPD_MC_SIP_BASED_RPF_INT = 4382,
    J2X_INT_IPPD_UC_LOOSE_RPF_INT = 4383,
    J2X_INT_IPPD_UC_STRICT_RPF_INT = 4384,
    J2X_INT_IPPD_SAME_INTERACE_INT = 4385,
    J2X_INT_IPPD_FACILITY_INVALID_INT = 4386,
    J2X_INT_IPPD_OUTLIF_OVER_FLOW_INT = 4387,
    J2X_INT_IPPD_PACKET_IS_APPLET = 4388,
    J2X_INT_IPPD_PARSING_START_OFFSET_OVF = 4389,
    J2X_INT_IPPD_FTMH_BIER_STRING_OFFSET_OVF = 4390,
    J2X_INT_IPPD_IEEE_1588_OFFSET_OVF = 4391,
    J2X_INT_IPPD_OAM_OFFSET_OVF = 4392,
    J2X_INT_IPPD_ECC_PARITY_ERR_INT = 4393,
    J2X_INT_IPPD_ECC_ECC_1B_ERR_INT = 4394,
    J2X_INT_IPPD_ECC_ECC_2B_ERR_INT = 4395,
    J2X_INT_IPPE_ERROR_ECC = 4396,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_0 = 4397,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_1 = 4398,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_2 = 4399,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_3 = 4400,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_4 = 4401,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_5 = 4402,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_6 = 4403,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_7 = 4404,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_8 = 4405,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_9 = 4406,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_10 = 4407,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_11 = 4408,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_12 = 4409,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_13 = 4410,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_14 = 4411,
    J2X_INT_IPPE_APP_AND_PIPE_COLLISION = 4412,
    J2X_INT_IPPE_ECC_PARITY_ERR_INT = 4413,
    J2X_INT_IPPE_ECC_ECC_1B_ERR_INT = 4414,
    J2X_INT_IPPE_ECC_ECC_2B_ERR_INT = 4415,
    J2X_INT_IPPF_ERROR_ECC = 4416,
    J2X_INT_IPPF_VTC_OUTLIF_OVERLOAD = 4417,
    J2X_INT_IPPF_ECC_PARITY_ERR_INT = 4418,
    J2X_INT_IPPF_ECC_ECC_1B_ERR_INT = 4419,
    J2X_INT_IPPF_ECC_ECC_2B_ERR_INT = 4420,
    J2X_INT_IPS_ERROR_ECC = 4421,
    J2X_INT_IPS_SQM_DQCQ_ERR = 4422,
    J2X_INT_IPS_DQM_DQCQ_ERR = 4423,
    J2X_INT_IPS_QUEUE_ENTERED_DEL = 4424,
    J2X_INT_IPS_CRDT_LOST = 4425,
    J2X_INT_IPS_CRBAL_OVERFLOW = 4426,
    J2X_INT_IPS_PUSH_QUEUE_ACTIVE = 4427,
    J2X_INT_IPS_LOST_FSM_EVENT = 4428,
    J2X_INT_IPS_CRDT_FLOW_ID_ERR_INT = 4429,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_INT = 4430,
    J2X_INT_IPS_QDESC_0_INTERNAL_CACHE_ERROR = 4431,
    J2X_INT_IPS_QDESC_1_INTERNAL_CACHE_ERROR = 4432,
    J2X_INT_IPS_SQM_DQCQ_INTERNAL_CACHE_ERROR = 4433,
    J2X_INT_IPS_FIFO_ERR_INT = 4434,
    J2X_INT_IPS_ECC_ECC_1B_ERR_INT = 4435,
    J2X_INT_IPS_ECC_ECC_2B_ERR_INT = 4436,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_ACTIVE_QUEUE_COUNT_OVF_INT = 4437,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_ACTIVE_QUEUE_COUNT_UNF_INT = 4438,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_OVF_INT = 4439,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_UNF_INT = 4440,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_A_OVF_INT = 4441,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_A_UNF_INT = 4442,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_B_OVF_INT = 4443,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_B_UNF_INT = 4444,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_C_OVF_INT = 4445,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_C_UNF_INT = 4446,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_D_OVF_INT = 4447,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_D_UNF_INT = 4448,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_OVF_INT = 4449,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_UNF_INT = 4450,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_A_OVF_INT = 4451,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_A_UNF_INT = 4452,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_B_OVF_INT = 4453,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_B_UNF_INT = 4454,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_C_OVF_INT = 4455,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_C_UNF_INT = 4456,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_D_OVF_INT = 4457,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_D_UNF_INT = 4458,
    J2X_INT_IPS_FIFO_ERR_CRDT_FIFO_0_OVF = 4459,
    J2X_INT_IPS_FIFO_ERR_CRDT_FIFO_0_UNF = 4460,
    J2X_INT_IPS_FIFO_ERR_CRDT_FIFO_1_OVF = 4461,
    J2X_INT_IPS_FIFO_ERR_CRDT_FIFO_1_UNF = 4462,
    J2X_INT_IPS_FIFO_ERR_FMS_FIFO_0_OVF = 4463,
    J2X_INT_IPS_FIFO_ERR_FMS_FIFO_0_UNF = 4464,
    J2X_INT_IPS_FIFO_ERR_FSMRQ_FIFO_0_OVF = 4465,
    J2X_INT_IPS_FIFO_ERR_FSMRQ_FIFO_0_UNF = 4466,
    J2X_INT_IPT_ERROR_ECC = 4467,
    J2X_INT_IPT_ERROR_FIFOS = 4468,
    J2X_INT_IPT_ERROR_ITE = 4469,
    J2X_INT_IPT_ERROR_ITE_FIFO = 4470,
    J2X_INT_IPT_ECC_ECC_1B_ERR_INT = 4471,
    J2X_INT_IPT_ECC_ECC_2B_ERR_INT = 4472,
    J2X_INT_IPT_FIFO_ERROR_RRF_OVERFLOW_0 = 4473,
    J2X_INT_IPT_FIFO_ERROR_RRF_OVERFLOW_1 = 4474,
    J2X_INT_IPT_FIFO_ERROR_RRF_OVERFLOW_2 = 4475,
    J2X_INT_IPT_FIFO_ERROR_RRF_UNDERFLOW_0 = 4476,
    J2X_INT_IPT_FIFO_ERROR_RRF_UNDERFLOW_1 = 4477,
    J2X_INT_IPT_FIFO_ERROR_RRF_UNDERFLOW_2 = 4478,
    J2X_INT_IPT_FIFO_ERROR_RRF_MISCONFIG_0 = 4479,
    J2X_INT_IPT_FIFO_ERROR_RRF_MISCONFIG_1 = 4480,
    J2X_INT_IPT_FIFO_ERROR_RRF_MISCONFIG_2 = 4481,
    J2X_INT_IPT_FIFO_ERROR_RRF_OVERSIZE = 4482,
    J2X_INT_IPT_FIFO_ERROR_RDF_CRDT_OVERFLOW_0 = 4483,
    J2X_INT_IPT_FIFO_ERROR_RDF_CRDT_OVERFLOW_1 = 4484,
    J2X_INT_IPT_FIFO_ERROR_RDF_CRDT_OVERFLOW_2 = 4485,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_OVERFLOW_0 = 4486,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_OVERFLOW_1 = 4487,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_OVERFLOW_2 = 4488,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_UNDERFLOW_0 = 4489,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_UNDERFLOW_1 = 4490,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_UNDERFLOW_2 = 4491,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_OVERSIZE = 4492,
    J2X_INT_IPT_FIFO_ERROR_DQCF_OVERFLOW = 4493,
    J2X_INT_IPT_FIFO_ERROR_DQCF_UNDERFLOW = 4494,
    J2X_INT_IPT_FIFO_ERROR_DQCF_OVERSIZE = 4495,
    J2X_INT_IPT_FIFO_ERROR_D_BLF_OVERFLOW = 4496,
    J2X_INT_IPT_FIFO_ERROR_D_BLF_UNDERFLOW = 4497,
    J2X_INT_IPT_FIFO_ERROR_PBF_OVERFLOW = 4498,
    J2X_INT_IPT_FIFO_ERROR_PBF_UNDERFLOW = 4499,
    J2X_INT_IPT_FIFO_ERROR_PBF_MISCONFIG = 4500,
    J2X_INT_IPT_FIFO_ERROR_PBF_OVERSIZE = 4501,
    J2X_INT_IPT_FIFO_ERROR_S_2D_DQCF_OVERFLOW = 4502,
    J2X_INT_IPT_FIFO_ERROR_S_2D_DQCF_UNDERFLOW = 4503,
    J2X_INT_IPT_FIFO_ERROR_S_2D_DQCF_OVERSIZE = 4504,
    J2X_INT_IPT_FIFO_ERROR_S_2D_D_BLF_OVERFLOW = 4505,
    J2X_INT_IPT_FIFO_ERROR_S_2D_D_BLF_UNDERFLOW = 4506,
    J2X_INT_IPT_FIFO_ERROR_S_2D_D_BLF_MISCONFIG = 4507,
    J2X_INT_IPT_FIFO_ERROR_S_2D_PBF_OVERFLOW = 4508,
    J2X_INT_IPT_FIFO_ERROR_S_2D_PBF_UNDERFLOW = 4509,
    J2X_INT_IPT_FIFO_ERROR_S_2D_PBF_MISCONFIG = 4510,
    J2X_INT_IPT_FIFO_ERROR_S_2D_PBF_OVERSIZE = 4511,
    J2X_INT_IPT_FIFO_COMP_CNT_UNDERFLOW = 4512,
    J2X_INT_IPT_FIFO_COMP_CNT_OVERFLOW = 4513,
    J2X_INT_IPT_FIFO_SCS_UNDERFLOW = 4514,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_OVERFLOW_0 = 4515,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_OVERFLOW_1 = 4516,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_OVERFLOW_2 = 4517,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_OVERFLOW_3 = 4518,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_UNDERFLOW_0 = 4519,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_UNDERFLOW_1 = 4520,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_UNDERFLOW_2 = 4521,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_UNDERFLOW_3 = 4522,
    J2X_INT_IPT_FIFO_RDF_DRAM_FIFO_OVERFLOW = 4523,
    J2X_INT_IPT_FIFO_RDF_DRAM_FIFO_UNDERFLOW = 4524,
    J2X_INT_IPT_ITE_ERR_FTMH_PKT_SIZE_IS_NOT_STAMPPED = 4525,
    J2X_INT_IPT_ITE_ERR_FTMH_IS_NOT_STAMPPED = 4526,
    J2X_INT_IPT_ITE_ERR_BYTES_TO_ADD_ABOVE_MAX = 4527,
    J2X_INT_IPT_ITE_ERR_BYTES_TO_REMOVE_ABOVE_PSIZE = 4528,
    J2X_INT_IPT_ITE_ERR_FTMH_PSIZE_MISMATCH = 4529,
    J2X_INT_IPT_ITE_ERR_PSIZE_MISMATCH = 4530,
    J2X_INT_IPT_ITE_ERR_EXPECTED_ITPP_DELTA_MISMATCH = 4531,
    J2X_INT_IPT_ITE_ERR_NEGATIVE_DELTA = 4532,
    J2X_INT_IPT_ITE_FIFO_BYPASS_FIFO_OVERFLOW = 4533,
    J2X_INT_IPT_ITE_FIFO_BYPASS_FIFO_UNDERFLOW = 4534,
    J2X_INT_IPT_ITE_FIFO_WDF_OVERFLOW = 4535,
    J2X_INT_IPT_ITE_FIFO_WDF_UNDERFLOW = 4536,
    J2X_INT_IPT_ITE_FIFO_WDF_CPYDAT_OVERFLOW = 4537,
    J2X_INT_IPT_ITE_FIFO_WDF_CPYDAT_UNDERFLOW = 4538,
    J2X_INT_IQM_ERROR_ECC = 4539,
    J2X_INT_IQM_PDQ_SEQ_NUM_INTERNAL_CACHE_ERROR = 4540,
    J2X_INT_IQM_QM_RPRT_FIFO_OVF_INT = 4541,
    J2X_INT_IQM_FIFO_ERR_INT = 4542,
    J2X_INT_IQM_ECC_ECC_1B_ERR_INT = 4543,
    J2X_INT_IQM_ECC_ECC_2B_ERR_INT = 4544,
    J2X_INT_IQM_FIFO_ERR_BTX_FIFO_0_OVF = 4545,
    J2X_INT_IQM_FIFO_ERR_BTX_FIFO_0_UNF = 4546,
    J2X_INT_IQM_FIFO_ERR_BTX_FIFO_1_OVF = 4547,
    J2X_INT_IQM_FIFO_ERR_BTX_FIFO_1_UNF = 4548,
    J2X_INT_IQM_FIFO_ERR_QMRP_FIFO_0_OVF = 4549,
    J2X_INT_IQM_FIFO_ERR_QMRP_FIFO_0_UNF = 4550,
    J2X_INT_IQM_FIFO_ERR_QSTATE_FIFO_0_OVF = 4551,
    J2X_INT_IQM_FIFO_ERR_QSTATE_FIFO_0_UNF = 4552,
    J2X_INT_IRE_ERROR_ECC = 4553,
    J2X_INT_IRE_RCY_INTERFACE_ERROR = 4554,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR = 4555,
    J2X_INT_IRE_NIF_ERROR = 4556,
    J2X_INT_IRE_ERROR_UNEXPECTED_SOP = 4557,
    J2X_INT_IRE_ERROR_UNEXPECTED_MOP = 4558,
    J2X_INT_IRE_ERROR_BAD_REASSEMBLY_CONTEXT = 4559,
    J2X_INT_IRE_ERROR_REASSEMBLY_CONTEXT = 4560,
    J2X_INT_IRE_TDM_CTXT_MAP_INVALID_RD_ADDR = 4561,
    J2X_INT_IRE_TDM_NIF_BT_ERROR = 4562,
    J2X_INT_IRE_TDM_SAT_BT_ERROR = 4563,
    J2X_INT_IRE_TDM_IPG_BT_ERROR = 4564,
    J2X_INT_IRE_TDM_CPU_BT_ERROR = 4565,
    J2X_INT_IRE_TDM_DROP = 4566,
    J2X_INT_IRE_TDM_WSL_DROP = 4567,
    J2X_INT_IRE_TDM_ERR = 4568,
    J2X_INT_IRE_TDM_SIZE_ERR = 4569,
    J2X_INT_IRE_FIFO_ERROR = 4570,
    J2X_INT_IRE_ECC_PARITY_ERR_INT = 4571,
    J2X_INT_IRE_ECC_ECC_1B_ERR_INT = 4572,
    J2X_INT_IRE_ECC_ECC_2B_ERR_INT = 4573,
    J2X_INT_IRE_RCY_INTERFACE_ERROR_RCYH_ERR_DATA_ARRIVED = 4574,
    J2X_INT_IRE_RCY_INTERFACE_ERROR_RCYH_ERR_PACKET_SIZE = 4575,
    J2X_INT_IRE_RCY_INTERFACE_ERROR_RCYH_ERR_SOP_WORD_SIZE = 4576,
    J2X_INT_IRE_RCY_INTERFACE_ERROR_RCYL_ERR_DATA_ARRIVED = 4577,
    J2X_INT_IRE_RCY_INTERFACE_ERROR_RCYL_ERR_PACKET_SIZE = 4578,
    J2X_INT_IRE_RCY_INTERFACE_ERROR_RCYL_ERR_SOP_WORD_SIZE = 4579,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_SAT_ERR_DATA_ARRIVED = 4580,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_SAT_ERR_BCOUNT = 4581,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_SAT_ERR_MISSING_EOP = 4582,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_SAT_ERR_MISSING_SOP = 4583,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_CPU_ERR_DATA_ARRIVED = 4584,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_CPU_ERR_BCOUNT = 4585,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_CPU_ERR_MISSING_EOP = 4586,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_CPU_ERR_MISSING_SOP = 4587,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OLP_ERR_DATA_ARRIVED = 4588,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OLP_ERR_BCOUNT = 4589,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OLP_ERR_MISSING_EOP = 4590,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OLP_ERR_MISSING_SOP = 4591,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OAMP_ERR_DATA_ARRIVED = 4592,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OAMP_ERR_BCOUNT = 4593,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OAMP_ERR_MISSING_EOP = 4594,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OAMP_ERR_MISSING_SOP = 4595,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_EVENTOR_ERR_DATA_ARRIVED = 4596,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_EVENTOR_ERR_BCOUNT = 4597,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_EVENTOR_ERR_MISSING_EOP = 4598,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_EVENTOR_ERR_MISSING_SOP = 4599,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_REGI_ERR_DATA_ARRIVED = 4600,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_REGI_ERR_PACKET_SIZE = 4601,
    J2X_INT_IRE_NIF_ERROR_NIF_ERR_SOP_LESS_THAN_384_BYTES = 4602,
    J2X_INT_IRE_NIF_ERROR_NIF_ERR_DATA_ARRIVED = 4603,
    J2X_INT_IRE_NIF_ERROR_NIF_ERR_PACKET_SIZE = 4604,
    J2X_INT_IRE_FIFO_ERROR_ACF_FIFO_OVERFLOW = 4605,
    J2X_INT_IRE_FIFO_ERROR_ACF_FIFO_UNDERFLOW = 4606,
    J2X_INT_IRE_FIFO_ERROR_HPF_DATA_FIFO_OVERFLOW = 4607,
    J2X_INT_IRE_FIFO_ERROR_HPF_DATA_FIFO_UNDERFLOW = 4608,
    J2X_INT_IRE_FIFO_ERROR_PEF_CTRL_FIFO_OVERFLOW = 4609,
    J2X_INT_IRE_FIFO_ERROR_PEF_CTRL_FIFO_UNDERFLOW = 4610,
    J2X_INT_IRE_FIFO_ERROR_PEF_DATA_FIFO_OVERFLOW = 4611,
    J2X_INT_IRE_FIFO_ERROR_PEF_DATA_FIFO_UNDERFLOW = 4612,
    J2X_INT_IRE_FIFO_ERROR_WDF_CTRL_FIFO_OVERFLOW = 4613,
    J2X_INT_IRE_FIFO_ERROR_WDF_CTRL_FIFO_UNDERFLOW = 4614,
    J2X_INT_IRE_FIFO_ERROR_WDF_DATA_0_FIFO_OVERFLOW = 4615,
    J2X_INT_IRE_FIFO_ERROR_WDF_DATA_0_FIFO_UNDERFLOW = 4616,
    J2X_INT_IRE_FIFO_ERROR_WDF_DATA_1_FIFO_OVERFLOW = 4617,
    J2X_INT_IRE_FIFO_ERROR_WDF_DATA_1_FIFO_UNDERFLOW = 4618,
    J2X_INT_ITPP_ERROR_ECC = 4619,
    J2X_INT_ITPP_ERR_ITPP_PSIZE_TYPE_0_MISMATCH = 4620,
    J2X_INT_ITPP_ERR_ITPP_PSIZE_TYPE_1_MISMATCH = 4621,
    J2X_INT_ITPP_ERR_ITPP_PSIZE_TYPE_2_MISMATCH = 4622,
    J2X_INT_ITPP_ERR_ITPP_PSIZE_TYPE_3_MISMATCH = 4623,
    J2X_INT_ITPP_ERR_ITPP_PSIZE_TYPE_4_MISMATCH = 4624,
    J2X_INT_ITPP_ECC_ECC_1B_ERR_INT = 4625,
    J2X_INT_ITPP_ECC_ECC_2B_ERR_INT = 4626,
    J2X_INT_ITPPD_ERROR_ECC = 4627,
    J2X_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_0_MISMATCH = 4628,
    J2X_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_1_MISMATCH = 4629,
    J2X_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_2_MISMATCH = 4630,
    J2X_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_3_MISMATCH = 4631,
    J2X_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_4_MISMATCH = 4632,
    J2X_INT_ITPPD_ECC_ECC_1B_ERR_INT = 4633,
    J2X_INT_ITPPD_ECC_ECC_2B_ERR_INT = 4634,
    J2X_INT_KAPS_ERROR_ECC = 4635,
    J2X_INT_KAPS_TECC_A_0_1B_ERROR = 4636,
    J2X_INT_KAPS_TECC_A_0_2B_ERROR = 4637,
    J2X_INT_KAPS_TECC_B_0_1B_ERROR = 4638,
    J2X_INT_KAPS_TECC_B_0_2B_ERROR = 4639,
    J2X_INT_KAPS_TECC_A_1_1B_ERROR = 4640,
    J2X_INT_KAPS_TECC_A_1_2B_ERROR = 4641,
    J2X_INT_KAPS_TECC_B_1_1B_ERROR = 4642,
    J2X_INT_KAPS_TECC_B_1_2B_ERROR = 4643,
    J2X_INT_KAPS_ECC_ECC_1B_ERR_INT = 4644,
    J2X_INT_KAPS_ECC_ECC_2B_ERR_INT = 4645,
    J2X_INT_MACT_ERROR_ECC = 4646,
    J2X_INT_MACT_LOCAL_MACT_INT = 4647,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_ERR_LEARN_REQUEST_OVER_STRONGER = 4648,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_WARNING_LEARN_OVER_EXISTING = 4649,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_ERR_DELETE_NON_EXIST = 4650,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_ERR_TRANSPLANT_REQUEST_OVER_STRONGER = 4651,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_ERR_REFRESH_REQUEST_OVER_STRONGER = 4652,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_WARNING_TRANSPLANT_NON_EXIST = 4653,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_WARNING_REFRESH_NON_EXIST = 4654,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_MNGMNT_REQ_FID_EXCEED_LIMIT = 4655,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_MNGMNT_REQ_FID_EXCEED_LIMIT_ALLOWED = 4656,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_EVENT_READY = 4657,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_EVENT_FIFO_HIGH_THRESHOLD_REACHED = 4658,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_REPLY_READY = 4659,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_REPLY_FIFO_REPLY_DROP = 4660,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_FID_COUNTER_OVERFLOW = 4661,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_MNGMNT_REQ_LARGE_EM_DB_EXCEED_LIMIT = 4662,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_MNGMNT_REQ_LARGE_EM_DB_EXCEED_LIMIT_ALLOWED = 4663,
    J2X_INT_MACT_LARGE_EM_EMP_NON_LARGE_EM_EVENT_DROP = 4664,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_LEL_FID_EXCEED_LIMIT = 4665,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_LEL_LARGE_EM_DB_EXCEED_LIMIT = 4666,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_MRQ_FIFO_STATUS_OVERFLOW = 4667,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_MRQ_FIFO_STATUS_UNDERFLOW = 4668,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_EVENT_FIFO_STATUS_OVERFLOW = 4669,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_EVENT_FIFO_STATUS_UNDERFLOW = 4670,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_REPLY_FIFO_STATUS_OVERFLOW = 4671,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_REPLY_FIFO_STATUS_UNDERFLOW = 4672,
    J2X_INT_MACT_ECC_ECC_1B_ERR_INT = 4673,
    J2X_INT_MACT_ECC_ECC_2B_ERR_INT = 4674,
    J2X_INT_MCP_ERROR_ECC = 4675,
    J2X_INT_MCP_ENG_DB_A_BANK_0_ACCESS_ERR_INT = 4676,
    J2X_INT_MCP_ENG_DB_A_BANK_1_ACCESS_ERR_INT = 4677,
    J2X_INT_MCP_ENG_DB_C_BANK_0_ACCESS_ERR_INT = 4678,
    J2X_INT_MCP_ENG_DB_C_BANK_1_ACCESS_ERR_INT = 4679,
    J2X_INT_MCP_ENG_DB_C_BANK_2_ACCESS_ERR_INT = 4680,
    J2X_INT_MCP_ENG_DB_C_BANK_3_ACCESS_ERR_INT = 4681,
    J2X_INT_MCP_ENG_DB_C_BANK_4_ACCESS_ERR_INT = 4682,
    J2X_INT_MCP_ENG_DB_C_BANK_5_ACCESS_ERR_INT = 4683,
    J2X_INT_MCP_ENG_DB_C_BANK_6_ACCESS_ERR_INT = 4684,
    J2X_INT_MCP_ENG_DB_C_BANK_7_ACCESS_ERR_INT = 4685,
    J2X_INT_MCP_ENG_DB_C_BANK_8_ACCESS_ERR_INT = 4686,
    J2X_INT_MCP_ENG_DB_C_BANK_9_ACCESS_ERR_INT = 4687,
    J2X_INT_MCP_ENG_DB_C_BANK_10_ACCESS_ERR_INT = 4688,
    J2X_INT_MCP_ENG_DB_C_BANK_11_ACCESS_ERR_INT = 4689,
    J2X_INT_MCP_ENG_DB_C_BANK_12_ACCESS_ERR_INT = 4690,
    J2X_INT_MCP_ENG_DB_C_BANK_13_ACCESS_ERR_INT = 4691,
    J2X_INT_MCP_ENG_DB_C_BANK_14_ACCESS_ERR_INT = 4692,
    J2X_INT_MCP_ENG_DB_C_BANK_15_ACCESS_ERR_INT = 4693,
    J2X_INT_MCP_ENG_DB_C_BANK_16_ACCESS_ERR_INT = 4694,
    J2X_INT_MCP_ENG_DB_C_BANK_17_ACCESS_ERR_INT = 4695,
    J2X_INT_MCP_ENG_DB_C_BANK_18_ACCESS_ERR_INT = 4696,
    J2X_INT_MCP_ENG_DB_C_BANK_19_ACCESS_ERR_INT = 4697,
    J2X_INT_MCP_ENG_DB_C_BANK_20_ACCESS_ERR_INT = 4698,
    J2X_INT_MCP_ENG_DB_C_BANK_21_ACCESS_ERR_INT = 4699,
    J2X_INT_MCP_ENG_DB_C_BANK_22_ACCESS_ERR_INT = 4700,
    J2X_INT_MCP_ENG_DB_C_BANK_23_ACCESS_ERR_INT = 4701,
    J2X_INT_MCP_ENG_DB_C_BANK_24_ACCESS_ERR_INT = 4702,
    J2X_INT_MCP_ENG_DB_C_BANK_25_ACCESS_ERR_INT = 4703,
    J2X_INT_MCP_ENG_DB_C_BANK_26_ACCESS_ERR_INT = 4704,
    J2X_INT_MCP_ENG_DB_C_BANK_27_ACCESS_ERR_INT = 4705,
    J2X_INT_MCP_ENG_DB_C_BANK_28_ACCESS_ERR_INT = 4706,
    J2X_INT_MCP_ENG_DB_C_BANK_29_ACCESS_ERR_INT = 4707,
    J2X_INT_MCP_ENG_DB_C_BANK_30_ACCESS_ERR_INT = 4708,
    J2X_INT_MCP_ENG_DB_C_BANK_31_ACCESS_ERR_INT = 4709,
    J2X_INT_MCP_ENG_DB_C_BANK_32_ACCESS_ERR_INT = 4710,
    J2X_INT_MCP_ENG_DB_C_BANK_33_ACCESS_ERR_INT = 4711,
    J2X_INT_MCP_ENG_DB_C_BANK_34_ACCESS_ERR_INT = 4712,
    J2X_INT_MCP_ENG_DB_C_BANK_35_ACCESS_ERR_INT = 4713,
    J2X_INT_MCP_ECC_ECC_1B_ERR_INT = 4714,
    J2X_INT_MCP_ECC_ECC_2B_ERR_INT = 4715,
    J2X_INT_MDB_ERROR_ECC = 4716,
    J2X_INT_MDB_ISEM_1_EM_CUCKOO_FAIL = 4717,
    J2X_INT_MDB_ISEM_2_EM_CUCKOO_FAIL = 4718,
    J2X_INT_MDB_ISEM_3_EM_CUCKOO_FAIL = 4719,
    J2X_INT_MDB_LEM_EM_CUCKOO_FAIL = 4720,
    J2X_INT_MDB_IOEM_0_EM_CUCKOO_FAIL = 4721,
    J2X_INT_MDB_IOEM_1_EM_CUCKOO_FAIL = 4722,
    J2X_INT_MDB_MC_ID_EM_CUCKOO_FAIL = 4723,
    J2X_INT_MDB_GLEM_0_EM_CUCKOO_FAIL = 4724,
    J2X_INT_MDB_GLEM_1_EM_CUCKOO_FAIL = 4725,
    J2X_INT_MDB_EOEM_0_EM_CUCKOO_FAIL = 4726,
    J2X_INT_MDB_EOEM_1_EM_CUCKOO_FAIL = 4727,
    J2X_INT_MDB_ESEM_EM_CUCKOO_FAIL = 4728,
    J2X_INT_MDB_EXEM_1_EM_CUCKOO_FAIL = 4729,
    J2X_INT_MDB_EXEM_2_EM_CUCKOO_FAIL = 4730,
    J2X_INT_MDB_EXEM_3_EM_CUCKOO_FAIL = 4731,
    J2X_INT_MDB_EXEM_4_EM_CUCKOO_FAIL = 4732,
    J2X_INT_MDB_RMEP_EM_CUCKOO_FAIL = 4733,
    J2X_INT_MDB_LEM_EMP_PULSE_SCAN_DONE = 4734,
    J2X_INT_MDB_EXEM_3_EMP_PULSE_SCAN_DONE = 4735,
    J2X_INT_MDB_EXEM_4_EMP_PULSE_SCAN_DONE = 4736,
    J2X_INT_MDB_ECC_PARITY_ERR_INT = 4737,
    J2X_INT_MDB_ECC_ECC_1B_ERR_INT = 4738,
    J2X_INT_MDB_ECC_ECC_2B_ERR_INT = 4739,
    J2X_INT_MESH_TOPOLOGY_MESH_INTERRUPTS_INTERRUPT_1 = 4740,
    J2X_INT_MESH_TOPOLOGY_MESH_INTERRUPTS_INTERRUPT_2 = 4741,
    J2X_INT_MRPS_ERROR_ECC = 4742,
    J2X_INT_MRPS_INGRESS_ENG_WRAP_ERR_INT = 4743,
    J2X_INT_MRPS_EGRESS_ENG_WRAP_ERR_INT = 4744,
    J2X_INT_MRPS_INGRESS_ENG_OOP_FIFO_NOT_EMPTY_INT = 4745,
    J2X_INT_MRPS_EGRESS_ENG_OOP_FIFO_NOT_EMPTY_INT = 4746,
    J2X_INT_MRPS_ECC_ECC_1B_ERR_INT = 4747,
    J2X_INT_MRPS_ECC_ECC_2B_ERR_INT = 4748,
    J2X_INT_MRPS_ING_ENG_WRAP_ING_GLBL_ENG_WRAP_ERR_INT = 4749,
    J2X_INT_MRPS_ING_ENG_WRAP_ING_ENG_0_WRAP_ERR_INT = 4750,
    J2X_INT_MRPS_ING_ENG_WRAP_ING_ENG_1_WRAP_ERR_INT = 4751,
    J2X_INT_MRPS_ING_ENG_WRAP_ING_ENG_2_WRAP_ERR_INT = 4752,
    J2X_INT_MRPS_EGR_ENG_WRAP_EGR_ENG_0_WRAP_ERR_INT = 4753,
    J2X_INT_MRPS_EGR_ENG_WRAP_EGR_ENG_1_WRAP_ERR_INT = 4754,
    J2X_INT_MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_ING_GLBL_ENG_OOP_FIFO_NOT_EMPTY_INT = 4755,
    J2X_INT_MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_ING_ENG_0_OOP_FIFO_NOT_EMPTY_INT = 4756,
    J2X_INT_MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_ING_ENG_1_OOP_FIFO_NOT_EMPTY_INT = 4757,
    J2X_INT_MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_ING_ENG_2_OOP_FIFO_NOT_EMPTY_INT = 4758,
    J2X_INT_MRPS_EGR_ENG_OOP_FIFO_NOT_EMPTY_EGR_ENG_0_OOP_FIFO_NOT_EMPTY_INT = 4759,
    J2X_INT_MRPS_EGR_ENG_OOP_FIFO_NOT_EMPTY_EGR_ENG_1_OOP_FIFO_NOT_EMPTY_INT = 4760,
    J2X_INT_MSW_ERROR_ECC = 4761,
    J2X_INT_MSW_MACSEC_INT = 4762,
    J2X_INT_MSW_MACSEC_MACSEC_INTERRUPT_REGISTER = 4763,
    J2X_INT_MTM_ERROR_ECC = 4764,
    J2X_INT_MTM_ING_ERR_MAX_REPLICATION = 4765,
    J2X_INT_MTM_ING_ERR_REPLICATION_EMPTY = 4766,
    J2X_INT_MTM_EGR_ERR_MAX_REPLICATION = 4767,
    J2X_INT_MTM_EGR_ERR_REPLICATION_EMPTY = 4768,
    J2X_INT_MTM_ING_BMP_DIRECT_ACCESS = 4769,
    J2X_INT_MTM_EGR_BMP_DIRECT_ACCESS = 4770,
    J2X_INT_MTM_ECC_ECC_1B_ERR_INT = 4771,
    J2X_INT_MTM_ECC_ECC_2B_ERR_INT = 4772,
    J2X_INT_OAMP_ERROR_ECC = 4773,
    J2X_INT_OAMP_PENDING_EVENT = 4774,
    J2X_INT_OAMP_STAT_PENDING_EVENT = 4775,
    J2X_INT_OAMP_RX_STATS_DONE = 4776,
    J2X_INT_OAMP_RFC_6374_PKT_DROPPED = 4777,
    J2X_INT_OAMP_TXO_MESSAGE_SENT = 4778,
    J2X_INT_OAMP_TXO_REQ_FIFO_EMPTY = 4779,
    J2X_INT_OAMP_MDB_0_ERR = 4780,
    J2X_INT_OAMP_MDB_1_ERR = 4781,
    J2X_INT_OAMP_RXP_FIFO_WRITE_FULL = 4782,
    J2X_INT_OAMP_SAT_TX_PKT_CONTAINER_FIFO_ALMOST_FULL_INT = 4783,
    J2X_INT_OAMP_ECC_ECC_1B_ERR_INT = 4784,
    J2X_INT_OAMP_ECC_ECC_2B_ERR_INT = 4785,
    J2X_INT_OCB_ERROR_ECC = 4786,
    J2X_INT_OCB_ECC_ECC_1B_ERR_INT = 4787,
    J2X_INT_OCB_ECC_ECC_2B_ERR_INT = 4788,
    J2X_INT_OCBM_ERROR_ECC = 4789,
    J2X_INT_OCBM_ERROR_FREE_INT = 4790,
    J2X_INT_OCBM_ERROR_FBC_BANK = 4791,
    J2X_INT_OCBM_ERROR_FBM_0_BUFF_STAT_OVF_INT = 4792,
    J2X_INT_OCBM_ERROR_FBM_1_BUFF_STAT_OVF_INT = 4793,
    J2X_INT_OCBM_ERROR_OCBM_BUFF_STAT_OVF_INT = 4794,
    J2X_INT_OCBM_ERROR_FIFO_INT = 4795,
    J2X_INT_OCBM_ECC_ECC_1B_ERR_INT = 4796,
    J2X_INT_OCBM_ECC_ECC_2B_ERR_INT = 4797,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_0 = 4798,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_1 = 4799,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_2 = 4800,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_3 = 4801,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_4 = 4802,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_5 = 4803,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_6 = 4804,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_7 = 4805,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_8 = 4806,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_9 = 4807,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_10 = 4808,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_11 = 4809,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_12 = 4810,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_13 = 4811,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_14 = 4812,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_15 = 4813,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_16 = 4814,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_17 = 4815,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_18 = 4816,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_19 = 4817,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_20 = 4818,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_21 = 4819,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_22 = 4820,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_23 = 4821,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_24 = 4822,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_25 = 4823,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_26 = 4824,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_27 = 4825,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_28 = 4826,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_29 = 4827,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_30 = 4828,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_31 = 4829,
    J2X_INT_OCBM_OCBM_FIFO_RSUT_WR_RXI_CTRL_OVERFLOW = 4830,
    J2X_INT_OCBM_OCBM_FIFO_RSUT_WR_RXI_CTRL_UNDERFLOW = 4831,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_0_RD_2D_FREE_FIFO_OVERFLOW = 4832,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_0_RD_2D_FREE_FIFO_UNDERFLOW = 4833,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_0_DEL_FREE_FIFO_OVERFLOW = 4834,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_0_DEL_FREE_FIFO_UNDERFLOW = 4835,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_1_RD_2D_FREE_FIFO_OVERFLOW = 4836,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_1_RD_2D_FREE_FIFO_UNDERFLOW = 4837,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_1_DEL_FREE_FIFO_OVERFLOW = 4838,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_1_DEL_FREE_FIFO_UNDERFLOW = 4839,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_0_S_2F_RD_REQ_ADDR_FIFO_OVERFLOW = 4840,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_0_S_2F_RD_REQ_ADDR_FIFO_UNDERFLOW = 4841,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_0_S_2D_RD_REQ_ADDR_FIFO_OVERFLOW = 4842,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_0_S_2D_RD_REQ_ADDR_FIFO_UNDERFLOW = 4843,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_1_S_2F_RD_REQ_ADDR_FIFO_OVERFLOW = 4844,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_1_S_2F_RD_REQ_ADDR_FIFO_UNDERFLOW = 4845,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_1_S_2D_RD_REQ_ADDR_FIFO_OVERFLOW = 4846,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_1_S_2D_RD_REQ_ADDR_FIFO_UNDERFLOW = 4847,
    J2X_INT_OCBM_OCBM_FIFO_RMU_FREE_RXI_DEL_OVERFLOW = 4848,
    J2X_INT_OCBM_OCBM_FIFO_RMU_FREE_RXI_DEL_UNDERFLOW = 4849,
    J2X_INT_OCBM_OCBM_FIFO_RMU_FREE_RXI_S_2D_OVERFLOW = 4850,
    J2X_INT_OCBM_OCBM_FIFO_RMU_FREE_RXI_S_2D_UNDERFLOW = 4851,
    J2X_INT_OCBM_OCBM_FIFO_RSUT_RD_REQ_S_2D_RXI_OVERFLOW = 4852,
    J2X_INT_OCBM_OCBM_FIFO_RSUT_RD_REQ_S_2D_RXI_UNDERFLOW = 4853,
    J2X_INT_OFR_ERROR_ECC = 4854,
    J2X_INT_OFR_RX_FIFO_OVERFLOW_INT = 4855,
    J2X_INT_OFR_G_HAO_WR_DID_NOT_SWITCH_AND_FIFO_NOT_EMPTY_INT = 4856,
    J2X_INT_OFR_G_HAO_SWITCH_DONE_INT = 4857,
    J2X_INT_OFR_G_HAO_WR_SWITCHED_ON_EMPTY_AND_RD_DID_NOT_SWITCH_INT = 4858,
    J2X_INT_OFR_G_HAO_WR_SWITCHED_ON_NON_EMPTY_AND_RD_DID_NOT_SWITCH_INT = 4859,
    J2X_INT_OFR_RX_NUM_DROPPED_EOPS_INT = 4860,
    J2X_INT_OFR_MISSING_SOP_INT = 4861,
    J2X_INT_OFR_MISSING_EOP_INT = 4862,
    J2X_INT_OFR_ALIGNER_FIFO_OVF_INT = 4863,
    J2X_INT_OFR_PFC_DEADLOCK_BREAKING_MECHANISM_INT = 4864,
    J2X_INT_OFR_AUTO_FIX_CRDT_LOGIC_INT = 4865,
    J2X_INT_OFR_SAR_FIFO_OVF_INT = 4866,
    J2X_INT_OFR_BYPASS_FIFO_OVF_INT = 4867,
    J2X_INT_OFR_ECC_PARITY_ERR_INT = 4868,
    J2X_INT_OFR_ECC_ECC_1B_ERR_INT = 4869,
    J2X_INT_OFR_ECC_ECC_2B_ERR_INT = 4870,
    J2X_INT_OFT_ERROR_ECC = 4871,
    J2X_INT_OFT_TX_FIFO_OVERFLOW_INT = 4872,
    J2X_INT_OFT_TX_PKT_OR_FRG_IS_TOO_SMALL_INT = 4873,
    J2X_INT_OFT_TX_MISSING_SOF_INT = 4874,
    J2X_INT_OFT_TX_DOUBLE_SOF_INT = 4875,
    J2X_INT_OFT_TX_FIFO_LL_SWITCH_IS_DONE_INT = 4876,
    J2X_INT_OFT_ECC_PARITY_ERR_INT = 4877,
    J2X_INT_OFT_ECC_ECC_1B_ERR_INT = 4878,
    J2X_INT_OFT_ECC_ECC_2B_ERR_INT = 4879,
    J2X_INT_OLP_ERROR_ECC = 4880,
    J2X_INT_OLP_ERROR_EGRESS_PIPE_CFG = 4881,
    J2X_INT_OLP_ECC_ECC_1B_ERR_INT = 4882,
    J2X_INT_OLP_ECC_ECC_2B_ERR_INT = 4883,
    J2X_INT_PDM_ERROR_ECC = 4884,
    J2X_INT_PDM_FREE_ERROR = 4885,
    J2X_INT_PDM_ECC_ECC_1B_ERR_INT = 4886,
    J2X_INT_PDM_ECC_ECC_2B_ERR_INT = 4887,
    J2X_INT_PEM_ERROR_ECC = 4888,
    J2X_INT_PEM_ECC_ECC_1B_ERR_INT = 4889,
    J2X_INT_PEM_ECC_ECC_2B_ERR_INT = 4890,
    J2X_INT_PQP_ERROR_ECC = 4891,
    J2X_INT_PQP_DELETE_FIFO_FULL = 4892,
    J2X_INT_PQP_LCD_FIFO_FULL = 4893,
    J2X_INT_PQP_TC_MAPPING_MISS_CONFIG = 4894,
    J2X_INT_PQP_MC_MAX_REPLICATION_OVERFLOW_INT = 4895,
    J2X_INT_PQP_EBTR_ILLEGAL_VALUE = 4896,
    J2X_INT_PQP_INVALID_OTM_INT = 4897,
    J2X_INT_PQP_FIFO_STATUS_INTERRUPT_REG = 4898,
    J2X_INT_PQP_ECC_ECC_1B_ERR_INT = 4899,
    J2X_INT_PQP_ECC_ECC_2B_ERR_INT = 4900,
    J2X_INT_PQP_FIFO_STATUS_ECGM_FIFO_OVERFLOW = 4901,
    J2X_INT_PQP_FIFO_STATUS_ECGM_FIFO_UNDERFLOW = 4902,
    J2X_INT_PQP_FIFO_STATUS_TDM_DEL_FIFO_OVERFLOW = 4903,
    J2X_INT_PQP_FIFO_STATUS_TDM_DEL_FIFO_UNDERFLOW = 4904,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_DEL_FIFO_OVERFLOW = 4905,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_DEL_FIFO_UNDERFLOW = 4906,
    J2X_INT_PQP_FIFO_STATUS_TDM_DEL_FBC_FIFO_OVERFLOW = 4907,
    J2X_INT_PQP_FIFO_STATUS_TDM_DEL_FBC_FIFO_UNDERFLOW = 4908,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_DEL_FBC_FIFO_OVERFLOW = 4909,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_DEL_FBC_FIFO_UNDERFLOW = 4910,
    J2X_INT_PQP_FIFO_STATUS_TDM_LCD_FIFO_OVERFLOW = 4911,
    J2X_INT_PQP_FIFO_STATUS_TDM_LCD_FIFO_UNDERFLOW = 4912,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_LCD_FIFO_OVERFLOW = 4913,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_LCD_FIFO_UNDERFLOW = 4914,
    J2X_INT_PQP_FIFO_STATUS_TDM_LCD_FBC_FIFO_OVERFLOW = 4915,
    J2X_INT_PQP_FIFO_STATUS_TDM_LCD_FBC_FIFO_UNDERFLOW = 4916,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_LCD_FBC_FIFO_OVERFLOW = 4917,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_LCD_FBC_FIFO_UNDERFLOW = 4918,
    J2X_INT_PQP_FIFO_STATUS_ERPP_BYPASS_FIFO_OVERFLOW = 4919,
    J2X_INT_PQP_FIFO_STATUS_ERPP_BYPASS_FIFO_UNDERFLOW = 4920,
    J2X_INT_RQP_ERROR_ECC = 4921,
    J2X_INT_RQP_PKT_REAS_INT_VEC = 4922,
    J2X_INT_RQP_TDM_PACKET_SIZE_INT = 4923,
    J2X_INT_RQP_ALL_DATA_BUFFERS_ALLOCATED_INT = 4924,
    J2X_INT_RQP_DBF_USED_SAME_BANK_INT = 4925,
    J2X_INT_RQP_UC_FIFO_FULL_INT = 4926,
    J2X_INT_RQP_TDM_FIFO_FULL_INT = 4927,
    J2X_INT_RQP_MCH_FIFO_FULL_INT = 4928,
    J2X_INT_RQP_MCL_FIFO_FULL_INT = 4929,
    J2X_INT_RQP_UC_PKT_PORT_FF = 4930,
    J2X_INT_RQP_ILLEGAL_PKT_SIZE_INT = 4931,
    J2X_INT_RQP_ILLEGAL_BIER_OFFSET = 4932,
    J2X_INT_RQP_PRS_INT_VEC = 4933,
    J2X_INT_RQP_ETB_INT_VEC = 4934,
    J2X_INT_RQP_PRS_FIFO_OVERFLOW = 4935,
    J2X_INT_RQP_PRS_FIFO_UNDERFLOW = 4936,
    J2X_INT_RQP_PRS_FRF_OVERFLOW = 4937,
    J2X_INT_RQP_PRS_FRF_UNDERFLOW = 4938,
    J2X_INT_RQP_RCM_FIFO_OVERFLOW = 4939,
    J2X_INT_RQP_RCM_FIFO_UNDERFLOW = 4940,
    J2X_INT_RQP_RQP_ACR_OVERFLOW = 4941,
    J2X_INT_RQP_RQP_ALIGNER_RXI_OVERFLOW = 4942,
    J2X_INT_RQP_RQP_TRF_OVERFLOW = 4943,
    J2X_INT_RQP_STUCK_FIFO_OVERFLOW = 4944,
    J2X_INT_RQP_STUCK_FIFO_UNDERFLOW = 4945,
    J2X_INT_RQP_CTRL_FIFO_OVERFLOW = 4946,
    J2X_INT_RQP_CTRL_FIFO_UNDERFLOW = 4947,
    J2X_INT_RQP_HDR_FIFO_OVERFLOW = 4948,
    J2X_INT_RQP_HDR_FIFO_UNDERFLOW = 4949,
    J2X_INT_RQP_EMR_FPC_FIFO_OVERFLOW = 4950,
    J2X_INT_RQP_EMR_FPC_FIFO_UNDERFLOW = 4951,
    J2X_INT_RQP_EMR_MC_FIFOS_OVERFLOW_0 = 4952,
    J2X_INT_RQP_EMR_MC_FIFOS_OVERFLOW_1 = 4953,
    J2X_INT_RQP_EMR_MC_FIFOS_OVERFLOW_2 = 4954,
    J2X_INT_RQP_EMR_MC_FIFOS_UNDERFLOW_0 = 4955,
    J2X_INT_RQP_EMR_MC_FIFOS_UNDERFLOW_1 = 4956,
    J2X_INT_RQP_EMR_MC_FIFOS_UNDERFLOW_2 = 4957,
    J2X_INT_RQP_EMR_UC_FIFO_OVERFLOW = 4958,
    J2X_INT_RQP_EMR_UC_FIFO_UNDERFLOW = 4959,
    J2X_INT_RQP_EMR_REPL_RPLY_NONTDM_RXI_OVERFLOW = 4960,
    J2X_INT_RQP_EMR_REPL_RPLY_TDM_RXI_OVERFLOW = 4961,
    J2X_INT_RQP_EGQ_FTR_OVERFLOW = 4962,
    J2X_INT_RQP_EGQ_LTR_OVERFLOW = 4963,
    J2X_INT_RQP_ECC_PARITY_ERR_INT = 4964,
    J2X_INT_RQP_ECC_ECC_1B_ERR_INT = 4965,
    J2X_INT_RQP_ECC_ECC_2B_ERR_INT = 4966,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_PKT_SIZE_ERR = 4967,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_FRAG_NUM_ZERO_ERR = 4968,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_PCP_LOC_NOT_IN_CELL_ERR = 4969,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_NO_EOP_ON_EOC_ERR = 4970,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_FDR_ERR = 4971,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_PAIR_FRAG_NUM_ERR = 4972,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_CELL_0_LAST_EOP_PSIZE_ERR = 4973,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_SINGLE_CELL_SRC_ERR = 4974,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_SOP_CELL_SIZE_ERR = 4975,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_SOP_CELL_OVERSIZE_ERR = 4976,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_MISSING_SOP_ERR = 4977,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_MISSING_EOP_ERR = 4978,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_MISSING_CELL_ERR = 4979,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_TDM_MISMATCH_ERR = 4980,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_PKT_SIZE_MISMATCH_ERR = 4981,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_MOP_CELL_SIZE_ERR = 4982,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_CELL_0_LAST_EOP_PSIZE_ERR = 4983,
    J2X_INT_RQP_PACKET_REASSEMBLY_CRC_ERR = 4984,
    J2X_INT_RQP_PACKET_REASSEMBLY_RCM_ALL_CONTEXTS_TAKEN_ERR = 4985,
    J2X_INT_RQP_PACKET_REASSEMBLY_RCM_ALL_CONTEXTS_TAKEN_DISCARD_ERR = 4986,
    J2X_INT_RQP_PACKET_REASSEMBLY_RCM_DYNAMIC_MISSING_SOP_ERR = 4987,
    J2X_INT_RQP_PACKET_REASSEMBLY_RCM_STATIC_MISS_CONFIG_ERR = 4988,
    J2X_INT_RQP_PRS_PRS_ORIGIN_ERR = 4989,
    J2X_INT_RQP_PRS_PRS_SOURCE_ERR = 4990,
    J2X_INT_RQP_PRS_PRS_PRD_FULL = 4991,
    J2X_INT_RQP_PRS_PRS_PRF_FULL = 4992,
    J2X_INT_RQP_PRS_ETB_FRAG_NUM_ERR = 4993,
    J2X_INT_RQP_PRS_ETB_FDA_ERR = 4994,
    J2X_INT_RQP_PRS_ETB_TDM_MISMATCH_ERR = 4995,
    J2X_INT_RQP_ETB_ETB_PKT_CELL_SIZE_MISMATCH = 4996,
    J2X_INT_RQP_ETB_ETB_WRONG_FTMH_PKT_SIZE = 4997,
    J2X_INT_RQP_ETB_ETB_TDM_PKT_DROP_CLK_PWR_DWN = 4998,
    J2X_INT_RQP_ETB_ETB_CRC_ERR = 4999,
    J2X_INT_RTP_ERROR_ECC = 5000,
    J2X_INT_RTP_LINK_MASK_CHANGE = 5001,
    J2X_INT_RTP_TABLE_CHANGE = 5002,
    J2X_INT_RTP_DISCONNECT_INT = 5003,
    J2X_INT_RTP_ECC_ECC_1B_ERR_INT = 5004,
    J2X_INT_RTP_ECC_ECC_2B_ERR_INT = 5005,
    J2X_INT_SCH_ERROR_ECC = 5006,
    J2X_INT_SCH_RES_1 = 5007,
    J2X_INT_SCH_ACT_FLOW_BAD_PARAMS = 5008,
    J2X_INT_SCH_SHP_FLOW_BAD_PARAMS = 5009,
    J2X_INT_SCH_RESTART_FLOW_EVENT = 5010,
    J2X_INT_SCH_SMP_THROW_SCL_MSG = 5011,
    J2X_INT_SCH_SMP_FULL_LEVEL_1 = 5012,
    J2X_INT_SCH_SMP_FULL_LEVEL_2 = 5013,
    J2X_INT_SCH_AGGR_FIFO_AF = 5014,
    J2X_INT_SCH_DVS_FIFO_AF = 5015,
    J2X_INT_SCH_UP_CREDIT_FIFO_AF = 5016,
    J2X_INT_SCH_RETURNED_CREDIT_FIFO_AF = 5017,
    J2X_INT_SCH_MCAST_CREDIT_FIFO_AF = 5018,
    J2X_INT_SCH_ING_SHAPE_CREDIT_FIFO_AF = 5019,
    J2X_INT_SCH_FCT_FIFO_OVF = 5020,
    J2X_INT_SCH_SCL_GROUP_CHANGED = 5021,
    J2X_INT_SCH_RES_2 = 5022,
    J2X_INT_SCH_SMP_BAD_MSG = 5023,
    J2X_INT_SCH_SMP_FABRIC_MSGS_FIFO_FULL = 5024,
    J2X_INT_SCH_FIFO_OVERFLOW = 5025,
    J2X_INT_SCH_FIFO_UNDERFLOW = 5026,
    J2X_INT_SCH_ECC_PARITY_ERR_INT = 5027,
    J2X_INT_SCH_ECC_ECC_1B_ERR_INT = 5028,
    J2X_INT_SCH_ECC_ECC_2B_ERR_INT = 5029,
    J2X_INT_SIF_ERROR_ECC = 5030,
    J2X_INT_SIF_STATISTICS_BILLING_FIFOS_ERR_INT = 5031,
    J2X_INT_SIF_STATISTICS_BILLING_OPCODE_ERR_INT = 5032,
    J2X_INT_SIF_ECC_ECC_1B_ERR_INT = 5033,
    J2X_INT_SIF_ECC_ECC_2B_ERR_INT = 5034,
    J2X_INT_SIF_ST_RPRT_BILLING_RX_FIFO_ERR_ST_BILL_FIFO_OVF_INT_0 = 5035,
    J2X_INT_SIF_ST_RPRT_BILLING_RX_FIFO_ERR_ST_BILL_FIFO_OVF_INT_1 = 5036,
    J2X_INT_SIF_ST_RPRT_BILLING_RX_FIFO_ERR_ST_BILL_FIFO_OVF_INT_2 = 5037,
    J2X_INT_SIF_ST_BILL_OPCODE_ERR_ST_BILL_OPCODE_INT_0 = 5038,
    J2X_INT_SIF_ST_BILL_OPCODE_ERR_ST_BILL_OPCODE_INT_1 = 5039,
    J2X_INT_SIF_ST_BILL_OPCODE_ERR_ST_BILL_OPCODE_INT_2 = 5040,
    J2X_INT_SPB_ERROR_ECC = 5041,
    J2X_INT_SPB_ERROR_TIMEOUT = 5042,
    J2X_INT_SPB_ERROR_REASSEMBLY = 5043,
    J2X_INT_SPB_ERROR_FIFO = 5044,
    J2X_INT_SPB_ERROR_REASSEMBLY_CONTEXT = 5045,
    J2X_INT_SPB_ERROR_BYTE_NUM = 5046,
    J2X_INT_SPB_ERROR_PKT_CRC = 5047,
    J2X_INT_SPB_ERROR_S_2D_PKT_CRC = 5048,
    J2X_INT_SPB_FIFO_ERROR = 5049,
    J2X_INT_SPB_ECC_PARITY_ERR_INT = 5050,
    J2X_INT_SPB_ECC_ECC_1B_ERR_INT = 5051,
    J2X_INT_SPB_ECC_ECC_2B_ERR_INT = 5052,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MINIMUM_ORIGINAL_SIZE = 5053,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MINIMUM_SIZE = 5054,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MAXIMUM_ORIGINAL_SIZE = 5055,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MAXIMUM_SIZE = 5056,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MAXIMUM_BUFF = 5057,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_NO_BUFF = 5058,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_UNEXPECTED_MOP = 5059,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_UNEXPECTED_SOP = 5060,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_GENERAL_MOP = 5061,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_GENERAL_SOP = 5062,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_PACKET_REJECT = 5063,
    J2X_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_OVERFLOW_0 = 5064,
    J2X_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_OVERFLOW_1 = 5065,
    J2X_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_OVERFLOW_2 = 5066,
    J2X_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_UNDERFLOW_0 = 5067,
    J2X_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_UNDERFLOW_1 = 5068,
    J2X_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_UNDERFLOW_2 = 5069,
    J2X_INT_SPB_FIFO_ERROR_S_2D_RPC_SROT_FIFO_OVERFLOW_0 = 5070,
    J2X_INT_SPB_FIFO_ERROR_S_2D_RPC_SROT_FIFO_OVERFLOW_1 = 5071,
    J2X_INT_SPB_FIFO_ERROR_S_2D_RPC_SROT_FIFO_UNDERFLOW_0 = 5072,
    J2X_INT_SPB_FIFO_ERROR_S_2D_RPC_SROT_FIFO_UNDERFLOW_1 = 5073,
    J2X_INT_SPB_FIFO_ERROR_PSF_CTRL_FIFO_OVERFLOW = 5074,
    J2X_INT_SPB_FIFO_ERROR_PSF_CTRL_FIFO_UNDERFLOW = 5075,
    J2X_INT_SPB_FIFO_ERROR_PSF_DATA_FIFO_OVERFLOW = 5076,
    J2X_INT_SPB_FIFO_ERROR_PSF_DATA_FIFO_UNDERFLOW = 5077,
    J2X_INT_SPB_FIFO_ERROR_WBR_FIFO_OVERFLOW = 5078,
    J2X_INT_SPB_FIFO_ERROR_WBR_FIFO_UNDERFLOW = 5079,
    J2X_INT_SPB_FIFO_ERROR_S_2_F_TCF_FIFO_OVERFLOW = 5080,
    J2X_INT_SPB_FIFO_ERROR_S_2_F_TCF_FIFO_UNDERFLOW = 5081,
    J2X_INT_SPB_FIFO_ERROR_S_2_D_TCF_FIFO_OVERFLOW = 5082,
    J2X_INT_SPB_FIFO_ERROR_S_2_D_TCF_FIFO_UNDERFLOW = 5083,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_F_REL_FIFO_OVERFLOW = 5084,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_F_REL_FIFO_UNDERFLOW = 5085,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_F_FREE_FIFO_OVERFLOW = 5086,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_F_FREE_FIFO_UNDERFLOW = 5087,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_D_REL_FIFO_OVERFLOW = 5088,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_D_REL_FIFO_UNDERFLOW = 5089,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_D_FREE_FIFO_OVERFLOW = 5090,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_D_FREE_FIFO_UNDERFLOW = 5091,
    J2X_INT_SQM_ERROR_ECC = 5092,
    J2X_INT_SQM_HEAD_UPDT_IN_LAST_ERR_INT = 5093,
    J2X_INT_SQM_HEAD_UPDT_IN_EMPTY_ERR_INT = 5094,
    J2X_INT_SQM_DEQ_CMD_TO_EMPTY_ERR_INT = 5095,
    J2X_INT_SQM_TX_FIFOS_ERR_INT = 5096,
    J2X_INT_SQM_QDM_INTERNAL_CACHE_ERROR = 5097,
    J2X_INT_SQM_ALLOCATED_PDM_PDB_RANGE_ERR = 5098,
    J2X_INT_SQM_ALLOCATED_WHEN_PDB_FIFO_EMPTY_ERR = 5099,
    J2X_INT_SQM_RELEASED_WHEN_PDB_FIFO_FULL_ERR = 5100,
    J2X_INT_SQM_FIFO_ERR_INT = 5101,
    J2X_INT_SQM_ECC_ECC_1B_ERR_INT = 5102,
    J2X_INT_SQM_ECC_ECC_2B_ERR_INT = 5103,
    J2X_INT_SQM_TX_FIFO_ERR_TO_DRAM_TX_PD_FIFO_OVF_INT = 5104,
    J2X_INT_SQM_TX_FIFO_ERR_TO_DRAM_TX_PD_FIFO_UNF_INT = 5105,
    J2X_INT_SQM_TX_FIFO_ERR_TO_DRAM_TX_BUNDLE_FIFO_OVF_INT = 5106,
    J2X_INT_SQM_TX_FIFO_ERR_TO_DRAM_TX_BUNDLE_FIFO_UNF_INT = 5107,
    J2X_INT_SQM_TX_FIFO_ERR_TO_FABRIC_TX_PD_FIFO_OVF_INT = 5108,
    J2X_INT_SQM_TX_FIFO_ERR_TO_FABRIC_TX_PD_FIFO_UNF_INT = 5109,
    J2X_INT_SQM_TX_FIFO_ERR_TO_FABRIC_TX_BUNDLE_FIFO_OVF_INT = 5110,
    J2X_INT_SQM_TX_FIFO_ERR_TO_FABRIC_TX_BUNDLE_FIFO_UNF_INT = 5111,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_0_OVF = 5112,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_0_UNF = 5113,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_1_OVF = 5114,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_1_UNF = 5115,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_2_OVF = 5116,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_2_UNF = 5117,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_3_OVF = 5118,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_3_UNF = 5119,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_4_OVF = 5120,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_4_UNF = 5121,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_5_OVF = 5122,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_5_UNF = 5123,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_6_OVF = 5124,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_6_UNF = 5125,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_7_OVF = 5126,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_7_UNF = 5127,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_8_OVF = 5128,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_8_UNF = 5129,
    J2X_INT_SQM_FIFO_ERR_PDM_FIFO_0_OVF = 5130,
    J2X_INT_SQM_FIFO_ERR_PDM_FIFO_0_UNF = 5131,
    J2X_INT_SQM_FIFO_ERR_PDM_FIFO_1_OVF = 5132,
    J2X_INT_SQM_FIFO_ERR_PDM_FIFO_1_UNF = 5133,
    J2X_INT_SQM_FIFO_ERR_PDM_FIFO_2_OVF = 5134,
    J2X_INT_SQM_FIFO_ERR_PDM_FIFO_2_UNF = 5135,
    J2X_INT_TCAM_ERROR_ECC = 5136,
    J2X_INT_TCAM_TCAM_PROTECTION_ERROR_1_BIT_ECC = 5137,
    J2X_INT_TCAM_TCAM_PROTECTION_ERROR_2_BIT_ECC = 5138,
    J2X_INT_TCAM_TCAM_QUERY_FAILURE_VALID = 5139,
    J2X_INT_TCAM_TCAM_MOVE_ECC_VALID = 5140,
    J2X_INT_TCAM_ECC_ECC_1B_ERR_INT = 5141,
    J2X_INT_TCAM_ECC_ECC_2B_ERR_INT = 5142,
    J2X_INT_TDU_ERROR_ECC = 5143,
    J2X_INT_TDU_COHERENCY_WRITE_OVERFLOW = 5144,
    J2X_INT_TDU_COHERENCY_WRITE_UNDERFLOW = 5145,
    J2X_INT_TDU_COHERENCY_READ_OVERFLOW = 5146,
    J2X_INT_TDU_COHERENCY_READ_UNDERFLOW = 5147,
    J2X_INT_TDU_WRITE_REQUEST_RXI_OVERFLOW = 5148,
    J2X_INT_TDU_READ_REQUEST_RXI_OVERFLOW = 5149,
    J2X_INT_TDU_WRITE_REQUEST_RXI_UNDERFLOW = 5150,
    J2X_INT_TDU_READ_REQUEST_RXI_UNDERFLOW = 5151,
    J2X_INT_TDU_READ_DATA_TXI_OVERFLOW = 5152,
    J2X_INT_TDU_CHANNEL_ORDER_FIFO_OVERFLOW = 5153,
    J2X_INT_TDU_CHANNEL_ORDER_FIFO_UNDERFLOW = 5154,
    J2X_INT_TDU_ECC_ECC_1B_ERR_INT = 5155,
    J2X_INT_TDU_ECC_ECC_2B_ERR_INT = 5156,
    J2X_INT_TSN_ERROR_ECC = 5157,
    J2X_INT_TSN_TSN_STOP_INT_0 = 5158,
    J2X_INT_TSN_TSN_STOP_INT_1 = 5159,
    J2X_INT_TSN_TSN_STOP_INT_2 = 5160,
    J2X_INT_TSN_TSN_STOP_INT_3 = 5161,
    J2X_INT_TSN_TSN_STOP_INT_4 = 5162,
    J2X_INT_TSN_TSN_STOP_INT_5 = 5163,
    J2X_INT_TSN_TSN_STOP_INT_6 = 5164,
    J2X_INT_TSN_TSN_STOP_INT_7 = 5165,
    J2X_INT_TSN_TSN_STOP_INT_8 = 5166,
    J2X_INT_TSN_TSN_STOP_INT_9 = 5167,
    J2X_INT_TSN_TSN_STOP_INT_10 = 5168,
    J2X_INT_TSN_TSN_STOP_INT_11 = 5169,
    J2X_INT_TSN_TSN_STOP_INT_12 = 5170,
    J2X_INT_TSN_TSN_STOP_INT_13 = 5171,
    J2X_INT_TSN_TSN_STOP_INT_14 = 5172,
    J2X_INT_TSN_TSN_STOP_INT_15 = 5173,
    J2X_INT_TSN_TSN_STOP_INT_16 = 5174,
    J2X_INT_TSN_TSN_STOP_INT_17 = 5175,
    J2X_INT_TSN_TSN_STOP_INT_18 = 5176,
    J2X_INT_TSN_TSN_STOP_INT_19 = 5177,
    J2X_INT_TSN_TSN_STOP_INT_20 = 5178,
    J2X_INT_TSN_TSN_STOP_INT_21 = 5179,
    J2X_INT_TSN_TSN_STOP_INT_22 = 5180,
    J2X_INT_TSN_TSN_STOP_INT_23 = 5181,
    J2X_INT_TSN_TSN_STOP_INT_24 = 5182,
    J2X_INT_TSN_TSN_STOP_INT_25 = 5183,
    J2X_INT_TSN_TSN_STOP_INT_26 = 5184,
    J2X_INT_TSN_TSN_STOP_INT_27 = 5185,
    J2X_INT_TSN_TSN_STOP_INT_28 = 5186,
    J2X_INT_TSN_TSN_STOP_INT_29 = 5187,
    J2X_INT_TSN_TSN_STOP_INT_30 = 5188,
    J2X_INT_TSN_TSN_STOP_INT_31 = 5189,
    J2X_INT_TSN_TSN_STOP_INT_32 = 5190,
    J2X_INT_TSN_TSN_STOP_INT_33 = 5191,
    J2X_INT_TSN_TSN_STOP_INT_34 = 5192,
    J2X_INT_TSN_TSN_STOP_INT_35 = 5193,
    J2X_INT_TSN_TSN_STOP_INT_36 = 5194,
    J2X_INT_TSN_TSN_STOP_INT_37 = 5195,
    J2X_INT_TSN_TSN_STOP_INT_38 = 5196,
    J2X_INT_TSN_TSN_STOP_INT_39 = 5197,
    J2X_INT_TSN_TSN_STOP_INT_40 = 5198,
    J2X_INT_TSN_TSN_STOP_INT_41 = 5199,
    J2X_INT_TSN_TSN_STOP_INT_42 = 5200,
    J2X_INT_TSN_TSN_STOP_INT_43 = 5201,
    J2X_INT_TSN_TSN_STOP_INT_44 = 5202,
    J2X_INT_TSN_TSN_STOP_INT_45 = 5203,
    J2X_INT_TSN_TSN_STOP_INT_46 = 5204,
    J2X_INT_TSN_TSN_STOP_INT_47 = 5205,
    J2X_INT_TSN_TSN_STOP_INT_48 = 5206,
    J2X_INT_TSN_TSN_STOP_INT_49 = 5207,
    J2X_INT_TSN_TSN_STOP_INT_50 = 5208,
    J2X_INT_TSN_TSN_STOP_INT_51 = 5209,
    J2X_INT_TSN_TSN_STOP_INT_52 = 5210,
    J2X_INT_TSN_TSN_STOP_INT_53 = 5211,
    J2X_INT_TSN_TSN_STOP_INT_54 = 5212,
    J2X_INT_TSN_TSN_STOP_INT_55 = 5213,
    J2X_INT_TSN_TSN_STOP_INT_56 = 5214,
    J2X_INT_TSN_TSN_STOP_INT_57 = 5215,
    J2X_INT_TSN_TSN_STOP_INT_58 = 5216,
    J2X_INT_TSN_TSN_STOP_INT_59 = 5217,
    J2X_INT_TSN_TSN_STOP_INT_60 = 5218,
    J2X_INT_TSN_TSN_STOP_INT_61 = 5219,
    J2X_INT_TSN_TSN_STOP_INT_62 = 5220,
    J2X_INT_TSN_TSN_STOP_INT_63 = 5221,
    J2X_INT_TSN_ECC_ECC_1B_ERR_INT = 5222,
    J2X_INT_TSN_ECC_ECC_2B_ERR_INT = 5223,
    J2X_INT_W40_W_40_FLR = 5224,
    J2X_INT_W40_W_40_MAX_OTN_CAP_ERR = 5225,
    J2X_INT_W40_W_40_MLANE_GRP_TX_CREDIT_RDY = 5226,
    J2X_INT_W40_W_40_MLANE_GRP_RX_LOCK_RDY = 5227,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_0 = 5228,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_1 = 5229,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_2 = 5230,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_3 = 5231,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_4 = 5232,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_5 = 5233,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_6 = 5234,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_7 = 5235,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_8 = 5236,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_9 = 5237,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_10 = 5238,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_11 = 5239,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_12 = 5240,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_13 = 5241,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_14 = 5242,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_15 = 5243,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_16 = 5244,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_17 = 5245,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_18 = 5246,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_19 = 5247,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_20 = 5248,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_21 = 5249,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_22 = 5250,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_23 = 5251,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_24 = 5252,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_25 = 5253,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_26 = 5254,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_27 = 5255,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_28 = 5256,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_29 = 5257,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_30 = 5258,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_31 = 5259,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_32 = 5260,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_33 = 5261,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_34 = 5262,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_35 = 5263,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_36 = 5264,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_37 = 5265,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_38 = 5266,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_39 = 5267,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_40 = 5268,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_41 = 5269,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_42 = 5270,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_43 = 5271,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_44 = 5272,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_45 = 5273,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_46 = 5274,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_47 = 5275,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_48 = 5276,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_49 = 5277,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_50 = 5278,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_51 = 5279,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_52 = 5280,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_53 = 5281,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_54 = 5282,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_55 = 5283,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_56 = 5284,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_57 = 5285,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_58 = 5286,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_59 = 5287,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_60 = 5288,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_61 = 5289,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_62 = 5290,
    J2X_INT_W40_W_40_FLR_W_40_FLR_INT_63 = 5291,
    J2X_INT_WB_ERROR_ECC = 5292,
    J2X_INT_WB_ECC_ECC_1B_ERR_INT = 5293,
    J2X_INT_WB_ECC_ECC_2B_ERR_INT = 5294,
    J2X_INT_LAST = 5295
} j2x_interrupt_type;

#endif
