	(primitive_def PLLE3_ADV 130 135
		(pin CLKFBIN CLKFBIN input)
		(pin CLKIN CLKIN input)
		(pin CLKOUTPHY_EN CLKOUTPHY_EN input)
		(pin DADDR0 DADDR0 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR5 DADDR5 input)
		(pin DADDR6 DADDR6 input)
		(pin DCLK_B DCLK_B input)
		(pin DEN DEN input)
		(pin DI0 DI0 input)
		(pin DI1 DI1 input)
		(pin DI10 DI10 input)
		(pin DI11 DI11 input)
		(pin DI12 DI12 input)
		(pin DI13 DI13 input)
		(pin DI14 DI14 input)
		(pin DI15 DI15 input)
		(pin DI2 DI2 input)
		(pin DI3 DI3 input)
		(pin DI4 DI4 input)
		(pin DI5 DI5 input)
		(pin DI6 DI6 input)
		(pin DI7 DI7 input)
		(pin DI8 DI8 input)
		(pin DI9 DI9 input)
		(pin DWE DWE input)
		(pin PWRDWN PWRDWN input)
		(pin RST RST input)
		(pin SCANCLK_B SCANCLK_B input)
		(pin SCANENB SCANENB input)
		(pin SCANIN SCANIN input)
		(pin SCANMODEB SCANMODEB input)
		(pin TESTIN0 TESTIN0 input)
		(pin TESTIN1 TESTIN1 input)
		(pin TESTIN10 TESTIN10 input)
		(pin TESTIN11 TESTIN11 input)
		(pin TESTIN12 TESTIN12 input)
		(pin TESTIN13 TESTIN13 input)
		(pin TESTIN14 TESTIN14 input)
		(pin TESTIN15 TESTIN15 input)
		(pin TESTIN16 TESTIN16 input)
		(pin TESTIN17 TESTIN17 input)
		(pin TESTIN18 TESTIN18 input)
		(pin TESTIN19 TESTIN19 input)
		(pin TESTIN2 TESTIN2 input)
		(pin TESTIN20 TESTIN20 input)
		(pin TESTIN21 TESTIN21 input)
		(pin TESTIN22 TESTIN22 input)
		(pin TESTIN23 TESTIN23 input)
		(pin TESTIN24 TESTIN24 input)
		(pin TESTIN25 TESTIN25 input)
		(pin TESTIN26 TESTIN26 input)
		(pin TESTIN27 TESTIN27 input)
		(pin TESTIN28 TESTIN28 input)
		(pin TESTIN29 TESTIN29 input)
		(pin TESTIN3 TESTIN3 input)
		(pin TESTIN30 TESTIN30 input)
		(pin TESTIN31 TESTIN31 input)
		(pin TESTIN4 TESTIN4 input)
		(pin TESTIN5 TESTIN5 input)
		(pin TESTIN6 TESTIN6 input)
		(pin TESTIN7 TESTIN7 input)
		(pin TESTIN8 TESTIN8 input)
		(pin TESTIN9 TESTIN9 input)
		(pin CLKFBOUT CLKFBOUT output)
		(pin CLKOUT0 CLKOUT0 output)
		(pin CLKOUT0B CLKOUT0B output)
		(pin CLKOUT1 CLKOUT1 output)
		(pin CLKOUT1B CLKOUT1B output)
		(pin CLKOUTPHY_P CLKOUTPHY_P output)
		(pin DOUT0 DOUT0 output)
		(pin DOUT1 DOUT1 output)
		(pin DOUT10 DOUT10 output)
		(pin DOUT11 DOUT11 output)
		(pin DOUT12 DOUT12 output)
		(pin DOUT13 DOUT13 output)
		(pin DOUT14 DOUT14 output)
		(pin DOUT15 DOUT15 output)
		(pin DOUT2 DOUT2 output)
		(pin DOUT3 DOUT3 output)
		(pin DOUT4 DOUT4 output)
		(pin DOUT5 DOUT5 output)
		(pin DOUT6 DOUT6 output)
		(pin DOUT7 DOUT7 output)
		(pin DOUT8 DOUT8 output)
		(pin DOUT9 DOUT9 output)
		(pin DRDY DRDY output)
		(pin LOCKED LOCKED output)
		(pin SCANOUT SCANOUT output)
		(pin TESTOUT0 TESTOUT0 output)
		(pin TESTOUT1 TESTOUT1 output)
		(pin TESTOUT10 TESTOUT10 output)
		(pin TESTOUT11 TESTOUT11 output)
		(pin TESTOUT12 TESTOUT12 output)
		(pin TESTOUT13 TESTOUT13 output)
		(pin TESTOUT14 TESTOUT14 output)
		(pin TESTOUT15 TESTOUT15 output)
		(pin TESTOUT16 TESTOUT16 output)
		(pin TESTOUT17 TESTOUT17 output)
		(pin TESTOUT18 TESTOUT18 output)
		(pin TESTOUT19 TESTOUT19 output)
		(pin TESTOUT2 TESTOUT2 output)
		(pin TESTOUT20 TESTOUT20 output)
		(pin TESTOUT21 TESTOUT21 output)
		(pin TESTOUT22 TESTOUT22 output)
		(pin TESTOUT23 TESTOUT23 output)
		(pin TESTOUT24 TESTOUT24 output)
		(pin TESTOUT25 TESTOUT25 output)
		(pin TESTOUT26 TESTOUT26 output)
		(pin TESTOUT27 TESTOUT27 output)
		(pin TESTOUT28 TESTOUT28 output)
		(pin TESTOUT29 TESTOUT29 output)
		(pin TESTOUT3 TESTOUT3 output)
		(pin TESTOUT30 TESTOUT30 output)
		(pin TESTOUT31 TESTOUT31 output)
		(pin TESTOUT32 TESTOUT32 output)
		(pin TESTOUT33 TESTOUT33 output)
		(pin TESTOUT34 TESTOUT34 output)
		(pin TESTOUT35 TESTOUT35 output)
		(pin TESTOUT36 TESTOUT36 output)
		(pin TESTOUT4 TESTOUT4 output)
		(pin TESTOUT5 TESTOUT5 output)
		(pin TESTOUT6 TESTOUT6 output)
		(pin TESTOUT7 TESTOUT7 output)
		(pin TESTOUT8 TESTOUT8 output)
		(pin TESTOUT9 TESTOUT9 output)
		(pin TMUXOUT TMUXOUT output)
		(element CLKFBIN 1
			(pin CLKFBIN output)
			(conn CLKFBIN CLKFBIN ==> CLKFBININV CLKFBIN_PREINV)
		)
		(element CLKIN 1
			(pin CLKIN output)
			(conn CLKIN CLKIN ==> CLKININV CLKIN_PREINV)
		)
		(element CLKOUTPHY_EN 1
			(pin CLKOUTPHY_EN output)
			(conn CLKOUTPHY_EN CLKOUTPHY_EN ==> PLLE3_ADV CLKOUTPHYEN)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> PLLE3_ADV DADDR0)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> PLLE3_ADV DADDR1)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> PLLE3_ADV DADDR2)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> PLLE3_ADV DADDR3)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> PLLE3_ADV DADDR4)
		)
		(element DADDR5 1
			(pin DADDR5 output)
			(conn DADDR5 DADDR5 ==> PLLE3_ADV DADDR5)
		)
		(element DADDR6 1
			(pin DADDR6 output)
			(conn DADDR6 DADDR6 ==> PLLE3_ADV DADDR6)
		)
		(element DCLK_B 1
			(pin DCLK_B output)
			(conn DCLK_B DCLK_B ==> PLLE3_ADV DCLK)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> PLLE3_ADV DEN)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> PLLE3_ADV DI0)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> PLLE3_ADV DI1)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> PLLE3_ADV DI10)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> PLLE3_ADV DI11)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> PLLE3_ADV DI12)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> PLLE3_ADV DI13)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> PLLE3_ADV DI14)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> PLLE3_ADV DI15)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> PLLE3_ADV DI2)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> PLLE3_ADV DI3)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> PLLE3_ADV DI4)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> PLLE3_ADV DI5)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> PLLE3_ADV DI6)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> PLLE3_ADV DI7)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> PLLE3_ADV DI8)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> PLLE3_ADV DI9)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> PLLE3_ADV DWE)
		)
		(element PWRDWN 1
			(pin PWRDWN output)
			(conn PWRDWN PWRDWN ==> PWRDWNINV PWRDWN_PREINV)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_PREINV)
		)
		(element SCANCLK_B 1
			(pin SCANCLK_B output)
		)
		(element SCANENB 1
			(pin SCANENB output)
		)
		(element SCANIN 1
			(pin SCANIN output)
		)
		(element SCANMODEB 1
			(pin SCANMODEB output)
		)
		(element TESTIN0 1
			(pin TESTIN0 output)
		)
		(element TESTIN1 1
			(pin TESTIN1 output)
		)
		(element TESTIN10 1
			(pin TESTIN10 output)
		)
		(element TESTIN11 1
			(pin TESTIN11 output)
		)
		(element TESTIN12 1
			(pin TESTIN12 output)
		)
		(element TESTIN13 1
			(pin TESTIN13 output)
		)
		(element TESTIN14 1
			(pin TESTIN14 output)
		)
		(element TESTIN15 1
			(pin TESTIN15 output)
		)
		(element TESTIN16 1
			(pin TESTIN16 output)
		)
		(element TESTIN17 1
			(pin TESTIN17 output)
		)
		(element TESTIN18 1
			(pin TESTIN18 output)
		)
		(element TESTIN19 1
			(pin TESTIN19 output)
		)
		(element TESTIN2 1
			(pin TESTIN2 output)
		)
		(element TESTIN20 1
			(pin TESTIN20 output)
		)
		(element TESTIN21 1
			(pin TESTIN21 output)
		)
		(element TESTIN22 1
			(pin TESTIN22 output)
		)
		(element TESTIN23 1
			(pin TESTIN23 output)
		)
		(element TESTIN24 1
			(pin TESTIN24 output)
		)
		(element TESTIN25 1
			(pin TESTIN25 output)
		)
		(element TESTIN26 1
			(pin TESTIN26 output)
		)
		(element TESTIN27 1
			(pin TESTIN27 output)
		)
		(element TESTIN28 1
			(pin TESTIN28 output)
		)
		(element TESTIN29 1
			(pin TESTIN29 output)
		)
		(element TESTIN3 1
			(pin TESTIN3 output)
		)
		(element TESTIN30 1
			(pin TESTIN30 output)
		)
		(element TESTIN31 1
			(pin TESTIN31 output)
		)
		(element TESTIN4 1
			(pin TESTIN4 output)
		)
		(element TESTIN5 1
			(pin TESTIN5 output)
		)
		(element TESTIN6 1
			(pin TESTIN6 output)
		)
		(element TESTIN7 1
			(pin TESTIN7 output)
		)
		(element TESTIN8 1
			(pin TESTIN8 output)
		)
		(element TESTIN9 1
			(pin TESTIN9 output)
		)
		(element CLKFBOUT 1
			(pin CLKFBOUT input)
			(conn CLKFBOUT CLKFBOUT <== PLLE3_ADV CLKFBOUT)
		)
		(element CLKOUT0 1
			(pin CLKOUT0 input)
			(conn CLKOUT0 CLKOUT0 <== PLLE3_ADV CLKOUT0)
		)
		(element CLKOUT0B 1
			(pin CLKOUT0B input)
			(conn CLKOUT0B CLKOUT0B <== PLLE3_ADV CLKOUT0B)
		)
		(element CLKOUT1 1
			(pin CLKOUT1 input)
			(conn CLKOUT1 CLKOUT1 <== PLLE3_ADV CLKOUT1)
		)
		(element CLKOUT1B 1
			(pin CLKOUT1B input)
			(conn CLKOUT1B CLKOUT1B <== PLLE3_ADV CLKOUT1B)
		)
		(element CLKOUTPHY_P 1
			(pin CLKOUTPHY_P input)
			(conn CLKOUTPHY_P CLKOUTPHY_P <== PLLE3_ADV CLKOUTPHY)
		)
		(element DOUT0 1
			(pin DOUT0 input)
			(conn DOUT0 DOUT0 <== PLLE3_ADV DO0)
		)
		(element DOUT1 1
			(pin DOUT1 input)
			(conn DOUT1 DOUT1 <== PLLE3_ADV DO1)
		)
		(element DOUT10 1
			(pin DOUT10 input)
			(conn DOUT10 DOUT10 <== PLLE3_ADV DO10)
		)
		(element DOUT11 1
			(pin DOUT11 input)
			(conn DOUT11 DOUT11 <== PLLE3_ADV DO11)
		)
		(element DOUT12 1
			(pin DOUT12 input)
			(conn DOUT12 DOUT12 <== PLLE3_ADV DO12)
		)
		(element DOUT13 1
			(pin DOUT13 input)
			(conn DOUT13 DOUT13 <== PLLE3_ADV DO13)
		)
		(element DOUT14 1
			(pin DOUT14 input)
			(conn DOUT14 DOUT14 <== PLLE3_ADV DO14)
		)
		(element DOUT15 1
			(pin DOUT15 input)
			(conn DOUT15 DOUT15 <== PLLE3_ADV DO15)
		)
		(element DOUT2 1
			(pin DOUT2 input)
			(conn DOUT2 DOUT2 <== PLLE3_ADV DO2)
		)
		(element DOUT3 1
			(pin DOUT3 input)
			(conn DOUT3 DOUT3 <== PLLE3_ADV DO3)
		)
		(element DOUT4 1
			(pin DOUT4 input)
			(conn DOUT4 DOUT4 <== PLLE3_ADV DO4)
		)
		(element DOUT5 1
			(pin DOUT5 input)
			(conn DOUT5 DOUT5 <== PLLE3_ADV DO5)
		)
		(element DOUT6 1
			(pin DOUT6 input)
			(conn DOUT6 DOUT6 <== PLLE3_ADV DO6)
		)
		(element DOUT7 1
			(pin DOUT7 input)
			(conn DOUT7 DOUT7 <== PLLE3_ADV DO7)
		)
		(element DOUT8 1
			(pin DOUT8 input)
			(conn DOUT8 DOUT8 <== PLLE3_ADV DO8)
		)
		(element DOUT9 1
			(pin DOUT9 input)
			(conn DOUT9 DOUT9 <== PLLE3_ADV DO9)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== PLLE3_ADV DRDY)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== PLLE3_ADV LOCKED)
		)
		(element SCANOUT 1
			(pin SCANOUT input)
		)
		(element TESTOUT0 1
			(pin TESTOUT0 input)
		)
		(element TESTOUT1 1
			(pin TESTOUT1 input)
		)
		(element TESTOUT10 1
			(pin TESTOUT10 input)
		)
		(element TESTOUT11 1
			(pin TESTOUT11 input)
		)
		(element TESTOUT12 1
			(pin TESTOUT12 input)
		)
		(element TESTOUT13 1
			(pin TESTOUT13 input)
		)
		(element TESTOUT14 1
			(pin TESTOUT14 input)
		)
		(element TESTOUT15 1
			(pin TESTOUT15 input)
		)
		(element TESTOUT16 1
			(pin TESTOUT16 input)
		)
		(element TESTOUT17 1
			(pin TESTOUT17 input)
		)
		(element TESTOUT18 1
			(pin TESTOUT18 input)
		)
		(element TESTOUT19 1
			(pin TESTOUT19 input)
		)
		(element TESTOUT2 1
			(pin TESTOUT2 input)
		)
		(element TESTOUT20 1
			(pin TESTOUT20 input)
		)
		(element TESTOUT21 1
			(pin TESTOUT21 input)
		)
		(element TESTOUT22 1
			(pin TESTOUT22 input)
		)
		(element TESTOUT23 1
			(pin TESTOUT23 input)
		)
		(element TESTOUT24 1
			(pin TESTOUT24 input)
		)
		(element TESTOUT25 1
			(pin TESTOUT25 input)
		)
		(element TESTOUT26 1
			(pin TESTOUT26 input)
		)
		(element TESTOUT27 1
			(pin TESTOUT27 input)
		)
		(element TESTOUT28 1
			(pin TESTOUT28 input)
		)
		(element TESTOUT29 1
			(pin TESTOUT29 input)
		)
		(element TESTOUT3 1
			(pin TESTOUT3 input)
		)
		(element TESTOUT30 1
			(pin TESTOUT30 input)
		)
		(element TESTOUT31 1
			(pin TESTOUT31 input)
		)
		(element TESTOUT32 1
			(pin TESTOUT32 input)
		)
		(element TESTOUT33 1
			(pin TESTOUT33 input)
		)
		(element TESTOUT34 1
			(pin TESTOUT34 input)
		)
		(element TESTOUT35 1
			(pin TESTOUT35 input)
		)
		(element TESTOUT36 1
			(pin TESTOUT36 input)
		)
		(element TESTOUT4 1
			(pin TESTOUT4 input)
		)
		(element TESTOUT5 1
			(pin TESTOUT5 input)
		)
		(element TESTOUT6 1
			(pin TESTOUT6 input)
		)
		(element TESTOUT7 1
			(pin TESTOUT7 input)
		)
		(element TESTOUT8 1
			(pin TESTOUT8 input)
		)
		(element TESTOUT9 1
			(pin TESTOUT9 input)
		)
		(element TMUXOUT 1
			(pin TMUXOUT input)
		)
		(element CLKFBININV 2
			(pin CLKFBIN output)
			(pin CLKFBIN_PREINV input)
			(cfg CLKFBIN_PREINV)
			(conn CLKFBININV CLKFBIN ==> PLLE3_ADV CLKFBIN)
			(conn CLKFBININV CLKFBIN_PREINV <== CLKFBIN CLKFBIN)
		)
		(element CLKININV 2
			(pin CLKIN output)
			(pin CLKIN_PREINV input)
			(cfg CLKIN_PREINV)
			(conn CLKININV CLKIN ==> PLLE3_ADV CLKIN)
			(conn CLKININV CLKIN_PREINV <== CLKIN CLKIN)
		)
		(element PWRDWNINV 2
			(pin PWRDWN output)
			(pin PWRDWN_PREINV input)
			(cfg PWRDWN_PREINV)
			(conn PWRDWNINV PWRDWN ==> PLLE3_ADV PWRDWN)
			(conn PWRDWNINV PWRDWN_PREINV <== PWRDWN PWRDWN)
		)
		(element RSTINV 2
			(pin RST output)
			(pin RST_PREINV input)
			(cfg RST_PREINV)
			(conn RSTINV RST ==> PLLE3_ADV RST)
			(conn RSTINV RST_PREINV <== RST RST)
		)
		(element PLLE3_ADV 55 # BEL
			(pin CLKFBIN input)
			(pin CLKIN input)
			(pin CLKOUTPHYEN input)
			(pin DADDR0 input)
			(pin DADDR1 input)
			(pin DADDR2 input)
			(pin DADDR3 input)
			(pin DADDR4 input)
			(pin DADDR5 input)
			(pin DADDR6 input)
			(pin DCLK input)
			(pin DEN input)
			(pin DI0 input)
			(pin DI1 input)
			(pin DI10 input)
			(pin DI11 input)
			(pin DI12 input)
			(pin DI13 input)
			(pin DI14 input)
			(pin DI15 input)
			(pin DI2 input)
			(pin DI3 input)
			(pin DI4 input)
			(pin DI5 input)
			(pin DI6 input)
			(pin DI7 input)
			(pin DI8 input)
			(pin DI9 input)
			(pin DWE input)
			(pin PWRDWN input)
			(pin RST input)
			(pin CLKFBOUT output)
			(pin CLKOUT0 output)
			(pin CLKOUT0B output)
			(pin CLKOUT1 output)
			(pin CLKOUT1B output)
			(pin CLKOUTPHY output)
			(pin DO0 output)
			(pin DO1 output)
			(pin DO10 output)
			(pin DO11 output)
			(pin DO12 output)
			(pin DO13 output)
			(pin DO14 output)
			(pin DO15 output)
			(pin DO2 output)
			(pin DO3 output)
			(pin DO4 output)
			(pin DO5 output)
			(pin DO6 output)
			(pin DO7 output)
			(pin DO8 output)
			(pin DO9 output)
			(pin DRDY output)
			(pin LOCKED output)
			(conn PLLE3_ADV CLKFBIN <== CLKFBININV CLKFBIN)
			(conn PLLE3_ADV CLKFBOUT ==> CLKFBOUT CLKFBOUT)
			(conn PLLE3_ADV CLKIN <== CLKININV CLKIN)
			(conn PLLE3_ADV CLKOUT0 ==> CLKOUT0 CLKOUT0)
			(conn PLLE3_ADV CLKOUT0B ==> CLKOUT0B CLKOUT0B)
			(conn PLLE3_ADV CLKOUT1 ==> CLKOUT1 CLKOUT1)
			(conn PLLE3_ADV CLKOUT1B ==> CLKOUT1B CLKOUT1B)
			(conn PLLE3_ADV CLKOUTPHY ==> CLKOUTPHY_P CLKOUTPHY_P)
			(conn PLLE3_ADV CLKOUTPHYEN <== CLKOUTPHY_EN CLKOUTPHY_EN)
			(conn PLLE3_ADV DADDR0 <== DADDR0 DADDR0)
			(conn PLLE3_ADV DADDR1 <== DADDR1 DADDR1)
			(conn PLLE3_ADV DADDR2 <== DADDR2 DADDR2)
			(conn PLLE3_ADV DADDR3 <== DADDR3 DADDR3)
			(conn PLLE3_ADV DADDR4 <== DADDR4 DADDR4)
			(conn PLLE3_ADV DADDR5 <== DADDR5 DADDR5)
			(conn PLLE3_ADV DADDR6 <== DADDR6 DADDR6)
			(conn PLLE3_ADV DCLK <== DCLK_B DCLK_B)
			(conn PLLE3_ADV DEN <== DEN DEN)
			(conn PLLE3_ADV DI0 <== DI0 DI0)
			(conn PLLE3_ADV DI1 <== DI1 DI1)
			(conn PLLE3_ADV DI10 <== DI10 DI10)
			(conn PLLE3_ADV DI11 <== DI11 DI11)
			(conn PLLE3_ADV DI12 <== DI12 DI12)
			(conn PLLE3_ADV DI13 <== DI13 DI13)
			(conn PLLE3_ADV DI14 <== DI14 DI14)
			(conn PLLE3_ADV DI15 <== DI15 DI15)
			(conn PLLE3_ADV DI2 <== DI2 DI2)
			(conn PLLE3_ADV DI3 <== DI3 DI3)
			(conn PLLE3_ADV DI4 <== DI4 DI4)
			(conn PLLE3_ADV DI5 <== DI5 DI5)
			(conn PLLE3_ADV DI6 <== DI6 DI6)
			(conn PLLE3_ADV DI7 <== DI7 DI7)
			(conn PLLE3_ADV DI8 <== DI8 DI8)
			(conn PLLE3_ADV DI9 <== DI9 DI9)
			(conn PLLE3_ADV DO0 ==> DOUT0 DOUT0)
			(conn PLLE3_ADV DO1 ==> DOUT1 DOUT1)
			(conn PLLE3_ADV DO10 ==> DOUT10 DOUT10)
			(conn PLLE3_ADV DO11 ==> DOUT11 DOUT11)
			(conn PLLE3_ADV DO12 ==> DOUT12 DOUT12)
			(conn PLLE3_ADV DO13 ==> DOUT13 DOUT13)
			(conn PLLE3_ADV DO14 ==> DOUT14 DOUT14)
			(conn PLLE3_ADV DO15 ==> DOUT15 DOUT15)
			(conn PLLE3_ADV DO2 ==> DOUT2 DOUT2)
			(conn PLLE3_ADV DO3 ==> DOUT3 DOUT3)
			(conn PLLE3_ADV DO4 ==> DOUT4 DOUT4)
			(conn PLLE3_ADV DO5 ==> DOUT5 DOUT5)
			(conn PLLE3_ADV DO6 ==> DOUT6 DOUT6)
			(conn PLLE3_ADV DO7 ==> DOUT7 DOUT7)
			(conn PLLE3_ADV DO8 ==> DOUT8 DOUT8)
			(conn PLLE3_ADV DO9 ==> DOUT9 DOUT9)
			(conn PLLE3_ADV DRDY ==> DRDY DRDY)
			(conn PLLE3_ADV DWE <== DWE DWE)
			(conn PLLE3_ADV LOCKED ==> LOCKED LOCKED)
			(conn PLLE3_ADV PWRDWN <== PWRDWNINV PWRDWN)
			(conn PLLE3_ADV RST <== RSTINV RST)
		)
	)