[INF:CM0023] Creating log file ../../build/tests/ParamNoSubst/slpp_all/surelog.log.

[INF:CM0024] Executing with 1 threads.

Running: cd ../../build/tests/ParamNoSubst/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
Running: cd ../../build/tests/ParamNoSubst/slpp_all/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<181> s<180> l<1:1>
n<aes_pkg> u<1> t<StringConst> p<51> s<27> l<1:9> el<1:16>
n<> u<2> t<Struct_keyword> p<3> l<2:9> el<2:15>
n<> u<3> t<Struct_union> p<22> c<2> s<4> l<2:9> el<2:15>
n<> u<4> t<Packed_keyword> p<22> s<21> l<2:16> el<2:22>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<3:3> el<3:8>
n<31> u<6> t<IntConst> p<7> l<3:9> el<3:11>
n<> u<7> t<Primary_literal> p<8> c<6> l<3:9> el<3:11>
n<> u<8> t<Constant_primary> p<9> c<7> l<3:9> el<3:11>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<3:9> el<3:11>
n<0> u<10> t<IntConst> p<11> l<3:12> el<3:13>
n<> u<11> t<Primary_literal> p<12> c<10> l<3:12> el<3:13>
n<> u<12> t<Constant_primary> p<13> c<11> l<3:12> el<3:13>
n<> u<13> t<Constant_expression> p<14> c<12> l<3:12> el<3:13>
n<> u<14> t<Constant_range> p<15> c<9> l<3:9> el<3:13>
n<> u<15> t<Packed_dimension> p<16> c<14> l<3:8> el<3:14>
n<> u<16> t<Data_type> p<17> c<5> l<3:3> el<3:14>
n<> u<17> t<Data_type_or_void> p<21> c<16> s<20> l<3:3> el<3:14>
n<manual_operation> u<18> t<StringConst> p<19> l<3:15> el<3:31>
n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<3:15> el<3:31>
n<> u<20> t<List_of_variable_decl_assignments> p<21> c<19> l<3:15> el<3:31>
n<> u<21> t<Struct_union_member> p<22> c<17> l<3:3> el<3:32>
n<> u<22> t<Data_type> p<24> c<3> s<23> l<2:9> el<4:2>
n<ctrl_reg_t> u<23> t<StringConst> p<24> l<4:3> el<4:13>
n<> u<24> t<Type_declaration> p<25> c<22> l<2:1> el<4:14>
n<> u<25> t<Data_declaration> p<26> c<24> l<2:1> el<4:14>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:1> el<4:14>
n<> u<27> t<Package_item> p<51> c<26> s<49> l<2:1> el<4:14>
n<ctrl_reg_t> u<28> t<StringConst> p<29> l<6:11> el<6:21>
n<> u<29> t<Data_type> p<30> c<28> l<6:11> el<6:21>
n<> u<30> t<Data_type_or_implicit> p<47> c<29> s<46> l<6:11> el<6:21>
n<CTRL_RESET> u<31> t<StringConst> p<45> s<44> l<6:22> el<6:32>
n<manual_operation> u<32> t<StringConst> p<33> l<7:3> el<7:19>
n<> u<33> t<Structure_pattern_key> p<38> c<32> s<37> l<7:3> el<7:19>
n<> u<34> t<Number_Tick0> p<35> l<7:21> el<7:23>
n<> u<35> t<Primary_literal> p<36> c<34> l<7:21> el<7:23>
n<> u<36> t<Primary> p<37> c<35> l<7:21> el<7:23>
n<> u<37> t<Expression> p<38> c<36> l<7:21> el<7:23>
n<> u<38> t<Assignment_pattern> p<39> c<33> l<6:35> el<8:2>
n<> u<39> t<Assignment_pattern_expression> p<40> c<38> l<6:35> el<8:2>
n<> u<40> t<Constant_assignment_pattern_expression> p<41> c<39> l<6:35> el<8:2>
n<> u<41> t<Constant_primary> p<42> c<40> l<6:35> el<8:2>
n<> u<42> t<Constant_expression> p<43> c<41> l<6:35> el<8:2>
n<> u<43> t<Constant_mintypmax_expression> p<44> c<42> l<6:35> el<8:2>
n<> u<44> t<Constant_param_expression> p<45> c<43> l<6:35> el<8:2>
n<> u<45> t<Param_assignment> p<46> c<31> l<6:22> el<8:2>
n<> u<46> t<List_of_param_assignments> p<47> c<45> l<6:22> el<8:2>
n<> u<47> t<Parameter_declaration> p<48> c<30> l<6:1> el<8:2>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<6:1> el<8:3>
n<> u<49> t<Package_item> p<51> c<48> s<50> l<6:1> el<8:3>
n<> u<50> t<Endpackage> p<51> l<9:1> el<9:11>
n<> u<51> t<Package_declaration> p<52> c<1> l<1:1> el<9:11>
n<> u<52> t<Description> p<180> c<51> s<84> l<1:1> el<9:11>
n<> u<53> t<Module_keyword> p<82> s<54> l<11:1> el<11:7>
n<prim_subreg> u<54> t<StringConst> p<82> s<79> l<11:8> el<11:19>
n<> u<55> t<IntVec_TypeLogic> p<66> s<65> l<12:13> el<12:18>
n<31> u<56> t<IntConst> p<57> l<12:20> el<12:22>
n<> u<57> t<Primary_literal> p<58> c<56> l<12:20> el<12:22>
n<> u<58> t<Constant_primary> p<59> c<57> l<12:20> el<12:22>
n<> u<59> t<Constant_expression> p<64> c<58> s<63> l<12:20> el<12:22>
n<0> u<60> t<IntConst> p<61> l<12:23> el<12:24>
n<> u<61> t<Primary_literal> p<62> c<60> l<12:23> el<12:24>
n<> u<62> t<Constant_primary> p<63> c<61> l<12:23> el<12:24>
n<> u<63> t<Constant_expression> p<64> c<62> l<12:23> el<12:24>
n<> u<64> t<Constant_range> p<65> c<59> l<12:20> el<12:24>
n<> u<65> t<Packed_dimension> p<66> c<64> l<12:19> el<12:25>
n<> u<66> t<Data_type> p<67> c<55> l<12:13> el<12:25>
n<> u<67> t<Data_type_or_implicit> p<77> c<66> s<76> l<12:13> el<12:25>
n<RESVAL> u<68> t<StringConst> p<75> s<74> l<12:26> el<12:32>
n<> u<69> t<Number_Tick0> p<70> l<12:35> el<12:37>
n<> u<70> t<Primary_literal> p<71> c<69> l<12:35> el<12:37>
n<> u<71> t<Constant_primary> p<72> c<70> l<12:35> el<12:37>
n<> u<72> t<Constant_expression> p<73> c<71> l<12:35> el<12:37>
n<> u<73> t<Constant_mintypmax_expression> p<74> c<72> l<12:35> el<12:37>
n<> u<74> t<Constant_param_expression> p<75> c<73> l<12:35> el<12:37>
n<> u<75> t<Param_assignment> p<76> c<68> l<12:26> el<12:37>
n<> u<76> t<List_of_param_assignments> p<77> c<75> l<12:26> el<12:37>
n<> u<77> t<Parameter_declaration> p<78> c<67> l<12:3> el<12:37>
n<> u<78> t<Parameter_port_declaration> p<79> c<77> l<12:3> el<12:37>
n<> u<79> t<Parameter_port_list> p<82> c<78> s<81> l<11:20> el<13:2>
n<> u<80> t<Port> p<81> l<13:4> el<13:4>
n<> u<81> t<List_of_ports> p<82> c<80> l<13:3> el<13:5>
n<> u<82> t<Module_nonansi_header> p<83> c<53> l<11:1> el<13:6>
n<> u<83> t<Module_declaration> p<84> c<82> l<11:1> el<14:10>
n<> u<84> t<Description> p<180> c<83> s<136> l<11:1> el<14:10>
n<> u<85> t<Module_keyword> p<114> s<86> l<16:1> el<16:7>
n<prim_subreg_shadow> u<86> t<StringConst> p<114> s<111> l<16:8> el<16:26>
n<> u<87> t<IntVec_TypeLogic> p<98> s<97> l<17:13> el<17:18>
n<31> u<88> t<IntConst> p<89> l<17:20> el<17:22>
n<> u<89> t<Primary_literal> p<90> c<88> l<17:20> el<17:22>
n<> u<90> t<Constant_primary> p<91> c<89> l<17:20> el<17:22>
n<> u<91> t<Constant_expression> p<96> c<90> s<95> l<17:20> el<17:22>
n<0> u<92> t<IntConst> p<93> l<17:23> el<17:24>
n<> u<93> t<Primary_literal> p<94> c<92> l<17:23> el<17:24>
n<> u<94> t<Constant_primary> p<95> c<93> l<17:23> el<17:24>
n<> u<95> t<Constant_expression> p<96> c<94> l<17:23> el<17:24>
n<> u<96> t<Constant_range> p<97> c<91> l<17:20> el<17:24>
n<> u<97> t<Packed_dimension> p<98> c<96> l<17:19> el<17:25>
n<> u<98> t<Data_type> p<99> c<87> l<17:13> el<17:25>
n<> u<99> t<Data_type_or_implicit> p<109> c<98> s<108> l<17:13> el<17:25>
n<RESVAL> u<100> t<StringConst> p<107> s<106> l<17:26> el<17:32>
n<> u<101> t<Number_Tick0> p<102> l<17:35> el<17:37>
n<> u<102> t<Primary_literal> p<103> c<101> l<17:35> el<17:37>
n<> u<103> t<Constant_primary> p<104> c<102> l<17:35> el<17:37>
n<> u<104> t<Constant_expression> p<105> c<103> l<17:35> el<17:37>
n<> u<105> t<Constant_mintypmax_expression> p<106> c<104> l<17:35> el<17:37>
n<> u<106> t<Constant_param_expression> p<107> c<105> l<17:35> el<17:37>
n<> u<107> t<Param_assignment> p<108> c<100> l<17:26> el<17:37>
n<> u<108> t<List_of_param_assignments> p<109> c<107> l<17:26> el<17:37>
n<> u<109> t<Parameter_declaration> p<110> c<99> l<17:3> el<17:37>
n<> u<110> t<Parameter_port_declaration> p<111> c<109> l<17:3> el<17:37>
n<> u<111> t<Parameter_port_list> p<114> c<110> s<113> l<16:27> el<18:2>
n<> u<112> t<Port> p<113> l<18:4> el<18:4>
n<> u<113> t<List_of_ports> p<114> c<112> l<18:3> el<18:5>
n<> u<114> t<Module_nonansi_header> p<135> c<85> s<134> l<16:1> el<18:6>
n<prim_subreg> u<115> t<StringConst> p<131> s<125> l<19:3> el<19:14>
n<RESVAL> u<116> t<StringConst> p<123> s<122> l<19:18> el<19:24>
n<RESVAL> u<117> t<StringConst> p<118> l<19:25> el<19:31>
n<> u<118> t<Primary_literal> p<119> c<117> l<19:25> el<19:31>
n<> u<119> t<Primary> p<120> c<118> l<19:25> el<19:31>
n<> u<120> t<Expression> p<121> c<119> l<19:25> el<19:31>
n<> u<121> t<Mintypmax_expression> p<122> c<120> l<19:25> el<19:31>
n<> u<122> t<Param_expression> p<123> c<121> l<19:25> el<19:31>
n<> u<123> t<Named_parameter_assignment> p<124> c<116> l<19:17> el<19:32>
n<> u<124> t<List_of_parameter_assignments> p<125> c<123> l<19:17> el<19:32>
n<> u<125> t<Parameter_value_assignment> p<131> c<124> s<130> l<19:15> el<19:33>
n<committed_reg> u<126> t<StringConst> p<127> l<19:34> el<19:47>
n<> u<127> t<Name_of_instance> p<130> c<126> s<129> l<19:34> el<19:47>
n<> u<128> t<Ordered_port_connection> p<129> l<19:48> el<19:48>
n<> u<129> t<List_of_port_connections> p<130> c<128> l<19:48> el<19:48>
n<> u<130> t<Hierarchical_instance> p<131> c<127> l<19:34> el<19:49>
n<> u<131> t<Module_instantiation> p<132> c<115> l<19:3> el<19:50>
n<> u<132> t<Module_or_generate_item> p<133> c<131> l<19:3> el<19:50>
n<> u<133> t<Non_port_module_item> p<134> c<132> l<19:3> el<19:50>
n<> u<134> t<Module_item> p<135> c<133> l<19:3> el<19:50>
n<> u<135> t<Module_declaration> p<136> c<114> l<16:1> el<20:10>
n<> u<136> t<Description> p<180> c<135> s<179> l<16:1> el<20:10>
n<> u<137> t<Module_keyword> p<139> s<138> l<22:1> el<22:7>
n<aes_core> u<138> t<StringConst> p<139> l<22:8> el<22:16>
n<> u<139> t<Module_ansi_header> p<178> c<137> s<148> l<22:1> el<22:17>
n<aes_pkg> u<140> t<StringConst> p<141> l<23:10> el<23:17>
n<> u<141> t<Package_import_item> p<142> c<140> l<23:10> el<23:20>
n<> u<142> t<Package_import_declaration> p<143> c<141> l<23:3> el<23:21>
n<> u<143> t<Data_declaration> p<144> c<142> l<23:3> el<23:21>
n<> u<144> t<Package_or_generate_item_declaration> p<145> c<143> l<23:3> el<23:21>
n<> u<145> t<Module_or_generate_item_declaration> p<146> c<144> l<23:3> el<23:21>
n<> u<146> t<Module_common_item> p<147> c<145> l<23:3> el<23:21>
n<> u<147> t<Module_or_generate_item> p<148> c<146> l<23:3> el<23:21>
n<> u<148> t<Non_port_module_item> p<178> c<147> s<158> l<23:3> el<23:21>
n<ctrl_reg_t> u<149> t<StringConst> p<153> s<152> l<24:3> el<24:13>
n<ctrl_q> u<150> t<StringConst> p<151> l<24:14> el<24:20>
n<> u<151> t<Net_decl_assignment> p<152> c<150> l<24:14> el<24:20>
n<> u<152> t<List_of_net_decl_assignments> p<153> c<151> l<24:14> el<24:20>
n<> u<153> t<Net_declaration> p<154> c<149> l<24:3> el<24:21>
n<> u<154> t<Package_or_generate_item_declaration> p<155> c<153> l<24:3> el<24:21>
n<> u<155> t<Module_or_generate_item_declaration> p<156> c<154> l<24:3> el<24:21>
n<> u<156> t<Module_common_item> p<157> c<155> l<24:3> el<24:21>
n<> u<157> t<Module_or_generate_item> p<158> c<156> l<24:3> el<24:21>
n<> u<158> t<Non_port_module_item> p<178> c<157> s<177> l<24:3> el<24:21>
n<prim_subreg_shadow> u<159> t<StringConst> p<175> s<169> l<25:3> el<25:21>
n<RESVAL> u<160> t<StringConst> p<167> s<166> l<25:25> el<25:31>
n<CTRL_RESET> u<161> t<StringConst> p<162> l<25:32> el<25:42>
n<> u<162> t<Primary_literal> p<163> c<161> l<25:32> el<25:42>
n<> u<163> t<Primary> p<164> c<162> l<25:32> el<25:42>
n<> u<164> t<Expression> p<165> c<163> l<25:32> el<25:42>
n<> u<165> t<Mintypmax_expression> p<166> c<164> l<25:32> el<25:42>
n<> u<166> t<Param_expression> p<167> c<165> l<25:32> el<25:42>
n<> u<167> t<Named_parameter_assignment> p<168> c<160> l<25:24> el<25:43>
n<> u<168> t<List_of_parameter_assignments> p<169> c<167> l<25:24> el<25:43>
n<> u<169> t<Parameter_value_assignment> p<175> c<168> s<174> l<25:22> el<25:44>
n<ctrl_shadowed_reg> u<170> t<StringConst> p<171> l<25:45> el<25:62>
n<> u<171> t<Name_of_instance> p<174> c<170> s<173> l<25:45> el<25:62>
n<> u<172> t<Ordered_port_connection> p<173> l<25:63> el<25:63>
n<> u<173> t<List_of_port_connections> p<174> c<172> l<25:63> el<25:63>
n<> u<174> t<Hierarchical_instance> p<175> c<171> l<25:45> el<25:64>
n<> u<175> t<Module_instantiation> p<176> c<159> l<25:3> el<25:65>
n<> u<176> t<Module_or_generate_item> p<177> c<175> l<25:3> el<25:65>
n<> u<177> t<Non_port_module_item> p<178> c<176> l<25:3> el<25:65>
n<> u<178> t<Module_declaration> p<179> c<139> l<22:1> el<26:10>
n<> u<179> t<Description> p<180> c<178> l<22:1> el<26:10>
n<> u<180> t<Source_text> p<181> c<52> l<1:1> el<26:10>
n<> u<181> t<Top_level_rule> l<1:1> el<27:1>
[WRN:PA0205] dut.sv:1: No timescale set for "aes_pkg".

[WRN:PA0205] dut.sv:11: No timescale set for "prim_subreg".

[WRN:PA0205] dut.sv:16: No timescale set for "prim_subreg_shadow".

[WRN:PA0205] dut.sv:22: No timescale set for "aes_core".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "aes_pkg".

[INF:CP0303] dut.sv:22: Compile module "work@aes_core".

[INF:CP0303] dut.sv:11: Compile module "work@prim_subreg".

[INF:CP0303] dut.sv:16: Compile module "work@prim_subreg_shadow".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:22: Top level module "work@aes_core".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/ParamNoSubst/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/ParamNoSubst/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/ParamNoSubst/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@aes_core), id:74
|vpiName:work@aes_core
|vpiElaborated:1
|uhdmallPackages:
\_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
  |vpiDefName:aes_pkg
  |vpiName:aes_pkg
  |vpiFullName:aes_pkg::
  |vpiTypedef:
  \_struct_typespec: (aes_pkg::ctrl_reg_t), id:1, line:2:9, endln:2:15, parent:aes_pkg::CTRL_RESET, parID:11
    |vpiPacked:1
    |vpiName:aes_pkg::ctrl_reg_t
    |vpiTypespecMember:
    \_typespec_member: (manual_operation), id:6, line:3:15, endln:3:31
      |vpiName:manual_operation
      |vpiTypespec:
      \_logic_typespec: , id:5, line:3:3, endln:3:8
        |vpiRange:
        \_range: , id:2, line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t, parID:1
          |vpiLeftRange:
          \_constant: , id:3, line:3:9, endln:3:11, parID:2
            |vpiConstType:9
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
          |vpiRightRange:
          \_constant: , id:4, line:3:12, endln:3:13, parID:2
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
        |vpiInstance:
        \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
    |vpiInstance:
    \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
  |vpiParamAssign:
  \_param_assign: , id:12, line:6:22, endln:8:2, parent:aes_pkg::, parID:0
    |vpiRhs:
    \_operation: , id:13, line:6:35, endln:8:2
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , id:15
        |vpiTypespec:
        \_string_typespec: (manual_operation), id:16, line:7:3, endln:7:19
          |vpiName:manual_operation
        |vpiPattern:
        \_constant: , id:14, line:7:21, endln:7:23
          |vpiConstType:3
          |vpiDecompile:'b0
          |BIN:0
    |vpiLhs:
    \_parameter: (aes_pkg::CTRL_RESET), id:11, line:6:22, endln:8:2, parent:aes_pkg::, parID:0
      |vpiName:CTRL_RESET
      |vpiFullName:aes_pkg::CTRL_RESET
      |vpiTypespec:
      \_struct_typespec: (aes_pkg::ctrl_reg_t), id:1, line:2:9, endln:2:15, parent:aes_pkg::CTRL_RESET, parID:11
  |vpiParameter:
  \_parameter: (aes_pkg::CTRL_RESET), id:11, line:6:22, endln:8:2, parent:aes_pkg::, parID:0
|uhdmallModules:
\_module: work@aes_core (work@aes_core), id:75 dut.sv:22:1: , endln:26:10, parent:work@aes_core, parID:74
  |vpiDefName:work@aes_core
  |vpiFullName:work@aes_core
  |vpiNet:
  \_logic_net: (work@aes_core.ctrl_q), id:76, line:24:14, parent:work@aes_core, parID:75
    |vpiName:ctrl_q
    |vpiFullName:work@aes_core.ctrl_q
  |vpiTypedef:
  \_struct_typespec: (aes_pkg::ctrl_reg_t), id:1, line:2:9, endln:2:15, parent:aes_pkg::CTRL_RESET, parID:11
    |vpiPacked:1
    |vpiName:aes_pkg::ctrl_reg_t
    |vpiTypespecMember:
    \_typespec_member: (manual_operation), id:6, line:3:15, endln:3:31
      |vpiName:manual_operation
      |vpiTypespec:
      \_logic_typespec: , id:5, line:3:3, endln:3:8
        |vpiRange:
        \_range: , id:2, line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t, parID:1
          |vpiLeftRange:
          \_constant: , id:3, line:3:9, endln:3:11, parID:2
            |vpiConstType:9
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
          |vpiRightRange:
          \_constant: , id:4, line:3:12, endln:3:13, parID:2
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
        |vpiInstance:
        \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
          |vpiDefName:aes_pkg
          |vpiName:aes_pkg
          |vpiFullName:aes_pkg::
          |vpiTypedef:
          \_struct_typespec: (aes_pkg::ctrl_reg_t), id:1, line:2:9, endln:2:15, parent:aes_pkg::CTRL_RESET, parID:11
          |vpiParamAssign:
          \_param_assign: , id:12, line:6:22, endln:8:2, parent:aes_pkg::, parID:0
            |vpiRhs:
            \_operation: , id:13, line:6:35, endln:8:2
              |vpiOpType:75
              |vpiOperand:
              \_tagged_pattern: , id:15
                |vpiTypespec:
                \_string_typespec: (manual_operation), id:16, line:7:3, endln:7:19
                  |vpiName:manual_operation
                |vpiPattern:
                \_constant: , id:14, line:7:21, endln:7:23
                  |vpiConstType:3
                  |vpiDecompile:'b0
                  |BIN:0
            |vpiLhs:
            \_parameter: (aes_pkg::CTRL_RESET), id:11, line:6:22, endln:8:2, parent:aes_pkg::, parID:0
              |vpiName:CTRL_RESET
              |vpiFullName:aes_pkg::CTRL_RESET
              |vpiTypespec:
              \_struct_typespec: (aes_pkg::ctrl_reg_t), id:1, line:2:9, endln:2:15, parent:aes_pkg::CTRL_RESET, parID:11
          |vpiParameter:
          \_parameter: (aes_pkg::CTRL_RESET), id:11, line:6:22, endln:8:2, parent:aes_pkg::, parID:0
    |vpiInstance:
    \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
  |vpiTypedef:
  \_import: (aes_pkg), id:36, line:23:10, endln:23:20
  |vpiParamAssign:
  \_param_assign: , id:24, line:6:22, endln:8:2, parent:work@aes_core, parID:75
    |vpiRhs:
    \_operation: , id:25, line:6:35, endln:8:2, parID:24
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , id:26, parID:25
        |vpiTypespec:
        \_string_typespec: (manual_operation), id:27, line:7:3, endln:7:19, parID:26
          |vpiName:manual_operation
        |vpiPattern:
        \_constant: , id:28, line:7:21, endln:7:23, parID:26
          |vpiConstType:3
          |vpiDecompile:'b0
          |BIN:0
    |vpiLhs:
    \_parameter: (work@aes_core.CTRL_RESET), id:29, line:6:22, endln:8:2, parID:24
      |vpiName:CTRL_RESET
      |vpiFullName:work@aes_core.CTRL_RESET
      |vpiImported:aes_pkg
      |vpiTypespec:
      \_struct_typespec: (aes_pkg::ctrl_reg_t), id:30, line:2:9, endln:2:15, parent:work@aes_core.CTRL_RESET, parID:29
        |vpiPacked:1
        |vpiName:aes_pkg::ctrl_reg_t
        |vpiTypespecMember:
        \_typespec_member: (manual_operation), id:31, line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t, parID:30
          |vpiName:manual_operation
          |vpiTypespec:
          \_logic_typespec: , id:32, line:3:3, endln:3:8, parent:manual_operation, parID:31
            |vpiRange:
            \_range: , id:33, line:3:9, endln:3:13, parID:32
              |vpiLeftRange:
              \_constant: , id:34, line:3:9, endln:3:11, parID:33
                |vpiConstType:9
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
              |vpiRightRange:
              \_constant: , id:35, line:3:12, endln:3:13, parID:33
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiInstance:
            \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
        |vpiInstance:
        \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
  |vpiParameter:
  \_parameter: (work@aes_core.CTRL_RESET), id:17, line:6:22, endln:8:2, parent:work@aes_core, parID:75
    |vpiName:CTRL_RESET
    |vpiFullName:work@aes_core.CTRL_RESET
    |vpiImported:aes_pkg
    |vpiTypespec:
    \_struct_typespec: (aes_pkg::ctrl_reg_t), id:18, line:2:9, endln:2:15, parent:work@aes_core.CTRL_RESET, parID:17
      |vpiPacked:1
      |vpiName:aes_pkg::ctrl_reg_t
      |vpiTypespecMember:
      \_typespec_member: (manual_operation), id:19, line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t, parID:18
        |vpiName:manual_operation
        |vpiTypespec:
        \_logic_typespec: , id:20, line:3:3, endln:3:8, parent:manual_operation, parID:19
          |vpiRange:
          \_range: , id:21, line:3:9, endln:3:13, parID:20
            |vpiLeftRange:
            \_constant: , id:22, line:3:9, endln:3:11, parID:21
              |vpiConstType:9
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
            |vpiRightRange:
            \_constant: , id:23, line:3:12, endln:3:13, parID:21
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
          |vpiInstance:
          \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
      |vpiInstance:
      \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
|uhdmallModules:
\_module: work@prim_subreg (work@prim_subreg), id:77 dut.sv:11:1: , endln:14:10, parent:work@aes_core, parID:74
  |vpiDefName:work@prim_subreg
  |vpiFullName:work@prim_subreg
  |vpiParamAssign:
  \_param_assign: , id:43, line:12:26, endln:12:37, parent:work@prim_subreg, parID:77
    |vpiRhs:
    \_constant: , id:44, line:12:35, endln:12:37
      |vpiConstType:3
      |vpiDecompile:'b0
      |BIN:0
    |vpiLhs:
    \_parameter: (work@prim_subreg.RESVAL), id:42, line:12:26, endln:12:37, parent:work@prim_subreg, parID:77
      |vpiName:RESVAL
      |vpiFullName:work@prim_subreg.RESVAL
      |BIN:0
      |vpiTypespec:
      \_logic_typespec: (RESVAL), id:41, line:12:13, endln:12:18, parent:work@prim_subreg.RESVAL, parID:42
        |vpiName:RESVAL
        |vpiRange:
        \_range: , id:38, line:12:20, endln:12:24
          |vpiLeftRange:
          \_constant: , id:39, line:12:20, endln:12:22, parID:38
            |vpiConstType:9
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
          |vpiRightRange:
          \_constant: , id:40, line:12:23, endln:12:24, parID:38
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiParameter:
  \_parameter: (work@prim_subreg.RESVAL), id:42, line:12:26, endln:12:37, parent:work@prim_subreg, parID:77
|uhdmallModules:
\_module: work@prim_subreg_shadow (work@prim_subreg_shadow), id:78 dut.sv:16:1: , endln:20:10, parent:work@aes_core, parID:74
  |vpiDefName:work@prim_subreg_shadow
  |vpiFullName:work@prim_subreg_shadow
  |vpiParamAssign:
  \_param_assign: , id:50, line:17:26, endln:17:37, parent:work@prim_subreg_shadow, parID:78
    |vpiRhs:
    \_constant: , id:51, line:17:35, endln:17:37
      |vpiConstType:3
      |vpiDecompile:'b0
      |BIN:0
    |vpiLhs:
    \_parameter: (work@prim_subreg_shadow.RESVAL), id:49, line:17:26, endln:17:37, parent:work@prim_subreg_shadow, parID:78
      |vpiName:RESVAL
      |vpiFullName:work@prim_subreg_shadow.RESVAL
      |BIN:0
      |vpiTypespec:
      \_logic_typespec: (RESVAL), id:48, line:17:13, endln:17:18, parent:work@prim_subreg_shadow.RESVAL, parID:49
        |vpiName:RESVAL
        |vpiRange:
        \_range: , id:45, line:17:20, endln:17:24
          |vpiLeftRange:
          \_constant: , id:46, line:17:20, endln:17:22, parID:45
            |vpiConstType:9
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
          |vpiRightRange:
          \_constant: , id:47, line:17:23, endln:17:24, parID:45
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiParameter:
  \_parameter: (work@prim_subreg_shadow.RESVAL), id:49, line:17:26, endln:17:37, parent:work@prim_subreg_shadow, parID:78
|uhdmtopModules:
\_module: work@aes_core (work@aes_core), id:79 dut.sv:22:1: , endln:26:10
  |vpiDefName:work@aes_core
  |vpiName:work@aes_core
  |vpiModule:
  \_module: work@prim_subreg_shadow (work@aes_core.ctrl_shadowed_reg), id:87 dut.sv:25: , parent:work@aes_core, parID:79
    |vpiDefName:work@prim_subreg_shadow
    |vpiName:ctrl_shadowed_reg
    |vpiFullName:work@aes_core.ctrl_shadowed_reg
    |vpiModule:
    \_module: work@prim_subreg (work@aes_core.ctrl_shadowed_reg.committed_reg), id:93 dut.sv:19: , parent:work@aes_core.ctrl_shadowed_reg, parID:87
      |vpiDefName:work@prim_subreg
      |vpiName:committed_reg
      |vpiFullName:work@aes_core.ctrl_shadowed_reg.committed_reg
      |vpiInstance:
      \_module: work@prim_subreg_shadow (work@aes_core.ctrl_shadowed_reg), id:87 dut.sv:25: , parent:work@aes_core, parID:79
      |vpiParamAssign:
      \_param_assign: , id:73, line:12:26, endln:12:37, parent:work@aes_core.ctrl_shadowed_reg.committed_reg, parID:93
        |vpiRhs:
        \_ref_obj: (CTRL_RESET), id:72, line:19:25, endln:19:31
          |vpiName:CTRL_RESET
          |vpiActual:
          \_parameter: (work@aes_core.CTRL_RESET), id:61, line:6:22, endln:8:2, parID:56
            |vpiName:CTRL_RESET
            |vpiFullName:work@aes_core.CTRL_RESET
            |vpiImported:aes_pkg
            |vpiTypespec:
            \_struct_typespec: (aes_pkg::ctrl_reg_t), id:62, line:2:9, endln:2:15, parent:work@aes_core.CTRL_RESET, parID:61
              |vpiPacked:1
              |vpiName:aes_pkg::ctrl_reg_t
              |vpiTypespecMember:
              \_typespec_member: (manual_operation), id:63, line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t, parID:62
                |vpiName:manual_operation
                |vpiTypespec:
                \_logic_typespec: , id:64, line:3:3, endln:3:8, parent:manual_operation, parID:63
                  |vpiRange:
                  \_range: , id:65, line:3:9, endln:3:13, parID:64
                    |vpiLeftRange:
                    \_constant: , id:66, line:3:9, endln:3:11, parID:65
                      |vpiConstType:9
                      |vpiDecompile:31
                      |vpiSize:64
                      |UINT:31
                    |vpiRightRange:
                    \_constant: , id:67, line:3:12, endln:3:13, parID:65
                      |vpiConstType:9
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                  |vpiInstance:
                  \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
                    |vpiDefName:aes_pkg
                    |vpiName:aes_pkg
                    |vpiFullName:aes_pkg::
                    |vpiTypedef:
                    \_struct_typespec: (aes_pkg::ctrl_reg_t), id:1, line:2:9, endln:2:15, parent:aes_pkg::CTRL_RESET, parID:11
                      |vpiPacked:1
                      |vpiName:aes_pkg::ctrl_reg_t
                      |vpiTypespecMember:
                      \_typespec_member: (manual_operation), id:6, line:3:15, endln:3:31
                        |vpiName:manual_operation
                        |vpiTypespec:
                        \_logic_typespec: , id:5, line:3:3, endln:3:8
                          |vpiRange:
                          \_range: , id:2, line:3:9, endln:3:13, parent:aes_pkg::ctrl_reg_t, parID:1
                            |vpiLeftRange:
                            \_constant: , id:3, line:3:9, endln:3:11, parID:2
                              |vpiConstType:9
                              |vpiDecompile:31
                              |vpiSize:64
                              |UINT:31
                            |vpiRightRange:
                            \_constant: , id:4, line:3:12, endln:3:13, parID:2
                              |vpiConstType:9
                              |vpiDecompile:0
                              |vpiSize:64
                              |UINT:0
                          |vpiInstance:
                          \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
                      |vpiInstance:
                      \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
                    |vpiParamAssign:
                    \_param_assign: , id:12, line:6:22, endln:8:2, parent:aes_pkg::, parID:0
                      |vpiRhs:
                      \_operation: , id:13, line:6:35, endln:8:2
                        |vpiOpType:75
                        |vpiOperand:
                        \_tagged_pattern: , id:15
                          |vpiTypespec:
                          \_string_typespec: (manual_operation), id:16, line:7:3, endln:7:19
                            |vpiName:manual_operation
                          |vpiPattern:
                          \_constant: , id:14, line:7:21, endln:7:23
                            |vpiConstType:3
                            |vpiDecompile:'b0
                            |BIN:0
                      |vpiLhs:
                      \_parameter: (aes_pkg::CTRL_RESET), id:11, line:6:22, endln:8:2, parent:aes_pkg::, parID:0
                        |vpiName:CTRL_RESET
                        |vpiFullName:aes_pkg::CTRL_RESET
                        |vpiTypespec:
                        \_struct_typespec: (aes_pkg::ctrl_reg_t), id:1, line:2:9, endln:2:15, parent:aes_pkg::CTRL_RESET, parID:11
                    |vpiParameter:
                    \_parameter: (aes_pkg::CTRL_RESET), id:11, line:6:22, endln:8:2, parent:aes_pkg::, parID:0
              |vpiInstance:
              \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
          |vpiTypespec:
          \_logic_typespec: (RESVAL), id:48, line:17:13, endln:17:18, parent:work@prim_subreg_shadow.RESVAL, parID:49
            |vpiName:RESVAL
            |vpiRange:
            \_range: , id:45, line:17:20, endln:17:24
              |vpiLeftRange:
              \_constant: , id:46, line:17:20, endln:17:22, parID:45
                |vpiConstType:9
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
              |vpiRightRange:
              \_constant: , id:47, line:17:23, endln:17:24, parID:45
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
        |vpiLhs:
        \_parameter: (work@aes_core.ctrl_shadowed_reg.committed_reg.RESVAL), id:94, line:12:26, endln:12:37, parent:work@aes_core.ctrl_shadowed_reg.committed_reg, parID:93
          |vpiName:RESVAL
          |vpiFullName:work@aes_core.ctrl_shadowed_reg.committed_reg.RESVAL
          |BIN:0
          |vpiTypespec:
          \_logic_typespec: (RESVAL), id:95, line:12:13, endln:12:18, parent:work@aes_core.ctrl_shadowed_reg.committed_reg.RESVAL, parID:94
            |vpiName:RESVAL
            |vpiRange:
            \_range: , id:96, line:12:20, endln:12:24, parent:RESVAL, parID:95
              |vpiLeftRange:
              \_constant: , id:97, line:12:20, endln:12:22, parID:96
                |vpiConstType:9
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
              |vpiRightRange:
              \_constant: , id:98, line:12:23, endln:12:24, parID:96
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
      |vpiParameter:
      \_parameter: (work@aes_core.ctrl_shadowed_reg.committed_reg.RESVAL), id:94, line:12:26, endln:12:37, parent:work@aes_core.ctrl_shadowed_reg.committed_reg, parID:93
    |vpiInstance:
    \_module: work@aes_core (work@aes_core), id:79 dut.sv:22:1: , endln:26:10
    |vpiParamAssign:
    \_param_assign: , id:71, line:17:26, endln:17:37, parent:work@aes_core.ctrl_shadowed_reg, parID:87
      |vpiRhs:
      \_ref_obj: (CTRL_RESET), id:70, line:25:32, endln:25:42
        |vpiName:CTRL_RESET
        |vpiActual:
        \_parameter: (work@aes_core.CTRL_RESET), id:61, line:6:22, endln:8:2, parID:56
      |vpiLhs:
      \_parameter: (work@aes_core.ctrl_shadowed_reg.RESVAL), id:88, line:17:26, endln:17:37, parent:work@aes_core.ctrl_shadowed_reg, parID:87
        |vpiName:RESVAL
        |vpiFullName:work@aes_core.ctrl_shadowed_reg.RESVAL
        |BIN:0
        |vpiTypespec:
        \_logic_typespec: (RESVAL), id:89, line:17:13, endln:17:18, parent:work@aes_core.ctrl_shadowed_reg.RESVAL, parID:88
          |vpiName:RESVAL
          |vpiRange:
          \_range: , id:90, line:17:20, endln:17:24, parent:RESVAL, parID:89
            |vpiLeftRange:
            \_constant: , id:91, line:17:20, endln:17:22, parID:90
              |vpiConstType:9
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
            |vpiRightRange:
            \_constant: , id:92, line:17:23, endln:17:24, parID:90
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
    |vpiParameter:
    \_parameter: (work@aes_core.ctrl_shadowed_reg.RESVAL), id:88, line:17:26, endln:17:37, parent:work@aes_core.ctrl_shadowed_reg, parID:87
  |vpiNet:
  \_struct_net: (work@aes_core.ctrl_q), id:68, line:24:14, endln:24:20, parent:work@aes_core, parID:79
    |vpiName:ctrl_q
    |vpiFullName:work@aes_core.ctrl_q
    |vpiTypespec:
    \_struct_typespec: (aes_pkg::ctrl_reg_t), id:1, line:2:9, endln:2:15, parent:aes_pkg::CTRL_RESET, parID:11
  |vpiTypedef:
  \_struct_typespec: (aes_pkg::ctrl_reg_t), id:1, line:2:9, endln:2:15, parent:aes_pkg::CTRL_RESET, parID:11
  |vpiTypedef:
  \_import: (aes_pkg), id:36, line:23:10, endln:23:20
  |vpiParamAssign:
  \_param_assign: , id:56, line:6:22, endln:8:2, parent:work@aes_core, parID:79
    |vpiRhs:
    \_operation: , id:57, line:6:35, endln:8:2, parID:56
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , id:58, parID:57
        |vpiTypespec:
        \_string_typespec: (manual_operation), id:59, line:7:3, endln:7:19, parID:58
          |vpiName:manual_operation
        |vpiPattern:
        \_constant: , id:60, line:7:21, endln:7:23, parID:58
          |vpiConstType:3
          |vpiDecompile:'b0
          |BIN:0
    |vpiLhs:
    \_parameter: (work@aes_core.CTRL_RESET), id:80, line:6:22, endln:8:2, parent:work@aes_core, parID:79
      |vpiName:CTRL_RESET
      |vpiFullName:work@aes_core.CTRL_RESET
      |vpiImported:aes_pkg
      |vpiTypespec:
      \_struct_typespec: (aes_pkg::ctrl_reg_t), id:81, line:2:9, endln:2:15, parent:work@aes_core.CTRL_RESET, parID:80
        |vpiPacked:1
        |vpiName:aes_pkg::ctrl_reg_t
        |vpiTypespecMember:
        \_typespec_member: (manual_operation), id:82, line:3:15, endln:3:31, parent:aes_pkg::ctrl_reg_t, parID:81
          |vpiName:manual_operation
          |vpiTypespec:
          \_logic_typespec: , id:83, line:3:3, endln:3:8, parent:manual_operation, parID:82
            |vpiRange:
            \_range: , id:84, line:3:9, endln:3:13, parID:83
              |vpiLeftRange:
              \_constant: , id:85, line:3:9, endln:3:11, parID:84
                |vpiConstType:9
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
              |vpiRightRange:
              \_constant: , id:86, line:3:12, endln:3:13, parID:84
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiInstance:
            \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
        |vpiInstance:
        \_package: aes_pkg (aes_pkg::), id:0 dut.sv:1:1: , endln:9:11, parent:work@aes_core, parID:74
  |vpiParameter:
  \_parameter: (work@aes_core.CTRL_RESET), id:80, line:6:22, endln:8:2, parent:work@aes_core, parID:79
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5

