
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002725    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000147    0.000076   18.070076 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008679    0.039283    0.066215   18.136292 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.039332    0.001005   18.137297 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004789    0.023715    0.037671   18.174969 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.023716    0.000139   18.175106 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.175106   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.083870    0.012331   29.838242 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014666    0.028375    0.090360   29.928600 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.028396    0.001307   29.929909 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.829910   clock uncertainty
                                  0.000000   29.829910   clock reconvergence pessimism
                                  0.144643   29.974552   library recovery time
                                             29.974552   data required time
---------------------------------------------------------------------------------------------
                                             29.974552   data required time
                                            -18.175106   data arrival time
---------------------------------------------------------------------------------------------
                                             11.799445   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003561    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840169    0.000089   10.180089 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002552    0.035820    0.408732   10.588820 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.035820    0.000127   10.588948 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005372    0.054625    0.405897   10.994844 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.054625    0.000417   10.995261 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016930    0.042987    0.091560   11.086821 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.043158    0.002075   11.088896 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080806    0.601804    0.797039   11.885934 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.603055    0.023702   11.909636 ^ SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                             11.909636   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.755177   29.135633   library setup time
                                             29.135633   data required time
---------------------------------------------------------------------------------------------
                                             29.135633   data required time
                                            -11.909636   data arrival time
---------------------------------------------------------------------------------------------
                                             17.225998   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003776    0.840000    0.000000   10.180000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840181    0.000095   10.180096 ^ hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002671    0.036493    0.409521   10.589617 ^ hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.036493    0.000179   10.589796 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002647    0.036357    0.389496   10.979293 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.036357    0.000128   10.979421 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.021368    0.051028    0.092739   11.072160 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.051295    0.003062   11.075222 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.076042    0.566909    0.771616   11.846838 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.568521    0.026052   11.872890 ^ SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                             11.872890   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.747041   29.143770   library setup time
                                             29.143770   data required time
---------------------------------------------------------------------------------------------
                                             29.143770   data required time
                                            -11.872890   data arrival time
---------------------------------------------------------------------------------------------
                                             17.270882   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.086068    0.057093    2.468033    8.414718 ^ SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.081746    0.031888    8.446607 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191380    0.167677    0.179475    8.626081 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.168410    0.009509    8.635591 ^ wbs_dat_o[30] (out)
                                              8.635591   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.635591   data arrival time
---------------------------------------------------------------------------------------------
                                             17.294409   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.004323    0.840000    0.000000   10.180000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840218    0.000115   10.180115 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002628    0.036248    0.409236   10.589351 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.036248    0.000179   10.589530 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002939    0.038173    0.391370   10.980899 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.038638    0.000224   10.981123 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.017452    0.043951    0.088057   11.069180 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.044083    0.001807   11.070986 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.073421    0.547320    0.760804   11.831790 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.548228    0.019289   11.851080 ^ SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                             11.851080   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.742260   29.148552   library setup time
                                             29.148552   data required time
---------------------------------------------------------------------------------------------
                                             29.148552   data required time
                                            -11.851080   data arrival time
---------------------------------------------------------------------------------------------
                                             17.297470   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.081292    0.056160    2.467923    8.414609 ^ SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.076086    0.029625    8.444234 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.191054    0.167351    0.178495    8.622729 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.168055    0.009317    8.632047 ^ wbs_dat_o[31] (out)
                                              8.632047   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.632047   data arrival time
---------------------------------------------------------------------------------------------
                                             17.297953   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076446    0.059869    2.467990    8.414676 ^ SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.070535    0.026468    8.441143 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191336    0.167584    0.177110    8.618253 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.168346    0.009690    8.627943 ^ wbs_dat_o[28] (out)
                                              8.627943   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.627943   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302055   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076497    0.059942    2.467998    8.414683 ^ SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.070851    0.026092    8.440776 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190609    0.166821    0.177693    8.618469 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.167393    0.008400    8.626869 ^ wbs_dat_o[23] (out)
                                              8.626869   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.626869   data arrival time
---------------------------------------------------------------------------------------------
                                             17.303129   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070178    0.057393    2.467048    8.413733 ^ SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.063931    0.024190    8.437924 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191263    0.167422    0.175802    8.613726 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.168128    0.009334    8.623060 ^ wbs_dat_o[29] (out)
                                              8.623060   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.623060   data arrival time
---------------------------------------------------------------------------------------------
                                             17.306938   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070806    0.058894    2.467107    8.413793 ^ SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.066174    0.022794    8.436586 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192159    0.168277    0.176288    8.612875 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.169103    0.010108    8.622984 ^ wbs_dat_o[24] (out)
                                              8.622984   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.622984   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307014   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069930    0.058747    2.467280    8.413966 ^ SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.065240    0.021653    8.435618 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190881    0.167047    0.176280    8.611899 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.167674    0.008786    8.620685 ^ wbs_dat_o[19] (out)
                                              8.620685   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.620685   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309313   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069394    0.058803    2.467880    8.414565 ^ SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.065469    0.020465    8.435030 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191186    0.167334    0.176327    8.611357 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.167997    0.009045    8.620402 ^ wbs_dat_o[4] (out)
                                              8.620402   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.620402   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309595   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069289    0.058673    2.467602    8.414288 ^ SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.065738    0.021140    8.435427 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190597    0.166770    0.176505    8.611932 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.167342    0.008402    8.620334 ^ wbs_dat_o[5] (out)
                                              8.620334   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.620334   data arrival time
---------------------------------------------------------------------------------------------
                                             17.309664   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070885    0.058957    2.467596    8.414281 ^ SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.066263    0.019862    8.434143 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.191078    0.167251    0.176450    8.610594 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.167913    0.009040    8.619634 ^ wbs_dat_o[18] (out)
                                              8.619634   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.619634   data arrival time
---------------------------------------------------------------------------------------------
                                             17.310366   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070933    0.059066    2.467800    8.414485 ^ SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.065689    0.018987    8.433472 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.167278    0.176338    8.609810 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.167941    0.009043    8.618853 ^ wbs_dat_o[16] (out)
                                              8.618853   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.618853   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311146   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.067539    0.057619    2.466329    8.413014 ^ SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.064179    0.020289    8.433303 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.191084    0.167238    0.175972    8.609275 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.167901    0.009040    8.618315 ^ wbs_dat_o[22] (out)
                                              8.618315   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.618315   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311684   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.082805    0.060726    2.475218    8.421904 ^ SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.066754    0.010721    8.432625 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190864    0.167079    0.176441    8.609066 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.167741    0.009029    8.618095 ^ wbs_dat_o[2] (out)
                                              8.618095   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.618095   data arrival time
---------------------------------------------------------------------------------------------
                                             17.311903   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.088004    0.064025    2.477286    8.423971 ^ SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.068481    0.008559    8.432530 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190509    0.166708    0.177155    8.609686 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.167268    0.008305    8.617991 ^ wbs_dat_o[1] (out)
                                              8.617991   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.617991   data arrival time
---------------------------------------------------------------------------------------------
                                             17.312008   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066662    0.057560    2.466672    8.413358 ^ SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.063617    0.019272    8.432629 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191284    0.167440    0.175723    8.608353 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.168152    0.009372    8.617724 ^ wbs_dat_o[17] (out)
                                              8.617724   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.617724   data arrival time
---------------------------------------------------------------------------------------------
                                             17.312275   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.081409    0.060065    2.474696    8.421381 ^ SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.066180    0.010814    8.432195 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191167    0.167322    0.176487    8.608682 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.167984    0.009040    8.617722 ^ wbs_dat_o[3] (out)
                                              8.617722   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.617722   data arrival time
---------------------------------------------------------------------------------------------
                                             17.312277   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062632    0.056435    2.466829    8.413514 ^ SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.059327    0.014521    8.428036 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190581    0.171225    0.178982    8.607018 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.171778    0.008312    8.615330 ^ wbs_dat_o[7] (out)
                                              8.615330   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.615330   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314669   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062318    0.055881    2.465252    8.411937 ^ SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.061218    0.018811    8.430748 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.191073    0.167204    0.175284    8.606031 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.167867    0.009040    8.615071 ^ wbs_dat_o[20] (out)
                                              8.615071   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.615071   data arrival time
---------------------------------------------------------------------------------------------
                                             17.314926   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061970    0.056069    2.465776    8.412462 ^ SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.059829    0.017951    8.430413 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191464    0.167553    0.174974    8.605387 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.168260    0.009342    8.614729 ^ wbs_dat_o[25] (out)
                                              8.614729   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.614729   data arrival time
---------------------------------------------------------------------------------------------
                                             17.315269   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.078037    0.059956    2.474116    8.420801 ^ SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.059956    0.007884    8.428685 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191457    0.167584    0.174804    8.603490 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.168333    0.009609    8.613099 ^ wbs_dat_o[0] (out)
                                              8.613099   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.613099   data arrival time
---------------------------------------------------------------------------------------------
                                             17.316900   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076522    0.058562    2.473391    8.420076 ^ SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.063264    0.008145    8.428221 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.191049    0.167219    0.175647    8.603868 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.167900    0.009165    8.613033 ^ wbs_dat_o[27] (out)
                                              8.613033   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.613033   data arrival time
---------------------------------------------------------------------------------------------
                                             17.316965   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061980    0.056185    2.466654    8.413340 ^ SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.058929    0.014312    8.427651 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191302    0.167412    0.174675    8.602327 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.168119    0.009333    8.611660 ^ wbs_dat_o[6] (out)
                                              8.611660   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.611660   data arrival time
---------------------------------------------------------------------------------------------
                                             17.318338   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062088    0.056318    2.466895    8.413580 ^ SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.058694    0.014156    8.427736 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.166897    0.174852    8.602589 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.167497    0.008600    8.611189 ^ wbs_dat_o[8] (out)
                                              8.611189   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.611189   data arrival time
---------------------------------------------------------------------------------------------
                                             17.318810   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071668    0.057166    2.472070    8.418756 ^ SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.057166    0.007066    8.425822 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191838    0.167903    0.174219    8.600041 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.168688    0.009841    8.609882 ^ wbs_dat_o[26] (out)
                                              8.609882   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.609882   data arrival time
---------------------------------------------------------------------------------------------
                                             17.320116   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.073428    0.057915    2.472469    8.419154 ^ SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.057915    0.007217    8.426372 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190727    0.166836    0.174643    8.601015 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.167435    0.008591    8.609607 ^ wbs_dat_o[21] (out)
                                              8.609607   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.609607   data arrival time
---------------------------------------------------------------------------------------------
                                             17.320393   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.055779    0.054024    2.465451    8.412137 ^ SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.054919    0.011632    8.423769 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191493    0.167523    0.173927    8.597695 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.168217    0.009250    8.606946 ^ wbs_dat_o[11] (out)
                                              8.606946   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.606946   data arrival time
---------------------------------------------------------------------------------------------
                                             17.323053   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.053985    0.053127    2.464963    8.411649 ^ SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.053910    0.010803    8.422451 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191258    0.167297    0.173696    8.596148 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.167962    0.009054    8.605201 ^ wbs_dat_o[10] (out)
                                              8.605201   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.605201   data arrival time
---------------------------------------------------------------------------------------------
                                             17.324799   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051442    0.052128    2.464140    8.410825 ^ SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.052917    0.010817    8.421642 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191964    0.168011    0.173090    8.594732 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.168846    0.010153    8.604885 ^ wbs_dat_o[9] (out)
                                              8.604885   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.604885   data arrival time
---------------------------------------------------------------------------------------------
                                             17.325115   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.048870    0.043321    2.463438    8.410124 ^ SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.051816    0.009907    8.420031 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190558    0.166621    0.173277    8.593307 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.167194    0.008399    8.601706 ^ wbs_dat_o[12] (out)
                                              8.601706   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.601706   data arrival time
---------------------------------------------------------------------------------------------
                                             17.328295   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.042591    0.042683    2.461618    8.408303 ^ SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.043605    0.008054    8.416358 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191504    0.167455    0.171236    8.587594 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.168167    0.009374    8.596968 ^ wbs_dat_o[13] (out)
                                              8.596968   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.596968   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333029   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.040919    0.042783    2.461102    8.407787 ^ SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.043513    0.007473    8.415260 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.191053    0.167041    0.171191    8.586452 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.167704    0.009039    8.595490 ^ wbs_dat_o[14] (out)
                                              8.595490   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.595490   data arrival time
---------------------------------------------------------------------------------------------
                                             17.334507   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002989    5.767416 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.157002    5.924418 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.022268    5.946685 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.031916    0.044293    2.458398    8.405083 ^ SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.044293    0.004857    8.409940 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191160    0.167152    0.171341    8.581281 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.167834    0.009169    8.590449 ^ wbs_dat_o[15] (out)
                                              8.590449   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.590449   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339548   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003912    0.840000    0.000000   10.180000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840174    0.000091   10.180092 ^ hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003519    0.041944    0.415207   10.595299 ^ hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.042453    0.000219   10.595518 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002970    0.038372    0.392991   10.988510 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.038843    0.000206   10.988716 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020643    0.055125    0.111300   11.100017 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.055328    0.002769   11.102786 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062930    0.470708    0.707592   11.810378 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.471601    0.017740   11.828118 ^ SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                             11.828118   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.720588   29.170223   library setup time
                                             29.170223   data required time
---------------------------------------------------------------------------------------------
                                             29.170223   data required time
                                            -11.828118   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342104   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003844    0.840000    0.000000   10.180000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840183    0.000096   10.180097 ^ hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003150    0.039542    0.412721   10.592817 ^ hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.039542    0.000221   10.593039 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004394    0.048150    0.401200   10.994239 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.048150    0.000285   10.994524 ^ input34/A (sky130_fd_sc_hd__buf_4)
     1    0.032273    0.072935    0.110137   11.104661 ^ input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.073831    0.006741   11.111402 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058960    0.441535    0.691318   11.802720 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.442316    0.014288   11.817008 ^ SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                             11.817008   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.709958   29.180853   library setup time
                                             29.180853   data required time
---------------------------------------------------------------------------------------------
                                             29.180853   data required time
                                            -11.817008   data arrival time
---------------------------------------------------------------------------------------------
                                             17.363844   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003526    0.840000    0.000000   10.180000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840169    0.000089   10.180089 ^ hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002054    0.033043    0.405390   10.585480 ^ hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.033043    0.000155   10.585634 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002745    0.036935    0.389351   10.974985 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.036935    0.000213   10.975198 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018603    0.050810    0.107428   11.082625 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.051025    0.002466   11.085092 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062350    0.466319    0.704835   11.789927 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.467227    0.015971   11.805898 ^ SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                             11.805898   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.719000   29.171810   library setup time
                                             29.171810   data required time
---------------------------------------------------------------------------------------------
                                             29.171810   data required time
                                            -11.805898   data arrival time
---------------------------------------------------------------------------------------------
                                             17.365913   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003683    0.840000    0.000000   10.180000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840222    0.000116   10.180117 ^ hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002067    0.033111    0.405473   10.585589 ^ hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.033111    0.000156   10.585746 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002794    0.037244    0.389702   10.975449 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.037244    0.000199   10.975647 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018206    0.050122    0.106873   11.082520 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.050340    0.002483   11.085004 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060873    0.455686    0.697756   11.782759 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.456419    0.015811   11.798571 ^ SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                             11.798571   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.715077   29.175734   library setup time
                                             29.175734   data required time
---------------------------------------------------------------------------------------------
                                             29.175734   data required time
                                            -11.798571   data arrival time
---------------------------------------------------------------------------------------------
                                             17.377161   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003159    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840179    0.000094   10.180095 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003609    0.042076    0.625453   10.805547 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.042076    0.000221   10.805768 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003835    0.042525    0.388588   11.194356 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.042525    0.000242   11.194598 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039185    0.064429    0.134695   11.329293 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.066215    0.008913   11.338206 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052353    0.189054    0.541486   11.879692 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.189837    0.010990   11.890682 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                             11.890682   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.622181   29.268629   library setup time
                                             29.268629   data required time
---------------------------------------------------------------------------------------------
                                             29.268629   data required time
                                            -11.890682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.377947   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003998    0.840000    0.000000   10.180000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840202    0.000107   10.180107 ^ hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001964    0.032595    0.404800   10.584907 ^ hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.032595    0.000096   10.585003 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002452    0.035229    0.387308   10.972310 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.035229    0.000121   10.972431 ^ input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019305    0.052253    0.108262   11.080693 ^ input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.052450    0.002391   11.083084 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059955    0.446477    0.694395   11.777479 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.447201    0.013651   11.791130 ^ SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                             11.791130   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.711731   29.179079   library setup time
                                             29.179079   data required time
---------------------------------------------------------------------------------------------
                                             29.179079   data required time
                                            -11.791130   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387949   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003139    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840178    0.000093   10.180094 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003608    0.042070    0.625446   10.805540 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.042070    0.000218   10.805758 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003910    0.042694    0.388931   11.194689 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.042694    0.000246   11.194935 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040560    0.066018    0.136644   11.331578 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.067625    0.008587   11.340165 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048854    0.178128    0.533789   11.873955 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.178790    0.009836   11.883790 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                             11.883790   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.618048   29.272762   library setup time
                                             29.272762   data required time
---------------------------------------------------------------------------------------------
                                             29.272762   data required time
                                            -11.883790   data arrival time
---------------------------------------------------------------------------------------------
                                             17.388973   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002993    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840157    0.000083   10.180083 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004096    0.043439    0.627819   10.807901 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.043439    0.000250   10.808152 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003585    0.041601    0.387750   11.195902 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.041601    0.000282   11.196185 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045739    0.072866    0.140858   11.337043 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.075017    0.010417   11.347460 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045016    0.165956    0.528446   11.875906 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.166400    0.007844   11.883749 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                             11.883749   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.613412   29.277399   library setup time
                                             29.277399   data required time
---------------------------------------------------------------------------------------------
                                             29.277399   data required time
                                            -11.883749   data arrival time
---------------------------------------------------------------------------------------------
                                             17.393650   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004051    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840185    0.000098   10.180098 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003128    0.039584    0.622427   10.802526 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.039584    0.000191   10.802716 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005829    0.048664    0.396707   11.199423 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.048664    0.000325   11.199748 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032103    0.055050    0.131264   11.331012 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.056110    0.006340   11.337352 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048472    0.176846    0.527982   11.865334 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.177581    0.010325   11.875659 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                             11.875659   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.617595   29.273216   library setup time
                                             29.273216   data required time
---------------------------------------------------------------------------------------------
                                             29.273216   data required time
                                            -11.875659   data arrival time
---------------------------------------------------------------------------------------------
                                             17.397558   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.004178    0.840000    0.000000   10.180000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840205    0.000107   10.180108 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002494    0.035471    0.408328   10.588435 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.035471    0.000190   10.588625 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002671    0.036478    0.389408   10.978033 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.036478    0.000199   10.978232 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016119    0.046414    0.103045   11.081277 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.046571    0.002052   11.083328 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058549    0.438786    0.683888   11.767217 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.439619    0.016515   11.783731 ^ SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                             11.783731   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.708979   29.181831   library setup time
                                             29.181831   data required time
---------------------------------------------------------------------------------------------
                                             29.181831   data required time
                                            -11.783731   data arrival time
---------------------------------------------------------------------------------------------
                                             17.398100   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002738    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840145    0.000076   10.180077 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002522    0.037069    0.618607   10.798683 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.037069    0.000167   10.798850 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002476    0.036940    0.378241   11.177091 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.036940    0.000179   11.177269 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038628    0.063434    0.132458   11.309728 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.064772    0.007688   11.317416 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052434    0.189319    0.540996   11.858412 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.190142    0.011267   11.869678 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                             11.869678   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.622295   29.268515   library setup time
                                             29.268515   data required time
---------------------------------------------------------------------------------------------
                                             29.268515   data required time
                                            -11.869678   data arrival time
---------------------------------------------------------------------------------------------
                                             17.398836   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003491    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840157    0.000083   10.180083 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003171    0.039790    0.622684   10.802767 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.039790    0.000214   10.802981 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002254    0.036284    0.377946   11.180926 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.036284    0.000109   11.181036 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039398    0.064449    0.132978   11.314014 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.065843    0.007916   11.321930 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050442    0.182790    0.537496   11.859426 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.183435    0.009856   11.869283 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                             11.869283   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.619785   29.271025   library setup time
                                             29.271025   data required time
---------------------------------------------------------------------------------------------
                                             29.271025   data required time
                                            -11.869283   data arrival time
---------------------------------------------------------------------------------------------
                                             17.401743   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003216    0.840000    0.000000   10.180000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840181    0.000095   10.180096 ^ hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002311    0.034445    0.407113   10.587209 ^ hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.034445    0.000166   10.587375 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003573    0.042814    0.395234   10.982609 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.042814    0.000241   10.982850 ^ input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014880    0.043837    0.102859   11.085709 ^ input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.043992    0.001966   11.087674 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057674    0.432251    0.679903   11.767577 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.432977    0.013543   11.781120 ^ SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                             11.781120   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.706568   29.184244   library setup time
                                             29.184244   data required time
---------------------------------------------------------------------------------------------
                                             29.184244   data required time
                                            -11.781120   data arrival time
---------------------------------------------------------------------------------------------
                                             17.403124   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003115    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840168    0.000088   10.180088 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001755    0.034317    0.613794   10.793882 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.034317    0.000085   10.793968 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002790    0.037997    0.379123   11.173091 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.037997    0.000194   11.173285 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039385    0.064293    0.133953   11.307239 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.065575    0.007588   11.314826 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049970    0.181643    0.535468   11.850293 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.182359    0.010313   11.860606 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                             11.860606   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.619383   29.271427   library setup time
                                             29.271427   data required time
---------------------------------------------------------------------------------------------
                                             29.271427   data required time
                                            -11.860606   data arrival time
---------------------------------------------------------------------------------------------
                                             17.410820   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003245    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840178    0.000093   10.180094 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002704    0.037642    0.619755   10.799849 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.037642    0.000186   10.800035 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002157    0.035925    0.376480   11.176515 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.035925    0.000104   11.176619 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041828    0.067628    0.135003   11.311622 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.069252    0.008746   11.320367 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047873    0.175038    0.532252   11.852620 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.175651    0.009398   11.862018 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                             11.862018   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.616873   29.273937   library setup time
                                             29.273937   data required time
---------------------------------------------------------------------------------------------
                                             29.273937   data required time
                                            -11.862018   data arrival time
---------------------------------------------------------------------------------------------
                                             17.411919   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004530    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840220    0.000115   10.180116 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003018    0.039058    0.621720   10.801836 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.039058    0.000232   10.802068 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002257    0.036292    0.377669   11.179737 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.036292    0.000110   11.179848 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035587    0.059267    0.129979   11.309826 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.060276    0.006459   11.316285 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048053    0.175267    0.529540   11.845825 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.175838    0.009113   11.854938 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                             11.854938   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.616943   29.273869   library setup time
                                             29.273869   data required time
---------------------------------------------------------------------------------------------
                                             29.273869   data required time
                                            -11.854938   data arrival time
---------------------------------------------------------------------------------------------
                                             17.418930   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003700    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840175    0.000092   10.180093 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002273    0.036306    0.617038   10.797131 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.036306    0.000167   10.797297 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002528    0.037103    0.378275   11.175572 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.037103    0.000124   11.175697 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.036578    0.046323    0.117037   11.292734 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.048494    0.008149   11.300883 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052471    0.189582    0.533769   11.834653 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.190592    0.012459   11.847112 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                             11.847112   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.622464   29.268347   library setup time
                                             29.268347   data required time
---------------------------------------------------------------------------------------------
                                             29.268347   data required time
                                            -11.847112   data arrival time
---------------------------------------------------------------------------------------------
                                             17.421234   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003462    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840188    0.000099   10.180099 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002263    0.036268    0.616979   10.797078 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.036268    0.000167   10.797245 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002393    0.036710    0.377399   11.174644 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.036710    0.000175   11.174820 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040833    0.066274    0.134526   11.309346 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.067865    0.008562   11.317908 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045790    0.168511    0.526775   11.844683 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.169057    0.008728   11.853411 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                             11.853411   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.614406   29.276403   library setup time
                                             29.276403   data required time
---------------------------------------------------------------------------------------------
                                             29.276403   data required time
                                            -11.853411   data arrival time
---------------------------------------------------------------------------------------------
                                             17.422993   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003876    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840178    0.000093   10.180094 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002347    0.036561    0.617503   10.797597 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.036561    0.000174   10.797771 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002957    0.038716    0.381066   11.178837 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.038716    0.000213   11.179050 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.038573    0.047884    0.119640   11.298690 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.049664    0.007573   11.306263 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050289    0.182456    0.529819   11.836082 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.183272    0.011047   11.847129 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                             11.847129   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.619725   29.271086   library setup time
                                             29.271086   data required time
---------------------------------------------------------------------------------------------
                                             29.271086   data required time
                                            -11.847129   data arrival time
---------------------------------------------------------------------------------------------
                                             17.423958   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002574    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840138    0.000073   10.180073 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002298    0.036402    0.617188   10.797261 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.036402    0.000171   10.797433 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003072    0.039229    0.381726   11.179158 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.039229    0.000216   11.179374 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.040257    0.049604    0.120186   11.299560 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.051897    0.008703   11.308263 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049332    0.179100    0.529377   11.837640 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.179752    0.009804   11.847444 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                             11.847444   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.618408   29.272402   library setup time
                                             29.272402   data required time
---------------------------------------------------------------------------------------------
                                             29.272402   data required time
                                            -11.847444   data arrival time
---------------------------------------------------------------------------------------------
                                             17.424959   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003017    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840160    0.000084   10.180084 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002246    0.036196    0.616886   10.796970 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.036196    0.000099   10.797070 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003278    0.040183    0.382933   11.180002 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.040183    0.000243   11.180245 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.044519    0.053500    0.122719   11.302964 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.056582    0.010441   11.313405 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045846    0.168585    0.521998   11.835402 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.169360    0.010394   11.845797 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                             11.845797   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.614520   29.276291   library setup time
                                             29.276291   data required time
---------------------------------------------------------------------------------------------
                                             29.276291   data required time
                                            -11.845797   data arrival time
---------------------------------------------------------------------------------------------
                                             17.430494   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003788    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840181    0.000095   10.180096 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002212    0.036071    0.616653   10.796749 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.036071    0.000163   10.796911 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002378    0.036686    0.377240   11.174150 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.036686    0.000115   11.174266 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.036840    0.046521    0.117209   11.291475 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.048416    0.007655   11.299130 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050369    0.182951    0.528941   11.828073 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.183825    0.011413   11.839485 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                             11.839485   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.619932   29.270878   library setup time
                                             29.270878   data required time
---------------------------------------------------------------------------------------------
                                             29.270878   data required time
                                            -11.839485   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431395   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003422    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840158    0.000083   10.180083 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001907    0.034904    0.614736   10.794820 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.034904    0.000143   10.794963 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002583    0.037249    0.378045   11.173008 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.037249    0.000200   11.173207 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015394    0.035048    0.109059   11.282266 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.035148    0.001702   11.283968 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052853    0.190688    0.529931   11.813899 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.191590    0.011806   11.825705 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                             11.825705   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.622837   29.267973   library setup time
                                             29.267973   data required time
---------------------------------------------------------------------------------------------
                                             29.267973   data required time
                                            -11.825705   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442268   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004459    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840214    0.000113   10.180113 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001794    0.034466    0.614046   10.794159 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.034466    0.000087   10.794246 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002962    0.038748    0.380259   11.174505 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.038748    0.000212   11.174718 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013332    0.032107    0.107013   11.281731 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.032146    0.001045   11.282776 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049958    0.181449    0.522522   11.805298 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.182106    0.009885   11.815183 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                             11.815183   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.619289   29.271523   library setup time
                                             29.271523   data required time
---------------------------------------------------------------------------------------------
                                             29.271523   data required time
                                            -11.815183   data arrival time
---------------------------------------------------------------------------------------------
                                             17.456341   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003076    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840163    0.000085   10.180085 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003927    0.043045    0.627048   10.807134 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.043045    0.000255   10.807388 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004221    0.043387    0.390712   11.198100 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.043387    0.000317   11.198418 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011860    0.031148    0.097502   11.295919 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.031173    0.000843   11.296762 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044382    0.163708    0.509956   11.806718 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.164026    0.006660   11.813377 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                             11.813377   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.612524   29.278288   library setup time
                                             29.278288   data required time
---------------------------------------------------------------------------------------------
                                             29.278288   data required time
                                            -11.813377   data arrival time
---------------------------------------------------------------------------------------------
                                             17.464911   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003260    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840192    0.000100   10.180100 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002126    0.035740    0.616119   10.796219 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.035740    0.000150   10.796370 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002165    0.035946    0.375768   11.172137 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.035946    0.000106   11.172243 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.012218    0.031718    0.094921   11.267163 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.031750    0.000945   11.268108 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048806    0.178049    0.519152   11.787260 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.178801    0.010445   11.797706 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                             11.797706   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.618052   29.272758   library setup time
                                             29.272758   data required time
---------------------------------------------------------------------------------------------
                                             29.272758   data required time
                                            -11.797706   data arrival time
---------------------------------------------------------------------------------------------
                                             17.475054   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002974    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840157    0.000083   10.180083 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002688    0.037581    0.619649   10.799732 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.037581    0.000180   10.799912 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001848    0.034788    0.374508   11.174420 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.034788    0.000089   11.174510 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.015985    0.036313    0.100298   11.274808 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.036479    0.001834   11.276642 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041986    0.157192    0.503901   11.780543 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.157891    0.009461   11.790004 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                             11.790004   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.610229   29.280582   library setup time
                                             29.280582   data required time
---------------------------------------------------------------------------------------------
                                             29.280582   data required time
                                            -11.790004   data arrival time
---------------------------------------------------------------------------------------------
                                             17.490578   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003370    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840183    0.000096   10.180097 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002422    0.036773    0.617986   10.798081 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.036773    0.000161   10.798243 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003097    0.039338    0.382034   11.180277 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.039338    0.000218   11.180495 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.009848    0.027792    0.092216   11.272711 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.027817    0.000786   11.273498 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041758    0.156013    0.501270   11.774767 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.156394    0.007060   11.781827 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                             11.781827   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.609669   29.281141   library setup time
                                             29.281141   data required time
---------------------------------------------------------------------------------------------
                                             29.281141   data required time
                                            -11.781827   data arrival time
---------------------------------------------------------------------------------------------
                                             17.499315   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003814    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840181    0.000095   10.180096 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002183    0.035960    0.616474   10.796569 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.035960    0.000157   10.796726 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001825    0.034690    0.373712   11.170438 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.034690    0.000089   11.170527 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.011313    0.030264    0.092859   11.263386 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.030290    0.000847   11.264234 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.031487    0.124252    0.477385   11.741619 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.124396    0.003979   11.745598 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                             11.745598   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.597697   29.293114   library setup time
                                             29.293114   data required time
---------------------------------------------------------------------------------------------
                                             29.293114   data required time
                                            -11.745598   data arrival time
---------------------------------------------------------------------------------------------
                                             17.547518   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004738    0.920000    0.000000    9.460000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920241    0.000127    9.460127 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006185    0.060145    0.427377    9.887505 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.060145    0.000439    9.887943 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004584    0.049378    0.406460   10.294403 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.049378    0.000359   10.294762 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.019264    0.046968    0.093459   10.388221 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.047211    0.002784   10.391005 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.085260    0.634933    0.817505   11.208510 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.636647    0.028471   11.236980 ^ SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                             11.236980   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.538180   29.352629   library setup time
                                             29.352629   data required time
---------------------------------------------------------------------------------------------
                                             29.352629   data required time
                                            -11.236980   data arrival time
---------------------------------------------------------------------------------------------
                                             18.115650   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.003174    0.920000    0.000000    9.460000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920176    0.000092    9.460093 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002051    0.033015    0.402189    9.862282 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.033015    0.000155    9.862437 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003802    0.044304    0.396334   10.258771 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.044304    0.000289   10.259060 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.020174    0.048711    0.093594   10.352654 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.048900    0.002514   10.355167 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.079558    0.592488    0.791099   11.146266 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.593803    0.024110   11.170376 ^ SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                             11.170376   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.536686   29.354126   library setup time
                                             29.354126   data required time
---------------------------------------------------------------------------------------------
                                             29.354126   data required time
                                            -11.170376   data arrival time
---------------------------------------------------------------------------------------------
                                             18.183748   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.003645    0.920000    0.000000    9.460000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920178    0.000093    9.460093 ^ hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003179    0.039710    0.409752    9.869845 ^ hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.039710    0.000203    9.870049 ^ hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003312    0.041087    0.394659   10.264709 ^ hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.041087    0.000241   10.264949 ^ input4/A (sky130_fd_sc_hd__buf_4)
     1    0.067852    0.143916    0.154771   10.419721 ^ input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.146341    0.015680   10.435400 ^ hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049044    0.367253    0.651816   11.087216 ^ hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.367745    0.009985   11.097201 ^ SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                             11.097201   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.522173   29.368639   library setup time
                                             29.368639   data required time
---------------------------------------------------------------------------------------------
                                             29.368639   data required time
                                            -11.097201   data arrival time
---------------------------------------------------------------------------------------------
                                             18.271437   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004612    0.920000    0.000000    9.460000 ^ wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920237    0.000124    9.460125 ^ hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002801    0.037289    0.407194    9.867319 ^ hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.037289    0.000215    9.867534 ^ hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003734    0.043871    0.396911   10.264444 ^ hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.043871    0.000275   10.264720 ^ input3/A (sky130_fd_sc_hd__buf_4)
     1    0.067668    0.143644    0.156525   10.421245 ^ input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.145602    0.014111   10.435356 ^ hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048211    0.361286    0.648300   11.083656 ^ hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.361481    0.008114   11.091770 ^ SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                             11.091770   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.521640   29.369171   library setup time
                                             29.369171   data required time
---------------------------------------------------------------------------------------------
                                             29.369171   data required time
                                            -11.091770   data arrival time
---------------------------------------------------------------------------------------------
                                             18.277401   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004937    0.920000    0.000000    9.460000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920220    0.000115    9.460115 ^ hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003834    0.044488    0.414003    9.874119 ^ hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.044488    0.000250    9.874370 ^ hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003256    0.040715    0.395355   10.269724 ^ hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.040715    0.000236   10.269960 ^ input7/A (sky130_fd_sc_hd__buf_4)
     1    0.059656    0.128074    0.143435   10.413395 ^ input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.130938    0.015983   10.429378 ^ hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048117    0.360566    0.646417   11.075795 ^ hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.360809    0.008986   11.084781 ^ SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                             11.084781   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.521583   29.369228   library setup time
                                             29.369228   data required time
---------------------------------------------------------------------------------------------
                                             29.369228   data required time
                                            -11.084781   data arrival time
---------------------------------------------------------------------------------------------
                                             18.284447   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004009    0.920000    0.000000    9.460000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920186    0.000098    9.460098 ^ hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002064    0.033084    0.402276    9.862373 ^ hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.033084    0.000157    9.862531 ^ hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003691    0.043601    0.395703   10.258234 ^ hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.043601    0.000276   10.258510 ^ input6/A (sky130_fd_sc_hd__buf_4)
     1    0.054444    0.117374    0.139088   10.397597 ^ input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.118830    0.010999   10.408597 ^ hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049256    0.368805    0.650758   11.059355 ^ hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.369072    0.009474   11.068829 ^ SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                             11.068829   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.522286   29.368525   library setup time
                                             29.368525   data required time
---------------------------------------------------------------------------------------------
                                             29.368525   data required time
                                            -11.068829   data arrival time
---------------------------------------------------------------------------------------------
                                             18.299694   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003090    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920162    0.000085    9.460086 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002941    0.038709    0.638079   10.098165 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.038709    0.000190   10.098354 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002902    0.038457    0.381573   10.479927 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.038457    0.000211   10.480139 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.045020    0.053765    0.122765   10.602903 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.057254    0.011158   10.614062 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047229    0.172786    0.526087   11.140149 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.173345    0.008922   11.149071 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                             11.149071   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.425449   29.465363   library setup time
                                             29.465363   data required time
---------------------------------------------------------------------------------------------
                                             29.465363   data required time
                                            -11.149071   data arrival time
---------------------------------------------------------------------------------------------
                                             18.316294   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003680    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920172    0.000091    9.460091 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001971    0.035167    0.631973   10.092064 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.035167    0.000146   10.092209 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003268    0.040152    0.382468   10.474677 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.040152    0.000228   10.474906 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.047852    0.056055    0.125894   10.600800 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.058860    0.010272   10.611072 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047388    0.172955    0.528011   11.139083 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.173356    0.007628   11.146710 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                             11.146710   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.425453   29.465357   library setup time
                                             29.465357   data required time
---------------------------------------------------------------------------------------------
                                             29.465357   data required time
                                            -11.146710   data arrival time
---------------------------------------------------------------------------------------------
                                             18.318647   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003253    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920187    0.000099    9.460099 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002069    0.035539    0.632588   10.092687 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.035539    0.000153   10.092840 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002717    0.037679    0.379140   10.471980 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.037679    0.000203   10.472182 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.056223    0.063679    0.129556   10.601739 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.067615    0.012905   10.614644 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045425    0.167049    0.526642   11.141286 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.167442    0.007426   11.148711 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                             11.148711   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.423053   29.467756   library setup time
                                             29.467756   data required time
---------------------------------------------------------------------------------------------
                                             29.467756   data required time
                                            -11.148711   data arrival time
---------------------------------------------------------------------------------------------
                                             18.319046   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003759    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920185    0.000098    9.460098 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001947    0.035076    0.631827   10.091925 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.035076    0.000143   10.092068 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002704    0.037627    0.378875   10.470942 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.037627    0.000205   10.471148 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.046454    0.055208    0.122985   10.594133 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.058855    0.011554   10.605687 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044702    0.164779    0.521140   11.126827 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.165167    0.007328   11.134155 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                             11.134155   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.422130   29.468681   library setup time
                                             29.468681   data required time
---------------------------------------------------------------------------------------------
                                             29.468681   data required time
                                            -11.134155   data arrival time
---------------------------------------------------------------------------------------------
                                             18.334526   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025319    0.033311    0.082812    9.672363 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.034030    0.003894    9.676257 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.190530    0.126696    9.802954 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.266112    0.101805    9.904758 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                              9.904758   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.650185   29.240627   library setup time
                                             29.240627   data required time
---------------------------------------------------------------------------------------------
                                             29.240627   data required time
                                             -9.904758   data arrival time
---------------------------------------------------------------------------------------------
                                             19.335869   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025319    0.033311    0.082812    9.672363 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.034030    0.003894    9.676257 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.190530    0.126696    9.802954 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.265798    0.101537    9.904490 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                              9.904490   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.650065   29.240746   library setup time
                                             29.240746   data required time
---------------------------------------------------------------------------------------------
                                             29.240746   data required time
                                             -9.904490   data arrival time
---------------------------------------------------------------------------------------------
                                             19.336256   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025319    0.033311    0.082812    9.672363 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.034030    0.003894    9.676257 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.190530    0.126696    9.802954 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.263414    0.099484    9.902437 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                              9.902437   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.649156   29.241653   library setup time
                                             29.241653   data required time
---------------------------------------------------------------------------------------------
                                             29.241653   data required time
                                             -9.902437   data arrival time
---------------------------------------------------------------------------------------------
                                             19.339214   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025319    0.033311    0.082812    9.672363 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.034030    0.003894    9.676257 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.190530    0.126696    9.802954 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.260112    0.096618    9.899571 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                              9.899571   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.647898   29.242912   library setup time
                                             29.242912   data required time
---------------------------------------------------------------------------------------------
                                             29.242912   data required time
                                             -9.899571   data arrival time
---------------------------------------------------------------------------------------------
                                             19.343342   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003558    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180169    0.000089    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144794 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144948 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011764    0.098651    0.440843    9.585791 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098659    0.001015    9.586806 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074884    0.071616    0.104358    9.691165 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083233    0.022927    9.714092 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.176158    0.151909    9.866001 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.202407    0.054372    9.920372 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                              9.920372   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.625911   29.264900   library setup time
                                             29.264900   data required time
---------------------------------------------------------------------------------------------
                                             29.264900   data required time
                                             -9.920372   data arrival time
---------------------------------------------------------------------------------------------
                                             19.344528   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003558    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180169    0.000089    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144794 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144948 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011764    0.098651    0.440843    9.585791 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098659    0.001015    9.586806 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074884    0.071616    0.104358    9.691165 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083233    0.022927    9.714092 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.176158    0.151909    9.866001 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.202193    0.054131    9.920132 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                              9.920132   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.625829   29.264980   library setup time
                                             29.264980   data required time
---------------------------------------------------------------------------------------------
                                             29.264980   data required time
                                             -9.920132   data arrival time
---------------------------------------------------------------------------------------------
                                             19.344851   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003558    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180169    0.000089    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144794 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144948 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011764    0.098651    0.440843    9.585791 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098659    0.001015    9.586806 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074884    0.071616    0.104358    9.691165 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083233    0.022927    9.714092 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.176158    0.151909    9.866001 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.201799    0.053684    9.919685 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                              9.919685   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.625679   29.265131   library setup time
                                             29.265131   data required time
---------------------------------------------------------------------------------------------
                                             29.265131   data required time
                                             -9.919685   data arrival time
---------------------------------------------------------------------------------------------
                                             19.345448   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003558    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180169    0.000089    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144794 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144948 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011764    0.098651    0.440843    9.585791 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098659    0.001015    9.586806 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074884    0.071616    0.104358    9.691165 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083233    0.022927    9.714092 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.176158    0.151909    9.866001 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.201174    0.052975    9.918975 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                              9.918975   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.625441   29.265369   library setup time
                                             29.265369   data required time
---------------------------------------------------------------------------------------------
                                             29.265369   data required time
                                             -9.918975   data arrival time
---------------------------------------------------------------------------------------------
                                             19.346395   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025319    0.033311    0.082812    9.672363 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.034030    0.003894    9.676257 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.190530    0.126696    9.802954 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.257098    0.093975    9.896929 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                              9.896929   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.646750   29.244061   library setup time
                                             29.244061   data required time
---------------------------------------------------------------------------------------------
                                             29.244061   data required time
                                             -9.896929   data arrival time
---------------------------------------------------------------------------------------------
                                             19.347130   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003558    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180169    0.000089    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144794 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144948 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011764    0.098651    0.440843    9.585791 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098659    0.001015    9.586806 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074884    0.071616    0.104358    9.691165 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083233    0.022927    9.714092 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.176158    0.151909    9.866001 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.200252    0.051917    9.917917 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                              9.917917   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.625090   29.265722   library setup time
                                             29.265722   data required time
---------------------------------------------------------------------------------------------
                                             29.265722   data required time
                                             -9.917917   data arrival time
---------------------------------------------------------------------------------------------
                                             19.347803   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025319    0.033311    0.082812    9.672363 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.034030    0.003894    9.676257 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.190530    0.126696    9.802954 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.255654    0.092689    9.895643 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                              9.895643   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.646200   29.244612   library setup time
                                             29.244612   data required time
---------------------------------------------------------------------------------------------
                                             29.244612   data required time
                                             -9.895643   data arrival time
---------------------------------------------------------------------------------------------
                                             19.348967   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003558    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180169    0.000089    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144794 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144948 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011764    0.098651    0.440843    9.585791 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098659    0.001015    9.586806 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074884    0.071616    0.104358    9.691165 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083233    0.022927    9.714092 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.176158    0.151909    9.866001 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.199301    0.050814    9.916815 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                              9.916815   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.624727   29.266085   library setup time
                                             29.266085   data required time
---------------------------------------------------------------------------------------------
                                             29.266085   data required time
                                             -9.916815   data arrival time
---------------------------------------------------------------------------------------------
                                             19.349270   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003558    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180169    0.000089    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144794 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144948 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011764    0.098651    0.440843    9.585791 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098659    0.001015    9.586806 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074884    0.071616    0.104358    9.691165 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083233    0.022927    9.714092 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.176158    0.151909    9.866001 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.198120    0.049428    9.915429 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                              9.915429   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.624277   29.266533   library setup time
                                             29.266533   data required time
---------------------------------------------------------------------------------------------
                                             29.266533   data required time
                                             -9.915429   data arrival time
---------------------------------------------------------------------------------------------
                                             19.351105   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003476    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180166    0.000087    8.740088 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002450    0.035142    0.407450    9.147537 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035142    0.000174    9.147712 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012056    0.100534    0.442888    9.590599 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100542    0.001070    9.591669 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069998    0.067673    0.102339    9.694009 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.078304    0.021320    9.715328 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.174211    0.156654    9.871983 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.192782    0.045460    9.917442 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                              9.917442   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.622243   29.268566   library setup time
                                             29.268566   data required time
---------------------------------------------------------------------------------------------
                                             29.268566   data required time
                                             -9.917442   data arrival time
---------------------------------------------------------------------------------------------
                                             19.351124   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025319    0.033311    0.082812    9.672363 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.034030    0.003894    9.676257 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.190530    0.126696    9.802954 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.253746    0.091004    9.893957 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                              9.893957   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.645472   29.245338   library setup time
                                             29.245338   data required time
---------------------------------------------------------------------------------------------
                                             29.245338   data required time
                                             -9.893957   data arrival time
---------------------------------------------------------------------------------------------
                                             19.351379   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003476    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180166    0.000087    8.740088 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002450    0.035142    0.407450    9.147537 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035142    0.000174    9.147712 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012056    0.100534    0.442888    9.590599 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100542    0.001070    9.591669 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069998    0.067673    0.102339    9.694009 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.078304    0.021320    9.715328 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.174211    0.156654    9.871983 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.192593    0.045223    9.917206 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                              9.917206   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.622171   29.268641   library setup time
                                             29.268641   data required time
---------------------------------------------------------------------------------------------
                                             29.268641   data required time
                                             -9.917206   data arrival time
---------------------------------------------------------------------------------------------
                                             19.351433   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003476    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180166    0.000087    8.740088 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002450    0.035142    0.407450    9.147537 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035142    0.000174    9.147712 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012056    0.100534    0.442888    9.590599 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100542    0.001070    9.591669 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069998    0.067673    0.102339    9.694009 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.078304    0.021320    9.715328 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.174211    0.156654    9.871983 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.192223    0.044759    9.916741 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                              9.916741   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.622030   29.268780   library setup time
                                             29.268780   data required time
---------------------------------------------------------------------------------------------
                                             29.268780   data required time
                                             -9.916741   data arrival time
---------------------------------------------------------------------------------------------
                                             19.352039   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003476    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180166    0.000087    8.740088 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002450    0.035142    0.407450    9.147537 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035142    0.000174    9.147712 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012056    0.100534    0.442888    9.590599 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100542    0.001070    9.591669 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069998    0.067673    0.102339    9.694009 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.078304    0.021320    9.715328 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.174211    0.156654    9.871983 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.191731    0.044139    9.916121 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                              9.916121   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.621843   29.268969   library setup time
                                             29.268969   data required time
---------------------------------------------------------------------------------------------
                                             29.268969   data required time
                                             -9.916121   data arrival time
---------------------------------------------------------------------------------------------
                                             19.352846   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003476    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180166    0.000087    8.740088 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002450    0.035142    0.407450    9.147537 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035142    0.000174    9.147712 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012056    0.100534    0.442888    9.590599 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100542    0.001070    9.591669 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069998    0.067673    0.102339    9.694009 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.078304    0.021320    9.715328 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.174211    0.156654    9.871983 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.190983    0.043186    9.915169 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                              9.915169   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.621558   29.269253   library setup time
                                             29.269253   data required time
---------------------------------------------------------------------------------------------
                                             29.269253   data required time
                                             -9.915169   data arrival time
---------------------------------------------------------------------------------------------
                                             19.354084   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003476    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180166    0.000087    8.740088 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002450    0.035142    0.407450    9.147537 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035142    0.000174    9.147712 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012056    0.100534    0.442888    9.590599 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100542    0.001070    9.591669 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069998    0.067673    0.102339    9.694009 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.078304    0.021320    9.715328 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.174211    0.156654    9.871983 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.189988    0.041902    9.913884 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                              9.913884   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.621178   29.269632   library setup time
                                             29.269632   data required time
---------------------------------------------------------------------------------------------
                                             29.269632   data required time
                                             -9.913884   data arrival time
---------------------------------------------------------------------------------------------
                                             19.355749   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003558    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180169    0.000089    8.740088 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002046    0.032924    0.404705    9.144794 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032924    0.000155    9.144948 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011764    0.098651    0.440843    9.585791 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.098659    0.001015    9.586806 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074884    0.071616    0.104358    9.691165 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.083233    0.022927    9.714092 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.176158    0.151909    9.866001 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.194699    0.045297    9.911298 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                              9.911298   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.622974   29.267838   library setup time
                                             29.267838   data required time
---------------------------------------------------------------------------------------------
                                             29.267838   data required time
                                             -9.911298   data arrival time
---------------------------------------------------------------------------------------------
                                             19.356539   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.005050    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180261    0.000137    8.740137 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003048    0.038784    0.411480    9.151617 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.039273    0.000241    9.151857 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010737    0.091260    0.436840    9.588697 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.091265    0.000854    9.589552 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025319    0.033311    0.082812    9.672363 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.034030    0.003894    9.676257 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.190530    0.126696    9.802954 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.249267    0.086981    9.889935 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                              9.889935   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.643766   29.247046   library setup time
                                             29.247046   data required time
---------------------------------------------------------------------------------------------
                                             29.247046   data required time
                                             -9.889935   data arrival time
---------------------------------------------------------------------------------------------
                                             19.357111   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003476    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180166    0.000087    8.740088 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002450    0.035142    0.407450    9.147537 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035142    0.000174    9.147712 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012056    0.100534    0.442888    9.590599 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100542    0.001070    9.591669 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069998    0.067673    0.102339    9.694009 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.078304    0.021320    9.715328 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.174211    0.156654    9.871983 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.188975    0.040573    9.912556 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                              9.912556   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.620793   29.270018   library setup time
                                             29.270018   data required time
---------------------------------------------------------------------------------------------
                                             29.270018   data required time
                                             -9.912556   data arrival time
---------------------------------------------------------------------------------------------
                                             19.357462   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003476    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180166    0.000087    8.740088 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002450    0.035142    0.407450    9.147537 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.035142    0.000174    9.147712 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012056    0.100534    0.442888    9.590599 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100542    0.001070    9.591669 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069998    0.067673    0.102339    9.694009 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.078304    0.021320    9.715328 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.174211    0.156654    9.871983 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.186070    0.036611    9.908593 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                              9.908593   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.619686   29.271126   library setup time
                                             29.271126   data required time
---------------------------------------------------------------------------------------------
                                             29.271126   data required time
                                             -9.908593   data arrival time
---------------------------------------------------------------------------------------------
                                             19.362532   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004665    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180242    0.000127    8.740128 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408104    9.148231 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148407 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584718 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585608 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030862    0.037836    0.086134    9.671741 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.038807    0.004910    9.676652 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.174215    0.148312    9.824965 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.192696    0.045355    9.870319 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                              9.870319   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.622210   29.268600   library setup time
                                             29.268600   data required time
---------------------------------------------------------------------------------------------
                                             29.268600   data required time
                                             -9.870319   data arrival time
---------------------------------------------------------------------------------------------
                                             19.398283   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004665    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180242    0.000127    8.740128 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408104    9.148231 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148407 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584718 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585608 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030862    0.037836    0.086134    9.671741 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.038807    0.004910    9.676652 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.174215    0.148312    9.824965 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.192482    0.045087    9.870051 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                              9.870051   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.622129   29.268682   library setup time
                                             29.268682   data required time
---------------------------------------------------------------------------------------------
                                             29.268682   data required time
                                             -9.870051   data arrival time
---------------------------------------------------------------------------------------------
                                             19.398630   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004665    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180242    0.000127    8.740128 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408104    9.148231 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148407 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584718 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585608 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030862    0.037836    0.086134    9.671741 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.038807    0.004910    9.676652 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.174215    0.148312    9.824965 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.192119    0.044632    9.869596 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                              9.869596   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.621991   29.268820   library setup time
                                             29.268820   data required time
---------------------------------------------------------------------------------------------
                                             29.268820   data required time
                                             -9.869596   data arrival time
---------------------------------------------------------------------------------------------
                                             19.399223   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004665    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180242    0.000127    8.740128 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408104    9.148231 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148407 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584718 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585608 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030862    0.037836    0.086134    9.671741 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.038807    0.004910    9.676652 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.174215    0.148312    9.824965 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.191535    0.043895    9.868859 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                              9.868859   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.621768   29.269043   library setup time
                                             29.269043   data required time
---------------------------------------------------------------------------------------------
                                             29.269043   data required time
                                             -9.868859   data arrival time
---------------------------------------------------------------------------------------------
                                             19.400183   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004665    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180242    0.000127    8.740128 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408104    9.148231 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148407 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584718 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585608 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030862    0.037836    0.086134    9.671741 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.038807    0.004910    9.676652 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.174215    0.148312    9.824965 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.190683    0.042806    9.867770 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                              9.867770   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.621444   29.269367   library setup time
                                             29.269367   data required time
---------------------------------------------------------------------------------------------
                                             29.269367   data required time
                                             -9.867770   data arrival time
---------------------------------------------------------------------------------------------
                                             19.401598   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004665    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180242    0.000127    8.740128 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408104    9.148231 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148407 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584718 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585608 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030862    0.037836    0.086134    9.671741 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.038807    0.004910    9.676652 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.174215    0.148312    9.824965 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.189843    0.041720    9.866684 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                              9.866684   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.621124   29.269686   library setup time
                                             29.269686   data required time
---------------------------------------------------------------------------------------------
                                             29.269686   data required time
                                             -9.866684   data arrival time
---------------------------------------------------------------------------------------------
                                             19.403002   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004665    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180242    0.000127    8.740128 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408104    9.148231 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148407 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584718 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585608 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030862    0.037836    0.086134    9.671741 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.038807    0.004910    9.676652 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.174215    0.148312    9.824965 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.188631    0.040123    9.865087 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                              9.865087   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.620661   29.270149   library setup time
                                             29.270149   data required time
---------------------------------------------------------------------------------------------
                                             29.270149   data required time
                                             -9.865087   data arrival time
---------------------------------------------------------------------------------------------
                                             19.405064   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003894    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140172    0.000090    9.310090 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003431    0.041086    0.427260    9.737350 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.041086    0.000222    9.737572 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.019481    0.074900    0.138414    9.875986 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.075062    0.002639    9.878624 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.078348    0.118275    0.119188    9.997812 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.119108    0.008438   10.006250 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                             10.006250   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.478891   29.411919   library setup time
                                             29.411919   data required time
---------------------------------------------------------------------------------------------
                                             29.411919   data required time
                                            -10.006250   data arrival time
---------------------------------------------------------------------------------------------
                                             19.405668   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004665    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180242    0.000127    8.740128 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002546    0.035687    0.408104    9.148231 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035687    0.000176    9.148407 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010792    0.091658    0.436311    9.584718 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.091664    0.000891    9.585608 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030862    0.037836    0.086134    9.671741 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.038807    0.004910    9.676652 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.174215    0.148312    9.824965 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.184775    0.034716    9.859680 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                              9.859680   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   29.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   29.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   29.990808 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.890810   clock uncertainty
                                  0.000000   29.890810   clock reconvergence pessimism
                                 -0.619192   29.271620   library setup time
                                             29.271620   data required time
---------------------------------------------------------------------------------------------
                                             29.271620   data required time
                                             -9.859680   data arrival time
---------------------------------------------------------------------------------------------
                                             19.411940   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.083870    0.013629    5.778056 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014666    0.028375    0.099874    5.877930 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.028396    0.001444    5.879374 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015242    0.107033    0.267412    6.146785 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.107035    0.000766    6.147551 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003674    0.030460    0.122963    6.270514 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.030460    0.000286    6.270800 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.270800   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073324    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013646   29.663645 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162265   29.825911 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.083870    0.012331   29.838242 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014666    0.028375    0.090360   29.928600 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.028396    0.001307   29.929909 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.829910   clock uncertainty
                                  0.949327   30.779238   clock reconvergence pessimism
                                 -0.072242   30.706997   library setup time
                                             30.706997   data required time
---------------------------------------------------------------------------------------------
                                             30.706997   data required time
                                             -6.270800   data arrival time
---------------------------------------------------------------------------------------------
                                             24.436197   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073324    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.015081    5.585082 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.179346    5.764427 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.083870    0.013629    5.778056 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014666    0.028375    0.099874    5.877930 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.028396    0.001444    5.879374 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015242    0.107033    0.267412    6.146785 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.107045    0.001270    6.148055 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190994    0.167328    0.181666    6.329721 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.167941    0.008700    6.338421 ^ wbs_ack_o (out)
                                              6.338421   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -6.338421   data arrival time
---------------------------------------------------------------------------------------------
                                             39.801575   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003737    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170185    0.000097   10.310097 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002840    0.037472    0.409375   10.719472 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.037472    0.000205   10.719677 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.011681    0.106972    0.109973   10.829650 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.106992    0.001255   10.830905 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.104604    0.226843    0.247864   11.078770 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.227792    0.012556   11.091326 ^ SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                             11.091326   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.073324    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638727    0.013642   54.663643 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072653    0.080342    0.162267   54.825909 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.080553    0.002704   54.828613 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.116185    0.142052   54.970665 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.122642    0.020144   54.990807 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   54.890808   clock uncertainty
                                  0.000000   54.890808   clock reconvergence pessimism
                                 -1.238809   53.652000   library setup time
                                             53.652000   data required time
---------------------------------------------------------------------------------------------
                                             53.652000   data required time
                                            -11.091326   data arrival time
---------------------------------------------------------------------------------------------
                                             42.560673   slack (MET)



