

================================================================
== Vitis HLS Report for 'load_data_and_op'
================================================================
* Date:           Thu May 16 16:22:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       62|       62|  0.620 us|  0.620 us|   62|   62|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                  |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |load_op_U0        |load_op        |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
        |load_data_a_3_U0  |load_data_a_3  |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
        |load_data_b_4_U0  |load_data_b_4  |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
        |store_op_U0       |store_op       |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
        +------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     385|    598|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     388|    645|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+-----+-----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------+---------------+---------+----+-----+-----+-----+
    |load_data_a_3_U0  |load_data_a_3  |        0|   0|  123|  170|    0|
    |load_data_b_4_U0  |load_data_b_4  |        0|   0|  123|  170|    0|
    |load_op_U0        |load_op        |        0|   0|  124|  179|    0|
    |store_op_U0       |store_op       |        0|   0|   15|   79|    0|
    +------------------+---------------+---------+----+-----+-----+-----+
    |Total             |               |        0|   0|  385|  598|    0|
    +------------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+-----+------+-----+---------+
    |ALU_operation_U  |        0|  0|   0|    -|     2|   32|       64|
    +-----------------+---------+---+----+-----+------+-----+---------+
    |Total            |        0|  0|   0|    0|     2|   32|       64|
    +-----------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                      |       and|   0|  0|   2|           1|           1|
    |load_data_a_3_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_data_b_4_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_op_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |ap_sync_load_data_a_3_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_data_b_4_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_op_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  20|          10|          10|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_load_data_a_3_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_data_b_4_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_op_U0_ap_ready        |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  27|          6|    3|          6|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_load_data_a_3_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_data_b_4_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_op_U0_ap_ready        |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  3|   0|    3|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------------+-----+-----+------------+-------------------+--------------+
|m_axi_gmem0_AWVALID           |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREADY           |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWADDR            |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWID              |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLEN             |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWSIZE            |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWBURST           |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWLOCK            |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWCACHE           |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWPROT            |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWQOS             |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWREGION          |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_AWUSER            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WVALID            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WREADY            |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WDATA             |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WSTRB             |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WLAST             |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WID               |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_WUSER             |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARVALID           |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREADY           |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARADDR            |  out|   64|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARID              |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLEN             |  out|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARSIZE            |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARBURST           |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARLOCK            |  out|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARCACHE           |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARPROT            |  out|    3|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARQOS             |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARREGION          |  out|    4|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_ARUSER            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RVALID            |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RREADY            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RDATA             |   in|   32|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RLAST             |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RID               |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM          |   in|    9|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RUSER             |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_RRESP             |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BVALID            |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BREADY            |  out|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BRESP             |   in|    2|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BID               |   in|    1|       m_axi|              gmem0|       pointer|
|m_axi_gmem0_BUSER             |   in|    1|       m_axi|              gmem0|       pointer|
|a                             |   in|   64|     ap_none|                  a|        scalar|
|a_ap_vld                      |   in|    1|     ap_none|                  a|        scalar|
|m_axi_gmem1_AWVALID           |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREADY           |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWADDR            |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWID              |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLEN             |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWSIZE            |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWBURST           |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLOCK            |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWCACHE           |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWPROT            |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWQOS             |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREGION          |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWUSER            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WVALID            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WREADY            |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WDATA             |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WSTRB             |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WLAST             |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WID               |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WUSER             |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARVALID           |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREADY           |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARADDR            |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARID              |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLEN             |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARSIZE            |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARBURST           |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLOCK            |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARCACHE           |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARPROT            |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARQOS             |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREGION          |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARUSER            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RVALID            |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RREADY            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RDATA             |   in|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RLAST             |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RID               |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM          |   in|    9|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RUSER             |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RRESP             |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BVALID            |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BREADY            |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BRESP             |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BID               |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BUSER             |   in|    1|       m_axi|              gmem1|       pointer|
|b                             |   in|   64|     ap_none|                  b|        scalar|
|b_ap_vld                      |   in|    1|     ap_none|                  b|        scalar|
|m_axi_gmem3_AWVALID           |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWREADY           |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWADDR            |  out|   64|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWID              |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWLEN             |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWSIZE            |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWBURST           |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWLOCK            |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWCACHE           |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWPROT            |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWQOS             |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWREGION          |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_AWUSER            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WVALID            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WREADY            |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WDATA             |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WSTRB             |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WLAST             |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WID               |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_WUSER             |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARVALID           |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARREADY           |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARADDR            |  out|   64|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARID              |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARLEN             |  out|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARSIZE            |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARBURST           |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARLOCK            |  out|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARCACHE           |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARPROT            |  out|    3|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARQOS             |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARREGION          |  out|    4|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_ARUSER            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RVALID            |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RREADY            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RDATA             |   in|   32|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RLAST             |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RID               |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RFIFONUM          |   in|    9|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RUSER             |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_RRESP             |   in|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BVALID            |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BREADY            |  out|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BRESP             |   in|    2|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BID               |   in|    1|       m_axi|              gmem3|       pointer|
|m_axi_gmem3_BUSER             |   in|    1|       m_axi|              gmem3|       pointer|
|op                            |   in|   64|     ap_none|                 op|        scalar|
|op_ap_vld                     |   in|    1|     ap_none|                 op|        scalar|
|ALU_operation_MEM_address0    |  out|    6|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_ce0         |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_d0          |  out|   32|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_q0          |   in|   32|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_we0         |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_address1    |  out|    6|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_ce1         |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_d1          |  out|   32|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_q1          |   in|   32|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_we1         |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|data_a_din                    |  out|   32|     ap_fifo|             data_a|       pointer|
|data_a_full_n                 |   in|    1|     ap_fifo|             data_a|       pointer|
|data_a_write                  |  out|    1|     ap_fifo|             data_a|       pointer|
|data_b_din                    |  out|   32|     ap_fifo|             data_b|       pointer|
|data_b_full_n                 |   in|    1|     ap_fifo|             data_b|       pointer|
|data_b_write                  |  out|    1|     ap_fifo|             data_b|       pointer|
|ap_clk                        |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_MEM_full_n      |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_MEM_write       |  out|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_din             |   in|   32|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_num_data_valid  |  out|    3|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_fifo_cap        |  out|    3|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_full_n          |  out|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_write           |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_dout            |  out|   32|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_empty_n         |  out|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ALU_operation_read            |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|   load_data_and_op|  return value|
+------------------------------+-----+-----+------------+-------------------+--------------+

