{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565569803364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565569803370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 17:30:03 2019 " "Processing started: Sun Aug 11 17:30:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565569803370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569803370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AudioFX -c AudioFX " "Command: quartus_map --read_settings_files=on --write_settings_files=off AudioFX -c AudioFX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569803370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565569804740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565569804740 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SDRAMPLL.qsys " "Elaborating Platform Designer system entity \"SDRAMPLL.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569843917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:30:48 Progress: Loading De1-SoC-Verilog-Audio-Loopback/SDRAMPLL.qsys " "2019.08.11.17:30:48 Progress: Loading De1-SoC-Verilog-Audio-Loopback/SDRAMPLL.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569848634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:30:49 Progress: Reading input file " "2019.08.11.17:30:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569849471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:30:49 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.1\] " "2019.08.11.17:30:49 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569849589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:30:49 Progress: Parameterizing module sys_sdram_pll_0 " "2019.08.11.17:30:49 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569849878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:30:49 Progress: Building connections " "2019.08.11.17:30:49 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569849881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:30:49 Progress: Parameterizing connections " "2019.08.11.17:30:49 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569849882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:30:49 Progress: Validating " "2019.08.11.17:30:49 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569849921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:30:54 Progress: Done reading input file " "2019.08.11.17:30:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569854719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAMPLL.sys_sdram_pll_0: Refclk Freq: 50.0 " "SDRAMPLL.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569855635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAMPLL: Generating SDRAMPLL \"SDRAMPLL\" for QUARTUS_SYNTH " "SDRAMPLL: Generating SDRAMPLL \"SDRAMPLL\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569857291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"SDRAMPLL\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"SDRAMPLL\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569860374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_pll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569860442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569860455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAMPLL: Done \"SDRAMPLL\" with 4 modules, 5 files " "SDRAMPLL: Done \"SDRAMPLL\" with 4 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569860456 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SDRAMPLL.qsys " "Finished elaborating Platform Designer system entity \"SDRAMPLL.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569861296 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "AVConfig.qsys " "Elaborating Platform Designer system entity \"AVConfig.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569861325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:06 Progress: Loading De1-SoC-Verilog-Audio-Loopback/AVConfig.qsys " "2019.08.11.17:31:06 Progress: Loading De1-SoC-Verilog-Audio-Loopback/AVConfig.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569866929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:07 Progress: Reading input file " "2019.08.11.17:31:07 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569867682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:07 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 17.1\] " "2019.08.11.17:31:07 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569867788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:09 Progress: Parameterizing module audio_and_video_config_0 " "2019.08.11.17:31:09 Progress: Parameterizing module audio_and_video_config_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569869623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:09 Progress: Building connections " "2019.08.11.17:31:09 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569869630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:09 Progress: Parameterizing connections " "2019.08.11.17:31:09 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569869631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:09 Progress: Validating " "2019.08.11.17:31:09 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569869664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:09 Progress: Done reading input file " "2019.08.11.17:31:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569869748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AVConfig: Generating AVConfig \"AVConfig\" for QUARTUS_SYNTH " "AVConfig: Generating AVConfig \"AVConfig\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569870699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: Starting Generation of Audio and Video Config " "Audio_and_video_config_0: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569871622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: \"AVConfig\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\" " "Audio_and_video_config_0: \"AVConfig\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569871889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AVConfig: Done \"AVConfig\" with 2 modules, 16 files " "AVConfig: Done \"AVConfig\" with 2 modules, 16 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569871924 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "AVConfig.qsys " "Finished elaborating Platform Designer system entity \"AVConfig.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569872658 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "AudioPLL.qsys " "Elaborating Platform Designer system entity \"AudioPLL.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569872686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:18 Progress: Loading De1-SoC-Verilog-Audio-Loopback/AudioPLL.qsys " "2019.08.11.17:31:18 Progress: Loading De1-SoC-Verilog-Audio-Loopback/AudioPLL.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569878340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:19 Progress: Reading input file " "2019.08.11.17:31:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569879106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:19 Progress: Adding audio_pll_0 \[altera_up_avalon_audio_pll 17.1\] " "2019.08.11.17:31:19 Progress: Adding audio_pll_0 \[altera_up_avalon_audio_pll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569879215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:19 Progress: Parameterizing module audio_pll_0 " "2019.08.11.17:31:19 Progress: Parameterizing module audio_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569879413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:19 Progress: Building connections " "2019.08.11.17:31:19 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569879416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:19 Progress: Parameterizing connections " "2019.08.11.17:31:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569879417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:19 Progress: Validating " "2019.08.11.17:31:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569879459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:23 Progress: Done reading input file " "2019.08.11.17:31:23 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569883366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AudioPLL: Generating AudioPLL \"AudioPLL\" for QUARTUS_SYNTH " "AudioPLL: Generating AudioPLL \"AudioPLL\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569884756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll_0: \"AudioPLL\" instantiated altera_up_avalon_audio_pll \"audio_pll_0\" " "Audio_pll_0: \"AudioPLL\" instantiated altera_up_avalon_audio_pll \"audio_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569887818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_pll: \"audio_pll_0\" instantiated altera_pll \"audio_pll\" " "Audio_pll: \"audio_pll_0\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569887901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"audio_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"audio_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569887910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AudioPLL: Done \"AudioPLL\" with 4 modules, 5 files " "AudioPLL: Done \"AudioPLL\" with 4 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569887912 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "AudioPLL.qsys " "Finished elaborating Platform Designer system entity \"AudioPLL.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569888749 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "AudioCodec.qsys " "Elaborating Platform Designer system entity \"AudioCodec.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569888769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:34 Progress: Loading De1-SoC-Verilog-Audio-Loopback/AudioCodec.qsys " "2019.08.11.17:31:34 Progress: Loading De1-SoC-Verilog-Audio-Loopback/AudioCodec.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569894500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:35 Progress: Reading input file " "2019.08.11.17:31:35 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569895249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:35 Progress: Adding audio_0 \[altera_up_avalon_audio 17.1\] " "2019.08.11.17:31:35 Progress: Adding audio_0 \[altera_up_avalon_audio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569895366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:36 Progress: Parameterizing module audio_0 " "2019.08.11.17:31:36 Progress: Parameterizing module audio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569896574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:36 Progress: Building connections " "2019.08.11.17:31:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569896580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:36 Progress: Parameterizing connections " "2019.08.11.17:31:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569896581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:36 Progress: Validating " "2019.08.11.17:31:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569896611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.08.11.17:31:37 Progress: Done reading input file " "2019.08.11.17:31:37 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569897346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AudioCodec: Generating AudioCodec \"AudioCodec\" for QUARTUS_SYNTH " "AudioCodec: Generating AudioCodec \"AudioCodec\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569898370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: Starting Generation of Audio Controller " "Audio_0: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569899282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: \"AudioCodec\" instantiated altera_up_avalon_audio \"audio_0\" " "Audio_0: \"AudioCodec\" instantiated altera_up_avalon_audio \"audio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569899464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AudioCodec: Done \"AudioCodec\" with 2 modules, 7 files " "AudioCodec: Done \"AudioCodec\" with 2 modules, 7 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569899477 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "AudioCodec.qsys " "Finished elaborating Platform Designer system entity \"AudioCodec.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569900625 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SampleStorage.sv(59) " "Verilog HDL information at SampleStorage.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "SampleStorage.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SampleStorage.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1565569900917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "samplestorage.sv 1 1 " "Found 1 design units, including 1 entities, in source file samplestorage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SampleStorage " "Found entity 1: SampleStorage" {  } { { "SampleStorage.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SampleStorage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569900922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569900922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrampll/synthesis/sdrampll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrampll/synthesis/sdrampll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMPLL " "Found entity 1: SDRAMPLL" {  } { { "SDRAMPLL/synthesis/SDRAMPLL.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/SDRAMPLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569900942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569900942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrampll/synthesis/submodules/sdrampll_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrampll/synthesis/submodules/sdrampll_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMPLL_sys_sdram_pll_0 " "Found entity 1: SDRAMPLL_sys_sdram_pll_0" {  } { { "SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569900954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569900954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrampll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrampll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "SDRAMPLL/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569900975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569900975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrampll/synthesis/submodules/sdrampll_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrampll/synthesis/submodules/sdrampll_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMPLL_sys_sdram_pll_0_sys_pll " "Found entity 1: SDRAMPLL_sys_sdram_pll_0_sys_pll" {  } { { "SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569900984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569900984 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(166) " "Verilog HDL warning at sdram_controller.v(166): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/sdram_controller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1565569900997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/sdram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901001 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AudioFX.sv(303) " "Verilog HDL information at AudioFX.sv(303): always construct contains both blocking and non-blocking assignments" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 303 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1565569901005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiofx.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiofx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AudioFX " "Found entity 1: AudioFX" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/avconfig.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/avconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 AVConfig " "Found entity 1: AVConfig" {  } { { "AVConfig/synthesis/AVConfig.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/AVConfig.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "AVConfig/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901061 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569901073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconfig/synthesis/submodules/avconfig_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avconfig/synthesis/submodules/avconfig_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AVConfig_audio_and_video_config_0 " "Found entity 1: AVConfig_audio_and_video_config_0" {  } { { "AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/synthesis/audiopll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/synthesis/audiopll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL " "Found entity 1: AudioPLL" {  } { { "AudioPLL/synthesis/AudioPLL.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/AudioPLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/synthesis/submodules/audiopll_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/synthesis/submodules/audiopll_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL_audio_pll_0 " "Found entity 1: AudioPLL_audio_pll_0" {  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "AudioPLL/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiopll/synthesis/submodules/audiopll_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiopll/synthesis/submodules/audiopll_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioPLL_audio_pll_0_audio_pll " "Found entity 1: AudioPLL_audio_pll_0_audio_pll" {  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/audiocodec.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/audiocodec.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCodec " "Found entity 1: AudioCodec" {  } { { "AudioCodec/synthesis/AudioCodec.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/AudioCodec.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "AudioCodec/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "AudioCodec/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "AudioCodec/synthesis/submodules/altera_up_clock_edge.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901317 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1565569901329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/synthesis/submodules/audiocodec_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/synthesis/submodules/audiocodec_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCodec_audio_0 " "Found entity 1: AudioCodec_audio_0" {  } { { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569901347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901347 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/sdrampll/sdrampll.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/SDRAMPLL.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/sdrampll/sdrampll.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/SDRAMPLL.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdrampll/sdrampll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdrampll/sdrampll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901350 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/sdrampll/submodules/sdrampll_sys_sdram_pll_0.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/sdrampll/submodules/sdrampll_sys_sdram_pll_0.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdrampll/submodules/sdrampll_sys_sdram_pll_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdrampll/submodules/sdrampll_sys_sdram_pll_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901353 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/sdrampll/submodules/sdrampll_sys_sdram_pll_0_sys_pll.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0_sys_pll.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/sdrampll/submodules/sdrampll_sys_sdram_pll_0_sys_pll.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0_sys_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdrampll/submodules/sdrampll_sys_sdram_pll_0_sys_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdrampll/submodules/sdrampll_sys_sdram_pll_0_sys_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901356 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/sdrampll/submodules/altera_up_avalon_reset_from_locked_signal.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/sdrampll/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdrampll/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sdrampll/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901359 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/avconfig.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/AVConfig.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/avconfig.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/AVConfig.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/avconfig.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/avconfig.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901361 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/avconfig_audio_and_video_config_0.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/avconfig_audio_and_video_config_0.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/avconfig_audio_and_video_config_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/avconfig_audio_and_video_config_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901364 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901367 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_d5m.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_d5m.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_d5m.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_d5m.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_d5m.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901369 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_dc2.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_dc2.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_dc2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_dc2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_dc2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901372 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_lcm.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_lcm.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_lcm.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_lcm.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_lcm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901375 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ltm.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ltm.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ltm.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ltm.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ltm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901377 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7180.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7180.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7180.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7180.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901380 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7181.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7181.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7181.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_adv7181.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901383 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_audio.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_audio.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_audio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_audio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901386 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de10_standard.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de10_standard.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901388 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de1_soc.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de1_soc.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901391 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2_115.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2_115.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2_115.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2_115.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901394 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2i_150.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2i_150.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901396 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_serial_bus_controller.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_av_config_serial_bus_controller.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_av_config_serial_bus_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_av_config_serial_bus_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901399 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_slow_clock_generator.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_slow_clock_generator.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/avconfig/submodules/altera_up_slow_clock_generator.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_slow_clock_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avconfig/submodules/altera_up_slow_clock_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/avconfig/submodules/altera_up_slow_clock_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901402 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiopll/audiopll.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/AudioPLL.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiopll/audiopll.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/AudioPLL.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiopll/audiopll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiopll/audiopll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901404 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiopll/submodules/audiopll_audio_pll_0.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiopll/submodules/audiopll_audio_pll_0.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiopll/submodules/audiopll_audio_pll_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiopll/submodules/audiopll_audio_pll_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901407 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiopll/submodules/audiopll_audio_pll_0_audio_pll.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiopll/submodules/audiopll_audio_pll_0_audio_pll.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiopll/submodules/audiopll_audio_pll_0_audio_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiopll/submodules/audiopll_audio_pll_0_audio_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901410 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiopll/submodules/altera_up_avalon_reset_from_locked_signal.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiopll/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiopll/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiopll/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901413 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/audiocodec.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/AudioCodec.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/audiocodec.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/AudioCodec.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/audiocodec.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/audiocodec.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901415 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/submodules/audiocodec_audio_0.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/submodules/audiocodec_audio_0.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/submodules/audiocodec_audio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/submodules/audiocodec_audio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901418 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/submodules/altera_up_audio_bit_counter.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_audio_bit_counter.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/submodules/altera_up_audio_bit_counter.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_audio_bit_counter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/submodules/altera_up_audio_bit_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/submodules/altera_up_audio_bit_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901421 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/submodules/altera_up_audio_in_deserializer.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/submodules/altera_up_audio_in_deserializer.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/submodules/altera_up_audio_in_deserializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/submodules/altera_up_audio_in_deserializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901423 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/submodules/altera_up_audio_out_serializer.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_audio_out_serializer.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/submodules/altera_up_audio_out_serializer.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_audio_out_serializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/submodules/altera_up_audio_out_serializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/submodules/altera_up_audio_out_serializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901426 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/submodules/altera_up_clock_edge.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_clock_edge.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/submodules/altera_up_clock_edge.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_clock_edge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/submodules/altera_up_clock_edge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/submodules/altera_up_clock_edge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901429 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/submodules/altera_up_sync_fifo.v D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v " "File \"d:/documents/github/de1-soc-verilog-audio-loopback/db/ip/audiocodec/submodules/altera_up_sync_fifo.v\" is a duplicate of already analyzed file \"D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1565569901431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/audiocodec/submodules/altera_up_sync_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/audiocodec/submodules/altera_up_sync_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569901431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AudioFX " "Elaborating entity \"AudioFX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565569901651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D AudioFX.sv(106) " "Verilog HDL or VHDL warning at AudioFX.sv(106): object \"D\" assigned a value but never read" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565569901663 "|AudioFX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 AudioFX.sv(270) " "Verilog HDL assignment warning at AudioFX.sv(270): truncated value with size 5 to match size of target (4)" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565569901667 "|AudioFX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 AudioFX.sv(271) " "Verilog HDL assignment warning at AudioFX.sv(271): truncated value with size 5 to match size of target (4)" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565569901667 "|AudioFX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 AudioFX.sv(284) " "Verilog HDL assignment warning at AudioFX.sv(284): truncated value with size 32 to match size of target (23)" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565569901668 "|AudioFX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..3\] AudioFX.sv(62) " "Output port \"LEDR\[8..3\]\" at AudioFX.sv(62) has no driver" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1565569901671 "|AudioFX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[35..32\] AudioFX.sv(64) " "Output port \"GPIO_1\[35..32\]\" at AudioFX.sv(64) has no driver" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1565569901671 "|AudioFX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL AudioPLL:u0 " "Elaborating entity \"AudioPLL\" for hierarchy \"AudioPLL:u0\"" {  } { { "AudioFX.sv" "u0" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569901738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL_audio_pll_0 AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0 " "Elaborating entity \"AudioPLL_audio_pll_0\" for hierarchy \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\"" {  } { { "AudioPLL/synthesis/AudioPLL.v" "audio_pll_0" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/AudioPLL.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569901771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioPLL_audio_pll_0_audio_pll AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"AudioPLL_audio_pll_0_audio_pll\" for hierarchy \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\"" {  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v" "audio_pll" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569901792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569901898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1565569901916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569901945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|AudioPLL_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569901947 ""}  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565569901947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"AudioPLL:u0\|AudioPLL_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v" "reset_from_locked" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioPLL/synthesis/submodules/AudioPLL_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569901958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMPLL SDRAMPLL:u1 " "Elaborating entity \"SDRAMPLL\" for hierarchy \"SDRAMPLL:u1\"" {  } { { "AudioFX.sv" "u1" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569901982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMPLL_sys_sdram_pll_0 SDRAMPLL:u1\|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"SDRAMPLL_sys_sdram_pll_0\" for hierarchy \"SDRAMPLL:u1\|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "SDRAMPLL/synthesis/SDRAMPLL.v" "sys_sdram_pll_0" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/SDRAMPLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569901999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMPLL_sys_sdram_pll_0_sys_pll SDRAMPLL:u1\|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0\|SDRAMPLL_sys_sdram_pll_0_sys_pll:sys_pll " "Elaborating entity \"SDRAMPLL_sys_sdram_pll_0_sys_pll\" for hierarchy \"SDRAMPLL:u1\|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0\|SDRAMPLL_sys_sdram_pll_0_sys_pll:sys_pll\"" {  } { { "SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0.v" "sys_pll" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll SDRAMPLL:u1\|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0\|SDRAMPLL_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"SDRAMPLL:u1\|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0\|SDRAMPLL_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0_sys_pll.v" "altera_pll_i" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902037 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1565569902059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAMPLL:u1\|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0\|SDRAMPLL_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"SDRAMPLL:u1\|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0\|SDRAMPLL_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAMPLL:u1\|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0\|SDRAMPLL_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"SDRAMPLL:u1\|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0\|SDRAMPLL_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902083 ""}  } { { "SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565569902083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal SDRAMPLL:u1\|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"SDRAMPLL:u1\|SDRAMPLL_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0.v" "reset_from_locked" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/SDRAMPLL/synthesis/submodules/SDRAMPLL_sys_sdram_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AVConfig AVConfig:u2 " "Elaborating entity \"AVConfig\" for hierarchy \"AVConfig:u2\"" {  } { { "AudioFX.sv" "u2" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AVConfig_audio_and_video_config_0 AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0 " "Elaborating entity \"AVConfig_audio_and_video_config_0\" for hierarchy \"AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\"" {  } { { "AVConfig/synthesis/AVConfig.v" "audio_and_video_config_0" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/AVConfig.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" "AV_Config_Auto_Init" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565569902173 "|AudioFX|AVConfig:u2|AVConfig_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" "Auto_Init_OB_Devices_ROM" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" "Serial_Bus_Controller" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/AVConfig_audio_and_video_config_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565569902280 "|AudioFX|AVConfig:u2|AVConfig_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "AVConfig/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565569902311 "|AudioFX|AVConfig:u2|AVConfig_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioCodec AudioCodec:u3 " "Elaborating entity \"AudioCodec\" for hierarchy \"AudioCodec:u3\"" {  } { { "AudioFX.sv" "u3" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioCodec_audio_0 AudioCodec:u3\|AudioCodec_audio_0:audio_0 " "Elaborating entity \"AudioCodec_audio_0\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\"" {  } { { "AudioCodec/synthesis/AudioCodec.v" "audio_0" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/AudioCodec.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "Bit_Clock_Edges" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "Audio_In_Deserializer" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569902973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565569902973 ""}  } { { "AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565569902973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9ba1 " "Found entity 1: scfifo_9ba1" {  } { { "db/scfifo_9ba1.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/scfifo_9ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569903070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569903070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9ba1 AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated " "Elaborating entity \"scfifo_9ba1\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569903075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s2a1 " "Found entity 1: a_dpfifo_s2a1" {  } { { "db/a_dpfifo_s2a1.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/a_dpfifo_s2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569903127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569903127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s2a1 AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo " "Elaborating entity \"a_dpfifo_s2a1\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\"" {  } { { "db/scfifo_9ba1.tdf" "dpfifo" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/scfifo_9ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569903133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569903248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569903248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s2a1.tdf" "FIFOram" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/a_dpfifo_s2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569903256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569903367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569903367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s2a1.tdf" "almost_full_comparer" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/a_dpfifo_s2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569903375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_s2a1.tdf" "three_comparison" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/a_dpfifo_s2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569903402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569903557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569903557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s2a1.tdf" "rd_ptr_msb" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/a_dpfifo_s2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569903566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569903677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569903677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_s2a1.tdf" "usedw_counter" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/a_dpfifo_s2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569903685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569903777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569903777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_s2a1.tdf" "wr_ptr" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/a_dpfifo_s2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569903785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"AudioCodec:u3\|AudioCodec_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" "Audio_Out_Serializer" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioCodec/synthesis/submodules/AudioCodec_audio_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569904140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:u4 " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:u4\"" {  } { { "AudioFX.sv" "u4" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569904785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SampleStorage SampleStorage:LChan " "Elaborating entity \"SampleStorage\" for hierarchy \"SampleStorage:LChan\"" {  } { { "AudioFX.sv" "LChan" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569904830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0o84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0o84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0o84 " "Found entity 1: altsyncram_0o84" {  } { { "db/altsyncram_0o84.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/altsyncram_0o84.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569910827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569910827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569911082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569911082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569911226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569911226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jlc " "Found entity 1: mux_jlc" {  } { { "db/mux_jlc.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/mux_jlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569911725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569911725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569911971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569911971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hai " "Found entity 1: cntr_hai" {  } { { "db/cntr_hai.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/cntr_hai.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569912349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569912349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569912591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569912591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t3j " "Found entity 1: cntr_t3j" {  } { { "db/cntr_t3j.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/cntr_t3j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569912812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569912812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/cntr_89i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569913137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569913137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569913242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569913242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569913436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569913436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569913536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569913536 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569914566 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565569914834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.11.17:32:00 Progress: Loading sld30451bca/alt_sld_fab_wrapper_hw.tcl " "2019.08.11.17:32:00 Progress: Loading sld30451bca/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569920647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569924101 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569924327 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569927409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569927620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569927820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569928057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569928069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569928079 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1565569928806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30451bca/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30451bca/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld30451bca/alt_sld_fab.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/sld30451bca/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569929200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569929200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569929342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569929342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569929359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569929359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569929481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569929481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569929631 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569929631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569929631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/db/ip/sld30451bca/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565569929760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569929760 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"AVConfig:u2\|AVConfig_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AVConfig/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1565569932417 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1565569932417 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1565569933317 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1565569933500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1565569933500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1565569933500 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1565569933500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565569934030 "|AudioFX|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565569934030 "|AudioFX|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565569934030 "|AudioFX|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565569934030 "|AudioFX|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565569934030 "|AudioFX|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565569934030 "|AudioFX|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[32\] GND " "Pin \"GPIO_1\[32\]\" is stuck at GND" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565569934030 "|AudioFX|GPIO_1[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[33\] GND " "Pin \"GPIO_1\[33\]\" is stuck at GND" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565569934030 "|AudioFX|GPIO_1[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[34\] GND " "Pin \"GPIO_1\[34\]\" is stuck at GND" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565569934030 "|AudioFX|GPIO_1[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[35\] GND " "Pin \"GPIO_1\[35\]\" is stuck at GND" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565569934030 "|AudioFX|GPIO_1[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565569934030 "|AudioFX|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565569934030 "|AudioFX|DRAM_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1565569934030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569934237 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565569934880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.map.smsg " "Generated suppressed messages file D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569935394 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 275 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 275 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1565569938601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "20 0 3 0 0 " "Adding 20 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565569938768 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565569938768 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565569939625 "|AudioFX|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565569939625 "|AudioFX|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "AudioFX.sv" "" { Text "D:/Documents/GitHub/De1-SoC-Verilog-Audio-Loopback/AudioFX.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565569939625 "|AudioFX|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1565569939625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3968 " "Implemented 3968 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565569939638 ""} { "Info" "ICUT_CUT_TM_OPINS" "109 " "Implemented 109 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565569939638 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1565569939638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3510 " "Implemented 3510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565569939638 ""} { "Info" "ICUT_CUT_TM_RAMS" "306 " "Implemented 306 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565569939638 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1565569939638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565569939638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5010 " "Peak virtual memory: 5010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565569939726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 17:32:19 2019 " "Processing ended: Sun Aug 11 17:32:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565569939726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:16 " "Elapsed time: 00:02:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565569939726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:11 " "Total CPU time (on all processors): 00:03:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565569939726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565569939726 ""}
