<?xml version="1.0" encoding="UTF-8" standalone="no"?>

<module description="" id="Hidden_c75" XML_version="1" HW_revision="" hidden="true" >
	<register id="PC" acronym="PC" width="64" description="Program counter, E1 phase" />
	<register id="SP" acronym="SP" width="64" description="Stack Pointer" />
	<register id="FP" acronym="FP" width="64" description="Frame Pointer" />
	<register id="A0" acronym="A0" width="64" description="Global scalar register 0" />
	<register id="A1" acronym="A1" width="64" description="Global scalar register 1" />
	<register id="A2" acronym="A2" width="64" description="Global scalar register 2" />
	<register id="A3" acronym="A3" width="64" description="Global scalar register 3" />
	<register id="A4" acronym="A4" width="64" description="Global scalar register 4" />
	<register id="A5" acronym="A5" width="64" description="Global scalar register 5" />
	<register id="A6" acronym="A6" width="64" description="Global scalar register 6" />
	<register id="A7" acronym="A7" width="64" description="Global scalar register 7" />
	<register id="A8" acronym="A8" width="64" description="Global scalar register 8" />
	<register id="A9" acronym="A9" width="64" description="Global scalar register 9" />
	<register id="A10" acronym="A10" width="64" description="Global scalar register 10" />
	<register id="A11" acronym="A11" width="64" description="Global scalar register 11" />
	<register id="A12" acronym="A12" width="64" description="Global scalar register 12" />
	<register id="A13" acronym="A13" width="64" description="Global scalar register 13" />
	<register id="A14" acronym="A14" width="64" description="Global scalar register 14" />
	<register id="A15" acronym="A15" width="64" description="Global scalar register 15" />
	<register id="D0" acronym="D0" width="64" description="Local .D1/.D2 register 0" />
	<register id="D1" acronym="D1" width="64" description="Local .D1/.D2 register 1" />
	<register id="D2" acronym="D2" width="64" description="Local .D1/.D2 register 2" />
	<register id="D3" acronym="D3" width="64" description="Local .D1/.D2 register 3" />
	<register id="D4" acronym="D4" width="64" description="Local .D1/.D2 register 4" />
	<register id="D5" acronym="D5" width="64" description="Local .D1/.D2 register 5" />
	<register id="D6" acronym="D6" width="64" description="Local .D1/.D2 register 6" />
	<register id="D7" acronym="D7" width="64" description="Local .D1/.D2 register 7" />
	<register id="D8" acronym="D8" width="64" description="Local .D1/.D2 register 8" />
	<register id="D9" acronym="D9" width="64" description="Local .D1/.D2 register 9" />
	<register id="D10" acronym="D10" width="64" description="Local .D1/.D2 register 10" />
	<register id="D11" acronym="D11" width="64" description="Local .D1/.D2 register 11" />
	<register id="D12" acronym="D12" width="64" description="Local .D1/.D2 register 12" />
	<register id="D13" acronym="D13" width="64" description="Local .D1/.D2 register 13" />
	<register id="D14" acronym="D14" width="64" description="Local .D1/.D2 register 14" />
	<register id="D15" acronym="D15" width="64" description="Local .D1/.D2 register 15" />
	<register id="AM0" acronym="AM0" width="64" description="Local .M1 register 0" />
	<register id="AM1" acronym="AM1" width="64" description="Local .M1 register 1" />
	<register id="AM2" acronym="AM2" width="64" description="Local .M1 register 2" />
	<register id="AM3" acronym="AM3" width="64" description="Local .M1 register 3" />
	<register id="AM4" acronym="AM4" width="64" description="Local .M1 register 4" />
	<register id="AM5" acronym="AM5" width="64" description="Local .M1 register 5" />
	<register id="AM6" acronym="AM6" width="64" description="Local .M1 register 6" />
	<register id="AM7" acronym="AM7" width="64" description="Local .M1 register 7" />
	<register id="AM8" acronym="AM8" width="64" description="Local .M1 register 8" />
	<register id="AM9" acronym="AM9" width="64" description="Local .M1 register 9" />
	<register id="AM10" acronym="AM10" width="64" description="Local .M1 register 10" />
	<register id="AM11" acronym="AM11" width="64" description="Local .M1 register 11" />
	<register id="AM12" acronym="AM12" width="64" description="Local .M1 register 12" />
	<register id="AM13" acronym="AM13" width="64" description="Local .M1 register 13" />
	<register id="AM14" acronym="AM14" width="64" description="Local .M1 register 14" />
	<register id="AM15" acronym="AM15" width="64" description="Local .M1 register 15" />
	<register id="AL0" acronym="AL0" width="64" description="Local .L1/.S1 register 0" />
	<register id="AL1" acronym="AL1" width="64" description="Local .L1/.S1 register 1" />
	<register id="AL2" acronym="AL2" width="64" description="Local .L1/.S1 register 2" />
	<register id="AL3" acronym="AL3" width="64" description="Local .L1/.S1 register 3" />
	<register id="AL4" acronym="AL4" width="64" description="Local .L1/.S1 register 4" />
	<register id="AL5" acronym="AL5" width="64" description="Local .L1/.S1 register 5" />
	<register id="AL6" acronym="AL6" width="64" description="Local .L1/.S1 register 6" />
	<register id="AL7" acronym="AL7" width="64" description="Local .L1/.S1 register 7" />
	<register id="AL8" acronym="AL8" width="64" description="Local .L1/.S1 register 8" />
	<register id="AL9" acronym="AL9" width="64" description="Local .L1/.S1 register 9" />
	<register id="AL10" acronym="AL10" width="64" description="Local .L1/.S1 register 10" />
	<register id="AL11" acronym="AL11" width="64" description="Local .L1/.S1 register 11" />
	<register id="AL12" acronym="AL12" width="64" description="Local .L1/.S1 register 12" />
	<register id="AL13" acronym="AL13" width="64" description="Local .L1/.S1 register 13" />
	<register id="AL14" acronym="AL14" width="64" description="Local .L1/.S1 register 14" />
	<register id="AL15" acronym="AL15" width="64" description="Local .L1/.S1 register 15" />
	<register id="B0" acronym="B0" width="64" description="B-side scalar register 0" />
	<register id="B1" acronym="B1" width="64" description="B-side scalar register 1" />
	<register id="B2" acronym="B2" width="64" description="B-side scalar register 2" />
	<register id="B3" acronym="B3" width="64" description="B-side scalar register 3" />
	<register id="B4" acronym="B4" width="64" description="B-side scalar register 4" />
	<register id="B5" acronym="B5" width="64" description="B-side scalar register 5" />
	<register id="B6" acronym="B6" width="64" description="B-side scalar register 6" />
	<register id="B7" acronym="B7" width="64" description="B-side scalar register 7" />	
	<register id="B8" acronym="B8" width="64" description="B-side scalar register 8" />
	<register id="B9" acronym="B9" width="64" description="B-side scalar register 9" />
	<register id="B10" acronym="B10" width="64" description="B-side scalar register 10" />
	<register id="B11" acronym="B11" width="64" description="B-side scalar register 11" />
	<register id="B12" acronym="B12" width="64" description="B-side scalar register 12" />
	<register id="B13" acronym="B13" width="64" description="B-side scalar register 13" />
	<register id="B14" acronym="B14" width="64" description="B-side scalar register 14" />
	<register id="B15" acronym="B15" width="64" description="B-side scalar register 15" />
	<register id="P0" acronym="P0" width="32" description="Vector Predicate register 0" />
	<register id="P1" acronym="P1" width="32" description="Vector Predicate register 1" />
	<register id="P2" acronym="P2" width="32" description="Vector Predicate register 2" />
	<register id="P3" acronym="P3" width="32" description="Vector Predicate register 3" />
	<register id="P4" acronym="P4" width="32" description="Vector Predicate register 4" />
	<register id="P5" acronym="P5" width="32" description="Vector Predicate register 5" />
	<register id="P6" acronym="P6" width="32" description="Vector Predicate register 6" />
	<register id="P7" acronym="P7" width="32" description="Vector Predicate register 7" />
	<register id="BM0" acronym="BM0" width="64" description="VBM0 scalar register" />
	<register id="BM1" acronym="BM1" width="64" description="VBM1 scalar register" />
	<register id="BM2" acronym="BM2" width="64" description="VBM2 scalar register" />
	<register id="BM3" acronym="BM3" width="64" description="VBM3 scalar register" />
	<register id="BM4" acronym="BM4" width="64" description="VBM4 scalar register" />
	<register id="BM5" acronym="BM5" width="64" description="VBM5 scalar register" />
	<register id="BM6" acronym="BM6" width="64" description="VBM6 scalar register" />
	<register id="BM7" acronym="BM7" width="64" description="VBM7 scalar register" />	
	<register id="BL0" acronym="BL0" width="64" description="VBL0 scalar register" />
	<register id="BL1" acronym="BL1" width="64" description="VBL1 scalar register" />
	<register id="BL2" acronym="BL2" width="64" description="VBL2 scalar register" />
	<register id="BL3" acronym="BL3" width="64" description="VBL3 scalar register" />
	<register id="BL4" acronym="BL4" width="64" description="VBL4 scalar register" />
	<register id="BL5" acronym="BL5" width="64" description="VBL5 scalar register" />
	<register id="BL6" acronym="BL6" width="64" description="VBL6 scalar register" />
	<register id="BL7" acronym="BL7" width="64" description="VBL7 scalar register" />	
	<register id="PMR" acronym="PMR" width="64" description="Power Management register" />
	<register id="DNUM" acronym="DNUM" width="64" description="DSP core number register" />
	<register id="TSC" acronym="TSC" width="64" description="Time-stamp counter register" />
	<register id="TSR" acronym="TSR" width="64" description="Task state register" />
	<register id="RP" acronym="RP" width="64" description="Return pointer register" />
	<register id="BPCR" acronym="BPCR" width="64" description="Branch Predictor Control Register" />
	<register id="FPCR" acronym="FPCR" width="64" description="Floating-point  control register" />
	<register id="FSR" acronym="FSR" width="64" description="Flag status register" />
	<register id="ECLMR" acronym="ECLMR" width="64" description="Event Claim Register" />
	<register id="EASGR" acronym="EASGR" width="64" description="Event Assign Register" />
	<register id="EER" acronym="EER" width="64" description="Event Enable Register" />
	<register id="EESET" acronym="EESET" width="64" rwaccess="W,W" description="Event Enable Set  Register" />
	<register id="EECLR" acronym="EECLR" width="64" rwaccess="W,W" description="Event Enable Clear Register" />
	<register id="DEPR" acronym="DEPR" width="64" description="Debug Event Priority Register" />
	<register id="EFR" acronym="EFR" width="64" description="Event Flag Register" />
	<register id="EFSET" acronym="EFSET" width="64" rwaccess="W,W" description="Event Flag Set  Register" />
	<register id="EFCLR" acronym="EFCLR" width="64" rwaccess="W,W" description="Event Flag Clear Register" />
	<register id="IESET" acronym="IESET" width="64" description="Internal Exception Event Set Register" />
	<register id="ESTP_SS" acronym="ESTP_SS" width="64" description="Event Service Table Pointer Register, Secure Supervisor" />
	<register id="ESTP_GS" acronym="ESTP_GS" width="64" description="Event Service Table Pointer Register, Guest Supervisor" />
	<register id="EDR" acronym="EDR" width="64" description="Event Dropped Register" />
	<register id="ECSP_SS" acronym="ECSP_SS" width="64" description="Event Context Save Pointer, Secure Supervisor" />
	<register id="ECSP_GS" acronym="ECSP_GS" width="64" description="Event Context Save Pointer, Guest Supervisor" />
	<register id="TCSP" acronym="TCSP" width="64" description="Task Context Save Pointer " />
	<register id="RXMR_SS" acronym="RXMR_SS" width="64" description="Returning Execution Mode Register, Secure Supervisor" />
	<register id="AHPEE" acronym="AHPEE" width="64" description="Highest Priority Enabled Event, Currently in service" />
	<register id="PHPEE" acronym="PHPEE" width="64" description="Pending HPEE" />
	<register id="IPE" acronym="IPE" width="64" description="Inter-processor Events Register" />
	<register id="IERR" acronym="IERR" width="64" description="Internal exception report register" />
	<register id="IEAR" acronym="IEAR" width="64" description="Internal Exception Address Register" />
	<register id="IESR" acronym="IESR" width="64" description="Internal exception Status Register" />
	<register id="IEDR" acronym="IEDR" width="64" description="Internal Exception Data Register" />
	<register id="TCR" acronym="TCR" width="64" description="Test Count register" />
	<register id="TCCR" acronym="TCCR" width="64" description="Test Count Config register" />
	<register id="GMER" acronym="GMER" width="64" description="Guest Mode Enable Register" />
	<register id="UMER" acronym="UMER" width="64" description="User Mask Enable Register" />
	<register id="SPBR" acronym="SPBR" width="64" description="Stack pointer boundary Register" />
	<register id="LTBR0" acronym="LTBR0" width="64" description="Lookup Table Base Address  register 0" />
	<register id="LTBR1" acronym="LTBR1" width="64" description="Lookup Table Base Address  register 1" />
	<register id="LTBR2" acronym="LTBR2" width="64" description="Lookup Table Base Address  register 2" />
	<register id="LTBR3" acronym="LTBR3" width="64" description="Lookup Table Base Address register 3" />
	<register id="LTCR0" acronym="LTCR0" width="64" description="Lookup Table configuration register 0" />
	<register id="LTCR1" acronym="LTCR1" width="64" description="Lookup Table configuration register 1" />
	<register id="LTCR2" acronym="LTCR2" width="64" description="Lookup Table configuration register 2" />
	<register id="LTCR3" acronym="LTCR3" width="64" description="Lookup Table configuration register 3" />
	<register id="LTER" acronym="LTER" width="64" description="Lookup Table Enable register" />
	<register id="DBGCTXT" acronym="DBGCTXT" width="64" description="Debug Context (Overlay) Register" />
	<register id="PC_PROF" acronym="PC_PROF" width="64" description="PC_PROF Register" />
	<register id="GPLY" acronym="GPLY" width="64" description="Galois Polynomial Register" />
	<register id="GFPGFR" acronym="GFPGFR" width="64" description="Galois Field Polynomial Generator Function Register" />
	<register id="ILCNT" acronym="ILCNT" width="64" description="Inner Loop Counter Register" />
	<register id="OLCNT" acronym="OLCNT" width="64" description="Outer Loop Counter Register" />
	<register id="LCNTFLG" acronym="LCNTFLG" width="64" description="Set number of additional taken branches to take, k=-1,..30, k is called EPISKEW" />
	<register id="PSA0" acronym="PSA0" width="64" description="Streaming Address Predicate Register 0 -- For Debug only [Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="PSA1" acronym="PSA1" width="64" description="Streaming Address Predicate Register 1 -- For Debug only [Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="PSA2" acronym="PSA2" width="64" description="Streaming Address Predicate Register 2 -- For Debug only [Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="PSA3" acronym="PSA3" width="64" description="Streaming Address Predicate Register 3 -- For Debug only [Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SA0" acronym="SA0" width="64" description="Streaming Address Offset Register 0 -- For Debug only[Access Permissions: Non-Secure Debug=R, Secure Debug=R]" />
	<register id="SA1" acronym="SA1" width="64" description="Streaming Address Offset Register 1 -- For Debug only[Access Permissions: Non-Secure Debug=R, Secure Debug=R]" />
	<register id="SA2" acronym="SA2" width="64" description="Streaming Address Offset Register 2 -- For Debug only[Access Permissions: Non-Secure Debug=R, Secure Debug=R]" />
	<register id="SA3" acronym="SA3" width="64" description="Streaming Address Offset Register 3 -- For Debug only[Access Permissions: Non-Secure Debug=R, Secure Debug=R]" />
	<!-- Vector Registers -->
	<register id="SA0CR"   acronym="SA0CR" width="64" instances="8" instaddr="0x001" description="Streaming address generator configuration register 0[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SA1CR"   acronym="SA1CR" width="64" instances="8" instaddr="0x001" description="Streaming address generator configuration register 1[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SA2CR"   acronym="SA2CR"    width="64" instances="8" instaddr="0x001" description="Streaming address generator configuration register 2[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SA3CR"   acronym="SA3CR"    width="64" instances="8" instaddr="0x001" description="Streaming address generator configuration register 3[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SA0CNTR0" acronym="SA0CNTR0" width="64" instances="8" instaddr="0x001" description="Streaming address generator counter register 0[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SA1CNTR0" acronym="SA1CNTR0" width="64" instances="8" instaddr="0x001" description="Streaming address generator counter register 1[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SA2CNTR0" acronym="SA2CNTR0" width="64" instances="8" instaddr="0x001" description="Streaming address generator counter register 2[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SA3CNTR0" acronym="SA3CNTR0" width="64" instances="8" instaddr="0x001" description="Streaming address generator counter register 3[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SA0CNTR1" acronym="SA0CNTR1" width="64" instances="8" instaddr="0x001" description="Streaming address generator counter register 0[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SA1CNTR1" acronym="SA1CNTR1" width="64" instances="8" instaddr="0x001" description="Streaming address generator counter register 1[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SA2CNTR1" acronym="SA2CNTR1" width="64" instances="8" instaddr="0x001" description="Streaming address generator counter register 2[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SA3CNTR1" acronym="SA3CNTR1" width="64" instances="8" instaddr="0x001" description="Streaming address generator counter register 3[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
	<register id="SE0" acronym="SE0" width="64"  instances="4" instaddr="0x001" description="Streaming Engine Data Register 0 -- For Debug only[Access Permissions: Non-Secure Debug=R, Secure Debug=R]" />
	<register id="SE1" acronym="SE1" width="64"  instances="4" instaddr="0x001" description="Streaming Engine Data Register 1 -- For Debug only[Access Permissions: Non-Secure Debug=R, Secure Debug=R]" />
	<register id="VB0" acronym="VB0"  width="64" instances="4" instaddr="0x001" description="Global vector register 0" />
	<register id="VB1" acronym="VB1"  width="64" instances="4" instaddr="0x001" description="Global vector register 1" />
	<register id="VB2" acronym="VB2"  width="64" instances="4" instaddr="0x001" description="Global vector register 2" />
	<register id="VB3" acronym="VB3"  width="64" instances="4" instaddr="0x001" description="Global vector register 3" />
	<register id="VB4" acronym="VB4"  width="64" instances="4" instaddr="0x001" description="Global vector register 4" />
	<register id="VB5" acronym="VB5"  width="64" instances="4" instaddr="0x001" description="Global vector register 5" />
	<register id="VB6" acronym="VB6"  width="64" instances="4" instaddr="0x001" description="Global vector register 6" />
	<register id="VB7" acronym="VB7"  width="64" instances="4" instaddr="0x001" description="Global vector register 7" />
	<register id="VB8" acronym="VB8"  width="64" instances="4" instaddr="0x001" description="Global vector register 8" />
	<register id="VB9" acronym="VB9"  width="64" instances="4" instaddr="0x001" description="Global vector register 9" />
	<register id="VB10" acronym="VB10"  width="64" instances="4" instaddr="0x001" description="Global vector register 10" />
	<register id="VB11" acronym="VB11"  width="64" instances="4" instaddr="0x001" description="Global vector register 11" />
	<register id="VB12" acronym="VB12"  width="64" instances="4" instaddr="0x001" description="Global vector register 12" />
	<register id="VB13" acronym="VB13"  width="64" instances="4" instaddr="0x001" description="Global vector register 13" />
	<register id="VB14" acronym="VB14"  width="64" instances="4" instaddr="0x001" description="Global vector register 14" />
	<register id="VB15" acronym="VB15"  width="64" instances="4" instaddr="0x001" description="Global vector register 15" />
	<register id="VBM0" acronym="VBM0"  width="64" instances="4" instaddr="0x001" description="Local .M2/.C register 0" />
	<register id="VBM1" acronym="VBM1"  width="64" instances="4" instaddr="0x001" description="Local .M2/.C register 1" />
	<register id="VBM2" acronym="VBM2"  width="64" instances="4" instaddr="0x001" description="Local .M2/.C register 2" />
	<register id="VBM3" acronym="VBM3"  width="64" instances="4" instaddr="0x001" description="Local .M2/.C register 3" />
	<register id="VBM4" acronym="VBM4"  width="64" instances="4" instaddr="0x001" description="Local .M2/.C register 4" />
	<register id="VBM5" acronym="VBM5"  width="64" instances="4" instaddr="0x001" description="Local .M2/.C register 5" />
	<register id="VBM6" acronym="VBM6"  width="64" instances="4" instaddr="0x001" description="Local .M2/.C register 6" />
	<register id="VBM7" acronym="VBM7"  width="64" instances="4" instaddr="0x001" description="Local .M2/.C register 7" />
	<register id="VBL0" acronym="VBL0"  width="64" instances="4" instaddr="0x001" description="Local .L2/.S2 register 0" />
	<register id="VBL1" acronym="VBL1"  width="64" instances="4" instaddr="0x001" description="Local .L2/.S2 register 1" />
	<register id="VBL2" acronym="VBL2"  width="64" instances="4" instaddr="0x001" description="Local .L2/.S2 register 2" />
	<register id="VBL3" acronym="VBL3"  width="64" instances="4" instaddr="0x001" description="Local .L2/.S2 register 3" />
	<register id="VBL4" acronym="VBL4"  width="64" instances="4" instaddr="0x001" description="Local .L2/.S2 register 4" />
	<register id="VBL5" acronym="VBL5"  width="64" instances="4" instaddr="0x001" description="Local .L2/.S2 register 5" />
	<register id="VBL6" acronym="VBL6"  width="64" instances="4" instaddr="0x001" description="Local .L2/.S2 register 6" />
	<register id="VBL7" acronym="VBL7"  width="64" instances="4" instaddr="0x001" description="Local .L2/.S2 register 7" />

</module>
