{
    "first_name": "Ansh",
    "last_name": "Tulsyan",
    "role": "Computer Engineering @ UIUC · Research Scientist @ AMD",
    "tagline": "Building across the stack",
    "summary": "CE student at UIUC and research scientist at AMD. I build AI tooling for chip verification, write operating systems from scratch, design FPGA controllers and custom PCBs, and implement CUDA kernels. I like understanding systems all the way down.",
    "location": "Champaign, IL",
    "address": "Champaign, IL",
    "resume_url": "/resume.pdf",
    "about": {
        "paragraphs": [
            "At AMD, I work on AI-powered tools for design verification \u2014 building LLM gateways, MCP connectors for EDA workflows, and evaluation benchmarks for AI-assisted UVM debugging. The tooling I've built is used by 1,000+ engineers, and I've deployed observability infrastructure monitoring over 1B tokens.",
            "My projects at UIUC cover the full stack: a RISC-V operating system with a custom filesystem and built-in terminal multiplexer, FPGA-based video controllers with AXI interconnect, custom PCBs with wireless sensor firmware, and GPT implementations in CUDA with FlashAttention v2 and Tensor Core optimization.",
            "I lead FPGA and LLM workshops at IEEE UIUC and have peer-reviewed publications in ML and AI-assisted chip verification. Won HackIllinois 2024 (Grand Prize)."
        ],
        "highlights": [
            {
                "title": "Systems",
                "description": "RISC-V & x86 kernels, device drivers, filesystems, preemptive scheduling",
                "icon": "code2"
            },
            {
                "title": "Hardware",
                "description": "FPGA design, custom PCBs, RTL verification, embedded firmware",
                "icon": "lightbulb"
            },
            {
                "title": "AI / ML",
                "description": "CUDA kernels, LLM evaluation & tooling, generative models, publications",
                "icon": "bookopen"
            },
            {
                "title": "Teaching & Writing",
                "description": "IEEE FPGA/LLM workshop lead, peer-reviewed publications, 30+ students taught",
                "icon": "users"
            }
        ]
    },
    "contact": {
        "email": "ansht2@illinois.edu",
        "phone": "+1 (737) 318-2064",
        "address": "Champaign, IL",
        "socials": [
            {
                "type": "email",
                "label": "Email",
                "url": "mailto:ansht2@illinois.edu",
                "handle": "ansht2@illinois.edu"
            },
            {
                "type": "github",
                "label": "GitHub",
                "url": "https://github.com/archi-max",
                "handle": "@archi-max"
            },
            {
                "type": "linkedin",
                "label": "LinkedIn",
                "url": "https://www.linkedin.com/in/anshtulsyan",
                "handle": "in/anshtulsyan"
            },
            {
                "type": "twitter",
                "label": "Twitter",
                "url": "https://twitter.com/__ansht",
                "handle": "@__ansht"
            }
        ]
    },
    "experience": [
        {
            "role": "Student Research Scientist (AI for Design Verification)",
            "company": "AMD",
            "companyUrl": "https://www.amd.com",
            "period": "May 2024 \u2014 Present",
            "description": "Working on AI tooling for chip design verification — basically helping engineers use LLMs to debug hardware. Started as a summer research role and stayed on part-time through school.",
            "highlights": [
                "Wrote the first benchmarking spec and evaluation harness for measuring how well AI tools actually help with chip debugging",
                "First-authored a peer-reviewed internal paper proposing a reward function and benchmark suite for AI-assisted UVM debugging (top 30% acceptance rate)",
                "Built an LLM gateway SDK and MCP connectors for EDA workflows (Verdi, simulator logs, docs) — now used by 1,000+ engineers",
                "Set up LangFuse observability across the org's LLM pipelines, tracking over 1B tokens"
            ],
            "tags": ["Python", "LLMs", "MCP", "LangFuse", "UVM", "LiteLLM"]
        }
    ],
    "projects": [
        {
            "title": "SakuraOS",
            "description": "RISC-V OS from scratch. Custom kernel, KTFS filesystem, VirtIO drivers, built-in tmux. Runs DOOM in the browser.",
            "link": "https://sakuraos.ansht.dev",
            "github": "https://github.com/huskabyte/sakuraos",
            "tags": ["C", "RISC-V", "OS", "QEMU"],
            "featured": true
        },
        {
            "title": "GPT on GPU",
            "description": "Core GPT kernels from scratch in CUDA. FlashAttention v2, Tensor Cores, automated profiling harness.",
            "tags": ["CUDA", "C++", "GPU", "ML"],
            "featured": true
        },
        {
            "title": "FPGA HDMI Controller",
            "description": "AXI/AXI-Lite interconnect + HDMI video controller on Xilinx Spartan with FIFO pixel pipeline.",
            "tags": ["SystemVerilog", "FPGA", "Vivado", "AXI"],
            "featured": true
        },
        {
            "title": "Wireless Control Gloves",
            "description": "ESP-NOW + IMU gloves with custom KiCad PCB. Interrupt-driven SPI driver for BNO085.",
            "tags": ["C/C++", "ESP32", "KiCad", "PCB"]
        },
        {
            "title": "3D Avatar Generation",
            "description": "Image-to-3D pipeline using Rodin AI + Mixamo for fully rigged human avatar animations. Multi-provider image models with cost/latency optimization.",
            "link": "https://www.linkedin.com/posts/anshtulsyan_ai-tech-superflow-activity-7304225890031345664-Cf9N",
            "tags": ["Python", "3D", "GenAI"]
        },
        {
            "title": "ECG Signal Classification",
            "description": "CNN on MIT-BIH arrhythmia data, 98.1% test accuracy. Engineered noise-reduction + feature-extraction pipeline. Published in Proc. IEMTRONICS 2024.",
            "tags": ["Python", "ML", "Published"]
        },
        {
            "title": "Deep Generative Models",
            "description": "Trained VAEs with reparameterization trick and KL annealing in PyTorch. Compared latent traversals, reconstruction quality, and FID scores across ablations.",
            "tags": ["PyTorch", "ML", "Generative"]
        }
    ],
    "skills": {
        "AI / ML": ["PyTorch", "CUDA", "scikit-learn", "vLLM", "TRL"],
        "LLM Tooling": ["LangFuse", "LiteLLM", "GraphRAG", "MCP", "RAG"],
        "Systems": ["C/C++", "RISC-V", "x86", "Linux", "Bare-metal"],
        "Hardware": ["SystemVerilog", "UVM", "Vivado", "KiCad", "ESP32"],
        "Software": ["Python", "Bash", "Git", "Docker", "CUDA"]
    }
}
