// Configuration file
// Assumes a 3.2GHz processor with a single channel of 800 MHz DDR3 (1600 Mbps)
// All timing parameters must be in terms of DRAM clk cycles. Processor and DRAM clk should be in MHz
// Differences from ddr3-1600:  larger ROBSIZE, larger MAX_RETIRE, more CHANNELS, larger WQ, different ADDRESS_MAPPING to support high parallelism

PROCESSOR_CLK_MULTIPLIER 4
ROBSIZE		192
MAX_RETIRE	4
MAX_FETCH	4
PIPELINEDEPTH	10

//DRAM Memory Specs
NUM_CHANNELS	2
NUM_RANKS	2
NUM_BANKS	8
NUM_ROWS    65536
NUM_COLUMNS	128
CACHE_LINE_SIZE	64
ADDRESS_BITS    34

WQ_CAPACITY	96
ADDRESS_MAPPING 0
WQ_LOOKUP_LATENCY 10 // in processor cycles
