#! /nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x13e60e240 .scope module, "gates_test" "gates_test" 2 4;
 .timescale 0 0;
v0x13e652210_0 .var "a", 0 0;
RS_0x1400402b0 .resolv tri, L_0x13e653140, L_0x13e6532f0, L_0x13e6533c0;
v0x13e6522a0_0 .net8 "and_out", 0 0, RS_0x1400402b0;  3 drivers, strength-aware
v0x13e652330_0 .var "b", 0 0;
v0x13e64b4d0_0 .var/i "i", 31 0;
RS_0x1400404c0 .resolv tri, L_0x13e652a00, L_0x13e652af0, L_0x13e652ba0;
v0x13e6525c0_0 .net8 "nand_out", 0 0, RS_0x1400404c0;  3 drivers, strength-aware
RS_0x140040670 .resolv tri, L_0x13e654d80, L_0x13e654e70, L_0x13e654f60;
v0x13e652650_0 .net8 "nor_out", 0 0, RS_0x140040670;  3 drivers, strength-aware
RS_0x140040dc0 .resolv tri, L_0x13e6540e0, L_0x13e654190, L_0x13e6542e0;
v0x13e6526e0_0 .net8 "not_out", 0 0, RS_0x140040dc0;  3 drivers, strength-aware
RS_0x1400412a0 .resolv tri, L_0x13e653ce0, L_0x13e653d90, L_0x13e653fc0;
v0x13e6527b0_0 .net8 "or_out", 0 0, RS_0x1400412a0;  3 drivers, strength-aware
RS_0x140042290 .resolv tri, L_0x13e656f50, L_0x13e657040, L_0x13e657110;
v0x13e652880_0 .net8 "xor_out", 0 0, RS_0x140042290;  3 drivers, strength-aware
S_0x13e60c5e0 .scope module, "and_gate" "And" 2 11, 3 3 0, S_0x13e60e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13e646520_0 .net "a", 0 0, v0x13e652210_0;  1 drivers
v0x13e6465c0_0 .net "b", 0 0, v0x13e652330_0;  1 drivers
RS_0x140040130 .resolv tri, L_0x13e652d80, L_0x13e652e70, L_0x13e652fa0;
v0x13e646670_0 .net8 "nand_out", 0 0, RS_0x140040130;  3 drivers, strength-aware
v0x13e646720_0 .net8 "out", 0 0, RS_0x1400402b0;  alias, 3 drivers, strength-aware
S_0x13e60c750 .scope module, "nand1" "Nand" 3 5, 4 1 0, S_0x13e60c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1400780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e652c90 .functor NMOS 1, L_0x1400780e8, v0x13e652330_0, C4<0>, C4<0>;
L_0x13e652d80 .functor NMOS 1, L_0x13e652c90, v0x13e652210_0, C4<0>, C4<0>;
L_0x140078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e652e70 .functor PMOS 1, L_0x140078130, v0x13e652210_0, C4<0>, C4<0>;
L_0x140078178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e652fa0 .functor PMOS 1, L_0x140078178, v0x13e652330_0, C4<0>, C4<0>;
v0x13e60b250_0 .net/2s *"_ivl_0", 0 0, L_0x1400780e8;  1 drivers
v0x13e645980_0 .net/2s *"_ivl_2", 0 0, L_0x140078130;  1 drivers
v0x13e645a30_0 .net/2s *"_ivl_4", 0 0, L_0x140078178;  1 drivers
v0x13e645af0_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e645b90_0 .net "b", 0 0, v0x13e652330_0;  alias, 1 drivers
v0x13e645c70_0 .net8 "o1", 0 0, L_0x13e652c90;  1 drivers, strength-aware
v0x13e645d10_0 .net8 "out", 0 0, RS_0x140040130;  alias, 3 drivers, strength-aware
S_0x13e645de0 .scope module, "nand2" "Nand" 3 6, 4 1 0, S_0x13e60c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1400781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e653050 .functor NMOS 1, L_0x1400781c0, RS_0x140040130, C4<0>, C4<0>;
L_0x13e653140 .functor NMOS 1, L_0x13e653050, RS_0x140040130, C4<0>, C4<0>;
L_0x140078208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e6532f0 .functor PMOS 1, L_0x140078208, RS_0x140040130, C4<0>, C4<0>;
L_0x140078250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e6533c0 .functor PMOS 1, L_0x140078250, RS_0x140040130, C4<0>, C4<0>;
v0x13e646000_0 .net/2s *"_ivl_0", 0 0, L_0x1400781c0;  1 drivers
v0x13e6460b0_0 .net/2s *"_ivl_2", 0 0, L_0x140078208;  1 drivers
v0x13e646160_0 .net/2s *"_ivl_4", 0 0, L_0x140078250;  1 drivers
v0x13e646220_0 .net8 "a", 0 0, RS_0x140040130;  alias, 3 drivers, strength-aware
v0x13e6462d0_0 .net8 "b", 0 0, RS_0x140040130;  alias, 3 drivers, strength-aware
v0x13e6463e0_0 .net8 "o1", 0 0, L_0x13e653050;  1 drivers, strength-aware
v0x13e646470_0 .net8 "out", 0 0, RS_0x1400402b0;  alias, 3 drivers, strength-aware
S_0x13e6467f0 .scope module, "nand_gate" "Nand" 2 10, 4 1 0, S_0x13e60e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e652990 .functor NMOS 1, L_0x140078010, v0x13e652330_0, C4<0>, C4<0>;
L_0x13e652a00 .functor NMOS 1, L_0x13e652990, v0x13e652210_0, C4<0>, C4<0>;
L_0x140078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e652af0 .functor PMOS 1, L_0x140078058, v0x13e652210_0, C4<0>, C4<0>;
L_0x1400780a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e652ba0 .functor PMOS 1, L_0x1400780a0, v0x13e652330_0, C4<0>, C4<0>;
v0x13e646a00_0 .net/2s *"_ivl_0", 0 0, L_0x140078010;  1 drivers
v0x13e646ab0_0 .net/2s *"_ivl_2", 0 0, L_0x140078058;  1 drivers
v0x13e646b60_0 .net/2s *"_ivl_4", 0 0, L_0x1400780a0;  1 drivers
v0x13e646c20_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e646cf0_0 .net "b", 0 0, v0x13e652330_0;  alias, 1 drivers
v0x13e646e00_0 .net8 "o1", 0 0, L_0x13e652990;  1 drivers, strength-aware
v0x13e646e90_0 .net8 "out", 0 0, RS_0x1400404c0;  alias, 3 drivers, strength-aware
S_0x13e646f30 .scope module, "nor_gate" "Nor" 2 14, 3 20 0, S_0x13e60e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13e649880_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e649910_0 .net "b", 0 0, v0x13e652330_0;  alias, 1 drivers
RS_0x140040610 .resolv tri, L_0x13e6549c0, L_0x13e654a70, L_0x13e654b40;
v0x13e6499a0_0 .net8 "or_out", 0 0, RS_0x140040610;  3 drivers, strength-aware
v0x13e649a30_0 .net8 "out", 0 0, RS_0x140040670;  alias, 3 drivers, strength-aware
S_0x13e647160 .scope module, "not1" "Not" 3 23, 3 16 0, S_0x13e646f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13e647ac0_0 .net8 "a", 0 0, RS_0x140040610;  alias, 3 drivers, strength-aware
v0x13e647ba0_0 .net8 "out", 0 0, RS_0x140040670;  alias, 3 drivers, strength-aware
S_0x13e647360 .scope module, "nand1" "Nand" 3 17, 4 1 0, S_0x13e647160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e654cd0 .functor NMOS 1, L_0x140078880, RS_0x140040610, C4<0>, C4<0>;
L_0x13e654d80 .functor NMOS 1, L_0x13e654cd0, RS_0x140040610, C4<0>, C4<0>;
L_0x1400788c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e654e70 .functor PMOS 1, L_0x1400788c8, RS_0x140040610, C4<0>, C4<0>;
L_0x140078910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e654f60 .functor PMOS 1, L_0x140078910, RS_0x140040610, C4<0>, C4<0>;
v0x13e6475a0_0 .net/2s *"_ivl_0", 0 0, L_0x140078880;  1 drivers
v0x13e647660_0 .net/2s *"_ivl_2", 0 0, L_0x1400788c8;  1 drivers
v0x13e647710_0 .net/2s *"_ivl_4", 0 0, L_0x140078910;  1 drivers
v0x13e6477d0_0 .net8 "a", 0 0, RS_0x140040610;  alias, 3 drivers, strength-aware
v0x13e647870_0 .net8 "b", 0 0, RS_0x140040610;  alias, 3 drivers, strength-aware
v0x13e647940_0 .net8 "o1", 0 0, L_0x13e654cd0;  1 drivers, strength-aware
v0x13e6479d0_0 .net8 "out", 0 0, RS_0x140040670;  alias, 3 drivers, strength-aware
S_0x13e647c30 .scope module, "or1" "Or" 3 22, 3 9 0, S_0x13e646f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13e649450_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e6494f0_0 .net "b", 0 0, v0x13e652330_0;  alias, 1 drivers
RS_0x140040850 .resolv tri, L_0x13e64f270, L_0x13e64f320, L_0x13e654480;
v0x13e649590_0 .net8 "nand_out1", 0 0, RS_0x140040850;  3 drivers, strength-aware
RS_0x1400409d0 .resolv tri, L_0x13e654620, L_0x13e6546d0, L_0x13e654820;
v0x13e649660_0 .net8 "nand_out2", 0 0, RS_0x1400409d0;  3 drivers, strength-aware
v0x13e649730_0 .net8 "out", 0 0, RS_0x140040610;  alias, 3 drivers, strength-aware
S_0x13e647e60 .scope module, "nand1" "Nand" 3 11, 4 1 0, S_0x13e647c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1400785f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e654390 .functor NMOS 1, L_0x1400785f8, v0x13e652210_0, C4<0>, C4<0>;
L_0x13e64f270 .functor NMOS 1, L_0x13e654390, v0x13e652210_0, C4<0>, C4<0>;
L_0x140078640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e64f320 .functor PMOS 1, L_0x140078640, v0x13e652210_0, C4<0>, C4<0>;
L_0x140078688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e654480 .functor PMOS 1, L_0x140078688, v0x13e652210_0, C4<0>, C4<0>;
v0x13e648090_0 .net/2s *"_ivl_0", 0 0, L_0x1400785f8;  1 drivers
v0x13e648150_0 .net/2s *"_ivl_2", 0 0, L_0x140078640;  1 drivers
v0x13e648200_0 .net/2s *"_ivl_4", 0 0, L_0x140078688;  1 drivers
v0x13e6482c0_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e648350_0 .net "b", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e6484a0_0 .net8 "o1", 0 0, L_0x13e654390;  1 drivers, strength-aware
v0x13e648530_0 .net8 "out", 0 0, RS_0x140040850;  alias, 3 drivers, strength-aware
S_0x13e648610 .scope module, "nand2" "Nand" 3 12, 4 1 0, S_0x13e647c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1400786d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e654530 .functor NMOS 1, L_0x1400786d0, v0x13e652330_0, C4<0>, C4<0>;
L_0x13e654620 .functor NMOS 1, L_0x13e654530, v0x13e652330_0, C4<0>, C4<0>;
L_0x140078718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e6546d0 .functor PMOS 1, L_0x140078718, v0x13e652330_0, C4<0>, C4<0>;
L_0x140078760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e654820 .functor PMOS 1, L_0x140078760, v0x13e652330_0, C4<0>, C4<0>;
v0x13e648820_0 .net/2s *"_ivl_0", 0 0, L_0x1400786d0;  1 drivers
v0x13e6488b0_0 .net/2s *"_ivl_2", 0 0, L_0x140078718;  1 drivers
v0x13e648950_0 .net/2s *"_ivl_4", 0 0, L_0x140078760;  1 drivers
v0x13e648a10_0 .net "a", 0 0, v0x13e652330_0;  alias, 1 drivers
v0x13e648aa0_0 .net "b", 0 0, v0x13e652330_0;  alias, 1 drivers
v0x13e648bf0_0 .net8 "o1", 0 0, L_0x13e654530;  1 drivers, strength-aware
v0x13e648c80_0 .net8 "out", 0 0, RS_0x1400409d0;  alias, 3 drivers, strength-aware
S_0x13e648d60 .scope module, "nand3" "Nand" 3 13, 4 1 0, S_0x13e647c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1400787a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e6548d0 .functor NMOS 1, L_0x1400787a8, RS_0x1400409d0, C4<0>, C4<0>;
L_0x13e6549c0 .functor NMOS 1, L_0x13e6548d0, RS_0x140040850, C4<0>, C4<0>;
L_0x1400787f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e654a70 .functor PMOS 1, L_0x1400787f0, RS_0x140040850, C4<0>, C4<0>;
L_0x140078838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e654b40 .functor PMOS 1, L_0x140078838, RS_0x1400409d0, C4<0>, C4<0>;
v0x13e648f70_0 .net/2s *"_ivl_0", 0 0, L_0x1400787a8;  1 drivers
v0x13e649000_0 .net/2s *"_ivl_2", 0 0, L_0x1400787f0;  1 drivers
v0x13e6490b0_0 .net/2s *"_ivl_4", 0 0, L_0x140078838;  1 drivers
v0x13e649170_0 .net8 "a", 0 0, RS_0x140040850;  alias, 3 drivers, strength-aware
v0x13e649220_0 .net8 "b", 0 0, RS_0x1400409d0;  alias, 3 drivers, strength-aware
v0x13e6492f0_0 .net8 "o1", 0 0, L_0x13e6548d0;  1 drivers, strength-aware
v0x13e649380_0 .net8 "out", 0 0, RS_0x140040610;  alias, 3 drivers, strength-aware
S_0x13e649ac0 .scope module, "not_gate" "Not" 2 13, 3 16 0, S_0x13e60e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13e64a4e0_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e64a570_0 .net8 "out", 0 0, RS_0x140040dc0;  alias, 3 drivers, strength-aware
S_0x13e649cc0 .scope module, "nand1" "Nand" 3 17, 4 1 0, S_0x13e649ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e654030 .functor NMOS 1, L_0x140078520, v0x13e652210_0, C4<0>, C4<0>;
L_0x13e6540e0 .functor NMOS 1, L_0x13e654030, v0x13e652210_0, C4<0>, C4<0>;
L_0x140078568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e654190 .functor PMOS 1, L_0x140078568, v0x13e652210_0, C4<0>, C4<0>;
L_0x1400785b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e6542e0 .functor PMOS 1, L_0x1400785b0, v0x13e652210_0, C4<0>, C4<0>;
v0x13e649ee0_0 .net/2s *"_ivl_0", 0 0, L_0x140078520;  1 drivers
v0x13e649fa0_0 .net/2s *"_ivl_2", 0 0, L_0x140078568;  1 drivers
v0x13e64a050_0 .net/2s *"_ivl_4", 0 0, L_0x1400785b0;  1 drivers
v0x13e64a110_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e64a1a0_0 .net "b", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e64a370_0 .net8 "o1", 0 0, L_0x13e654030;  1 drivers, strength-aware
v0x13e64a400_0 .net8 "out", 0 0, RS_0x140040dc0;  alias, 3 drivers, strength-aware
S_0x13e64a600 .scope module, "or_gate" "Or" 2 12, 3 9 0, S_0x13e60e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13e64be00_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e64bea0_0 .net "b", 0 0, v0x13e652330_0;  alias, 1 drivers
RS_0x140040fa0 .resolv tri, L_0x13e6535c0, L_0x13e653670, L_0x13e6537a0;
v0x13e64bf40_0 .net8 "nand_out1", 0 0, RS_0x140040fa0;  3 drivers, strength-aware
RS_0x140041120 .resolv tri, L_0x13e653940, L_0x13e6539f0, L_0x13e653b40;
v0x13e64c010_0 .net8 "nand_out2", 0 0, RS_0x140041120;  3 drivers, strength-aware
v0x13e64c0e0_0 .net8 "out", 0 0, RS_0x1400412a0;  alias, 3 drivers, strength-aware
S_0x13e64a800 .scope module, "nand1" "Nand" 3 11, 4 1 0, S_0x13e64a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e6534f0 .functor NMOS 1, L_0x140078298, v0x13e652210_0, C4<0>, C4<0>;
L_0x13e6535c0 .functor NMOS 1, L_0x13e6534f0, v0x13e652210_0, C4<0>, C4<0>;
L_0x1400782e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e653670 .functor PMOS 1, L_0x1400782e0, v0x13e652210_0, C4<0>, C4<0>;
L_0x140078328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e6537a0 .functor PMOS 1, L_0x140078328, v0x13e652210_0, C4<0>, C4<0>;
v0x13e64aa30_0 .net/2s *"_ivl_0", 0 0, L_0x140078298;  1 drivers
v0x13e64aaf0_0 .net/2s *"_ivl_2", 0 0, L_0x1400782e0;  1 drivers
v0x13e64aba0_0 .net/2s *"_ivl_4", 0 0, L_0x140078328;  1 drivers
v0x13e64ac60_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e64acf0_0 .net "b", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e64adc0_0 .net8 "o1", 0 0, L_0x13e6534f0;  1 drivers, strength-aware
v0x13e64ae60_0 .net8 "out", 0 0, RS_0x140040fa0;  alias, 3 drivers, strength-aware
S_0x13e64af30 .scope module, "nand2" "Nand" 3 12, 4 1 0, S_0x13e64a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e653850 .functor NMOS 1, L_0x140078370, v0x13e652330_0, C4<0>, C4<0>;
L_0x13e653940 .functor NMOS 1, L_0x13e653850, v0x13e652330_0, C4<0>, C4<0>;
L_0x1400783b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e6539f0 .functor PMOS 1, L_0x1400783b8, v0x13e652330_0, C4<0>, C4<0>;
L_0x140078400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e653b40 .functor PMOS 1, L_0x140078400, v0x13e652330_0, C4<0>, C4<0>;
v0x13e64b150_0 .net/2s *"_ivl_0", 0 0, L_0x140078370;  1 drivers
v0x13e64b200_0 .net/2s *"_ivl_2", 0 0, L_0x1400783b8;  1 drivers
v0x13e64b2b0_0 .net/2s *"_ivl_4", 0 0, L_0x140078400;  1 drivers
v0x13e64b370_0 .net "a", 0 0, v0x13e652330_0;  alias, 1 drivers
v0x13e64b400_0 .net "b", 0 0, v0x13e652330_0;  alias, 1 drivers
v0x13e64b5d0_0 .net8 "o1", 0 0, L_0x13e653850;  1 drivers, strength-aware
v0x13e64b660_0 .net8 "out", 0 0, RS_0x140041120;  alias, 3 drivers, strength-aware
S_0x13e64b740 .scope module, "nand3" "Nand" 3 13, 4 1 0, S_0x13e64a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e653bf0 .functor NMOS 1, L_0x140078448, RS_0x140041120, C4<0>, C4<0>;
L_0x13e653ce0 .functor NMOS 1, L_0x13e653bf0, RS_0x140040fa0, C4<0>, C4<0>;
L_0x140078490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e653d90 .functor PMOS 1, L_0x140078490, RS_0x140040fa0, C4<0>, C4<0>;
L_0x1400784d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e653fc0 .functor PMOS 1, L_0x1400784d8, RS_0x140041120, C4<0>, C4<0>;
v0x13e64b900_0 .net/2s *"_ivl_0", 0 0, L_0x140078448;  1 drivers
v0x13e64b9a0_0 .net/2s *"_ivl_2", 0 0, L_0x140078490;  1 drivers
v0x13e64ba50_0 .net/2s *"_ivl_4", 0 0, L_0x1400784d8;  1 drivers
v0x13e64bb10_0 .net8 "a", 0 0, RS_0x140040fa0;  alias, 3 drivers, strength-aware
v0x13e64bbc0_0 .net8 "b", 0 0, RS_0x140041120;  alias, 3 drivers, strength-aware
v0x13e64bc90_0 .net8 "o1", 0 0, L_0x13e653bf0;  1 drivers, strength-aware
v0x13e64bd20_0 .net8 "out", 0 0, RS_0x1400412a0;  alias, 3 drivers, strength-aware
S_0x13e64c1b0 .scope module, "xor_gate" "Xor" 2 15, 3 26 0, S_0x13e60e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13e651ce0_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
RS_0x140041660 .resolv tri, L_0x13e655b30, L_0x13e655ce0, L_0x13e655d70;
v0x13e651d70_0 .net8 "and1_out", 0 0, RS_0x140041660;  3 drivers, strength-aware
RS_0x140041a20 .resolv tri, L_0x13e6563b0, L_0x13e656560, L_0x13e6565f0;
v0x13e651e00_0 .net8 "and2_out", 0 0, RS_0x140041a20;  3 drivers, strength-aware
v0x13e651e90_0 .net "b", 0 0, v0x13e652330_0;  alias, 1 drivers
RS_0x140041840 .resolv tri, L_0x13e655230, L_0x13e6552e0, L_0x13e6553d0;
v0x13e651f20_0 .net8 "not_a", 0 0, RS_0x140041840;  3 drivers, strength-aware
RS_0x140041480 .resolv tri, L_0x13e655590, L_0x13e655640, L_0x13e655730;
v0x13e652070_0 .net8 "not_b", 0 0, RS_0x140041480;  3 drivers, strength-aware
v0x13e652180_0 .net8 "out", 0 0, RS_0x140042290;  alias, 3 drivers, strength-aware
S_0x13e64c3c0 .scope module, "and1" "And" 3 30, 3 3 0, S_0x13e64c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13e64d470_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e64d510_0 .net8 "b", 0 0, RS_0x140041480;  alias, 3 drivers, strength-aware
RS_0x1400414e0 .resolv tri, L_0x13e652100, L_0x13e655880, L_0x13e655970;
v0x13e64d5b0_0 .net8 "nand_out", 0 0, RS_0x1400414e0;  3 drivers, strength-aware
v0x13e64d660_0 .net8 "out", 0 0, RS_0x140041660;  alias, 3 drivers, strength-aware
S_0x13e64c5f0 .scope module, "nand1" "Nand" 3 5, 4 1 0, S_0x13e64c3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e652400 .functor NMOS 1, L_0x140078b08, RS_0x140041480, C4<0>, C4<0>;
L_0x13e652100 .functor NMOS 1, L_0x13e652400, v0x13e652210_0, C4<0>, C4<0>;
L_0x140078b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e655880 .functor PMOS 1, L_0x140078b50, v0x13e652210_0, C4<0>, C4<0>;
L_0x140078b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e655970 .functor PMOS 1, L_0x140078b98, RS_0x140041480, C4<0>, C4<0>;
v0x13e64c820_0 .net/2s *"_ivl_0", 0 0, L_0x140078b08;  1 drivers
v0x13e64c8e0_0 .net/2s *"_ivl_2", 0 0, L_0x140078b50;  1 drivers
v0x13e64c990_0 .net/2s *"_ivl_4", 0 0, L_0x140078b98;  1 drivers
v0x13e64ca50_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e64cae0_0 .net8 "b", 0 0, RS_0x140041480;  alias, 3 drivers, strength-aware
v0x13e64cbc0_0 .net8 "o1", 0 0, L_0x13e652400;  1 drivers, strength-aware
v0x13e64cc60_0 .net8 "out", 0 0, RS_0x1400414e0;  alias, 3 drivers, strength-aware
S_0x13e64cd30 .scope module, "nand2" "Nand" 3 6, 4 1 0, S_0x13e64c3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e655a40 .functor NMOS 1, L_0x140078be0, RS_0x1400414e0, C4<0>, C4<0>;
L_0x13e655b30 .functor NMOS 1, L_0x13e655a40, RS_0x1400414e0, C4<0>, C4<0>;
L_0x140078c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e655ce0 .functor PMOS 1, L_0x140078c28, RS_0x1400414e0, C4<0>, C4<0>;
L_0x140078c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e655d70 .functor PMOS 1, L_0x140078c70, RS_0x1400414e0, C4<0>, C4<0>;
v0x13e64cf50_0 .net/2s *"_ivl_0", 0 0, L_0x140078be0;  1 drivers
v0x13e64d000_0 .net/2s *"_ivl_2", 0 0, L_0x140078c28;  1 drivers
v0x13e64d0b0_0 .net/2s *"_ivl_4", 0 0, L_0x140078c70;  1 drivers
v0x13e64d170_0 .net8 "a", 0 0, RS_0x1400414e0;  alias, 3 drivers, strength-aware
v0x13e64d220_0 .net8 "b", 0 0, RS_0x1400414e0;  alias, 3 drivers, strength-aware
v0x13e64d330_0 .net8 "o1", 0 0, L_0x13e655a40;  1 drivers, strength-aware
v0x13e64d3c0_0 .net8 "out", 0 0, RS_0x140041660;  alias, 3 drivers, strength-aware
S_0x13e64d730 .scope module, "and2" "And" 3 31, 3 3 0, S_0x13e64c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13e64e7c0_0 .net8 "a", 0 0, RS_0x140041840;  alias, 3 drivers, strength-aware
v0x13e64e860_0 .net "b", 0 0, v0x13e652330_0;  alias, 1 drivers
RS_0x1400418a0 .resolv tri, L_0x13e655f90, L_0x13e656180, L_0x13e656210;
v0x13e64e8f0_0 .net8 "nand_out", 0 0, RS_0x1400418a0;  3 drivers, strength-aware
v0x13e64e9a0_0 .net8 "out", 0 0, RS_0x140041a20;  alias, 3 drivers, strength-aware
S_0x13e64d940 .scope module, "nand1" "Nand" 3 5, 4 1 0, S_0x13e64d730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e655ee0 .functor NMOS 1, L_0x140078cb8, v0x13e652330_0, C4<0>, C4<0>;
L_0x13e655f90 .functor NMOS 1, L_0x13e655ee0, RS_0x140041840, C4<0>, C4<0>;
L_0x140078d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e656180 .functor PMOS 1, L_0x140078d00, RS_0x140041840, C4<0>, C4<0>;
L_0x140078d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e656210 .functor PMOS 1, L_0x140078d48, v0x13e652330_0, C4<0>, C4<0>;
v0x13e64db70_0 .net/2s *"_ivl_0", 0 0, L_0x140078cb8;  1 drivers
v0x13e64dc30_0 .net/2s *"_ivl_2", 0 0, L_0x140078d00;  1 drivers
v0x13e64dce0_0 .net/2s *"_ivl_4", 0 0, L_0x140078d48;  1 drivers
v0x13e64dda0_0 .net8 "a", 0 0, RS_0x140041840;  alias, 3 drivers, strength-aware
v0x13e64de40_0 .net "b", 0 0, v0x13e652330_0;  alias, 1 drivers
v0x13e64df10_0 .net8 "o1", 0 0, L_0x13e655ee0;  1 drivers, strength-aware
v0x13e64dfb0_0 .net8 "out", 0 0, RS_0x1400418a0;  alias, 3 drivers, strength-aware
S_0x13e64e080 .scope module, "nand2" "Nand" 3 6, 4 1 0, S_0x13e64d730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e6562c0 .functor NMOS 1, L_0x140078d90, RS_0x1400418a0, C4<0>, C4<0>;
L_0x13e6563b0 .functor NMOS 1, L_0x13e6562c0, RS_0x1400418a0, C4<0>, C4<0>;
L_0x140078dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e656560 .functor PMOS 1, L_0x140078dd8, RS_0x1400418a0, C4<0>, C4<0>;
L_0x140078e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e6565f0 .functor PMOS 1, L_0x140078e20, RS_0x1400418a0, C4<0>, C4<0>;
v0x13e64e2a0_0 .net/2s *"_ivl_0", 0 0, L_0x140078d90;  1 drivers
v0x13e64e350_0 .net/2s *"_ivl_2", 0 0, L_0x140078dd8;  1 drivers
v0x13e64e400_0 .net/2s *"_ivl_4", 0 0, L_0x140078e20;  1 drivers
v0x13e64e4c0_0 .net8 "a", 0 0, RS_0x1400418a0;  alias, 3 drivers, strength-aware
v0x13e64e570_0 .net8 "b", 0 0, RS_0x1400418a0;  alias, 3 drivers, strength-aware
v0x13e64e680_0 .net8 "o1", 0 0, L_0x13e6562c0;  1 drivers, strength-aware
v0x13e64e710_0 .net8 "out", 0 0, RS_0x140041a20;  alias, 3 drivers, strength-aware
S_0x13e64ea70 .scope module, "not1" "Not" 3 28, 3 16 0, S_0x13e64c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13e64f4c0_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e64f550_0 .net8 "out", 0 0, RS_0x140041840;  alias, 3 drivers, strength-aware
S_0x13e64ec60 .scope module, "nand1" "Nand" 3 17, 4 1 0, S_0x13e64ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e653ec0 .functor NMOS 1, L_0x140078958, v0x13e652210_0, C4<0>, C4<0>;
L_0x13e655230 .functor NMOS 1, L_0x13e653ec0, v0x13e652210_0, C4<0>, C4<0>;
L_0x1400789a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e6552e0 .functor PMOS 1, L_0x1400789a0, v0x13e652210_0, C4<0>, C4<0>;
L_0x1400789e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e6553d0 .functor PMOS 1, L_0x1400789e8, v0x13e652210_0, C4<0>, C4<0>;
v0x13e64eea0_0 .net/2s *"_ivl_0", 0 0, L_0x140078958;  1 drivers
v0x13e64ef60_0 .net/2s *"_ivl_2", 0 0, L_0x1400789a0;  1 drivers
v0x13e64f010_0 .net/2s *"_ivl_4", 0 0, L_0x1400789e8;  1 drivers
v0x13e64f0d0_0 .net "a", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e64f160_0 .net "b", 0 0, v0x13e652210_0;  alias, 1 drivers
v0x13e64a270_0 .net8 "o1", 0 0, L_0x13e653ec0;  1 drivers, strength-aware
v0x13e64f430_0 .net8 "out", 0 0, RS_0x140041840;  alias, 3 drivers, strength-aware
S_0x13e64f5f0 .scope module, "not2" "Not" 3 29, 3 16 0, S_0x13e64c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13e64ff30_0 .net "a", 0 0, v0x13e652330_0;  alias, 1 drivers
v0x13e64ffd0_0 .net8 "out", 0 0, RS_0x140041480;  alias, 3 drivers, strength-aware
S_0x13e64f7e0 .scope module, "nand1" "Nand" 3 17, 4 1 0, S_0x13e64f5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e6554a0 .functor NMOS 1, L_0x140078a30, v0x13e652330_0, C4<0>, C4<0>;
L_0x13e655590 .functor NMOS 1, L_0x13e6554a0, v0x13e652330_0, C4<0>, C4<0>;
L_0x140078a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e655640 .functor PMOS 1, L_0x140078a78, v0x13e652330_0, C4<0>, C4<0>;
L_0x140078ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e655730 .functor PMOS 1, L_0x140078ac0, v0x13e652330_0, C4<0>, C4<0>;
v0x13e64fa20_0 .net/2s *"_ivl_0", 0 0, L_0x140078a30;  1 drivers
v0x13e64fae0_0 .net/2s *"_ivl_2", 0 0, L_0x140078a78;  1 drivers
v0x13e64fb90_0 .net/2s *"_ivl_4", 0 0, L_0x140078ac0;  1 drivers
v0x13e64fc50_0 .net "a", 0 0, v0x13e652330_0;  alias, 1 drivers
v0x13e64fce0_0 .net "b", 0 0, v0x13e652330_0;  alias, 1 drivers
v0x13e64fdb0_0 .net8 "o1", 0 0, L_0x13e6554a0;  1 drivers, strength-aware
v0x13e64fe50_0 .net8 "out", 0 0, RS_0x140041480;  alias, 3 drivers, strength-aware
S_0x13e650070 .scope module, "or1" "Or" 3 32, 3 9 0, S_0x13e64c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13e651880_0 .net8 "a", 0 0, RS_0x140041660;  alias, 3 drivers, strength-aware
v0x13e6519a0_0 .net8 "b", 0 0, RS_0x140041a20;  alias, 3 drivers, strength-aware
RS_0x140041f90 .resolv tri, L_0x13e656810, L_0x13e6568c0, L_0x13e656a10;
v0x13e651ab0_0 .net8 "nand_out1", 0 0, RS_0x140041f90;  3 drivers, strength-aware
RS_0x140042110 .resolv tri, L_0x13e656bb0, L_0x13e656c60, L_0x13e656db0;
v0x13e651b40_0 .net8 "nand_out2", 0 0, RS_0x140042110;  3 drivers, strength-aware
v0x13e651c10_0 .net8 "out", 0 0, RS_0x140042290;  alias, 3 drivers, strength-aware
S_0x13e6502c0 .scope module, "nand1" "Nand" 3 11, 4 1 0, S_0x13e650070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e656760 .functor NMOS 1, L_0x140078e68, RS_0x140041660, C4<0>, C4<0>;
L_0x13e656810 .functor NMOS 1, L_0x13e656760, RS_0x140041660, C4<0>, C4<0>;
L_0x140078eb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e6568c0 .functor PMOS 1, L_0x140078eb0, RS_0x140041660, C4<0>, C4<0>;
L_0x140078ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e656a10 .functor PMOS 1, L_0x140078ef8, RS_0x140041660, C4<0>, C4<0>;
v0x13e6504f0_0 .net/2s *"_ivl_0", 0 0, L_0x140078e68;  1 drivers
v0x13e6505b0_0 .net/2s *"_ivl_2", 0 0, L_0x140078eb0;  1 drivers
v0x13e650660_0 .net/2s *"_ivl_4", 0 0, L_0x140078ef8;  1 drivers
v0x13e650720_0 .net8 "a", 0 0, RS_0x140041660;  alias, 3 drivers, strength-aware
v0x13e6507f0_0 .net8 "b", 0 0, RS_0x140041660;  alias, 3 drivers, strength-aware
v0x13e6508c0_0 .net8 "o1", 0 0, L_0x13e656760;  1 drivers, strength-aware
v0x13e650950_0 .net8 "out", 0 0, RS_0x140041f90;  alias, 3 drivers, strength-aware
S_0x13e650a10 .scope module, "nand2" "Nand" 3 12, 4 1 0, S_0x13e650070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140078f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e656ac0 .functor NMOS 1, L_0x140078f40, RS_0x140041a20, C4<0>, C4<0>;
L_0x13e656bb0 .functor NMOS 1, L_0x13e656ac0, RS_0x140041a20, C4<0>, C4<0>;
L_0x140078f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e656c60 .functor PMOS 1, L_0x140078f88, RS_0x140041a20, C4<0>, C4<0>;
L_0x140078fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e656db0 .functor PMOS 1, L_0x140078fd0, RS_0x140041a20, C4<0>, C4<0>;
v0x13e650c30_0 .net/2s *"_ivl_0", 0 0, L_0x140078f40;  1 drivers
v0x13e650ce0_0 .net/2s *"_ivl_2", 0 0, L_0x140078f88;  1 drivers
v0x13e650d90_0 .net/2s *"_ivl_4", 0 0, L_0x140078fd0;  1 drivers
v0x13e650e50_0 .net8 "a", 0 0, RS_0x140041a20;  alias, 3 drivers, strength-aware
v0x13e650f20_0 .net8 "b", 0 0, RS_0x140041a20;  alias, 3 drivers, strength-aware
v0x13e650ff0_0 .net8 "o1", 0 0, L_0x13e656ac0;  1 drivers, strength-aware
v0x13e651080_0 .net8 "out", 0 0, RS_0x140042110;  alias, 3 drivers, strength-aware
S_0x13e651140 .scope module, "nand3" "Nand" 3 13, 4 1 0, S_0x13e650070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x140079018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e656e60 .functor NMOS 1, L_0x140079018, RS_0x140042110, C4<0>, C4<0>;
L_0x13e656f50 .functor NMOS 1, L_0x13e656e60, RS_0x140041f90, C4<0>, C4<0>;
L_0x140079060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e657040 .functor PMOS 1, L_0x140079060, RS_0x140041f90, C4<0>, C4<0>;
L_0x1400790a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13e657110 .functor PMOS 1, L_0x1400790a8, RS_0x140042110, C4<0>, C4<0>;
v0x13e651370_0 .net/2s *"_ivl_0", 0 0, L_0x140079018;  1 drivers
v0x13e651420_0 .net/2s *"_ivl_2", 0 0, L_0x140079060;  1 drivers
v0x13e6514d0_0 .net/2s *"_ivl_4", 0 0, L_0x1400790a8;  1 drivers
v0x13e651590_0 .net8 "a", 0 0, RS_0x140041f90;  alias, 3 drivers, strength-aware
v0x13e651640_0 .net8 "b", 0 0, RS_0x140042110;  alias, 3 drivers, strength-aware
v0x13e651710_0 .net8 "o1", 0 0, L_0x13e656e60;  1 drivers, strength-aware
v0x13e6517a0_0 .net8 "out", 0 0, RS_0x140042290;  alias, 3 drivers, strength-aware
    .scope S_0x13e60e240;
T_0 ;
    %vpi_call 2 19 "$display", "Testing all logic gates" {0 0 0};
    %vpi_call 2 20 "$display", "a b | NAND AND OR  NOT NOR XOR" {0 0 0};
    %vpi_call 2 21 "$display", "----+---------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e64b4d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13e64b4d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x13e64b4d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x13e652210_0, 0, 1;
    %load/vec4 v0x13e64b4d0_0;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x13e652330_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 33 "$display", "%b %b |  %b    %b   %b   %b   %b   %b", v0x13e652210_0, v0x13e652330_0, v0x13e6525c0_0, v0x13e6522a0_0, v0x13e6527b0_0, v0x13e6526e0_0, v0x13e652650_0, v0x13e652880_0 {0 0 0};
    %load/vec4 v0x13e64b4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e64b4d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "logic-gates/gates_test.v";
    "./logic-gates/others.v";
    "./logic-gates/nand.v";
