INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/temp/gits/CompOrg/Lab_1/Lab_1.srcs/sources_1/new/module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/temp/gits/CompOrg/Lab_1/Lab_1.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
