{
	"7400": {
		"desc": "Quad 2-bit NAND gate",
		"delay": 7,
		"package": "DIP14",
		"names": ["1A", "1B", "1Y", "2A", "2B", "2Y", "GND", "3Y", "3A", "3B", "4Y", "4A", "4B", "VCC"],
		"assign": {"?Y": "~(?A & ?B)"}
	},
	"7404": {
		"desc": "Hex inverter",
		"delay": 9,
		"package": "DIP14",
		"names": ["1A", "1Y", "2A", "2Y", "3A", "3Y", "GND", "4Y", "4A", "5Y", "5A", "6Y", "6A", "VCC"],
		"assign": {"?Y": "~?A"}
	},
	"7408": {
		"desc": "Quad 2-bit AND gate",
		"delay": 27,
		"package": "DIP14",
		"names": ["1A", "1B", "1Y", "2A", "2B", "2Y", "GND", "3Y", "3A", "3B", "4Y", "4A", "4B", "VCC"],
		"assign": {"?Y": "?A & ?B"}
	},
	"7432": {
		"desc": "Quad 2-bit OR gate",
		"delay": 10,
		"package": "DIP14",
		"names": ["1A", "1B", "1Y", "2A", "2B", "2Y", "GND", "3Y", "3A", "3B", "4Y", "4A", "4B", "VCC"],
		"assign": {"?Y": "?A | ?B"}
	},
	"7474": {
		"desc": "Dual D-type flip flop with async set/reset; positive edge-triggered",
		"delay": 16,
		"package": "DIP14",
		"names": ["1RD", "1D", "1CP", "1SD", "1Q", "1QB", "GND", "2QB", "2Q", "2SD", "2CP", "2D", "2RD", "VCC"],
		"registers": ["1Q", "1QB", "2Q", "2QB"],
		"clocked": {
			"negedge ?RD or negedge ?SD": "if (~?RD & ~?SD) begin ?Q <= 1'b1; ?QB <= 1'b1; end else if (~?RD) begin ?Q <= 1'b0; ?QB <= 1'b1; end else begin ?Q <= 1'b1; ?QB <= 1'b0; end",
			"posedge ?CP": "?Q <= ?D; ?QB <= ~?D;"
		}
	},
	"7486": {
		"desc": "Quad 2-bit XOR gate",
		"delay": 30,
		"package": "DIP14",
		"names": ["1A", "1B", "1Y", "2A", "2B", "2Y", "GND", "3Y", "3A", "3B", "4Y", "4A", "4B", "VCC"],
		"assign": {"?Y": "?A ^ ?B"}
	},
	"74126": {
		"desc": "Quad bus driver; 3-state; high enable",
		"delay": 25,
		"package": "DIP14",
		"names": ["1OE", "1A", "1Y", "2OE", "2A", "2Y", "GND", "3Y", "3A", "3OE", "4Y", "4A", "4OE", "VCC"],
		"assign": {"?Y": "?OE ? ?A : Z"}
	},
	"74151": {
		"desc": "8x1 Mux",
		"delay": 22,
		"package": "DIP16",
		"names": ["I3", "I2", "I1", "I0", "Y", "YB", "E", "GND", "S2", "S1", "S0", "I7", "I6", "I5", "I4", "VCC"],
		"assign": {
			"Y": "S2 ? (S1 ? (S0 ? I7 : I6) : (S0 ? I5 : I4)) : (S1 ? (S0 ? I3 : I2) : (S0 ? I1 : I0))",
			"YB": "~(S2 ? (S1 ? (S0 ? I7 : I6) : (S0 ? I5 : I4)) : (S1 ? (S0 ? I3 : I2) : (S0 ? I1 : I0)))"
		}
	},
	"74153": {
		"desc": "Dual 4x1 Mux",
		"delay": 30,
		"package": "DIP16",
		"names": ["1E", "S1", "1I3", "1I2", "1I1", "1I0", "1Y", "GND", "2Y", "2I0", "2I1", "2I2", "2I3", "S0", "2E", "VCC"],
		"assign": {"?Y": "~?E & (S1 ? (S0 ? ?I3 : ?I2) : (S0 ? ?I1 : ?I0))"}
	},
	"74154": {
		"desc": "4-to-16 line demultiplexer",
		"delay": 14,
		"package": "DIP24",
		"names": ["Y0", "Y1", "Y2", "Y3", "Y4", "Y5", "Y6", "Y7", "Y8", "Y9", "Y10", "GND", "Y11", "Y12", "Y13", "Y14", "Y15", "E0", "E1", "A3", "A2", "A1", "A0", "VCC"],
		"assign": {
			"Y0": "({A3,A2,A1,A0} === 4'd0 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y1": "({A3,A2,A1,A0} === 4'd1 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y2": "({A3,A2,A1,A0} === 4'd2 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y3": "({A3,A2,A1,A0} === 4'd3 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y4": "({A3,A2,A1,A0} === 4'd4 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y5": "({A3,A2,A1,A0} === 4'd5 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y6": "({A3,A2,A1,A0} === 4'd6 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y7": "({A3,A2,A1,A0} === 4'd7 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y8": "({A3,A2,A1,A0} === 4'd8 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y9": "({A3,A2,A1,A0} === 4'd9 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y10": "({A3,A2,A1,A0} === 4'd10 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y11": "({A3,A2,A1,A0} === 4'd11 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y12": "({A3,A2,A1,A0} === 4'd12 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y13": "({A3,A2,A1,A0} === 4'd13 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y14": "({A3,A2,A1,A0} === 4'd14 & ~(E0|E1)) ? 1'b0 : 1'b1",
			"Y15": "({A3,A2,A1,A0} === 4'd15 & ~(E0|E1)) ? 1'b0 : 1'b1"
		}
	},
	"74157": {
		"desc": "Quad 2x1 Mux",
		"delay": 27,
		"package": "DIP16",
		"names": ["S", "1A", "1B", "1Y", "2A", "2B", "2Y", "GND", "3Y", "3B", "3A", "4Y", "4B", "4A", "G", "VCC"],
		"assign": {"?Y": "~G & (S ? ?B : ?A)"}
	},
	"74244": {
		"desc": "Octal buffer/line driver; 3-state",
		"delay": 14,
		"package": "DIP20",
		"names": ["1OE", "1A0", "2Y0", "1A1", "2Y1", "1A2", "2Y2", "1A3", "2Y3", "GND", "2A3", "1Y3", "2A2", "1Y2", "2A1", "1Y1", "2A0", "1Y0", "2OE", "VCC"],
		"assign": {
			"?Y0": "!?OE ? ?A0 : Z",
			"?Y1": "!?OE ? ?A1 : Z",
			"?Y2": "!?OE ? ?A2 : Z",
			"?Y3": "!?OE ? ?A3 : Z"
		}
	},
	"74283": {
		"desc": "4-bit adder",
		"delay": 80,
		"package": "DIP16",
		"names": ["2O", "2B", "2A", "1O", "1A", "1B", "CI", "GND", "CO", "4O", "4B", "4A", "3O", "3A", "3B", "VCC"],
		"assign": {"{CO,4O,3O,2O,1O}": "{GND,4A,3A,2A,1A} + {GND,4B,3B,2B,1B} + {GND,GND,GND,GND,CI}"}
	},
	"74377": {
		"desc": "Octal D-type flip-flop with data enable; positive edge-triggered",
		"delay": 32,
		"package": "DIP20",
		"names": ["E", "0Q", "0D", "1D", "1Q", "2Q", "2D", "3D", "3Q", "GND", "CP", "4Q", "4D", "5D", "5Q", "6Q", "6D", "7D", "7Q", "VCC"],
		"registers": ["0Q", "1Q", "2Q", "3Q", "4Q", "5Q", "6Q", "7Q"],
		"clocked": {
			"posedge CP": "if (!E) begin ?Q <= ?D; end"
		}
	},
	"744002": {
		"desc": "Dual 4-bit NOR gate",
		"delay": 25,
		"package": "DIP14",
		"names": ["1Y", "1A", "1B", "1C", "1D", "NC", "GND", "NC", "2A", "2B", "2C", "2D", "2Y", "VCC"],
		"assign": {"?Y": "~(?A | ?B | ?C | ?D)"}
	},
	"744078": {
		"desc": "8-bit OR/NOR gate",
		"delay": 26,
		"package": "DIP14",
		"names": ["Y", "A", "B", "C", "D", "NC", "GND", "NC", "E", "F", "G", "H", "W", "VCC"],
		"assign": {
			"Y": "A | B | C | D | E | F | G | H",
			"W": "~(A | B | C | D | E | F | G | H)"
		}
	},
	"74574": {
		"desc": "Octal D-type flip flop; positive edge-triggered; 3 state output",
		"delay": 16,
		"package": "DIP20",
		"names": ["OE", "0D", "1D", "2D", "3D", "4D", "5D", "6D", "7D", "GND", "CP", "7Q", "6Q", "5Q", "4Q", "3Q", "2Q", "1Q", "0Q", "VCC"],
		"registers": ["0Q", "1Q", "2Q", "3Q", "4Q", "5Q", "6Q", "7Q"],
		"clocked": {
			"posedge CP": "?Q <= OE ? 1'bZ : ?D;"
		}
	}
}
