-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_conv3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_bundle_1_AWVALID : OUT STD_LOGIC;
    m_axi_bundle_1_AWREADY : IN STD_LOGIC;
    m_axi_bundle_1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_bundle_1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bundle_1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bundle_1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bundle_1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bundle_1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bundle_1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_1_WVALID : OUT STD_LOGIC;
    m_axi_bundle_1_WREADY : IN STD_LOGIC;
    m_axi_bundle_1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bundle_1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_1_WLAST : OUT STD_LOGIC;
    m_axi_bundle_1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_1_ARVALID : OUT STD_LOGIC;
    m_axi_bundle_1_ARREADY : IN STD_LOGIC;
    m_axi_bundle_1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_bundle_1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bundle_1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bundle_1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bundle_1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bundle_1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bundle_1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_1_RVALID : IN STD_LOGIC;
    m_axi_bundle_1_RREADY : OUT STD_LOGIC;
    m_axi_bundle_1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bundle_1_RLAST : IN STD_LOGIC;
    m_axi_bundle_1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_1_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_bundle_1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bundle_1_BVALID : IN STD_LOGIC;
    m_axi_bundle_1_BREADY : OUT STD_LOGIC;
    m_axi_bundle_1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bundle_1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv3_weights : IN STD_LOGIC_VECTOR (63 downto 0);
    conv3_biases_0_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bundle_2_AWVALID : OUT STD_LOGIC;
    m_axi_bundle_2_AWREADY : IN STD_LOGIC;
    m_axi_bundle_2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_bundle_2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bundle_2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bundle_2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bundle_2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bundle_2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bundle_2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_2_WVALID : OUT STD_LOGIC;
    m_axi_bundle_2_WREADY : IN STD_LOGIC;
    m_axi_bundle_2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bundle_2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_2_WLAST : OUT STD_LOGIC;
    m_axi_bundle_2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_2_ARVALID : OUT STD_LOGIC;
    m_axi_bundle_2_ARREADY : IN STD_LOGIC;
    m_axi_bundle_2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_bundle_2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bundle_2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bundle_2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bundle_2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bundle_2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bundle_2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bundle_2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_2_RVALID : IN STD_LOGIC;
    m_axi_bundle_2_RREADY : OUT STD_LOGIC;
    m_axi_bundle_2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bundle_2_RLAST : IN STD_LOGIC;
    m_axi_bundle_2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_2_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_bundle_2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bundle_2_BVALID : IN STD_LOGIC;
    m_axi_bundle_2_BREADY : OUT STD_LOGIC;
    m_axi_bundle_2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bundle_2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bundle_2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    output_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_481_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_481_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_481_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_481_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_481_p_ce : OUT STD_LOGIC;
    grp_fu_485_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_485_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_485_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_485_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_485_p_ce : OUT STD_LOGIC;
    grp_fu_489_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_489_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_489_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_489_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_489_p_ce : OUT STD_LOGIC;
    grp_fu_493_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_493_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_493_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_493_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_493_p_ce : OUT STD_LOGIC;
    grp_fu_497_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_497_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_497_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_497_p_ce : OUT STD_LOGIC;
    grp_fu_501_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_501_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_501_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_501_p_ce : OUT STD_LOGIC;
    grp_fu_505_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_505_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_505_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_505_p_ce : OUT STD_LOGIC;
    grp_fu_509_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_509_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_509_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_509_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_509_p_ce : OUT STD_LOGIC );
end;


architecture behav of srcnn_conv3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (36 downto 0) := "0000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (36 downto 0) := "0000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (36 downto 0) := "0000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (36 downto 0) := "0000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (36 downto 0) := "0000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (36 downto 0) := "0000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (36 downto 0) := "0001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (36 downto 0) := "0010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (36 downto 0) := "0100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (36 downto 0) := "1000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_320 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv16_103 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal input_fm_buffer_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_fm_buffer_ce0 : STD_LOGIC;
    signal input_fm_buffer_we0 : STD_LOGIC;
    signal input_fm_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_fm_buffer_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_fm_buffer_ce1 : STD_LOGIC;
    signal input_fm_buffer_we1 : STD_LOGIC;
    signal input_fm_buffer_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_we0 : STD_LOGIC;
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_fm_buffer_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal output_fm_buffer_0_ce0 : STD_LOGIC;
    signal output_fm_buffer_0_we0 : STD_LOGIC;
    signal output_fm_buffer_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_fm_buffer_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_fm_buffer_0_ce1 : STD_LOGIC;
    signal output_fm_buffer_0_we1 : STD_LOGIC;
    signal output_fm_buffer_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal weights_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal bundle_2_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal bundle_2_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal icmp_ln134_reg_1646 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal trunc_ln_fu_804_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln_reg_1314 : STD_LOGIC_VECTOR (61 downto 0);
    signal weights_addr_reg_1319 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln130_fu_838_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln130_reg_1330 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal add_ln37_1_fu_847_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln37_1_reg_1339 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal select_ln37_fu_865_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln37_reg_1344 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln37_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln37_1_fu_873_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln37_1_reg_1354 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_reg_1486 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_reg_1491 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_reg_1496 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_reg_1501 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_reg_1506 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_reg_1511 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_reg_1516 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_reg_1521 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_reg_1526 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_reg_1531 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_reg_1536 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_reg_1541 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_reg_1546 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_reg_1551 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_reg_1556 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_reg_1561 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_reg_1566 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_reg_1571 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_reg_1576 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_reg_1581 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_reg_1586 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_reg_1591 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_reg_1596 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_reg_1601 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_reg_1606 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln54_fu_950_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln54_reg_1611 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_329_fu_964_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_329_reg_1616 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvars_iv_next77_fu_974_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvars_iv_next77_reg_1621 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln54_1_fu_993_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln54_1_reg_1626 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln54_2_fu_1020_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln54_2_reg_1631 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln41_fu_1047_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln41_reg_1636 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln41_1_fu_1075_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln41_1_reg_1641 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln134_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal sub_ln140_fu_1104_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln140_reg_1650 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln9_reg_1656 : STD_LOGIC_VECTOR (61 downto 0);
    signal or_ln137_fu_1169_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln137_reg_1662 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln137_8_fu_1218_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_8_reg_1669 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln140_1_fu_1243_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln140_1_reg_1679 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln147_2_reg_1688 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln134_2_fu_1250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln134_fu_1264_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln134_reg_1694 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_buffer_c3_fu_619_ap_start : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_ap_done : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_ap_idle : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_ap_ready : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWVALID : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_WVALID : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_WLAST : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARVALID : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_RREADY : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_BREADY : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_input_fm_buffer_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_buffer_c3_fu_619_input_fm_buffer_ce0 : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_input_fm_buffer_we0 : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_input_fm_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_input_buffer_c3_fu_619_input_fm_buffer_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_buffer_c3_fu_619_input_fm_buffer_ce1 : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_input_fm_buffer_we1 : STD_LOGIC;
    signal grp_load_input_buffer_c3_fu_619_input_fm_buffer_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_start : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_done : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_idle : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_ready : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWVALID : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_WVALID : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_WLAST : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARVALID : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_RREADY : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_BREADY : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_ap_start : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_ap_done : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_ap_idle : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_ap_ready : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_ce1 : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_ce1 : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_we1 : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1708_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1708_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1708_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1708_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1712_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1712_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1712_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1712_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1716_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1716_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1716_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1716_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1720_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1720_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1720_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1724_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1724_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1724_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1728_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1728_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_COL_fu_686_grp_fu_1728_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU_fu_750_ap_start : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU_fu_750_ap_done : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU_fu_750_ap_idle : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU_fu_750_ap_ready : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_4_fu_758_ap_start : STD_LOGIC;
    signal grp_conv3_Pipeline_4_fu_758_ap_done : STD_LOGIC;
    signal grp_conv3_Pipeline_4_fu_758_ap_idle : STD_LOGIC;
    signal grp_conv3_Pipeline_4_fu_758_ap_ready : STD_LOGIC;
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWVALID : STD_LOGIC;
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WVALID : STD_LOGIC;
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WLAST : STD_LOGIC;
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARVALID : STD_LOGIC;
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_RREADY : STD_LOGIC;
    signal grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_BREADY : STD_LOGIC;
    signal grp_conv3_Pipeline_4_fu_758_output_fm_buffer_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_Pipeline_4_fu_758_output_fm_buffer_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU3_fu_768_ap_start : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU3_fu_768_ap_done : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU3_fu_768_ap_idle : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU3_fu_768_ap_ready : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_ce : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW_fu_776_ap_start : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW_fu_776_ap_done : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW_fu_776_ap_idle : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW_fu_776_ap_ready : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_ap_start : STD_LOGIC;
    signal grp_conv3_Pipeline_6_fu_782_ap_done : STD_LOGIC;
    signal grp_conv3_Pipeline_6_fu_782_ap_idle : STD_LOGIC;
    signal grp_conv3_Pipeline_6_fu_782_ap_ready : STD_LOGIC;
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWVALID : STD_LOGIC;
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WVALID : STD_LOGIC;
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WLAST : STD_LOGIC;
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARVALID : STD_LOGIC;
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_RREADY : STD_LOGIC;
    signal grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_BREADY : STD_LOGIC;
    signal grp_conv3_Pipeline_6_fu_782_output_fm_buffer_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_Pipeline_6_fu_782_output_fm_buffer_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW4_fu_792_ap_start : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW4_fu_792_ap_done : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW4_fu_792_ap_idle : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW4_fu_792_ap_ready : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_Pipeline_CLEARW5_fu_798_ap_start : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW5_fu_798_ap_done : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW5_fu_798_ap_idle : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW5_fu_798_ap_ready : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_ce0 : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_we0 : STD_LOGIC;
    signal grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten67_reg_574 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal i_reg_585 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_reg_596 : STD_LOGIC_VECTOR (1 downto 0);
    signal bh_reg_607 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_buffer_c3_fu_619_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_start_reg : STD_LOGIC := '0';
    signal grp_conv3_Pipeline_COL_fu_686_ap_start_reg : STD_LOGIC := '0';
    signal grp_conv3_Pipeline_RELU_fu_750_ap_start_reg : STD_LOGIC := '0';
    signal grp_conv3_Pipeline_4_fu_758_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_conv3_Pipeline_RELU3_fu_768_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state24_ignore_call0 : BOOLEAN;
    signal grp_conv3_Pipeline_CLEARW_fu_776_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_conv3_Pipeline_6_fu_782_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_conv3_Pipeline_CLEARW4_fu_792_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_conv3_Pipeline_CLEARW5_fu_798_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal zext_ln37_fu_881_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln117_fu_814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln147_fu_1223_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln147_2_fu_1280_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state24 : BOOLEAN;
    signal h_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln30_fu_1270_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln39_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln37_fu_853_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_913_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln54_38_fu_920_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln54_fu_910_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln54_fu_924_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln54_cast_fu_930_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln54_40_fu_937_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln54_1_fu_940_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln54_fu_950_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_24_fu_957_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln54_39_fu_934_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln54_41_fu_979_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln54_2_fu_983_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln54_1_fu_993_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln39_fu_971_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_330_fu_1000_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln54_42_fu_1006_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln54_3_fu_1010_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln54_2_fu_1020_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_331_fu_1027_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln54_43_fu_1033_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln54_4_fu_1037_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln41_fu_1047_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln41_cast_fu_1054_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln54_44_fu_1061_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln54_5_fu_1065_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln41_1_fu_1075_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln134_fu_1082_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_fu_1096_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln140_fu_1092_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln134_fu_1111_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln137_fu_1115_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_fu_1120_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln137_4_fu_1132_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln137_fu_1128_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln137_6_fu_1140_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln137_fu_1144_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln137_fu_1150_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln137_6_fu_1154_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln137_7_fu_1175_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln137_7_fu_1179_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln137_5_fu_1184_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln137_6_fu_1196_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln137_8_fu_1192_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln137_9_fu_1204_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln137_2_fu_1208_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln137_2_fu_1214_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_fu_1236_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln140_6_fu_1233_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln30_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1704_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1704_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1704_ce : STD_LOGIC;
    signal grp_fu_1708_ce : STD_LOGIC;
    signal grp_fu_1712_ce : STD_LOGIC;
    signal grp_fu_1716_ce : STD_LOGIC;
    signal grp_fu_1720_ce : STD_LOGIC;
    signal grp_fu_1724_ce : STD_LOGIC;
    signal grp_fu_1728_ce : STD_LOGIC;
    signal grp_fu_1732_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1732_ce : STD_LOGIC;
    signal grp_fu_1732_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_load_input_buffer_c3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_bundle_1_AWVALID : OUT STD_LOGIC;
        m_axi_bundle_1_AWREADY : IN STD_LOGIC;
        m_axi_bundle_1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_bundle_1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bundle_1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bundle_1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bundle_1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_1_WVALID : OUT STD_LOGIC;
        m_axi_bundle_1_WREADY : IN STD_LOGIC;
        m_axi_bundle_1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bundle_1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_1_WLAST : OUT STD_LOGIC;
        m_axi_bundle_1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_1_ARVALID : OUT STD_LOGIC;
        m_axi_bundle_1_ARREADY : IN STD_LOGIC;
        m_axi_bundle_1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_bundle_1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bundle_1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bundle_1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bundle_1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_1_RVALID : IN STD_LOGIC;
        m_axi_bundle_1_RREADY : OUT STD_LOGIC;
        m_axi_bundle_1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bundle_1_RLAST : IN STD_LOGIC;
        m_axi_bundle_1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_1_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_bundle_1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_1_BVALID : IN STD_LOGIC;
        m_axi_bundle_1_BREADY : OUT STD_LOGIC;
        m_axi_bundle_1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        input_ftmap : IN STD_LOGIC_VECTOR (63 downto 0);
        h : IN STD_LOGIC_VECTOR (7 downto 0);
        input_fm_buffer_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_fm_buffer_ce0 : OUT STD_LOGIC;
        input_fm_buffer_we0 : OUT STD_LOGIC;
        input_fm_buffer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_fm_buffer_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_fm_buffer_ce1 : OUT STD_LOGIC;
        input_fm_buffer_we1 : OUT STD_LOGIC;
        input_fm_buffer_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_weights_AWVALID : OUT STD_LOGIC;
        m_axi_weights_AWREADY : IN STD_LOGIC;
        m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WVALID : OUT STD_LOGIC;
        m_axi_weights_WREADY : IN STD_LOGIC;
        m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_WLAST : OUT STD_LOGIC;
        m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARVALID : OUT STD_LOGIC;
        m_axi_weights_ARREADY : IN STD_LOGIC;
        m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RVALID : IN STD_LOGIC;
        m_axi_weights_RREADY : OUT STD_LOGIC;
        m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_weights_RLAST : IN STD_LOGIC;
        m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BVALID : IN STD_LOGIC;
        m_axi_weights_BREADY : OUT STD_LOGIC;
        m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln117 : IN STD_LOGIC_VECTOR (61 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_we0 : OUT STD_LOGIC;
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv3_Pipeline_COL IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mul_ln54 : IN STD_LOGIC_VECTOR (15 downto 0);
        mul_ln54_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        mul_ln54_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        mul_ln54_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        mul_ln54_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        empty : IN STD_LOGIC_VECTOR (9 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        input_fm_buffer_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_fm_buffer_ce0 : OUT STD_LOGIC;
        input_fm_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_fm_buffer_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_fm_buffer_ce1 : OUT STD_LOGIC;
        input_fm_buffer_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_fm_buffer_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_fm_buffer_0_ce0 : OUT STD_LOGIC;
        output_fm_buffer_0_we0 : OUT STD_LOGIC;
        output_fm_buffer_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_fm_buffer_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_fm_buffer_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_fm_buffer_0_ce1 : OUT STD_LOGIC;
        output_fm_buffer_0_we1 : OUT STD_LOGIC;
        output_fm_buffer_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_fm_buffer_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1704_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_ce : OUT STD_LOGIC;
        grp_fu_1708_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1708_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1708_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1708_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1708_p_ce : OUT STD_LOGIC;
        grp_fu_1712_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1712_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1712_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1712_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1712_p_ce : OUT STD_LOGIC;
        grp_fu_1716_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1716_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1716_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1716_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1716_p_ce : OUT STD_LOGIC;
        grp_fu_1720_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1720_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1720_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1720_p_ce : OUT STD_LOGIC;
        grp_fu_1724_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1724_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1724_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1724_p_ce : OUT STD_LOGIC;
        grp_fu_1728_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1728_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1728_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1728_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_conv3_Pipeline_RELU IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sub_ln140 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv3_biases_0_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
        output_fm_buffer_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_fm_buffer_0_ce0 : OUT STD_LOGIC;
        output_fm_buffer_0_we0 : OUT STD_LOGIC;
        output_fm_buffer_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_fm_buffer_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1704_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_ce : OUT STD_LOGIC;
        grp_fu_1732_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1732_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1732_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1732_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1732_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_conv3_Pipeline_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_bundle_2_AWVALID : OUT STD_LOGIC;
        m_axi_bundle_2_AWREADY : IN STD_LOGIC;
        m_axi_bundle_2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_bundle_2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bundle_2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bundle_2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bundle_2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_WVALID : OUT STD_LOGIC;
        m_axi_bundle_2_WREADY : IN STD_LOGIC;
        m_axi_bundle_2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bundle_2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_WLAST : OUT STD_LOGIC;
        m_axi_bundle_2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_ARVALID : OUT STD_LOGIC;
        m_axi_bundle_2_ARREADY : IN STD_LOGIC;
        m_axi_bundle_2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_bundle_2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bundle_2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bundle_2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bundle_2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_RVALID : IN STD_LOGIC;
        m_axi_bundle_2_RREADY : OUT STD_LOGIC;
        m_axi_bundle_2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bundle_2_RLAST : IN STD_LOGIC;
        m_axi_bundle_2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_bundle_2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_2_BVALID : IN STD_LOGIC;
        m_axi_bundle_2_BREADY : OUT STD_LOGIC;
        m_axi_bundle_2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln147 : IN STD_LOGIC_VECTOR (61 downto 0);
        sub_ln140 : IN STD_LOGIC_VECTOR (9 downto 0);
        output_fm_buffer_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_fm_buffer_0_ce0 : OUT STD_LOGIC;
        output_fm_buffer_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv3_Pipeline_RELU3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sub_ln140_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv3_biases_0_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
        output_fm_buffer_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_fm_buffer_0_ce0 : OUT STD_LOGIC;
        output_fm_buffer_0_we0 : OUT STD_LOGIC;
        output_fm_buffer_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_fm_buffer_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1704_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1704_p_ce : OUT STD_LOGIC;
        grp_fu_1732_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1732_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1732_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1732_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1732_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_conv3_Pipeline_CLEARW IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_fm_buffer_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_fm_buffer_0_ce0 : OUT STD_LOGIC;
        output_fm_buffer_0_we0 : OUT STD_LOGIC;
        output_fm_buffer_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv3_Pipeline_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_bundle_2_AWVALID : OUT STD_LOGIC;
        m_axi_bundle_2_AWREADY : IN STD_LOGIC;
        m_axi_bundle_2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_bundle_2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bundle_2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bundle_2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bundle_2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_WVALID : OUT STD_LOGIC;
        m_axi_bundle_2_WREADY : IN STD_LOGIC;
        m_axi_bundle_2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bundle_2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_WLAST : OUT STD_LOGIC;
        m_axi_bundle_2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_ARVALID : OUT STD_LOGIC;
        m_axi_bundle_2_ARREADY : IN STD_LOGIC;
        m_axi_bundle_2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_bundle_2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bundle_2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bundle_2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_bundle_2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_bundle_2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_RVALID : IN STD_LOGIC;
        m_axi_bundle_2_RREADY : OUT STD_LOGIC;
        m_axi_bundle_2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_bundle_2_RLAST : IN STD_LOGIC;
        m_axi_bundle_2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_bundle_2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_2_BVALID : IN STD_LOGIC;
        m_axi_bundle_2_BREADY : OUT STD_LOGIC;
        m_axi_bundle_2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_bundle_2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_bundle_2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln147_2 : IN STD_LOGIC_VECTOR (61 downto 0);
        sub_ln140_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        output_fm_buffer_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_fm_buffer_0_ce0 : OUT STD_LOGIC;
        output_fm_buffer_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv3_Pipeline_CLEARW4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_fm_buffer_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_fm_buffer_0_ce0 : OUT STD_LOGIC;
        output_fm_buffer_0_we0 : OUT STD_LOGIC;
        output_fm_buffer_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv3_Pipeline_CLEARW5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_fm_buffer_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        output_fm_buffer_0_ce0 : OUT STD_LOGIC;
        output_fm_buffer_0_we0 : OUT STD_LOGIC;
        output_fm_buffer_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_mul_11s_10ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    input_fm_buffer_U : component srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 58016,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_fm_buffer_address0,
        ce0 => input_fm_buffer_ce0,
        we0 => input_fm_buffer_we0,
        d0 => grp_load_input_buffer_c3_fu_619_input_fm_buffer_d0,
        q0 => input_fm_buffer_q0,
        address1 => input_fm_buffer_address1,
        ce1 => input_fm_buffer_ce1,
        we1 => input_fm_buffer_we1,
        d1 => grp_load_input_buffer_c3_fu_619_input_fm_buffer_d1,
        q1 => input_fm_buffer_q1);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_q0);

    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_U : component srcnn_conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0,
        ce0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0,
        we0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_we0,
        d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_d0,
        q0 => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_q0);

    output_fm_buffer_0_U : component srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 765,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_fm_buffer_0_address0,
        ce0 => output_fm_buffer_0_ce0,
        we0 => output_fm_buffer_0_we0,
        d0 => output_fm_buffer_0_d0,
        q0 => output_fm_buffer_0_q0,
        address1 => grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_address1,
        ce1 => output_fm_buffer_0_ce1,
        we1 => output_fm_buffer_0_we1,
        d1 => grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_d1,
        q1 => output_fm_buffer_0_q1);

    grp_load_input_buffer_c3_fu_619 : component srcnn_load_input_buffer_c3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_input_buffer_c3_fu_619_ap_start,
        ap_done => grp_load_input_buffer_c3_fu_619_ap_done,
        ap_idle => grp_load_input_buffer_c3_fu_619_ap_idle,
        ap_ready => grp_load_input_buffer_c3_fu_619_ap_ready,
        m_axi_bundle_1_AWVALID => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWVALID,
        m_axi_bundle_1_AWREADY => ap_const_logic_0,
        m_axi_bundle_1_AWADDR => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWADDR,
        m_axi_bundle_1_AWID => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWID,
        m_axi_bundle_1_AWLEN => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWLEN,
        m_axi_bundle_1_AWSIZE => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWSIZE,
        m_axi_bundle_1_AWBURST => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWBURST,
        m_axi_bundle_1_AWLOCK => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWLOCK,
        m_axi_bundle_1_AWCACHE => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWCACHE,
        m_axi_bundle_1_AWPROT => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWPROT,
        m_axi_bundle_1_AWQOS => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWQOS,
        m_axi_bundle_1_AWREGION => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWREGION,
        m_axi_bundle_1_AWUSER => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_AWUSER,
        m_axi_bundle_1_WVALID => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_WVALID,
        m_axi_bundle_1_WREADY => ap_const_logic_0,
        m_axi_bundle_1_WDATA => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_WDATA,
        m_axi_bundle_1_WSTRB => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_WSTRB,
        m_axi_bundle_1_WLAST => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_WLAST,
        m_axi_bundle_1_WID => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_WID,
        m_axi_bundle_1_WUSER => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_WUSER,
        m_axi_bundle_1_ARVALID => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARVALID,
        m_axi_bundle_1_ARREADY => m_axi_bundle_1_ARREADY,
        m_axi_bundle_1_ARADDR => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARADDR,
        m_axi_bundle_1_ARID => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARID,
        m_axi_bundle_1_ARLEN => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARLEN,
        m_axi_bundle_1_ARSIZE => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARSIZE,
        m_axi_bundle_1_ARBURST => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARBURST,
        m_axi_bundle_1_ARLOCK => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARLOCK,
        m_axi_bundle_1_ARCACHE => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARCACHE,
        m_axi_bundle_1_ARPROT => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARPROT,
        m_axi_bundle_1_ARQOS => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARQOS,
        m_axi_bundle_1_ARREGION => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARREGION,
        m_axi_bundle_1_ARUSER => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARUSER,
        m_axi_bundle_1_RVALID => m_axi_bundle_1_RVALID,
        m_axi_bundle_1_RREADY => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_RREADY,
        m_axi_bundle_1_RDATA => m_axi_bundle_1_RDATA,
        m_axi_bundle_1_RLAST => m_axi_bundle_1_RLAST,
        m_axi_bundle_1_RID => m_axi_bundle_1_RID,
        m_axi_bundle_1_RFIFONUM => m_axi_bundle_1_RFIFONUM,
        m_axi_bundle_1_RUSER => m_axi_bundle_1_RUSER,
        m_axi_bundle_1_RRESP => m_axi_bundle_1_RRESP,
        m_axi_bundle_1_BVALID => ap_const_logic_0,
        m_axi_bundle_1_BREADY => grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_BREADY,
        m_axi_bundle_1_BRESP => ap_const_lv2_0,
        m_axi_bundle_1_BID => ap_const_lv1_0,
        m_axi_bundle_1_BUSER => ap_const_lv1_0,
        input_ftmap => input_ftmap,
        h => h_fu_198,
        input_fm_buffer_address0 => grp_load_input_buffer_c3_fu_619_input_fm_buffer_address0,
        input_fm_buffer_ce0 => grp_load_input_buffer_c3_fu_619_input_fm_buffer_ce0,
        input_fm_buffer_we0 => grp_load_input_buffer_c3_fu_619_input_fm_buffer_we0,
        input_fm_buffer_d0 => grp_load_input_buffer_c3_fu_619_input_fm_buffer_d0,
        input_fm_buffer_address1 => grp_load_input_buffer_c3_fu_619_input_fm_buffer_address1,
        input_fm_buffer_ce1 => grp_load_input_buffer_c3_fu_619_input_fm_buffer_ce1,
        input_fm_buffer_we1 => grp_load_input_buffer_c3_fu_619_input_fm_buffer_we1,
        input_fm_buffer_d1 => grp_load_input_buffer_c3_fu_619_input_fm_buffer_d1);

    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629 : component srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_start,
        ap_done => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_done,
        ap_idle => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_idle,
        ap_ready => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_ready,
        m_axi_weights_AWVALID => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWVALID,
        m_axi_weights_AWREADY => ap_const_logic_0,
        m_axi_weights_AWADDR => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWADDR,
        m_axi_weights_AWID => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWID,
        m_axi_weights_AWLEN => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWPROT,
        m_axi_weights_AWQOS => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWQOS,
        m_axi_weights_AWREGION => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWREGION,
        m_axi_weights_AWUSER => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_AWUSER,
        m_axi_weights_WVALID => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_WVALID,
        m_axi_weights_WREADY => ap_const_logic_0,
        m_axi_weights_WDATA => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_WDATA,
        m_axi_weights_WSTRB => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_WSTRB,
        m_axi_weights_WLAST => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_WLAST,
        m_axi_weights_WID => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_WID,
        m_axi_weights_WUSER => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_WUSER,
        m_axi_weights_ARVALID => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARVALID,
        m_axi_weights_ARREADY => m_axi_weights_ARREADY,
        m_axi_weights_ARADDR => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARADDR,
        m_axi_weights_ARID => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARID,
        m_axi_weights_ARLEN => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARPROT,
        m_axi_weights_ARQOS => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARQOS,
        m_axi_weights_ARREGION => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARREGION,
        m_axi_weights_ARUSER => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARUSER,
        m_axi_weights_RVALID => m_axi_weights_RVALID,
        m_axi_weights_RREADY => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_RREADY,
        m_axi_weights_RDATA => m_axi_weights_RDATA,
        m_axi_weights_RLAST => m_axi_weights_RLAST,
        m_axi_weights_RID => m_axi_weights_RID,
        m_axi_weights_RFIFONUM => m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER => m_axi_weights_RUSER,
        m_axi_weights_RRESP => m_axi_weights_RRESP,
        m_axi_weights_BVALID => ap_const_logic_0,
        m_axi_weights_BREADY => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_BREADY,
        m_axi_weights_BRESP => ap_const_lv2_0,
        m_axi_weights_BID => ap_const_lv1_0,
        m_axi_weights_BUSER => ap_const_lv1_0,
        sext_ln117 => trunc_ln_reg_1314,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_d0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_we0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_we0,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_d0 => grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_d0);

    grp_conv3_Pipeline_COL_fu_686 : component srcnn_conv3_Pipeline_COL
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_Pipeline_COL_fu_686_ap_start,
        ap_done => grp_conv3_Pipeline_COL_fu_686_ap_done,
        ap_idle => grp_conv3_Pipeline_COL_fu_686_ap_idle,
        ap_ready => grp_conv3_Pipeline_COL_fu_686_ap_ready,
        mul_ln54 => mul_ln54_reg_1611,
        mul_ln54_1 => mul_ln54_1_reg_1626,
        mul_ln54_2 => mul_ln54_2_reg_1631,
        mul_ln54_3 => mul_ln41_reg_1636,
        mul_ln54_4 => mul_ln41_1_reg_1641,
        empty => empty_329_reg_1616,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_reg_1486,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_reg_1491,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_reg_1496,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_reg_1501,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_reg_1506,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_reg_1511,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_reg_1516,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_reg_1521,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_reg_1526,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_reg_1531,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_reg_1536,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_reg_1541,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_reg_1546,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_reg_1551,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_reg_1556,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_reg_1561,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_reg_1566,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_reg_1571,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_reg_1576,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_reg_1581,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_reg_1586,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_reg_1591,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_reg_1596,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_reg_1601,
        p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load => p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_reg_1606,
        input_fm_buffer_address0 => grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_address0,
        input_fm_buffer_ce0 => grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_ce0,
        input_fm_buffer_q0 => input_fm_buffer_q0,
        input_fm_buffer_address1 => grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_address1,
        input_fm_buffer_ce1 => grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_ce1,
        input_fm_buffer_q1 => input_fm_buffer_q1,
        output_fm_buffer_0_address0 => grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_address0,
        output_fm_buffer_0_ce0 => grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_ce0,
        output_fm_buffer_0_we0 => grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_we0,
        output_fm_buffer_0_d0 => grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_d0,
        output_fm_buffer_0_q0 => output_fm_buffer_0_q0,
        output_fm_buffer_0_address1 => grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_address1,
        output_fm_buffer_0_ce1 => grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_ce1,
        output_fm_buffer_0_we1 => grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_we1,
        output_fm_buffer_0_d1 => grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_d1,
        output_fm_buffer_0_q1 => output_fm_buffer_0_q1,
        grp_fu_1704_p_din0 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_din0,
        grp_fu_1704_p_din1 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_din1,
        grp_fu_1704_p_opcode => grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_opcode,
        grp_fu_1704_p_dout0 => grp_fu_481_p_dout0,
        grp_fu_1704_p_ce => grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_ce,
        grp_fu_1708_p_din0 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1708_p_din0,
        grp_fu_1708_p_din1 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1708_p_din1,
        grp_fu_1708_p_opcode => grp_conv3_Pipeline_COL_fu_686_grp_fu_1708_p_opcode,
        grp_fu_1708_p_dout0 => grp_fu_485_p_dout0,
        grp_fu_1708_p_ce => grp_conv3_Pipeline_COL_fu_686_grp_fu_1708_p_ce,
        grp_fu_1712_p_din0 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1712_p_din0,
        grp_fu_1712_p_din1 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1712_p_din1,
        grp_fu_1712_p_opcode => grp_conv3_Pipeline_COL_fu_686_grp_fu_1712_p_opcode,
        grp_fu_1712_p_dout0 => grp_fu_489_p_dout0,
        grp_fu_1712_p_ce => grp_conv3_Pipeline_COL_fu_686_grp_fu_1712_p_ce,
        grp_fu_1716_p_din0 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1716_p_din0,
        grp_fu_1716_p_din1 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1716_p_din1,
        grp_fu_1716_p_opcode => grp_conv3_Pipeline_COL_fu_686_grp_fu_1716_p_opcode,
        grp_fu_1716_p_dout0 => grp_fu_493_p_dout0,
        grp_fu_1716_p_ce => grp_conv3_Pipeline_COL_fu_686_grp_fu_1716_p_ce,
        grp_fu_1720_p_din0 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1720_p_din0,
        grp_fu_1720_p_din1 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1720_p_din1,
        grp_fu_1720_p_dout0 => grp_fu_497_p_dout0,
        grp_fu_1720_p_ce => grp_conv3_Pipeline_COL_fu_686_grp_fu_1720_p_ce,
        grp_fu_1724_p_din0 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1724_p_din0,
        grp_fu_1724_p_din1 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1724_p_din1,
        grp_fu_1724_p_dout0 => grp_fu_501_p_dout0,
        grp_fu_1724_p_ce => grp_conv3_Pipeline_COL_fu_686_grp_fu_1724_p_ce,
        grp_fu_1728_p_din0 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1728_p_din0,
        grp_fu_1728_p_din1 => grp_conv3_Pipeline_COL_fu_686_grp_fu_1728_p_din1,
        grp_fu_1728_p_dout0 => grp_fu_505_p_dout0,
        grp_fu_1728_p_ce => grp_conv3_Pipeline_COL_fu_686_grp_fu_1728_p_ce);

    grp_conv3_Pipeline_RELU_fu_750 : component srcnn_conv3_Pipeline_RELU
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_Pipeline_RELU_fu_750_ap_start,
        ap_done => grp_conv3_Pipeline_RELU_fu_750_ap_done,
        ap_idle => grp_conv3_Pipeline_RELU_fu_750_ap_idle,
        ap_ready => grp_conv3_Pipeline_RELU_fu_750_ap_ready,
        sub_ln140 => sub_ln140_reg_1650,
        conv3_biases_0_0_val => conv3_biases_0_0_val,
        output_fm_buffer_0_address0 => grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_address0,
        output_fm_buffer_0_ce0 => grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_ce0,
        output_fm_buffer_0_we0 => grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_we0,
        output_fm_buffer_0_d0 => grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_d0,
        output_fm_buffer_0_q0 => output_fm_buffer_0_q0,
        grp_fu_1704_p_din0 => grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_din0,
        grp_fu_1704_p_din1 => grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_din1,
        grp_fu_1704_p_opcode => grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_opcode,
        grp_fu_1704_p_dout0 => grp_fu_481_p_dout0,
        grp_fu_1704_p_ce => grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_ce,
        grp_fu_1732_p_din0 => grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_din0,
        grp_fu_1732_p_din1 => grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_din1,
        grp_fu_1732_p_opcode => grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_opcode,
        grp_fu_1732_p_dout0 => grp_fu_509_p_dout0,
        grp_fu_1732_p_ce => grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_ce);

    grp_conv3_Pipeline_4_fu_758 : component srcnn_conv3_Pipeline_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_Pipeline_4_fu_758_ap_start,
        ap_done => grp_conv3_Pipeline_4_fu_758_ap_done,
        ap_idle => grp_conv3_Pipeline_4_fu_758_ap_idle,
        ap_ready => grp_conv3_Pipeline_4_fu_758_ap_ready,
        m_axi_bundle_2_AWVALID => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWVALID,
        m_axi_bundle_2_AWREADY => m_axi_bundle_2_AWREADY,
        m_axi_bundle_2_AWADDR => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWADDR,
        m_axi_bundle_2_AWID => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWID,
        m_axi_bundle_2_AWLEN => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWLEN,
        m_axi_bundle_2_AWSIZE => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWSIZE,
        m_axi_bundle_2_AWBURST => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWBURST,
        m_axi_bundle_2_AWLOCK => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWLOCK,
        m_axi_bundle_2_AWCACHE => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWCACHE,
        m_axi_bundle_2_AWPROT => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWPROT,
        m_axi_bundle_2_AWQOS => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWQOS,
        m_axi_bundle_2_AWREGION => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWREGION,
        m_axi_bundle_2_AWUSER => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWUSER,
        m_axi_bundle_2_WVALID => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WVALID,
        m_axi_bundle_2_WREADY => m_axi_bundle_2_WREADY,
        m_axi_bundle_2_WDATA => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WDATA,
        m_axi_bundle_2_WSTRB => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WSTRB,
        m_axi_bundle_2_WLAST => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WLAST,
        m_axi_bundle_2_WID => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WID,
        m_axi_bundle_2_WUSER => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WUSER,
        m_axi_bundle_2_ARVALID => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARVALID,
        m_axi_bundle_2_ARREADY => ap_const_logic_0,
        m_axi_bundle_2_ARADDR => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARADDR,
        m_axi_bundle_2_ARID => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARID,
        m_axi_bundle_2_ARLEN => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARLEN,
        m_axi_bundle_2_ARSIZE => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARSIZE,
        m_axi_bundle_2_ARBURST => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARBURST,
        m_axi_bundle_2_ARLOCK => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARLOCK,
        m_axi_bundle_2_ARCACHE => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARCACHE,
        m_axi_bundle_2_ARPROT => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARPROT,
        m_axi_bundle_2_ARQOS => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARQOS,
        m_axi_bundle_2_ARREGION => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARREGION,
        m_axi_bundle_2_ARUSER => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_ARUSER,
        m_axi_bundle_2_RVALID => ap_const_logic_0,
        m_axi_bundle_2_RREADY => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_RREADY,
        m_axi_bundle_2_RDATA => ap_const_lv32_0,
        m_axi_bundle_2_RLAST => ap_const_logic_0,
        m_axi_bundle_2_RID => ap_const_lv1_0,
        m_axi_bundle_2_RFIFONUM => ap_const_lv13_0,
        m_axi_bundle_2_RUSER => ap_const_lv1_0,
        m_axi_bundle_2_RRESP => ap_const_lv2_0,
        m_axi_bundle_2_BVALID => m_axi_bundle_2_BVALID,
        m_axi_bundle_2_BREADY => grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_BREADY,
        m_axi_bundle_2_BRESP => m_axi_bundle_2_BRESP,
        m_axi_bundle_2_BID => m_axi_bundle_2_BID,
        m_axi_bundle_2_BUSER => m_axi_bundle_2_BUSER,
        sext_ln147 => trunc_ln9_reg_1656,
        sub_ln140 => sub_ln140_reg_1650,
        output_fm_buffer_0_address0 => grp_conv3_Pipeline_4_fu_758_output_fm_buffer_0_address0,
        output_fm_buffer_0_ce0 => grp_conv3_Pipeline_4_fu_758_output_fm_buffer_0_ce0,
        output_fm_buffer_0_q0 => output_fm_buffer_0_q0);

    grp_conv3_Pipeline_RELU3_fu_768 : component srcnn_conv3_Pipeline_RELU3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_Pipeline_RELU3_fu_768_ap_start,
        ap_done => grp_conv3_Pipeline_RELU3_fu_768_ap_done,
        ap_idle => grp_conv3_Pipeline_RELU3_fu_768_ap_idle,
        ap_ready => grp_conv3_Pipeline_RELU3_fu_768_ap_ready,
        sub_ln140_1 => sub_ln140_1_reg_1679,
        conv3_biases_0_0_val => conv3_biases_0_0_val,
        output_fm_buffer_0_address0 => grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_address0,
        output_fm_buffer_0_ce0 => grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_ce0,
        output_fm_buffer_0_we0 => grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_we0,
        output_fm_buffer_0_d0 => grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_d0,
        output_fm_buffer_0_q0 => output_fm_buffer_0_q0,
        grp_fu_1704_p_din0 => grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_din0,
        grp_fu_1704_p_din1 => grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_din1,
        grp_fu_1704_p_opcode => grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_opcode,
        grp_fu_1704_p_dout0 => grp_fu_481_p_dout0,
        grp_fu_1704_p_ce => grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_ce,
        grp_fu_1732_p_din0 => grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_din0,
        grp_fu_1732_p_din1 => grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_din1,
        grp_fu_1732_p_opcode => grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_opcode,
        grp_fu_1732_p_dout0 => grp_fu_509_p_dout0,
        grp_fu_1732_p_ce => grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_ce);

    grp_conv3_Pipeline_CLEARW_fu_776 : component srcnn_conv3_Pipeline_CLEARW
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_Pipeline_CLEARW_fu_776_ap_start,
        ap_done => grp_conv3_Pipeline_CLEARW_fu_776_ap_done,
        ap_idle => grp_conv3_Pipeline_CLEARW_fu_776_ap_idle,
        ap_ready => grp_conv3_Pipeline_CLEARW_fu_776_ap_ready,
        output_fm_buffer_0_address0 => grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_address0,
        output_fm_buffer_0_ce0 => grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_ce0,
        output_fm_buffer_0_we0 => grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_we0,
        output_fm_buffer_0_d0 => grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_d0);

    grp_conv3_Pipeline_6_fu_782 : component srcnn_conv3_Pipeline_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_Pipeline_6_fu_782_ap_start,
        ap_done => grp_conv3_Pipeline_6_fu_782_ap_done,
        ap_idle => grp_conv3_Pipeline_6_fu_782_ap_idle,
        ap_ready => grp_conv3_Pipeline_6_fu_782_ap_ready,
        m_axi_bundle_2_AWVALID => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWVALID,
        m_axi_bundle_2_AWREADY => m_axi_bundle_2_AWREADY,
        m_axi_bundle_2_AWADDR => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWADDR,
        m_axi_bundle_2_AWID => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWID,
        m_axi_bundle_2_AWLEN => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWLEN,
        m_axi_bundle_2_AWSIZE => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWSIZE,
        m_axi_bundle_2_AWBURST => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWBURST,
        m_axi_bundle_2_AWLOCK => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWLOCK,
        m_axi_bundle_2_AWCACHE => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWCACHE,
        m_axi_bundle_2_AWPROT => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWPROT,
        m_axi_bundle_2_AWQOS => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWQOS,
        m_axi_bundle_2_AWREGION => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWREGION,
        m_axi_bundle_2_AWUSER => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWUSER,
        m_axi_bundle_2_WVALID => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WVALID,
        m_axi_bundle_2_WREADY => m_axi_bundle_2_WREADY,
        m_axi_bundle_2_WDATA => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WDATA,
        m_axi_bundle_2_WSTRB => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WSTRB,
        m_axi_bundle_2_WLAST => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WLAST,
        m_axi_bundle_2_WID => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WID,
        m_axi_bundle_2_WUSER => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WUSER,
        m_axi_bundle_2_ARVALID => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARVALID,
        m_axi_bundle_2_ARREADY => ap_const_logic_0,
        m_axi_bundle_2_ARADDR => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARADDR,
        m_axi_bundle_2_ARID => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARID,
        m_axi_bundle_2_ARLEN => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARLEN,
        m_axi_bundle_2_ARSIZE => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARSIZE,
        m_axi_bundle_2_ARBURST => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARBURST,
        m_axi_bundle_2_ARLOCK => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARLOCK,
        m_axi_bundle_2_ARCACHE => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARCACHE,
        m_axi_bundle_2_ARPROT => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARPROT,
        m_axi_bundle_2_ARQOS => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARQOS,
        m_axi_bundle_2_ARREGION => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARREGION,
        m_axi_bundle_2_ARUSER => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_ARUSER,
        m_axi_bundle_2_RVALID => ap_const_logic_0,
        m_axi_bundle_2_RREADY => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_RREADY,
        m_axi_bundle_2_RDATA => ap_const_lv32_0,
        m_axi_bundle_2_RLAST => ap_const_logic_0,
        m_axi_bundle_2_RID => ap_const_lv1_0,
        m_axi_bundle_2_RFIFONUM => ap_const_lv13_0,
        m_axi_bundle_2_RUSER => ap_const_lv1_0,
        m_axi_bundle_2_RRESP => ap_const_lv2_0,
        m_axi_bundle_2_BVALID => m_axi_bundle_2_BVALID,
        m_axi_bundle_2_BREADY => grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_BREADY,
        m_axi_bundle_2_BRESP => m_axi_bundle_2_BRESP,
        m_axi_bundle_2_BID => m_axi_bundle_2_BID,
        m_axi_bundle_2_BUSER => m_axi_bundle_2_BUSER,
        sext_ln147_2 => trunc_ln147_2_reg_1688,
        sub_ln140_1 => sub_ln140_1_reg_1679,
        output_fm_buffer_0_address0 => grp_conv3_Pipeline_6_fu_782_output_fm_buffer_0_address0,
        output_fm_buffer_0_ce0 => grp_conv3_Pipeline_6_fu_782_output_fm_buffer_0_ce0,
        output_fm_buffer_0_q0 => output_fm_buffer_0_q0);

    grp_conv3_Pipeline_CLEARW4_fu_792 : component srcnn_conv3_Pipeline_CLEARW4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_Pipeline_CLEARW4_fu_792_ap_start,
        ap_done => grp_conv3_Pipeline_CLEARW4_fu_792_ap_done,
        ap_idle => grp_conv3_Pipeline_CLEARW4_fu_792_ap_idle,
        ap_ready => grp_conv3_Pipeline_CLEARW4_fu_792_ap_ready,
        output_fm_buffer_0_address0 => grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_address0,
        output_fm_buffer_0_ce0 => grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_ce0,
        output_fm_buffer_0_we0 => grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_we0,
        output_fm_buffer_0_d0 => grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_d0);

    grp_conv3_Pipeline_CLEARW5_fu_798 : component srcnn_conv3_Pipeline_CLEARW5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_Pipeline_CLEARW5_fu_798_ap_start,
        ap_done => grp_conv3_Pipeline_CLEARW5_fu_798_ap_done,
        ap_idle => grp_conv3_Pipeline_CLEARW5_fu_798_ap_idle,
        ap_ready => grp_conv3_Pipeline_CLEARW5_fu_798_ap_ready,
        output_fm_buffer_0_address0 => grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_address0,
        output_fm_buffer_0_ce0 => grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_ce0,
        output_fm_buffer_0_we0 => grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_we0,
        output_fm_buffer_0_d0 => grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_d0);

    mul_11s_10ns_16_1_1_U475 : component srcnn_mul_11s_10ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 10,
        dout_WIDTH => 16)
    port map (
        din0 => add_ln54_1_fu_940_p2,
        din1 => mul_ln54_fu_950_p1,
        dout => mul_ln54_fu_950_p2);

    mul_11s_10ns_16_1_1_U476 : component srcnn_mul_11s_10ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 10,
        dout_WIDTH => 16)
    port map (
        din0 => add_ln54_2_fu_983_p2,
        din1 => mul_ln54_1_fu_993_p1,
        dout => mul_ln54_1_fu_993_p2);

    mul_11s_10ns_16_1_1_U477 : component srcnn_mul_11s_10ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 10,
        dout_WIDTH => 16)
    port map (
        din0 => add_ln54_3_fu_1010_p2,
        din1 => mul_ln54_2_fu_1020_p1,
        dout => mul_ln54_2_fu_1020_p2);

    mul_11s_10ns_16_1_1_U478 : component srcnn_mul_11s_10ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 10,
        dout_WIDTH => 16)
    port map (
        din0 => add_ln54_4_fu_1037_p2,
        din1 => mul_ln41_fu_1047_p1,
        dout => mul_ln41_fu_1047_p2);

    mul_11s_10ns_16_1_1_U479 : component srcnn_mul_11s_10ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 10,
        dout_WIDTH => 16)
    port map (
        din0 => add_ln54_5_fu_1065_p2,
        din1 => mul_ln41_1_fu_1075_p1,
        dout => mul_ln41_1_fu_1075_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv3_Pipeline_4_fu_758_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_Pipeline_4_fu_758_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_conv3_Pipeline_4_fu_758_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_Pipeline_4_fu_758_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_Pipeline_4_fu_758_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv3_Pipeline_6_fu_782_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_Pipeline_6_fu_782_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    grp_conv3_Pipeline_6_fu_782_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_Pipeline_6_fu_782_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_Pipeline_6_fu_782_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv3_Pipeline_CLEARW4_fu_792_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_Pipeline_CLEARW4_fu_792_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                    grp_conv3_Pipeline_CLEARW4_fu_792_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_Pipeline_CLEARW4_fu_792_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_Pipeline_CLEARW4_fu_792_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv3_Pipeline_CLEARW5_fu_798_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_Pipeline_CLEARW5_fu_798_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                    grp_conv3_Pipeline_CLEARW5_fu_798_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_Pipeline_CLEARW5_fu_798_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_Pipeline_CLEARW5_fu_798_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv3_Pipeline_CLEARW_fu_776_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_Pipeline_CLEARW_fu_776_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((icmp_ln134_reg_1646 = ap_const_lv1_1) and (m_axi_bundle_2_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24) and ((icmp_ln134_2_fu_1250_p2 = ap_const_lv1_1) or (icmp_ln134_reg_1646 = ap_const_lv1_0)))) then 
                    grp_conv3_Pipeline_CLEARW_fu_776_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_Pipeline_CLEARW_fu_776_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_Pipeline_CLEARW_fu_776_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv3_Pipeline_COL_fu_686_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_Pipeline_COL_fu_686_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_conv3_Pipeline_COL_fu_686_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_Pipeline_COL_fu_686_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_Pipeline_COL_fu_686_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv3_Pipeline_RELU3_fu_768_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_Pipeline_RELU3_fu_768_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((icmp_ln134_reg_1646 = ap_const_lv1_1) and (m_axi_bundle_2_BVALID = ap_const_logic_0))) and (icmp_ln134_2_fu_1250_p2 = ap_const_lv1_0) and (icmp_ln134_reg_1646 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                    grp_conv3_Pipeline_RELU3_fu_768_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_Pipeline_RELU3_fu_768_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_Pipeline_RELU3_fu_768_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv3_Pipeline_RELU_fu_750_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_Pipeline_RELU_fu_750_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln134_fu_1086_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                    grp_conv3_Pipeline_RELU_fu_750_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_Pipeline_RELU_fu_750_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_Pipeline_RELU_fu_750_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_input_buffer_c3_fu_619_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_input_buffer_c3_fu_619_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_load_input_buffer_c3_fu_619_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_input_buffer_c3_fu_619_ap_ready = ap_const_logic_1)) then 
                    grp_load_input_buffer_c3_fu_619_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    bh_reg_607_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln37_fu_841_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                bh_reg_607 <= ap_const_lv3_0;
            elsif (((m_axi_bundle_2_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                bh_reg_607 <= add_ln134_reg_1694;
            end if; 
        end if;
    end process;

    h_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                h_fu_198 <= ap_const_lv8_0;
            elsif ((not(((icmp_ln134_reg_1646 = ap_const_lv1_1) and (m_axi_bundle_2_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24) and ((icmp_ln134_2_fu_1250_p2 = ap_const_lv1_1) or (icmp_ln134_reg_1646 = ap_const_lv1_0)))) then 
                h_fu_198 <= add_ln30_fu_1270_p2;
            end if; 
        end if;
    end process;

    i_reg_585_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done))) then 
                i_reg_585 <= ap_const_lv6_0;
            elsif (((grp_conv3_Pipeline_COL_fu_686_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                i_reg_585 <= select_ln37_1_reg_1354;
            end if; 
        end if;
    end process;

    indvar_flatten67_reg_574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done))) then 
                indvar_flatten67_reg_574 <= ap_const_lv7_0;
            elsif (((grp_conv3_Pipeline_COL_fu_686_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                indvar_flatten67_reg_574 <= add_ln37_1_reg_1339;
            end if; 
        end if;
    end process;

    r_reg_596_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done))) then 
                r_reg_596 <= ap_const_lv2_0;
            elsif (((grp_conv3_Pipeline_COL_fu_686_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                r_reg_596 <= indvars_iv_next77_reg_1621;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln134_2_fu_1250_p2 = ap_const_lv1_0) and (icmp_ln134_reg_1646 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                add_ln134_reg_1694 <= add_ln134_fu_1264_p2;
                trunc_ln147_2_reg_1688 <= add_ln137_8_reg_1669(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln134_fu_1086_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                add_ln137_8_reg_1669 <= add_ln137_8_fu_1218_p2;
                    or_ln137_reg_1662(1) <= or_ln137_fu_1169_p2(1);
                sub_ln140_reg_1650 <= sub_ln140_fu_1104_p2;
                trunc_ln9_reg_1656 <= add_ln137_6_fu_1154_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add_ln37_1_reg_1339 <= add_ln37_1_fu_847_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                empty_329_reg_1616 <= empty_329_fu_964_p2;
                indvars_iv_next77_reg_1621 <= indvars_iv_next77_fu_974_p2;
                mul_ln41_1_reg_1641 <= mul_ln41_1_fu_1075_p2;
                mul_ln41_reg_1636 <= mul_ln41_fu_1047_p2;
                mul_ln54_1_reg_1626 <= mul_ln54_1_fu_993_p2;
                mul_ln54_2_reg_1631 <= mul_ln54_2_fu_1020_p2;
                mul_ln54_reg_1611 <= mul_ln54_fu_950_p2;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_reg_1486 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_reg_1491 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_reg_1496 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_reg_1501 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_reg_1506 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_reg_1511 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_reg_1516 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_reg_1521 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_reg_1526 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_reg_1531 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_reg_1536 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_reg_1541 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_reg_1546 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_reg_1551 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_reg_1556 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_reg_1561 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_reg_1566 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_reg_1571 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_reg_1576 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_reg_1581 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_reg_1586 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_reg_1591 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_reg_1596 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_reg_1601 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_q0;
                p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_reg_1606 <= p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                icmp_ln134_reg_1646 <= icmp_ln134_fu_1086_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln37_fu_841_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                select_ln37_1_reg_1354 <= select_ln37_1_fu_873_p3;
                select_ln37_reg_1344 <= select_ln37_fu_865_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln134_reg_1646 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    sub_ln140_1_reg_1679(9 downto 1) <= sub_ln140_1_fu_1243_p2(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln_reg_1314 <= conv3_weights(63 downto 2);
                weights_addr_reg_1319 <= sext_ln117_fu_814_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                    zext_ln130_reg_1330(7 downto 0) <= zext_ln130_fu_838_p1(7 downto 0);
            end if;
        end if;
    end process;
    zext_ln130_reg_1330(8) <= '0';
    or_ln137_reg_1662(0) <= '1';
    sub_ln140_1_reg_1679(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_weights_ARREADY, m_axi_bundle_2_AWREADY, m_axi_bundle_2_BVALID, ap_CS_fsm_state3, ap_CS_fsm_state17, ap_CS_fsm_state24, icmp_ln134_reg_1646, ap_CS_fsm_state25, ap_CS_fsm_state32, ap_CS_fsm_state12, ap_CS_fsm_state13, icmp_ln37_fu_841_p2, icmp_ln134_fu_1086_p2, ap_CS_fsm_state16, icmp_ln134_2_fu_1250_p2, grp_conv3_Pipeline_COL_fu_686_ap_done, grp_conv3_Pipeline_RELU_fu_750_ap_done, grp_conv3_Pipeline_4_fu_758_ap_done, grp_conv3_Pipeline_RELU3_fu_768_ap_done, grp_conv3_Pipeline_CLEARW_fu_776_ap_done, grp_conv3_Pipeline_6_fu_782_ap_done, grp_conv3_Pipeline_CLEARW4_fu_792_ap_done, grp_conv3_Pipeline_CLEARW5_fu_798_ap_done, ap_CS_fsm_state15, ap_block_state12_on_subcall_done, ap_CS_fsm_state19, ap_CS_fsm_state33, ap_CS_fsm_state27, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state2, icmp_ln30_fu_832_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln30_fu_832_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_weights_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((icmp_ln37_fu_841_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_conv3_Pipeline_COL_fu_686_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((icmp_ln134_fu_1086_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                if ((not(((grp_conv3_Pipeline_RELU_fu_750_ap_done = ap_const_logic_0) or (m_axi_bundle_2_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_conv3_Pipeline_4_fu_758_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if ((not(((icmp_ln134_reg_1646 = ap_const_lv1_1) and (m_axi_bundle_2_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24) and ((icmp_ln134_2_fu_1250_p2 = ap_const_lv1_1) or (icmp_ln134_reg_1646 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                elsif ((not(((icmp_ln134_reg_1646 = ap_const_lv1_1) and (m_axi_bundle_2_BVALID = ap_const_logic_0))) and (icmp_ln134_2_fu_1250_p2 = ap_const_lv1_0) and (icmp_ln134_reg_1646 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                if ((not(((m_axi_bundle_2_AWREADY = ap_const_logic_0) or (grp_conv3_Pipeline_RELU3_fu_768_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state27) and (grp_conv3_Pipeline_6_fu_782_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((m_axi_bundle_2_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state33) and (grp_conv3_Pipeline_CLEARW_fu_776_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and (grp_conv3_Pipeline_CLEARW4_fu_792_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state37) and (grp_conv3_Pipeline_CLEARW5_fu_798_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln134_fu_1264_p2 <= std_logic_vector(unsigned(bh_reg_607) + unsigned(ap_const_lv3_2));
    add_ln137_6_fu_1154_p2 <= std_logic_vector(signed(sext_ln137_fu_1150_p1) + signed(output_ftmap));
    add_ln137_7_fu_1179_p2 <= std_logic_vector(unsigned(zext_ln137_7_fu_1175_p1) + unsigned(zext_ln130_reg_1330));
    add_ln137_8_fu_1218_p2 <= std_logic_vector(signed(sext_ln137_2_fu_1214_p1) + signed(output_ftmap));
    add_ln137_fu_1115_p2 <= std_logic_vector(unsigned(zext_ln134_fu_1111_p1) + unsigned(zext_ln130_reg_1330));
    add_ln30_fu_1270_p2 <= std_logic_vector(unsigned(h_fu_198) + unsigned(ap_const_lv8_3));
    add_ln37_1_fu_847_p2 <= std_logic_vector(unsigned(indvar_flatten67_reg_574) + unsigned(ap_const_lv7_1));
    add_ln37_fu_853_p2 <= std_logic_vector(unsigned(i_reg_585) + unsigned(ap_const_lv6_1));
    add_ln54_1_fu_940_p2 <= std_logic_vector(signed(sub_ln54_cast_fu_930_p1) + signed(zext_ln54_40_fu_937_p1));
    add_ln54_2_fu_983_p2 <= std_logic_vector(signed(sub_ln54_cast_fu_930_p1) + signed(zext_ln54_41_fu_979_p1));
    add_ln54_3_fu_1010_p2 <= std_logic_vector(signed(sub_ln54_cast_fu_930_p1) + signed(zext_ln54_42_fu_1006_p1));
    add_ln54_4_fu_1037_p2 <= std_logic_vector(signed(sub_ln54_cast_fu_930_p1) + signed(zext_ln54_43_fu_1033_p1));
    add_ln54_5_fu_1065_p2 <= std_logic_vector(signed(sub_ln54_cast_fu_930_p1) + signed(zext_ln54_44_fu_1061_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(ap_block_state12_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state12_on_subcall_done)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_conv3_Pipeline_COL_fu_686_ap_done)
    begin
        if ((grp_conv3_Pipeline_COL_fu_686_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(m_axi_bundle_2_AWREADY, grp_conv3_Pipeline_RELU_fu_750_ap_done)
    begin
        if (((grp_conv3_Pipeline_RELU_fu_750_ap_done = ap_const_logic_0) or (m_axi_bundle_2_AWREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_conv3_Pipeline_4_fu_758_ap_done)
    begin
        if ((grp_conv3_Pipeline_4_fu_758_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(m_axi_bundle_2_BVALID, icmp_ln134_reg_1646)
    begin
        if (((icmp_ln134_reg_1646 = ap_const_lv1_1) and (m_axi_bundle_2_BVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state25_blk_assign_proc : process(m_axi_bundle_2_AWREADY, grp_conv3_Pipeline_RELU3_fu_768_ap_done)
    begin
        if (((m_axi_bundle_2_AWREADY = ap_const_logic_0) or (grp_conv3_Pipeline_RELU3_fu_768_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(grp_conv3_Pipeline_6_fu_782_ap_done)
    begin
        if ((grp_conv3_Pipeline_6_fu_782_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(m_axi_bundle_2_BVALID)
    begin
        if ((m_axi_bundle_2_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state33_blk_assign_proc : process(grp_conv3_Pipeline_CLEARW_fu_776_ap_done)
    begin
        if ((grp_conv3_Pipeline_CLEARW_fu_776_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state34_blk <= ap_const_logic_0;

    ap_ST_fsm_state35_blk_assign_proc : process(grp_conv3_Pipeline_CLEARW4_fu_792_ap_done)
    begin
        if ((grp_conv3_Pipeline_CLEARW4_fu_792_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state36_blk <= ap_const_logic_0;

    ap_ST_fsm_state37_blk_assign_proc : process(grp_conv3_Pipeline_CLEARW5_fu_798_ap_done)
    begin
        if ((grp_conv3_Pipeline_CLEARW5_fu_798_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(m_axi_weights_ARREADY)
    begin
        if ((m_axi_weights_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state12_on_subcall_done_assign_proc : process(grp_load_input_buffer_c3_fu_619_ap_done, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_done = ap_const_logic_0) or (grp_load_input_buffer_c3_fu_619_ap_done = ap_const_logic_0));
    end process;


    ap_block_state24_assign_proc : process(m_axi_bundle_2_BVALID, icmp_ln134_reg_1646)
    begin
                ap_block_state24 <= ((icmp_ln134_reg_1646 = ap_const_lv1_1) and (m_axi_bundle_2_BVALID = ap_const_logic_0));
    end process;


    ap_block_state24_ignore_call0_assign_proc : process(m_axi_bundle_2_BVALID, icmp_ln134_reg_1646)
    begin
                ap_block_state24_ignore_call0 <= ((icmp_ln134_reg_1646 = ap_const_lv1_1) and (m_axi_bundle_2_BVALID = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln30_fu_832_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln30_fu_832_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln30_fu_832_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln30_fu_832_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bundle_2_blk_n_AW_assign_proc : process(m_axi_bundle_2_AWREADY, ap_CS_fsm_state17, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            bundle_2_blk_n_AW <= m_axi_bundle_2_AWREADY;
        else 
            bundle_2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    bundle_2_blk_n_B_assign_proc : process(m_axi_bundle_2_BVALID, ap_CS_fsm_state24, icmp_ln134_reg_1646, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((icmp_ln134_reg_1646 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24)))) then 
            bundle_2_blk_n_B <= m_axi_bundle_2_BVALID;
        else 
            bundle_2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    empty_329_fu_964_p2 <= std_logic_vector(unsigned(tmp_24_fu_957_p3) - unsigned(zext_ln54_39_fu_934_p1));
    empty_330_fu_1000_p2 <= std_logic_vector(unsigned(zext_ln39_fu_971_p1) + unsigned(ap_const_lv3_2));
    empty_331_fu_1027_p2 <= std_logic_vector(unsigned(zext_ln39_fu_971_p1) + unsigned(ap_const_lv3_3));
    grp_conv3_Pipeline_4_fu_758_ap_start <= grp_conv3_Pipeline_4_fu_758_ap_start_reg;
    grp_conv3_Pipeline_6_fu_782_ap_start <= grp_conv3_Pipeline_6_fu_782_ap_start_reg;
    grp_conv3_Pipeline_CLEARW4_fu_792_ap_start <= grp_conv3_Pipeline_CLEARW4_fu_792_ap_start_reg;
    grp_conv3_Pipeline_CLEARW5_fu_798_ap_start <= grp_conv3_Pipeline_CLEARW5_fu_798_ap_start_reg;
    grp_conv3_Pipeline_CLEARW_fu_776_ap_start <= grp_conv3_Pipeline_CLEARW_fu_776_ap_start_reg;
    grp_conv3_Pipeline_COL_fu_686_ap_start <= grp_conv3_Pipeline_COL_fu_686_ap_start_reg;
    grp_conv3_Pipeline_RELU3_fu_768_ap_start <= grp_conv3_Pipeline_RELU3_fu_768_ap_start_reg;
    grp_conv3_Pipeline_RELU_fu_750_ap_start <= grp_conv3_Pipeline_RELU_fu_750_ap_start_reg;
    grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_start <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_start_reg;

    grp_fu_1704_ce_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_ce, grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_ce, grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1704_ce <= grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1704_ce <= grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_1704_ce <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_ce;
        else 
            grp_fu_1704_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1704_p0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_din0, grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_din0, grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_din0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1704_p0 <= grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1704_p0 <= grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_1704_p0 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_din0;
        else 
            grp_fu_1704_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1704_p1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_din1, grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_din1, grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_din1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1704_p1 <= grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1704_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1704_p1 <= grp_conv3_Pipeline_RELU_fu_750_grp_fu_1704_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_1704_p1 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1704_p_din1;
        else 
            grp_fu_1704_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1708_ce_assign_proc : process(grp_conv3_Pipeline_COL_fu_686_grp_fu_1708_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_1708_ce <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1708_p_ce;
        else 
            grp_fu_1708_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1712_ce_assign_proc : process(grp_conv3_Pipeline_COL_fu_686_grp_fu_1712_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_1712_ce <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1712_p_ce;
        else 
            grp_fu_1712_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1716_ce_assign_proc : process(grp_conv3_Pipeline_COL_fu_686_grp_fu_1716_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_1716_ce <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1716_p_ce;
        else 
            grp_fu_1716_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1720_ce_assign_proc : process(grp_conv3_Pipeline_COL_fu_686_grp_fu_1720_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_1720_ce <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1720_p_ce;
        else 
            grp_fu_1720_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1724_ce_assign_proc : process(grp_conv3_Pipeline_COL_fu_686_grp_fu_1724_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_1724_ce <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1724_p_ce;
        else 
            grp_fu_1724_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1728_ce_assign_proc : process(grp_conv3_Pipeline_COL_fu_686_grp_fu_1728_p_ce, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_1728_ce <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1728_p_ce;
        else 
            grp_fu_1728_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1732_ce_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_ce, grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1732_ce <= grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1732_ce <= grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_ce;
        else 
            grp_fu_1732_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1732_opcode_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_opcode, grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_opcode)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1732_opcode <= grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1732_opcode <= grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_opcode;
        else 
            grp_fu_1732_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1732_p0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_din0, grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1732_p0 <= grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1732_p0 <= grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_din0;
        else 
            grp_fu_1732_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1732_p1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_din1, grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1732_p1 <= grp_conv3_Pipeline_RELU3_fu_768_grp_fu_1732_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_1732_p1 <= grp_conv3_Pipeline_RELU_fu_750_grp_fu_1732_p_din1;
        else 
            grp_fu_1732_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_481_p_ce <= grp_fu_1704_ce;
    grp_fu_481_p_din0 <= grp_fu_1704_p0;
    grp_fu_481_p_din1 <= grp_fu_1704_p1;
    grp_fu_481_p_opcode <= ap_const_lv2_0;
    grp_fu_485_p_ce <= grp_fu_1708_ce;
    grp_fu_485_p_din0 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1708_p_din0;
    grp_fu_485_p_din1 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1708_p_din1;
    grp_fu_485_p_opcode <= ap_const_lv2_0;
    grp_fu_489_p_ce <= grp_fu_1712_ce;
    grp_fu_489_p_din0 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1712_p_din0;
    grp_fu_489_p_din1 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1712_p_din1;
    grp_fu_489_p_opcode <= ap_const_lv2_0;
    grp_fu_493_p_ce <= grp_fu_1716_ce;
    grp_fu_493_p_din0 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1716_p_din0;
    grp_fu_493_p_din1 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1716_p_din1;
    grp_fu_493_p_opcode <= ap_const_lv2_0;
    grp_fu_497_p_ce <= grp_fu_1720_ce;
    grp_fu_497_p_din0 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1720_p_din0;
    grp_fu_497_p_din1 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1720_p_din1;
    grp_fu_501_p_ce <= grp_fu_1724_ce;
    grp_fu_501_p_din0 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1724_p_din0;
    grp_fu_501_p_din1 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1724_p_din1;
    grp_fu_505_p_ce <= grp_fu_1728_ce;
    grp_fu_505_p_din0 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1728_p_din0;
    grp_fu_505_p_din1 <= grp_conv3_Pipeline_COL_fu_686_grp_fu_1728_p_din1;
    grp_fu_509_p_ce <= grp_fu_1732_ce;
    grp_fu_509_p_din0 <= grp_fu_1732_p0;
    grp_fu_509_p_din1 <= grp_fu_1732_p1;
    grp_fu_509_p_opcode <= grp_fu_1732_opcode;
    grp_load_input_buffer_c3_fu_619_ap_start <= grp_load_input_buffer_c3_fu_619_ap_start_reg;
    icmp_ln134_2_fu_1250_p2 <= "1" when (or_ln137_reg_1662 = ap_const_lv2_3) else "0";
    icmp_ln134_fu_1086_p2 <= "1" when (unsigned(bh_reg_607) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln30_fu_832_p2 <= "1" when (h_fu_198 = ap_const_lv8_FF) else "0";
    icmp_ln37_fu_841_p2 <= "1" when (indvar_flatten67_reg_574 = ap_const_lv7_60) else "0";
    icmp_ln39_fu_859_p2 <= "1" when (r_reg_596 = ap_const_lv2_3) else "0";
    indvars_iv_next77_fu_974_p2 <= std_logic_vector(unsigned(select_ln37_reg_1344) + unsigned(ap_const_lv2_1));

    input_fm_buffer_address0_assign_proc : process(ap_CS_fsm_state12, grp_load_input_buffer_c3_fu_619_input_fm_buffer_address0, grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_address0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_fm_buffer_address0 <= grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_fm_buffer_address0 <= grp_load_input_buffer_c3_fu_619_input_fm_buffer_address0;
        else 
            input_fm_buffer_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    input_fm_buffer_address1_assign_proc : process(ap_CS_fsm_state12, grp_load_input_buffer_c3_fu_619_input_fm_buffer_address1, grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_address1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_fm_buffer_address1 <= grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_fm_buffer_address1 <= grp_load_input_buffer_c3_fu_619_input_fm_buffer_address1;
        else 
            input_fm_buffer_address1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    input_fm_buffer_ce0_assign_proc : process(ap_CS_fsm_state12, grp_load_input_buffer_c3_fu_619_input_fm_buffer_ce0, grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_ce0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_fm_buffer_ce0 <= grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_fm_buffer_ce0 <= grp_load_input_buffer_c3_fu_619_input_fm_buffer_ce0;
        else 
            input_fm_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_fm_buffer_ce1_assign_proc : process(ap_CS_fsm_state12, grp_load_input_buffer_c3_fu_619_input_fm_buffer_ce1, grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            input_fm_buffer_ce1 <= grp_conv3_Pipeline_COL_fu_686_input_fm_buffer_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_fm_buffer_ce1 <= grp_load_input_buffer_c3_fu_619_input_fm_buffer_ce1;
        else 
            input_fm_buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_fm_buffer_we0_assign_proc : process(ap_CS_fsm_state12, grp_load_input_buffer_c3_fu_619_input_fm_buffer_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_fm_buffer_we0 <= grp_load_input_buffer_c3_fu_619_input_fm_buffer_we0;
        else 
            input_fm_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_fm_buffer_we1_assign_proc : process(ap_CS_fsm_state12, grp_load_input_buffer_c3_fu_619_input_fm_buffer_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_fm_buffer_we1 <= grp_load_input_buffer_c3_fu_619_input_fm_buffer_we1;
        else 
            input_fm_buffer_we1 <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_bundle_1_ARADDR <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARADDR;
    m_axi_bundle_1_ARBURST <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARBURST;
    m_axi_bundle_1_ARCACHE <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARCACHE;
    m_axi_bundle_1_ARID <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARID;
    m_axi_bundle_1_ARLEN <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARLEN;
    m_axi_bundle_1_ARLOCK <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARLOCK;
    m_axi_bundle_1_ARPROT <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARPROT;
    m_axi_bundle_1_ARQOS <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARQOS;
    m_axi_bundle_1_ARREGION <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARREGION;
    m_axi_bundle_1_ARSIZE <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARSIZE;
    m_axi_bundle_1_ARUSER <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARUSER;

    m_axi_bundle_1_ARVALID_assign_proc : process(ap_CS_fsm_state12, grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARVALID, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_bundle_1_ARVALID <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_ARVALID;
        else 
            m_axi_bundle_1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_bundle_1_AWADDR <= ap_const_lv64_0;
    m_axi_bundle_1_AWBURST <= ap_const_lv2_0;
    m_axi_bundle_1_AWCACHE <= ap_const_lv4_0;
    m_axi_bundle_1_AWID <= ap_const_lv1_0;
    m_axi_bundle_1_AWLEN <= ap_const_lv32_0;
    m_axi_bundle_1_AWLOCK <= ap_const_lv2_0;
    m_axi_bundle_1_AWPROT <= ap_const_lv3_0;
    m_axi_bundle_1_AWQOS <= ap_const_lv4_0;
    m_axi_bundle_1_AWREGION <= ap_const_lv4_0;
    m_axi_bundle_1_AWSIZE <= ap_const_lv3_0;
    m_axi_bundle_1_AWUSER <= ap_const_lv1_0;
    m_axi_bundle_1_AWVALID <= ap_const_logic_0;
    m_axi_bundle_1_BREADY <= ap_const_logic_0;

    m_axi_bundle_1_RREADY_assign_proc : process(ap_CS_fsm_state12, grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_RREADY, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_bundle_1_RREADY <= grp_load_input_buffer_c3_fu_619_m_axi_bundle_1_RREADY;
        else 
            m_axi_bundle_1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_bundle_1_WDATA <= ap_const_lv32_0;
    m_axi_bundle_1_WID <= ap_const_lv1_0;
    m_axi_bundle_1_WLAST <= ap_const_logic_0;
    m_axi_bundle_1_WSTRB <= ap_const_lv4_0;
    m_axi_bundle_1_WUSER <= ap_const_lv1_0;
    m_axi_bundle_1_WVALID <= ap_const_logic_0;
    m_axi_bundle_2_ARADDR <= ap_const_lv64_0;
    m_axi_bundle_2_ARBURST <= ap_const_lv2_0;
    m_axi_bundle_2_ARCACHE <= ap_const_lv4_0;
    m_axi_bundle_2_ARID <= ap_const_lv1_0;
    m_axi_bundle_2_ARLEN <= ap_const_lv32_0;
    m_axi_bundle_2_ARLOCK <= ap_const_lv2_0;
    m_axi_bundle_2_ARPROT <= ap_const_lv3_0;
    m_axi_bundle_2_ARQOS <= ap_const_lv4_0;
    m_axi_bundle_2_ARREGION <= ap_const_lv4_0;
    m_axi_bundle_2_ARSIZE <= ap_const_lv3_0;
    m_axi_bundle_2_ARUSER <= ap_const_lv1_0;
    m_axi_bundle_2_ARVALID <= ap_const_logic_0;

    m_axi_bundle_2_AWADDR_assign_proc : process(m_axi_bundle_2_AWREADY, ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_RELU_fu_750_ap_done, grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWADDR, grp_conv3_Pipeline_RELU3_fu_768_ap_done, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWADDR, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27, sext_ln147_fu_1223_p1, sext_ln147_2_fu_1280_p1)
    begin
        if ((not(((m_axi_bundle_2_AWREADY = ap_const_logic_0) or (grp_conv3_Pipeline_RELU3_fu_768_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            m_axi_bundle_2_AWADDR <= sext_ln147_2_fu_1280_p1;
        elsif ((not(((grp_conv3_Pipeline_RELU_fu_750_ap_done = ap_const_logic_0) or (m_axi_bundle_2_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_bundle_2_AWADDR <= sext_ln147_fu_1223_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_AWADDR <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_AWADDR <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWADDR;
        else 
            m_axi_bundle_2_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_bundle_2_AWBURST_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWBURST, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWBURST, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_AWBURST <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_AWBURST <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWBURST;
        else 
            m_axi_bundle_2_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_bundle_2_AWCACHE_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWCACHE, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWCACHE, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_AWCACHE <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_AWCACHE <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWCACHE;
        else 
            m_axi_bundle_2_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_bundle_2_AWID_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWID, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWID, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_AWID <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_AWID <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWID;
        else 
            m_axi_bundle_2_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_bundle_2_AWLEN_assign_proc : process(m_axi_bundle_2_AWREADY, ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_RELU_fu_750_ap_done, grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWLEN, grp_conv3_Pipeline_RELU3_fu_768_ap_done, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWLEN, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((not(((m_axi_bundle_2_AWREADY = ap_const_logic_0) or (grp_conv3_Pipeline_RELU3_fu_768_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25)) or (not(((grp_conv3_Pipeline_RELU_fu_750_ap_done = ap_const_logic_0) or (m_axi_bundle_2_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            m_axi_bundle_2_AWLEN <= ap_const_lv32_FF;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_AWLEN <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_AWLEN <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWLEN;
        else 
            m_axi_bundle_2_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_bundle_2_AWLOCK_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWLOCK, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWLOCK, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_AWLOCK <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_AWLOCK <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWLOCK;
        else 
            m_axi_bundle_2_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_bundle_2_AWPROT_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWPROT, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWPROT, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_AWPROT <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_AWPROT <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWPROT;
        else 
            m_axi_bundle_2_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_bundle_2_AWQOS_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWQOS, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWQOS, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_AWQOS <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_AWQOS <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWQOS;
        else 
            m_axi_bundle_2_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_bundle_2_AWREGION_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWREGION, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWREGION, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_AWREGION <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_AWREGION <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWREGION;
        else 
            m_axi_bundle_2_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_bundle_2_AWSIZE_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWSIZE, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWSIZE, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_AWSIZE <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_AWSIZE <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWSIZE;
        else 
            m_axi_bundle_2_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_bundle_2_AWUSER_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWUSER, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWUSER, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_AWUSER <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_AWUSER <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWUSER;
        else 
            m_axi_bundle_2_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_bundle_2_AWVALID_assign_proc : process(m_axi_bundle_2_AWREADY, ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_RELU_fu_750_ap_done, grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWVALID, grp_conv3_Pipeline_RELU3_fu_768_ap_done, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWVALID, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((not(((m_axi_bundle_2_AWREADY = ap_const_logic_0) or (grp_conv3_Pipeline_RELU3_fu_768_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25)) or (not(((grp_conv3_Pipeline_RELU_fu_750_ap_done = ap_const_logic_0) or (m_axi_bundle_2_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            m_axi_bundle_2_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_AWVALID <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_AWVALID <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_AWVALID;
        else 
            m_axi_bundle_2_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_bundle_2_BREADY_assign_proc : process(m_axi_bundle_2_BVALID, ap_CS_fsm_state24, icmp_ln134_reg_1646, ap_CS_fsm_state32, grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_BREADY, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_BREADY, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((not(((icmp_ln134_reg_1646 = ap_const_lv1_1) and (m_axi_bundle_2_BVALID = ap_const_logic_0))) and (icmp_ln134_reg_1646 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((m_axi_bundle_2_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32)))) then 
            m_axi_bundle_2_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_BREADY <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_BREADY <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_BREADY;
        else 
            m_axi_bundle_2_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_bundle_2_RREADY <= ap_const_logic_0;

    m_axi_bundle_2_WDATA_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WDATA, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WDATA, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_WDATA <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_WDATA <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WDATA;
        else 
            m_axi_bundle_2_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_bundle_2_WID_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WID, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WID, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_WID <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_WID <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WID;
        else 
            m_axi_bundle_2_WID <= "X";
        end if; 
    end process;


    m_axi_bundle_2_WLAST_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WLAST, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WLAST, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_WLAST <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WLAST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_WLAST <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WLAST;
        else 
            m_axi_bundle_2_WLAST <= 'X';
        end if; 
    end process;


    m_axi_bundle_2_WSTRB_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WSTRB, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WSTRB, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_WSTRB <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_WSTRB <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WSTRB;
        else 
            m_axi_bundle_2_WSTRB <= "XXXX";
        end if; 
    end process;


    m_axi_bundle_2_WUSER_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WUSER, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WUSER, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_WUSER <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_WUSER <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WUSER;
        else 
            m_axi_bundle_2_WUSER <= "X";
        end if; 
    end process;


    m_axi_bundle_2_WVALID_assign_proc : process(grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WVALID, grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WVALID, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_bundle_2_WVALID <= grp_conv3_Pipeline_6_fu_782_m_axi_bundle_2_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_bundle_2_WVALID <= grp_conv3_Pipeline_4_fu_758_m_axi_bundle_2_WVALID;
        else 
            m_axi_bundle_2_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_weights_ARADDR_assign_proc : process(m_axi_weights_ARREADY, ap_CS_fsm_state3, weights_addr_reg_1319, ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARADDR, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_weights_ARREADY = ap_const_logic_1))) then 
            m_axi_weights_ARADDR <= weights_addr_reg_1319;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_ARADDR <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARADDR;
        else 
            m_axi_weights_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_weights_ARBURST_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARBURST, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_ARBURST <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARBURST;
        else 
            m_axi_weights_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_weights_ARCACHE_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARCACHE, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_ARCACHE <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARCACHE;
        else 
            m_axi_weights_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_weights_ARID_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARID, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_ARID <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARID;
        else 
            m_axi_weights_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_weights_ARLEN_assign_proc : process(m_axi_weights_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARLEN, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_weights_ARREADY = ap_const_logic_1))) then 
            m_axi_weights_ARLEN <= ap_const_lv32_320;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_ARLEN <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARLEN;
        else 
            m_axi_weights_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_weights_ARLOCK_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARLOCK, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_ARLOCK <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARLOCK;
        else 
            m_axi_weights_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_weights_ARPROT_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARPROT, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_ARPROT <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARPROT;
        else 
            m_axi_weights_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_weights_ARQOS_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARQOS, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_ARQOS <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARQOS;
        else 
            m_axi_weights_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_weights_ARREGION_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARREGION, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_ARREGION <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARREGION;
        else 
            m_axi_weights_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_weights_ARSIZE_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARSIZE, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_ARSIZE <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARSIZE;
        else 
            m_axi_weights_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_weights_ARUSER_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARUSER, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_ARUSER <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARUSER;
        else 
            m_axi_weights_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_weights_ARVALID_assign_proc : process(m_axi_weights_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARVALID, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_weights_ARREADY = ap_const_logic_1))) then 
            m_axi_weights_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_ARVALID <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_ARVALID;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv64_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_RREADY, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_weights_RREADY <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_m_axi_weights_RREADY;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv32_0;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv4_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    mul_ln41_1_fu_1075_p1 <= ap_const_lv16_103(10 - 1 downto 0);
    mul_ln41_fu_1047_p1 <= ap_const_lv16_103(10 - 1 downto 0);
    mul_ln54_1_fu_993_p1 <= ap_const_lv16_103(10 - 1 downto 0);
    mul_ln54_2_fu_1020_p1 <= ap_const_lv16_103(10 - 1 downto 0);
    mul_ln54_fu_950_p1 <= ap_const_lv16_103(10 - 1 downto 0);
    or_ln137_fu_1169_p2 <= (trunc_ln134_fu_1082_p1 or ap_const_lv2_1);

    output_fm_buffer_0_address0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_address0, grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_address0, grp_conv3_Pipeline_4_fu_758_output_fm_buffer_0_address0, grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_address0, grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_address0, grp_conv3_Pipeline_6_fu_782_output_fm_buffer_0_address0, grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_address0, grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_address0, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state33, ap_CS_fsm_state27, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            output_fm_buffer_0_address0 <= grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            output_fm_buffer_0_address0 <= grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            output_fm_buffer_0_address0 <= grp_conv3_Pipeline_6_fu_782_output_fm_buffer_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            output_fm_buffer_0_address0 <= grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            output_fm_buffer_0_address0 <= grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            output_fm_buffer_0_address0 <= grp_conv3_Pipeline_4_fu_758_output_fm_buffer_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            output_fm_buffer_0_address0 <= grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            output_fm_buffer_0_address0 <= grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_address0;
        else 
            output_fm_buffer_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    output_fm_buffer_0_ce0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_ce0, grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_ce0, grp_conv3_Pipeline_4_fu_758_output_fm_buffer_0_ce0, grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_ce0, grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_ce0, grp_conv3_Pipeline_6_fu_782_output_fm_buffer_0_ce0, grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_ce0, grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_ce0, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state33, ap_CS_fsm_state27, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            output_fm_buffer_0_ce0 <= grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            output_fm_buffer_0_ce0 <= grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            output_fm_buffer_0_ce0 <= grp_conv3_Pipeline_6_fu_782_output_fm_buffer_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            output_fm_buffer_0_ce0 <= grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            output_fm_buffer_0_ce0 <= grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            output_fm_buffer_0_ce0 <= grp_conv3_Pipeline_4_fu_758_output_fm_buffer_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            output_fm_buffer_0_ce0 <= grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            output_fm_buffer_0_ce0 <= grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_ce0;
        else 
            output_fm_buffer_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_fm_buffer_0_ce1_assign_proc : process(grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            output_fm_buffer_0_ce1 <= grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_ce1;
        else 
            output_fm_buffer_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output_fm_buffer_0_d0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_d0, grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_d0, grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_d0, grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_d0, grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_d0, grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_d0, ap_CS_fsm_state15, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            output_fm_buffer_0_d0 <= grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            output_fm_buffer_0_d0 <= grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            output_fm_buffer_0_d0 <= grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            output_fm_buffer_0_d0 <= grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            output_fm_buffer_0_d0 <= grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            output_fm_buffer_0_d0 <= grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_d0;
        else 
            output_fm_buffer_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_fm_buffer_0_we0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state25, grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_we0, grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_we0, grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_we0, grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_we0, grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_we0, grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_we0, ap_CS_fsm_state15, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            output_fm_buffer_0_we0 <= grp_conv3_Pipeline_CLEARW5_fu_798_output_fm_buffer_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            output_fm_buffer_0_we0 <= grp_conv3_Pipeline_CLEARW4_fu_792_output_fm_buffer_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            output_fm_buffer_0_we0 <= grp_conv3_Pipeline_CLEARW_fu_776_output_fm_buffer_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            output_fm_buffer_0_we0 <= grp_conv3_Pipeline_RELU3_fu_768_output_fm_buffer_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            output_fm_buffer_0_we0 <= grp_conv3_Pipeline_RELU_fu_750_output_fm_buffer_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            output_fm_buffer_0_we0 <= grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_we0;
        else 
            output_fm_buffer_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_fm_buffer_0_we1_assign_proc : process(grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            output_fm_buffer_0_we1 <= grp_conv3_Pipeline_COL_fu_686_output_fm_buffer_0_we1;
        else 
            output_fm_buffer_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0, zext_ln37_fu_881_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0 <= zext_ln37_fu_881_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_we0_assign_proc : process(ap_CS_fsm_state12, grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_we0 <= grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_we0;
        else 
            p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln37_1_fu_873_p3 <= 
        add_ln37_fu_853_p2 when (icmp_ln39_fu_859_p2(0) = '1') else 
        i_reg_585;
    select_ln37_fu_865_p3 <= 
        ap_const_lv2_0 when (icmp_ln39_fu_859_p2(0) = '1') else 
        r_reg_596;
        sext_ln117_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_804_p4),64));

        sext_ln137_2_fu_1214_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln137_2_fu_1208_p2),64));

        sext_ln137_fu_1150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln137_fu_1144_p2),64));

        sext_ln147_2_fu_1280_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln147_2_reg_1688),64));

        sext_ln147_fu_1223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln9_reg_1656),64));

    shl_ln137_4_fu_1132_p3 <= (add_ln137_fu_1115_p2 & ap_const_lv2_0);
    shl_ln137_5_fu_1184_p3 <= (add_ln137_7_fu_1179_p2 & ap_const_lv10_0);
    shl_ln137_6_fu_1196_p3 <= (add_ln137_7_fu_1179_p2 & ap_const_lv2_0);
    shl_ln_fu_1120_p3 <= (add_ln137_fu_1115_p2 & ap_const_lv10_0);
    sub_ln137_2_fu_1208_p2 <= std_logic_vector(unsigned(zext_ln137_8_fu_1192_p1) - unsigned(zext_ln137_9_fu_1204_p1));
    sub_ln137_fu_1144_p2 <= std_logic_vector(unsigned(zext_ln137_fu_1128_p1) - unsigned(zext_ln137_6_fu_1140_p1));
    sub_ln140_1_fu_1243_p2 <= std_logic_vector(unsigned(tmp_26_fu_1236_p3) - unsigned(zext_ln140_6_fu_1233_p1));
    sub_ln140_fu_1104_p2 <= std_logic_vector(unsigned(tmp_25_fu_1096_p3) - unsigned(zext_ln140_fu_1092_p1));
        sub_ln54_cast_fu_930_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln54_fu_924_p2),11));

    sub_ln54_fu_924_p2 <= std_logic_vector(unsigned(zext_ln54_38_fu_920_p1) - unsigned(zext_ln54_fu_910_p1));
    tmp_24_fu_957_p3 <= (select_ln37_reg_1344 & ap_const_lv8_0);
    tmp_25_fu_1096_p3 <= (trunc_ln134_fu_1082_p1 & ap_const_lv8_0);
    tmp_26_fu_1236_p3 <= (or_ln137_reg_1662 & ap_const_lv8_0);
    tmp_s_fu_913_p3 <= (select_ln37_1_reg_1354 & ap_const_lv3_0);
    trunc_ln134_fu_1082_p1 <= bh_reg_607(2 - 1 downto 0);
    trunc_ln_fu_804_p4 <= conv3_weights(63 downto 2);

    weights_blk_n_AR_assign_proc : process(m_axi_weights_ARREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            weights_blk_n_AR <= m_axi_weights_ARREADY;
        else 
            weights_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    zext_ln130_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h_fu_198),9));
    zext_ln134_fu_1111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bh_reg_607),9));
    zext_ln137_6_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln137_4_fu_1132_p3),20));
    zext_ln137_7_fu_1175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_fu_1169_p2),9));
    zext_ln137_8_fu_1192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln137_5_fu_1184_p3),20));
    zext_ln137_9_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln137_6_fu_1196_p3),20));
    zext_ln137_fu_1128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1120_p3),20));
    zext_ln140_6_fu_1233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln137_reg_1662),10));
    zext_ln140_fu_1092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bh_reg_607),10));
    zext_ln37_fu_881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_1_fu_873_p3),64));
    zext_ln39_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_reg_1344),3));
    zext_ln41_cast_fu_1054_p3 <= (ap_const_lv1_1 & select_ln37_reg_1344);
    zext_ln54_38_fu_920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_913_p3),10));
    zext_ln54_39_fu_934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_reg_1344),10));
    zext_ln54_40_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_reg_1344),11));
    zext_ln54_41_fu_979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_next77_fu_974_p2),11));
    zext_ln54_42_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_330_fu_1000_p2),11));
    zext_ln54_43_fu_1033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_331_fu_1027_p2),11));
    zext_ln54_44_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln41_cast_fu_1054_p3),11));
    zext_ln54_fu_910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln37_1_reg_1354),10));
end behav;
