<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/ahb_def_slave.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/BusMatrix.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/can.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/can_top.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_adder.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_ahb.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_alu_dec.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_core.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_ctl.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_ctl_add3.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_ahb_dec.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_ahb_mux.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_bp.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_ctl.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_define.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_dw.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_mtx.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_mtx_dbg.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_mtx_sys.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_rom_tb.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_sys.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_tcm.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dbg_undefs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_decoder.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_defs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_dp.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_excpt.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_fetch.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_fns.vh<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_matrix_check_fns.vh<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_mem_ctl.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_multiplier.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_multiply_shift.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_mux4.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_nvic.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_nvic_ahb.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_nvic_ahb_os.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_nvic_defs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_nvic_main.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_nvic_pri_lvl.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_nvic_pri_num.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_nvic_tree.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_nvic_undefs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_reg_bank.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_shifter.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cm1_undefs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_ethmac_miim_wrapper.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_ethmac_rx_buffer_to_ahb.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_ethmac_rx_to_buffer.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_ethmac_rx_wrapper.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_ethmac_sdp_wrapper_32bit.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_ethmac_tx_wrapper.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_ethmac_wrapper.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_gpio.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_ahbif_ctrl.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_arbiter.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_async_fifo_clr.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_config.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_const.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_ctrl.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_eilmif_ctrl.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_fifo.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_gck.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_pad_lib.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_reg.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_regif.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_regif_ctrl.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_spiif.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_sync.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_sync_l2l.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_spi_flash_sync_p2p.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_ahb_to_iop.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_dualtimers.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_dualtimers_defs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_dualtimers_frc.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_spi.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_timer.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_autocorrelation.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_balancefilter.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_collector.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_crngt_to_trng.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_dx_inv_chain.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_dx_trng_top.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_dxm_ff.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_dxm_interrupt_low.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_dxm_mux.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_dxm_mux_clk.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_dxm_sync.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_ehr.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_entropy_gen.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_gtech_models.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_lfsr_new.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_line.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_noise_gen.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_pmf_table.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_prng_top_wrap.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_reg_file.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_rng_engine.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_rng_misc.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_rng_top.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_rng_top_wrap_unconnected.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_rosc.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_rst_logic.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_sample_cntr.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_slave_bus_ifc.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_sync.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_tests_misc.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_trng_top.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_uart.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_watchdog.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_watchdog_defs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_apb_watchdog_frc.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/cmsdk_iop_gpio.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/CortexM1Dbg.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/CortexM1DbgIntegration.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/CortexM1DbgIntegrationWrapper.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/dapahbap.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPAhbApAhbSync.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPAhbApDapSync.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPAhbApDefs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPAhbApMst.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPAhbApSlv.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPAhbApSyn.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPDecMux.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPDpApbDefs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPDpApbSync.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPDpEnSync.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPDpIMux.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPDpSync.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPJtagDpDefs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPJtagDpProtocol.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPSwDpApbIf.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPSwDpDefs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPSwDpProtocol.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPSwDpSync.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/dapswjdp.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPSwjDpDefs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DAPSwjWatcher.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/ddr3_1_4code_hs.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/ddr3_to_ahb_top.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/DDR3_TOP.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/dtcmdbg.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/eth_mac.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/eth_mac_top.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/Gowin_EMPU_M1_top.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/GowinAhbExt.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/GowinCM1AhbExt.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/GowinCM1AhbExtWrapper.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/gw_ahb_psram.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/gw_apb_i2c.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/gw_apb_int_wrapper.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/gw_apb_sd.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/gw_gpio.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/InputStage.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/itcmdbg.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/MatrixDecodeS0.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/MatrixDecodeS1.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/MatrixDecodeS2.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/OutputArb1.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/OutputArb2.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/OutputArb3.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/OutputStage1.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/OutputStage2.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/OutputStage3.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/p_sse050_interconnect_f0_ahb_to_apb.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/p_sse050_interconnect_f0_apb_slave_mux.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/psram_code.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/PSRAM_TOP.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/rng_addr_params.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/rng_cc_params.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/rng_params.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/Rtc.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/RtcApbif.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/RtcControl.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/RtcCounter.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/RtcInterrupt.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/RtcParams.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/RtcRevAnd.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/RtcSynctoPCLK.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/RtcUpdate.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/sse050_int_apb_decoder.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/sse050_integration_peripherals.v<br>
/home/akiel/Downloads/Gowin_V1.9.12.01_linux/IDE/ipcore/GOWIN_EMPU_M1/data/debug/sync_p2p.v<br>
/home/akiel/trunk/pub/mega_60k_test/src/gowin_empu_m1/temp/gw_empu_m1/cm1_option_defs.v<br>
/home/akiel/trunk/pub/mega_60k_test/src/gowin_empu_m1/temp/gw_empu_m1/ahb_option_defs.v<br>
/home/akiel/trunk/pub/mega_60k_test/src/gowin_empu_m1/temp/gw_empu_m1/parameter.vh<br>
/home/akiel/trunk/pub/mega_60k_test/src/gowin_empu_m1/temp/gw_empu_m1/triple_speed_mac_param.v<br>
/home/akiel/trunk/pub/mega_60k_test/src/gowin_empu_m1/temp/gw_empu_m1/triple_speed_mac_define.v<br>
/home/akiel/trunk/pub/mega_60k_test/src/gowin_empu_m1/temp/gw_empu_m1/DDR3_define.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb  5 08:34:21 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Gowin_EMPU_M1_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 187.371MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.104s, Elapsed time = 0h 0m 0.104s, Peak memory usage = 187.496MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.744s, Elapsed time = 0h 0m 0.744s, Peak memory usage = 188.125MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.177s, Elapsed time = 0h 0m 0.177s, Peak memory usage = 188.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.589s, Elapsed time = 0h 0m 0.589s, Peak memory usage = 188.312MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.445s, Elapsed time = 0h 0m 0.445s, Peak memory usage = 188.867MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.181s, Elapsed time = 0h 0m 0.181s, Peak memory usage = 189.297MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.057s, Elapsed time = 0h 0m 0.057s, Peak memory usage = 189.355MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.025s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 189.480MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.792s, Elapsed time = 0h 0m 0.792s, Peak memory usage = 189.480MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.212s, Elapsed time = 0h 0m 0.212s, Peak memory usage = 189.480MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.217s, Elapsed time = 0h 0m 0.217s, Peak memory usage = 189.480MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 23s, Elapsed time = 0h 0m 23s, Peak memory usage = 216.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.464s, Elapsed time = 0h 0m 0.464s, Peak memory usage = 216.188MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.453s, Peak memory usage = 216.219MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 28s, Elapsed time = 0h 0m 28s, Peak memory usage = 216.219MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3017</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>548</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>108</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2360</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>5983</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>455</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2005</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3523</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>155</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>155</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT27X36</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>64</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>64</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>6158(6003 LUT, 155 ALU) / 59904</td>
<td>11%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3017 / 60780</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 60780</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3017 / 60780</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>64 / 118</td>
<td>55%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>HCLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>HCLK_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>JTAG_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>JTAG_9_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>HCLK</td>
<td>100.000(MHz)</td>
<td>96.909(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>JTAG_9</td>
<td>100.000(MHz)</td>
<td>174.034(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_RAMREG_7_G[2]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/z_flag_mux_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2958</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_RAMREG_7_G[2]_s1/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_RAMREG_7_G[2]_s1/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s15/I0</td>
</tr>
<tr>
<td>1.327</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s15/F</td>
</tr>
<tr>
<td>1.627</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s7/I1</td>
</tr>
<tr>
<td>1.736</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s7/O</td>
</tr>
<tr>
<td>2.036</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s3/I1</td>
</tr>
<tr>
<td>2.105</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s3/O</td>
</tr>
<tr>
<td>2.405</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.474</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s1/O</td>
</tr>
<tr>
<td>2.774</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_b_int_2_s2/I0</td>
</tr>
<tr>
<td>3.195</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_b_int_2_s2/F</td>
</tr>
<tr>
<td>3.495</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_b_int_2_s1/I1</td>
</tr>
<tr>
<td>3.908</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_b_int_2_s1/F</td>
</tr>
<tr>
<td>4.208</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0/I1</td>
</tr>
<tr>
<td>4.621</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0/F</td>
</tr>
<tr>
<td>4.921</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I1</td>
</tr>
<tr>
<td>5.371</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>5.411</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>5.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>5.451</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>5.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>5.491</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>5.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>5.531</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>5.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>5.571</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>5.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>5.651</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>5.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>5.731</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>5.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>5.771</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>5.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>5.811</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>5.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>5.851</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>5.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s/CIN</td>
</tr>
<tr>
<td>5.931</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s/COUT</td>
</tr>
<tr>
<td>5.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s/CIN</td>
</tr>
<tr>
<td>5.971</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s/COUT</td>
</tr>
<tr>
<td>5.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s/CIN</td>
</tr>
<tr>
<td>6.011</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s/COUT</td>
</tr>
<tr>
<td>6.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s/CIN</td>
</tr>
<tr>
<td>6.051</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s/COUT</td>
</tr>
<tr>
<td>6.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s/CIN</td>
</tr>
<tr>
<td>6.091</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s/COUT</td>
</tr>
<tr>
<td>6.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s/CIN</td>
</tr>
<tr>
<td>6.131</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s/COUT</td>
</tr>
<tr>
<td>6.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s/CIN</td>
</tr>
<tr>
<td>6.171</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s/COUT</td>
</tr>
<tr>
<td>6.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s/CIN</td>
</tr>
<tr>
<td>6.211</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s/COUT</td>
</tr>
<tr>
<td>6.211</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s/CIN</td>
</tr>
<tr>
<td>6.251</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s/COUT</td>
</tr>
<tr>
<td>6.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s/CIN</td>
</tr>
<tr>
<td>6.291</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s/COUT</td>
</tr>
<tr>
<td>6.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s/CIN</td>
</tr>
<tr>
<td>6.331</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s/COUT</td>
</tr>
<tr>
<td>6.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s/CIN</td>
</tr>
<tr>
<td>6.526</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s/SUM</td>
</tr>
<tr>
<td>6.826</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s10/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s10/F</td>
</tr>
<tr>
<td>7.547</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s8/I3</td>
</tr>
<tr>
<td>7.757</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s8/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s4/I3</td>
</tr>
<tr>
<td>8.267</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s4/F</td>
</tr>
<tr>
<td>8.567</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s1/I1</td>
</tr>
<tr>
<td>8.980</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s1/F</td>
</tr>
<tr>
<td>9.280</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s8/I3</td>
</tr>
<tr>
<td>9.490</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s8/F</td>
</tr>
<tr>
<td>9.790</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s6/I0</td>
</tr>
<tr>
<td>9.899</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s6/O</td>
</tr>
<tr>
<td>10.199</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3/I0</td>
</tr>
<tr>
<td>10.268</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3/O</td>
</tr>
<tr>
<td>10.568</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/z_flag_mux_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2958</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/z_flag_mux_s0/CLK</td>
</tr>
<tr>
<td>10.249</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/z_flag_mux_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.162, 50.273%; route: 4.800, 46.747%; tC2Q: 0.306, 2.980%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApBankSel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>0.887</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApBankSel_1_s0/CLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApBankSel_1_s0/Q</td>
</tr>
<tr>
<td>1.493</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I0</td>
</tr>
<tr>
<td>1.914</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>2.214</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s3/I0</td>
</tr>
<tr>
<td>2.635</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s3/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/CswSwWrEn_s2/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/CswSwWrEn_s2/F</td>
</tr>
<tr>
<td>3.648</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s23/I2</td>
</tr>
<tr>
<td>4.017</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s23/F</td>
</tr>
<tr>
<td>4.317</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s27/I1</td>
</tr>
<tr>
<td>4.730</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s27/F</td>
</tr>
<tr>
<td>5.030</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s26/I0</td>
</tr>
<tr>
<td>5.451</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s26/F</td>
</tr>
<tr>
<td>5.751</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s24/I1</td>
</tr>
<tr>
<td>6.164</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s24/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n363_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n363_s0/COUT</td>
</tr>
<tr>
<td>6.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/CIN</td>
</tr>
<tr>
<td>6.954</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>6.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>6.994</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>6.994</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>7.034</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>7.334</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_2_s2/I1</td>
</tr>
<tr>
<td>7.747</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_2_s2/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextPackCtr_0_s8/I3</td>
</tr>
<tr>
<td>8.257</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextPackCtr_0_s8/F</td>
</tr>
<tr>
<td>8.557</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextPackCtr_1_s9/I1</td>
</tr>
<tr>
<td>8.970</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextPackCtr_1_s9/F</td>
</tr>
<tr>
<td>9.270</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextPackCtr_1_s8/I2</td>
</tr>
<tr>
<td>9.639</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextPackCtr_1_s8/F</td>
</tr>
<tr>
<td>9.939</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2958</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1/CLK</td>
</tr>
<tr>
<td>10.265</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1</td>
</tr>
<tr>
<td>10.214</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.587, 66.176%; route: 0.300, 33.824%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.846, 53.536%; route: 3.900, 43.084%; tC2Q: 0.306, 3.380%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.587, 66.176%; route: 0.300, 33.824%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_RAMREG_7_G[2]_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2958</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>0.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_RAMREG_7_G[2]_s1/CLK</td>
</tr>
<tr>
<td>0.606</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_RAMREG_7_G[2]_s1/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s15/I0</td>
</tr>
<tr>
<td>1.327</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s15/F</td>
</tr>
<tr>
<td>1.627</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s7/I1</td>
</tr>
<tr>
<td>1.736</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s7/O</td>
</tr>
<tr>
<td>2.036</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s3/I1</td>
</tr>
<tr>
<td>2.105</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s3/O</td>
</tr>
<tr>
<td>2.405</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s1/I1</td>
</tr>
<tr>
<td>2.474</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_30_G[0]_s1/O</td>
</tr>
<tr>
<td>2.774</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_b_int_2_s2/I0</td>
</tr>
<tr>
<td>3.195</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_b_int_2_s2/F</td>
</tr>
<tr>
<td>3.495</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_b_int_2_s1/I1</td>
</tr>
<tr>
<td>3.908</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_b_int_2_s1/F</td>
</tr>
<tr>
<td>4.208</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0/I1</td>
</tr>
<tr>
<td>4.621</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0/F</td>
</tr>
<tr>
<td>4.921</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I1</td>
</tr>
<tr>
<td>5.371</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>5.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>5.411</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>5.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>5.451</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>5.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>5.491</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>5.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>5.531</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>5.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>5.571</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>5.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>5.611</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>5.651</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>5.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>5.691</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>5.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>5.731</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>5.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>5.771</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>5.771</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>5.811</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>5.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>5.851</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>5.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>5.891</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/COUT</td>
</tr>
<tr>
<td>5.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s/CIN</td>
</tr>
<tr>
<td>5.931</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s/COUT</td>
</tr>
<tr>
<td>5.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s/CIN</td>
</tr>
<tr>
<td>5.971</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s/COUT</td>
</tr>
<tr>
<td>5.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s/CIN</td>
</tr>
<tr>
<td>6.011</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s/COUT</td>
</tr>
<tr>
<td>6.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s/CIN</td>
</tr>
<tr>
<td>6.051</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s/COUT</td>
</tr>
<tr>
<td>6.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s/CIN</td>
</tr>
<tr>
<td>6.091</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s/COUT</td>
</tr>
<tr>
<td>6.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s/CIN</td>
</tr>
<tr>
<td>6.131</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s/COUT</td>
</tr>
<tr>
<td>6.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s/CIN</td>
</tr>
<tr>
<td>6.171</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s/COUT</td>
</tr>
<tr>
<td>6.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s/CIN</td>
</tr>
<tr>
<td>6.211</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s/COUT</td>
</tr>
<tr>
<td>6.211</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s/CIN</td>
</tr>
<tr>
<td>6.251</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s/COUT</td>
</tr>
<tr>
<td>6.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s/CIN</td>
</tr>
<tr>
<td>6.291</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s/COUT</td>
</tr>
<tr>
<td>6.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s/CIN</td>
</tr>
<tr>
<td>6.331</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s/COUT</td>
</tr>
<tr>
<td>6.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s/CIN</td>
</tr>
<tr>
<td>6.526</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s/SUM</td>
</tr>
<tr>
<td>6.826</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s10/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s10/F</td>
</tr>
<tr>
<td>7.547</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s8/I3</td>
</tr>
<tr>
<td>7.757</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s8/F</td>
</tr>
<tr>
<td>8.057</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s4/I3</td>
</tr>
<tr>
<td>8.267</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s4/F</td>
</tr>
<tr>
<td>8.567</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s11/I1</td>
</tr>
<tr>
<td>8.980</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s11/F</td>
</tr>
<tr>
<td>9.280</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s/I3</td>
</tr>
<tr>
<td>9.490</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s/F</td>
</tr>
<tr>
<td>9.790</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2958</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg_s0/CLK</td>
</tr>
<tr>
<td>10.249</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.984, 52.519%; route: 4.200, 44.257%; tC2Q: 0.306, 3.224%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.300, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApBankSel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>0.887</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApBankSel_1_s0/CLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApBankSel_1_s0/Q</td>
</tr>
<tr>
<td>1.493</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I0</td>
</tr>
<tr>
<td>1.914</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>2.214</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s3/I0</td>
</tr>
<tr>
<td>2.635</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s3/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/CswSwWrEn_s2/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/CswSwWrEn_s2/F</td>
</tr>
<tr>
<td>3.648</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s23/I2</td>
</tr>
<tr>
<td>4.017</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s23/F</td>
</tr>
<tr>
<td>4.317</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s27/I1</td>
</tr>
<tr>
<td>4.730</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s27/F</td>
</tr>
<tr>
<td>5.030</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s26/I0</td>
</tr>
<tr>
<td>5.451</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s26/F</td>
</tr>
<tr>
<td>5.751</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s24/I1</td>
</tr>
<tr>
<td>6.164</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s24/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n363_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n363_s0/COUT</td>
</tr>
<tr>
<td>6.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/CIN</td>
</tr>
<tr>
<td>6.954</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>6.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>6.994</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>6.994</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>7.034</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>7.334</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_2_s2/I1</td>
</tr>
<tr>
<td>7.747</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_2_s2/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I1</td>
</tr>
<tr>
<td>8.460</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>8.760</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s3/I1</td>
</tr>
<tr>
<td>9.173</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s3/F</td>
</tr>
<tr>
<td>9.473</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_0_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2958</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_0_s1/CLK</td>
</tr>
<tr>
<td>10.265</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_0_s1</td>
</tr>
<tr>
<td>10.016</td>
<td>-0.249</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.587, 66.176%; route: 0.300, 33.824%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.680, 54.507%; route: 3.600, 41.929%; tC2Q: 0.306, 3.564%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.587, 66.176%; route: 0.300, 33.824%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApBankSel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>189</td>
<td>JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>0.887</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApBankSel_1_s0/CLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApBankSel_1_s0/Q</td>
</tr>
<tr>
<td>1.493</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I0</td>
</tr>
<tr>
<td>1.914</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>2.214</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s3/I0</td>
</tr>
<tr>
<td>2.635</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s3/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/CswSwWrEn_s2/I1</td>
</tr>
<tr>
<td>3.348</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/CswSwWrEn_s2/F</td>
</tr>
<tr>
<td>3.648</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s23/I2</td>
</tr>
<tr>
<td>4.017</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s23/F</td>
</tr>
<tr>
<td>4.317</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s27/I1</td>
</tr>
<tr>
<td>4.730</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s27/F</td>
</tr>
<tr>
<td>5.030</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s26/I0</td>
</tr>
<tr>
<td>5.451</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s26/F</td>
</tr>
<tr>
<td>5.751</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s24/I1</td>
</tr>
<tr>
<td>6.164</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_0_s24/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n363_s0/I1</td>
</tr>
<tr>
<td>6.914</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n363_s0/COUT</td>
</tr>
<tr>
<td>6.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/CIN</td>
</tr>
<tr>
<td>6.954</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>6.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>6.994</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>6.994</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>7.034</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>7.334</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_2_s2/I1</td>
</tr>
<tr>
<td>7.747</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_2_s2/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I1</td>
</tr>
<tr>
<td>8.460</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>8.760</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s3/I1</td>
</tr>
<tr>
<td>9.173</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s3/F</td>
</tr>
<tr>
<td>9.473</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2958</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>10.300</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1/CLK</td>
</tr>
<tr>
<td>10.265</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1</td>
</tr>
<tr>
<td>10.016</td>
<td>-0.249</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.587, 66.176%; route: 0.300, 33.824%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.680, 54.507%; route: 3.600, 41.929%; tC2Q: 0.306, 3.564%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.587, 66.176%; route: 0.300, 33.824%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
