# Reading pref.tcl
# do spi_mem_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Software/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant {D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:46 on May 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant" D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v 
# -- Compiling module servive_clock_gen
# 
# Top level modules:
# 	servive_clock_gen
# End time: 01:20:46 on May 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test {D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:46 on May 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test" D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem.v 
# -- Compiling module spi_mem
# 
# Top level modules:
# 	spi_mem
# End time: 01:20:46 on May 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi {D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:46 on May 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi" D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v 
# -- Compiling module servant_spi_master_if
# 
# Top level modules:
# 	servant_spi_master_if
# End time: 01:20:46 on May 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test {D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:46 on May 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test" D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem_tb.v 
# -- Compiling module spi_mem_tb
# 
# Top level modules:
# 	spi_mem_tb
# End time: 01:20:47 on May 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi {D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:47 on May 01,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi" D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v 
# -- Compiling module servant_spi_slave_if
# 
# Top level modules:
# 	servant_spi_slave_if
# End time: 01:20:47 on May 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  spi_mem_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" spi_mem_tb 
# Start time: 01:20:47 on May 01,2025
# Loading work.spi_mem_tb
# Loading work.spi_mem
# Loading work.servive_clock_gen
# Loading work.servant_spi_master_if
# Loading work.servant_spi_slave_if
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Button press           0
# Button press           1
# Button press           2
# Button press           3
# Button press           4
# Testbench completed
# ** Note: $finish    : D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem_tb.v(109)
#    Time: 10830 ns  Iteration: 0  Instance: /spi_mem_tb
# 1
# Break in Module spi_mem_tb at D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem_tb.v line 109
# End time: 01:33:00 on May 01,2025, Elapsed time: 0:12:13
# Errors: 0, Warnings: 0
