#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Tue Jul  6 22:22:04 2021
# Process ID: 24604
# Current directory: C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22668 C:\Users\viannais\Desktop\UERGS\32-bitMips-master_original8-20210707T012033Z-001\32-bitMips-master_original8\32-bitMips-master\miTo.xpr
# Log file: C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/vivado.log
# Journal file: C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master'
INFO: [Project 1-313] Project file moved from 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210705T113333Z-001/32-bitMips-master_original8/32-bitMips-master' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1109.902 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
INFO: [Device 21-403] Loading part xcvc1802-viva1596-1LHP-i-L
WARNING: [Device 21-713] Unknown Tile Type, SLL, given for group, SLL
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.805 ; gain = 252.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
ERROR: [Synth 8-690] width mismatch in assignment; target has 3 bits, source has 4 bits [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:250]
ERROR: [Synth 8-285] failed synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2048.996 ; gain = 331.891
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2056.391 ; gain = 7.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-690] width mismatch in assignment; target has 32 bits, source has 64 bits [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:193]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
ERROR: [Synth 8-285] failed synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2056.391 ; gain = 7.395
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 5 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2061.398 ; gain = 5.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-690] width mismatch in assignment; target has 64 bits, source has 32 bits [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:188]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
ERROR: [Synth 8-285] failed synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2061.402 ; gain = 5.012
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 5 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2069.289 ; gain = 7.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-690] width mismatch in assignment; target has 64 bits, source has 32 bits [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:188]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
ERROR: [Synth 8-285] failed synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2069.289 ; gain = 7.887
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 5 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2074.566 ; gain = 5.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:202]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
ERROR: [Synth 8-285] failed synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 4424.605 ; gain = 2355.316
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4424.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:202]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
ERROR: [Synth 8-285] failed synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 4454.605 ; gain = 30.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4454.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:202]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
ERROR: [Synth 8-285] failed synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 4461.801 ; gain = 7.195
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4461.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-517] overlapping choice 5'b11110 in case statement [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:261]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
ERROR: [Synth 8-285] failed synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4461.801 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 5 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4461.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-517] overlapping choice 5'b11110 in case statement [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:261]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
ERROR: [Synth 8-285] failed synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4461.801 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 5 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4461.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 4461.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 4461.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 4461.801 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 4461.801 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4461.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 4461.801 ; gain = 0.000
14 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 4461.801 ; gain = 0.000
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim/glbl.v" into library oi
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd" into library mito
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'miTo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sim_2/new/testebenchc.vhd" into library oi
INFO: [VRFC 10-3107] analyzing entity 'testebenchc'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4461.801 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav

****** Webtalk v2020.3 (64-bit)
  **** SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
  **** IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim/xsim.dir/testebenchc_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim/xsim.dir/testebenchc_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jul  7 10:16:38 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 85.328 ; gain = 5.926
INFO: [Common 17-206] Exiting Webtalk at Wed Jul  7 10:16:38 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 4461.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testebenchc_behav -key {Behavioral:sim_2:Functional:testebenchc} -tclbatch {testebenchc.tcl} -view {C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
Time resolution is 1 ps
open_wave_config C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg
source testebenchc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4461.801 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testebenchc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 4461.801 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4461.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4461.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4461.801 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4461.801 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 4461.801 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 4461.801 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4682.813 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4682.813 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 4692.777 ; gain = 9.965
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4693.883 ; gain = 1.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4693.883 ; gain = 1.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4693.883 ; gain = 1.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4693.883 ; gain = 1.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 4702.402 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 4708.016 ; gain = 15.238
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 5064.289 ; gain = 11.809
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5065.117 ; gain = 0.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 5065.117 ; gain = 0.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5069.922 ; gain = 5.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5069.922 ; gain = 5.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 5078.555 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 5078.555 ; gain = 14.266
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 5205.031 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5224.121 ; gain = 4.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 5224.121 ; gain = 4.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 5224.121 ; gain = 4.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 5224.121 ; gain = 4.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.200 . Memory (MB): peak = 5232.492 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 5232.492 ; gain = 12.387
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5522.973 ; gain = 10.145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-517] overlapping choice 5'b10101 in case statement [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:368]
ERROR: [Synth 8-285] failed synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5522.973 ; gain = 10.145
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5522.973 ; gain = 10.145
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5523.102 ; gain = 0.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5523.102 ; gain = 0.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5524.090 ; gain = 1.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5524.090 ; gain = 1.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 5532.473 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 5532.473 ; gain = 9.500
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5826.438 ; gain = 16.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 5826.438 ; gain = 16.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5827.430 ; gain = 17.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5827.430 ; gain = 17.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 5835.879 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 5835.879 ; gain = 26.070
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd" into library mito
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'miTo'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 6095.387 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6095.387 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 6095.469 ; gain = 0.082
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6097.438 ; gain = 1.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 6097.438 ; gain = 1.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 6097.438 ; gain = 1.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 6097.438 ; gain = 1.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 6105.746 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 6148.484 ; gain = 53.016
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 6685.602 ; gain = 18.793
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6685.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 6685.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 6685.602 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 6685.602 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 6685.602 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 6685.602 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6965.480 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6965.480 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6965.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6965.480 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 6965.480 ; gain = 3.512
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6965.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 6965.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 6965.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 6965.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 6965.480 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 6965.480 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6981.430 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6981.430 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6981.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 6981.430 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 6994.344 ; gain = 12.914
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7000.098 ; gain = 4.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 7000.098 ; gain = 4.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 7014.684 ; gain = 19.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 7014.684 ; gain = 19.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 7023.129 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 7241.766 ; gain = 246.160
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 7562.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 7562.137 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 7562.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 7562.137 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 7574.711 ; gain = 12.574
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7574.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 7574.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 7574.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 7574.711 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 7574.711 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 7574.711 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 7738.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 7738.156 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 7738.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 7738.156 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 7743.465 ; gain = 5.309
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8216.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 8216.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 8216.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 8216.461 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 8216.461 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 8216.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 8216.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 8216.461 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8216.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 8216.461 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 8216.461 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8216.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 8216.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 8216.461 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 8216.461 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 8216.461 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 8216.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 8309.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 8309.109 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8309.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8309.109 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 8320.797 ; gain = 11.688
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8328.113 ; gain = 7.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 8333.215 ; gain = 12.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 8351.012 ; gain = 30.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 8351.012 ; gain = 30.215
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 8359.457 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 8359.457 ; gain = 38.660
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8499.711 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 8499.711 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8499.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 8499.711 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 8511.137 ; gain = 11.426
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8526.895 ; gain = 13.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 8529.344 ; gain = 16.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 8547.129 ; gain = 34.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 8547.129 ; gain = 34.188
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.202 . Memory (MB): peak = 8555.504 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 8579.793 ; gain = 66.852
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8897.781 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 8897.781 ; gain = 6.047
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 8897.836 ; gain = 0.055
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8911.102 ; gain = 3.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 8927.375 ; gain = 19.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 8948.141 ; gain = 40.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 8948.141 ; gain = 40.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 8956.523 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 8956.523 ; gain = 48.492
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 9094.977 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 9094.977 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9116.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 9130.367 ; gain = 14.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 9148.152 ; gain = 32.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 9148.152 ; gain = 32.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 9156.539 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 9184.895 ; gain = 68.816
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 9496.895 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 9496.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 9496.895 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 9496.895 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9514.723 ; gain = 6.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 9541.883 ; gain = 33.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 9559.727 ; gain = 51.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 9559.727 ; gain = 51.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 9568.102 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 9568.102 ; gain = 59.859
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 9732.086 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 9732.086 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 9732.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 9732.086 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 9748.117 ; gain = 16.031
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9752.043 ; gain = 3.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 9779.512 ; gain = 31.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 9797.293 ; gain = 49.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 9797.293 ; gain = 49.176
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.193 . Memory (MB): peak = 9805.742 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 9805.742 ; gain = 57.625
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 10027.797 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 10027.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 10027.797 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 10039.219 ; gain = 11.422
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10049.945 ; gain = 10.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 10091.500 ; gain = 52.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 10109.367 ; gain = 70.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 10109.367 ; gain = 70.148
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 10109.367 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 10109.367 ; gain = 70.148
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 10365.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 10365.605 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 10365.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 10365.605 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 10377.152 ; gain = 11.547
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10409.363 ; gain = 30.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 10426.879 ; gain = 48.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 10444.723 ; gain = 65.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 10444.723 ; gain = 65.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 10453.164 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 10515.832 ; gain = 136.988
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 10773.469 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 10784.875 ; gain = 11.406
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10797.727 ; gain = 5.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 10836.805 ; gain = 44.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 10854.594 ; gain = 62.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 10854.594 ; gain = 62.672
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 10863.031 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 10863.031 ; gain = 71.109
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 10966.859 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 10966.859 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 10966.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 10966.859 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 10978.355 ; gain = 11.496
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10991.668 ; gain = 13.313
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 11030.113 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 11047.895 ; gain = 69.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 11047.895 ; gain = 69.539
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.208 . Memory (MB): peak = 11056.270 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 11056.270 ; gain = 77.914
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 11342.402 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 11342.402 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 11361.145 ; gain = 14.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 11403.527 ; gain = 56.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 11421.344 ; gain = 74.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 11421.344 ; gain = 74.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.197 . Memory (MB): peak = 11429.711 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 11429.711 ; gain = 82.758
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 11574.137 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 11592.246 ; gain = 18.109
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11600.102 ; gain = 7.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 11642.254 ; gain = 50.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 11660.039 ; gain = 67.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 11660.039 ; gain = 67.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 11668.477 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 11668.477 ; gain = 76.230
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 11780.086 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 11798.355 ; gain = 6.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 11858.973 ; gain = 67.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 11876.746 ; gain = 85.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 11876.746 ; gain = 85.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 11885.117 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 11927.410 ; gain = 135.914
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 12171.379 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 12171.379 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 12171.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 12171.379 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 12182.727 ; gain = 11.348
save_wave_config {C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg}
save_wave_config {C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg}
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 12192.789 ; gain = 0.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:542]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32c' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32d' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
ERROR: [Synth 8-285] failed synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 14001.980 ; gain = 1809.289
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 14001.980 ; gain = 1809.289
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 14008.695 ; gain = 6.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 14008.695 ; gain = 6.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 14008.695 ; gain = 6.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 14008.695 ; gain = 6.715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 14016.844 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 14016.844 ; gain = 14.863
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 14016.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 14016.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 14016.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 14016.844 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.200 . Memory (MB): peak = 14016.844 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 14016.844 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 14053.020 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 14053.020 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 14053.020 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav

****** Webtalk v2020.3 (64-bit)
  **** SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
  **** IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim/xsim.dir/testebenchc_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim/xsim.dir/testebenchc_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul  8 13:47:06 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul  8 13:47:06 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 14053.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 14053.020 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 14053.020 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 14070.422 ; gain = 5.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 14070.422 ; gain = 5.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 14070.875 ; gain = 6.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 14070.875 ; gain = 6.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.196 . Memory (MB): peak = 14073.219 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 14073.219 ; gain = 8.734
save_wave_config {C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 14339.637 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 14339.637 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 14339.637 ; gain = 3.531
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 14353.016 ; gain = 5.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 14353.016 ; gain = 5.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 14353.711 ; gain = 6.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 14353.711 ; gain = 6.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 14353.711 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 14353.711 ; gain = 6.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 14541.238 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 14541.238 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 14541.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 14541.238 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 14541.238 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 14557.922 ; gain = 5.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 14557.922 ; gain = 5.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 14558.637 ; gain = 6.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 14558.637 ; gain = 6.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 14561.043 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 14561.043 ; gain = 8.453
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 14624.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 14624.055 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 14624.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 14624.055 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 14635.395 ; gain = 44.145
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 14635.395 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 14635.402 ; gain = 0.008
save_wave_config {C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg}
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 14641.777 ; gain = 5.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 14641.777 ; gain = 5.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 14641.777 ; gain = 5.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 14641.777 ; gain = 5.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 14645.543 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 14645.543 ; gain = 9.496
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 14898.625 ; gain = 16.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 14898.625 ; gain = 16.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 14899.148 ; gain = 17.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 14899.148 ; gain = 17.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 14901.559 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 14922.195 ; gain = 40.551
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 15149.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 15149.090 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 15149.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 15149.090 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 15160.594 ; gain = 11.504
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 15165.238 ; gain = 4.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 15165.238 ; gain = 4.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 15165.707 ; gain = 5.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 15165.707 ; gain = 5.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 15165.707 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 15165.707 ; gain = 5.113
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 15227.465 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 15227.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 15227.465 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 15227.465 ; gain = 3.523
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 15239.566 ; gain = 4.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 15239.566 ; gain = 4.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 15240.492 ; gain = 5.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 15240.492 ; gain = 5.188
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 15244.344 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 15244.344 ; gain = 9.039
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 15435.270 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 15435.270 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 15435.270 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 15450.719 ; gain = 3.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 15451.625 ; gain = 4.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 15451.695 ; gain = 4.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 15451.695 ; gain = 4.832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 15460.086 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 15460.086 ; gain = 13.223
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 15524.500 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 15524.500 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 15524.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 15524.500 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 15524.500 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15541.598 ; gain = 3.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 15541.598 ; gain = 3.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 15541.598 ; gain = 3.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 15541.598 ; gain = 3.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 15549.895 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 15557.563 ; gain = 19.762
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 15735.293 ; gain = 139.773
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 15735.293 ; gain = 139.773
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 15735.293 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 15735.293 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 15754.574 ; gain = 159.055
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 15754.699 ; gain = 0.078
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  8 15:32:41 2021...
