INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4
INFO: [VRFC 10-2458] undeclared symbol Y_3, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:30]
INFO: [VRFC 10-2458] undeclared symbol X_3, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:31]
INFO: [VRFC 10-2458] undeclared symbol Y_2, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:32]
INFO: [VRFC 10-2458] undeclared symbol X_2, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:33]
INFO: [VRFC 10-2458] undeclared symbol Y_1, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:34]
INFO: [VRFC 10-2458] undeclared symbol X_1, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:35]
INFO: [VRFC 10-2458] undeclared symbol Y_0, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:36]
INFO: [VRFC 10-2458] undeclared symbol X_0, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:37]
INFO: [VRFC 10-2458] undeclared symbol Y_31, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:38]
INFO: [VRFC 10-2458] undeclared symbol Y_32, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:39]
INFO: [VRFC 10-2458] undeclared symbol Y_33, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:40]
INFO: [VRFC 10-2458] undeclared symbol Y_34, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:41]
INFO: [VRFC 10-2458] undeclared symbol Y_35, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:42]
INFO: [VRFC 10-2458] undeclared symbol Y__3, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:44]
INFO: [VRFC 10-2458] undeclared symbol Y_21, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:45]
INFO: [VRFC 10-2458] undeclared symbol Y_22, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:46]
INFO: [VRFC 10-2458] undeclared symbol Y_23, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:47]
INFO: [VRFC 10-2458] undeclared symbol Y_24, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:48]
INFO: [VRFC 10-2458] undeclared symbol Y_25, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:49]
INFO: [VRFC 10-2458] undeclared symbol Y_26, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:50]
INFO: [VRFC 10-2458] undeclared symbol Y__2, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:52]
INFO: [VRFC 10-2458] undeclared symbol Y_11, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:53]
INFO: [VRFC 10-2458] undeclared symbol Y_12, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:54]
INFO: [VRFC 10-2458] undeclared symbol Y_13, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:55]
INFO: [VRFC 10-2458] undeclared symbol Y_14, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:56]
INFO: [VRFC 10-2458] undeclared symbol Y_15, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:57]
INFO: [VRFC 10-2458] undeclared symbol Y__1, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:59]
INFO: [VRFC 10-2458] undeclared symbol Y_51, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:60]
INFO: [VRFC 10-2458] undeclared symbol Y_52, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:61]
INFO: [VRFC 10-2458] undeclared symbol Y_53, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:62]
INFO: [VRFC 10-2458] undeclared symbol Y_54, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:63]
INFO: [VRFC 10-2458] undeclared symbol Y__0, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:65]
INFO: [VRFC 10-2458] undeclared symbol Y_4, assumed default net type wire [D:/git_working/CPU_Design/CPU_Design.srcs/sources_1/new/CLA_32b.v:66]
INFO: [VRFC 10-311] analyzing module CLA_32b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/git_working/CPU_Design/CPU_Design.srcs/sim_1/new/Testbench_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_ALU
