\hypertarget{struct_s_y_s_c_f_g___type_def}{\section{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def Struct Reference}
\label{struct_s_y_s_c_f_g___type_def}\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
}


System configuration controller.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{M\-E\-M\-R\-M\-P}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{P\-M\-C}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}{E\-X\-T\-I\-C\-R} \mbox{[}4\mbox{]}
\item 
uint32\-\_\-t \hyperlink{struct_s_y_s_c_f_g___type_def_afaf27b66c1edc60064db3fa6e693fb59}{R\-E\-S\-E\-R\-V\-E\-D} \mbox{[}2\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{C\-M\-P\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
System configuration controller. 

\subsection{Field Documentation}
\hypertarget{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!C\-M\-P\-C\-R@{C\-M\-P\-C\-R}}
\index{C\-M\-P\-C\-R@{C\-M\-P\-C\-R}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{C\-M\-P\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-M\-P\-C\-R}}\label{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}
S\-Y\-S\-C\-F\-G Compensation cell control register, Address offset\-: 0x20 \hypertarget{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!E\-X\-T\-I\-C\-R@{E\-X\-T\-I\-C\-R}}
\index{E\-X\-T\-I\-C\-R@{E\-X\-T\-I\-C\-R}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{E\-X\-T\-I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t E\-X\-T\-I\-C\-R\mbox{[}4\mbox{]}}}\label{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}
S\-Y\-S\-C\-F\-G external interrupt configuration registers, Address offset\-: 0x08-\/0x14 \hypertarget{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!M\-E\-M\-R\-M\-P@{M\-E\-M\-R\-M\-P}}
\index{M\-E\-M\-R\-M\-P@{M\-E\-M\-R\-M\-P}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{M\-E\-M\-R\-M\-P}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t M\-E\-M\-R\-M\-P}}\label{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}
S\-Y\-S\-C\-F\-G memory remap register, Address offset\-: 0x00 \hypertarget{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!P\-M\-C@{P\-M\-C}}
\index{P\-M\-C@{P\-M\-C}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{P\-M\-C}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-M\-C}}\label{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}
S\-Y\-S\-C\-F\-G peripheral mode configuration register, Address offset\-: 0x04 \hypertarget{struct_s_y_s_c_f_g___type_def_afaf27b66c1edc60064db3fa6e693fb59}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}}
\index{R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D\mbox{[}2\mbox{]}}}\label{struct_s_y_s_c_f_g___type_def_afaf27b66c1edc60064db3fa6e693fb59}
Reserved, 0x18-\/0x1\-C 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
