<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RISC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Data_Mem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Data_Mem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Mem.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Data_Mem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Data_Mem.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Data_Mem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IF.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IF.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IF.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IF.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IF_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IF_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="branch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="branch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="branch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="id_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="id_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="id_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="id_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="if_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regBank_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="risc_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="risc_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="risc_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="risc_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1571648684" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1571648684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573008108" xil_pn:in_ck="-4426192719379448853" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573008108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_MUX.v"/>
      <outfile xil_pn:name="Data_Mem.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PC_incr.v"/>
      <outfile xil_pn:name="PC_mux.v"/>
      <outfile xil_pn:name="alu_tb.v"/>
      <outfile xil_pn:name="array_multiplier.v"/>
      <outfile xil_pn:name="array_smult.v"/>
      <outfile xil_pn:name="barrel_shift_register.v"/>
      <outfile xil_pn:name="branch.v"/>
      <outfile xil_pn:name="branch_tb.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="hybrid_adder.v"/>
      <outfile xil_pn:name="id_tb.v"/>
      <outfile xil_pn:name="if_tb.v"/>
      <outfile xil_pn:name="regBank.v"/>
      <outfile xil_pn:name="regBank_tb.v"/>
      <outfile xil_pn:name="risc.v"/>
      <outfile xil_pn:name="risc_tb.v"/>
      <outfile xil_pn:name="write_reg_mux.v"/>
    </transform>
    <transform xil_pn:end_ts="1572996913" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-124686025446394627" xil_pn:start_ts="1572996913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572996913" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2406564237566480053" xil_pn:start_ts="1572996913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572996143" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="160435003415966908" xil_pn:start_ts="1572996143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573008114" xil_pn:in_ck="-4426192719379448853" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573008114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_MUX.v"/>
      <outfile xil_pn:name="Data_Mem.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PC_incr.v"/>
      <outfile xil_pn:name="PC_mux.v"/>
      <outfile xil_pn:name="alu_tb.v"/>
      <outfile xil_pn:name="array_multiplier.v"/>
      <outfile xil_pn:name="array_smult.v"/>
      <outfile xil_pn:name="barrel_shift_register.v"/>
      <outfile xil_pn:name="branch.v"/>
      <outfile xil_pn:name="branch_tb.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="hybrid_adder.v"/>
      <outfile xil_pn:name="id_tb.v"/>
      <outfile xil_pn:name="if_tb.v"/>
      <outfile xil_pn:name="regBank.v"/>
      <outfile xil_pn:name="regBank_tb.v"/>
      <outfile xil_pn:name="risc.v"/>
      <outfile xil_pn:name="risc_tb.v"/>
      <outfile xil_pn:name="write_reg_mux.v"/>
    </transform>
    <transform xil_pn:end_ts="1573008116" xil_pn:in_ck="-4426192719379448853" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7751120382483587126" xil_pn:start_ts="1573008114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="risc_tb_beh.prj"/>
      <outfile xil_pn:name="risc_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573008116" xil_pn:in_ck="-7369995859053769283" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5659021286910576615" xil_pn:start_ts="1573008116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="risc_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1572861099" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1572861099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572861236" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3752469413557778754" xil_pn:start_ts="1572861236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572861236" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="160435003415966908" xil_pn:start_ts="1572861236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572861236" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1572861236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572861236" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4310694960871017990" xil_pn:start_ts="1572861236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572861236" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1572861236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572861236" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4868003691422574534" xil_pn:start_ts="1572861236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572861239" xil_pn:in_ck="-2309925648743143153" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-8108220983889437316" xil_pn:start_ts="1572861236">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1572861239" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="113157968259505" xil_pn:start_ts="1572861239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
