{
   "ActiveEmotionalView":"No Loops",
   "Addressing View_Layers":"/processing_system7_0_FCLK_CLK0:false|/filter_iir_0/mult_gen_0_P:false|/clk_wiz_0_clk_out1:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-442,-158",
   "Color Coded_ScaleFactor":"0.631579",
   "Color Coded_TopLeft":"-112,3",
   "Default View_ScaleFactor":"0.797542",
   "Default View_TopLeft":"357,16",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.847059",
   "Grouping and No Loops_TopLeft":"0,-28",
   "HierExpandStatus_comment_0":"false",
   "Interfaces View_Layers":"/processing_system7_0_FCLK_CLK0:false|/filter_iir_0/mult_gen_0_P:false|/clk_wiz_0_clk_out1:false|",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-435,-151",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/processing_system7_0_FCLK_CLK0:true|/filter_iir_0/mult_gen_0_P:true|/clk_wiz_0_clk_out1:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port port-id_bck_0 -pg 1 -lvl 7 -x 1960 -y 720 -defaultsOSRD
preplace port port-id_lrck_0 -pg 1 -lvl 7 -x 1960 -y 740 -defaultsOSRD
preplace port port-id_mclk_0 -pg 1 -lvl 7 -x 1960 -y 700 -defaultsOSRD
preplace port port-id_din_0 -pg 1 -lvl 0 -x 0 -y 840 -defaultsOSRD
preplace port port-id_dout_0 -pg 1 -lvl 7 -x 1960 -y 800 -defaultsOSRD
preplace port port-id_clk_0 -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_data_0 -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_latch_0 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_reset_0 -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace inst clock_div_i2s_0 -pg 1 -lvl 5 -x 1460 -y 680 -defaultsOSRD -pinDir clk_in left -pinY clk_in 20L -pinDir mclk right -pinY mclk 20R -pinDir bck right -pinY bck 40R -pinDir lrck right -pinY lrck 60R
preplace inst in_out_data_0 -pg 1 -lvl 6 -x 1800 -y 780 -defaultsOSRD -pinDir BCK left -pinY BCK 20L -pinDir LCK left -pinY LCK 40L -pinDir DIN left -pinY DIN 60L -pinBusDir data_out left -pinBusY data_out 80L -pinDir DOUT right -pinY DOUT 20R -pinBusDir data_in left -pinBusY data_in 100L
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1170 -y 620 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 20L -pinDir clk_out1 right -pinY clk_out1 80R
preplace inst process_data_0 -pg 1 -lvl 5 -x 1460 -y 320 -swap {7 2 4 3 1 6 0 5} -defaultsOSRD -pinDir MCK left -pinY MCK 260L -pinDir LCK right -pinY LCK 220R -pinBusDir FIFO_data_in right -pinBusY FIFO_data_in 260R -pinBusDir FIFO_data_out right -pinBusY FIFO_data_out 240R -pinDir busy right -pinY busy 20R -pinDir start_iir left -pinY start_iir 240L -pinBusDir from_iir left -pinBusY from_iir 20L -pinBusDir to_iir left -pinBusY to_iir 220L
preplace inst filter_iir_0 -pg 1 -lvl 3 -x 850 -y 100 -swap {0 11 16 2 3 4 17 12 9 7 8 1 10 5 6 13 14 15} -defaultsOSRD -pinDir Bck right -pinY Bck 20R -pinDir Mck left -pinY Mck 120L -pinBusDir iir_in right -pinBusY iir_in 200R -pinBusDir iir_out right -pinBusY iir_out 40R -pinDir sync_out right -pinY sync_out 60R -pinDir busy right -pinY busy 80R -pinDir sync_in right -pinY sync_in 220R -pinDir reset left -pinY reset 140L -pinBusDir b0 left -pinBusY b0 80L -pinBusDir b1 left -pinBusY b1 40L -pinBusDir b2 left -pinBusY b2 60L -pinBusDir a1 left -pinBusY a1 20L -pinBusDir a2 left -pinBusY a2 100L -pinBusDir mul_outt right -pinBusY mul_outt 100R -pinBusDir A_out right -pinBusY A_out 120R -pinBusDir B_out right -pinBusY B_out 140R -pinBusDir dmm right -pinBusY dmm 160R -pinBusDir state_out right -pinBusY state_out 180R
preplace inst shift_register_0 -pg 1 -lvl 2 -x 520 -y 100 -swap {0 1 2 3 7 5 6 4 8} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir data left -pinY data 40L -pinDir latch left -pinY latch 60L -pinDir reset left -pinY reset 180L -pinBusDir b0 right -pinBusY b0 160R -pinBusDir b1 right -pinBusY b1 120R -pinBusDir b2 right -pinBusY b2 140R -pinBusDir a1 right -pinBusY a1 20R -pinBusDir a2 right -pinBusY a2 180R
preplace inst filter_iir_1 -pg 1 -lvl 4 -x 1170 -y 40 -swap {1 7 2 3 4 5 6 12 11 9 8 0 10 13 14 15 16 17} -defaultsOSRD -pinDir Bck left -pinY Bck 80L -pinDir Mck left -pinY Mck 340L -pinBusDir iir_in left -pinBusY iir_in 100L -pinBusDir iir_out right -pinBusY iir_out 300R -pinDir sync_out right -pinY sync_out 320R -pinDir busy right -pinY busy 340R -pinDir sync_in left -pinY sync_in 120L -pinDir reset left -pinY reset 440L -pinBusDir b0 left -pinBusY b0 420L -pinBusDir b1 left -pinBusY b1 380L -pinBusDir b2 left -pinBusY b2 360L -pinBusDir a1 left -pinBusY a1 20L -pinBusDir a2 left -pinBusY a2 400L -pinBusDir mul_outt right -pinBusY mul_outt 360R -pinBusDir A_out right -pinBusY A_out 380R -pinBusDir B_out right -pinBusY B_out 400R -pinBusDir dmm right -pinBusY dmm 420R -pinBusDir state_out right -pinBusY state_out 440R
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 220 -y 470 -defaultsOSRD -pinDir DDR right -pinY DDR 20R -pinDir FIXED_IO right -pinY FIXED_IO 40R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 60R -pinDir M_AXI_GP0_ACLK right -pinY M_AXI_GP0_ACLK 80R -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 100R -pinDir FCLK_RESET0_N right -pinY FCLK_RESET0_N 120R
preplace netloc a1_1 1 2 2 620 60 NJ
preplace netloc clk_0_1 1 0 2 NJ 120 N
preplace netloc clk_wiz_0_clk_out1 1 4 1 NJ 700
preplace netloc clock_div_i2s_0_bck 1 3 4 1040 580 1300 640 1640 720 NJ
preplace netloc clock_div_i2s_0_lrck 1 5 2 1680 740 NJ
preplace netloc clock_div_i2s_0_mclk 1 5 2 NJ 700 NJ
preplace netloc data_0_1 1 0 2 NJ 140 N
preplace netloc din_0_1 1 0 6 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ
preplace netloc iir_in_1 1 3 2 1020J 540 NJ
preplace netloc in_out_data_0_DOUT 1 6 1 NJ 800
preplace netloc in_out_data_0_data_in 1 5 1 1620 580n
preplace netloc latch_0_1 1 0 2 NJ 160 N
preplace netloc process_data_0_FIFO_data_out 1 5 1 1660 560n
preplace netloc process_data_0_start_iir 1 3 2 980J 560 NJ
preplace netloc reset_0_1 1 0 4 20 270 380 360 700 480 NJ
preplace netloc shift_register_0_a2 1 2 2 680 440 NJ
preplace netloc shift_register_0_b0 1 2 2 640 460 NJ
preplace netloc shift_register_0_b1 1 2 2 620 420 NJ
preplace netloc shift_register_0_b2 1 2 2 660 400 NJ
preplace netloc filter_iir_1_iir_out 1 4 1 N 340
preplace netloc filter_iir_0_sync_out 1 3 1 N 160
preplace netloc filter_iir_0_iir_out 1 3 1 N 140
preplace netloc processing_system7_0_FCLK_CLK1 1 1 3 400 340 720 380 1000
levelinfo -pg 1 0 220 520 850 1170 1460 1800 1960
pagesize -pg 1 -db -bbox -sgen -100 -20 2060 940
",
   "No Loops_ScaleFactor":"0.897478",
   "No Loops_TopLeft":"114,115",
   "Reduced Jogs_Layers":"/processing_system7_0_FCLK_CLK0:true|/filter_iir_0/mult_gen_0_P:true|/clk_wiz_0_clk_out1:true|",
   "Reduced Jogs_ScaleFactor":"0.536842",
   "Reduced Jogs_TopLeft":"-86,0",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port port-id_bck_0 -pg 1 -lvl 5 -x 1630 -y 500 -defaultsOSRD
preplace port port-id_lrck_0 -pg 1 -lvl 5 -x 1630 -y 760 -defaultsOSRD
preplace port port-id_mclk_0 -pg 1 -lvl 5 -x 1630 -y 740 -defaultsOSRD
preplace port port-id_din_0 -pg 1 -lvl 5 -x 1630 -y 680 -defaultsOSRD -right
preplace port port-id_dout_0 -pg 1 -lvl 5 -x 1630 -y 580 -defaultsOSRD
preplace inst clock_div_i2s_0 -pg 1 -lvl 3 -x 1030 -y 820 -defaultsOSRD
preplace inst in_out_data_0 -pg 1 -lvl 4 -x 1470 -y 590 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 240 -y 780 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 680 -y 820 -defaultsOSRD
preplace inst process_data_0 -pg 1 -lvl 3 -x 1030 -y 590 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 4 -x 1470 -y 360 -defaultsOSRD
preplace inst filter_iir_0 -pg 1 -lvl 2 -x 680 -y 150 -defaultsOSRD
preplace netloc a1_1 1 1 3 510 930 NJ 930 1210
preplace netloc b1_1 1 1 3 500 940 NJ 940 1240
preplace netloc clk_wiz_0_clk_out1 1 2 1 NJ 820
preplace netloc clock_div_i2s_0_bck 1 1 4 470 410 820 900 1270 500 NJ
preplace netloc clock_div_i2s_0_lrck 1 2 3 850 910 1290 760 NJ
preplace netloc clock_div_i2s_0_mclk 1 1 4 520 920 NJ 920 1300 740 NJ
preplace netloc din_0_1 1 3 2 1330 680 NJ
preplace netloc filter_iir_0_A_out 1 2 2 850 320 NJ
preplace netloc filter_iir_0_B_out 1 2 2 820 340 NJ
preplace netloc filter_iir_0_iir_out 1 2 2 840 380 NJ
preplace netloc filter_iir_0_mul_outt 1 2 2 N 150 1280J
preplace netloc iir_in_1 1 1 3 530 400 NJ 400 1240
preplace netloc in_out_data_0_DOUT 1 4 1 NJ 580
preplace netloc in_out_data_0_data_in 1 2 3 860 970 NJ 970 1610
preplace netloc process_data_0_FIFO_data_out 1 3 1 1260 510n
preplace netloc process_data_0_a2 1 1 3 490 950 NJ 950 1220
preplace netloc process_data_0_b0 1 1 3 480 960 NJ 960 1250
preplace netloc process_data_0_b2 1 1 3 550 730 NJ 730 1200
preplace netloc process_data_0_start_iir 1 1 3 540 740 NJ 740 1230
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 20 900 460 360 NJ 360 1240J
preplace netloc filter_iir_0_dmm 1 2 2 810 350 1260J
levelinfo -pg 1 0 240 680 1030 1470 1630
pagesize -pg 1 -db -bbox -sgen 0 0 1730 1000
"
}
{
   "da_ps7_cnt":"3"
}
