$date
	Thu Sep 16 22:33:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! y [15:0] $end
$var wire 1 " valid $end
$var wire 1 # ready $end
$var reg 16 $ a [15:0] $end
$var reg 16 % b [15:0] $end
$var reg 16 & c [15:0] $end
$var reg 1 ' clk $end
$var reg 32 ( cont [31:0] $end
$var reg 1 ) inicio $end
$var reg 1 * rst $end
$var reg 8 + x [7:0] $end
$scope module Resolv $end
$var wire 16 , a [15:0] $end
$var wire 16 - b [15:0] $end
$var wire 16 . c [15:0] $end
$var wire 1 ' clk $end
$var wire 1 ) inicio $end
$var wire 1 * rst $end
$var wire 8 / x [7:0] $end
$var wire 1 " valid $end
$var wire 16 0 result [15:0] $end
$var wire 1 # ready $end
$var wire 2 1 m2 [1:0] $end
$var wire 2 2 m1 [1:0] $end
$var wire 2 3 m0 [1:0] $end
$var wire 1 4 lx $end
$var wire 1 5 ls $end
$var wire 1 6 lh $end
$var wire 1 7 h $end
$scope module Bloco_Controle $end
$var wire 1 ' clk $end
$var wire 1 ) permit $end
$var wire 1 * rst $end
$var wire 1 # ready $end
$var wire 2 8 m2 [1:0] $end
$var wire 2 9 m1 [1:0] $end
$var wire 2 : m0 [1:0] $end
$var wire 1 4 lx $end
$var wire 1 5 ls $end
$var wire 1 6 lh $end
$var wire 1 7 h $end
$var wire 1 " feito $end
$var reg 4 ; estado [3:0] $end
$upscope $end
$scope module Bloco_Operativo $end
$var wire 16 < a [15:0] $end
$var wire 16 = b [15:0] $end
$var wire 16 > c [15:0] $end
$var wire 1 ' clk $end
$var wire 1 7 h $end
$var wire 1 6 lh $end
$var wire 1 5 ls $end
$var wire 1 4 lx $end
$var wire 2 ? m0 [1:0] $end
$var wire 2 @ m1 [1:0] $end
$var wire 2 A m2 [1:0] $end
$var wire 16 B resultado [15:0] $end
$var wire 8 C x [7:0] $end
$var wire 16 D x16 [15:0] $end
$var wire 16 E outX [15:0] $end
$var wire 16 F outUla [15:0] $end
$var wire 16 G outS [15:0] $end
$var wire 16 H outMux2 [15:0] $end
$var wire 16 I outMux1 [15:0] $end
$var wire 16 J outMux0 [15:0] $end
$var wire 16 K outH [15:0] $end
$scope module RegistradorLH $end
$var wire 1 ' clk $end
$var wire 1 6 r $end
$var wire 16 L entrada [15:0] $end
$var reg 16 M result [15:0] $end
$upscope $end
$scope module RegistradorLS $end
$var wire 1 ' clk $end
$var wire 1 5 r $end
$var wire 16 N entrada [15:0] $end
$var reg 16 O result [15:0] $end
$upscope $end
$scope module RegistradorLX $end
$var wire 1 ' clk $end
$var wire 16 P entrada [15:0] $end
$var wire 1 4 r $end
$var reg 16 Q result [15:0] $end
$upscope $end
$scope module mux0 $end
$var wire 16 R a [15:0] $end
$var wire 16 S b [15:0] $end
$var wire 16 T c [15:0] $end
$var wire 16 U d [15:0] $end
$var wire 2 V selecao [1:0] $end
$var wire 16 W result [15:0] $end
$upscope $end
$scope module mux1 $end
$var wire 16 X a [15:0] $end
$var wire 16 Y b [15:0] $end
$var wire 16 Z c [15:0] $end
$var wire 16 [ d [15:0] $end
$var wire 2 \ selecao [1:0] $end
$var wire 16 ] result [15:0] $end
$upscope $end
$scope module mux2 $end
$var wire 16 ^ a [15:0] $end
$var wire 16 _ b [15:0] $end
$var wire 16 ` c [15:0] $end
$var wire 16 a d [15:0] $end
$var wire 2 b selecao [1:0] $end
$var wire 16 c result [15:0] $end
$upscope $end
$scope module ula0 $end
$var wire 16 d a [15:0] $end
$var wire 16 e b [15:0] $end
$var wire 1 7 h $end
$var wire 16 f result [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx f
bx e
b10 d
bx c
b0 b
bx a
bx `
b10 _
bx ^
b10 ]
b0 \
bx [
bx Z
bx Y
b10 X
b10 W
b0 V
b100 U
b11 T
b10 S
b10 R
bx Q
b1 P
bx O
bx N
bx M
bx L
bx K
b10 J
b10 I
bx H
bx G
bx F
bx E
b1 D
b1 C
bx B
b0 A
b0 @
b0 ?
b100 >
b11 =
b10 <
b0 ;
b0 :
b0 9
b0 8
07
06
05
04
b0 3
b0 2
b0 1
bx 0
b1 /
b100 .
b11 -
b10 ,
b1 +
1*
0)
b0 (
0'
b100 &
b11 %
b10 $
1#
0"
bx !
$end
#1
bx I
bx ]
bx d
b1 2
b1 9
b1 @
b1 \
17
14
0#
b1 ;
1)
0*
1'
#2
0'
#3
b1 F
b1 L
b1 N
b1 f
04
b1 I
b1 ]
b1 d
b1 H
b1 c
b1 e
b10 ;
b1 E
b1 Q
b1 Y
b1 ^
1'
#4
0'
#5
16
b11 ;
1'
#6
0'
#7
b1 I
b1 ]
b1 d
b11 2
b11 9
b11 @
b11 \
b10 F
b10 L
b10 N
b10 f
b10 H
b10 c
b10 e
b1 3
b1 :
b1 ?
b1 V
b1 1
b1 8
b1 A
b1 b
15
06
b100 ;
b1 K
b1 M
b1 [
b1 a
1'
#8
0'
#9
b1 2
b1 9
b1 @
b1 \
b11 J
b11 W
b11 X
b11 _
b1 F
b1 L
b1 N
b1 f
b1 H
b1 c
b1 e
16
b10 3
b10 :
b10 ?
b10 V
b0 1
b0 8
b0 A
b0 b
05
b101 ;
b10 !
b10 0
b10 B
b10 G
b10 O
b10 Z
b10 `
1'
#10
0'
#11
b11 F
b11 L
b11 N
b11 f
b1 I
b1 ]
b1 d
b10 H
b10 c
b10 e
07
b11 2
b11 9
b11 @
b11 \
b10 J
b10 W
b10 X
b10 _
b0 3
b0 :
b0 ?
b0 V
b10 1
b10 8
b10 A
b10 b
15
06
b110 ;
1'
#12
0'
#13
b100 I
b100 ]
b100 d
b0 2
b0 9
b0 @
b0 \
b100 J
b100 W
b100 X
b100 _
b11 3
b11 :
b11 ?
b11 V
b111 F
b111 L
b111 N
b111 f
b11 H
b11 c
b11 e
b111 ;
b11 !
b11 0
b11 B
b11 G
b11 O
b11 Z
b11 `
1'
#14
0'
#15
b10 I
b10 ]
b10 d
b10 J
b10 W
b10 X
b10 _
b0 3
b0 :
b0 ?
b0 V
b0 1
b0 8
b0 A
b0 b
05
b11 F
b11 L
b11 N
b11 f
b1 H
b1 c
b1 e
1"
b1000 ;
b111 !
b111 0
b111 B
b111 G
b111 O
b111 Z
b111 `
1'
#16
0'
#17
0"
1#
b0 ;
1'
#18
0'
#19
b1 I
b1 ]
b1 d
b1 F
b1 L
b1 N
b1 f
b1 2
b1 9
b1 @
b1 \
17
14
0#
b1 ;
1'
#20
0'
#21
04
b10 ;
1'
#22
0'
#23
16
b11 ;
1'
#24
0'
#25
b1 I
b1 ]
b1 d
b11 2
b11 9
b11 @
b11 \
b10 F
b10 L
b10 N
b10 f
b10 H
b10 c
b10 e
b1 3
b1 :
b1 ?
b1 V
b1 1
b1 8
b1 A
b1 b
15
06
b100 ;
1'
#26
0'
#27
b1 2
b1 9
b1 @
b1 \
b11 J
b11 W
b11 X
b11 _
b1 F
b1 L
b1 N
b1 f
b1 H
b1 c
b1 e
16
b10 3
b10 :
b10 ?
b10 V
b0 1
b0 8
b0 A
b0 b
05
b101 ;
b10 !
b10 0
b10 B
b10 G
b10 O
b10 Z
b10 `
1'
#28
0'
#29
b11 F
b11 L
b11 N
b11 f
b1 I
b1 ]
b1 d
b10 H
b10 c
b10 e
07
b11 2
b11 9
b11 @
b11 \
b10 J
b10 W
b10 X
b10 _
b0 3
b0 :
b0 ?
b0 V
b10 1
b10 8
b10 A
b10 b
15
06
b110 ;
1'
#30
0'
#31
b100 I
b100 ]
b100 d
b0 2
b0 9
b0 @
b0 \
b100 J
b100 W
b100 X
b100 _
b11 3
b11 :
b11 ?
b11 V
b111 F
b111 L
b111 N
b111 f
b11 H
b11 c
b11 e
b111 ;
b11 !
b11 0
b11 B
b11 G
b11 O
b11 Z
b11 `
1'
#32
0'
#33
b10 I
b10 ]
b10 d
b10 J
b10 W
b10 X
b10 _
b0 3
b0 :
b0 ?
b0 V
b0 1
b0 8
b0 A
b0 b
05
b11 F
b11 L
b11 N
b11 f
b1 H
b1 c
b1 e
1"
b1000 ;
b111 !
b111 0
b111 B
b111 G
b111 O
b111 Z
b111 `
1'
#34
0'
#35
0"
1#
b0 ;
1'
#36
0'
#37
b1 I
b1 ]
b1 d
b1 F
b1 L
b1 N
b1 f
b1 2
b1 9
b1 @
b1 \
17
14
0#
b1 ;
1'
#38
0'
#39
04
b10 ;
1'
#40
0'
#41
16
b11 ;
1'
#42
0'
#43
b1 I
b1 ]
b1 d
b11 2
b11 9
b11 @
b11 \
b10 F
b10 L
b10 N
b10 f
b10 H
b10 c
b10 e
b1 3
b1 :
b1 ?
b1 V
b1 1
b1 8
b1 A
b1 b
15
06
b100 ;
1'
#44
0'
#45
b1 2
b1 9
b1 @
b1 \
b11 J
b11 W
b11 X
b11 _
b1 F
b1 L
b1 N
b1 f
b1 H
b1 c
b1 e
16
b10 3
b10 :
b10 ?
b10 V
b0 1
b0 8
b0 A
b0 b
05
b101 ;
b10 !
b10 0
b10 B
b10 G
b10 O
b10 Z
b10 `
1'
#46
0'
#47
b11 F
b11 L
b11 N
b11 f
b1 I
b1 ]
b1 d
b10 H
b10 c
b10 e
07
b11 2
b11 9
b11 @
b11 \
b10 J
b10 W
b10 X
b10 _
b0 3
b0 :
b0 ?
b0 V
b10 1
b10 8
b10 A
b10 b
15
06
b110 ;
1'
#48
0'
#49
b100 I
b100 ]
b100 d
b0 2
b0 9
b0 @
b0 \
b100 J
b100 W
b100 X
b100 _
b11 3
b11 :
b11 ?
b11 V
b111 F
b111 L
b111 N
b111 f
b11 H
b11 c
b11 e
b111 ;
b11 !
b11 0
b11 B
b11 G
b11 O
b11 Z
b11 `
1'
#50
0'
#51
b10 I
b10 ]
b10 d
b10 J
b10 W
b10 X
b10 _
b0 3
b0 :
b0 ?
b0 V
b0 1
b0 8
b0 A
b0 b
05
b11 F
b11 L
b11 N
b11 f
b1 H
b1 c
b1 e
1"
b1000 ;
b111 !
b111 0
b111 B
b111 G
b111 O
b111 Z
b111 `
1'
#52
0'
#53
0"
1#
b0 ;
1'
#54
0'
#55
b1 I
b1 ]
b1 d
b1 F
b1 L
b1 N
b1 f
b1 2
b1 9
b1 @
b1 \
17
14
0#
b1 ;
1'
#56
0'
#57
04
b10 ;
1'
#58
0'
#59
16
b11 ;
1'
#60
0'
#61
b1 I
b1 ]
b1 d
b11 2
b11 9
b11 @
b11 \
b10 F
b10 L
b10 N
b10 f
b10 H
b10 c
b10 e
b1 3
b1 :
b1 ?
b1 V
b1 1
b1 8
b1 A
b1 b
15
06
b100 ;
1'
