<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: Uotghs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00179.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="a01910.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Uotghs Struct Reference<div class="ingroups"><a class="el" href="a01634.html">USB On-The-Go Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a2714b05a5a38d41be5ff41a8d8bc384b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2714b05a5a38d41be5ff41a8d8bc384b"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a2714b05a5a38d41be5ff41a8d8bc384b">UOTGHS_DEVCTRL</a></td></tr>
<tr class="memdesc:a2714b05a5a38d41be5ff41a8d8bc384b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0000) Device General Control Register <br /></td></tr>
<tr class="separator:a2714b05a5a38d41be5ff41a8d8bc384b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3ae453747ede966aba5247b2ae87cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b3ae453747ede966aba5247b2ae87cb"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a8b3ae453747ede966aba5247b2ae87cb">UOTGHS_DEVISR</a></td></tr>
<tr class="memdesc:a8b3ae453747ede966aba5247b2ae87cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0004) Device Global Interrupt Status Register <br /></td></tr>
<tr class="separator:a8b3ae453747ede966aba5247b2ae87cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7749f8655894449654bc2de105d9fff8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7749f8655894449654bc2de105d9fff8"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a7749f8655894449654bc2de105d9fff8">UOTGHS_DEVICR</a></td></tr>
<tr class="memdesc:a7749f8655894449654bc2de105d9fff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0008) Device Global Interrupt Clear Register <br /></td></tr>
<tr class="separator:a7749f8655894449654bc2de105d9fff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b6ca97a86cf5cb736af3e34412ec7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8b6ca97a86cf5cb736af3e34412ec7a"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#af8b6ca97a86cf5cb736af3e34412ec7a">UOTGHS_DEVIFR</a></td></tr>
<tr class="memdesc:af8b6ca97a86cf5cb736af3e34412ec7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x000C) Device Global Interrupt Set Register <br /></td></tr>
<tr class="separator:af8b6ca97a86cf5cb736af3e34412ec7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d3a2585c1eae2a6f9852956fac491f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16d3a2585c1eae2a6f9852956fac491f"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a16d3a2585c1eae2a6f9852956fac491f">UOTGHS_DEVIMR</a></td></tr>
<tr class="memdesc:a16d3a2585c1eae2a6f9852956fac491f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0010) Device Global Interrupt Mask Register <br /></td></tr>
<tr class="separator:a16d3a2585c1eae2a6f9852956fac491f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8499d258e620de15b6546a1cce8446fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8499d258e620de15b6546a1cce8446fd"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a8499d258e620de15b6546a1cce8446fd">UOTGHS_DEVIDR</a></td></tr>
<tr class="memdesc:a8499d258e620de15b6546a1cce8446fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0014) Device Global Interrupt Disable Register <br /></td></tr>
<tr class="separator:a8499d258e620de15b6546a1cce8446fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e0e9f02e930091705be6257f989410"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6e0e9f02e930091705be6257f989410"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#af6e0e9f02e930091705be6257f989410">UOTGHS_DEVIER</a></td></tr>
<tr class="memdesc:af6e0e9f02e930091705be6257f989410"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0018) Device Global Interrupt Enable Register <br /></td></tr>
<tr class="separator:af6e0e9f02e930091705be6257f989410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d919cc21bb231b133210532e5b620e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78d919cc21bb231b133210532e5b620e"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a78d919cc21bb231b133210532e5b620e">UOTGHS_DEVEPT</a></td></tr>
<tr class="memdesc:a78d919cc21bb231b133210532e5b620e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x001C) Device Endpoint Register <br /></td></tr>
<tr class="separator:a78d919cc21bb231b133210532e5b620e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f7f054e2cf6b7d18a619a0f5e652e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8f7f054e2cf6b7d18a619a0f5e652e0"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#af8f7f054e2cf6b7d18a619a0f5e652e0">UOTGHS_DEVFNUM</a></td></tr>
<tr class="memdesc:af8f7f054e2cf6b7d18a619a0f5e652e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0020) Device Frame Number Register <br /></td></tr>
<tr class="separator:af8f7f054e2cf6b7d18a619a0f5e652e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c60e6ad8e2279b59bcaf28822218d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45c60e6ad8e2279b59bcaf28822218d9"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [55]</td></tr>
<tr class="separator:a45c60e6ad8e2279b59bcaf28822218d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37cfb9bb046b794d47922c7de9651a5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37cfb9bb046b794d47922c7de9651a5c"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a37cfb9bb046b794d47922c7de9651a5c">UOTGHS_DEVEPTCFG</a> [10]</td></tr>
<tr class="memdesc:a37cfb9bb046b794d47922c7de9651a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x100) Device Endpoint Configuration Register (n = 0) <br /></td></tr>
<tr class="separator:a37cfb9bb046b794d47922c7de9651a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83aaea994a81c223fc624b9c70ba46ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83aaea994a81c223fc624b9c70ba46ac"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [2]</td></tr>
<tr class="separator:a83aaea994a81c223fc624b9c70ba46ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c477a063b4efa90974a180f2fa33c4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c477a063b4efa90974a180f2fa33c4d"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a1c477a063b4efa90974a180f2fa33c4d">UOTGHS_DEVEPTISR</a> [10]</td></tr>
<tr class="memdesc:a1c477a063b4efa90974a180f2fa33c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x130) Device Endpoint Status Register (n = 0) <br /></td></tr>
<tr class="separator:a1c477a063b4efa90974a180f2fa33c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e3c873af42725f04d7794be80979e97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e3c873af42725f04d7794be80979e97"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [2]</td></tr>
<tr class="separator:a7e3c873af42725f04d7794be80979e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6461bf68a3f1596109c52fd72a177922"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6461bf68a3f1596109c52fd72a177922"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a6461bf68a3f1596109c52fd72a177922">UOTGHS_DEVEPTICR</a> [10]</td></tr>
<tr class="memdesc:a6461bf68a3f1596109c52fd72a177922"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x160) Device Endpoint Clear Register (n = 0) <br /></td></tr>
<tr class="separator:a6461bf68a3f1596109c52fd72a177922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8b4b4f35a227296a62c21724bf172c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa8b4b4f35a227296a62c21724bf172c"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [2]</td></tr>
<tr class="separator:aaa8b4b4f35a227296a62c21724bf172c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e0dbcaed9da5cb33e12fc7ac247be9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5e0dbcaed9da5cb33e12fc7ac247be9"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#af5e0dbcaed9da5cb33e12fc7ac247be9">UOTGHS_DEVEPTIFR</a> [10]</td></tr>
<tr class="memdesc:af5e0dbcaed9da5cb33e12fc7ac247be9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x190) Device Endpoint Set Register (n = 0) <br /></td></tr>
<tr class="separator:af5e0dbcaed9da5cb33e12fc7ac247be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895ee11a13edfafc89a3db4fe6316d3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a895ee11a13edfafc89a3db4fe6316d3f"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [2]</td></tr>
<tr class="separator:a895ee11a13edfafc89a3db4fe6316d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a915940361060b2eca285eb987f6d7571"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a915940361060b2eca285eb987f6d7571"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a915940361060b2eca285eb987f6d7571">UOTGHS_DEVEPTIMR</a> [10]</td></tr>
<tr class="memdesc:a915940361060b2eca285eb987f6d7571"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x1C0) Device Endpoint Mask Register (n = 0) <br /></td></tr>
<tr class="separator:a915940361060b2eca285eb987f6d7571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c2c0f9b31eee5cba416f506b1ee9d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40c2c0f9b31eee5cba416f506b1ee9d5"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [2]</td></tr>
<tr class="separator:a40c2c0f9b31eee5cba416f506b1ee9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01535a37a0f7819399f642869da557d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01535a37a0f7819399f642869da557d0"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a01535a37a0f7819399f642869da557d0">UOTGHS_DEVEPTIER</a> [10]</td></tr>
<tr class="memdesc:a01535a37a0f7819399f642869da557d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x1F0) Device Endpoint Enable Register (n = 0) <br /></td></tr>
<tr class="separator:a01535a37a0f7819399f642869da557d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54af1a20ae7480b60f9a49c7dec7c668"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54af1a20ae7480b60f9a49c7dec7c668"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [2]</td></tr>
<tr class="separator:a54af1a20ae7480b60f9a49c7dec7c668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a6be076b27d3b009bc5d680077c546"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30a6be076b27d3b009bc5d680077c546"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a30a6be076b27d3b009bc5d680077c546">UOTGHS_DEVEPTIDR</a> [10]</td></tr>
<tr class="memdesc:a30a6be076b27d3b009bc5d680077c546"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x220) Device Endpoint Disable Register (n = 0) <br /></td></tr>
<tr class="separator:a30a6be076b27d3b009bc5d680077c546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28b73a0b885b0b87f673e75f4e4a250c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28b73a0b885b0b87f673e75f4e4a250c"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved8</b> [50]</td></tr>
<tr class="separator:a28b73a0b885b0b87f673e75f4e4a250c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2825cb370ef93ff6a5692016d32b15d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2825cb370ef93ff6a5692016d32b15d6"></a>
<a class="el" href="a00180.html">UotghsDevdma</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a2825cb370ef93ff6a5692016d32b15d6">UOTGHS_DEVDMA</a> [<a class="el" href="a01634.html#gafe17bdd9f434fb6094cae1424ac9fade">UOTGHSDEVDMA_NUMBER</a>]</td></tr>
<tr class="memdesc:a2825cb370ef93ff6a5692016d32b15d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x310) n = 1 .. 7 <br /></td></tr>
<tr class="separator:a2825cb370ef93ff6a5692016d32b15d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2640c829beea29551999bb160f25d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad2640c829beea29551999bb160f25d5"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved9</b> [32]</td></tr>
<tr class="separator:aad2640c829beea29551999bb160f25d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab614d71c1d1600a80ddb4ea016b34caa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab614d71c1d1600a80ddb4ea016b34caa"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#ab614d71c1d1600a80ddb4ea016b34caa">UOTGHS_HSTCTRL</a></td></tr>
<tr class="memdesc:ab614d71c1d1600a80ddb4ea016b34caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0400) Host General Control Register <br /></td></tr>
<tr class="separator:ab614d71c1d1600a80ddb4ea016b34caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae478225cee736719a59ff4d4bf61733e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae478225cee736719a59ff4d4bf61733e"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#ae478225cee736719a59ff4d4bf61733e">UOTGHS_HSTISR</a></td></tr>
<tr class="memdesc:ae478225cee736719a59ff4d4bf61733e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0404) Host Global Interrupt Status Register <br /></td></tr>
<tr class="separator:ae478225cee736719a59ff4d4bf61733e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2066109809e7d3461c07d1e1283cda9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2066109809e7d3461c07d1e1283cda9"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#af2066109809e7d3461c07d1e1283cda9">UOTGHS_HSTICR</a></td></tr>
<tr class="memdesc:af2066109809e7d3461c07d1e1283cda9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0408) Host Global Interrupt Clear Register <br /></td></tr>
<tr class="separator:af2066109809e7d3461c07d1e1283cda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba0688f165bc423875ee221a33525be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ba0688f165bc423875ee221a33525be"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a2ba0688f165bc423875ee221a33525be">UOTGHS_HSTIFR</a></td></tr>
<tr class="memdesc:a2ba0688f165bc423875ee221a33525be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x040C) Host Global Interrupt Set Register <br /></td></tr>
<tr class="separator:a2ba0688f165bc423875ee221a33525be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f219f9f2802dc1aa74cc6f40c4fff7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98f219f9f2802dc1aa74cc6f40c4fff7"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a98f219f9f2802dc1aa74cc6f40c4fff7">UOTGHS_HSTIMR</a></td></tr>
<tr class="memdesc:a98f219f9f2802dc1aa74cc6f40c4fff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0410) Host Global Interrupt Mask Register <br /></td></tr>
<tr class="separator:a98f219f9f2802dc1aa74cc6f40c4fff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace011e9bbcf0c93b7b4e2e9ac5028641"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace011e9bbcf0c93b7b4e2e9ac5028641"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#ace011e9bbcf0c93b7b4e2e9ac5028641">UOTGHS_HSTIDR</a></td></tr>
<tr class="memdesc:ace011e9bbcf0c93b7b4e2e9ac5028641"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0414) Host Global Interrupt Disable Register <br /></td></tr>
<tr class="separator:ace011e9bbcf0c93b7b4e2e9ac5028641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b68eb380cf794cfa9268d4639bab142"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b68eb380cf794cfa9268d4639bab142"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a6b68eb380cf794cfa9268d4639bab142">UOTGHS_HSTIER</a></td></tr>
<tr class="memdesc:a6b68eb380cf794cfa9268d4639bab142"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0418) Host Global Interrupt Enable Register <br /></td></tr>
<tr class="separator:a6b68eb380cf794cfa9268d4639bab142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b0dd83dd637a832a0573f4c0f9866b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b0dd83dd637a832a0573f4c0f9866b7"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a3b0dd83dd637a832a0573f4c0f9866b7">UOTGHS_HSTPIP</a></td></tr>
<tr class="memdesc:a3b0dd83dd637a832a0573f4c0f9866b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0041C) Host Pipe Register <br /></td></tr>
<tr class="separator:a3b0dd83dd637a832a0573f4c0f9866b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc08ba8de5edb621bbae41bd1d5dcf1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fc08ba8de5edb621bbae41bd1d5dcf1"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a6fc08ba8de5edb621bbae41bd1d5dcf1">UOTGHS_HSTFNUM</a></td></tr>
<tr class="memdesc:a6fc08ba8de5edb621bbae41bd1d5dcf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0420) Host Frame Number Register <br /></td></tr>
<tr class="separator:a6fc08ba8de5edb621bbae41bd1d5dcf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b2fcd7ee10d0194c9725ccd226506b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9b2fcd7ee10d0194c9725ccd226506b"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#ad9b2fcd7ee10d0194c9725ccd226506b">UOTGHS_HSTADDR1</a></td></tr>
<tr class="memdesc:ad9b2fcd7ee10d0194c9725ccd226506b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0424) Host Address 1 Register <br /></td></tr>
<tr class="separator:ad9b2fcd7ee10d0194c9725ccd226506b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4c2161c70b01cb7ed2ee1afc0a3e1db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4c2161c70b01cb7ed2ee1afc0a3e1db"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#ad4c2161c70b01cb7ed2ee1afc0a3e1db">UOTGHS_HSTADDR2</a></td></tr>
<tr class="memdesc:ad4c2161c70b01cb7ed2ee1afc0a3e1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0428) Host Address 2 Register <br /></td></tr>
<tr class="separator:ad4c2161c70b01cb7ed2ee1afc0a3e1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26fe8461fd868309ac3c5179c12f2a58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26fe8461fd868309ac3c5179c12f2a58"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a26fe8461fd868309ac3c5179c12f2a58">UOTGHS_HSTADDR3</a></td></tr>
<tr class="memdesc:a26fe8461fd868309ac3c5179c12f2a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x042C) Host Address 3 Register <br /></td></tr>
<tr class="separator:a26fe8461fd868309ac3c5179c12f2a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4c80d4eeac84450de74599ee069ef5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c4c80d4eeac84450de74599ee069ef5"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved10</b> [52]</td></tr>
<tr class="separator:a4c4c80d4eeac84450de74599ee069ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c7ffb32ab13aa2dec698129d2570a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7c7ffb32ab13aa2dec698129d2570a8"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#ac7c7ffb32ab13aa2dec698129d2570a8">UOTGHS_HSTPIPCFG</a> [10]</td></tr>
<tr class="memdesc:ac7c7ffb32ab13aa2dec698129d2570a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x500) Host Pipe Configuration Register (n = 0) <br /></td></tr>
<tr class="separator:ac7c7ffb32ab13aa2dec698129d2570a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc9bad72d6e838df8ab4bd84f3788b84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc9bad72d6e838df8ab4bd84f3788b84"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved11</b> [2]</td></tr>
<tr class="separator:abc9bad72d6e838df8ab4bd84f3788b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7de266e1fa0952e71cc04162a312fc80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7de266e1fa0952e71cc04162a312fc80"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a7de266e1fa0952e71cc04162a312fc80">UOTGHS_HSTPIPISR</a> [10]</td></tr>
<tr class="memdesc:a7de266e1fa0952e71cc04162a312fc80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x530) Host Pipe Status Register (n = 0) <br /></td></tr>
<tr class="separator:a7de266e1fa0952e71cc04162a312fc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f2637d940667761861a4818c252f6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1f2637d940667761861a4818c252f6a"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved12</b> [2]</td></tr>
<tr class="separator:aa1f2637d940667761861a4818c252f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0bd2c72c0cec559daf012b9e339b9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d0bd2c72c0cec559daf012b9e339b9d"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a3d0bd2c72c0cec559daf012b9e339b9d">UOTGHS_HSTPIPICR</a> [10]</td></tr>
<tr class="memdesc:a3d0bd2c72c0cec559daf012b9e339b9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x560) Host Pipe Clear Register (n = 0) <br /></td></tr>
<tr class="separator:a3d0bd2c72c0cec559daf012b9e339b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4730f422067d13500985ae65211676"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c4730f422067d13500985ae65211676"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved13</b> [2]</td></tr>
<tr class="separator:a9c4730f422067d13500985ae65211676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb6ba0b3ec8bf030dca6a72b27a34fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cb6ba0b3ec8bf030dca6a72b27a34fe"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a9cb6ba0b3ec8bf030dca6a72b27a34fe">UOTGHS_HSTPIPIFR</a> [10]</td></tr>
<tr class="memdesc:a9cb6ba0b3ec8bf030dca6a72b27a34fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x590) Host Pipe Set Register (n = 0) <br /></td></tr>
<tr class="separator:a9cb6ba0b3ec8bf030dca6a72b27a34fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf5d34932d9890e8c4c922e36ffc6959"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf5d34932d9890e8c4c922e36ffc6959"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved14</b> [2]</td></tr>
<tr class="separator:abf5d34932d9890e8c4c922e36ffc6959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed2554e4553295fb6eee6a8401662ce6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed2554e4553295fb6eee6a8401662ce6"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#aed2554e4553295fb6eee6a8401662ce6">UOTGHS_HSTPIPIMR</a> [10]</td></tr>
<tr class="memdesc:aed2554e4553295fb6eee6a8401662ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x5C0) Host Pipe Mask Register (n = 0) <br /></td></tr>
<tr class="separator:aed2554e4553295fb6eee6a8401662ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8a0b8bba97615c83f03e2d34e0e82c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade8a0b8bba97615c83f03e2d34e0e82c"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved15</b> [2]</td></tr>
<tr class="separator:ade8a0b8bba97615c83f03e2d34e0e82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90616a586d1beb98d2c163aa1b91a69e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90616a586d1beb98d2c163aa1b91a69e"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a90616a586d1beb98d2c163aa1b91a69e">UOTGHS_HSTPIPIER</a> [10]</td></tr>
<tr class="memdesc:a90616a586d1beb98d2c163aa1b91a69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x5F0) Host Pipe Enable Register (n = 0) <br /></td></tr>
<tr class="separator:a90616a586d1beb98d2c163aa1b91a69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a680193d4ef1bc71e65a5f86919e96c9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a680193d4ef1bc71e65a5f86919e96c9f"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved16</b> [2]</td></tr>
<tr class="separator:a680193d4ef1bc71e65a5f86919e96c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c079eddc9e25f3cfc9fcf6c2454099"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8c079eddc9e25f3cfc9fcf6c2454099"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#ac8c079eddc9e25f3cfc9fcf6c2454099">UOTGHS_HSTPIPIDR</a> [10]</td></tr>
<tr class="memdesc:ac8c079eddc9e25f3cfc9fcf6c2454099"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x620) Host Pipe Disable Register (n = 0) <br /></td></tr>
<tr class="separator:ac8c079eddc9e25f3cfc9fcf6c2454099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace9409450328ad3df6da9c514198fe0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aace9409450328ad3df6da9c514198fe0"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved17</b> [2]</td></tr>
<tr class="separator:aace9409450328ad3df6da9c514198fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc92f75e4d3fa8cf9ff13d805b2be86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbc92f75e4d3fa8cf9ff13d805b2be86"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#afbc92f75e4d3fa8cf9ff13d805b2be86">UOTGHS_HSTPIPINRQ</a> [10]</td></tr>
<tr class="memdesc:afbc92f75e4d3fa8cf9ff13d805b2be86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x650) Host Pipe IN Request Register (n = 0) <br /></td></tr>
<tr class="separator:afbc92f75e4d3fa8cf9ff13d805b2be86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a837ee1cf55e005baf534055a4f3c99db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a837ee1cf55e005baf534055a4f3c99db"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved18</b> [2]</td></tr>
<tr class="separator:a837ee1cf55e005baf534055a4f3c99db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3956a5381da8607f3df0bce46b24f5bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3956a5381da8607f3df0bce46b24f5bb"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a3956a5381da8607f3df0bce46b24f5bb">UOTGHS_HSTPIPERR</a> [10]</td></tr>
<tr class="memdesc:a3956a5381da8607f3df0bce46b24f5bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x680) Host Pipe Error Register (n = 0) <br /></td></tr>
<tr class="separator:a3956a5381da8607f3df0bce46b24f5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f09199fdd93f567d692f19efb71af3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1f09199fdd93f567d692f19efb71af3"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved19</b> [26]</td></tr>
<tr class="separator:aa1f09199fdd93f567d692f19efb71af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32a2283701ddeff3cd6fa18c6a184c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad32a2283701ddeff3cd6fa18c6a184c7"></a>
<a class="el" href="a00181.html">UotghsHstdma</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#ad32a2283701ddeff3cd6fa18c6a184c7">UOTGHS_HSTDMA</a> [UOTGHSHSTDMA_NUMBER]</td></tr>
<tr class="memdesc:ad32a2283701ddeff3cd6fa18c6a184c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x710) n = 1 .. 7 <br /></td></tr>
<tr class="separator:ad32a2283701ddeff3cd6fa18c6a184c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae44cf8b1dcaceeefea7b828fe6707d3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae44cf8b1dcaceeefea7b828fe6707d3f"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved20</b> [32]</td></tr>
<tr class="separator:ae44cf8b1dcaceeefea7b828fe6707d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98b023d1c68e18b3073e5f5d75088ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad98b023d1c68e18b3073e5f5d75088ec"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#ad98b023d1c68e18b3073e5f5d75088ec">UOTGHS_CTRL</a></td></tr>
<tr class="memdesc:ad98b023d1c68e18b3073e5f5d75088ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0800) General Control Register <br /></td></tr>
<tr class="separator:ad98b023d1c68e18b3073e5f5d75088ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad343dc61c25d67d46616f1f5124564ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad343dc61c25d67d46616f1f5124564ca"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#ad343dc61c25d67d46616f1f5124564ca">UOTGHS_SR</a></td></tr>
<tr class="memdesc:ad343dc61c25d67d46616f1f5124564ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0804) General Status Register <br /></td></tr>
<tr class="separator:ad343dc61c25d67d46616f1f5124564ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5bfd1c1b457415562e26224d679391e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5bfd1c1b457415562e26224d679391e"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#aa5bfd1c1b457415562e26224d679391e">UOTGHS_SCR</a></td></tr>
<tr class="memdesc:aa5bfd1c1b457415562e26224d679391e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x0808) General Status Clear Register <br /></td></tr>
<tr class="separator:aa5bfd1c1b457415562e26224d679391e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14523fac73524e1e1804c406f0d2c9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae14523fac73524e1e1804c406f0d2c9f"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#ae14523fac73524e1e1804c406f0d2c9f">UOTGHS_SFR</a></td></tr>
<tr class="memdesc:ae14523fac73524e1e1804c406f0d2c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x080C) General Status Set Register <br /></td></tr>
<tr class="separator:ae14523fac73524e1e1804c406f0d2c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050b7b81f6c84c79df270fa1711007e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a050b7b81f6c84c79df270fa1711007e0"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved21</b> [7]</td></tr>
<tr class="separator:a050b7b81f6c84c79df270fa1711007e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca104b0c9ee6a7ba0bfdc725fb88aa3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ca104b0c9ee6a7ba0bfdc725fb88aa3"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00179.html#a9ca104b0c9ee6a7ba0bfdc725fb88aa3">UOTGHS_FSM</a></td></tr>
<tr class="memdesc:a9ca104b0c9ee6a7ba0bfdc725fb88aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00179.html">Uotghs</a> Offset: 0x082C) General Finite State Machine Register <br /></td></tr>
<tr class="separator:a9ca104b0c9ee6a7ba0bfdc725fb88aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/CMSIS/Device/ATMEL/sam3xa/include/component/<a class="el" href="a00927_source.html">component_uotghs.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="a00179.html">Uotghs</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
