<annotationInfo>
<item  id="34" filename="ex4struct.c" linenumber="16" name="add_ln16" contextFuncName="ex4" moduleName="ex4" rtlName="add_ln16_fu_99_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="35" filename="ex4struct.c" linenumber="16" name="add_ln16_1" contextFuncName="ex4" moduleName="ex4" rtlName="add_ln16_1_fu_105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="36" filename="ex4struct.c" linenumber="16" name="add_ln16_2" contextFuncName="ex4" moduleName="ex4" rtlName="add_ln16_2_fu_111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="37" filename="ex4struct.c" linenumber="16" name="add_ln16_3" contextFuncName="ex4" moduleName="ex4" rtlName="add_ln16_3_fu_117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="38" filename="ex4struct.c" linenumber="16" name="add_ln16_4" contextFuncName="ex4" moduleName="ex4" rtlName="add_ln16_4_fu_123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="39" filename="ex4struct.c" linenumber="16" name="add_ln16_5" contextFuncName="ex4" moduleName="ex4" rtlName="add_ln16_5_fu_129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="40" filename="ex4struct.c" linenumber="16" name="add_ln16_6" contextFuncName="ex4" moduleName="ex4" rtlName="add_ln16_6_fu_135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="41" filename="ex4struct.c" linenumber="16" name="add_ln16_7" contextFuncName="ex4" moduleName="ex4" rtlName="add_ln16_7_fu_141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="42" filename="ex4struct.c" linenumber="16" name="acc" contextFuncName="ex4" moduleName="ex4" rtlName="B" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
</annotationInfo>
