Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/naiithink/in-Sync/WD/ISE_DS/CS131-LAB/LAB06_02_LAB06_02_sch_tb_isim_beh.exe -prj /home/naiithink/in-Sync/WD/ISE_DS/CS131-LAB/LAB06_02_LAB06_02_sch_tb_beh.prj work.LAB06_02_LAB06_02_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/naiithink/in-Sync/WD/ISE_DS/CS131-LAB/LAB06_02.vf" into library work
Analyzing Verilog file "/home/naiithink/in-Sync/WD/ISE_DS/CS131-LAB/../../../Files/ISE_DS/CS131-LAB/Sources/LAB06_02_VeriTest.v" into library work
Analyzing Verilog file "/home/naiithink/in-Sync/WD/ISE_DS/CS131-LAB/LAB05.vf" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82944 KB
Fuse CPU Usage: 1140 ms
Compiling module AND2
Compiling module XOR2
Compiling module OR2
Compiling module VCC
Compiling module GND
Compiling module LAB06_02
Compiling module LAB06_02_LAB06_02_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable /home/naiithink/in-Sync/WD/ISE_DS/CS131-LAB/LAB06_02_LAB06_02_sch_tb_isim_beh.exe
Fuse Memory Usage: 1167428 KB
Fuse CPU Usage: 1140 ms
GCC CPU Usage: 560 ms
