#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan 12 09:25:29 2024
# Process ID: 9560
# Current directory: E:/Verilog_Module/IP/Uart_RX_Core_V1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10732 E:\Verilog_Module\IP\Uart_RX_Core_V1_1\tmp_edit_project.xpr
# Log file: E:/Verilog_Module/IP/Uart_RX_Core_V1_1/vivado.log
# Journal file: E:/Verilog_Module/IP/Uart_RX_Core_V1_1\vivado.jou
# Running On: LAPTOP-728FV7UV, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8446 MB
#-----------------------------------------------------------
start_gui
open_project E:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'e:/verilog_module/ip/uart_rx_core' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'E:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.ip_user_files'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Verilog_Module/IP/Uart_RX_Core/src/Ser2Par.v', nor could it be found using path 'e:/Verilog_Module/IP/Uart_RX_Core/src/Ser2Par.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Verilog_Module/IP/Uart_RX_Core/src/uart_bit_rx_module.v', nor could it be found using path 'e:/Verilog_Module/IP/Uart_RX_Core/src/uart_bit_rx_module.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Verilog_Module/IP/Uart_RX_Core/src/uart_reg_rx_module.v', nor could it be found using path 'e:/Verilog_Module/IP/Uart_RX_Core/src/uart_reg_rx_module.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Verilog_Module/IP/Uart_RX_Core/component.xml', nor could it be found using path 'e:/Verilog_Module/IP/Uart_RX_Core/component.xml'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Verilog_Module/IP/Uart_RX_Core/src/tb_uart_top_module.v', nor could it be found using path 'e:/Verilog_Module/IP/Uart_RX_Core/src/tb_uart_top_module.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'e:/verilog_module'.
File in use: e:/verilog_module/IP/uifdma/FDMA.xml
File ignored: e:/verilog_module/IP/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'e:/verilog_module'.
File in use: e:/verilog_module/IP/uifdma/FDMA_rtl.xml
File ignored: e:/verilog_module/IP/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/verilog_module'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/Verilog_Module/IP'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2098.805 ; gain = 186.355
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_files -from_files E:/Verilog_Module/IP/Uart_RX_Core_V1_1/component.xml -to_files E:/Verilog_Module/IP/Uart_RX_Core/component.xml -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/Verilog_Module/IP/Uart_RX_Core/component.xml' with file 'E:/Verilog_Module/IP/Uart_RX_Core_V1_1/component.xml'.
ipx::open_ipxact_file {E:\Verilog_Module\IP\Uart_RX_Core_V1_1\component.xml}
update_files -from_files E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/Ser2Par.v -to_files E:/Verilog_Module/IP/Uart_RX_Core/src/Ser2Par.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/Verilog_Module/IP/Uart_RX_Core/src/Ser2Par.v' with file 'E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/Ser2Par.v'.
update_compile_order -fileset sources_1
update_files -from_files E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v -to_files E:/Verilog_Module/IP/Uart_RX_Core/src/uart_bit_rx_module.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/Verilog_Module/IP/Uart_RX_Core/src/uart_bit_rx_module.v' with file 'E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v'.
update_compile_order -fileset sources_1
update_files -from_files E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v -to_files E:/Verilog_Module/IP/Uart_RX_Core/src/uart_reg_rx_module.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/Verilog_Module/IP/Uart_RX_Core/src/uart_reg_rx_module.v' with file 'E:/Verilog_Module/IP/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v'.
update_compile_order -fileset sources_1
ipx::remove_file ../../Simulation.srcs/sources_1/Core/Ser2Par.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../Simulation.srcs/sources_1/Core/UART/core/uart_bit_rx_module.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../Simulation.srcs/sources_1/Core/UART/reg/uart_reg_rx_module.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::remove_file ../../Simulation.srcs/sources_1/Core/Ser2Par.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../Simulation.srcs/sources_1/Core/UART/core/uart_bit_rx_module.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../Simulation.srcs/sources_1/Core/UART/reg/uart_reg_rx_module.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file ../../Simulation.srcs/sim_1/new/tb_uart_top_module.v [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'e:/verilog_module'.
File in use: e:/verilog_module/IP/uifdma/FDMA.xml
File ignored: e:/verilog_module/IP/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'e:/verilog_module'.
File in use: e:/verilog_module/IP/uifdma/FDMA_rtl.xml
File ignored: e:/verilog_module/IP/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/verilog_module'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 12 09:37:34 2024...
