<div align="center">

# Rawan Abdelkader
### **Electronics & Communications Engineer**
**E-JUST | Class of 2027**

<br />

<pre style="font-family:monospace; line-height:1.4; color:#00f000; background-color:#0d1117; padding:20px; border-radius:10px; text-align:left;">
clk     _|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_
rst_n   _______________________________________________________________________
        
R       _____|--R--|___________________________________________________________
a       ___________|--a--|_____________________________________________________
w       _________________|--w--|_______________________________________________
a       _______________________|--a--|_________________________________________
n       _____________________________|--n--|___________________________________
_       ___________________________________|-- --|_____________________________
A       _________________________________________|--A--|_______________________
b       _______________________________________________|--b--|_________________
d       _____________________________________________________|--d--|___________
e       ___________________________________________________________|--e--|_____
l       _________________________________________________________________|--l--|
k       _______________________________________________________________________|--k--|...
        
<b>data_out</b> <font color="#58a6ff">==< RAWAN ABDELKADER >===============================================</font>
</pre>

[![Analog Devices](https://img.shields.io/badge/Analog%20Devices-FF0000?logo=analogdevices&logoColor=white&style=for-the-badge)](https://www.analog.com/)
[![E-JUST](https://img.shields.io/badge/E--JUST-004080?logo=education&logoColor=white&style=for-the-badge)](https://www.ejust.edu.eg/)

---

</div>

### üõ†Ô∏è Verification Stack 
`UVM` ‚Ä¢ `cocotb` ‚Ä¢ `QuestaSim` ‚Ä¢ `Python TB automation` ‚Ä¢ `Constrained-random stimulus`

---

### `floorplan.cfg` ‚Äî Technical Focus

| Domain                | Implementation Focus                                                 |
|-----------------------|----------------------------------------------------------------------|
| **RTL Design** | Pipelined datapaths ‚Ä¢ Booth-encoded multipliers ‚Ä¢ HW Accelerators (ML) |
| **Verification** | UVM environments ‚Ä¢ Scoreboards with C++ golden models ‚Ä¢ Coverage closure |
| **HW Acceleration** | Systolic arrays ‚Ä¢ MAC units ‚Ä¢ PPA optimization for ML inference      |
| **Flow** | Vivado ‚Ä¢ Quartus Prime ‚Ä¢ Linux CLI ‚Ä¢ Timing analysis                 |

---

### `git log --oneline -5` ‚Äî Recent Activity

```text
a1b2c3d feat: UVM scoreboard for signed multiplier DUT (100% coverage)
e4f5g6h perf: 23% latency reduction in 4-stage MAC pipeline via forwarding
i7j8k9l docs: Verification plan for ML accelerator core (conv kernels)
m0n1o2p fix:  resolved metastability in async FIFO handshake logic
q3r4s5t init: cocotb regression framework (40% TB dev time reduction)
