#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Apr 28 17:30:15 2023
# Process ID: 32500
# Current directory: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32528 G:\projects\lab6\radio_periph_lab\radio_periph_lab\vivado\radio_periph_lab.xpr
# Log file: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/vivado.log
# Journal file: G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado\vivado.jou
# Running On: DESKTOP-1K6AF7C, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 34088 MB
#-----------------------------------------------------------
start_gui
open_project G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.xpr
update_compile_order -fileset sources_1
open_bd_design {G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name full_radio_v1_0_project -directory G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.tmp/full_radio_v1_0_project g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
set_property file_type {VHDL 2008} [get_files  g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo/full_radio/hdl/full_radio_v1_0_S00_AXI.vhd]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {g:\projects\lab6\radio_periph_lab\radio_periph_lab\ip_repo\full_radio\jhu.edu_user_full_radio_1.0.zip} [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {g:\projects\lab6\radio_periph_lab\radio_periph_lab\ip_repo\full_radio\jhu.edu_user_full_radio_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path g:/projects/lab6/radio_periph_lab/radio_periph_lab/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv jhu.edu:user:full_radio:1.0 [get_ips  design_1_full_radio_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_full_radio_0_0] -no_script -sync -force -quiet
generate_target all [get_files  G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_full_radio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_system_ila_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_1] }
export_ip_user_files -of_objects [get_files G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_0_synth_1 design_1_full_radio_0_0_synth_1 -jobs 6
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_full_radio_0_0_synth_1
export_simulation -of_objects [get_files G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=G:/projects/lab6/radio_periph_lab/radio_periph_lab/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.channels {2}] [get_bd_cells lowlevel_dac_intfc_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_lowlevel_dac_intfc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
