# verilog files
*.vcd
*.vvp
rtl/*.out
old_testbench/*.out
# mem dump and hex
mem