#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 15:49:31 2020
# Process ID: 13580
# Current directory: C:/eFPGA/7_6_VERDER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1960 C:\eFPGA\7_6_VERDER\7_6_VERDER.xpr
# Log file: C:/eFPGA/7_6_VERDER/vivado.log
# Journal file: C:/eFPGA/7_6_VERDER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/7_6_VERDER/7_6_VERDER.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_bd_design "design_1"
Wrote  : <C:\eFPGA\7_6_VERDER\7_6_VERDER.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 980.301 ; gain = 55.012
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {3}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/GPIO_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property name GPIO [get_bd_intf_ports GPIO_0_0]
make_wrapper -files [get_files C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <C:\eFPGA\7_6_VERDER\7_6_VERDER.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -jobs 24
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\eFPGA\7_6_VERDER\7_6_VERDER.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jun  1 16:07:37 2020] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/eFPGA/7_6_VERDER/7_6_VERDER.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: C:/eFPGA/7_6_VERDER/7_6_VERDER.runs/synth_1/runme.log
[Mon Jun  1 16:07:37 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/7_6_VERDER/7_6_VERDER.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1311.160 ; gain = 63.898
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1485.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.229 . Memory (MB): peak = 2077.891 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.230 . Memory (MB): peak = 2077.891 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2244.629 ; gain = 857.434
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_tri_io[2]} {GPIO_tri_io[1]} {GPIO_tri_io[0]}]]
place_ports {GPIO_tri_io[0]} L15
place_ports {GPIO_tri_io[1]} E12
place_ports {GPIO_tri_io[2]} E13
file mkdir C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/constrs_1/new
close [ open C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/constrs_1/new/XDC.xdc w ]
add_files -fileset constrs_1 C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/constrs_1/new/XDC.xdc
set_property target_constrs_file C:/eFPGA/7_6_VERDER/7_6_VERDER.srcs/constrs_1/new/XDC.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 16:15:55 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/7_6_VERDER/7_6_VERDER.runs/synth_1/runme.log
[Mon Jun  1 16:15:55 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/7_6_VERDER/7_6_VERDER.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/eFPGA/7_6_VERDER/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2321.996 ; gain = 16.031
