// Seed: 179393825
module module_0 (
    output logic id_0,
    output wand id_1,
    input id_2,
    output id_3,
    output id_4
);
  logic id_5 = id_2;
  assign id_0 = id_5;
  always @(1) begin
    if (1 == id_2) begin
      id_0 = 1;
    end
  end
  assign #1 id_1[1] = id_2;
  assign id_5 = 1;
endmodule
