% !TEX root = ../main.tex

\begin{abstract}
  本文内容是一种在CMOS图像传感器(CIS)的片内进行深度学习图像推理运算的专用SoC的设计和建模。
  这种在CIS芯片片内进行深度学习神经网络推理的方案与传统的CPU、GPU等通用GPP对CSI-TX接口输出的视频流进行推理的做法相比，在存储性能和计算性能上具有优势。
  与业内常见的专用深度学习加速芯片相比，在CIS片内的设计能够带来带宽上的优势，同时也可以利用片内数据通路的流水线特性，设计专用的脉动阵列来提高运算速度。
  同时，本文还基于SystemC语言进行建模。
  该C模型充分描述了芯片的顶层逻辑行为，并且实现了深度学习加速器的核心算法。
  为了提高项目的质量，提早验证系统和算法的设计，对芯片进行系统级和算法级建模和验证变得非常重要。这也是本文中工作的意义所在。

  % 问题提出
  % 解决方法与讨论
  % 结果

\end{abstract}

\begin{abstract*}
The content of this paper is the design and modeling of a special SOC for deep learning image reasoning in the chip of CMOS image sensor (CIS).
This scheme of deep learning neural network reasoning in cis chip has advantages in storage performance and computing performance compared with the traditional method of reasoning the video stream output by csi-tx interface by general GPPS such as CPU and GPU.
Compared with the common dedicated deep learning acceleration chip in the industry, the design in cis chip can bring the advantage of bandwidth. At the same time, it can also use the pipeline characteristics of on-chip data path to design a dedicated pulsating array to improve the operation speed.
At the same time, this paper also models based on SystemC language.
The C model fully describes the top-level logic behavior of the chip, and implements the core algorithm of the deep learning accelerator.
In order to improve the quality of the project and verify the design of system and algorithm in advance, it is very important to model and verify the chip at system level and algorithm level. This is also the significance of the work in this paper.
\end{abstract*}
