<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MSR_CORE2_IA32_MISC_ENABLE_REGISTER Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSR_CORE2_IA32_MISC_ENABLE_REGISTER Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac8c08fce7818b4283e6f805adba3fb9e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a448043133e68768dc803dfbd8e179877"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#aba9cc97fa709d6b14b2e5cd302f28e25">FastStrings</a>:1</td></tr>
<tr class="separator:a448043133e68768dc803dfbd8e179877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e756e3c50f89ffdd66c8777a54744a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a16f9aebbc12a7daedd9822cb94f0fbe2">Reserved1</a>:2</td></tr>
<tr class="separator:a59e756e3c50f89ffdd66c8777a54744a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732aa74b215ef10234bd800232a443f1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a3e123cf861f73103272fade3e009f09d">AutomaticThermalControlCircuit</a>:1</td></tr>
<tr class="separator:a732aa74b215ef10234bd800232a443f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6c0bde91606c865dc26fba1fa15dc4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a875f96f4274fd2d3d8c3864f84c9d946">Reserved2</a>:3</td></tr>
<tr class="separator:a5e6c0bde91606c865dc26fba1fa15dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4767fc08ac49ec243f7174510eab07bd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ade354c4af5cd8710a110145771624b22">PerformanceMonitoring</a>:1</td></tr>
<tr class="separator:a4767fc08ac49ec243f7174510eab07bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb469d2369bc172722ad2c53e42167d1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#afd238ebf080f14f092146676eae6e579">Reserved3</a>:1</td></tr>
<tr class="separator:adb469d2369bc172722ad2c53e42167d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb11fa1d6a99e4efec3b01dea5796ca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#acb523a70bf16659bfe694b3c1f087fbd">HardwarePrefetcherDisable</a>:1</td></tr>
<tr class="separator:a9fb11fa1d6a99e4efec3b01dea5796ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be979d1a7f5c977e5077de6c93df60f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a82512ecf5e511f1ba3714c248fd56e37">FERR</a>:1</td></tr>
<tr class="separator:a9be979d1a7f5c977e5077de6c93df60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88676cf54df857d45e220b17b6a0ede3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ab89ea30529a354cee4197991e699ff15">BTS</a>:1</td></tr>
<tr class="separator:a88676cf54df857d45e220b17b6a0ede3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af356b98cf42e201392c5c1fefac094"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#aec59f331fb15731888f184174b763f50">PEBS</a>:1</td></tr>
<tr class="separator:a1af356b98cf42e201392c5c1fefac094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeabf75e60a925d013b061ba50df9b908"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a2de8124cdaacd29b1666a0efbb96d109">TM2</a>:1</td></tr>
<tr class="separator:aeabf75e60a925d013b061ba50df9b908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7783a58ce0867100d3f35255176fe040"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ab027de316b938756c6bcd3a6cf8a8bf9">Reserved4</a>:2</td></tr>
<tr class="separator:a7783a58ce0867100d3f35255176fe040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19407f3e062e97b68e59cc30dcd9b6c9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a9f914f00db512f5100e8494185a56a3a">EIST</a>:1</td></tr>
<tr class="separator:a19407f3e062e97b68e59cc30dcd9b6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a2fd25ed127b67853a4ef6e6b7f8ee"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a41f9326c52e32c79f342b75a0ed8092b">Reserved5</a>:1</td></tr>
<tr class="separator:a42a2fd25ed127b67853a4ef6e6b7f8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa578f9b1bda2d9c84e649681c3e626c0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a6e73e1bb2c4da464754aa8cffc81b0c1">MONITOR</a>:1</td></tr>
<tr class="separator:aa578f9b1bda2d9c84e649681c3e626c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac870f1a49c4bd5c416e7de71bd5a0664"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a3400758464c8106a3fb4923894aad192">AdjacentCacheLinePrefetchDisable</a>:1</td></tr>
<tr class="separator:ac870f1a49c4bd5c416e7de71bd5a0664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14110a50a7d54cbddd51f389753ed63"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ab24bcc95fe5a55784a1bd0936ea4b029">EISTLock</a>:1</td></tr>
<tr class="separator:ac14110a50a7d54cbddd51f389753ed63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37103f4300d9877cd2c72e1baaab5fce"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#acdc4bc13dba52ce2531fa43ed8d2a791">Reserved6</a>:1</td></tr>
<tr class="separator:a37103f4300d9877cd2c72e1baaab5fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9467e6e20bdb279afd87a9ed8d14c90e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ae5f1d641176995f90ae50b042c364c19">LimitCpuidMaxval</a>:1</td></tr>
<tr class="separator:a9467e6e20bdb279afd87a9ed8d14c90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a778274d6bde4b67964e1e5ee538746b1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a7f0b6770c6a06e19ae4ee8f47ebc925c">xTPR_Message_Disable</a>:1</td></tr>
<tr class="separator:a778274d6bde4b67964e1e5ee538746b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95bab5cf5c11eb5b7c1a9cc88312308b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a688e56cd8e1a6b97544853641d2cd427">Reserved7</a>:8</td></tr>
<tr class="separator:a95bab5cf5c11eb5b7c1a9cc88312308b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3af2f452c5ad5cc1d0ec8cfea134f6e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#af4c1911ad01c27dc79450b6a1f1db332">Reserved8</a>:2</td></tr>
<tr class="separator:ad3af2f452c5ad5cc1d0ec8cfea134f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a0d0c2663ef67030abd3f033d05807"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a42d9704a45deb7ce7185c4b71f9345be">XD</a>:1</td></tr>
<tr class="separator:a69a0d0c2663ef67030abd3f033d05807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02282a9925535a8bb2cd7327a2f93f77"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#acd039fe4770537c16393f155219630fb">Reserved9</a>:2</td></tr>
<tr class="separator:a02282a9925535a8bb2cd7327a2f93f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd8a2386d3293e936154ce39a47302ba"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#af2b3602610836016d21b6cacd9929619">DCUPrefetcherDisable</a>:1</td></tr>
<tr class="separator:abd8a2386d3293e936154ce39a47302ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fbe97c28ccdba5049b7cfaad3e4cb25"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ac0efdadf11e06e128c21976f845acd30">IDADisable</a>:1</td></tr>
<tr class="separator:a1fbe97c28ccdba5049b7cfaad3e4cb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadcfd1c1f47c9138367c3427a58cc203"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a59fdaaa17eeead0e7e6693d82c15a2b4">IPPrefetcherDisable</a>:1</td></tr>
<tr class="separator:aadcfd1c1f47c9138367c3427a58cc203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169ee377b559566d9d6a3b2343a98ec6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a41eb80573da055125b8758d8f2d42bdc">Reserved10</a>:24</td></tr>
<tr class="separator:a169ee377b559566d9d6a3b2343a98ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c08fce7818b4283e6f805adba3fb9e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ac8c08fce7818b4283e6f805adba3fb9e">Bits</a></td></tr>
<tr class="separator:ac8c08fce7818b4283e6f805adba3fb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f6f9af8ba8b2730555333903effe6ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a2f6f9af8ba8b2730555333903effe6ba">Uint64</a></td></tr>
<tr class="separator:a2f6f9af8ba8b2730555333903effe6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR information returned for MSR index <a class="el" href="_core2_msr_8h.html#a564dad4f5c7588de7ec06c66c35d14e1">MSR_CORE2_IA32_MISC_ENABLE</a> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a3400758464c8106a3fb4923894aad192"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::AdjacentCacheLinePrefetchDisable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 19] Shared. Adjacent Cache Line Prefetch Disable (R/W) When set to 1, the processor fetches the cache line that contains data currently required by the processor. When set to 0, the processor fetches cache lines that comprise a cache line pair (128 bytes). Single processor platforms should not set this bit. Server platforms should set or clear this bit based on platform performance observed in validation and testing. BIOS may contain a setup option that controls the setting of this bit. </p>

</div>
</div>
<a class="anchor" id="a3e123cf861f73103272fade3e009f09d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::AutomaticThermalControlCircuit</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 3] Unique. Automatic Thermal Control Circuit Enable (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="ac8c08fce7818b4283e6f805adba3fb9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MSR_CORE2_IA32_MISC_ENABLE_REGISTER::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="ab89ea30529a354cee4197991e699ff15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::BTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 11] Shared. Branch Trace Storage Unavailable (RO) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="af2b3602610836016d21b6cacd9929619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::DCUPrefetcherDisable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 37] Unique. DCU Prefetcher Disable (R/W) When set to 1, The DCU L1 data cache prefetcher is disabled. The default value after reset is 0. BIOS may write '1' to disable this feature. The DCU prefetcher is an L1 data cache prefetcher. When the DCU prefetcher detects multiple loads from the same line done within a time limit, the DCU prefetcher assumes the next line will be required. The next line is prefetched in to the L1 data cache from memory or L2. </p>

</div>
</div>
<a class="anchor" id="a9f914f00db512f5100e8494185a56a3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::EIST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 16] Shared. Enhanced Intel SpeedStep Technology Enable (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="ab24bcc95fe5a55784a1bd0936ea4b029"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::EISTLock</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 20] Shared. Enhanced Intel SpeedStep Technology Select Lock (R/WO) When set, this bit causes the following bits to become read-only: - Enhanced Intel SpeedStep Technology Select Lock (this bit), - Enhanced Intel SpeedStep Technology Enable bit. The bit must be set before an Enhanced Intel SpeedStep Technology transition is requested. This bit is cleared on reset. </p>

</div>
</div>
<a class="anchor" id="aba9cc97fa709d6b14b2e5cd302f28e25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::FastStrings</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 0] Fast-Strings Enable See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a82512ecf5e511f1ba3714c248fd56e37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::FERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 10] Shared. FERR# Multiplexing Enable (R/W) 1 = FERR# asserted by the processor to indicate a pending break event within the processor 0 = Indicates compatible FERR# signaling behavior This bit must be set to 1 to support XAPIC interrupt model usage. </p>

</div>
</div>
<a class="anchor" id="acb523a70bf16659bfe694b3c1f087fbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::HardwarePrefetcherDisable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 9] Hardware Prefetcher Disable (R/W) When set, disables the hardware prefetcher operation on streams of data. When clear (default), enables the prefetch queue. Disabling of the hardware prefetcher may impact processor performance. </p>

</div>
</div>
<a class="anchor" id="ac0efdadf11e06e128c21976f845acd30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::IDADisable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 38] Shared. IDA Disable (R/W) When set to 1 on processors that support IDA, the Intel Dynamic Acceleration feature (IDA) is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of IDA is enabled. Note: the power-on default value is used by BIOS to detect hardware support of IDA. If power-on default value is 1, IDA is available in the processor. If power-on default value is 0, IDA is not available. </p>

</div>
</div>
<a class="anchor" id="a59fdaaa17eeead0e7e6693d82c15a2b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::IPPrefetcherDisable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 39] Unique. IP Prefetcher Disable (R/W) When set to 1, The IP prefetcher is disabled. The default value after reset is 0. BIOS may write '1' to disable this feature. The IP prefetcher is an L1 data cache prefetcher. The IP prefetcher looks for sequential load history to determine whether to prefetch the next expected data into the L1 cache from memory or L2. </p>

</div>
</div>
<a class="anchor" id="ae5f1d641176995f90ae50b042c364c19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::LimitCpuidMaxval</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 22] Shared. Limit CPUID Maxval (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a6e73e1bb2c4da464754aa8cffc81b0c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::MONITOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 18] Shared. ENABLE MONITOR FSM (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="aec59f331fb15731888f184174b763f50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::PEBS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 12] Shared. Processor Event Based Sampling Unavailable (RO) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="ade354c4af5cd8710a110145771624b22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::PerformanceMonitoring</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 7] Shared. Performance Monitoring Available (R) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a16f9aebbc12a7daedd9822cb94f0fbe2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a41eb80573da055125b8758d8f2d42bdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::Reserved10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a875f96f4274fd2d3d8c3864f84c9d946"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd238ebf080f14f092146676eae6e579"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab027de316b938756c6bcd3a6cf8a8bf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a41f9326c52e32c79f342b75a0ed8092b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acdc4bc13dba52ce2531fa43ed8d2a791"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a688e56cd8e1a6b97544853641d2cd427"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af4c1911ad01c27dc79450b6a1f1db332"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::Reserved8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd039fe4770537c16393f155219630fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::Reserved9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2de8124cdaacd29b1666a0efbb96d109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::TM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 13] Shared. TM2 Enable (R/W) When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0. When this bit is clear (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermally managed state. The BIOS must enable this feature if the TM2 feature flag (CPUID.1:ECX[8]) is set; if the TM2 feature flag is not set, this feature is not supported and BIOS must not alter the contents of the TM2 bit location. The processor is operating out of specification if both this bit and the TM1 bit are set to 0. </p>

</div>
</div>
<a class="anchor" id="a2f6f9af8ba8b2730555333903effe6ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::Uint64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 64-bit value </p>

</div>
</div>
<a class="anchor" id="a42d9704a45deb7ce7185c4b71f9345be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::XD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 34] Unique. XD Bit Disable (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a7f0b6770c6a06e19ae4ee8f47ebc925c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_IA32_MISC_ENABLE_REGISTER::xTPR_Message_Disable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 23] Shared. xTPR Message Disable (R/W) See Table 2-2. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_m_s_r___c_o_r_e2___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_CORE2_IA32_MISC_ENABLE_REGISTER</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 03:51:11 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
