// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _input_load_HH_
#define _input_load_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mmcpy_inputpixel_m2b.h"
#include "copy_input2buf_row.h"
#include "YOLO2_FPGA_mac_mujbC.h"
#include "YOLO2_FPGA_mul_mukbM.h"
#include "YOLO2_FPGA_mac_mulbW.h"
#include "input_load_input_bkb.h"

namespace ap_rtl {

struct input_load : public sc_module {
    // Port declarations 219
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_input_r_AWVALID;
    sc_in< sc_logic > m_axi_input_r_AWREADY;
    sc_out< sc_lv<32> > m_axi_input_r_AWADDR;
    sc_out< sc_lv<1> > m_axi_input_r_AWID;
    sc_out< sc_lv<32> > m_axi_input_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_input_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_input_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_input_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_input_r_AWREGION;
    sc_out< sc_lv<1> > m_axi_input_r_AWUSER;
    sc_out< sc_logic > m_axi_input_r_WVALID;
    sc_in< sc_logic > m_axi_input_r_WREADY;
    sc_out< sc_lv<32> > m_axi_input_r_WDATA;
    sc_out< sc_lv<4> > m_axi_input_r_WSTRB;
    sc_out< sc_logic > m_axi_input_r_WLAST;
    sc_out< sc_lv<1> > m_axi_input_r_WID;
    sc_out< sc_lv<1> > m_axi_input_r_WUSER;
    sc_out< sc_logic > m_axi_input_r_ARVALID;
    sc_in< sc_logic > m_axi_input_r_ARREADY;
    sc_out< sc_lv<32> > m_axi_input_r_ARADDR;
    sc_out< sc_lv<1> > m_axi_input_r_ARID;
    sc_out< sc_lv<32> > m_axi_input_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_input_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_input_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_input_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_input_r_ARREGION;
    sc_out< sc_lv<1> > m_axi_input_r_ARUSER;
    sc_in< sc_logic > m_axi_input_r_RVALID;
    sc_out< sc_logic > m_axi_input_r_RREADY;
    sc_in< sc_lv<32> > m_axi_input_r_RDATA;
    sc_in< sc_logic > m_axi_input_r_RLAST;
    sc_in< sc_lv<1> > m_axi_input_r_RID;
    sc_in< sc_lv<1> > m_axi_input_r_RUSER;
    sc_in< sc_lv<2> > m_axi_input_r_RRESP;
    sc_in< sc_logic > m_axi_input_r_BVALID;
    sc_out< sc_logic > m_axi_input_r_BREADY;
    sc_in< sc_lv<2> > m_axi_input_r_BRESP;
    sc_in< sc_lv<1> > m_axi_input_r_BID;
    sc_in< sc_lv<1> > m_axi_input_r_BUSER;
    sc_in< sc_lv<30> > input_offset;
    sc_out< sc_logic > m_axi_input1_AWVALID;
    sc_in< sc_logic > m_axi_input1_AWREADY;
    sc_out< sc_lv<32> > m_axi_input1_AWADDR;
    sc_out< sc_lv<1> > m_axi_input1_AWID;
    sc_out< sc_lv<32> > m_axi_input1_AWLEN;
    sc_out< sc_lv<3> > m_axi_input1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input1_AWBURST;
    sc_out< sc_lv<2> > m_axi_input1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input1_AWPROT;
    sc_out< sc_lv<4> > m_axi_input1_AWQOS;
    sc_out< sc_lv<4> > m_axi_input1_AWREGION;
    sc_out< sc_lv<1> > m_axi_input1_AWUSER;
    sc_out< sc_logic > m_axi_input1_WVALID;
    sc_in< sc_logic > m_axi_input1_WREADY;
    sc_out< sc_lv<32> > m_axi_input1_WDATA;
    sc_out< sc_lv<4> > m_axi_input1_WSTRB;
    sc_out< sc_logic > m_axi_input1_WLAST;
    sc_out< sc_lv<1> > m_axi_input1_WID;
    sc_out< sc_lv<1> > m_axi_input1_WUSER;
    sc_out< sc_logic > m_axi_input1_ARVALID;
    sc_in< sc_logic > m_axi_input1_ARREADY;
    sc_out< sc_lv<32> > m_axi_input1_ARADDR;
    sc_out< sc_lv<1> > m_axi_input1_ARID;
    sc_out< sc_lv<32> > m_axi_input1_ARLEN;
    sc_out< sc_lv<3> > m_axi_input1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input1_ARBURST;
    sc_out< sc_lv<2> > m_axi_input1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input1_ARPROT;
    sc_out< sc_lv<4> > m_axi_input1_ARQOS;
    sc_out< sc_lv<4> > m_axi_input1_ARREGION;
    sc_out< sc_lv<1> > m_axi_input1_ARUSER;
    sc_in< sc_logic > m_axi_input1_RVALID;
    sc_out< sc_logic > m_axi_input1_RREADY;
    sc_in< sc_lv<32> > m_axi_input1_RDATA;
    sc_in< sc_logic > m_axi_input1_RLAST;
    sc_in< sc_lv<1> > m_axi_input1_RID;
    sc_in< sc_lv<1> > m_axi_input1_RUSER;
    sc_in< sc_lv<2> > m_axi_input1_RRESP;
    sc_in< sc_logic > m_axi_input1_BVALID;
    sc_out< sc_logic > m_axi_input1_BREADY;
    sc_in< sc_lv<2> > m_axi_input1_BRESP;
    sc_in< sc_lv<1> > m_axi_input1_BID;
    sc_in< sc_lv<1> > m_axi_input1_BUSER;
    sc_in< sc_lv<30> > input1_offset;
    sc_out< sc_logic > m_axi_input2_AWVALID;
    sc_in< sc_logic > m_axi_input2_AWREADY;
    sc_out< sc_lv<32> > m_axi_input2_AWADDR;
    sc_out< sc_lv<1> > m_axi_input2_AWID;
    sc_out< sc_lv<32> > m_axi_input2_AWLEN;
    sc_out< sc_lv<3> > m_axi_input2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input2_AWBURST;
    sc_out< sc_lv<2> > m_axi_input2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input2_AWPROT;
    sc_out< sc_lv<4> > m_axi_input2_AWQOS;
    sc_out< sc_lv<4> > m_axi_input2_AWREGION;
    sc_out< sc_lv<1> > m_axi_input2_AWUSER;
    sc_out< sc_logic > m_axi_input2_WVALID;
    sc_in< sc_logic > m_axi_input2_WREADY;
    sc_out< sc_lv<32> > m_axi_input2_WDATA;
    sc_out< sc_lv<4> > m_axi_input2_WSTRB;
    sc_out< sc_logic > m_axi_input2_WLAST;
    sc_out< sc_lv<1> > m_axi_input2_WID;
    sc_out< sc_lv<1> > m_axi_input2_WUSER;
    sc_out< sc_logic > m_axi_input2_ARVALID;
    sc_in< sc_logic > m_axi_input2_ARREADY;
    sc_out< sc_lv<32> > m_axi_input2_ARADDR;
    sc_out< sc_lv<1> > m_axi_input2_ARID;
    sc_out< sc_lv<32> > m_axi_input2_ARLEN;
    sc_out< sc_lv<3> > m_axi_input2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input2_ARBURST;
    sc_out< sc_lv<2> > m_axi_input2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input2_ARPROT;
    sc_out< sc_lv<4> > m_axi_input2_ARQOS;
    sc_out< sc_lv<4> > m_axi_input2_ARREGION;
    sc_out< sc_lv<1> > m_axi_input2_ARUSER;
    sc_in< sc_logic > m_axi_input2_RVALID;
    sc_out< sc_logic > m_axi_input2_RREADY;
    sc_in< sc_lv<32> > m_axi_input2_RDATA;
    sc_in< sc_logic > m_axi_input2_RLAST;
    sc_in< sc_lv<1> > m_axi_input2_RID;
    sc_in< sc_lv<1> > m_axi_input2_RUSER;
    sc_in< sc_lv<2> > m_axi_input2_RRESP;
    sc_in< sc_logic > m_axi_input2_BVALID;
    sc_out< sc_logic > m_axi_input2_BREADY;
    sc_in< sc_lv<2> > m_axi_input2_BRESP;
    sc_in< sc_lv<1> > m_axi_input2_BID;
    sc_in< sc_lv<1> > m_axi_input2_BUSER;
    sc_in< sc_lv<30> > input2_offset;
    sc_out< sc_logic > m_axi_input3_AWVALID;
    sc_in< sc_logic > m_axi_input3_AWREADY;
    sc_out< sc_lv<32> > m_axi_input3_AWADDR;
    sc_out< sc_lv<1> > m_axi_input3_AWID;
    sc_out< sc_lv<32> > m_axi_input3_AWLEN;
    sc_out< sc_lv<3> > m_axi_input3_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input3_AWBURST;
    sc_out< sc_lv<2> > m_axi_input3_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input3_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input3_AWPROT;
    sc_out< sc_lv<4> > m_axi_input3_AWQOS;
    sc_out< sc_lv<4> > m_axi_input3_AWREGION;
    sc_out< sc_lv<1> > m_axi_input3_AWUSER;
    sc_out< sc_logic > m_axi_input3_WVALID;
    sc_in< sc_logic > m_axi_input3_WREADY;
    sc_out< sc_lv<32> > m_axi_input3_WDATA;
    sc_out< sc_lv<4> > m_axi_input3_WSTRB;
    sc_out< sc_logic > m_axi_input3_WLAST;
    sc_out< sc_lv<1> > m_axi_input3_WID;
    sc_out< sc_lv<1> > m_axi_input3_WUSER;
    sc_out< sc_logic > m_axi_input3_ARVALID;
    sc_in< sc_logic > m_axi_input3_ARREADY;
    sc_out< sc_lv<32> > m_axi_input3_ARADDR;
    sc_out< sc_lv<1> > m_axi_input3_ARID;
    sc_out< sc_lv<32> > m_axi_input3_ARLEN;
    sc_out< sc_lv<3> > m_axi_input3_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input3_ARBURST;
    sc_out< sc_lv<2> > m_axi_input3_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input3_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input3_ARPROT;
    sc_out< sc_lv<4> > m_axi_input3_ARQOS;
    sc_out< sc_lv<4> > m_axi_input3_ARREGION;
    sc_out< sc_lv<1> > m_axi_input3_ARUSER;
    sc_in< sc_logic > m_axi_input3_RVALID;
    sc_out< sc_logic > m_axi_input3_RREADY;
    sc_in< sc_lv<32> > m_axi_input3_RDATA;
    sc_in< sc_logic > m_axi_input3_RLAST;
    sc_in< sc_lv<1> > m_axi_input3_RID;
    sc_in< sc_lv<1> > m_axi_input3_RUSER;
    sc_in< sc_lv<2> > m_axi_input3_RRESP;
    sc_in< sc_logic > m_axi_input3_BVALID;
    sc_out< sc_logic > m_axi_input3_BREADY;
    sc_in< sc_lv<2> > m_axi_input3_BRESP;
    sc_in< sc_lv<1> > m_axi_input3_BID;
    sc_in< sc_lv<1> > m_axi_input3_BUSER;
    sc_in< sc_lv<30> > input3_offset;
    sc_out< sc_lv<12> > input_buffer_0_address0;
    sc_out< sc_logic > input_buffer_0_ce0;
    sc_out< sc_logic > input_buffer_0_we0;
    sc_out< sc_lv<16> > input_buffer_0_d0;
    sc_out< sc_lv<12> > input_buffer_1_address0;
    sc_out< sc_logic > input_buffer_1_ce0;
    sc_out< sc_logic > input_buffer_1_we0;
    sc_out< sc_lv<16> > input_buffer_1_d0;
    sc_out< sc_lv<12> > input_buffer_2_address0;
    sc_out< sc_logic > input_buffer_2_ce0;
    sc_out< sc_logic > input_buffer_2_we0;
    sc_out< sc_lv<16> > input_buffer_2_d0;
    sc_out< sc_lv<12> > input_buffer_3_address0;
    sc_out< sc_logic > input_buffer_3_ce0;
    sc_out< sc_logic > input_buffer_3_we0;
    sc_out< sc_lv<16> > input_buffer_3_d0;
    sc_in< sc_lv<32> > r;
    sc_in< sc_lv<32> > c;
    sc_in< sc_lv<32> > n;
    sc_in< sc_lv<32> > Kernel_stride;
    sc_in< sc_lv<32> > Padding;
    sc_in< sc_lv<8> > TRow;
    sc_in< sc_lv<8> > TCol;
    sc_in< sc_lv<32> > Input_w;
    sc_in< sc_lv<32> > Input_h;
    sc_in< sc_lv<32> > TN_MIN;
    sc_in< sc_lv<19> > IHxIW;
    sc_in< sc_lv<2> > LayerType;
    sc_in< sc_lv<6> > trow_loops_V;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const1;


    // Module declarations
    input_load(sc_module_name name);
    SC_HAS_PROCESS(input_load);

    ~input_load();

    sc_trace_file* mVcdFile;

    input_load_input_bkb* input_memcpy_buffer0_U;
    input_load_input_bkb* input_memcpy_buffer1_U;
    input_load_input_bkb* input_memcpy_buffer2_U;
    input_load_input_bkb* input_memcpy_buffer3_U;
    input_load_input_bkb* input_memcpy_buffer0_1_U;
    input_load_input_bkb* input_memcpy_buffer1_1_U;
    input_load_input_bkb* input_memcpy_buffer2_1_U;
    input_load_input_bkb* input_memcpy_buffer3_1_U;
    mmcpy_inputpixel_m2b* grp_mmcpy_inputpixel_m2b_fu_348;
    copy_input2buf_row* grp_copy_input2buf_row_fu_391;
    YOLO2_FPGA_mac_mujbC<1,1,2,9,1,12>* YOLO2_FPGA_mac_mujbC_U76;
    YOLO2_FPGA_mac_mujbC<1,1,2,9,1,12>* YOLO2_FPGA_mac_mujbC_U77;
    YOLO2_FPGA_mul_mukbM<1,1,11,18,29>* YOLO2_FPGA_mul_mukbM_U78;
    YOLO2_FPGA_mac_mulbW<1,1,9,10,29,30>* YOLO2_FPGA_mac_mulbW_U79;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > input_memcpy_buffer0_address0;
    sc_signal< sc_logic > input_memcpy_buffer0_ce0;
    sc_signal< sc_logic > input_memcpy_buffer0_we0;
    sc_signal< sc_lv<32> > input_memcpy_buffer0_q0;
    sc_signal< sc_lv<5> > input_memcpy_buffer1_address0;
    sc_signal< sc_logic > input_memcpy_buffer1_ce0;
    sc_signal< sc_logic > input_memcpy_buffer1_we0;
    sc_signal< sc_lv<32> > input_memcpy_buffer1_q0;
    sc_signal< sc_lv<5> > input_memcpy_buffer2_address0;
    sc_signal< sc_logic > input_memcpy_buffer2_ce0;
    sc_signal< sc_logic > input_memcpy_buffer2_we0;
    sc_signal< sc_lv<32> > input_memcpy_buffer2_q0;
    sc_signal< sc_lv<5> > input_memcpy_buffer3_address0;
    sc_signal< sc_logic > input_memcpy_buffer3_ce0;
    sc_signal< sc_logic > input_memcpy_buffer3_we0;
    sc_signal< sc_lv<32> > input_memcpy_buffer3_q0;
    sc_signal< sc_lv<5> > input_memcpy_buffer0_1_address0;
    sc_signal< sc_logic > input_memcpy_buffer0_1_ce0;
    sc_signal< sc_logic > input_memcpy_buffer0_1_we0;
    sc_signal< sc_lv<32> > input_memcpy_buffer0_1_q0;
    sc_signal< sc_lv<5> > input_memcpy_buffer1_1_address0;
    sc_signal< sc_logic > input_memcpy_buffer1_1_ce0;
    sc_signal< sc_logic > input_memcpy_buffer1_1_we0;
    sc_signal< sc_lv<32> > input_memcpy_buffer1_1_q0;
    sc_signal< sc_lv<5> > input_memcpy_buffer2_1_address0;
    sc_signal< sc_logic > input_memcpy_buffer2_1_ce0;
    sc_signal< sc_logic > input_memcpy_buffer2_1_we0;
    sc_signal< sc_lv<32> > input_memcpy_buffer2_1_q0;
    sc_signal< sc_lv<5> > input_memcpy_buffer3_1_address0;
    sc_signal< sc_logic > input_memcpy_buffer3_1_ce0;
    sc_signal< sc_logic > input_memcpy_buffer3_1_we0;
    sc_signal< sc_lv<32> > input_memcpy_buffer3_1_q0;
    sc_signal< sc_lv<11> > rhs_V_fu_513_p1;
    sc_signal< sc_lv<11> > rhs_V_reg_1065;
    sc_signal< sc_lv<12> > rhs_V_2_fu_517_p1;
    sc_signal< sc_lv<12> > rhs_V_2_reg_1070;
    sc_signal< sc_lv<12> > grp_fu_956_p3;
    sc_signal< sc_lv<12> > r_V_21_reg_1075;
    sc_signal< sc_lv<10> > TRow_top_V_fu_525_p1;
    sc_signal< sc_lv<10> > TRow_top_V_reg_1081;
    sc_signal< sc_lv<6> > tmp_81_fu_528_p1;
    sc_signal< sc_lv<6> > tmp_81_reg_1086;
    sc_signal< sc_lv<1> > tmp_86_fu_531_p1;
    sc_signal< sc_lv<1> > tmp_86_reg_1091;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<18> > IHxIW_18b_V_fu_546_p1;
    sc_signal< sc_lv<18> > IHxIW_18b_V_reg_1101;
    sc_signal< sc_lv<1> > tmp_fu_554_p2;
    sc_signal< sc_lv<1> > tmp_reg_1106;
    sc_signal< sc_lv<10> > TCol_left_V_fu_559_p1;
    sc_signal< sc_lv<10> > TCol_left_V_reg_1111;
    sc_signal< sc_lv<12> > r_V_12_fu_571_p2;
    sc_signal< sc_lv<12> > r_V_12_reg_1116;
    sc_signal< sc_lv<6> > tmp_46_fu_584_p2;
    sc_signal< sc_lv<6> > tmp_46_reg_1121;
    sc_signal< sc_lv<10> > TRow_top_V_1_fu_595_p3;
    sc_signal< sc_lv<10> > TRow_top_V_1_reg_1126;
    sc_signal< sc_lv<6> > row_len_V_fu_652_p2;
    sc_signal< sc_lv<6> > row_len_V_reg_1131;
    sc_signal< sc_lv<29> > r_V_15_fu_978_p2;
    sc_signal< sc_lv<29> > r_V_15_reg_1137;
    sc_signal< sc_lv<1> > RowSub_V_fu_670_p2;
    sc_signal< sc_lv<1> > RowSub_V_reg_1142;
    sc_signal< sc_lv<1> > tmp_88_fu_675_p1;
    sc_signal< sc_lv<1> > tmp_88_reg_1149;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > TN_MIN_3b_V_fu_682_p1;
    sc_signal< sc_lv<3> > TN_MIN_3b_V_reg_1184;
    sc_signal< sc_lv<6> > col_len_V_fu_716_p2;
    sc_signal< sc_lv<6> > col_len_V_reg_1189;
    sc_signal< sc_lv<30> > r_V_18_fu_736_p2;
    sc_signal< sc_lv<30> > r_V_18_reg_1194;
    sc_signal< sc_lv<9> > p_2_fu_759_p3;
    sc_signal< sc_lv<9> > p_2_reg_1199;
    sc_signal< sc_lv<6> > p_3_fu_767_p3;
    sc_signal< sc_lv<6> > p_3_reg_1204;
    sc_signal< sc_lv<3> > p_4_fu_783_p3;
    sc_signal< sc_lv<3> > p_4_reg_1209;
    sc_signal< sc_lv<1> > ColSub_V_fu_795_p2;
    sc_signal< sc_lv<1> > ColSub_V_reg_1214;
    sc_signal< sc_lv<7> > r_V_19_fu_804_p2;
    sc_signal< sc_lv<7> > r_V_19_reg_1219;
    sc_signal< sc_lv<6> > tmp_81_cast_fu_810_p1;
    sc_signal< sc_lv<6> > tmp_81_cast_reg_1224;
    sc_signal< sc_lv<6> > tmp_51_fu_813_p1;
    sc_signal< sc_lv<6> > tmp_51_reg_1229;
    sc_signal< sc_lv<7> > r_V_1_fu_823_p2;
    sc_signal< sc_lv<7> > r_V_1_reg_1234;
    sc_signal< sc_lv<6> > TMP_t2_V_fu_838_p2;
    sc_signal< sc_lv<6> > TMP_t2_V_reg_1242;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > IsRowPixel_fu_864_p2;
    sc_signal< sc_lv<1> > IsRowPixel_reg_1247;
    sc_signal< sc_lv<1> > tmp_52_fu_833_p2;
    sc_signal< sc_lv<1> > tmp_54_fu_870_p2;
    sc_signal< sc_lv<1> > tmp_54_reg_1252;
    sc_signal< sc_lv<1> > grp_fu_431_p2;
    sc_signal< sc_lv<1> > tmp_58_reg_1257;
    sc_signal< sc_lv<1> > ap_phi_mux_pingpong_phi_fu_327_p4;
    sc_signal< sc_lv<1> > tmp_56_reg_1262;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > t2_V_fu_943_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_ap_idle;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_ap_ready;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_ap_done;
    sc_signal< sc_lv<1> > pingpong_reg_323;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_ap_idle;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_ap_ready;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_ap_done;
    sc_signal< bool > ap_block_state6_on_subcall_done;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_ap_start;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_AWVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_AWADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_AWID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_AWLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_AWBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_AWPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_AWQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_AWREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_AWUSER;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_WVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_WDATA;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_WSTRB;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_WLAST;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_WID;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_WUSER;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_ARVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_ARADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_ARID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_ARLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_ARBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_ARPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_ARQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_ARREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_ARUSER;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_RREADY;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input_r_BREADY;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_AWVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_AWADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_AWID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_AWLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_AWSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_AWBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_AWLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_AWCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_AWPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_AWQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_AWREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_AWUSER;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_WVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_WDATA;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_WSTRB;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_WLAST;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_WID;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_WUSER;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_ARVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_ARADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_ARID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_ARLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_ARSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_ARBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_ARLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_ARCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_ARPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_ARQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_ARREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_ARUSER;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_RREADY;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input1_BREADY;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_AWVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_AWADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_AWID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_AWLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_AWSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_AWBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_AWLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_AWCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_AWPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_AWQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_AWREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_AWUSER;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_WVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_WDATA;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_WSTRB;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_WLAST;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_WID;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_WUSER;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_ARVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_ARADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_ARID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_ARLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_ARSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_ARBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_ARLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_ARCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_ARPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_ARQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_ARREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_ARUSER;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_RREADY;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input2_BREADY;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_AWVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_AWADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_AWID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_AWLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_AWSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_AWBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_AWLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_AWCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_AWPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_AWQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_AWREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_AWUSER;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_WVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_WDATA;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_WSTRB;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_WLAST;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_WID;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_WUSER;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_ARVALID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_ARADDR;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_ARID;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_ARLEN;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_ARSIZE;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_ARBURST;
    sc_signal< sc_lv<2> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_ARLOCK;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_ARCACHE;
    sc_signal< sc_lv<3> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_ARPROT;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_ARQOS;
    sc_signal< sc_lv<4> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_ARREGION;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_ARUSER;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_RREADY;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_m_axi_input3_BREADY;
    sc_signal< sc_lv<5> > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer_address0;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer_ce0;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer_we0;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer_d0;
    sc_signal< sc_lv<5> > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer1_address0;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer1_ce0;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer1_we0;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer1_d0;
    sc_signal< sc_lv<5> > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer2_address0;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer2_ce0;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer2_we0;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer2_d0;
    sc_signal< sc_lv<5> > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer3_address0;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer3_ce0;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer3_we0;
    sc_signal< sc_lv<32> > grp_mmcpy_inputpixel_m2b_fu_348_input_memcpy_buffer3_d0;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_0_V_read;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_1_V_read;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_2_V_read;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_3_V_read;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_IsRowPixel;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_enable;
    sc_signal< sc_lv<6> > grp_mmcpy_inputpixel_m2b_fu_348_ap_return_0;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_ap_return_1;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_ap_return_2;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_ap_return_3;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_ap_return_4;
    sc_signal< sc_lv<1> > grp_mmcpy_inputpixel_m2b_fu_348_ap_return_5;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_ap_start;
    sc_signal< sc_lv<12> > grp_copy_input2buf_row_fu_391_input_buffer_0_address0;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_input_buffer_0_ce0;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_input_buffer_0_we0;
    sc_signal< sc_lv<16> > grp_copy_input2buf_row_fu_391_input_buffer_0_d0;
    sc_signal< sc_lv<12> > grp_copy_input2buf_row_fu_391_input_buffer_1_address0;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_input_buffer_1_ce0;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_input_buffer_1_we0;
    sc_signal< sc_lv<16> > grp_copy_input2buf_row_fu_391_input_buffer_1_d0;
    sc_signal< sc_lv<12> > grp_copy_input2buf_row_fu_391_input_buffer_2_address0;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_input_buffer_2_ce0;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_input_buffer_2_we0;
    sc_signal< sc_lv<16> > grp_copy_input2buf_row_fu_391_input_buffer_2_d0;
    sc_signal< sc_lv<12> > grp_copy_input2buf_row_fu_391_input_buffer_3_address0;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_input_buffer_3_ce0;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_input_buffer_3_we0;
    sc_signal< sc_lv<16> > grp_copy_input2buf_row_fu_391_input_buffer_3_d0;
    sc_signal< sc_lv<5> > grp_copy_input2buf_row_fu_391_input_memcpy_buffer_address0;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_input_memcpy_buffer_ce0;
    sc_signal< sc_lv<32> > grp_copy_input2buf_row_fu_391_input_memcpy_buffer_q0;
    sc_signal< sc_lv<5> > grp_copy_input2buf_row_fu_391_input_memcpy_buffer1_address0;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_input_memcpy_buffer1_ce0;
    sc_signal< sc_lv<32> > grp_copy_input2buf_row_fu_391_input_memcpy_buffer1_q0;
    sc_signal< sc_lv<5> > grp_copy_input2buf_row_fu_391_input_memcpy_buffer2_address0;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_input_memcpy_buffer2_ce0;
    sc_signal< sc_lv<32> > grp_copy_input2buf_row_fu_391_input_memcpy_buffer2_q0;
    sc_signal< sc_lv<5> > grp_copy_input2buf_row_fu_391_input_memcpy_buffer3_address0;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_input_memcpy_buffer3_ce0;
    sc_signal< sc_lv<32> > grp_copy_input2buf_row_fu_391_input_memcpy_buffer3_q0;
    sc_signal< sc_lv<1> > grp_copy_input2buf_row_fu_391_RowBeginByte_0_V_re;
    sc_signal< sc_lv<1> > grp_copy_input2buf_row_fu_391_RowBeginByte_1_V_re;
    sc_signal< sc_lv<1> > grp_copy_input2buf_row_fu_391_RowBeginByte_2_V_re;
    sc_signal< sc_lv<1> > grp_copy_input2buf_row_fu_391_RowBeginByte_3_V_re;
    sc_signal< sc_lv<6> > grp_copy_input2buf_row_fu_391_next_t2_0_V_read;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_p_read15;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_enable;
    sc_signal< sc_lv<6> > p_5_reg_300;
    sc_signal< sc_lv<6> > p_6_reg_311;
    sc_signal< sc_lv<1> > ap_phi_mux_pingpong_1_phi_fu_339_p4;
    sc_signal< sc_logic > grp_mmcpy_inputpixel_m2b_fu_348_ap_start_reg;
    sc_signal< sc_logic > grp_copy_input2buf_row_fu_391_ap_start_reg;
    sc_signal< sc_lv<6> > next_t2_0_V_1_fu_150;
    sc_signal< sc_lv<1> > next_IsRowPixel_0_1_fu_154;
    sc_signal< sc_lv<6> > next_t22_0_V_1_fu_158;
    sc_signal< sc_lv<1> > next_IsRowPixel2_0_1_fu_162;
    sc_signal< sc_lv<1> > RowBeginByte_0_V_1_fu_166;
    sc_signal< sc_lv<1> > RowBeginByte_1_V_1_fu_170;
    sc_signal< sc_lv<1> > RowBeginByte_2_V_1_fu_174;
    sc_signal< sc_lv<1> > RowBeginByte_3_V_1_fu_178;
    sc_signal< sc_lv<1> > RowBeginByte2_0_V_1_fu_182;
    sc_signal< sc_lv<1> > RowBeginByte2_1_V_1_fu_186;
    sc_signal< sc_lv<1> > RowBeginByte2_2_V_1_fu_190;
    sc_signal< sc_lv<1> > RowBeginByte2_3_V_1_fu_194;
    sc_signal< sc_lv<2> > Kernel_stride_2b_V_fu_505_p1;
    sc_signal< sc_lv<1> > Padding_1b_V_fu_509_p1;
    sc_signal< sc_lv<9> > r_9b_V_fu_501_p1;
    sc_signal< sc_lv<9> > c_9b_V_fu_534_p1;
    sc_signal< sc_lv<12> > grp_fu_967_p3;
    sc_signal< sc_lv<12> > rhs_V_8_cast_fu_562_p1;
    sc_signal< sc_lv<12> > r_V_11_fu_566_p2;
    sc_signal< sc_lv<6> > tmp_77_fu_580_p1;
    sc_signal< sc_lv<6> > tmp_76_fu_577_p1;
    sc_signal< sc_lv<1> > tmp_48_fu_590_p2;
    sc_signal< sc_lv<12> > rhs_V_9_cast_fu_602_p1;
    sc_signal< sc_lv<12> > r_V_13_fu_606_p2;
    sc_signal< sc_lv<10> > Input_h_10b_V_fu_542_p1;
    sc_signal< sc_lv<12> > r_V_14_fu_611_p2;
    sc_signal< sc_lv<12> > tmp_71_cast_fu_617_p1;
    sc_signal< sc_lv<6> > tmp_82_fu_627_p1;
    sc_signal< sc_lv<1> > tmp_49_fu_621_p2;
    sc_signal< sc_lv<6> > tmp_50_fu_631_p2;
    sc_signal< sc_lv<6> > tmp_83_fu_636_p1;
    sc_signal< sc_lv<6> > tmp_20_fu_640_p3;
    sc_signal< sc_lv<6> > tmp_84_fu_648_p1;
    sc_signal< sc_lv<11> > n_11b_V_fu_538_p1;
    sc_signal< sc_lv<1> > tmp_85_fu_666_p1;
    sc_signal< sc_lv<9> > Input_w_9b_V_fu_678_p1;
    sc_signal< sc_lv<12> > tmp_cast_fu_692_p1;
    sc_signal< sc_lv<1> > tmp_s_fu_696_p2;
    sc_signal< sc_lv<6> > tmp_78_fu_701_p1;
    sc_signal< sc_lv<10> > TCol_left_V_1_fu_686_p3;
    sc_signal< sc_lv<6> > tmp_18_fu_705_p3;
    sc_signal< sc_lv<6> > tmp_79_fu_712_p1;
    sc_signal< sc_lv<30> > rhs_V_13_cast_fu_732_p1;
    sc_signal< sc_lv<30> > grp_fu_984_p3;
    sc_signal< sc_lv<1> > sel_tmp2_fu_747_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_741_p2;
    sc_signal< sc_lv<1> > tmp_21_fu_753_p2;
    sc_signal< sc_lv<3> > sel_tmp9_fu_775_p3;
    sc_signal< sc_lv<1> > tmp_87_fu_791_p1;
    sc_signal< sc_lv<7> > lhs_V_20_cast_fu_800_p1;
    sc_signal< sc_lv<7> > rhs_V_6_fu_820_p1;
    sc_signal< sc_lv<7> > lhs_V_1_fu_817_p1;
    sc_signal< sc_lv<7> > tmp_84_cast_fu_829_p1;
    sc_signal< sc_lv<7> > tmp_86_cast_fu_844_p1;
    sc_signal< sc_lv<1> > ult_fu_853_p2;
    sc_signal< sc_lv<1> > tmp_53_fu_848_p2;
    sc_signal< sc_lv<1> > rev_fu_858_p2;
    sc_signal< sc_lv<2> > grp_fu_956_p0;
    sc_signal< sc_lv<9> > grp_fu_956_p1;
    sc_signal< sc_lv<1> > grp_fu_956_p2;
    sc_signal< sc_lv<2> > grp_fu_967_p0;
    sc_signal< sc_lv<9> > grp_fu_967_p1;
    sc_signal< sc_lv<1> > grp_fu_967_p2;
    sc_signal< sc_lv<11> > r_V_15_fu_978_p0;
    sc_signal< sc_lv<18> > r_V_15_fu_978_p1;
    sc_signal< sc_lv<9> > grp_fu_984_p0;
    sc_signal< sc_lv<10> > grp_fu_984_p1;
    sc_signal< sc_lv<29> > grp_fu_984_p2;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_lv<11> > grp_fu_956_p00;
    sc_signal< sc_lv<11> > grp_fu_956_p10;
    sc_signal< sc_lv<12> > grp_fu_956_p20;
    sc_signal< sc_lv<11> > grp_fu_967_p10;
    sc_signal< sc_lv<19> > grp_fu_984_p00;
    sc_signal< sc_lv<19> > grp_fu_984_p10;
    sc_signal< sc_lv<30> > grp_fu_984_p20;
    sc_signal< sc_lv<29> > r_V_15_fu_978_p00;
    sc_signal< sc_lv<29> > r_V_15_fu_978_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<9> ap_const_lv9_D;
    static const sc_lv<9> ap_const_lv9_1A;
    static const sc_lv<9> ap_const_lv9_34;
    static const sc_lv<6> ap_const_lv6_34;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ColSub_V_fu_795_p2();
    void thread_IHxIW_18b_V_fu_546_p1();
    void thread_Input_h_10b_V_fu_542_p1();
    void thread_Input_w_9b_V_fu_678_p1();
    void thread_IsRowPixel_fu_864_p2();
    void thread_Kernel_stride_2b_V_fu_505_p1();
    void thread_Padding_1b_V_fu_509_p1();
    void thread_RowSub_V_fu_670_p2();
    void thread_TCol_left_V_1_fu_686_p3();
    void thread_TCol_left_V_fu_559_p1();
    void thread_TMP_t2_V_fu_838_p2();
    void thread_TN_MIN_3b_V_fu_682_p1();
    void thread_TRow_top_V_1_fu_595_p3();
    void thread_TRow_top_V_fu_525_p1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_state6_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_pingpong_1_phi_fu_339_p4();
    void thread_ap_phi_mux_pingpong_phi_fu_327_p4();
    void thread_ap_ready();
    void thread_c_9b_V_fu_534_p1();
    void thread_col_len_V_fu_716_p2();
    void thread_grp_copy_input2buf_row_fu_391_RowBeginByte_0_V_re();
    void thread_grp_copy_input2buf_row_fu_391_RowBeginByte_1_V_re();
    void thread_grp_copy_input2buf_row_fu_391_RowBeginByte_2_V_re();
    void thread_grp_copy_input2buf_row_fu_391_RowBeginByte_3_V_re();
    void thread_grp_copy_input2buf_row_fu_391_ap_start();
    void thread_grp_copy_input2buf_row_fu_391_enable();
    void thread_grp_copy_input2buf_row_fu_391_input_memcpy_buffer1_q0();
    void thread_grp_copy_input2buf_row_fu_391_input_memcpy_buffer2_q0();
    void thread_grp_copy_input2buf_row_fu_391_input_memcpy_buffer3_q0();
    void thread_grp_copy_input2buf_row_fu_391_input_memcpy_buffer_q0();
    void thread_grp_copy_input2buf_row_fu_391_next_t2_0_V_read();
    void thread_grp_copy_input2buf_row_fu_391_p_read15();
    void thread_grp_fu_431_p2();
    void thread_grp_fu_956_p0();
    void thread_grp_fu_956_p00();
    void thread_grp_fu_956_p1();
    void thread_grp_fu_956_p10();
    void thread_grp_fu_956_p2();
    void thread_grp_fu_956_p20();
    void thread_grp_fu_967_p0();
    void thread_grp_fu_967_p1();
    void thread_grp_fu_967_p10();
    void thread_grp_fu_967_p2();
    void thread_grp_fu_984_p0();
    void thread_grp_fu_984_p00();
    void thread_grp_fu_984_p1();
    void thread_grp_fu_984_p10();
    void thread_grp_fu_984_p2();
    void thread_grp_fu_984_p20();
    void thread_grp_mmcpy_inputpixel_m2b_fu_348_IsRowPixel();
    void thread_grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_0_V_read();
    void thread_grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_1_V_read();
    void thread_grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_2_V_read();
    void thread_grp_mmcpy_inputpixel_m2b_fu_348_RowBeginByte_3_V_read();
    void thread_grp_mmcpy_inputpixel_m2b_fu_348_ap_start();
    void thread_grp_mmcpy_inputpixel_m2b_fu_348_enable();
    void thread_input_buffer_0_address0();
    void thread_input_buffer_0_ce0();
    void thread_input_buffer_0_d0();
    void thread_input_buffer_0_we0();
    void thread_input_buffer_1_address0();
    void thread_input_buffer_1_ce0();
    void thread_input_buffer_1_d0();
    void thread_input_buffer_1_we0();
    void thread_input_buffer_2_address0();
    void thread_input_buffer_2_ce0();
    void thread_input_buffer_2_d0();
    void thread_input_buffer_2_we0();
    void thread_input_buffer_3_address0();
    void thread_input_buffer_3_ce0();
    void thread_input_buffer_3_d0();
    void thread_input_buffer_3_we0();
    void thread_input_memcpy_buffer0_1_address0();
    void thread_input_memcpy_buffer0_1_ce0();
    void thread_input_memcpy_buffer0_1_we0();
    void thread_input_memcpy_buffer0_address0();
    void thread_input_memcpy_buffer0_ce0();
    void thread_input_memcpy_buffer0_we0();
    void thread_input_memcpy_buffer1_1_address0();
    void thread_input_memcpy_buffer1_1_ce0();
    void thread_input_memcpy_buffer1_1_we0();
    void thread_input_memcpy_buffer1_address0();
    void thread_input_memcpy_buffer1_ce0();
    void thread_input_memcpy_buffer1_we0();
    void thread_input_memcpy_buffer2_1_address0();
    void thread_input_memcpy_buffer2_1_ce0();
    void thread_input_memcpy_buffer2_1_we0();
    void thread_input_memcpy_buffer2_address0();
    void thread_input_memcpy_buffer2_ce0();
    void thread_input_memcpy_buffer2_we0();
    void thread_input_memcpy_buffer3_1_address0();
    void thread_input_memcpy_buffer3_1_ce0();
    void thread_input_memcpy_buffer3_1_we0();
    void thread_input_memcpy_buffer3_address0();
    void thread_input_memcpy_buffer3_ce0();
    void thread_input_memcpy_buffer3_we0();
    void thread_lhs_V_1_fu_817_p1();
    void thread_lhs_V_20_cast_fu_800_p1();
    void thread_m_axi_input1_ARADDR();
    void thread_m_axi_input1_ARBURST();
    void thread_m_axi_input1_ARCACHE();
    void thread_m_axi_input1_ARID();
    void thread_m_axi_input1_ARLEN();
    void thread_m_axi_input1_ARLOCK();
    void thread_m_axi_input1_ARPROT();
    void thread_m_axi_input1_ARQOS();
    void thread_m_axi_input1_ARREGION();
    void thread_m_axi_input1_ARSIZE();
    void thread_m_axi_input1_ARUSER();
    void thread_m_axi_input1_ARVALID();
    void thread_m_axi_input1_AWADDR();
    void thread_m_axi_input1_AWBURST();
    void thread_m_axi_input1_AWCACHE();
    void thread_m_axi_input1_AWID();
    void thread_m_axi_input1_AWLEN();
    void thread_m_axi_input1_AWLOCK();
    void thread_m_axi_input1_AWPROT();
    void thread_m_axi_input1_AWQOS();
    void thread_m_axi_input1_AWREGION();
    void thread_m_axi_input1_AWSIZE();
    void thread_m_axi_input1_AWUSER();
    void thread_m_axi_input1_AWVALID();
    void thread_m_axi_input1_BREADY();
    void thread_m_axi_input1_RREADY();
    void thread_m_axi_input1_WDATA();
    void thread_m_axi_input1_WID();
    void thread_m_axi_input1_WLAST();
    void thread_m_axi_input1_WSTRB();
    void thread_m_axi_input1_WUSER();
    void thread_m_axi_input1_WVALID();
    void thread_m_axi_input2_ARADDR();
    void thread_m_axi_input2_ARBURST();
    void thread_m_axi_input2_ARCACHE();
    void thread_m_axi_input2_ARID();
    void thread_m_axi_input2_ARLEN();
    void thread_m_axi_input2_ARLOCK();
    void thread_m_axi_input2_ARPROT();
    void thread_m_axi_input2_ARQOS();
    void thread_m_axi_input2_ARREGION();
    void thread_m_axi_input2_ARSIZE();
    void thread_m_axi_input2_ARUSER();
    void thread_m_axi_input2_ARVALID();
    void thread_m_axi_input2_AWADDR();
    void thread_m_axi_input2_AWBURST();
    void thread_m_axi_input2_AWCACHE();
    void thread_m_axi_input2_AWID();
    void thread_m_axi_input2_AWLEN();
    void thread_m_axi_input2_AWLOCK();
    void thread_m_axi_input2_AWPROT();
    void thread_m_axi_input2_AWQOS();
    void thread_m_axi_input2_AWREGION();
    void thread_m_axi_input2_AWSIZE();
    void thread_m_axi_input2_AWUSER();
    void thread_m_axi_input2_AWVALID();
    void thread_m_axi_input2_BREADY();
    void thread_m_axi_input2_RREADY();
    void thread_m_axi_input2_WDATA();
    void thread_m_axi_input2_WID();
    void thread_m_axi_input2_WLAST();
    void thread_m_axi_input2_WSTRB();
    void thread_m_axi_input2_WUSER();
    void thread_m_axi_input2_WVALID();
    void thread_m_axi_input3_ARADDR();
    void thread_m_axi_input3_ARBURST();
    void thread_m_axi_input3_ARCACHE();
    void thread_m_axi_input3_ARID();
    void thread_m_axi_input3_ARLEN();
    void thread_m_axi_input3_ARLOCK();
    void thread_m_axi_input3_ARPROT();
    void thread_m_axi_input3_ARQOS();
    void thread_m_axi_input3_ARREGION();
    void thread_m_axi_input3_ARSIZE();
    void thread_m_axi_input3_ARUSER();
    void thread_m_axi_input3_ARVALID();
    void thread_m_axi_input3_AWADDR();
    void thread_m_axi_input3_AWBURST();
    void thread_m_axi_input3_AWCACHE();
    void thread_m_axi_input3_AWID();
    void thread_m_axi_input3_AWLEN();
    void thread_m_axi_input3_AWLOCK();
    void thread_m_axi_input3_AWPROT();
    void thread_m_axi_input3_AWQOS();
    void thread_m_axi_input3_AWREGION();
    void thread_m_axi_input3_AWSIZE();
    void thread_m_axi_input3_AWUSER();
    void thread_m_axi_input3_AWVALID();
    void thread_m_axi_input3_BREADY();
    void thread_m_axi_input3_RREADY();
    void thread_m_axi_input3_WDATA();
    void thread_m_axi_input3_WID();
    void thread_m_axi_input3_WLAST();
    void thread_m_axi_input3_WSTRB();
    void thread_m_axi_input3_WUSER();
    void thread_m_axi_input3_WVALID();
    void thread_m_axi_input_r_ARADDR();
    void thread_m_axi_input_r_ARBURST();
    void thread_m_axi_input_r_ARCACHE();
    void thread_m_axi_input_r_ARID();
    void thread_m_axi_input_r_ARLEN();
    void thread_m_axi_input_r_ARLOCK();
    void thread_m_axi_input_r_ARPROT();
    void thread_m_axi_input_r_ARQOS();
    void thread_m_axi_input_r_ARREGION();
    void thread_m_axi_input_r_ARSIZE();
    void thread_m_axi_input_r_ARUSER();
    void thread_m_axi_input_r_ARVALID();
    void thread_m_axi_input_r_AWADDR();
    void thread_m_axi_input_r_AWBURST();
    void thread_m_axi_input_r_AWCACHE();
    void thread_m_axi_input_r_AWID();
    void thread_m_axi_input_r_AWLEN();
    void thread_m_axi_input_r_AWLOCK();
    void thread_m_axi_input_r_AWPROT();
    void thread_m_axi_input_r_AWQOS();
    void thread_m_axi_input_r_AWREGION();
    void thread_m_axi_input_r_AWSIZE();
    void thread_m_axi_input_r_AWUSER();
    void thread_m_axi_input_r_AWVALID();
    void thread_m_axi_input_r_BREADY();
    void thread_m_axi_input_r_RREADY();
    void thread_m_axi_input_r_WDATA();
    void thread_m_axi_input_r_WID();
    void thread_m_axi_input_r_WLAST();
    void thread_m_axi_input_r_WSTRB();
    void thread_m_axi_input_r_WUSER();
    void thread_m_axi_input_r_WVALID();
    void thread_n_11b_V_fu_538_p1();
    void thread_p_2_fu_759_p3();
    void thread_p_3_fu_767_p3();
    void thread_p_4_fu_783_p3();
    void thread_r_9b_V_fu_501_p1();
    void thread_r_V_11_fu_566_p2();
    void thread_r_V_12_fu_571_p2();
    void thread_r_V_13_fu_606_p2();
    void thread_r_V_14_fu_611_p2();
    void thread_r_V_15_fu_978_p0();
    void thread_r_V_15_fu_978_p00();
    void thread_r_V_15_fu_978_p1();
    void thread_r_V_15_fu_978_p10();
    void thread_r_V_18_fu_736_p2();
    void thread_r_V_19_fu_804_p2();
    void thread_r_V_1_fu_823_p2();
    void thread_rev_fu_858_p2();
    void thread_rhs_V_13_cast_fu_732_p1();
    void thread_rhs_V_2_fu_517_p1();
    void thread_rhs_V_6_fu_820_p1();
    void thread_rhs_V_8_cast_fu_562_p1();
    void thread_rhs_V_9_cast_fu_602_p1();
    void thread_rhs_V_fu_513_p1();
    void thread_row_len_V_fu_652_p2();
    void thread_sel_tmp2_fu_747_p2();
    void thread_sel_tmp9_fu_775_p3();
    void thread_sel_tmp_fu_741_p2();
    void thread_t2_V_fu_943_p2();
    void thread_tmp_18_fu_705_p3();
    void thread_tmp_20_fu_640_p3();
    void thread_tmp_21_fu_753_p2();
    void thread_tmp_46_fu_584_p2();
    void thread_tmp_48_fu_590_p2();
    void thread_tmp_49_fu_621_p2();
    void thread_tmp_50_fu_631_p2();
    void thread_tmp_51_fu_813_p1();
    void thread_tmp_52_fu_833_p2();
    void thread_tmp_53_fu_848_p2();
    void thread_tmp_54_fu_870_p2();
    void thread_tmp_71_cast_fu_617_p1();
    void thread_tmp_76_fu_577_p1();
    void thread_tmp_77_fu_580_p1();
    void thread_tmp_78_fu_701_p1();
    void thread_tmp_79_fu_712_p1();
    void thread_tmp_81_cast_fu_810_p1();
    void thread_tmp_81_fu_528_p1();
    void thread_tmp_82_fu_627_p1();
    void thread_tmp_83_fu_636_p1();
    void thread_tmp_84_cast_fu_829_p1();
    void thread_tmp_84_fu_648_p1();
    void thread_tmp_85_fu_666_p1();
    void thread_tmp_86_cast_fu_844_p1();
    void thread_tmp_86_fu_531_p1();
    void thread_tmp_87_fu_791_p1();
    void thread_tmp_88_fu_675_p1();
    void thread_tmp_cast_fu_692_p1();
    void thread_tmp_fu_554_p2();
    void thread_tmp_s_fu_696_p2();
    void thread_ult_fu_853_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
