INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/echatham/Desktop/449_Project/449_Project.srcs/sim_1/new/Format_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity format_a_sim
