\hypertarget{struct_t_p_i___type}{}\section{Referencia de la Estructura T\+P\+I\+\_\+\+Type}
\label{struct_t_p_i___type}\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}


Structure type to access the Trace Port Interface Register (T\+PI).  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ad6abd8c7878d64e5e8e442de842f9de8}{S\+S\+P\+SR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a473c1ca66cec890b536d9c9a13a2d8c2}{C\+S\+P\+SR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a8be676577db129a84a9a2689519a8502}\label{struct_t_p_i___type_a8be676577db129a84a9a2689519a8502}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a4bdbe4ff58983d940ca72d8733feaedd}{A\+C\+PR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_ab445bcbcbaa3aa0a1ce8788d8f852304}\label{struct_t_p_i___type_ab445bcbcbaa3aa0a1ce8788d8f852304}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}55\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a102814b254904beb9060757a93fe526c}{S\+P\+PR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a0d017a4e3963442ad8909edf518e28a0}\label{struct_t_p_i___type_a0d017a4e3963442ad8909edf518e28a0}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}131\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ab1bcdedfb12eaebecde53a7add7f9f84}{F\+F\+SR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a511d496d51cf81ccef6e97fd1d5abe31}{F\+F\+CR}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a3030960fcac362026459469bc2ff3178}{F\+S\+CR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a121d5e812f2f5661abb848f39d7f8e05}\label{struct_t_p_i___type_a121d5e812f2f5661abb848f39d7f8e05}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}759\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_aa3adfea70bff38242f8231737a7fa2dd}{T\+R\+I\+G\+G\+ER}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_afaaebd439123255be4d82536f8bda272}{F\+I\+F\+O0}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a89c5da21240d76e6b873144202deffa3}{I\+T\+A\+T\+B\+C\+T\+R2}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_af0c531739b392deb828f4c141f586dfb}\label{struct_t_p_i___type_af0c531739b392deb828f4c141f586dfb}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_afa3718bbb523ffb294402f58896592e6}{I\+T\+A\+T\+B\+C\+T\+R0}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_af9289020546ed8dfae56b59506dfb29c}{F\+I\+F\+O1}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ad987483f555c0f6034ef24a8840f337d}{I\+T\+C\+T\+RL}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_add1bab5dc33926f62b9e00a9089b36ae}\label{struct_t_p_i___type_add1bab5dc33926f62b9e00a9089b36ae}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}39\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a72a4fb10cf406fa6af1740e3bf6c2e41}{C\+L\+A\+I\+M\+S\+ET}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a9c887c45efeb6fef9b6a9ab5bc490f62}{C\+L\+A\+I\+M\+C\+LR}}
\item 
\mbox{\Hypertarget{struct_t_p_i___type_a609715cee159355fc73286bac021a11f}\label{struct_t_p_i___type_a609715cee159355fc73286bac021a11f}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_ac427ef592ac98a4e2d4b04d76ce02a4e}{D\+E\+V\+ID}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_t_p_i___type_a67888dcdd12f305556012ba4c39cea19}{D\+E\+V\+T\+Y\+PE}}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
Structure type to access the Trace Port Interface Register (T\+PI). 

\subsection{Documentación de los campos}
\mbox{\Hypertarget{struct_t_p_i___type_a4bdbe4ff58983d940ca72d8733feaedd}\label{struct_t_p_i___type_a4bdbe4ff58983d940ca72d8733feaedd}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!A\+C\+PR@{A\+C\+PR}}
\index{A\+C\+PR@{A\+C\+PR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+C\+PR}{ACPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+C\+PR}

Offset\+: 0x010 (R/W) Asynchronous Clock Prescaler Register \mbox{\Hypertarget{struct_t_p_i___type_a9c887c45efeb6fef9b6a9ab5bc490f62}\label{struct_t_p_i___type_a9c887c45efeb6fef9b6a9ab5bc490f62}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!C\+L\+A\+I\+M\+C\+LR@{C\+L\+A\+I\+M\+C\+LR}}
\index{C\+L\+A\+I\+M\+C\+LR@{C\+L\+A\+I\+M\+C\+LR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+L\+A\+I\+M\+C\+LR}{CLAIMCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+A\+I\+M\+C\+LR}

Offset\+: 0x\+F\+A4 (R/W) Claim tag clear \mbox{\Hypertarget{struct_t_p_i___type_a72a4fb10cf406fa6af1740e3bf6c2e41}\label{struct_t_p_i___type_a72a4fb10cf406fa6af1740e3bf6c2e41}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!C\+L\+A\+I\+M\+S\+ET@{C\+L\+A\+I\+M\+S\+ET}}
\index{C\+L\+A\+I\+M\+S\+ET@{C\+L\+A\+I\+M\+S\+ET}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+L\+A\+I\+M\+S\+ET}{CLAIMSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+A\+I\+M\+S\+ET}

Offset\+: 0x\+F\+A0 (R/W) Claim tag set \mbox{\Hypertarget{struct_t_p_i___type_a473c1ca66cec890b536d9c9a13a2d8c2}\label{struct_t_p_i___type_a473c1ca66cec890b536d9c9a13a2d8c2}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!C\+S\+P\+SR@{C\+S\+P\+SR}}
\index{C\+S\+P\+SR@{C\+S\+P\+SR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+S\+P\+SR}{CSPSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+S\+P\+SR}

Offset\+: 0x004 (R/W) Current Parallel Port Size Register \mbox{\Hypertarget{struct_t_p_i___type_ac427ef592ac98a4e2d4b04d76ce02a4e}\label{struct_t_p_i___type_ac427ef592ac98a4e2d4b04d76ce02a4e}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!D\+E\+V\+ID@{D\+E\+V\+ID}}
\index{D\+E\+V\+ID@{D\+E\+V\+ID}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+E\+V\+ID}{DEVID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t D\+E\+V\+ID}

Offset\+: 0x\+F\+C8 (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+ID \mbox{\Hypertarget{struct_t_p_i___type_a67888dcdd12f305556012ba4c39cea19}\label{struct_t_p_i___type_a67888dcdd12f305556012ba4c39cea19}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!D\+E\+V\+T\+Y\+PE@{D\+E\+V\+T\+Y\+PE}}
\index{D\+E\+V\+T\+Y\+PE@{D\+E\+V\+T\+Y\+PE}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+E\+V\+T\+Y\+PE}{DEVTYPE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t D\+E\+V\+T\+Y\+PE}

Offset\+: 0x\+F\+CC (R/ ) T\+P\+I\+U\+\_\+\+D\+E\+V\+T\+Y\+PE \mbox{\Hypertarget{struct_t_p_i___type_a511d496d51cf81ccef6e97fd1d5abe31}\label{struct_t_p_i___type_a511d496d51cf81ccef6e97fd1d5abe31}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+F\+CR@{F\+F\+CR}}
\index{F\+F\+CR@{F\+F\+CR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+F\+CR}{FFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+F\+CR}

Offset\+: 0x304 (R/W) Formatter and Flush Control Register \mbox{\Hypertarget{struct_t_p_i___type_ab1bcdedfb12eaebecde53a7add7f9f84}\label{struct_t_p_i___type_ab1bcdedfb12eaebecde53a7add7f9f84}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+F\+SR@{F\+F\+SR}}
\index{F\+F\+SR@{F\+F\+SR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+F\+SR}{FFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t F\+F\+SR}

Offset\+: 0x300 (R/ ) Formatter and Flush Status Register \mbox{\Hypertarget{struct_t_p_i___type_afaaebd439123255be4d82536f8bda272}\label{struct_t_p_i___type_afaaebd439123255be4d82536f8bda272}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+I\+F\+O0@{F\+I\+F\+O0}}
\index{F\+I\+F\+O0@{F\+I\+F\+O0}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+I\+F\+O0}{FIFO0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t F\+I\+F\+O0}

Offset\+: 0x\+E\+EC (R/ ) Integration E\+TM Data \mbox{\Hypertarget{struct_t_p_i___type_af9289020546ed8dfae56b59506dfb29c}\label{struct_t_p_i___type_af9289020546ed8dfae56b59506dfb29c}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+I\+F\+O1@{F\+I\+F\+O1}}
\index{F\+I\+F\+O1@{F\+I\+F\+O1}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+I\+F\+O1}{FIFO1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t F\+I\+F\+O1}

Offset\+: 0x\+E\+FC (R/ ) Integration I\+TM Data \mbox{\Hypertarget{struct_t_p_i___type_a3030960fcac362026459469bc2ff3178}\label{struct_t_p_i___type_a3030960fcac362026459469bc2ff3178}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!F\+S\+CR@{F\+S\+CR}}
\index{F\+S\+CR@{F\+S\+CR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{F\+S\+CR}{FSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t F\+S\+CR}

Offset\+: 0x308 (R/ ) Formatter Synchronization Counter Register \mbox{\Hypertarget{struct_t_p_i___type_afa3718bbb523ffb294402f58896592e6}\label{struct_t_p_i___type_afa3718bbb523ffb294402f58896592e6}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}}
\index{I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+A\+T\+B\+C\+T\+R0}{ITATBCTR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+T\+A\+T\+B\+C\+T\+R0}

Offset\+: 0x\+E\+F8 (R/ ) I\+T\+A\+T\+B\+C\+T\+R0 \mbox{\Hypertarget{struct_t_p_i___type_a89c5da21240d76e6b873144202deffa3}\label{struct_t_p_i___type_a89c5da21240d76e6b873144202deffa3}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}}
\index{I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+A\+T\+B\+C\+T\+R2}{ITATBCTR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+T\+A\+T\+B\+C\+T\+R2}

Offset\+: 0x\+E\+F0 (R/ ) I\+T\+A\+T\+B\+C\+T\+R2 \mbox{\Hypertarget{struct_t_p_i___type_ad987483f555c0f6034ef24a8840f337d}\label{struct_t_p_i___type_ad987483f555c0f6034ef24a8840f337d}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!I\+T\+C\+T\+RL@{I\+T\+C\+T\+RL}}
\index{I\+T\+C\+T\+RL@{I\+T\+C\+T\+RL}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+C\+T\+RL}{ITCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+T\+C\+T\+RL}

Offset\+: 0x\+F00 (R/W) Integration Mode Control \mbox{\Hypertarget{struct_t_p_i___type_a102814b254904beb9060757a93fe526c}\label{struct_t_p_i___type_a102814b254904beb9060757a93fe526c}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!S\+P\+PR@{S\+P\+PR}}
\index{S\+P\+PR@{S\+P\+PR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+P\+PR}{SPPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+P\+PR}

Offset\+: 0x0\+F0 (R/W) Selected Pin Protocol Register \mbox{\Hypertarget{struct_t_p_i___type_ad6abd8c7878d64e5e8e442de842f9de8}\label{struct_t_p_i___type_ad6abd8c7878d64e5e8e442de842f9de8}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!S\+S\+P\+SR@{S\+S\+P\+SR}}
\index{S\+S\+P\+SR@{S\+S\+P\+SR}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+S\+P\+SR}{SSPSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+S\+P\+SR}

Offset\+: 0x000 (R/ ) Supported Parallel Port Size Register \mbox{\Hypertarget{struct_t_p_i___type_aa3adfea70bff38242f8231737a7fa2dd}\label{struct_t_p_i___type_aa3adfea70bff38242f8231737a7fa2dd}} 
\index{T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}!T\+R\+I\+G\+G\+ER@{T\+R\+I\+G\+G\+ER}}
\index{T\+R\+I\+G\+G\+ER@{T\+R\+I\+G\+G\+ER}!T\+P\+I\+\_\+\+Type@{T\+P\+I\+\_\+\+Type}}
\subsubsection{\texorpdfstring{T\+R\+I\+G\+G\+ER}{TRIGGER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t T\+R\+I\+G\+G\+ER}

Offset\+: 0x\+E\+E8 (R/ ) T\+R\+I\+G\+G\+ER 

La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
Unificada.\+cydsn/codegentemp/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\end{DoxyCompactItemize}
