

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               95dc7ff718555555fad94070fd983343  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting PTX file and ptxas options    1: histo.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: histo.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting specific PTX file named histo.1.sm_70.ptx 
Extracting specific PTX file named histo.2.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4059f7, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing histo.1.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20histo_prescan_kernelPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmbPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmoPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmuPjiS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17histo_main_kernelP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18histo_final_kerneljjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.1.sm_70.ptx
GPGPU-Sim PTX: Parsing histo.2.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from histo.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmujjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmojjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmajjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z18histo_final_kerneljjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' : regs=30, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmuPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmoPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmbPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z20histo_prescan_kernelPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from histo.2.sm_70.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x4058fd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmujjjjPjS_S_S_ : hostFun 0x0x4057c4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmojjjjPjS_S_S_ : hostFun 0x0x4055b7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmbjjjjPjS_S_S_ : hostFun 0x0x4053aa, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmajjjjPjS_S_S_ : hostFun 0x0x40519d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18histo_final_kerneljjjjPjS_S_S_ : hostFun 0x0x404f90, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404d77, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404b26, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmjP5uint2jjjPj : hostFun 0x0x4048f4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmuP5uint2jjjPj : hostFun 0x0x404760, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmoP5uint2jjjPj : hostFun 0x0x4045cc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmbP5uint2jjjPj : hostFun 0x0x404438, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj : hostFun 0x0x4042a4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 : hostFun 0x0x404110, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmuPjiS_ : hostFun 0x0x403f89, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmoPjiS_ : hostFun 0x0x403e2f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmbPjiS_ : hostFun 0x0x403cd5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z20histo_prescan_kernelPjiS_ : hostFun 0x0x403b7b, fat_cubin_handle = 1
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/histo/default/input/img.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/run/default/ref.bmp -- 20 4 l 
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3cc723a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3cc723a4..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3cc72398..

GPGPU-Sim PTX: cudaLaunch for 0x0x403b7b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20histo_prescan_kernelPjiS_'...
GPGPU-Sim PTX: reconvergence points for _Z20histo_prescan_kernelPjiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x098 (histo.1.sm_70.ptx:59) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (histo.1.sm_70.ptx:80) shl.b32 %r25, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (histo.1.sm_70.ptx:75) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108 (histo.1.sm_70.ptx:77) cvt.rn.f32.u32%f80, %r36;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x138 (histo.1.sm_70.ptx:85) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (histo.1.sm_70.ptx:102) div.rn.f32 %f18, %f83, %f80;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (histo.1.sm_70.ptx:99) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (histo.1.sm_70.ptx:102) div.rn.f32 %f18, %f83, %f80;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (histo.1.sm_70.ptx:109) @%p5 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (histo.1.sm_70.ptx:121) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x228 (histo.1.sm_70.ptx:123) @%p6 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (histo.1.sm_70.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x280 (histo.1.sm_70.ptx:137) @%p7 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (histo.1.sm_70.ptx:149) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d8 (histo.1.sm_70.ptx:151) @%p8 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (histo.1.sm_70.ptx:163) setp.gt.u32%p9, %r1, 15;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x328 (histo.1.sm_70.ptx:164) @%p9 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (histo.1.sm_70.ptx:176) setp.gt.u32%p10, %r1, 7;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x378 (histo.1.sm_70.ptx:177) @%p10 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (histo.1.sm_70.ptx:189) setp.gt.u32%p11, %r1, 3;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3c8 (histo.1.sm_70.ptx:190) @%p11 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (histo.1.sm_70.ptx:202) setp.gt.u32%p12, %r1, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x418 (histo.1.sm_70.ptx:203) @%p12 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (histo.1.sm_70.ptx:215) setp.ne.s32%p13, %r1, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x468 (histo.1.sm_70.ptx:216) @%p13 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (histo.1.sm_70.ptx:239) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20histo_prescan_kernelPjiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20histo_prescan_kernelPjiS_'.
GPGPU-Sim PTX: pushing kernel '_Z20histo_prescan_kernelPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z20histo_prescan_kernelPjiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8076
gpu_sim_insn = 4427904
gpu_ipc =     548.2794
gpu_tot_sim_cycle = 8076
gpu_tot_sim_insn = 4427904
gpu_tot_ipc =     548.2794
gpu_tot_issued_cta = 64
gpu_occupancy = 18.7382% 
gpu_tot_occupancy = 18.7382% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0267
partiton_level_parallism_total  =       2.0267
partiton_level_parallism_util =      25.1043
partiton_level_parallism_util_total  =      25.1043
L2_BW  =      73.4168 GB/Sec
L2_BW_total  =      73.4168 GB/Sec
gpu_total_sim_rate=130232
############## bottleneck_stats #############
cycles: core 8076, icnt 8076, l2 8076, dram 6064
gpu_ipc	548.279
gpu_tot_issued_cta = 64, average cycles = 126
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.057	64
L1D data util	0.131	64	0.165	2
L1D tag util	0.061	64	0.079	2
L2 data util	0.032	64	0.046	51
L2 tag util	0.032	64	0.046	51
n_l2_access	 16368
icnt s2m util	0.000	0	0.000	51	flits per packet: -nan
icnt m2s util	0.000	0	0.000	51	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	51

latency_l1_hit:	397120, num_l1_reqs:	19856
L1 hit latency:	20
latency_l2_hit:	3151935, num_l2_reqs:	16368
L2 hit latency:	192

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.167
thread slot	1.000
TB slot    	0.125
L1I tag util	0.129	64	0.162	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.032	64	0.041	0
sp pipe util	0.009	64	0.011	0
sfu pipe util	0.010	64	0.012	0
ldst mem cycle	0.000	64	0.000	0

smem port	0.015	64

n_reg_bank	16
reg port	0.035	16	0.057	1
L1D tag util	0.061	64	0.079	2
L1D fill util	0.025	64	0.031	2
n_l1d_mshr	4096
L1D mshr util	0.001	64
n_l1d_missq	16
L1D missq util	0.002	64
L1D hit rate	0.502
L1D miss rate	0.498
L1D rsfail rate	0.000
L2 tag util	0.032	64	0.046	51
L2 fill util	0.000	0	0.000	51
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	51
L2 missq util	0.000	0	0.000	51
L2 hit rate	1.000
L2 miss rate	0.000
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	51

load trans eff	0.816
load trans sz	32.000
load_useful_bytes 1036288, load_transaction_bytes 1269248, icnt_m2s_bytes 0
n_gmem_load_insns 8320, n_gmem_load_accesses 39664
n_smem_access_insn 9600, n_smem_accesses 9600

tmp_counter/12	0.032

run 0.072, fetch 0.004, sync 0.114, control 0.007, data 0.799, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39536
	L1D_total_cache_misses = 19680
	L1D_total_cache_miss_rate = 0.4978
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.083
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9422
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
216, 157, 149, 149, 141, 141, 141, 141, 133, 133, 133, 133, 133, 133, 133, 133, 
gpgpu_n_tot_thrd_icount = 4708352
gpgpu_n_tot_w_icount = 147136
gpgpu_n_stall_shd_mem = 31344
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16368
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259072
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31344
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7900	W0_Idle:193841	W0_Scoreboard:430171	W1:1216	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:142720
single_issue_nums: WS0:39872	WS1:36096	WS2:35584	WS3:35584	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129920 {8:16240,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 649600 {40:16240,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 230 
max_icnt2mem_latency = 65 
maxmrqlatency = 0 
max_icnt2sh_latency = 9 
averagemflatency = 190 
avg_icnt2mem_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16368 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	14349 	1901 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15715 	644 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        206       191       199       209       219       206       205       202       215       192       200       195       205       193       217       211
dram[1]:        218       191       199       209       208       205       196       206       216       194       200       197       208       195       209       203
dram[2]:        212       192       194       209       200       210       193       193       215       194       199       195       215       206       214       210
dram[3]:        217       191       193       208       216       207       195       196       212       198       192       201       221       213       218       200
dram[4]:        229       195       196       211       202       201       195       194       212       195       191       194       216       215       217       208
dram[5]:        219       193       195       211       201       194       193       196       216       195       194       200       218       209       195       198
dram[6]:        230       195       194       210       202       197       204       193       212       201       197       193       219       199       191       194
dram[7]:        227       211       195       208       195       201       214       194       191       205       196       190       217       215       197       200
dram[8]:        198       206       194       201       200       199       212       196       205       203       215       196       216       197       195       201
dram[9]:        195       208       194       211       197       191       214       197       191       203       211       193       216       198       191       201
dram[10]:        201       204       197       203       191       192       214       200       193       199       214       192       218       198       192       200
dram[11]:        201       201       196       204       196       192       212       205       195       202       214       196       195       195       196       200
dram[12]:        205       208       195       202       194       198       200       210       195       199       208       194       197       196       194       200
dram[13]:        206       198       194       201       196       191       199       211       197       197       211       197       195       195       190       210
dram[14]:        207       194       198       203       196       195       203       218       206       195       205       195       197       196       197       226
dram[15]:        219       199       193       192       200       204       197       217       216       196       197       200       195       197       204       225
dram[16]:        212       193       192       192       200       210       198       213       214       195       208       198       191       193       204       227
dram[17]:        216       195       198       193       199       216       196       217       213       196       198       191       195       193       215       227
dram[18]:        217       193       200       192       194       214       195       215       212       194       198       195       196       195       224       225
dram[19]:        215       192       202       193       202       214       199       190       216       197       198       193       197       196       218       211
dram[20]:        202       195       197       195       198       216       207       192       208       193       196       191       195       198       223       213
dram[21]:        196       192       196       192       192       216       220       202       208       193       198       200       195       204       221       216
dram[22]:        200       192       200       201       195       211       219       194       210       192       196       190       193       201       221       196
dram[23]:        198       194       196       207       195       199       218       196       192       193       194       196       210       202       209       198
dram[24]:        198       190       193       199       194       216       220       195       198       192       194       194       222       204       211       196
dram[25]:        201       193       197       204       193       197       215       200       192       193       191       197       221       199       211       197
dram[26]:        197       191       192       195       198       196       199       196       194       193       194       198       216       201       202       195
dram[27]:        199       191       190       206       201       195       206       200       196       192       196       200       197       205       199       192
dram[28]:        192       191       194       198       199       196       205       203       192       192       194       197       222       200       196       194
dram[29]:        193       196       190       194       203       196       200       197       192       194       196       197       195       193       197       195
dram[30]:        193       196       197       206       205       199       204       200       195       202       194       197       193       195       196       203
dram[31]:        198       202       200       211       208       205       201       195       190       194       194       195       194       195       197       206
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6064 n_nop=6064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6064i bk1: 0a 6064i bk2: 0a 6064i bk3: 0a 6064i bk4: 0a 6064i bk5: 0a 6064i bk6: 0a 6064i bk7: 0a 6064i bk8: 0a 6064i bk9: 0a 6064i bk10: 0a 6064i bk11: 0a 6064i bk12: 0a 6064i bk13: 0a 6064i bk14: 0a 6064i bk15: 0a 6064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6064 
n_nop = 6064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 258, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 250, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16368
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16368
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16368
icnt_total_pkts_simt_to_mem=16368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16368
Req_Network_cycles = 8076
Req_Network_injected_packets_per_cycle =       2.0267 
Req_Network_conflicts_per_cycle =       0.9659
Req_Network_conflicts_per_cycle_util =      11.9647
Req_Bank_Level_Parallism =      25.1043
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0918
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0317

Reply_Network_injected_packets_num = 16368
Reply_Network_cycles = 8076
Reply_Network_injected_packets_per_cycle =        2.0267
Reply_Network_conflicts_per_cycle =        0.2098
Reply_Network_conflicts_per_cycle_util =       2.5823
Reply_Bank_Level_Parallism =      24.9512
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0074
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0253
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 130232 (inst/sec)
gpgpu_simulation_rate = 237 (cycle/sec)
gpgpu_silicon_slowdown = 4776371x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4059f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding dominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding postdominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15kernel_l2wb_pctv'...
GPGPU-Sim PTX: reconvergence points for _Z15kernel_l2wb_pctv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x94a8 (histo.1.sm_70.ptx:6514) @%p1 bra BB18_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x94c8 (histo.1.sm_70.ptx:6524) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15kernel_l2wb_pctv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15kernel_l2wb_pctv'.
GPGPU-Sim PTX: pushing kernel '_Z15kernel_l2wb_pctv' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z15kernel_l2wb_pctv'
Destroy streams for kernel 2: size 0
kernel_name = _Z15kernel_l2wb_pctv 
kernel_launch_uid = 2 
gpu_sim_cycle = 5123
gpu_sim_insn = 589952
gpu_ipc =     115.1575
gpu_tot_sim_cycle = 13199
gpu_tot_sim_insn = 5017856
gpu_tot_ipc =     380.1694
gpu_tot_issued_cta = 128
gpu_occupancy = 21.4832% 
gpu_tot_occupancy = 18.8409% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       1.2401
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =      25.1043
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =      44.9212 GB/Sec
gpu_total_sim_rate=128662
############## bottleneck_stats #############
cycles: core 5123, icnt 5123, l2 5123, dram 3847
gpu_ipc	115.158
gpu_tot_issued_cta = 128, average cycles = 40
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.011	64
L1D data util	0.000	0	0.000	0
L1D tag util	0.000	0	0.000	0
L2 data util	0.000	0	0.000	0
L2 tag util	0.000	0	0.000	0
n_l2_access	 0
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	0


n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.250
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.025	64	0.031	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.008	64	0.010	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.005	16	0.007	1
L1D tag util	0.000	0	0.000	1
L1D fill util	0.000	0	0.000	1
n_l1d_mshr	4096
L1D mshr util	0.000	0
n_l1d_missq	16
L1D missq util	0.000	0
L1D hit rate	-nan
L1D miss rate	-nan
L1D rsfail rate	-nan
L2 tag util	0.000	0	0.000	1
L2 fill util	0.000	0	0.000	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	1
L2 missq util	0.000	0	0.000	1
L2 hit rate	-nan
L2 miss rate	-nan
L2 rsfail rate	-nan

dram activity	0.000	0	0.000	1

load trans eff	-nan
load trans sz	-nan
load_useful_bytes 0, load_transaction_bytes 0, icnt_m2s_bytes 0
n_gmem_load_insns 0, n_gmem_load_accesses 0
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.000

run 0.265, fetch 0.104, sync 0.228, control 0.014, data 0.387, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39536
	L1D_total_cache_misses = 19680
	L1D_total_cache_miss_rate = 0.4978
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.098
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9422
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
237, 175, 167, 167, 159, 159, 159, 159, 151, 151, 151, 151, 151, 151, 151, 151, 
gpgpu_n_tot_thrd_icount = 5304320
gpgpu_n_tot_w_icount = 165760
gpgpu_n_stall_shd_mem = 31344
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16368
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259072
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31344
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10079	W0_Idle:199211	W0_Scoreboard:434550	W1:1408	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:161152
single_issue_nums: WS0:44672	WS1:40704	WS2:40192	WS3:40192	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129920 {8:16240,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 649600 {40:16240,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 230 
max_icnt2mem_latency = 65 
maxmrqlatency = 0 
max_icnt2sh_latency = 9 
averagemflatency = 190 
avg_icnt2mem_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16368 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	14349 	1901 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15715 	644 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        206       191       199       209       219       206       205       202       215       192       200       195       205       193       217       211
dram[1]:        218       191       199       209       208       205       196       206       216       194       200       197       208       195       209       203
dram[2]:        212       192       194       209       200       210       193       193       215       194       199       195       215       206       214       210
dram[3]:        217       191       193       208       216       207       195       196       212       198       192       201       221       213       218       200
dram[4]:        229       195       196       211       202       201       195       194       212       195       191       194       216       215       217       208
dram[5]:        219       193       195       211       201       194       193       196       216       195       194       200       218       209       195       198
dram[6]:        230       195       194       210       202       197       204       193       212       201       197       193       219       199       191       194
dram[7]:        227       211       195       208       195       201       214       194       191       205       196       190       217       215       197       200
dram[8]:        198       206       194       201       200       199       212       196       205       203       215       196       216       197       195       201
dram[9]:        195       208       194       211       197       191       214       197       191       203       211       193       216       198       191       201
dram[10]:        201       204       197       203       191       192       214       200       193       199       214       192       218       198       192       200
dram[11]:        201       201       196       204       196       192       212       205       195       202       214       196       195       195       196       200
dram[12]:        205       208       195       202       194       198       200       210       195       199       208       194       197       196       194       200
dram[13]:        206       198       194       201       196       191       199       211       197       197       211       197       195       195       190       210
dram[14]:        207       194       198       203       196       195       203       218       206       195       205       195       197       196       197       226
dram[15]:        219       199       193       192       200       204       197       217       216       196       197       200       195       197       204       225
dram[16]:        212       193       192       192       200       210       198       213       214       195       208       198       191       193       204       227
dram[17]:        216       195       198       193       199       216       196       217       213       196       198       191       195       193       215       227
dram[18]:        217       193       200       192       194       214       195       215       212       194       198       195       196       195       224       225
dram[19]:        215       192       202       193       202       214       199       190       216       197       198       193       197       196       218       211
dram[20]:        202       195       197       195       198       216       207       192       208       193       196       191       195       198       223       213
dram[21]:        196       192       196       192       192       216       220       202       208       193       198       200       195       204       221       216
dram[22]:        200       192       200       201       195       211       219       194       210       192       196       190       193       201       221       196
dram[23]:        198       194       196       207       195       199       218       196       192       193       194       196       210       202       209       198
dram[24]:        198       190       193       199       194       216       220       195       198       192       194       194       222       204       211       196
dram[25]:        201       193       197       204       193       197       215       200       192       193       191       197       221       199       211       197
dram[26]:        197       191       192       195       198       196       199       196       194       193       194       198       216       201       202       195
dram[27]:        199       191       190       206       201       195       206       200       196       192       196       200       197       205       199       192
dram[28]:        192       191       194       198       199       196       205       203       192       192       194       197       222       200       196       194
dram[29]:        193       196       190       194       203       196       200       197       192       194       196       197       195       193       197       195
dram[30]:        193       196       197       206       205       199       204       200       195       202       194       197       193       195       196       203
dram[31]:        198       202       200       211       208       205       201       195       190       194       194       195       194       195       197       206
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9911 n_nop=9911 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9911i bk1: 0a 9911i bk2: 0a 9911i bk3: 0a 9911i bk4: 0a 9911i bk5: 0a 9911i bk6: 0a 9911i bk7: 0a 9911i bk8: 0a 9911i bk9: 0a 9911i bk10: 0a 9911i bk11: 0a 9911i bk12: 0a 9911i bk13: 0a 9911i bk14: 0a 9911i bk15: 0a 9911i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9911 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9911 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9911 
n_nop = 9911 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 258, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 250, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16368
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16368
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16368
icnt_total_pkts_simt_to_mem=16368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16368
Req_Network_cycles = 13199
Req_Network_injected_packets_per_cycle =       1.2401 
Req_Network_conflicts_per_cycle =       0.5910
Req_Network_conflicts_per_cycle_util =      11.9647
Req_Bank_Level_Parallism =      25.1043
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0562
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0194

Reply_Network_injected_packets_num = 16368
Reply_Network_cycles = 13199
Reply_Network_injected_packets_per_cycle =        1.2401
Reply_Network_conflicts_per_cycle =        0.1283
Reply_Network_conflicts_per_cycle_util =       2.5823
Reply_Bank_Level_Parallism =      24.9512
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0045
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0155
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 128662 (inst/sec)
gpgpu_simulation_rate = 338 (cycle/sec)
gpgpu_silicon_slowdown = 3349112x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3cc72398..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3cc72394..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3cc72390..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3cc7238c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3cc72380..

GPGPU-Sim PTX: cudaLaunch for 0x0x404110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: Finding dominators for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: Finding postdominators for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...
GPGPU-Sim PTX: reconvergence points for _Z26histo_intermediates_kernelP5uint2jjjP6uchar4...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1278 (histo.1.sm_70.ptx:852) @%p3 bra BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e8 (histo.1.sm_70.ptx:869) mul.wide.u32 %rd20, %r30, 8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1378 (histo.1.sm_70.ptx:887) @%p6 bra BB4_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f0 (histo.1.sm_70.ptx:905) add.s64 %rd4, %rd3, %rd20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1478 (histo.1.sm_70.ptx:922) @%p9 bra BB4_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f0 (histo.1.sm_70.ptx:940) add.s64 %rd5, %rd4, %rd20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1578 (histo.1.sm_70.ptx:957) @%p12 bra BB4_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e8 (histo.1.sm_70.ptx:974) add.s32 %r103, %r113, %r29;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1650 (histo.1.sm_70.ptx:987) @%p13 bra BB4_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1658 (histo.1.sm_70.ptx:989) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z26histo_intermediates_kernelP5uint2jjjP6uchar4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'.
GPGPU-Sim PTX: pushing kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'
Destroy streams for kernel 3: size 0
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 3 
gpu_sim_cycle = 18327
gpu_sim_insn = 19033560
gpu_ipc =    1038.5530
gpu_tot_sim_cycle = 31526
gpu_tot_sim_insn = 24051416
gpu_tot_ipc =     762.9073
gpu_tot_issued_cta = 193
gpu_occupancy = 23.8190% 
gpu_tot_occupancy = 22.8491% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      15.4919
partiton_level_parallism_total  =       9.5251
partiton_level_parallism_util =      22.5961
partiton_level_parallism_util_total  =      22.7198
L2_BW  =     561.1785 GB/Sec
L2_BW_total  =     345.0369 GB/Sec
gpu_total_sim_rate=170577
############## bottleneck_stats #############
cycles: core 18327, icnt 18327, l2 18327, dram 13761
gpu_ipc	1038.553
gpu_tot_issued_cta = 193, average cycles = 95
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 129480 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 5624 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.107	65
L1D data util	0.775	65	0.955	66
L1D tag util	0.199	65	0.245	0
L2 data util	0.454	64	0.457	35
L2 tag util	0.242	64	0.242	7
n_l2_access	 283920
icnt s2m util	0.000	0	0.000	7	flits per packet: -nan
icnt m2s util	0.000	0	0.000	7	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.345	32	0.348	20

latency_l1_hit:	6200, num_l1_reqs:	310
L1 hit latency:	20
latency_dram:	107703838, num_dram_reqs:	283920
DRAM latency:	379

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.217	65	0.267	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.037	65	0.045	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.088	16	0.103	6
L1D tag util	0.199	65	0.245	0
L1D fill util	0.088	65	0.109	0
n_l1d_mshr	4096
L1D mshr util	0.012	65
n_l1d_missq	16
L1D missq util	0.012	65
L1D hit rate	0.001
L1D miss rate	0.999
L1D rsfail rate	0.000
L2 tag util	0.242	64	0.242	7
L2 fill util	0.110	64	0.110	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.222	64	0.233	50
L2 missq util	0.004	64	0.004	37
L2 hit rate	0.000
L2 miss rate	1.000
L2 rsfail rate	0.000

dram activity	0.611	32	0.628	18

load trans eff	0.470
load trans sz	32.000
load_useful_bytes 2071680, load_transaction_bytes 4409600, icnt_m2s_bytes 0
n_gmem_load_insns 16640, n_gmem_load_accesses 137800
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.250

run 0.056, fetch 0.012, sync 0.012, control 0.000, data 0.918, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5002, Miss = 4734, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5128, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5002, Miss = 4747, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5128, Miss = 4793, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4799, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5130, Miss = 4785, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5002, Miss = 4746, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5128, Miss = 4795, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5130, Miss = 4790, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5130, Miss = 4800, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5130, Miss = 4797, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5002, Miss = 4745, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5002, Miss = 4747, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 5128, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 5128, Miss = 4804, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4465, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4485, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 331776
	L1D_total_cache_misses = 311610
	L1D_total_cache_miss_rate = 0.9392
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.140
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42513
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 177336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
842, 780, 772, 772, 764, 764, 764, 764, 756, 756, 756, 756, 756, 756, 756, 756, 
gpgpu_n_tot_thrd_icount = 25438720
gpgpu_n_tot_w_icount = 794960
gpgpu_n_stall_shd_mem = 273664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145848
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 776992
gpgpu_n_store_insn = 1035840
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 227784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273664
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27294	W0_Idle:290083	W0_Scoreboard:3040783	W1:1408	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:39325	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:751027
single_issue_nums: WS0:201972	WS1:198004	WS2:197492	WS3:197492	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1165760 {8:145720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6177600 {40:154440,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5828800 {40:145720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1235520 {8:154440,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1301 
max_icnt2mem_latency = 273 
maxmrqlatency = 475 
max_icnt2sh_latency = 53 
averagemflatency = 368 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 3 
mrq_lat_table:24505 	16855 	11517 	10602 	16499 	41725 	9386 	3403 	611 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	167237 	80791 	50796 	1464 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	188292 	87158 	22125 	2523 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	209012 	58569 	26265 	6048 	394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[12]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[13]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[14]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[15]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[16]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[17]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[18]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[19]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[20]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[21]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[22]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[23]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[24]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[25]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[26]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[27]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[28]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[29]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[30]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[31]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:      5642      5707      5694      5794      5602      5619      5806      5601      5710      5728      5791      5599      5623      5687      5589      5627 
dram[1]:      5598      5752      5811      5922      5618      5704      5732      5622      5751      5783      5683      5666      5647      5635      5659      5601 
dram[2]:      5623      5611      5657      5838      5627      5649      5764      5601      5622      5826      5802      5784      5659      5718      5804      5696 
dram[3]:      5603      5602      5892      5842      5719      5731      5827      5710      5601      5589      5650      5692      5730      5651      5752      5646 
dram[4]:      5655      5618      5613      5712      5687      5775      5856      5621      5646      5686      5601      5631      5711      5747      5599      5771 
dram[5]:      5638      5639      5601      5609      5722      5772      5783      5740      5687      5683      5615      5818      5819      5688      5674      5658 
dram[6]:      5714      5668      5659      5602      5629      5637      5899      5666      5739      5726      5601      5856      5891      5633      5802      5747 
dram[7]:      5716      5734      5647      5666      5601      5605      5771      5772      5736      5599      5687      5792      5622      5602      5672      5623 
dram[8]:      5779      5724      5760      5804      5684      5686      5631      5589      5706      5687      5626      5836      5601      5659      5622      5602 
dram[9]:      5623      5740      5643      5791      5617      5658      5672      5635      5811      5764      5728      5912      5675      5663      5796      5589 
dram[10]:      5602      5824      5706      5695      5732      5850      5601      5687      5611      5589      5667      5867      5634      5775      5818      5622 
dram[11]:      5674      5744      5589      5601      5653      5726      5699      5691      5602      5626      5739      5923      5778      5763      5751      5707 
dram[12]:      5634      5742      5631      5591      5743      5800      5780      5610      5700      5715      5589      5613      5650      5674      5830      5651 
dram[13]:      5808      5748      5609      5618      5653      5639      5702      5671      5654      5696      5627      5591      5738      5794      5911      5602 
dram[14]:      5676      5844      5601      5642      5811      5602      5655      5762      5783      5599      5706      5630      5589      5633      5855      5699 
dram[15]:      5744      5771      5599      5671      5698      5589      5602      5653      5659      5684      5706      5638      5631      5601      5855      5788 
dram[16]:      5659      5890      5641      5702      5768      5626      5591      5621      5727      5824      5602      5806      5695      5744      5618      5610 
dram[17]:      5882      5835      5772      5734      5747      5762      5622      5637      5625      5683      5694      5704      5706      5667      5601      5602 
dram[18]:      5589      5621      5672      5687      5792      5699      5641      5602      5601      5645      5847      5668      5599      5782      5706      5727 
dram[19]:      5637      5694      5614      5879      5880      5599      5782      5635      5589      5786      5643      5619      5684      5686      5621      5630 
dram[20]:      5711      5601      5589      5623      5780      5658      5674      5642      5625      5814      5607      5680      5754      5734      5796      5736 
dram[21]:      5702      5703      5655      5602      5839      5814      5658      5675      5714      5750      5589      5601      5630      5613      5668      5686 
dram[22]:      5599      5719      5688      5682      5638      5589      5734      5663      5676      5763      5631      5698      5621      5601      5776      5811 
dram[23]:      5682      5627      5732      5629      5703      5607      5912      5734      5599      5847      5726      5772      5803      5589      5638      5659 
dram[24]:      5770      5629      5599      5784      5601      5718      5653      5610      5680      5851      5719      5688      5834      5655      5598      5911 
dram[25]:      5634      5625      5688      5678      5734      5690      5601      5602      5811      5867      5599      5646      5691      5698      5694      5747 
dram[26]:      5602      5598      5868      5724      5798      5599      5710      5639      5641      5672      5731      5751      5775      5683      5658      5834 
dram[27]:      5589      5692      5694      5629      5720      5739      5664      5666      5602      5598      5820      5802      5864      5601      5731      5848 
dram[28]:      5622      5617      5625      5601      5683      5731      5776      5651      5653      5690      5589      5613      5850      5657      5707      5884 
dram[29]:      5712      5692      5872      5611      5638      5670      5680      5653      5702      5622      5615      5601      5903      5763      5794      5866 
dram[30]:      5672      5662      5838      5602      5598      5630      5684      5720      5703      5768      5687      5747      5631      5619      5831      5872 
dram[31]:      5599      5759      5788      5653      5684      5623      5638      5731      5724      5691      5707      5657      5598      5602      5854      5911 
average row accesses per activate:
dram[0]:  7.351351  8.343750  8.645162  7.485714  7.911765 10.230769  9.250000  8.866667  7.157895  6.452381  7.685714  7.941176  7.500000  8.000000  8.428572  6.914286 
dram[1]:  7.405406  7.388889  6.700000  8.187500  8.312500  9.137931 10.708333  9.172414  6.325582  6.707317  7.500000  8.121212  7.714286  7.216216  8.777778  7.806452 
dram[2]:  7.157895  7.472222  8.312500  8.600000  8.645162  8.833333  9.592592  8.933333  6.181818  6.088889  7.882353  7.823529  8.709678  8.343750  9.115385  7.806452 
dram[3]:  6.372093  7.052631  6.536585  7.400000  8.030303 10.153846  8.965517  9.241380  6.302326  6.707317  7.600000  8.060606  8.090909  9.206897  9.958333  9.384615 
dram[4]:  7.105263  7.882353  6.871795  7.617647  9.740741  8.833333 10.360000  9.642858  6.634146  5.791667  7.444445  6.794872  7.600000  8.343750 10.391304  7.625000 
dram[5]:  8.272727  8.312500  6.725000  7.909091  9.034483  8.800000 10.750000  8.437500  5.913043  6.272727  6.871795  8.250000  7.571429  8.343750  8.206897  7.625000 
dram[6]:  8.029411  9.206897  6.750000  7.647059  9.740741  8.516129 10.750000  7.105263  7.105263  6.609756  7.500000  8.343750  7.685714  7.243243  7.645161  7.870968 
dram[7]:  7.297297  8.000000  6.974359  6.947369  8.733334  8.548388  8.896552  7.297297  6.923077  6.500000  6.302326  8.090909  7.000000  7.628572  7.866667  8.714286 
dram[8]:  6.775000  7.735294  6.700000  8.250000  8.451612  8.833333 10.320000  7.500000  6.136364  6.634146  7.324324  8.060606  8.281250  6.897436  9.076923  8.714286 
dram[9]:  6.658536  8.451612  8.312500  7.542857  8.187500  8.645162  7.878788  8.181818  7.500000  6.159091  7.105263  7.600000  6.947369  7.628572  7.612903  7.838710 
dram[10]:  6.775000  8.451612  7.657143  8.000000  9.103448  7.628572 10.400000  7.941176  6.948718  7.378378  6.585366  7.600000  7.939394  6.897436  7.709677  6.230769 
dram[11]:  8.212121  8.800000  7.078948  8.833333  9.068966 10.230769 10.480000  9.379311  6.204545  6.825000  7.105263  8.548388  6.894737  8.406250  8.500000  7.363636 
dram[12]:  8.000000  8.612904  8.406250  8.516129  9.961538  9.851851 10.480000  8.242424  6.348837  6.775000  7.500000  8.343750  8.218750  7.685714  8.206897  7.393939 
dram[13]:  8.058824  8.645162  6.750000  9.428572  9.285714  8.580646  9.703704  8.000000  6.372093  6.452381  7.105263  9.206897  8.387096  8.580646  6.800000  7.393939 
dram[14]:  7.025641  7.444445  7.714286  7.657143  8.733334  8.312500 10.076923  6.800000  6.348837  7.351351  8.774194 10.560000  9.666667  7.162162  6.800000  6.914286 
dram[15]:  7.184210  7.078948  7.444445  7.852941  9.357142  9.571428  8.733334  7.771429  6.750000  7.628572  7.771429  8.181818  7.676471  8.121212  6.432433  6.513514 
dram[16]:  7.351351  7.388889  7.911765  7.189189  8.766666  7.078948  9.357142  8.212121  7.052631  7.270270  8.058824  8.437500  8.733334  7.052631  7.933333  7.500000 
dram[17]:  6.756098  7.162162  7.361111  7.852941  8.187500  8.933333  9.703704  7.555555  6.232558  7.324324  6.825000  6.897436  7.764706  8.181818  6.800000 10.041667 
dram[18]:  6.204545  7.444445  7.823529  6.186047  8.451612  6.923077  8.800000  7.351351  7.714286  6.725000  6.634146  7.444445  8.800000  8.151515  8.500000  8.535714 
dram[19]:  6.547619  7.270270  7.333333  6.309524 10.076923  8.645162  9.428572  8.181818  6.066667  7.500000  7.270270  7.444445  9.103448  7.941176  8.888889  9.153846 
dram[20]:  6.850000  8.121212  7.571429  6.186047  8.451612  7.243243 12.571428  7.911765  6.227273  6.227273  6.923077  6.871795  8.800000  7.714286  8.888889  8.464286 
dram[21]:  7.378378  7.941176  7.794117  6.794872  8.451612  8.090909 10.560000  7.078948  5.956522  5.829787  6.700000  8.090909  7.542857  8.181818  7.272727 11.238095 
dram[22]:  7.157895  7.941176  7.939394  6.309524  8.733334  8.375000  8.250000  8.090909  7.263158  7.405406  7.882353  8.709678  8.000000  7.388889  8.571428  9.833333 
dram[23]:  6.800000  5.645833  8.451612  6.232558  7.764706  8.866667  8.516129  8.312500  6.731707  6.974359  8.312500  7.714286  8.516129  8.121212  9.600000  9.480000 
dram[24]:  6.609756  6.871795  8.218750  7.444445  8.516129  8.612904  8.516129  7.764706  6.731707  6.850000  7.243243  7.324324  7.216216  6.871795  8.275862 11.190476 
dram[25]:  7.611111  7.052631  9.629630  7.189189  9.851851  8.312500  7.333333  9.777778  7.076923  6.523809  7.823529  6.634146  7.189189  8.121212  8.275862  8.370370 
dram[26]:  7.351351  7.243243 10.000000  8.060606  7.823529  7.823529  9.777778 10.440000  7.289474  6.707317  6.463415  6.923077  9.103448  7.297297  8.066667  9.956522 
dram[27]:  7.297297  8.151515  9.555555  7.852941  8.866667  8.250000  8.866667  9.464286  6.065217  6.875000  8.060606  7.472222  8.030303  8.933333  7.562500  9.200000 
dram[28]:  7.351351  6.634146  9.592592  7.361111 10.480000  8.516129 10.230769  8.800000  6.465117  6.682927  8.030303  7.527778  9.034483  8.281250  7.176471  7.862069 
dram[29]:  7.771429  7.157895  9.214286  9.172414  8.451612  7.542857 10.230769  8.483871  6.534883  6.707317  8.612904  7.714286  9.703704  9.535714  6.540541  7.793103 
dram[30]:  8.029411  6.348837  9.703704  6.923077  7.939394  9.103448  8.866667  8.451612  6.272727  6.658536  8.090909  8.933333  9.703704  8.060606  6.722222  8.071428 
dram[31]:  7.105263  7.351351  8.733334  8.121212  8.451612  7.823529  9.172414  8.451612  6.825000  7.324324  8.709678  8.000000  8.250000  8.612904  7.117647  7.793103 
average row locality = 135103/17354 = 7.785121
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[16]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[17]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[18]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[19]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[20]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[21]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[22]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[23]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[24]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[25]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[26]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[27]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[28]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[29]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[30]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[31]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
total dram reads = 129480
bank skew: 256/224 = 1.14
chip skew: 4048/4040 = 1.00
number of total write accesses:
dram[0]:        64        44        48        24        52        40        12        40        64        60        52        56        56        32        16        40 
dram[1]:        72        40        48        24        40        36         4        40        64        76        56        48        56        44        20        40 
dram[2]:        64        52        40         8        48        36        12        48        64        72        48        40        56        44        20        40 
dram[3]:        72        48        48        12        36        32        16        48        60        76        40        40        44        44        28        48 
dram[4]:        56        48        48        12        28        36        12        56        64        88        48        36        40        44        28        48 
dram[5]:        68        40        52        20        24        32         8        56        64        80        48        32        36        44        24        48 
dram[6]:        68        44        56        16        28        32         8        56        56        60        56        44        52        48        20        48 
dram[7]:        56        32        64        32        24        36         8        56        56        68        60        44        40        44        16        48 
dram[8]:        60        28        48        32        24        36         8        56        56        64        60        40        36        52        16        48 
dram[9]:        68        24        40        32        24        48        16        56        56        60        56        40        36        44        16        44 
dram[10]:        60        24        48        32        32        44        16        56        60        68        56        40        24        52        28        44 
dram[11]:        60        32        52        36        28        40        24        64        68        68        56        36        24        52        24        44 
dram[12]:        64        44        52        32        12        40        24        64        68        60        56        44        28        52        24        48 
dram[13]:        72        48        56        32        16        40        24        64        72        60        56        44        16        40        24        48 
dram[14]:        72        48        56        48        24        40        24        64        68        64        64        32        20        36        24        40 
dram[15]:        68        52        48        44        24        48        24        64        56        44        64        56        20        48        24        36 
dram[16]:        64        40        52        40        28        52        24        60        48        52        72        56        24        48        24        32 
dram[17]:        84        36        36        44        24        48        24        64        48        60        68        52        32        56        24        36 
dram[18]:        68        48        40        40        24        56        32        64        56        52        64        48        32        52        24        28 
dram[19]:        76        52        32        36        24        48        32        56        68        56        52        48        32        56        32        24 
dram[20]:        72        48        36        40        24        48        32        52        72        72        56        48        32        56        32        20 
dram[21]:        68        56        36        36        24        44        32        52        72        72        48        44        32        56        32        16 
dram[22]:        64        56        24        36        24        48        32        44        80        72        48        56        32        40        32        16 
dram[23]:        64        60        24        48        32        40        32        40        80        64        40        56        32        48        32        20 
dram[24]:        60        48        28        48        32        44        32        32        80        72        48        60        44        48        32        12 
dram[25]:        72        48        16        40        40        40        32        32        80        72        40        64        40        48        32         8 
dram[26]:        64        48        16        40        40        40        32        20        84        76        36        56        32        56        40        20 
dram[27]:        56        52         8        44        40        32        40        36        92        76        40        52        36        48        40        24 
dram[28]:        64        64        12        36        24        32        40        32        88        72        36        60        24        36        48        16 
dram[29]:        64        64         8        40        24        32        40        28       100        76        44        56        24        44        40         8 
dram[30]:        68        68        24        56        24        32        40        24        80        68        44        48        24        40        40         8 
dram[31]:        56        64        24        48        24        40        40        24        68        60        56        64        32        44        40         8 
total dram writes = 22496
bank skew: 100/4 = 25.00
chip skew: 740/660 = 1.12
average mf latency per bank:
dram[0]:        688       705       711       775       700       720       799       744       696       693       725       686       674       735       779       735
dram[1]:        670       721       718       779       723       741       814       718       683       658       705       689       683       705       757       733
dram[2]:        671       695       747       833       717       747       794       691       690       661       717       723       701       694       761       716
dram[3]:        658       690       741       811       737       750       790       692       698       647       726       741       717       718       748       719
dram[4]:        704       735       737       820       767       778       833       689       704       656       727       749       738       722       752       726
dram[5]:        698       750       734       792       795       775       844       702       716       657       730       754       751       719       775       727
dram[6]:        691       740       697       801       759       772       849       695       718       693       696       722       706       720       782       724
dram[7]:        722       764       690       776       772       749       840       707       721       693       689       730       714       723       823       701
dram[8]:        704       764       722       747       772       740       809       678       718       687       698       732       724       704       801       718
dram[9]:        679       784       768       758       775       724       799       684       725       699       714       736       731       716       814       714
dram[10]:        692       766       729       764       748       740       774       680       683       661       704       727       760       701       766       718
dram[11]:        691       739       697       732       771       754       775       674       676       657       708       735       777       712       801       724
dram[12]:        673       719       710       755       805       735       789       671       693       683       701       715       758       705       772       721
dram[13]:        660       708       690       743       790       732       785       675       677       699       705       705       783       741       792       721
dram[14]:        657       718       686       709       774       730       791       688       705       657       681       735       763       744       793       743
dram[15]:        675       715       703       729       771       706       766       690       712       708       674       693       769       730       794       765
dram[16]:        675       743       702       754       768       705       767       693       731       699       666       708       763       728       762       758
dram[17]:        652       743       747       735       779       709       775       664       724       685       676       709       748       706       773       731
dram[18]:        685       707       736       739       779       683       759       665       701       705       681       722       735       725       786       763
dram[19]:        648       675       745       759       757       709       758       668       655       677       711       706       726       687       744       758
dram[20]:        662       691       735       739       769       714       765       682       653       664       703       719       727       707       741       770
dram[21]:        672       684       743       738       770       714       783       689       651       659       701       717       738       698       758       779
dram[22]:        698       684       757       731       742       685       767       709       628       655       703       687       714       731       766       791
dram[23]:        690       674       775       725       738       710       781       721       640       685       708       710       724       702       758       765
dram[24]:        700       730       774       741       771       724       784       739       654       683       711       726       712       718       760       800
dram[25]:        677       719       812       767       786       731       797       763       650       691       748       731       744       717       776       919
dram[26]:        684       735       819       769       762       734       781       787       627       673       759       751       766       712       752       797
dram[27]:        706       704       843       740       765       773       758       747       617       664       747       771       765       722       752       798
dram[28]:        674       709       821       769       813       750       762       761       626       671       736       721       797       747       746       804
dram[29]:        688       708       829       737       808       771       764       787       610       683       732       744       783       728       776       840
dram[30]:        696       692       768       684       819       756       766       790       656       718       731       766       778       716       772       833
dram[31]:        712       717       798       700       797       746       760       810       675       721       712       716       749       719       767       834
maximum mf latency per bank:
dram[0]:       1061       996       961       954       895       943       967      1097       962      1170      1179      1154       935       973       907      1067
dram[1]:       1066       922      1072       901       922       937       876      1008       955       929       898       920      1068      1007      1019      1023
dram[2]:       1069      1079      1163       934      1162      1029       933      1041      1226      1086       891       969      1042      1009       877      1065
dram[3]:        943       934      1146       915       995       915       909       941      1096      1143       969      1092       967       999       962      1106
dram[4]:       1012      1093      1074       931       899       987      1030      1099       971      1145      1156       984       971       902       986       968
dram[5]:       1258      1149      1175      1056      1098       999      1075      1092      1158       990       935       960       911       935      1055      1128
dram[6]:        988      1027       992       956       942      1031       925       989      1136      1000       967       954       920       986       965       983
dram[7]:       1021      1028      1039      1009       907      1062       953       994      1087      1200       984       984       946       998      1090       977
dram[8]:       1091       984      1039       874       999       932       876      1058       929       975      1058       983       889      1004      1053       938
dram[9]:       1152      1013      1175       989       928      1022       924      1165      1001       945      1096      1031       902       891      1128       905
dram[10]:       1018       904      1089       983       899       948       932       895       946      1036       902       940       881      1037      1073       947
dram[11]:       1004       912       879       931       962      1067       961      1055      1033       966       930       981       989       892      1112       992
dram[12]:        970       981      1027      1074       892      1022      1049      1037      1076       937      1065       966      1019       900      1012       863
dram[13]:       1017      1195      1091       918       941       997      1111      1078      1014      1078      1081       958       894      1044      1023       982
dram[14]:        988      1053       974      1110       935       925      1147       963      1107       968      1102       954       984       991      1013       891
dram[15]:       1017      1033       953      1005       869      1186       887      1127      1133      1008       933       898      1054      1063      1006       986
dram[16]:        941      1013       945      1301      1025      1159      1011      1143      1028      1045       947      1063       926      1096       956       911
dram[17]:        976       949       922       989       957       918       998       866      1077      1055       984       975      1028      1008       963       889
dram[18]:       1014       935       905       981       967       943       951       921      1121      1031      1043      1028       942       915      1014       904
dram[19]:       1009      1033       959      1120      1001      1065       950      1073       951      1010      1037       946      1045       971       990      1052
dram[20]:       1113       936       885      1051      1038      1092       878       972      1012      1055      1035      1076       960      1091       968       901
dram[21]:       1036       975       928      1164      1083       959      1180      1161      1129      1041      1068       962       997      1025      1082       868
dram[22]:       1037       947       886       927       961       932       947       924      1026      1100       979       983       914       955       991       932
dram[23]:       1011       943       885      1078      1013       866      1049       944      1056      1076       879      1016       890       904      1294       931
dram[24]:       1058      1087       873       990      1074      1070      1097       886       934      1023       999      1110      1065      1064      1100       978
dram[25]:        976       989       946       967      1200      1085      1180       869       866       974       937      1186       992      1100      1152       959
dram[26]:       1057      1255       924       998       962      1053       956       913       949      1242       903      1037      1067      1259      1053       908
dram[27]:       1024      1070       941       898       945      1112      1114       912      1026       933       965      1202      1070      1149      1041       910
dram[28]:        951      1036       948      1054      1123       995      1071      1023      1060      1005       916      1099      1041      1042      1215       886
dram[29]:        973      1043       944       952       974       916      1037       968       971      1138       967      1208       918       987      1090       887
dram[30]:        999      1065       892       924      1085      1015       983       940       979      1046       961      1239       945       916      1156       970
dram[31]:       1015      1235      1084       943      1017       907       963       991      1168       908       921       954       969      1080      1014       930
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 1): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18418 n_act=534 n_pre=518 n_ref_event=0 n_req=4223 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=700 bw_util=0.2006
n_activity=8741 dram_eff=0.5432
bk0: 256a 21749i bk1: 256a 22146i bk2: 256a 22054i bk3: 256a 21986i bk4: 256a 22199i bk5: 256a 22204i bk6: 256a 22391i bk7: 256a 22007i bk8: 256a 21745i bk9: 256a 21770i bk10: 256a 21873i bk11: 256a 21862i bk12: 256a 21914i bk13: 256a 22141i bk14: 232a 22573i bk15: 232a 21991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873550
Row_Buffer_Locality_read = 0.896492
Row_Buffer_Locality_write = 0.342857
Bank_Level_Parallism = 3.629302
Bank_Level_Parallism_Col = 2.798508
Bank_Level_Parallism_Ready = 1.571609
write_to_read_ratio_blp_rw_average = 0.239466
GrpLevelPara = 2.097467 

BW Util details:
bwutil = 0.200575 
total_CMD = 23672 
util_bw = 4748 
Wasted_Col = 3092 
Wasted_Row = 528 
Idle = 15304 

BW Util Bottlenecks: 
RCDc_limit = 2425 
RCDWRc_limit = 568 
WTRc_limit = 735 
RTWc_limit = 2101 
CCDLc_limit = 2104 
rwq = 0 
CCDLc_limit_alone = 1824 
WTRc_limit_alone = 633 
RTWc_limit_alone = 1923 

Commands details: 
total_CMD = 23672 
n_nop = 18418 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 700 
n_act = 534 
n_pre = 518 
n_ref = 0 
n_req = 4223 
total_req = 4748 

Dual Bus Interface Util: 
issued_total_row = 1052 
issued_total_col = 4748 
Row_Bus_Util =  0.044441 
CoL_Bus_Util = 0.200575 
Either_Row_CoL_Bus_Util = 0.221950 
Issued_on_Two_Bus_Simul_Util = 0.023065 
issued_two_Eff = 0.103921 
queue_avg = 3.706193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.70619
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 2): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18376 n_act=542 n_pre=526 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=706 bw_util=0.2008
n_activity=8715 dram_eff=0.5455
bk0: 256a 21420i bk1: 256a 22078i bk2: 256a 21895i bk3: 256a 22340i bk4: 256a 22326i bk5: 256a 21994i bk6: 256a 22547i bk7: 256a 22256i bk8: 256a 21583i bk9: 256a 21415i bk10: 256a 22018i bk11: 256a 22192i bk12: 256a 21745i bk13: 256a 22036i bk14: 232a 22481i bk15: 232a 22117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871716
Row_Buffer_Locality_read = 0.892787
Row_Buffer_Locality_write = 0.389830
Bank_Level_Parallism = 3.656209
Bank_Level_Parallism_Col = 2.850020
Bank_Level_Parallism_Ready = 1.613378
write_to_read_ratio_blp_rw_average = 0.221703
GrpLevelPara = 2.101427 

BW Util details:
bwutil = 0.200828 
total_CMD = 23672 
util_bw = 4754 
Wasted_Col = 2955 
Wasted_Row = 642 
Idle = 15321 

BW Util Bottlenecks: 
RCDc_limit = 2461 
RCDWRc_limit = 492 
WTRc_limit = 737 
RTWc_limit = 1716 
CCDLc_limit = 2015 
rwq = 0 
CCDLc_limit_alone = 1848 
WTRc_limit_alone = 675 
RTWc_limit_alone = 1611 

Commands details: 
total_CMD = 23672 
n_nop = 18376 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 706 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 4225 
total_req = 4754 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 4754 
Row_Bus_Util =  0.045117 
CoL_Bus_Util = 0.200828 
Either_Row_CoL_Bus_Util = 0.223724 
Issued_on_Two_Bus_Simul_Util = 0.022220 
issued_two_Eff = 0.099320 
queue_avg = 3.652163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.65216
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 4): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18411 n_act=531 n_pre=515 n_ref_event=0 n_req=4221 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.2002
n_activity=8727 dram_eff=0.5431
bk0: 256a 21846i bk1: 256a 21991i bk2: 256a 22134i bk3: 256a 22432i bk4: 256a 22028i bk5: 256a 22064i bk6: 256a 22372i bk7: 256a 22313i bk8: 256a 21525i bk9: 256a 21365i bk10: 256a 22044i bk11: 256a 22195i bk12: 256a 21972i bk13: 256a 22237i bk14: 232a 22563i bk15: 232a 22233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874200
Row_Buffer_Locality_read = 0.893281
Row_Buffer_Locality_write = 0.427746
Bank_Level_Parallism = 3.526216
Bank_Level_Parallism_Col = 2.718682
Bank_Level_Parallism_Ready = 1.531013
write_to_read_ratio_blp_rw_average = 0.232027
GrpLevelPara = 2.021373 

BW Util details:
bwutil = 0.200237 
total_CMD = 23672 
util_bw = 4740 
Wasted_Col = 3082 
Wasted_Row = 589 
Idle = 15261 

BW Util Bottlenecks: 
RCDc_limit = 2479 
RCDWRc_limit = 460 
WTRc_limit = 560 
RTWc_limit = 1973 
CCDLc_limit = 2138 
rwq = 0 
CCDLc_limit_alone = 1900 
WTRc_limit_alone = 481 
RTWc_limit_alone = 1814 

Commands details: 
total_CMD = 23672 
n_nop = 18411 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 4221 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 4740 
Row_Bus_Util =  0.044187 
CoL_Bus_Util = 0.200237 
Either_Row_CoL_Bus_Util = 0.222246 
Issued_on_Two_Bus_Simul_Util = 0.022178 
issued_two_Eff = 0.099791 
queue_avg = 3.777923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.77792
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 1): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18423 n_act=537 n_pre=522 n_ref_event=0 n_req=4221 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.2001
n_activity=8786 dram_eff=0.539
bk0: 256a 21708i bk1: 256a 21865i bk2: 256a 21684i bk3: 256a 22339i bk4: 256a 22136i bk5: 256a 22343i bk6: 256a 22423i bk7: 256a 22341i bk8: 256a 21606i bk9: 256a 21686i bk10: 256a 22005i bk11: 256a 21920i bk12: 256a 22006i bk13: 256a 22321i bk14: 232a 22465i bk15: 232a 22273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872542
Row_Buffer_Locality_read = 0.891551
Row_Buffer_Locality_write = 0.427746
Bank_Level_Parallism = 3.504050
Bank_Level_Parallism_Col = 2.736407
Bank_Level_Parallism_Ready = 1.601774
write_to_read_ratio_blp_rw_average = 0.226005
GrpLevelPara = 2.043782 

BW Util details:
bwutil = 0.200068 
total_CMD = 23672 
util_bw = 4736 
Wasted_Col = 3077 
Wasted_Row = 706 
Idle = 15153 

BW Util Bottlenecks: 
RCDc_limit = 2346 
RCDWRc_limit = 470 
WTRc_limit = 551 
RTWc_limit = 1418 
CCDLc_limit = 2093 
rwq = 0 
CCDLc_limit_alone = 1901 
WTRc_limit_alone = 486 
RTWc_limit_alone = 1291 

Commands details: 
total_CMD = 23672 
n_nop = 18423 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 537 
n_pre = 522 
n_ref = 0 
n_req = 4221 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1059 
issued_total_col = 4736 
Row_Bus_Util =  0.044736 
CoL_Bus_Util = 0.200068 
Either_Row_CoL_Bus_Util = 0.221739 
Issued_on_Two_Bus_Simul_Util = 0.023065 
issued_two_Eff = 0.104020 
queue_avg = 3.769812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.76981
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 4): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18427 n_act=541 n_pre=525 n_ref_event=0 n_req=4221 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=689 bw_util=0.2001
n_activity=8745 dram_eff=0.5417
bk0: 256a 21919i bk1: 256a 21850i bk2: 256a 21784i bk3: 256a 22208i bk4: 256a 22483i bk5: 256a 22276i bk6: 256a 22320i bk7: 256a 22093i bk8: 256a 21301i bk9: 256a 21116i bk10: 256a 21966i bk11: 256a 22010i bk12: 256a 21847i bk13: 256a 22171i bk14: 232a 22633i bk15: 232a 22060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871831
Row_Buffer_Locality_read = 0.889822
Row_Buffer_Locality_write = 0.450867
Bank_Level_Parallism = 3.733406
Bank_Level_Parallism_Col = 2.880493
Bank_Level_Parallism_Ready = 1.606713
write_to_read_ratio_blp_rw_average = 0.240341
GrpLevelPara = 2.157156 

BW Util details:
bwutil = 0.200110 
total_CMD = 23672 
util_bw = 4737 
Wasted_Col = 2947 
Wasted_Row = 602 
Idle = 15386 

BW Util Bottlenecks: 
RCDc_limit = 2356 
RCDWRc_limit = 520 
WTRc_limit = 515 
RTWc_limit = 1875 
CCDLc_limit = 2022 
rwq = 0 
CCDLc_limit_alone = 1836 
WTRc_limit_alone = 469 
RTWc_limit_alone = 1735 

Commands details: 
total_CMD = 23672 
n_nop = 18427 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 689 
n_act = 541 
n_pre = 525 
n_ref = 0 
n_req = 4221 
total_req = 4737 

Dual Bus Interface Util: 
issued_total_row = 1066 
issued_total_col = 4737 
Row_Bus_Util =  0.045032 
CoL_Bus_Util = 0.200110 
Either_Row_CoL_Bus_Util = 0.221570 
Issued_on_Two_Bus_Simul_Util = 0.023572 
issued_two_Eff = 0.106387 
queue_avg = 3.887335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.88734
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 3): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18432 n_act=542 n_pre=526 n_ref_event=0 n_req=4217 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=674 bw_util=0.1995
n_activity=8754 dram_eff=0.5394
bk0: 256a 21740i bk1: 256a 22065i bk2: 256a 21617i bk3: 256a 22013i bk4: 256a 22346i bk5: 256a 22372i bk6: 256a 22509i bk7: 256a 21842i bk8: 256a 21494i bk9: 256a 21426i bk10: 256a 21772i bk11: 256a 22237i bk12: 256a 22307i bk13: 256a 22238i bk14: 232a 22203i bk15: 232a 22052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871473
Row_Buffer_Locality_read = 0.892292
Row_Buffer_Locality_write = 0.372781
Bank_Level_Parallism = 3.718243
Bank_Level_Parallism_Col = 2.926631
Bank_Level_Parallism_Ready = 1.592334
write_to_read_ratio_blp_rw_average = 0.234502
GrpLevelPara = 2.197736 

BW Util details:
bwutil = 0.199476 
total_CMD = 23672 
util_bw = 4722 
Wasted_Col = 2851 
Wasted_Row = 693 
Idle = 15406 

BW Util Bottlenecks: 
RCDc_limit = 2282 
RCDWRc_limit = 494 
WTRc_limit = 616 
RTWc_limit = 1971 
CCDLc_limit = 1855 
rwq = 0 
CCDLc_limit_alone = 1672 
WTRc_limit_alone = 570 
RTWc_limit_alone = 1834 

Commands details: 
total_CMD = 23672 
n_nop = 18432 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 674 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 4217 
total_req = 4722 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 4722 
Row_Bus_Util =  0.045117 
CoL_Bus_Util = 0.199476 
Either_Row_CoL_Bus_Util = 0.221359 
Issued_on_Two_Bus_Simul_Util = 0.023234 
issued_two_Eff = 0.104962 
queue_avg = 3.958179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95818
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 1): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18421 n_act=538 n_pre=522 n_ref_event=0 n_req=4221 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.2002
n_activity=8813 dram_eff=0.5378
bk0: 256a 21767i bk1: 256a 22233i bk2: 256a 21833i bk3: 256a 22283i bk4: 256a 22442i bk5: 256a 22184i bk6: 256a 22426i bk7: 256a 21862i bk8: 256a 21586i bk9: 256a 21782i bk10: 256a 22075i bk11: 256a 22064i bk12: 256a 22151i bk13: 256a 21813i bk14: 232a 22372i bk15: 232a 22103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872542
Row_Buffer_Locality_read = 0.891304
Row_Buffer_Locality_write = 0.433526
Bank_Level_Parallism = 3.607143
Bank_Level_Parallism_Col = 2.810247
Bank_Level_Parallism_Ready = 1.544515
write_to_read_ratio_blp_rw_average = 0.217020
GrpLevelPara = 2.152515 

BW Util details:
bwutil = 0.200237 
total_CMD = 23672 
util_bw = 4740 
Wasted_Col = 2898 
Wasted_Row = 678 
Idle = 15356 

BW Util Bottlenecks: 
RCDc_limit = 2339 
RCDWRc_limit = 501 
WTRc_limit = 724 
RTWc_limit = 1722 
CCDLc_limit = 1830 
rwq = 0 
CCDLc_limit_alone = 1663 
WTRc_limit_alone = 674 
RTWc_limit_alone = 1605 

Commands details: 
total_CMD = 23672 
n_nop = 18421 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 538 
n_pre = 522 
n_ref = 0 
n_req = 4221 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1060 
issued_total_col = 4740 
Row_Bus_Util =  0.044779 
CoL_Bus_Util = 0.200237 
Either_Row_CoL_Bus_Util = 0.221823 
Issued_on_Two_Bus_Simul_Util = 0.023192 
issued_two_Eff = 0.104552 
queue_avg = 3.418004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.418
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 1): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18400 n_act=562 n_pre=546 n_ref_event=0 n_req=4219 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1999
n_activity=8685 dram_eff=0.5448
bk0: 256a 21863i bk1: 256a 22198i bk2: 256a 21839i bk3: 256a 21912i bk4: 256a 22349i bk5: 256a 22219i bk6: 256a 22312i bk7: 256a 22038i bk8: 256a 21740i bk9: 256a 21608i bk10: 256a 21739i bk11: 256a 22145i bk12: 256a 22088i bk13: 256a 22011i bk14: 232a 22199i bk15: 232a 22340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866793
Row_Buffer_Locality_read = 0.889081
Row_Buffer_Locality_write = 0.339181
Bank_Level_Parallism = 3.633764
Bank_Level_Parallism_Col = 2.770260
Bank_Level_Parallism_Ready = 1.575655
write_to_read_ratio_blp_rw_average = 0.231844
GrpLevelPara = 2.126493 

BW Util details:
bwutil = 0.199899 
total_CMD = 23672 
util_bw = 4732 
Wasted_Col = 3033 
Wasted_Row = 593 
Idle = 15314 

BW Util Bottlenecks: 
RCDc_limit = 2370 
RCDWRc_limit = 537 
WTRc_limit = 654 
RTWc_limit = 1589 
CCDLc_limit = 2053 
rwq = 0 
CCDLc_limit_alone = 1857 
WTRc_limit_alone = 569 
RTWc_limit_alone = 1478 

Commands details: 
total_CMD = 23672 
n_nop = 18400 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 562 
n_pre = 546 
n_ref = 0 
n_req = 4219 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1108 
issued_total_col = 4732 
Row_Bus_Util =  0.046806 
CoL_Bus_Util = 0.199899 
Either_Row_CoL_Bus_Util = 0.222710 
Issued_on_Two_Bus_Simul_Util = 0.023995 
issued_two_Eff = 0.107739 
queue_avg = 3.842092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.84209
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 1): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18395 n_act=548 n_pre=532 n_ref_event=0 n_req=4214 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=664 bw_util=0.1991
n_activity=8834 dram_eff=0.5334
bk0: 256a 21738i bk1: 256a 22289i bk2: 256a 21909i bk3: 256a 22317i bk4: 256a 22279i bk5: 256a 22245i bk6: 256a 22673i bk7: 256a 22036i bk8: 256a 21711i bk9: 256a 21697i bk10: 256a 21720i bk11: 256a 22063i bk12: 256a 22217i bk13: 256a 21980i bk14: 232a 22446i bk15: 232a 22380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869957
Row_Buffer_Locality_read = 0.890316
Row_Buffer_Locality_write = 0.373494
Bank_Level_Parallism = 3.455254
Bank_Level_Parallism_Col = 2.658234
Bank_Level_Parallism_Ready = 1.510611
write_to_read_ratio_blp_rw_average = 0.237655
GrpLevelPara = 2.037816 

BW Util details:
bwutil = 0.199054 
total_CMD = 23672 
util_bw = 4712 
Wasted_Col = 3099 
Wasted_Row = 659 
Idle = 15202 

BW Util Bottlenecks: 
RCDc_limit = 2463 
RCDWRc_limit = 496 
WTRc_limit = 655 
RTWc_limit = 1741 
CCDLc_limit = 1950 
rwq = 0 
CCDLc_limit_alone = 1781 
WTRc_limit_alone = 597 
RTWc_limit_alone = 1630 

Commands details: 
total_CMD = 23672 
n_nop = 18395 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 664 
n_act = 548 
n_pre = 532 
n_ref = 0 
n_req = 4214 
total_req = 4712 

Dual Bus Interface Util: 
issued_total_row = 1080 
issued_total_col = 4712 
Row_Bus_Util =  0.045624 
CoL_Bus_Util = 0.199054 
Either_Row_CoL_Bus_Util = 0.222922 
Issued_on_Two_Bus_Simul_Util = 0.021756 
issued_two_Eff = 0.097593 
queue_avg = 3.552890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.55289
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 2): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18416 n_act=555 n_pre=540 n_ref_event=0 n_req=4213 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=650 bw_util=0.1985
n_activity=8797 dram_eff=0.534
bk0: 256a 21706i bk1: 256a 22145i bk2: 256a 22015i bk3: 256a 22098i bk4: 256a 22116i bk5: 256a 22214i bk6: 256a 22234i bk7: 256a 22059i bk8: 256a 21911i bk9: 256a 21603i bk10: 256a 21766i bk11: 256a 22098i bk12: 256a 22237i bk13: 256a 21948i bk14: 232a 22228i bk15: 232a 22448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867996
Row_Buffer_Locality_read = 0.888340
Row_Buffer_Locality_write = 0.365854
Bank_Level_Parallism = 3.569770
Bank_Level_Parallism_Col = 2.759588
Bank_Level_Parallism_Ready = 1.537463
write_to_read_ratio_blp_rw_average = 0.238522
GrpLevelPara = 2.111140 

BW Util details:
bwutil = 0.198462 
total_CMD = 23672 
util_bw = 4698 
Wasted_Col = 3040 
Wasted_Row = 704 
Idle = 15230 

BW Util Bottlenecks: 
RCDc_limit = 2479 
RCDWRc_limit = 539 
WTRc_limit = 676 
RTWc_limit = 1735 
CCDLc_limit = 1937 
rwq = 0 
CCDLc_limit_alone = 1731 
WTRc_limit_alone = 634 
RTWc_limit_alone = 1571 

Commands details: 
total_CMD = 23672 
n_nop = 18416 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 650 
n_act = 555 
n_pre = 540 
n_ref = 0 
n_req = 4213 
total_req = 4698 

Dual Bus Interface Util: 
issued_total_row = 1095 
issued_total_col = 4698 
Row_Bus_Util =  0.046257 
CoL_Bus_Util = 0.198462 
Either_Row_CoL_Bus_Util = 0.222034 
Issued_on_Two_Bus_Simul_Util = 0.022685 
issued_two_Eff = 0.102169 
queue_avg = 3.816239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=3.81624
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 2): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18377 n_act=556 n_pre=540 n_ref_event=0 n_req=4219 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1999
n_activity=8861 dram_eff=0.534
bk0: 256a 21735i bk1: 256a 22258i bk2: 256a 22053i bk3: 256a 22150i bk4: 256a 22352i bk5: 256a 22104i bk6: 256a 22541i bk7: 256a 22150i bk8: 256a 21804i bk9: 256a 21796i bk10: 256a 21846i bk11: 256a 22030i bk12: 256a 22249i bk13: 256a 21853i bk14: 232a 22189i bk15: 232a 22048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868215
Row_Buffer_Locality_read = 0.891057
Row_Buffer_Locality_write = 0.327485
Bank_Level_Parallism = 3.473494
Bank_Level_Parallism_Col = 2.656926
Bank_Level_Parallism_Ready = 1.500845
write_to_read_ratio_blp_rw_average = 0.218743
GrpLevelPara = 2.045057 

BW Util details:
bwutil = 0.199899 
total_CMD = 23672 
util_bw = 4732 
Wasted_Col = 3105 
Wasted_Row = 746 
Idle = 15089 

BW Util Bottlenecks: 
RCDc_limit = 2393 
RCDWRc_limit = 566 
WTRc_limit = 782 
RTWc_limit = 1496 
CCDLc_limit = 1988 
rwq = 0 
CCDLc_limit_alone = 1848 
WTRc_limit_alone = 697 
RTWc_limit_alone = 1441 

Commands details: 
total_CMD = 23672 
n_nop = 18377 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 556 
n_pre = 540 
n_ref = 0 
n_req = 4219 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1096 
issued_total_col = 4732 
Row_Bus_Util =  0.046299 
CoL_Bus_Util = 0.199899 
Either_Row_CoL_Bus_Util = 0.223682 
Issued_on_Two_Bus_Simul_Util = 0.022516 
issued_two_Eff = 0.100661 
queue_avg = 3.677045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.67704
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 1): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18419 n_act=524 n_pre=508 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.2009
n_activity=8845 dram_eff=0.5377
bk0: 256a 22036i bk1: 256a 22393i bk2: 256a 21972i bk3: 256a 22363i bk4: 256a 22244i bk5: 256a 22040i bk6: 256a 22480i bk7: 256a 21890i bk8: 256a 21241i bk9: 256a 21584i bk10: 256a 22050i bk11: 256a 22146i bk12: 256a 22050i bk13: 256a 22105i bk14: 232a 22146i bk15: 232a 22101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875976
Row_Buffer_Locality_read = 0.897233
Row_Buffer_Locality_write = 0.389830
Bank_Level_Parallism = 3.530459
Bank_Level_Parallism_Col = 2.795341
Bank_Level_Parallism_Ready = 1.505467
write_to_read_ratio_blp_rw_average = 0.255403
GrpLevelPara = 2.105337 

BW Util details:
bwutil = 0.200912 
total_CMD = 23672 
util_bw = 4756 
Wasted_Col = 3126 
Wasted_Row = 654 
Idle = 15136 

BW Util Bottlenecks: 
RCDc_limit = 2272 
RCDWRc_limit = 564 
WTRc_limit = 532 
RTWc_limit = 2615 
CCDLc_limit = 2030 
rwq = 0 
CCDLc_limit_alone = 1780 
WTRc_limit_alone = 491 
RTWc_limit_alone = 2406 

Commands details: 
total_CMD = 23672 
n_nop = 18419 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 4225 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 4756 
Row_Bus_Util =  0.043596 
CoL_Bus_Util = 0.200912 
Either_Row_CoL_Bus_Util = 0.221908 
Issued_on_Two_Bus_Simul_Util = 0.022601 
issued_two_Eff = 0.101847 
queue_avg = 3.402839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=3.40284
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18421 n_act=519 n_pre=503 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=709 bw_util=0.201
n_activity=8720 dram_eff=0.5455
bk0: 256a 21825i bk1: 256a 21942i bk2: 256a 21986i bk3: 256a 22035i bk4: 256a 22534i bk5: 256a 22207i bk6: 256a 22205i bk7: 256a 21787i bk8: 256a 21415i bk9: 256a 21656i bk10: 256a 22004i bk11: 256a 22138i bk12: 256a 21952i bk13: 256a 21942i bk14: 232a 22263i bk15: 232a 22415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877189
Row_Buffer_Locality_read = 0.898468
Row_Buffer_Locality_write = 0.393258
Bank_Level_Parallism = 3.646968
Bank_Level_Parallism_Col = 2.879856
Bank_Level_Parallism_Ready = 1.548245
write_to_read_ratio_blp_rw_average = 0.250556
GrpLevelPara = 2.120916 

BW Util details:
bwutil = 0.200955 
total_CMD = 23672 
util_bw = 4757 
Wasted_Col = 3077 
Wasted_Row = 576 
Idle = 15262 

BW Util Bottlenecks: 
RCDc_limit = 2334 
RCDWRc_limit = 467 
WTRc_limit = 548 
RTWc_limit = 2471 
CCDLc_limit = 2111 
rwq = 0 
CCDLc_limit_alone = 1868 
WTRc_limit_alone = 522 
RTWc_limit_alone = 2254 

Commands details: 
total_CMD = 23672 
n_nop = 18421 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 709 
n_act = 519 
n_pre = 503 
n_ref = 0 
n_req = 4226 
total_req = 4757 

Dual Bus Interface Util: 
issued_total_row = 1022 
issued_total_col = 4757 
Row_Bus_Util =  0.043173 
CoL_Bus_Util = 0.200955 
Either_Row_CoL_Bus_Util = 0.221823 
Issued_on_Two_Bus_Simul_Util = 0.022305 
issued_two_Eff = 0.100552 
queue_avg = 3.719584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=3.71958
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 1): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18370 n_act=535 n_pre=519 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.2011
n_activity=8701 dram_eff=0.5471
bk0: 256a 21537i bk1: 256a 22094i bk2: 256a 21903i bk3: 256a 22345i bk4: 256a 22378i bk5: 256a 22052i bk6: 256a 22340i bk7: 256a 21911i bk8: 256a 21716i bk9: 256a 21573i bk10: 256a 21840i bk11: 256a 22113i bk12: 256a 22377i bk13: 256a 21983i bk14: 232a 22075i bk15: 232a 22270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873403
Row_Buffer_Locality_read = 0.894516
Row_Buffer_Locality_write = 0.393258
Bank_Level_Parallism = 3.661060
Bank_Level_Parallism_Col = 2.854650
Bank_Level_Parallism_Ready = 1.527311
write_to_read_ratio_blp_rw_average = 0.222422
GrpLevelPara = 2.110185 

BW Util details:
bwutil = 0.201081 
total_CMD = 23672 
util_bw = 4760 
Wasted_Col = 2984 
Wasted_Row = 579 
Idle = 15349 

BW Util Bottlenecks: 
RCDc_limit = 2280 
RCDWRc_limit = 534 
WTRc_limit = 807 
RTWc_limit = 2123 
CCDLc_limit = 2181 
rwq = 0 
CCDLc_limit_alone = 1948 
WTRc_limit_alone = 723 
RTWc_limit_alone = 1974 

Commands details: 
total_CMD = 23672 
n_nop = 18370 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 4226 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 4760 
Row_Bus_Util =  0.044525 
CoL_Bus_Util = 0.201081 
Either_Row_CoL_Bus_Util = 0.223978 
Issued_on_Two_Bus_Simul_Util = 0.021629 
issued_two_Eff = 0.096567 
queue_avg = 3.764110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=3.76411
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18351 n_act=543 n_pre=527 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.2016
n_activity=8760 dram_eff=0.5447
bk0: 256a 21619i bk1: 256a 21965i bk2: 256a 21727i bk3: 256a 21924i bk4: 256a 22304i bk5: 256a 22227i bk6: 256a 22381i bk7: 256a 21759i bk8: 256a 21565i bk9: 256a 21998i bk10: 256a 21952i bk11: 256a 22414i bk12: 256a 22214i bk13: 256a 22160i bk14: 232a 22122i bk15: 232a 22325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871601
Row_Buffer_Locality_read = 0.893775
Row_Buffer_Locality_write = 0.375691
Bank_Level_Parallism = 3.605826
Bank_Level_Parallism_Col = 2.808359
Bank_Level_Parallism_Ready = 1.502934
write_to_read_ratio_blp_rw_average = 0.240324
GrpLevelPara = 2.114777 

BW Util details:
bwutil = 0.201588 
total_CMD = 23672 
util_bw = 4772 
Wasted_Col = 3026 
Wasted_Row = 612 
Idle = 15262 

BW Util Bottlenecks: 
RCDc_limit = 2422 
RCDWRc_limit = 517 
WTRc_limit = 767 
RTWc_limit = 2107 
CCDLc_limit = 2090 
rwq = 0 
CCDLc_limit_alone = 1785 
WTRc_limit_alone = 658 
RTWc_limit_alone = 1911 

Commands details: 
total_CMD = 23672 
n_nop = 18351 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 543 
n_pre = 527 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1070 
issued_total_col = 4772 
Row_Bus_Util =  0.045201 
CoL_Bus_Util = 0.201588 
Either_Row_CoL_Bus_Util = 0.224780 
Issued_on_Two_Bus_Simul_Util = 0.022009 
issued_two_Eff = 0.097914 
queue_avg = 3.610848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.61085
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 2): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18385 n_act=551 n_pre=535 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.2014
n_activity=8846 dram_eff=0.539
bk0: 256a 21856i bk1: 256a 21762i bk2: 256a 22121i bk3: 256a 21935i bk4: 256a 22533i bk5: 256a 22129i bk6: 256a 22294i bk7: 256a 21887i bk8: 256a 21679i bk9: 256a 21962i bk10: 256a 21773i bk11: 256a 22006i bk12: 256a 21995i bk13: 256a 22001i bk14: 232a 22157i bk15: 232a 22160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869678
Row_Buffer_Locality_read = 0.891551
Row_Buffer_Locality_write = 0.377778
Bank_Level_Parallism = 3.630242
Bank_Level_Parallism_Col = 2.849008
Bank_Level_Parallism_Ready = 1.529572
write_to_read_ratio_blp_rw_average = 0.243463
GrpLevelPara = 2.123622 

BW Util details:
bwutil = 0.201419 
total_CMD = 23672 
util_bw = 4768 
Wasted_Col = 3007 
Wasted_Row = 690 
Idle = 15207 

BW Util Bottlenecks: 
RCDc_limit = 2503 
RCDWRc_limit = 520 
WTRc_limit = 608 
RTWc_limit = 2175 
CCDLc_limit = 1954 
rwq = 0 
CCDLc_limit_alone = 1693 
WTRc_limit_alone = 555 
RTWc_limit_alone = 1967 

Commands details: 
total_CMD = 23672 
n_nop = 18385 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 551 
n_pre = 535 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1086 
issued_total_col = 4768 
Row_Bus_Util =  0.045877 
CoL_Bus_Util = 0.201419 
Either_Row_CoL_Bus_Util = 0.223344 
Issued_on_Two_Bus_Simul_Util = 0.023952 
issued_two_Eff = 0.107244 
queue_avg = 3.486440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=3.48644
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 2): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18363 n_act=544 n_pre=528 n_ref_event=0 n_req=4227 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=716 bw_util=0.2013
n_activity=8691 dram_eff=0.5482
bk0: 256a 21925i bk1: 256a 21748i bk2: 256a 22217i bk3: 256a 21591i bk4: 256a 22183i bk5: 256a 21883i bk6: 256a 22165i bk7: 256a 21904i bk8: 256a 21763i bk9: 256a 21644i bk10: 256a 21984i bk11: 256a 21757i bk12: 256a 22127i bk13: 256a 21598i bk14: 232a 22479i bk15: 232a 22285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871303
Row_Buffer_Locality_read = 0.891798
Row_Buffer_Locality_write = 0.407821
Bank_Level_Parallism = 3.815055
Bank_Level_Parallism_Col = 2.991328
Bank_Level_Parallism_Ready = 1.545970
write_to_read_ratio_blp_rw_average = 0.234853
GrpLevelPara = 2.160367 

BW Util details:
bwutil = 0.201250 
total_CMD = 23672 
util_bw = 4764 
Wasted_Col = 3022 
Wasted_Row = 530 
Idle = 15356 

BW Util Bottlenecks: 
RCDc_limit = 2440 
RCDWRc_limit = 484 
WTRc_limit = 909 
RTWc_limit = 2525 
CCDLc_limit = 2049 
rwq = 0 
CCDLc_limit_alone = 1733 
WTRc_limit_alone = 776 
RTWc_limit_alone = 2342 

Commands details: 
total_CMD = 23672 
n_nop = 18363 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 716 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 4227 
total_req = 4764 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 4764 
Row_Bus_Util =  0.045286 
CoL_Bus_Util = 0.201250 
Either_Row_CoL_Bus_Util = 0.224273 
Issued_on_Two_Bus_Simul_Util = 0.022263 
issued_two_Eff = 0.099265 
queue_avg = 4.023741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.02374
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 2): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18361 n_act=558 n_pre=542 n_ref_event=0 n_req=4232 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.2021
n_activity=8719 dram_eff=0.5487
bk0: 256a 21496i bk1: 256a 21888i bk2: 256a 22065i bk3: 256a 21998i bk4: 256a 22007i bk5: 256a 22224i bk6: 256a 22227i bk7: 256a 22258i bk8: 256a 21897i bk9: 256a 21722i bk10: 256a 21925i bk11: 256a 21789i bk12: 256a 22195i bk13: 256a 22015i bk14: 232a 22247i bk15: 232a 22595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868147
Row_Buffer_Locality_read = 0.888834
Row_Buffer_Locality_write = 0.413043
Bank_Level_Parallism = 3.663457
Bank_Level_Parallism_Col = 2.782812
Bank_Level_Parallism_Ready = 1.522366
write_to_read_ratio_blp_rw_average = 0.225846
GrpLevelPara = 2.097365 

BW Util details:
bwutil = 0.202095 
total_CMD = 23672 
util_bw = 4784 
Wasted_Col = 2973 
Wasted_Row = 551 
Idle = 15364 

BW Util Bottlenecks: 
RCDc_limit = 2372 
RCDWRc_limit = 540 
WTRc_limit = 693 
RTWc_limit = 1727 
CCDLc_limit = 2196 
rwq = 0 
CCDLc_limit_alone = 2014 
WTRc_limit_alone = 607 
RTWc_limit_alone = 1631 

Commands details: 
total_CMD = 23672 
n_nop = 18361 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 558 
n_pre = 542 
n_ref = 0 
n_req = 4232 
total_req = 4784 

Dual Bus Interface Util: 
issued_total_row = 1100 
issued_total_col = 4784 
Row_Bus_Util =  0.046468 
CoL_Bus_Util = 0.202095 
Either_Row_CoL_Bus_Util = 0.224358 
Issued_on_Two_Bus_Simul_Util = 0.024206 
issued_two_Eff = 0.107889 
queue_avg = 3.613172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.61317
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 4): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18339 n_act=565 n_pre=549 n_ref_event=0 n_req=4230 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=726 bw_util=0.2017
n_activity=8987 dram_eff=0.5312
bk0: 256a 21481i bk1: 256a 21889i bk2: 256a 21960i bk3: 256a 21779i bk4: 256a 22114i bk5: 256a 22020i bk6: 256a 22129i bk7: 256a 22031i bk8: 256a 21975i bk9: 256a 21716i bk10: 256a 21789i bk11: 256a 22166i bk12: 256a 22156i bk13: 256a 21898i bk14: 232a 22285i bk15: 232a 22474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866430
Row_Buffer_Locality_read = 0.890069
Row_Buffer_Locality_write = 0.340659
Bank_Level_Parallism = 3.601319
Bank_Level_Parallism_Col = 2.772458
Bank_Level_Parallism_Ready = 1.537704
write_to_read_ratio_blp_rw_average = 0.256108
GrpLevelPara = 2.062492 

BW Util details:
bwutil = 0.201673 
total_CMD = 23672 
util_bw = 4774 
Wasted_Col = 3232 
Wasted_Row = 635 
Idle = 15031 

BW Util Bottlenecks: 
RCDc_limit = 2486 
RCDWRc_limit = 578 
WTRc_limit = 612 
RTWc_limit = 2230 
CCDLc_limit = 2174 
rwq = 0 
CCDLc_limit_alone = 1920 
WTRc_limit_alone = 564 
RTWc_limit_alone = 2024 

Commands details: 
total_CMD = 23672 
n_nop = 18339 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 726 
n_act = 565 
n_pre = 549 
n_ref = 0 
n_req = 4230 
total_req = 4774 

Dual Bus Interface Util: 
issued_total_row = 1114 
issued_total_col = 4774 
Row_Bus_Util =  0.047060 
CoL_Bus_Util = 0.201673 
Either_Row_CoL_Bus_Util = 0.225287 
Issued_on_Two_Bus_Simul_Util = 0.023445 
issued_two_Eff = 0.104069 
queue_avg = 3.535781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.53578
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 1): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18338 n_act=545 n_pre=529 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.2016
n_activity=8805 dram_eff=0.542
bk0: 256a 21691i bk1: 256a 22094i bk2: 256a 22264i bk3: 256a 21772i bk4: 256a 22331i bk5: 256a 22186i bk6: 256a 22346i bk7: 256a 22140i bk8: 256a 21904i bk9: 256a 21755i bk10: 256a 21932i bk11: 256a 22053i bk12: 256a 22375i bk13: 256a 22086i bk14: 232a 22290i bk15: 232a 22356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871128
Row_Buffer_Locality_read = 0.893281
Row_Buffer_Locality_write = 0.375691
Bank_Level_Parallism = 3.474654
Bank_Level_Parallism_Col = 2.689410
Bank_Level_Parallism_Ready = 1.530386
write_to_read_ratio_blp_rw_average = 0.220429
GrpLevelPara = 2.059943 

BW Util details:
bwutil = 0.201588 
total_CMD = 23672 
util_bw = 4772 
Wasted_Col = 3024 
Wasted_Row = 667 
Idle = 15209 

BW Util Bottlenecks: 
RCDc_limit = 2288 
RCDWRc_limit = 553 
WTRc_limit = 612 
RTWc_limit = 1676 
CCDLc_limit = 1991 
rwq = 0 
CCDLc_limit_alone = 1807 
WTRc_limit_alone = 588 
RTWc_limit_alone = 1516 

Commands details: 
total_CMD = 23672 
n_nop = 18338 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 545 
n_pre = 529 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1074 
issued_total_col = 4772 
Row_Bus_Util =  0.045370 
CoL_Bus_Util = 0.201588 
Either_Row_CoL_Bus_Util = 0.225330 
Issued_on_Two_Bus_Simul_Util = 0.021629 
issued_two_Eff = 0.095988 
queue_avg = 3.348978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=3.34898
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 1): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18338 n_act=560 n_pre=544 n_ref_event=0 n_req=4233 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=740 bw_util=0.2023
n_activity=8630 dram_eff=0.5548
bk0: 256a 21542i bk1: 256a 22025i bk2: 256a 22197i bk3: 256a 21784i bk4: 256a 22117i bk5: 256a 21899i bk6: 256a 22597i bk7: 256a 21824i bk8: 256a 21296i bk9: 256a 21729i bk10: 256a 21828i bk11: 256a 21963i bk12: 256a 22127i bk13: 256a 22061i bk14: 232a 22429i bk15: 232a 22509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867706
Row_Buffer_Locality_read = 0.889328
Row_Buffer_Locality_write = 0.394595
Bank_Level_Parallism = 3.731587
Bank_Level_Parallism_Col = 2.868212
Bank_Level_Parallism_Ready = 1.602966
write_to_read_ratio_blp_rw_average = 0.227750
GrpLevelPara = 2.132048 

BW Util details:
bwutil = 0.202264 
total_CMD = 23672 
util_bw = 4788 
Wasted_Col = 2960 
Wasted_Row = 575 
Idle = 15349 

BW Util Bottlenecks: 
RCDc_limit = 2442 
RCDWRc_limit = 543 
WTRc_limit = 607 
RTWc_limit = 1944 
CCDLc_limit = 2076 
rwq = 0 
CCDLc_limit_alone = 1847 
WTRc_limit_alone = 539 
RTWc_limit_alone = 1783 

Commands details: 
total_CMD = 23672 
n_nop = 18338 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 740 
n_act = 560 
n_pre = 544 
n_ref = 0 
n_req = 4233 
total_req = 4788 

Dual Bus Interface Util: 
issued_total_row = 1104 
issued_total_col = 4788 
Row_Bus_Util =  0.046637 
CoL_Bus_Util = 0.202264 
Either_Row_CoL_Bus_Util = 0.225330 
Issued_on_Two_Bus_Simul_Util = 0.023572 
issued_two_Eff = 0.104612 
queue_avg = 3.597879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.59788
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 2): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18375 n_act=559 n_pre=543 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.2014
n_activity=8749 dram_eff=0.545
bk0: 256a 21883i bk1: 256a 21926i bk2: 256a 22122i bk3: 256a 22035i bk4: 256a 22297i bk5: 256a 22109i bk6: 256a 22302i bk7: 256a 21907i bk8: 256a 21581i bk9: 256a 21455i bk10: 256a 21983i bk11: 256a 22048i bk12: 256a 21963i bk13: 256a 21990i bk14: 232a 22292i bk15: 232a 22768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867786
Row_Buffer_Locality_read = 0.888340
Row_Buffer_Locality_write = 0.405556
Bank_Level_Parallism = 3.611985
Bank_Level_Parallism_Col = 2.760082
Bank_Level_Parallism_Ready = 1.528314
write_to_read_ratio_blp_rw_average = 0.220912
GrpLevelPara = 2.130396 

BW Util details:
bwutil = 0.201419 
total_CMD = 23672 
util_bw = 4768 
Wasted_Col = 3057 
Wasted_Row = 569 
Idle = 15278 

BW Util Bottlenecks: 
RCDc_limit = 2522 
RCDWRc_limit = 445 
WTRc_limit = 749 
RTWc_limit = 1679 
CCDLc_limit = 1884 
rwq = 0 
CCDLc_limit_alone = 1726 
WTRc_limit_alone = 699 
RTWc_limit_alone = 1571 

Commands details: 
total_CMD = 23672 
n_nop = 18375 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 559 
n_pre = 543 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1102 
issued_total_col = 4768 
Row_Bus_Util =  0.046553 
CoL_Bus_Util = 0.201419 
Either_Row_CoL_Bus_Util = 0.223766 
Issued_on_Two_Bus_Simul_Util = 0.024206 
issued_two_Eff = 0.108174 
queue_avg = 3.931480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93148
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18407 n_act=535 n_pre=519 n_ref_event=0 n_req=4224 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=703 bw_util=0.2007
n_activity=8557 dram_eff=0.5552
bk0: 256a 21701i bk1: 256a 21812i bk2: 256a 22347i bk3: 256a 22001i bk4: 256a 22291i bk5: 256a 22064i bk6: 256a 22256i bk7: 256a 22131i bk8: 256a 21510i bk9: 256a 21574i bk10: 256a 21900i bk11: 256a 22044i bk12: 256a 22227i bk13: 256a 22210i bk14: 232a 22321i bk15: 232a 22489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873343
Row_Buffer_Locality_read = 0.892787
Row_Buffer_Locality_write = 0.426136
Bank_Level_Parallism = 3.660100
Bank_Level_Parallism_Col = 2.854918
Bank_Level_Parallism_Ready = 1.567670
write_to_read_ratio_blp_rw_average = 0.222396
GrpLevelPara = 2.089505 

BW Util details:
bwutil = 0.200701 
total_CMD = 23672 
util_bw = 4751 
Wasted_Col = 2890 
Wasted_Row = 582 
Idle = 15449 

BW Util Bottlenecks: 
RCDc_limit = 2246 
RCDWRc_limit = 428 
WTRc_limit = 658 
RTWc_limit = 1668 
CCDLc_limit = 1902 
rwq = 0 
CCDLc_limit_alone = 1717 
WTRc_limit_alone = 568 
RTWc_limit_alone = 1573 

Commands details: 
total_CMD = 23672 
n_nop = 18407 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 703 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 4224 
total_req = 4751 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 4751 
Row_Bus_Util =  0.044525 
CoL_Bus_Util = 0.200701 
Either_Row_CoL_Bus_Util = 0.222415 
Issued_on_Two_Bus_Simul_Util = 0.022812 
issued_two_Eff = 0.102564 
queue_avg = 3.437943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=3.43794
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 2): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18399 n_act=550 n_pre=534 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.2011
n_activity=8647 dram_eff=0.5505
bk0: 256a 21547i bk1: 256a 21257i bk2: 256a 22397i bk3: 256a 21658i bk4: 256a 22005i bk5: 256a 22297i bk6: 256a 22134i bk7: 256a 22229i bk8: 256a 21651i bk9: 256a 21618i bk10: 256a 22307i bk11: 256a 21763i bk12: 256a 22304i bk13: 256a 21953i bk14: 232a 22287i bk15: 232a 22515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869853
Row_Buffer_Locality_read = 0.892045
Row_Buffer_Locality_write = 0.365169
Bank_Level_Parallism = 3.742138
Bank_Level_Parallism_Col = 2.876815
Bank_Level_Parallism_Ready = 1.575420
write_to_read_ratio_blp_rw_average = 0.241650
GrpLevelPara = 2.131483 

BW Util details:
bwutil = 0.201081 
total_CMD = 23672 
util_bw = 4760 
Wasted_Col = 3020 
Wasted_Row = 519 
Idle = 15373 

BW Util Bottlenecks: 
RCDc_limit = 2333 
RCDWRc_limit = 527 
WTRc_limit = 684 
RTWc_limit = 2064 
CCDLc_limit = 1986 
rwq = 0 
CCDLc_limit_alone = 1803 
WTRc_limit_alone = 650 
RTWc_limit_alone = 1915 

Commands details: 
total_CMD = 23672 
n_nop = 18399 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 4226 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 4760 
Row_Bus_Util =  0.045792 
CoL_Bus_Util = 0.201081 
Either_Row_CoL_Bus_Util = 0.222753 
Issued_on_Two_Bus_Simul_Util = 0.024121 
issued_two_Eff = 0.108288 
queue_avg = 3.662724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66272
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18398 n_act=556 n_pre=540 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.2014
n_activity=8879 dram_eff=0.537
bk0: 256a 21669i bk1: 256a 21916i bk2: 256a 22305i bk3: 256a 22077i bk4: 256a 22264i bk5: 256a 22180i bk6: 256a 22152i bk7: 256a 22019i bk8: 256a 21655i bk9: 256a 21580i bk10: 256a 21671i bk11: 256a 21704i bk12: 256a 22027i bk13: 256a 21864i bk14: 232a 22348i bk15: 232a 22567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868496
Row_Buffer_Locality_read = 0.889328
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 3.669983
Bank_Level_Parallism_Col = 2.852092
Bank_Level_Parallism_Ready = 1.576552
write_to_read_ratio_blp_rw_average = 0.236307
GrpLevelPara = 2.137676 

BW Util details:
bwutil = 0.201419 
total_CMD = 23672 
util_bw = 4768 
Wasted_Col = 3025 
Wasted_Row = 649 
Idle = 15230 

BW Util Bottlenecks: 
RCDc_limit = 2486 
RCDWRc_limit = 464 
WTRc_limit = 793 
RTWc_limit = 1661 
CCDLc_limit = 1935 
rwq = 0 
CCDLc_limit_alone = 1749 
WTRc_limit_alone = 716 
RTWc_limit_alone = 1552 

Commands details: 
total_CMD = 23672 
n_nop = 18398 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 556 
n_pre = 540 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1096 
issued_total_col = 4768 
Row_Bus_Util =  0.046299 
CoL_Bus_Util = 0.201419 
Either_Row_CoL_Bus_Util = 0.222795 
Issued_on_Two_Bus_Simul_Util = 0.024924 
issued_two_Eff = 0.111870 
queue_avg = 3.887082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.88708
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18406 n_act=542 n_pre=526 n_ref_event=0 n_req=4216 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=704 bw_util=0.2004
n_activity=8765 dram_eff=0.5412
bk0: 256a 22016i bk1: 256a 21935i bk2: 256a 22416i bk3: 256a 22023i bk4: 256a 22042i bk5: 256a 22073i bk6: 256a 21956i bk7: 256a 22454i bk8: 256a 21834i bk9: 256a 21756i bk10: 256a 22176i bk11: 256a 21487i bk12: 256a 21947i bk13: 256a 22024i bk14: 232a 22313i bk15: 224a 22553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871442
Row_Buffer_Locality_read = 0.891089
Row_Buffer_Locality_write = 0.420455
Bank_Level_Parallism = 3.574257
Bank_Level_Parallism_Col = 2.820158
Bank_Level_Parallism_Ready = 1.582631
write_to_read_ratio_blp_rw_average = 0.243945
GrpLevelPara = 2.147563 

BW Util details:
bwutil = 0.200406 
total_CMD = 23672 
util_bw = 4744 
Wasted_Col = 2917 
Wasted_Row = 722 
Idle = 15289 

BW Util Bottlenecks: 
RCDc_limit = 2285 
RCDWRc_limit = 510 
WTRc_limit = 562 
RTWc_limit = 1614 
CCDLc_limit = 1880 
rwq = 0 
CCDLc_limit_alone = 1681 
WTRc_limit_alone = 500 
RTWc_limit_alone = 1477 

Commands details: 
total_CMD = 23672 
n_nop = 18406 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 704 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 4216 
total_req = 4744 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 4744 
Row_Bus_Util =  0.045117 
CoL_Bus_Util = 0.200406 
Either_Row_CoL_Bus_Util = 0.222457 
Issued_on_Two_Bus_Simul_Util = 0.023065 
issued_two_Eff = 0.103684 
queue_avg = 3.871705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.87171
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 4): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18412 n_act=531 n_pre=515 n_ref_event=0 n_req=4215 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=699 bw_util=0.2002
n_activity=8884 dram_eff=0.5334
bk0: 256a 21871i bk1: 256a 21665i bk2: 256a 22320i bk3: 256a 21939i bk4: 256a 22041i bk5: 256a 21717i bk6: 256a 22272i bk7: 256a 22268i bk8: 256a 21591i bk9: 256a 21449i bk10: 256a 21762i bk11: 256a 21744i bk12: 256a 22272i bk13: 256a 21881i bk14: 232a 22140i bk15: 224a 22543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874021
Row_Buffer_Locality_read = 0.895792
Row_Buffer_Locality_write = 0.371429
Bank_Level_Parallism = 3.671992
Bank_Level_Parallism_Col = 2.920905
Bank_Level_Parallism_Ready = 1.591897
write_to_read_ratio_blp_rw_average = 0.267033
GrpLevelPara = 2.114064 

BW Util details:
bwutil = 0.200194 
total_CMD = 23672 
util_bw = 4739 
Wasted_Col = 3185 
Wasted_Row = 652 
Idle = 15096 

BW Util Bottlenecks: 
RCDc_limit = 2375 
RCDWRc_limit = 543 
WTRc_limit = 632 
RTWc_limit = 2912 
CCDLc_limit = 2137 
rwq = 0 
CCDLc_limit_alone = 1850 
WTRc_limit_alone = 560 
RTWc_limit_alone = 2697 

Commands details: 
total_CMD = 23672 
n_nop = 18412 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 699 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 4215 
total_req = 4739 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 4739 
Row_Bus_Util =  0.044187 
CoL_Bus_Util = 0.200194 
Either_Row_CoL_Bus_Util = 0.222203 
Issued_on_Two_Bus_Simul_Util = 0.022178 
issued_two_Eff = 0.099810 
queue_avg = 3.752619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=3.75262
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18421 n_act=526 n_pre=510 n_ref_event=0 n_req=4219 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=716 bw_util=0.2009
n_activity=8898 dram_eff=0.5345
bk0: 256a 21973i bk1: 256a 21993i bk2: 256a 22368i bk3: 256a 22076i bk4: 256a 22308i bk5: 256a 22024i bk6: 256a 22111i bk7: 256a 22423i bk8: 256a 21583i bk9: 256a 21648i bk10: 256a 22037i bk11: 256a 21767i bk12: 256a 21873i bk13: 256a 22022i bk14: 232a 22124i bk15: 224a 22596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875326
Row_Buffer_Locality_read = 0.896535
Row_Buffer_Locality_write = 0.396648
Bank_Level_Parallism = 3.537203
Bank_Level_Parallism_Col = 2.813363
Bank_Level_Parallism_Ready = 1.570017
write_to_read_ratio_blp_rw_average = 0.244848
GrpLevelPara = 2.091300 

BW Util details:
bwutil = 0.200912 
total_CMD = 23672 
util_bw = 4756 
Wasted_Col = 2997 
Wasted_Row = 741 
Idle = 15178 

BW Util Bottlenecks: 
RCDc_limit = 2255 
RCDWRc_limit = 548 
WTRc_limit = 748 
RTWc_limit = 1630 
CCDLc_limit = 1997 
rwq = 0 
CCDLc_limit_alone = 1764 
WTRc_limit_alone = 668 
RTWc_limit_alone = 1477 

Commands details: 
total_CMD = 23672 
n_nop = 18421 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 716 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 4219 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 4756 
Row_Bus_Util =  0.043765 
CoL_Bus_Util = 0.200912 
Either_Row_CoL_Bus_Util = 0.221823 
Issued_on_Two_Bus_Simul_Util = 0.022854 
issued_two_Eff = 0.103028 
queue_avg = 3.956658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=3.95666
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 2): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18423 n_act=530 n_pre=514 n_ref_event=0 n_req=4211 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1996
n_activity=8863 dram_eff=0.533
bk0: 256a 21954i bk1: 256a 21437i bk2: 256a 22328i bk3: 256a 21967i bk4: 256a 22274i bk5: 256a 22080i bk6: 256a 22158i bk7: 256a 22104i bk8: 256a 21396i bk9: 256a 21777i bk10: 256a 22279i bk11: 256a 21698i bk12: 256a 22058i bk13: 256a 22181i bk14: 232a 21972i bk15: 224a 22320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874139
Row_Buffer_Locality_read = 0.895792
Row_Buffer_Locality_write = 0.362573
Bank_Level_Parallism = 3.662804
Bank_Level_Parallism_Col = 2.930917
Bank_Level_Parallism_Ready = 1.612193
write_to_read_ratio_blp_rw_average = 0.254316
GrpLevelPara = 2.126740 

BW Util details:
bwutil = 0.199561 
total_CMD = 23672 
util_bw = 4724 
Wasted_Col = 2958 
Wasted_Row = 776 
Idle = 15214 

BW Util Bottlenecks: 
RCDc_limit = 2248 
RCDWRc_limit = 544 
WTRc_limit = 640 
RTWc_limit = 2105 
CCDLc_limit = 2063 
rwq = 0 
CCDLc_limit_alone = 1768 
WTRc_limit_alone = 566 
RTWc_limit_alone = 1884 

Commands details: 
total_CMD = 23672 
n_nop = 18423 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 4211 
total_req = 4724 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 4724 
Row_Bus_Util =  0.044103 
CoL_Bus_Util = 0.199561 
Either_Row_CoL_Bus_Util = 0.221739 
Issued_on_Two_Bus_Simul_Util = 0.021925 
issued_two_Eff = 0.098876 
queue_avg = 3.878042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=3.87804
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 2): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18450 n_act=524 n_pre=508 n_ref_event=0 n_req=4213 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.1999
n_activity=8731 dram_eff=0.542
bk0: 256a 21999i bk1: 256a 21574i bk2: 256a 22585i bk3: 256a 22304i bk4: 256a 22219i bk5: 256a 21822i bk6: 256a 22313i bk7: 256a 22235i bk8: 256a 21757i bk9: 256a 21614i bk10: 256a 21989i bk11: 256a 21953i bk12: 256a 22525i bk13: 256a 22185i bk14: 232a 21864i bk15: 224a 22387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875623
Row_Buffer_Locality_read = 0.895792
Row_Buffer_Locality_write = 0.404624
Bank_Level_Parallism = 3.560788
Bank_Level_Parallism_Col = 2.764285
Bank_Level_Parallism_Ready = 1.564032
write_to_read_ratio_blp_rw_average = 0.260781
GrpLevelPara = 2.109723 

BW Util details:
bwutil = 0.199899 
total_CMD = 23672 
util_bw = 4732 
Wasted_Col = 3011 
Wasted_Row = 581 
Idle = 15348 

BW Util Bottlenecks: 
RCDc_limit = 2274 
RCDWRc_limit = 457 
WTRc_limit = 446 
RTWc_limit = 2000 
CCDLc_limit = 1981 
rwq = 0 
CCDLc_limit_alone = 1764 
WTRc_limit_alone = 410 
RTWc_limit_alone = 1819 

Commands details: 
total_CMD = 23672 
n_nop = 18450 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 4213 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 4732 
Row_Bus_Util =  0.043596 
CoL_Bus_Util = 0.199899 
Either_Row_CoL_Bus_Util = 0.220598 
Issued_on_Two_Bus_Simul_Util = 0.022896 
issued_two_Eff = 0.103792 
queue_avg = 3.677129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.67713
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 1): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18420 n_act=538 n_pre=522 n_ref_event=0 n_req=4212 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.1997
n_activity=8858 dram_eff=0.5338
bk0: 256a 21672i bk1: 256a 21286i bk2: 256a 22443i bk3: 256a 21870i bk4: 256a 21932i bk5: 256a 22134i bk6: 256a 22208i bk7: 256a 22181i bk8: 256a 21556i bk9: 256a 21444i bk10: 256a 21913i bk11: 256a 21743i bk12: 256a 22443i bk13: 256a 22193i bk14: 232a 21804i bk15: 224a 22453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872270
Row_Buffer_Locality_read = 0.894802
Row_Buffer_Locality_write = 0.343023
Bank_Level_Parallism = 3.738674
Bank_Level_Parallism_Col = 2.975645
Bank_Level_Parallism_Ready = 1.711717
write_to_read_ratio_blp_rw_average = 0.233067
GrpLevelPara = 2.168804 

BW Util details:
bwutil = 0.199730 
total_CMD = 23672 
util_bw = 4728 
Wasted_Col = 3057 
Wasted_Row = 691 
Idle = 15196 

BW Util Bottlenecks: 
RCDc_limit = 2380 
RCDWRc_limit = 556 
WTRc_limit = 832 
RTWc_limit = 2010 
CCDLc_limit = 2122 
rwq = 0 
CCDLc_limit_alone = 1863 
WTRc_limit_alone = 735 
RTWc_limit_alone = 1848 

Commands details: 
total_CMD = 23672 
n_nop = 18420 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 538 
n_pre = 522 
n_ref = 0 
n_req = 4212 
total_req = 4728 

Dual Bus Interface Util: 
issued_total_row = 1060 
issued_total_col = 4728 
Row_Bus_Util =  0.044779 
CoL_Bus_Util = 0.199730 
Either_Row_CoL_Bus_Util = 0.221865 
Issued_on_Two_Bus_Simul_Util = 0.022643 
issued_two_Eff = 0.102056 
queue_avg = 4.293891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.29389
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 2): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23672 n_nop=18458 n_act=531 n_pre=515 n_ref_event=0 n_req=4213 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.1999
n_activity=8737 dram_eff=0.5416
bk0: 256a 21693i bk1: 256a 21611i bk2: 256a 22226i bk3: 256a 22109i bk4: 256a 22275i bk5: 256a 22070i bk6: 256a 22056i bk7: 256a 22130i bk8: 256a 21574i bk9: 256a 22157i bk10: 256a 22189i bk11: 256a 21721i bk12: 256a 22053i bk13: 256a 22039i bk14: 232a 21983i bk15: 224a 22430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873962
Row_Buffer_Locality_read = 0.893812
Row_Buffer_Locality_write = 0.410405
Bank_Level_Parallism = 3.640456
Bank_Level_Parallism_Col = 2.818275
Bank_Level_Parallism_Ready = 1.562130
write_to_read_ratio_blp_rw_average = 0.241035
GrpLevelPara = 2.069934 

BW Util details:
bwutil = 0.199899 
total_CMD = 23672 
util_bw = 4732 
Wasted_Col = 3165 
Wasted_Row = 522 
Idle = 15253 

BW Util Bottlenecks: 
RCDc_limit = 2338 
RCDWRc_limit = 436 
WTRc_limit = 806 
RTWc_limit = 1869 
CCDLc_limit = 2270 
rwq = 0 
CCDLc_limit_alone = 2004 
WTRc_limit_alone = 694 
RTWc_limit_alone = 1715 

Commands details: 
total_CMD = 23672 
n_nop = 18458 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 4213 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 4732 
Row_Bus_Util =  0.044187 
CoL_Bus_Util = 0.199899 
Either_Row_CoL_Bus_Util = 0.220260 
Issued_on_Two_Bus_Simul_Util = 0.023826 
issued_two_Eff = 0.108170 
queue_avg = 3.834530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.83453

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4703, Miss = 4438, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4681, Miss = 4439, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4698, Miss = 4439, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4689, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4683, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4700, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4689, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4684, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4699, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4688, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4684, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4699, Miss = 4440, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4687, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4686, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4701, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4687, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4703, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4685, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4702, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4687, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4703, Miss = 4441, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4684, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4685, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4703, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4674, Miss = 4430, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4700, Miss = 4438, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4675, Miss = 4429, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4701, Miss = 4437, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4673, Miss = 4428, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4700, Miss = 4436, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4670, Miss = 4427, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4695, Miss = 4435, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4673, Miss = 4426, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4699, Miss = 4434, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4669, Miss = 4424, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4697, Miss = 4432, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4786, Miss = 4416, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4691, Miss = 4432, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4672, Miss = 4424, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4696, Miss = 4433, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4668, Miss = 4424, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4690, Miss = 4434, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4675, Miss = 4425, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4687, Miss = 4436, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4683, Miss = 4426, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4692, Miss = 4436, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4679, Miss = 4428, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4687, Miss = 4438, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4685, Miss = 4428, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 300288
L2_total_cache_misses = 283920
L2_total_cache_miss_rate = 0.9455
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122070
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=300288
icnt_total_pkts_simt_to_mem=300288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 300288
Req_Network_cycles = 31526
Req_Network_injected_packets_per_cycle =       9.5251 
Req_Network_conflicts_per_cycle =       5.0316
Req_Network_conflicts_per_cycle_util =      12.0017
Req_Bank_Level_Parallism =      22.7198
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.4987
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1488

Reply_Network_injected_packets_num = 300288
Reply_Network_cycles = 31526
Reply_Network_injected_packets_per_cycle =        9.5251
Reply_Network_conflicts_per_cycle =        3.5826
Reply_Network_conflicts_per_cycle_util =       8.5577
Reply_Bank_Level_Parallism =      22.7525
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2828
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1191
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 21 sec (141 sec)
gpgpu_simulation_rate = 170577 (inst/sec)
gpgpu_simulation_rate = 223 (cycle/sec)
gpgpu_silicon_slowdown = 5076233x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4059f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15kernel_l2wb_pctv 
GPGPU-Sim PTX: pushing kernel '_Z15kernel_l2wb_pctv' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z15kernel_l2wb_pctv'
Destroy streams for kernel 4: size 0
kernel_name = _Z15kernel_l2wb_pctv 
kernel_launch_uid = 4 
gpu_sim_cycle = 5129
gpu_sim_insn = 582790
gpu_ipc =     113.6264
gpu_tot_sim_cycle = 36655
gpu_tot_sim_insn = 24634206
gpu_tot_ipc =     672.0558
gpu_tot_issued_cta = 258
gpu_occupancy = 21.0761% 
gpu_tot_occupancy = 22.8358% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       8.1923
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =      22.7198
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =     296.7571 GB/Sec
gpu_total_sim_rate=168727
############## bottleneck_stats #############
cycles: core 5129, icnt 5129, l2 5129, dram 3851
gpu_ipc	113.626
gpu_tot_issued_cta = 258, average cycles = 20
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 51 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.012	65
L1D data util	0.000	0	0.000	0
L1D tag util	0.000	0	0.000	0
L2 data util	0.000	0	0.000	0
L2 tag util	0.000	0	0.000	0
n_l2_access	 0
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.002	28	0.005	4


n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.250
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.026	65	0.031	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.008	65	0.010	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.005	16	0.007	1
L1D tag util	0.000	0	0.000	1
L1D fill util	0.000	0	0.000	1
n_l1d_mshr	4096
L1D mshr util	0.000	0
n_l1d_missq	16
L1D missq util	0.000	0
L1D hit rate	-nan
L1D miss rate	-nan
L1D rsfail rate	-nan
L2 tag util	0.000	0	0.000	1
L2 fill util	0.000	0	0.000	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	1
L2 missq util	0.000	0	0.000	1
L2 hit rate	-nan
L2 miss rate	-nan
L2 rsfail rate	-nan

dram activity	0.007	28	0.018	15

load trans eff	-nan
load trans sz	-nan
load_useful_bytes 0, load_transaction_bytes 0, icnt_m2s_bytes 0
n_gmem_load_insns 0, n_gmem_load_accesses 0
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.000

run 0.269, fetch 0.101, sync 0.208, control 0.014, data 0.407, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5002, Miss = 4734, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5128, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5002, Miss = 4747, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5128, Miss = 4793, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4799, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5130, Miss = 4785, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5002, Miss = 4746, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5128, Miss = 4795, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5130, Miss = 4790, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5130, Miss = 4800, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5130, Miss = 4797, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5002, Miss = 4745, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5002, Miss = 4747, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 5128, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 5128, Miss = 4804, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4465, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4485, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 331776
	L1D_total_cache_misses = 311610
	L1D_total_cache_miss_rate = 0.9392
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.139
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42513
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 177336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
863, 798, 790, 790, 782, 782, 782, 782, 774, 774, 774, 774, 774, 774, 774, 774, 
gpgpu_n_tot_thrd_icount = 26044000
gpgpu_n_tot_w_icount = 813875
gpgpu_n_stall_shd_mem = 273664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145848
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 776992
gpgpu_n_store_insn = 1035840
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 227784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273664
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29916	W0_Idle:294873	W0_Scoreboard:3046000	W1:1603	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:40495	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:768577
single_issue_nums: WS0:206847	WS1:202684	WS2:202172	WS3:202172	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1165760 {8:145720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6177600 {40:154440,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5828800 {40:145720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1235520 {8:154440,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1301 
max_icnt2mem_latency = 273 
maxmrqlatency = 475 
max_icnt2sh_latency = 53 
averagemflatency = 368 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 3 
mrq_lat_table:24546 	16862 	11517 	10602 	16501 	41727 	9386 	3403 	611 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	167237 	80791 	50796 	1464 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	188292 	87158 	22125 	2523 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	209012 	58569 	26265 	6048 	394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[12]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[13]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[14]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[15]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[16]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[17]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[18]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[19]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[20]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[21]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[22]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[23]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[24]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[25]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[26]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[27]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[28]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[29]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[30]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[31]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:      5642      5707      5694      5794      5602      5619      5806      5601      5710      5728      5791      5599      5623      5687      5589      5627 
dram[1]:      5598      5752      5811      5922      5618      5704      5732      5622      5751      5783      5683      5666      5647      5635      5659      5601 
dram[2]:      5623      5611      5657      5838      5627      5649      5764      5601      5622      5826      5802      5784      5659      5718      5804      5696 
dram[3]:      5603      5602      5892      5842      5719      5731      5827      5710      5601      5589      5650      5692      5730      5651      5752      5646 
dram[4]:      5655      5618      5613      5712      5687      5775      5856      5621      5646      5686      5601      5631      5711      5747      5599      5771 
dram[5]:      5638      5639      5601      5609      5722      5772      5783      5740      5687      5683      5615      5818      5819      5688      5674      5658 
dram[6]:      5714      5668      5659      5602      5629      5637      5899      5666      5739      5726      5601      5856      5891      5633      5802      5747 
dram[7]:      5716      5734      5647      5666      5601      5605      5771      5772      5736      5599      5687      5792      5622      5602      5672      5623 
dram[8]:      5779      5724      5760      5804      5684      5686      5631      5589      5706      5687      5626      5836      5601      5659      5622      5602 
dram[9]:      5623      5740      5643      5791      5617      5658      5672      5635      5811      5764      5728      5912      5675      5663      5796      5589 
dram[10]:      5602      5824      5706      5695      5732      5850      5601      5687      5611      5589      5667      5867      5634      5775      5818      5622 
dram[11]:      5674      5744      5589      5601      5653      5726      5699      5691      5602      5626      5739      5923      5778      5763      5751      5707 
dram[12]:      5634      5742      5631      5591      5743      5800      5780      5610      5700      5715      5589      5613      5650      5674      5830      5651 
dram[13]:      5808      5748      5609      5618      5653      5639      5702      5671      5654      5696      5627      5591      5738      5794      5911      5602 
dram[14]:      5676      5844      5601      5642      5811      5602      5655      5762      5783      5599      5706      5630      5589      5633      5855      5699 
dram[15]:      5744      5771      5599      5671      5698      5589      5602      5653      5659      5684      5706      5638      5631      5601      5855      5788 
dram[16]:      5659      5890      5641      5702      5768      5626      5591      5621      5727      5824      5602      5806      5695      5744      5618      5610 
dram[17]:      5882      5835      5772      5734      5747      5762      5622      5637      5625      5683      5694      5704      5706      5667      5601      5602 
dram[18]:      5589      5621      5672      5687      5792      5699      5641      5602      5601      5645      5847      5668      5599      5782      5706      5727 
dram[19]:      5637      5694      5614      5879      5880      5599      5782      5635      5589      5786      5643      5619      5684      5686      5621      5630 
dram[20]:      5711      5601      5589      5623      5780      5658      5674      5642      5625      5814      5607      5680      5754      5734      5796      5736 
dram[21]:      5702      5703      5655      5602      5839      5814      5658      5675      5714      5750      5589      5601      5630      5613      5668      5686 
dram[22]:      5599      5719      5688      5682      5638      5589      5734      5663      5676      5763      5631      5698      5621      5601      5776      5811 
dram[23]:      5682      5627      5732      5629      5703      5607      5912      5734      5599      5847      5726      5772      5803      5589      5638      5659 
dram[24]:      5770      5629      5599      5784      5601      5718      5653      5610      5680      5851      5719      5688      5834      5655      5598      5911 
dram[25]:      5634      5625      5688      5678      5734      5690      5601      5602      5811      5867      5599      5646      5691      5698      5694      5747 
dram[26]:      5602      5598      5868      5724      5798      5599      5710      5639      5641      5672      5731      5751      5775      5683      5658      5834 
dram[27]:      5589      5692      5694      5629      5720      5739      5664      5666      5602      5598      5820      5802      5864      5601      5731      5848 
dram[28]:      5622      5617      5625      5601      5683      5731      5776      5651      5653      5690      5589      5613      5850      5657      5707      5884 
dram[29]:      5712      5692      5872      5611      5638      5670      5680      5653      5702      5622      5615      5601      5903      5763      5794      5866 
dram[30]:      5672      5662      5838      5602      5598      5630      5684      5720      5703      5768      5687      5747      5631      5619      5831      5872 
dram[31]:      5599      5759      5788      5653      5684      5623      5638      5731      5724      5691      5707      5657      5598      5602      5854      5911 
average row accesses per activate:
dram[0]:  7.351351  8.343750  8.645162  7.485714  7.911765 10.230769  8.965517  8.866667  7.157895  6.452381  7.685714  7.941176  7.500000  8.000000  8.428572  6.914286 
dram[1]:  7.405406  7.388889  6.700000  8.187500  8.312500  9.137931 10.750000  9.172414  6.325582  6.707317  7.500000  8.121212  7.527778  7.216216  8.777778  7.806452 
dram[2]:  7.157895  7.472222  8.312500  8.600000  8.677420  8.833333  9.592592  8.933333  6.181818  6.133333  7.882353  7.823529  8.709678  8.343750  9.153846  7.806452 
dram[3]:  6.372093  7.052631  6.536585  7.400000  8.030303 10.153846  8.965517  9.241380  6.302326  6.707317  7.600000  8.060606  8.121212  9.206897  9.958333  9.384615 
dram[4]:  7.105263  7.882353  6.871795  7.617647  9.740741  8.833333 10.360000  9.642858  6.634146  5.791667  7.444445  6.794872  7.500000  8.343750 10.391304  7.625000 
dram[5]:  8.272727  8.312500  6.725000  7.909091  9.034483  8.800000 10.750000  8.437500  5.913043  6.272727  6.871795  8.250000  7.444445  8.343750  8.206897  7.625000 
dram[6]:  8.029411  9.206897  6.750000  7.647059  9.740741  8.516129 10.750000  7.105263  7.105263  6.609756  7.500000  8.343750  7.685714  7.243243  7.677419  7.870968 
dram[7]:  7.297297  8.000000  6.974359  6.947369  8.733334  8.548388  8.896552  7.297297  6.923077  6.500000  6.302326  8.090909  7.026316  7.628572  7.866667  8.714286 
dram[8]:  6.775000  7.735294  6.700000  8.250000  8.451612  8.833333  9.961538  7.500000  6.136364  6.634146  7.324324  8.060606  8.281250  6.897436  9.076923  8.714286 
dram[9]:  6.658536  8.451612  8.312500  7.542857  8.187500  8.645162  7.878788  8.181818  7.500000  6.159091  7.105263  7.600000  6.973684  7.628572  7.406250  7.870968 
dram[10]:  6.775000  8.451612  7.657143  8.000000  9.103448  7.628572 10.400000  7.941176  6.948718  7.378378  6.585366  7.600000  7.939394  6.897436  7.741935  6.100000 
dram[11]:  8.212121  8.800000  7.078948  8.833333  9.068966 10.230769 10.480000  9.379311  6.204545  6.825000  7.105263  8.548388  6.894737  8.406250  8.500000  7.393939 
dram[12]:  8.000000  8.612904  8.406250  8.516129  9.961538  9.851851 10.480000  8.242424  6.348837  6.775000  7.500000  8.343750  8.218750  7.685714  8.206897  7.393939 
dram[13]:  8.058824  8.645162  6.750000  9.428572  9.285714  8.580646  9.703704  8.000000  6.372093  6.452381  6.948718  9.206897  8.387096  8.580646  6.800000  7.393939 
dram[14]:  7.025641  7.444445  7.714286  7.657143  8.733334  8.312500 10.076923  6.800000  6.348837  7.351351  8.774194 10.560000  9.666667  7.162162  6.800000  6.914286 
dram[15]:  7.184210  7.078948  7.444445  7.852941  9.357142  9.571428  8.733334  7.771429  6.750000  7.628572  7.405406  8.181818  7.676471  8.121212  6.432433  6.513514 
dram[16]:  7.351351  7.388889  7.911765  7.189189  8.766666  7.078948  9.357142  8.242424  7.052631  7.270270  8.058824  8.437500  8.733334  7.078948  7.933333  7.500000 
dram[17]:  6.756098  7.162162  7.361111  7.852941  8.187500  8.933333  9.703704  7.555555  6.232558  7.324324  6.825000  6.897436  7.764706  8.181818  6.800000  9.720000 
dram[18]:  6.204545  7.444445  7.628572  6.186047  8.451612  6.923077  8.800000  7.351351  7.714286  6.725000  6.634146  7.444445  8.800000  8.181818  8.500000  8.310345 
dram[19]:  6.547619  7.270270  7.333333  6.309524 10.076923  8.645162  9.428572  8.181818  6.066667  7.500000  7.270270  7.444445  9.103448  7.941176  8.888889  9.192307 
dram[20]:  6.850000  8.121212  7.571429  6.186047  8.451612  7.243243 12.571428  7.911765  6.227273  6.227273  6.923077  6.871795  8.800000  7.714286  8.888889  8.500000 
dram[21]:  7.378378  7.941176  7.600000  6.794872  8.483871  8.090909 10.560000  7.078948  5.956522  5.829787  6.700000  8.090909  7.542857  8.181818  7.272727 11.238095 
dram[22]:  7.157895  7.941176  7.939394  6.309524  8.733334  8.375000  8.250000  8.090909  7.263158  7.405406  7.882353  8.709678  8.000000  7.388889  8.571428  9.833333 
dram[23]:  6.800000  5.645833  8.451612  6.232558  7.764706  8.866667  8.516129  8.312500  6.731707  6.974359  8.121212  7.714286  8.516129  8.121212  9.600000  9.480000 
dram[24]:  6.609756  6.871795  8.218750  7.444445  8.516129  8.612904  8.516129  7.764706  6.731707  6.850000  7.243243  7.324324  7.216216  6.871795  8.275862 11.190476 
dram[25]:  7.611111  7.052631  9.629630  7.189189  9.851851  8.312500  7.333333  9.777778  7.076923  6.523809  7.823529  6.634146  7.189189  8.121212  8.275862  8.370370 
dram[26]:  7.351351  7.243243 10.000000  8.060606  7.823529  7.852941  9.777778 10.480000  7.289474  6.707317  6.357143  6.923077  9.103448  7.297297  8.066667  9.956522 
dram[27]:  7.297297  8.151515  9.555555  7.852941  8.866667  8.250000  8.866667  9.464286  6.065217  6.875000  8.060606  7.472222  8.030303  8.933333  7.562500  9.200000 
dram[28]:  7.351351  6.634146  9.592592  7.189189 10.480000  8.516129 10.230769  8.800000  6.465117  6.682927  8.030303  7.527778  9.034483  8.312500  7.176471  7.862069 
dram[29]:  7.771429  7.157895  9.214286  8.933333  8.451612  7.542857 10.230769  8.483871  6.534883  6.707317  8.612904  7.714286  9.703704  9.535714  6.540541  7.793103 
dram[30]:  8.029411  6.348837  9.703704  6.923077  7.939394  9.103448  8.866667  8.451612  6.272727  6.658536  8.090909  8.933333  9.703704  7.852941  6.722222  8.071428 
dram[31]:  7.105263  7.184210  8.733334  8.121212  8.451612  7.823529  9.172414  8.451612  6.825000  7.324324  8.741936  8.000000  8.250000  8.612904  7.117647  7.793103 
average row locality = 135155/17374 = 7.779153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[16]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[17]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[18]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[19]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[20]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[21]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[22]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[23]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[24]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[25]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[26]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[27]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[28]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[29]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[30]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[31]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
total dram reads = 129480
bank skew: 256/224 = 1.14
chip skew: 4048/4040 = 1.00
number of total write accesses:
dram[0]:        64        44        48        24        52        40        16        40        64        60        52        56        56        32        16        40 
dram[1]:        72        40        48        24        40        36         8        40        64        76        56        48        60        44        20        40 
dram[2]:        64        52        40         8        52        36        12        48        64        80        48        40        56        44        24        40 
dram[3]:        72        48        48        12        36        32        16        48        60        76        40        40        48        44        28        48 
dram[4]:        56        48        48        12        28        36        12        56        64        88        48        36        56        44        28        48 
dram[5]:        68        40        52        20        24        32         8        56        64        80        48        32        48        44        24        48 
dram[6]:        68        44        56        16        28        32         8        56        56        60        56        44        52        48        24        48 
dram[7]:        56        32        64        32        24        36         8        56        56        68        60        44        44        44        16        48 
dram[8]:        60        28        48        32        24        36        12        56        56        64        60        40        36        52        16        48 
dram[9]:        68        24        40        32        24        48        16        56        56        60        56        40        36        44        20        48 
dram[10]:        60        24        48        32        32        44        16        56        60        68        56        40        24        52        32        48 
dram[11]:        60        32        52        36        28        40        24        64        68        68        56        36        24        52        24        48 
dram[12]:        64        44        52        32        12        40        24        64        68        60        56        44        28        52        24        48 
dram[13]:        72        48        56        32        16        40        24        64        72        60        60        44        16        40        24        48 
dram[14]:        72        48        56        48        24        40        24        64        68        64        64        32        20        36        24        40 
dram[15]:        68        52        48        44        24        48        24        64        56        44        72        56        20        48        24        36 
dram[16]:        64        40        52        40        28        52        24        64        48        52        72        56        24        52        24        32 
dram[17]:        84        36        36        44        24        48        24        64        48        60        68        52        32        56        24        44 
dram[18]:        68        48        44        40        24        56        32        64        56        52        64        48        32        56        24        36 
dram[19]:        76        52        32        36        24        48        32        56        68        56        52        48        32        56        32        28 
dram[20]:        72        48        36        40        24        48        32        52        72        72        56        48        32        56        32        24 
dram[21]:        68        56        40        36        28        44        32        52        72        72        48        44        32        56        32        16 
dram[22]:        64        56        24        36        24        48        32        44        80        72        48        56        32        40        32        16 
dram[23]:        64        60        24        48        32        40        32        40        80        64        48        56        32        48        32        20 
dram[24]:        60        48        28        48        32        44        32        32        80        72        48        60        44        48        32        12 
dram[25]:        72        48        16        40        40        40        32        32        80        72        40        64        40        48        32         8 
dram[26]:        64        48        16        40        40        44        32        24        84        76        44        56        32        56        40        20 
dram[27]:        56        52         8        44        40        32        40        36        92        76        40        52        36        48        40        24 
dram[28]:        64        64        12        40        24        32        40        32        88        72        36        60        24        40        48        16 
dram[29]:        64        64         8        48        24        32        40        28       100        76        44        56        24        44        40         8 
dram[30]:        68        68        24        56        24        32        40        24        80        68        44        48        24        44        40         8 
dram[31]:        56        68        24        48        24        40        40        24        68        60        60        64        32        44        40         8 
total dram writes = 22700
bank skew: 100/8 = 12.50
chip skew: 744/668 = 1.11
average mf latency per bank:
dram[0]:        688       705       711       775       700       720       787       744       696       693       725       686       674       735       779       735
dram[1]:        670       721       718       779       723       741       802       718       683       658       705       689       675       705       757       733
dram[2]:        671       695       747       833       708       747       794       691       690       646       717       723       701       694       749       716
dram[3]:        658       690       741       811       737       750       790       692       698       647       726       741       708       718       748       719
dram[4]:        704       735       737       820       767       778       833       689       704       656       727       749       700       722       752       726
dram[5]:        698       750       734       792       795       775       844       702       716       657       730       754       721       719       775       727
dram[6]:        691       740       697       801       759       772       849       695       718       693       696       722       706       720       770       724
dram[7]:        722       764       690       776       772       749       840       707       721       693       689       730       705       723       823       701
dram[8]:        704       764       722       747       772       740       797       678       718       687       698       732       724       704       801       718
dram[9]:        679       784       768       758       775       724       799       684       725       699       714       736       731       716       802       703
dram[10]:        692       766       729       764       748       740       774       680       683       661       704       727       760       701       755       708
dram[11]:        691       739       697       732       771       754       775       674       676       657       708       735       777       712       801       714
dram[12]:        673       719       710       755       805       735       789       671       693       683       701       715       758       705       772       721
dram[13]:        660       708       690       743       790       732       785       675       677       699       696       705       783       741       792       721
dram[14]:        657       718       686       709       774       730       791       688       705       657       681       735       763       744       793       743
dram[15]:        675       715       703       729       771       706       766       690       712       708       657       693       769       730       794       765
dram[16]:        675       743       702       754       768       705       767       685       731       699       666       708       763       719       762       758
dram[17]:        652       743       747       735       779       709       775       664       724       685       676       709       748       706       773       710
dram[18]:        685       707       726       739       779       683       759       665       701       705       681       722       735       716       786       740
dram[19]:        648       675       745       759       757       709       758       668       655       677       711       706       726       687       744       746
dram[20]:        662       691       735       739       769       714       765       682       653       664       703       719       727       707       741       758
dram[21]:        672       684       733       738       759       714       783       689       651       659       701       717       738       698       758       779
dram[22]:        698       684       757       731       742       685       767       709       628       655       703       687       714       731       766       791
dram[23]:        690       674       775       725       738       710       781       721       640       685       689       710       724       702       758       765
dram[24]:        700       730       774       741       771       724       784       739       654       683       711       726       712       718       760       800
dram[25]:        677       719       812       767       786       731       797       763       650       691       748       731       744       717       776       919
dram[26]:        684       735       819       769       762       724       781       776       627       673       739       751       766       712       752       797
dram[27]:        706       704       843       740       765       773       758       747       617       664       747       771       765       722       752       798
dram[28]:        674       709       821       759       813       750       762       761       626       671       736       721       797       737       746       804
dram[29]:        688       708       829       718       808       771       764       787       610       683       732       744       783       728       776       840
dram[30]:        696       692       768       684       819       756       766       790       656       718       731       766       778       706       772       833
dram[31]:        712       709       798       700       797       746       760       810       675       721       703       716       749       719       767       834
maximum mf latency per bank:
dram[0]:       1061       996       961       954       895       943       967      1097       962      1170      1179      1154       935       973       907      1067
dram[1]:       1066       922      1072       901       922       937       876      1008       955       929       898       920      1068      1007      1019      1023
dram[2]:       1069      1079      1163       934      1162      1029       933      1041      1226      1086       891       969      1042      1009       877      1065
dram[3]:        943       934      1146       915       995       915       909       941      1096      1143       969      1092       967       999       962      1106
dram[4]:       1012      1093      1074       931       899       987      1030      1099       971      1145      1156       984       971       902       986       968
dram[5]:       1258      1149      1175      1056      1098       999      1075      1092      1158       990       935       960       911       935      1055      1128
dram[6]:        988      1027       992       956       942      1031       925       989      1136      1000       967       954       920       986       965       983
dram[7]:       1021      1028      1039      1009       907      1062       953       994      1087      1200       984       984       946       998      1090       977
dram[8]:       1091       984      1039       874       999       932       876      1058       929       975      1058       983       889      1004      1053       938
dram[9]:       1152      1013      1175       989       928      1022       924      1165      1001       945      1096      1031       902       891      1128       905
dram[10]:       1018       904      1089       983       899       948       932       895       946      1036       902       940       881      1037      1073       947
dram[11]:       1004       912       879       931       962      1067       961      1055      1033       966       930       981       989       892      1112       992
dram[12]:        970       981      1027      1074       892      1022      1049      1037      1076       937      1065       966      1019       900      1012       863
dram[13]:       1017      1195      1091       918       941       997      1111      1078      1014      1078      1081       958       894      1044      1023       982
dram[14]:        988      1053       974      1110       935       925      1147       963      1107       968      1102       954       984       991      1013       891
dram[15]:       1017      1033       953      1005       869      1186       887      1127      1133      1008       933       898      1054      1063      1006       986
dram[16]:        941      1013       945      1301      1025      1159      1011      1143      1028      1045       947      1063       926      1096       956       911
dram[17]:        976       949       922       989       957       918       998       866      1077      1055       984       975      1028      1008       963       889
dram[18]:       1014       935       905       981       967       943       951       921      1121      1031      1043      1028       942       915      1014       904
dram[19]:       1009      1033       959      1120      1001      1065       950      1073       951      1010      1037       946      1045       971       990      1052
dram[20]:       1113       936       885      1051      1038      1092       878       972      1012      1055      1035      1076       960      1091       968       901
dram[21]:       1036       975       928      1164      1083       959      1180      1161      1129      1041      1068       962       997      1025      1082       868
dram[22]:       1037       947       886       927       961       932       947       924      1026      1100       979       983       914       955       991       932
dram[23]:       1011       943       885      1078      1013       866      1049       944      1056      1076       879      1016       890       904      1294       931
dram[24]:       1058      1087       873       990      1074      1070      1097       886       934      1023       999      1110      1065      1064      1100       978
dram[25]:        976       989       946       967      1200      1085      1180       869       866       974       937      1186       992      1100      1152       959
dram[26]:       1057      1255       924       998       962      1053       956       913       949      1242       903      1037      1067      1259      1053       908
dram[27]:       1024      1070       941       898       945      1112      1114       912      1026       933       965      1202      1070      1149      1041       910
dram[28]:        951      1036       948      1054      1123       995      1071      1023      1060      1005       916      1099      1041      1042      1215       886
dram[29]:        973      1043       944       952       974       916      1037       968       971      1138       967      1208       918       987      1090       887
dram[30]:        999      1065       892       924      1085      1015       983       940       979      1046       961      1239       945       916      1156       970
dram[31]:       1015      1235      1084       943      1017       907       963       991      1168       908       921       954       969      1080      1014       930
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22263 n_act=535 n_pre=519 n_ref_event=0 n_req=4224 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=704 bw_util=0.1727
n_activity=8793 dram_eff=0.5404
bk0: 256a 25600i bk1: 256a 25997i bk2: 256a 25905i bk3: 256a 25837i bk4: 256a 26050i bk5: 256a 26055i bk6: 256a 26215i bk7: 256a 25858i bk8: 256a 25596i bk9: 256a 25621i bk10: 256a 25724i bk11: 256a 25713i bk12: 256a 25765i bk13: 256a 25992i bk14: 232a 26424i bk15: 232a 25842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873343
Row_Buffer_Locality_read = 0.896492
Row_Buffer_Locality_write = 0.340909
Bank_Level_Parallism = 3.620534
Bank_Level_Parallism_Col = 2.795046
Bank_Level_Parallism_Ready = 1.571128
write_to_read_ratio_blp_rw_average = 0.240930
GrpLevelPara = 2.095354 

BW Util details:
bwutil = 0.172656 
total_CMD = 27523 
util_bw = 4752 
Wasted_Col = 3104 
Wasted_Row = 540 
Idle = 19127 

BW Util Bottlenecks: 
RCDc_limit = 2425 
RCDWRc_limit = 577 
WTRc_limit = 735 
RTWc_limit = 2101 
CCDLc_limit = 2107 
rwq = 0 
CCDLc_limit_alone = 1827 
WTRc_limit_alone = 633 
RTWc_limit_alone = 1923 

Commands details: 
total_CMD = 27523 
n_nop = 22263 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 704 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 4224 
total_req = 4752 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 4752 
Row_Bus_Util =  0.038295 
CoL_Bus_Util = 0.172656 
Either_Row_CoL_Bus_Util = 0.191113 
Issued_on_Two_Bus_Simul_Util = 0.019838 
issued_two_Eff = 0.103802 
queue_avg = 3.187625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.18762
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22215 n_act=543 n_pre=527 n_ref_event=0 n_req=4227 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=716 bw_util=0.1731
n_activity=8788 dram_eff=0.5421
bk0: 256a 25271i bk1: 256a 25929i bk2: 256a 25746i bk3: 256a 26191i bk4: 256a 26177i bk5: 256a 25845i bk6: 256a 26392i bk7: 256a 26107i bk8: 256a 25434i bk9: 256a 25263i bk10: 256a 25869i bk11: 256a 26043i bk12: 256a 25569i bk13: 256a 25887i bk14: 232a 26332i bk15: 232a 25968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871540
Row_Buffer_Locality_read = 0.892787
Row_Buffer_Locality_write = 0.391061
Bank_Level_Parallism = 3.643862
Bank_Level_Parallism_Col = 2.843746
Bank_Level_Parallism_Ready = 1.612091
write_to_read_ratio_blp_rw_average = 0.224342
GrpLevelPara = 2.097691 

BW Util details:
bwutil = 0.173092 
total_CMD = 27523 
util_bw = 4764 
Wasted_Col = 2972 
Wasted_Row = 654 
Idle = 19133 

BW Util Bottlenecks: 
RCDc_limit = 2461 
RCDWRc_limit = 501 
WTRc_limit = 737 
RTWc_limit = 1716 
CCDLc_limit = 2023 
rwq = 0 
CCDLc_limit_alone = 1856 
WTRc_limit_alone = 675 
RTWc_limit_alone = 1611 

Commands details: 
total_CMD = 27523 
n_nop = 22215 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 716 
n_act = 543 
n_pre = 527 
n_ref = 0 
n_req = 4227 
total_req = 4764 

Dual Bus Interface Util: 
issued_total_row = 1070 
issued_total_col = 4764 
Row_Bus_Util =  0.038877 
CoL_Bus_Util = 0.173092 
Either_Row_CoL_Bus_Util = 0.192857 
Issued_on_Two_Bus_Simul_Util = 0.019111 
issued_two_Eff = 0.099096 
queue_avg = 3.141155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.14115
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22246 n_act=531 n_pre=515 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.1728
n_activity=8771 dram_eff=0.5422
bk0: 256a 25697i bk1: 256a 25842i bk2: 256a 25985i bk3: 256a 26283i bk4: 256a 25873i bk5: 256a 25915i bk6: 256a 26223i bk7: 256a 26164i bk8: 256a 25376i bk9: 256a 25203i bk10: 256a 25895i bk11: 256a 26046i bk12: 256a 25823i bk13: 256a 26088i bk14: 232a 26408i bk15: 232a 26084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874320
Row_Buffer_Locality_read = 0.893281
Row_Buffer_Locality_write = 0.440678
Bank_Level_Parallism = 3.517535
Bank_Level_Parallism_Col = 2.712288
Bank_Level_Parallism_Ready = 1.529226
write_to_read_ratio_blp_rw_average = 0.234884
GrpLevelPara = 2.017573 

BW Util details:
bwutil = 0.172801 
total_CMD = 27523 
util_bw = 4756 
Wasted_Col = 3095 
Wasted_Row = 589 
Idle = 19083 

BW Util Bottlenecks: 
RCDc_limit = 2479 
RCDWRc_limit = 460 
WTRc_limit = 560 
RTWc_limit = 1973 
CCDLc_limit = 2151 
rwq = 0 
CCDLc_limit_alone = 1913 
WTRc_limit_alone = 481 
RTWc_limit_alone = 1814 

Commands details: 
total_CMD = 27523 
n_nop = 22246 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 4225 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 4756 
Row_Bus_Util =  0.038005 
CoL_Bus_Util = 0.172801 
Either_Row_CoL_Bus_Util = 0.191731 
Issued_on_Two_Bus_Simul_Util = 0.019075 
issued_two_Eff = 0.099488 
queue_avg = 3.249355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.24936
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22265 n_act=538 n_pre=522 n_ref_event=0 n_req=4222 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=696 bw_util=0.1724
n_activity=8837 dram_eff=0.5368
bk0: 256a 25559i bk1: 256a 25716i bk2: 256a 25535i bk3: 256a 26190i bk4: 256a 25987i bk5: 256a 26194i bk6: 256a 26248i bk7: 256a 26192i bk8: 256a 25457i bk9: 256a 25537i bk10: 256a 25856i bk11: 256a 25771i bk12: 256a 25851i bk13: 256a 26172i bk14: 232a 26316i bk15: 232a 26124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872572
Row_Buffer_Locality_read = 0.891551
Row_Buffer_Locality_write = 0.431034
Bank_Level_Parallism = 3.494096
Bank_Level_Parallism_Col = 2.731488
Bank_Level_Parallism_Ready = 1.600759
write_to_read_ratio_blp_rw_average = 0.228197
GrpLevelPara = 2.040824 

BW Util details:
bwutil = 0.172365 
total_CMD = 27523 
util_bw = 4744 
Wasted_Col = 3092 
Wasted_Row = 717 
Idle = 18970 

BW Util Bottlenecks: 
RCDc_limit = 2346 
RCDWRc_limit = 479 
WTRc_limit = 551 
RTWc_limit = 1418 
CCDLc_limit = 2099 
rwq = 0 
CCDLc_limit_alone = 1907 
WTRc_limit_alone = 486 
RTWc_limit_alone = 1291 

Commands details: 
total_CMD = 27523 
n_nop = 22265 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 696 
n_act = 538 
n_pre = 522 
n_ref = 0 
n_req = 4222 
total_req = 4744 

Dual Bus Interface Util: 
issued_total_row = 1060 
issued_total_col = 4744 
Row_Bus_Util =  0.038513 
CoL_Bus_Util = 0.172365 
Either_Row_CoL_Bus_Util = 0.191040 
Issued_on_Two_Bus_Simul_Util = 0.019838 
issued_two_Eff = 0.103842 
queue_avg = 3.242343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.24234
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22257 n_act=542 n_pre=526 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.1728
n_activity=8832 dram_eff=0.5385
bk0: 256a 25770i bk1: 256a 25701i bk2: 256a 25635i bk3: 256a 26059i bk4: 256a 26334i bk5: 256a 26127i bk6: 256a 26171i bk7: 256a 25944i bk8: 256a 25152i bk9: 256a 24967i bk10: 256a 25817i bk11: 256a 25861i bk12: 256a 25652i bk13: 256a 26022i bk14: 232a 26479i bk15: 232a 25911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871716
Row_Buffer_Locality_read = 0.889822
Row_Buffer_Locality_write = 0.457627
Bank_Level_Parallism = 3.715056
Bank_Level_Parallism_Col = 2.869945
Bank_Level_Parallism_Ready = 1.604289
write_to_read_ratio_blp_rw_average = 0.244602
GrpLevelPara = 2.150665 

BW Util details:
bwutil = 0.172801 
total_CMD = 27523 
util_bw = 4756 
Wasted_Col = 2972 
Wasted_Row = 614 
Idle = 19181 

BW Util Bottlenecks: 
RCDc_limit = 2356 
RCDWRc_limit = 529 
WTRc_limit = 515 
RTWc_limit = 1875 
CCDLc_limit = 2038 
rwq = 0 
CCDLc_limit_alone = 1852 
WTRc_limit_alone = 469 
RTWc_limit_alone = 1735 

Commands details: 
total_CMD = 27523 
n_nop = 22257 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 4225 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 4756 
Row_Bus_Util =  0.038804 
CoL_Bus_Util = 0.172801 
Either_Row_CoL_Bus_Util = 0.191331 
Issued_on_Two_Bus_Simul_Util = 0.020274 
issued_two_Eff = 0.105963 
queue_avg = 3.344294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.34429
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22267 n_act=543 n_pre=527 n_ref_event=0 n_req=4220 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.1721
n_activity=8833 dram_eff=0.5362
bk0: 256a 25591i bk1: 256a 25916i bk2: 256a 25468i bk3: 256a 25864i bk4: 256a 26197i bk5: 256a 26223i bk6: 256a 26360i bk7: 256a 25693i bk8: 256a 25345i bk9: 256a 25277i bk10: 256a 25623i bk11: 256a 26088i bk12: 256a 26116i bk13: 256a 26089i bk14: 232a 26054i bk15: 232a 25903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871327
Row_Buffer_Locality_read = 0.892292
Row_Buffer_Locality_write = 0.377907
Bank_Level_Parallism = 3.703200
Bank_Level_Parallism_Col = 2.918202
Bank_Level_Parallism_Ready = 1.590583
write_to_read_ratio_blp_rw_average = 0.237851
GrpLevelPara = 2.192496 

BW Util details:
bwutil = 0.172074 
total_CMD = 27523 
util_bw = 4736 
Wasted_Col = 2871 
Wasted_Row = 705 
Idle = 19211 

BW Util Bottlenecks: 
RCDc_limit = 2282 
RCDWRc_limit = 503 
WTRc_limit = 616 
RTWc_limit = 1971 
CCDLc_limit = 1866 
rwq = 0 
CCDLc_limit_alone = 1683 
WTRc_limit_alone = 570 
RTWc_limit_alone = 1834 

Commands details: 
total_CMD = 27523 
n_nop = 22267 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 543 
n_pre = 527 
n_ref = 0 
n_req = 4220 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1070 
issued_total_col = 4736 
Row_Bus_Util =  0.038877 
CoL_Bus_Util = 0.172074 
Either_Row_CoL_Bus_Util = 0.190968 
Issued_on_Two_Bus_Simul_Util = 0.019983 
issued_two_Eff = 0.104642 
queue_avg = 3.404353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40435
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22268 n_act=538 n_pre=522 n_ref_event=0 n_req=4222 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=696 bw_util=0.1724
n_activity=8841 dram_eff=0.5366
bk0: 256a 25618i bk1: 256a 26084i bk2: 256a 25684i bk3: 256a 26134i bk4: 256a 26293i bk5: 256a 26035i bk6: 256a 26277i bk7: 256a 25713i bk8: 256a 25437i bk9: 256a 25633i bk10: 256a 25926i bk11: 256a 25915i bk12: 256a 26002i bk13: 256a 25664i bk14: 232a 26217i bk15: 232a 25954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872572
Row_Buffer_Locality_read = 0.891304
Row_Buffer_Locality_write = 0.436782
Bank_Level_Parallism = 3.604950
Bank_Level_Parallism_Col = 2.808575
Bank_Level_Parallism_Ready = 1.544056
write_to_read_ratio_blp_rw_average = 0.217743
GrpLevelPara = 2.151451 

BW Util details:
bwutil = 0.172365 
total_CMD = 27523 
util_bw = 4744 
Wasted_Col = 2901 
Wasted_Row = 678 
Idle = 19200 

BW Util Bottlenecks: 
RCDc_limit = 2339 
RCDWRc_limit = 501 
WTRc_limit = 724 
RTWc_limit = 1722 
CCDLc_limit = 1833 
rwq = 0 
CCDLc_limit_alone = 1666 
WTRc_limit_alone = 674 
RTWc_limit_alone = 1605 

Commands details: 
total_CMD = 27523 
n_nop = 22268 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 696 
n_act = 538 
n_pre = 522 
n_ref = 0 
n_req = 4222 
total_req = 4744 

Dual Bus Interface Util: 
issued_total_row = 1060 
issued_total_col = 4744 
Row_Bus_Util =  0.038513 
CoL_Bus_Util = 0.172365 
Either_Row_CoL_Bus_Util = 0.190931 
Issued_on_Two_Bus_Simul_Util = 0.019947 
issued_two_Eff = 0.104472 
queue_avg = 2.939759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=2.93976
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22247 n_act=562 n_pre=546 n_ref_event=0 n_req=4220 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.1721
n_activity=8697 dram_eff=0.5446
bk0: 256a 25714i bk1: 256a 26049i bk2: 256a 25690i bk3: 256a 25763i bk4: 256a 26200i bk5: 256a 26070i bk6: 256a 26163i bk7: 256a 25889i bk8: 256a 25591i bk9: 256a 25459i bk10: 256a 25590i bk11: 256a 25996i bk12: 256a 25933i bk13: 256a 25862i bk14: 232a 26050i bk15: 232a 26191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866825
Row_Buffer_Locality_read = 0.889081
Row_Buffer_Locality_write = 0.343023
Bank_Level_Parallism = 3.631560
Bank_Level_Parallism_Col = 2.768652
Bank_Level_Parallism_Ready = 1.575169
write_to_read_ratio_blp_rw_average = 0.232541
GrpLevelPara = 2.125470 

BW Util details:
bwutil = 0.172074 
total_CMD = 27523 
util_bw = 4736 
Wasted_Col = 3036 
Wasted_Row = 593 
Idle = 19158 

BW Util Bottlenecks: 
RCDc_limit = 2370 
RCDWRc_limit = 537 
WTRc_limit = 654 
RTWc_limit = 1589 
CCDLc_limit = 2056 
rwq = 0 
CCDLc_limit_alone = 1860 
WTRc_limit_alone = 569 
RTWc_limit_alone = 1478 

Commands details: 
total_CMD = 27523 
n_nop = 22247 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 562 
n_pre = 546 
n_ref = 0 
n_req = 4220 
total_req = 4736 

Dual Bus Interface Util: 
issued_total_row = 1108 
issued_total_col = 4736 
Row_Bus_Util =  0.040257 
CoL_Bus_Util = 0.172074 
Either_Row_CoL_Bus_Util = 0.191694 
Issued_on_Two_Bus_Simul_Util = 0.020637 
issued_two_Eff = 0.107657 
queue_avg = 3.304509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.30451
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22240 n_act=549 n_pre=533 n_ref_event=0 n_req=4215 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=668 bw_util=0.1713
n_activity=8888 dram_eff=0.5306
bk0: 256a 25589i bk1: 256a 26140i bk2: 256a 25760i bk3: 256a 26168i bk4: 256a 26130i bk5: 256a 26096i bk6: 256a 26497i bk7: 256a 25887i bk8: 256a 25562i bk9: 256a 25548i bk10: 256a 25571i bk11: 256a 25914i bk12: 256a 26068i bk13: 256a 25831i bk14: 232a 26297i bk15: 232a 26231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869751
Row_Buffer_Locality_read = 0.890316
Row_Buffer_Locality_write = 0.371257
Bank_Level_Parallism = 3.447164
Bank_Level_Parallism_Col = 2.655030
Bank_Level_Parallism_Ready = 1.510178
write_to_read_ratio_blp_rw_average = 0.239128
GrpLevelPara = 2.035811 

BW Util details:
bwutil = 0.171348 
total_CMD = 27523 
util_bw = 4716 
Wasted_Col = 3111 
Wasted_Row = 671 
Idle = 19025 

BW Util Bottlenecks: 
RCDc_limit = 2463 
RCDWRc_limit = 505 
WTRc_limit = 655 
RTWc_limit = 1741 
CCDLc_limit = 1953 
rwq = 0 
CCDLc_limit_alone = 1784 
WTRc_limit_alone = 597 
RTWc_limit_alone = 1630 

Commands details: 
total_CMD = 27523 
n_nop = 22240 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 668 
n_act = 549 
n_pre = 533 
n_ref = 0 
n_req = 4215 
total_req = 4716 

Dual Bus Interface Util: 
issued_total_row = 1082 
issued_total_col = 4716 
Row_Bus_Util =  0.039313 
CoL_Bus_Util = 0.171348 
Either_Row_CoL_Bus_Util = 0.191949 
Issued_on_Two_Bus_Simul_Util = 0.018712 
issued_two_Eff = 0.097482 
queue_avg = 3.055772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.05577
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22246 n_act=557 n_pre=541 n_ref_event=0 n_req=4215 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=668 bw_util=0.1713
n_activity=8891 dram_eff=0.5304
bk0: 256a 25557i bk1: 256a 25996i bk2: 256a 25866i bk3: 256a 25949i bk4: 256a 25967i bk5: 256a 26065i bk6: 256a 26085i bk7: 256a 25910i bk8: 256a 25762i bk9: 256a 25454i bk10: 256a 25617i bk11: 256a 25949i bk12: 256a 26078i bk13: 256a 25799i bk14: 232a 26052i bk15: 232a 26275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867853
Row_Buffer_Locality_read = 0.888340
Row_Buffer_Locality_write = 0.371257
Bank_Level_Parallism = 3.554849
Bank_Level_Parallism_Col = 2.751395
Bank_Level_Parallism_Ready = 1.535623
write_to_read_ratio_blp_rw_average = 0.242573
GrpLevelPara = 2.106397 

BW Util details:
bwutil = 0.171348 
total_CMD = 27523 
util_bw = 4716 
Wasted_Col = 3064 
Wasted_Row = 716 
Idle = 19027 

BW Util Bottlenecks: 
RCDc_limit = 2479 
RCDWRc_limit = 553 
WTRc_limit = 676 
RTWc_limit = 1735 
CCDLc_limit = 1952 
rwq = 0 
CCDLc_limit_alone = 1746 
WTRc_limit_alone = 634 
RTWc_limit_alone = 1571 

Commands details: 
total_CMD = 27523 
n_nop = 22246 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 668 
n_act = 557 
n_pre = 541 
n_ref = 0 
n_req = 4215 
total_req = 4716 

Dual Bus Interface Util: 
issued_total_row = 1098 
issued_total_col = 4716 
Row_Bus_Util =  0.039894 
CoL_Bus_Util = 0.171348 
Either_Row_CoL_Bus_Util = 0.191731 
Issued_on_Two_Bus_Simul_Util = 0.019511 
issued_two_Eff = 0.101762 
queue_avg = 3.282418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=3.28242
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22218 n_act=557 n_pre=541 n_ref_event=0 n_req=4221 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.1722
n_activity=8946 dram_eff=0.5298
bk0: 256a 25586i bk1: 256a 26109i bk2: 256a 25904i bk3: 256a 26001i bk4: 256a 26203i bk5: 256a 25955i bk6: 256a 26392i bk7: 256a 26001i bk8: 256a 25655i bk9: 256a 25647i bk10: 256a 25697i bk11: 256a 25881i bk12: 256a 26100i bk13: 256a 25704i bk14: 232a 26034i bk15: 232a 25872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868041
Row_Buffer_Locality_read = 0.891057
Row_Buffer_Locality_write = 0.329480
Bank_Level_Parallism = 3.463449
Bank_Level_Parallism_Col = 2.652246
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.220949
GrpLevelPara = 2.042105 

BW Util details:
bwutil = 0.172220 
total_CMD = 27523 
util_bw = 4740 
Wasted_Col = 3120 
Wasted_Row = 758 
Idle = 18905 

BW Util Bottlenecks: 
RCDc_limit = 2393 
RCDWRc_limit = 575 
WTRc_limit = 782 
RTWc_limit = 1496 
CCDLc_limit = 1994 
rwq = 0 
CCDLc_limit_alone = 1854 
WTRc_limit_alone = 697 
RTWc_limit_alone = 1441 

Commands details: 
total_CMD = 27523 
n_nop = 22218 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 557 
n_pre = 541 
n_ref = 0 
n_req = 4221 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1098 
issued_total_col = 4740 
Row_Bus_Util =  0.039894 
CoL_Bus_Util = 0.172220 
Either_Row_CoL_Bus_Util = 0.192748 
Issued_on_Two_Bus_Simul_Util = 0.019366 
issued_two_Eff = 0.100471 
queue_avg = 3.162555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.16255
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22266 n_act=524 n_pre=508 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.1729
n_activity=8857 dram_eff=0.5374
bk0: 256a 25887i bk1: 256a 26244i bk2: 256a 25823i bk3: 256a 26214i bk4: 256a 26095i bk5: 256a 25891i bk6: 256a 26331i bk7: 256a 25741i bk8: 256a 25092i bk9: 256a 25435i bk10: 256a 25901i bk11: 256a 25997i bk12: 256a 25901i bk13: 256a 25956i bk14: 232a 25997i bk15: 232a 25946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876006
Row_Buffer_Locality_read = 0.897233
Row_Buffer_Locality_write = 0.393258
Bank_Level_Parallism = 3.528386
Bank_Level_Parallism_Col = 2.793734
Bank_Level_Parallism_Ready = 1.505042
write_to_read_ratio_blp_rw_average = 0.256070
GrpLevelPara = 2.104348 

BW Util details:
bwutil = 0.172946 
total_CMD = 27523 
util_bw = 4760 
Wasted_Col = 3129 
Wasted_Row = 654 
Idle = 18980 

BW Util Bottlenecks: 
RCDc_limit = 2272 
RCDWRc_limit = 564 
WTRc_limit = 532 
RTWc_limit = 2615 
CCDLc_limit = 2033 
rwq = 0 
CCDLc_limit_alone = 1783 
WTRc_limit_alone = 491 
RTWc_limit_alone = 2406 

Commands details: 
total_CMD = 27523 
n_nop = 22266 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 4226 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 4760 
Row_Bus_Util =  0.037496 
CoL_Bus_Util = 0.172946 
Either_Row_CoL_Bus_Util = 0.191004 
Issued_on_Two_Bus_Simul_Util = 0.019438 
issued_two_Eff = 0.101769 
queue_avg = 2.926716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=2.92672
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22269 n_act=519 n_pre=503 n_ref_event=0 n_req=4226 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=712 bw_util=0.1729
n_activity=8731 dram_eff=0.5452
bk0: 256a 25676i bk1: 256a 25793i bk2: 256a 25837i bk3: 256a 25886i bk4: 256a 26385i bk5: 256a 26058i bk6: 256a 26056i bk7: 256a 25638i bk8: 256a 25266i bk9: 256a 25507i bk10: 256a 25855i bk11: 256a 25989i bk12: 256a 25803i bk13: 256a 25793i bk14: 232a 26114i bk15: 232a 26261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877189
Row_Buffer_Locality_read = 0.898468
Row_Buffer_Locality_write = 0.393258
Bank_Level_Parallism = 3.645081
Bank_Level_Parallism_Col = 2.878406
Bank_Level_Parallism_Ready = 1.547899
write_to_read_ratio_blp_rw_average = 0.251134
GrpLevelPara = 2.120051 

BW Util details:
bwutil = 0.172946 
total_CMD = 27523 
util_bw = 4760 
Wasted_Col = 3080 
Wasted_Row = 576 
Idle = 19107 

BW Util Bottlenecks: 
RCDc_limit = 2334 
RCDWRc_limit = 467 
WTRc_limit = 548 
RTWc_limit = 2471 
CCDLc_limit = 2114 
rwq = 0 
CCDLc_limit_alone = 1871 
WTRc_limit_alone = 522 
RTWc_limit_alone = 2254 

Commands details: 
total_CMD = 27523 
n_nop = 22269 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 712 
n_act = 519 
n_pre = 503 
n_ref = 0 
n_req = 4226 
total_req = 4760 

Dual Bus Interface Util: 
issued_total_row = 1022 
issued_total_col = 4760 
Row_Bus_Util =  0.037133 
CoL_Bus_Util = 0.172946 
Either_Row_CoL_Bus_Util = 0.190895 
Issued_on_Two_Bus_Simul_Util = 0.019184 
issued_two_Eff = 0.100495 
queue_avg = 3.199142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=3.19914
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22215 n_act=536 n_pre=520 n_ref_event=0 n_req=4227 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=716 bw_util=0.1731
n_activity=8753 dram_eff=0.5443
bk0: 256a 25388i bk1: 256a 25945i bk2: 256a 25754i bk3: 256a 26196i bk4: 256a 26229i bk5: 256a 25903i bk6: 256a 26191i bk7: 256a 25762i bk8: 256a 25567i bk9: 256a 25424i bk10: 256a 25664i bk11: 256a 25964i bk12: 256a 26228i bk13: 256a 25834i bk14: 232a 25926i bk15: 232a 26121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873196
Row_Buffer_Locality_read = 0.894516
Row_Buffer_Locality_write = 0.391061
Bank_Level_Parallism = 3.652138
Bank_Level_Parallism_Col = 2.851033
Bank_Level_Parallism_Ready = 1.526868
write_to_read_ratio_blp_rw_average = 0.223938
GrpLevelPara = 2.108020 

BW Util details:
bwutil = 0.173092 
total_CMD = 27523 
util_bw = 4764 
Wasted_Col = 2996 
Wasted_Row = 591 
Idle = 19172 

BW Util Bottlenecks: 
RCDc_limit = 2280 
RCDWRc_limit = 543 
WTRc_limit = 807 
RTWc_limit = 2123 
CCDLc_limit = 2184 
rwq = 0 
CCDLc_limit_alone = 1951 
WTRc_limit_alone = 723 
RTWc_limit_alone = 1974 

Commands details: 
total_CMD = 27523 
n_nop = 22215 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 716 
n_act = 536 
n_pre = 520 
n_ref = 0 
n_req = 4227 
total_req = 4764 

Dual Bus Interface Util: 
issued_total_row = 1056 
issued_total_col = 4764 
Row_Bus_Util =  0.038368 
CoL_Bus_Util = 0.173092 
Either_Row_CoL_Bus_Util = 0.192857 
Issued_on_Two_Bus_Simul_Util = 0.018603 
issued_two_Eff = 0.096458 
queue_avg = 3.237438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=3.23744
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22202 n_act=543 n_pre=527 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.1734
n_activity=8781 dram_eff=0.5434
bk0: 256a 25470i bk1: 256a 25816i bk2: 256a 25578i bk3: 256a 25775i bk4: 256a 26155i bk5: 256a 26078i bk6: 256a 26232i bk7: 256a 25610i bk8: 256a 25416i bk9: 256a 25849i bk10: 256a 25803i bk11: 256a 26265i bk12: 256a 26065i bk13: 256a 26011i bk14: 232a 25973i bk15: 232a 26176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871601
Row_Buffer_Locality_read = 0.893775
Row_Buffer_Locality_write = 0.375691
Bank_Level_Parallism = 3.605826
Bank_Level_Parallism_Col = 2.808359
Bank_Level_Parallism_Ready = 1.502934
write_to_read_ratio_blp_rw_average = 0.240324
GrpLevelPara = 2.114777 

BW Util details:
bwutil = 0.173382 
total_CMD = 27523 
util_bw = 4772 
Wasted_Col = 3026 
Wasted_Row = 612 
Idle = 19113 

BW Util Bottlenecks: 
RCDc_limit = 2422 
RCDWRc_limit = 517 
WTRc_limit = 767 
RTWc_limit = 2107 
CCDLc_limit = 2090 
rwq = 0 
CCDLc_limit_alone = 1785 
WTRc_limit_alone = 658 
RTWc_limit_alone = 1911 

Commands details: 
total_CMD = 27523 
n_nop = 22202 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 543 
n_pre = 527 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1070 
issued_total_col = 4772 
Row_Bus_Util =  0.038877 
CoL_Bus_Util = 0.173382 
Either_Row_CoL_Bus_Util = 0.193329 
Issued_on_Two_Bus_Simul_Util = 0.018930 
issued_two_Eff = 0.097914 
queue_avg = 3.105621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.10562
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22224 n_act=553 n_pre=537 n_ref_event=0 n_req=4230 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.1735
n_activity=8954 dram_eff=0.5334
bk0: 256a 25707i bk1: 256a 25613i bk2: 256a 25972i bk3: 256a 25786i bk4: 256a 26384i bk5: 256a 25980i bk6: 256a 26145i bk7: 256a 25738i bk8: 256a 25530i bk9: 256a 25813i bk10: 256a 25558i bk11: 256a 25857i bk12: 256a 25846i bk13: 256a 25852i bk14: 232a 26008i bk15: 232a 26011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869267
Row_Buffer_Locality_read = 0.891551
Row_Buffer_Locality_write = 0.373626
Bank_Level_Parallism = 3.609282
Bank_Level_Parallism_Col = 2.841840
Bank_Level_Parallism_Ready = 1.528685
write_to_read_ratio_blp_rw_average = 0.246396
GrpLevelPara = 2.119266 

BW Util details:
bwutil = 0.173528 
total_CMD = 27523 
util_bw = 4776 
Wasted_Col = 3031 
Wasted_Row = 726 
Idle = 18990 

BW Util Bottlenecks: 
RCDc_limit = 2503 
RCDWRc_limit = 538 
WTRc_limit = 608 
RTWc_limit = 2175 
CCDLc_limit = 1960 
rwq = 0 
CCDLc_limit_alone = 1699 
WTRc_limit_alone = 555 
RTWc_limit_alone = 1967 

Commands details: 
total_CMD = 27523 
n_nop = 22224 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 553 
n_pre = 537 
n_ref = 0 
n_req = 4230 
total_req = 4776 

Dual Bus Interface Util: 
issued_total_row = 1090 
issued_total_col = 4776 
Row_Bus_Util =  0.039603 
CoL_Bus_Util = 0.173528 
Either_Row_CoL_Bus_Util = 0.192530 
Issued_on_Two_Bus_Simul_Util = 0.020601 
issued_two_Eff = 0.107001 
queue_avg = 2.998656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=2.99866
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22206 n_act=544 n_pre=528 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.1734
n_activity=8715 dram_eff=0.5476
bk0: 256a 25776i bk1: 256a 25599i bk2: 256a 26068i bk3: 256a 25442i bk4: 256a 26034i bk5: 256a 25734i bk6: 256a 26016i bk7: 256a 25749i bk8: 256a 25614i bk9: 256a 25495i bk10: 256a 25835i bk11: 256a 25608i bk12: 256a 25978i bk13: 256a 25443i bk14: 232a 26330i bk15: 232a 26136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871364
Row_Buffer_Locality_read = 0.891798
Row_Buffer_Locality_write = 0.414365
Bank_Level_Parallism = 3.810324
Bank_Level_Parallism_Col = 2.987726
Bank_Level_Parallism_Ready = 1.545054
write_to_read_ratio_blp_rw_average = 0.236237
GrpLevelPara = 2.158269 

BW Util details:
bwutil = 0.173382 
total_CMD = 27523 
util_bw = 4772 
Wasted_Col = 3028 
Wasted_Row = 530 
Idle = 19193 

BW Util Bottlenecks: 
RCDc_limit = 2440 
RCDWRc_limit = 484 
WTRc_limit = 909 
RTWc_limit = 2525 
CCDLc_limit = 2055 
rwq = 0 
CCDLc_limit_alone = 1739 
WTRc_limit_alone = 776 
RTWc_limit_alone = 2342 

Commands details: 
total_CMD = 27523 
n_nop = 22206 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 4772 
Row_Bus_Util =  0.038949 
CoL_Bus_Util = 0.173382 
Either_Row_CoL_Bus_Util = 0.193184 
Issued_on_Two_Bus_Simul_Util = 0.019148 
issued_two_Eff = 0.099116 
queue_avg = 3.460742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.46074
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22202 n_act=559 n_pre=543 n_ref_event=0 n_req=4234 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.1741
n_activity=8771 dram_eff=0.5463
bk0: 256a 25347i bk1: 256a 25739i bk2: 256a 25916i bk3: 256a 25849i bk4: 256a 25858i bk5: 256a 26075i bk6: 256a 26078i bk7: 256a 26109i bk8: 256a 25748i bk9: 256a 25573i bk10: 256a 25776i bk11: 256a 25640i bk12: 256a 26046i bk13: 256a 25866i bk14: 232a 26098i bk15: 232a 26413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867974
Row_Buffer_Locality_read = 0.888834
Row_Buffer_Locality_write = 0.413978
Bank_Level_Parallism = 3.652283
Bank_Level_Parallism_Col = 2.777735
Bank_Level_Parallism_Ready = 1.521494
write_to_read_ratio_blp_rw_average = 0.228050
GrpLevelPara = 2.094239 

BW Util details:
bwutil = 0.174109 
total_CMD = 27523 
util_bw = 4792 
Wasted_Col = 2988 
Wasted_Row = 563 
Idle = 19180 

BW Util Bottlenecks: 
RCDc_limit = 2372 
RCDWRc_limit = 549 
WTRc_limit = 693 
RTWc_limit = 1727 
CCDLc_limit = 2202 
rwq = 0 
CCDLc_limit_alone = 2020 
WTRc_limit_alone = 607 
RTWc_limit_alone = 1631 

Commands details: 
total_CMD = 27523 
n_nop = 22202 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 559 
n_pre = 543 
n_ref = 0 
n_req = 4234 
total_req = 4792 

Dual Bus Interface Util: 
issued_total_row = 1102 
issued_total_col = 4792 
Row_Bus_Util =  0.040039 
CoL_Bus_Util = 0.174109 
Either_Row_CoL_Bus_Util = 0.193329 
Issued_on_Two_Bus_Simul_Util = 0.020819 
issued_two_Eff = 0.107687 
queue_avg = 3.107619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.10762
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22169 n_act=567 n_pre=551 n_ref_event=0 n_req=4234 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.1741
n_activity=9103 dram_eff=0.5264
bk0: 256a 25332i bk1: 256a 25740i bk2: 256a 25784i bk3: 256a 25630i bk4: 256a 25965i bk5: 256a 25871i bk6: 256a 25980i bk7: 256a 25882i bk8: 256a 25826i bk9: 256a 25567i bk10: 256a 25640i bk11: 256a 26017i bk12: 256a 26007i bk13: 256a 25743i bk14: 232a 26136i bk15: 232a 26289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866084
Row_Buffer_Locality_read = 0.890069
Row_Buffer_Locality_write = 0.344086
Bank_Level_Parallism = 3.585402
Bank_Level_Parallism_Col = 2.762495
Bank_Level_Parallism_Ready = 1.535684
write_to_read_ratio_blp_rw_average = 0.260395
GrpLevelPara = 2.056620 

BW Util details:
bwutil = 0.174109 
total_CMD = 27523 
util_bw = 4792 
Wasted_Col = 3261 
Wasted_Row = 647 
Idle = 18823 

BW Util Bottlenecks: 
RCDc_limit = 2486 
RCDWRc_limit = 594 
WTRc_limit = 612 
RTWc_limit = 2230 
CCDLc_limit = 2188 
rwq = 0 
CCDLc_limit_alone = 1934 
WTRc_limit_alone = 564 
RTWc_limit_alone = 2024 

Commands details: 
total_CMD = 27523 
n_nop = 22169 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 567 
n_pre = 551 
n_ref = 0 
n_req = 4234 
total_req = 4792 

Dual Bus Interface Util: 
issued_total_row = 1118 
issued_total_col = 4792 
Row_Bus_Util =  0.040621 
CoL_Bus_Util = 0.174109 
Either_Row_CoL_Bus_Util = 0.194528 
Issued_on_Two_Bus_Simul_Util = 0.020201 
issued_two_Eff = 0.103848 
queue_avg = 3.041057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.04106
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22185 n_act=545 n_pre=529 n_ref_event=0 n_req=4230 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.1735
n_activity=8817 dram_eff=0.5417
bk0: 256a 25542i bk1: 256a 25945i bk2: 256a 26115i bk3: 256a 25623i bk4: 256a 26182i bk5: 256a 26037i bk6: 256a 26197i bk7: 256a 25991i bk8: 256a 25755i bk9: 256a 25606i bk10: 256a 25783i bk11: 256a 25904i bk12: 256a 26226i bk13: 256a 25937i bk14: 232a 26141i bk15: 232a 26201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871158
Row_Buffer_Locality_read = 0.893281
Row_Buffer_Locality_write = 0.379121
Bank_Level_Parallism = 3.472609
Bank_Level_Parallism_Col = 2.687880
Bank_Level_Parallism_Ready = 1.529941
write_to_read_ratio_blp_rw_average = 0.221135
GrpLevelPara = 2.058983 

BW Util details:
bwutil = 0.173528 
total_CMD = 27523 
util_bw = 4776 
Wasted_Col = 3027 
Wasted_Row = 667 
Idle = 19053 

BW Util Bottlenecks: 
RCDc_limit = 2288 
RCDWRc_limit = 553 
WTRc_limit = 612 
RTWc_limit = 1676 
CCDLc_limit = 1994 
rwq = 0 
CCDLc_limit_alone = 1810 
WTRc_limit_alone = 588 
RTWc_limit_alone = 1516 

Commands details: 
total_CMD = 27523 
n_nop = 22185 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 545 
n_pre = 529 
n_ref = 0 
n_req = 4230 
total_req = 4776 

Dual Bus Interface Util: 
issued_total_row = 1074 
issued_total_col = 4776 
Row_Bus_Util =  0.039022 
CoL_Bus_Util = 0.173528 
Either_Row_CoL_Bus_Util = 0.193947 
Issued_on_Two_Bus_Simul_Util = 0.018603 
issued_two_Eff = 0.095916 
queue_avg = 2.880391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=2.88039
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22185 n_act=560 n_pre=544 n_ref_event=0 n_req=4234 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=744 bw_util=0.1741
n_activity=8642 dram_eff=0.5545
bk0: 256a 25393i bk1: 256a 25876i bk2: 256a 26048i bk3: 256a 25635i bk4: 256a 25968i bk5: 256a 25750i bk6: 256a 26448i bk7: 256a 25675i bk8: 256a 25147i bk9: 256a 25580i bk10: 256a 25679i bk11: 256a 25814i bk12: 256a 25978i bk13: 256a 25912i bk14: 232a 26280i bk15: 232a 26354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867737
Row_Buffer_Locality_read = 0.889328
Row_Buffer_Locality_write = 0.397849
Bank_Level_Parallism = 3.729292
Bank_Level_Parallism_Col = 2.866511
Bank_Level_Parallism_Ready = 1.602462
write_to_read_ratio_blp_rw_average = 0.228454
GrpLevelPara = 2.131017 

BW Util details:
bwutil = 0.174109 
total_CMD = 27523 
util_bw = 4792 
Wasted_Col = 2963 
Wasted_Row = 575 
Idle = 19193 

BW Util Bottlenecks: 
RCDc_limit = 2442 
RCDWRc_limit = 543 
WTRc_limit = 607 
RTWc_limit = 1944 
CCDLc_limit = 2079 
rwq = 0 
CCDLc_limit_alone = 1850 
WTRc_limit_alone = 539 
RTWc_limit_alone = 1783 

Commands details: 
total_CMD = 27523 
n_nop = 22185 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 744 
n_act = 560 
n_pre = 544 
n_ref = 0 
n_req = 4234 
total_req = 4792 

Dual Bus Interface Util: 
issued_total_row = 1104 
issued_total_col = 4792 
Row_Bus_Util =  0.040112 
CoL_Bus_Util = 0.174109 
Either_Row_CoL_Bus_Util = 0.193947 
Issued_on_Two_Bus_Simul_Util = 0.020274 
issued_two_Eff = 0.104534 
queue_avg = 3.094466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.09447
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22216 n_act=560 n_pre=544 n_ref_event=0 n_req=4230 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.1735
n_activity=8813 dram_eff=0.5419
bk0: 256a 25734i bk1: 256a 25777i bk2: 256a 25946i bk3: 256a 25886i bk4: 256a 26142i bk5: 256a 25960i bk6: 256a 26153i bk7: 256a 25758i bk8: 256a 25432i bk9: 256a 25306i bk10: 256a 25834i bk11: 256a 25899i bk12: 256a 25814i bk13: 256a 25841i bk14: 232a 26143i bk15: 232a 26619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867612
Row_Buffer_Locality_read = 0.888340
Row_Buffer_Locality_write = 0.406593
Bank_Level_Parallism = 3.601139
Bank_Level_Parallism_Col = 2.755107
Bank_Level_Parallism_Ready = 1.527429
write_to_read_ratio_blp_rw_average = 0.223114
GrpLevelPara = 2.127200 

BW Util details:
bwutil = 0.173528 
total_CMD = 27523 
util_bw = 4776 
Wasted_Col = 3072 
Wasted_Row = 581 
Idle = 19094 

BW Util Bottlenecks: 
RCDc_limit = 2522 
RCDWRc_limit = 454 
WTRc_limit = 749 
RTWc_limit = 1679 
CCDLc_limit = 1890 
rwq = 0 
CCDLc_limit_alone = 1732 
WTRc_limit_alone = 699 
RTWc_limit_alone = 1571 

Commands details: 
total_CMD = 27523 
n_nop = 22216 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 560 
n_pre = 544 
n_ref = 0 
n_req = 4230 
total_req = 4776 

Dual Bus Interface Util: 
issued_total_row = 1104 
issued_total_col = 4776 
Row_Bus_Util =  0.040112 
CoL_Bus_Util = 0.173528 
Either_Row_CoL_Bus_Util = 0.192821 
Issued_on_Two_Bus_Simul_Util = 0.020819 
issued_two_Eff = 0.107971 
queue_avg = 3.381390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38139
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22257 n_act=535 n_pre=519 n_ref_event=0 n_req=4224 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=704 bw_util=0.1727
n_activity=8563 dram_eff=0.5549
bk0: 256a 25552i bk1: 256a 25663i bk2: 256a 26198i bk3: 256a 25852i bk4: 256a 26142i bk5: 256a 25915i bk6: 256a 26107i bk7: 256a 25982i bk8: 256a 25361i bk9: 256a 25425i bk10: 256a 25751i bk11: 256a 25895i bk12: 256a 26078i bk13: 256a 26061i bk14: 232a 26172i bk15: 232a 26340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873343
Row_Buffer_Locality_read = 0.892787
Row_Buffer_Locality_write = 0.426136
Bank_Level_Parallism = 3.659776
Bank_Level_Parallism_Col = 2.854673
Bank_Level_Parallism_Ready = 1.567551
write_to_read_ratio_blp_rw_average = 0.222499
GrpLevelPara = 2.089361 

BW Util details:
bwutil = 0.172656 
total_CMD = 27523 
util_bw = 4752 
Wasted_Col = 2890 
Wasted_Row = 582 
Idle = 19299 

BW Util Bottlenecks: 
RCDc_limit = 2246 
RCDWRc_limit = 428 
WTRc_limit = 658 
RTWc_limit = 1668 
CCDLc_limit = 1902 
rwq = 0 
CCDLc_limit_alone = 1717 
WTRc_limit_alone = 568 
RTWc_limit_alone = 1573 

Commands details: 
total_CMD = 27523 
n_nop = 22257 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 704 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 4224 
total_req = 4752 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 4752 
Row_Bus_Util =  0.038295 
CoL_Bus_Util = 0.172656 
Either_Row_CoL_Bus_Util = 0.191331 
Issued_on_Two_Bus_Simul_Util = 0.019620 
issued_two_Eff = 0.102545 
queue_avg = 2.956909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=2.95691
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22240 n_act=551 n_pre=535 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.1732
n_activity=8711 dram_eff=0.5474
bk0: 256a 25398i bk1: 256a 25108i bk2: 256a 26248i bk3: 256a 25509i bk4: 256a 25856i bk5: 256a 26148i bk6: 256a 25985i bk7: 256a 26080i bk8: 256a 25502i bk9: 256a 25469i bk10: 256a 26125i bk11: 256a 25614i bk12: 256a 26155i bk13: 256a 25804i bk14: 232a 26138i bk15: 232a 26366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869678
Row_Buffer_Locality_read = 0.892045
Row_Buffer_Locality_write = 0.366667
Bank_Level_Parallism = 3.730622
Bank_Level_Parallism_Col = 2.871477
Bank_Level_Parallism_Ready = 1.574455
write_to_read_ratio_blp_rw_average = 0.243807
GrpLevelPara = 2.128265 

BW Util details:
bwutil = 0.173237 
total_CMD = 27523 
util_bw = 4768 
Wasted_Col = 3035 
Wasted_Row = 531 
Idle = 19189 

BW Util Bottlenecks: 
RCDc_limit = 2333 
RCDWRc_limit = 536 
WTRc_limit = 684 
RTWc_limit = 2064 
CCDLc_limit = 1992 
rwq = 0 
CCDLc_limit_alone = 1809 
WTRc_limit_alone = 650 
RTWc_limit_alone = 1915 

Commands details: 
total_CMD = 27523 
n_nop = 22240 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 551 
n_pre = 535 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1086 
issued_total_col = 4768 
Row_Bus_Util =  0.039458 
CoL_Bus_Util = 0.173237 
Either_Row_CoL_Bus_Util = 0.191949 
Issued_on_Two_Bus_Simul_Util = 0.020746 
issued_two_Eff = 0.108083 
queue_avg = 3.150238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15024
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22249 n_act=556 n_pre=540 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.1732
n_activity=8879 dram_eff=0.537
bk0: 256a 25520i bk1: 256a 25767i bk2: 256a 26156i bk3: 256a 25928i bk4: 256a 26115i bk5: 256a 26031i bk6: 256a 26003i bk7: 256a 25870i bk8: 256a 25506i bk9: 256a 25431i bk10: 256a 25522i bk11: 256a 25555i bk12: 256a 25878i bk13: 256a 25715i bk14: 232a 26199i bk15: 232a 26418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868496
Row_Buffer_Locality_read = 0.889328
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 3.669983
Bank_Level_Parallism_Col = 2.852092
Bank_Level_Parallism_Ready = 1.576552
write_to_read_ratio_blp_rw_average = 0.236307
GrpLevelPara = 2.137676 

BW Util details:
bwutil = 0.173237 
total_CMD = 27523 
util_bw = 4768 
Wasted_Col = 3025 
Wasted_Row = 649 
Idle = 19081 

BW Util Bottlenecks: 
RCDc_limit = 2486 
RCDWRc_limit = 464 
WTRc_limit = 793 
RTWc_limit = 1661 
CCDLc_limit = 1935 
rwq = 0 
CCDLc_limit_alone = 1749 
WTRc_limit_alone = 716 
RTWc_limit_alone = 1552 

Commands details: 
total_CMD = 27523 
n_nop = 22249 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 556 
n_pre = 540 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1096 
issued_total_col = 4768 
Row_Bus_Util =  0.039821 
CoL_Bus_Util = 0.173237 
Either_Row_CoL_Bus_Util = 0.191622 
Issued_on_Two_Bus_Simul_Util = 0.021437 
issued_two_Eff = 0.111870 
queue_avg = 3.343204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.3432
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22257 n_act=542 n_pre=526 n_ref_event=0 n_req=4216 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=704 bw_util=0.1724
n_activity=8765 dram_eff=0.5412
bk0: 256a 25867i bk1: 256a 25786i bk2: 256a 26267i bk3: 256a 25874i bk4: 256a 25893i bk5: 256a 25924i bk6: 256a 25807i bk7: 256a 26305i bk8: 256a 25685i bk9: 256a 25607i bk10: 256a 26027i bk11: 256a 25338i bk12: 256a 25798i bk13: 256a 25875i bk14: 232a 26164i bk15: 224a 26404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871442
Row_Buffer_Locality_read = 0.891089
Row_Buffer_Locality_write = 0.420455
Bank_Level_Parallism = 3.574257
Bank_Level_Parallism_Col = 2.820158
Bank_Level_Parallism_Ready = 1.582631
write_to_read_ratio_blp_rw_average = 0.243945
GrpLevelPara = 2.147563 

BW Util details:
bwutil = 0.172365 
total_CMD = 27523 
util_bw = 4744 
Wasted_Col = 2917 
Wasted_Row = 722 
Idle = 19140 

BW Util Bottlenecks: 
RCDc_limit = 2285 
RCDWRc_limit = 510 
WTRc_limit = 562 
RTWc_limit = 1614 
CCDLc_limit = 1880 
rwq = 0 
CCDLc_limit_alone = 1681 
WTRc_limit_alone = 500 
RTWc_limit_alone = 1477 

Commands details: 
total_CMD = 27523 
n_nop = 22257 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 704 
n_act = 542 
n_pre = 526 
n_ref = 0 
n_req = 4216 
total_req = 4744 

Dual Bus Interface Util: 
issued_total_row = 1068 
issued_total_col = 4744 
Row_Bus_Util =  0.038804 
CoL_Bus_Util = 0.172365 
Either_Row_CoL_Bus_Util = 0.191331 
Issued_on_Two_Bus_Simul_Util = 0.019838 
issued_two_Eff = 0.103684 
queue_avg = 3.329978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.32998
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22244 n_act=532 n_pre=516 n_ref_event=0 n_req=4219 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=716 bw_util=0.1728
n_activity=8954 dram_eff=0.5312
bk0: 256a 25722i bk1: 256a 25516i bk2: 256a 26171i bk3: 256a 25790i bk4: 256a 25892i bk5: 256a 25562i bk6: 256a 26123i bk7: 256a 26113i bk8: 256a 25442i bk9: 256a 25300i bk10: 256a 25579i bk11: 256a 25595i bk12: 256a 26123i bk13: 256a 25732i bk14: 232a 25991i bk15: 224a 26394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873904
Row_Buffer_Locality_read = 0.895792
Row_Buffer_Locality_write = 0.379888
Bank_Level_Parallism = 3.659165
Bank_Level_Parallism_Col = 2.911668
Bank_Level_Parallism_Ready = 1.589781
write_to_read_ratio_blp_rw_average = 0.270558
GrpLevelPara = 2.108707 

BW Util details:
bwutil = 0.172801 
total_CMD = 27523 
util_bw = 4756 
Wasted_Col = 3207 
Wasted_Row = 657 
Idle = 18903 

BW Util Bottlenecks: 
RCDc_limit = 2375 
RCDWRc_limit = 552 
WTRc_limit = 632 
RTWc_limit = 2912 
CCDLc_limit = 2150 
rwq = 0 
CCDLc_limit_alone = 1863 
WTRc_limit_alone = 560 
RTWc_limit_alone = 2697 

Commands details: 
total_CMD = 27523 
n_nop = 22244 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 716 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 4219 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 4756 
Row_Bus_Util =  0.038077 
CoL_Bus_Util = 0.172801 
Either_Row_CoL_Bus_Util = 0.191803 
Issued_on_Two_Bus_Simul_Util = 0.019075 
issued_two_Eff = 0.099451 
queue_avg = 3.228282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=3.22828
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22272 n_act=526 n_pre=510 n_ref_event=0 n_req=4219 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=716 bw_util=0.1728
n_activity=8898 dram_eff=0.5345
bk0: 256a 25824i bk1: 256a 25844i bk2: 256a 26219i bk3: 256a 25927i bk4: 256a 26159i bk5: 256a 25875i bk6: 256a 25962i bk7: 256a 26274i bk8: 256a 25434i bk9: 256a 25499i bk10: 256a 25888i bk11: 256a 25618i bk12: 256a 25724i bk13: 256a 25873i bk14: 232a 25975i bk15: 224a 26447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875326
Row_Buffer_Locality_read = 0.896535
Row_Buffer_Locality_write = 0.396648
Bank_Level_Parallism = 3.537203
Bank_Level_Parallism_Col = 2.813363
Bank_Level_Parallism_Ready = 1.570017
write_to_read_ratio_blp_rw_average = 0.244848
GrpLevelPara = 2.091300 

BW Util details:
bwutil = 0.172801 
total_CMD = 27523 
util_bw = 4756 
Wasted_Col = 2997 
Wasted_Row = 741 
Idle = 19029 

BW Util Bottlenecks: 
RCDc_limit = 2255 
RCDWRc_limit = 548 
WTRc_limit = 748 
RTWc_limit = 1630 
CCDLc_limit = 1997 
rwq = 0 
CCDLc_limit_alone = 1764 
WTRc_limit_alone = 668 
RTWc_limit_alone = 1477 

Commands details: 
total_CMD = 27523 
n_nop = 22272 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 716 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 4219 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 4756 
Row_Bus_Util =  0.037641 
CoL_Bus_Util = 0.172801 
Either_Row_CoL_Bus_Util = 0.190786 
Issued_on_Two_Bus_Simul_Util = 0.019656 
issued_two_Eff = 0.103028 
queue_avg = 3.403045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=3.40304
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22264 n_act=531 n_pre=515 n_ref_event=0 n_req=4213 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.1719
n_activity=8943 dram_eff=0.5291
bk0: 256a 25805i bk1: 256a 25288i bk2: 256a 26179i bk3: 256a 25791i bk4: 256a 26125i bk5: 256a 25931i bk6: 256a 26009i bk7: 256a 25955i bk8: 256a 25247i bk9: 256a 25628i bk10: 256a 26130i bk11: 256a 25549i bk12: 256a 25909i bk13: 256a 26026i bk14: 232a 25823i bk15: 224a 26171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873962
Row_Buffer_Locality_read = 0.895792
Row_Buffer_Locality_write = 0.364162
Bank_Level_Parallism = 3.651831
Bank_Level_Parallism_Col = 2.925354
Bank_Level_Parallism_Ready = 1.611158
write_to_read_ratio_blp_rw_average = 0.256464
GrpLevelPara = 2.123494 

BW Util details:
bwutil = 0.171929 
total_CMD = 27523 
util_bw = 4732 
Wasted_Col = 2973 
Wasted_Row = 788 
Idle = 19030 

BW Util Bottlenecks: 
RCDc_limit = 2248 
RCDWRc_limit = 553 
WTRc_limit = 640 
RTWc_limit = 2105 
CCDLc_limit = 2069 
rwq = 0 
CCDLc_limit_alone = 1774 
WTRc_limit_alone = 566 
RTWc_limit_alone = 1884 

Commands details: 
total_CMD = 27523 
n_nop = 22264 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 531 
n_pre = 515 
n_ref = 0 
n_req = 4213 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1046 
issued_total_col = 4732 
Row_Bus_Util =  0.038005 
CoL_Bus_Util = 0.171929 
Either_Row_CoL_Bus_Util = 0.191077 
Issued_on_Two_Bus_Simul_Util = 0.018857 
issued_two_Eff = 0.098688 
queue_avg = 3.335428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=3.33543
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22291 n_act=525 n_pre=509 n_ref_event=0 n_req=4215 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=700 bw_util=0.1722
n_activity=8795 dram_eff=0.5389
bk0: 256a 25850i bk1: 256a 25425i bk2: 256a 26436i bk3: 256a 26121i bk4: 256a 26070i bk5: 256a 25673i bk6: 256a 26164i bk7: 256a 26086i bk8: 256a 25608i bk9: 256a 25465i bk10: 256a 25840i bk11: 256a 25804i bk12: 256a 26376i bk13: 256a 26036i bk14: 232a 25715i bk15: 224a 26238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875445
Row_Buffer_Locality_read = 0.895792
Row_Buffer_Locality_write = 0.405714
Bank_Level_Parallism = 3.549761
Bank_Level_Parallism_Col = 2.759019
Bank_Level_Parallism_Ready = 1.563080
write_to_read_ratio_blp_rw_average = 0.262988
GrpLevelPara = 2.106411 

BW Util details:
bwutil = 0.172220 
total_CMD = 27523 
util_bw = 4740 
Wasted_Col = 3027 
Wasted_Row = 593 
Idle = 19163 

BW Util Bottlenecks: 
RCDc_limit = 2274 
RCDWRc_limit = 466 
WTRc_limit = 446 
RTWc_limit = 2000 
CCDLc_limit = 1988 
rwq = 0 
CCDLc_limit_alone = 1771 
WTRc_limit_alone = 410 
RTWc_limit_alone = 1819 

Commands details: 
total_CMD = 27523 
n_nop = 22291 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 700 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 4215 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 4740 
Row_Bus_Util =  0.037569 
CoL_Bus_Util = 0.172220 
Either_Row_CoL_Bus_Util = 0.190096 
Issued_on_Two_Bus_Simul_Util = 0.019693 
issued_two_Eff = 0.103593 
queue_avg = 3.163463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.16346
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22265 n_act=539 n_pre=523 n_ref_event=0 n_req=4213 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=692 bw_util=0.1719
n_activity=8926 dram_eff=0.5301
bk0: 256a 25523i bk1: 256a 25137i bk2: 256a 26294i bk3: 256a 25721i bk4: 256a 25783i bk5: 256a 25985i bk6: 256a 26059i bk7: 256a 26032i bk8: 256a 25407i bk9: 256a 25295i bk10: 256a 25764i bk11: 256a 25594i bk12: 256a 26294i bk13: 256a 26017i bk14: 232a 25655i bk15: 224a 26304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872063
Row_Buffer_Locality_read = 0.894802
Row_Buffer_Locality_write = 0.341040
Bank_Level_Parallism = 3.729657
Bank_Level_Parallism_Col = 2.971813
Bank_Level_Parallism_Ready = 1.711116
write_to_read_ratio_blp_rw_average = 0.234555
GrpLevelPara = 2.166537 

BW Util details:
bwutil = 0.171929 
total_CMD = 27523 
util_bw = 4732 
Wasted_Col = 3069 
Wasted_Row = 703 
Idle = 19019 

BW Util Bottlenecks: 
RCDc_limit = 2380 
RCDWRc_limit = 565 
WTRc_limit = 832 
RTWc_limit = 2010 
CCDLc_limit = 2125 
rwq = 0 
CCDLc_limit_alone = 1866 
WTRc_limit_alone = 735 
RTWc_limit_alone = 1848 

Commands details: 
total_CMD = 27523 
n_nop = 22265 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 692 
n_act = 539 
n_pre = 523 
n_ref = 0 
n_req = 4213 
total_req = 4732 

Dual Bus Interface Util: 
issued_total_row = 1062 
issued_total_col = 4732 
Row_Bus_Util =  0.038586 
CoL_Bus_Util = 0.171929 
Either_Row_CoL_Bus_Util = 0.191040 
Issued_on_Two_Bus_Simul_Util = 0.019475 
issued_two_Eff = 0.101940 
queue_avg = 3.693093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.69309
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27523 n_nop=22299 n_act=532 n_pre=516 n_ref_event=0 n_req=4215 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=700 bw_util=0.1722
n_activity=8789 dram_eff=0.5393
bk0: 256a 25544i bk1: 256a 25435i bk2: 256a 26077i bk3: 256a 25960i bk4: 256a 26126i bk5: 256a 25921i bk6: 256a 25907i bk7: 256a 25981i bk8: 256a 25425i bk9: 256a 26008i bk10: 256a 26034i bk11: 256a 25572i bk12: 256a 25904i bk13: 256a 25890i bk14: 232a 25834i bk15: 224a 26281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873784
Row_Buffer_Locality_read = 0.893812
Row_Buffer_Locality_write = 0.411429
Bank_Level_Parallism = 3.632532
Bank_Level_Parallism_Col = 2.815692
Bank_Level_Parallism_Ready = 1.561181
write_to_read_ratio_blp_rw_average = 0.242485
GrpLevelPara = 2.068781 

BW Util details:
bwutil = 0.172220 
total_CMD = 27523 
util_bw = 4740 
Wasted_Col = 3173 
Wasted_Row = 534 
Idle = 19076 

BW Util Bottlenecks: 
RCDc_limit = 2338 
RCDWRc_limit = 444 
WTRc_limit = 806 
RTWc_limit = 1869 
CCDLc_limit = 2270 
rwq = 0 
CCDLc_limit_alone = 2004 
WTRc_limit_alone = 694 
RTWc_limit_alone = 1715 

Commands details: 
total_CMD = 27523 
n_nop = 22299 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 700 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 4215 
total_req = 4740 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 4740 
Row_Bus_Util =  0.038077 
CoL_Bus_Util = 0.172220 
Either_Row_CoL_Bus_Util = 0.189805 
Issued_on_Two_Bus_Simul_Util = 0.020492 
issued_two_Eff = 0.107963 
queue_avg = 3.298005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.29801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4703, Miss = 4438, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4681, Miss = 4439, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4698, Miss = 4439, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4689, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4683, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4700, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4689, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4684, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4699, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4688, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4684, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4699, Miss = 4440, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4687, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4705, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4686, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4701, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4687, Miss = 4440, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4703, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4683, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4685, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4702, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4687, Miss = 4441, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4703, Miss = 4441, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4684, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4704, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4685, Miss = 4440, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4703, Miss = 4440, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4674, Miss = 4430, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4700, Miss = 4438, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4675, Miss = 4429, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4701, Miss = 4437, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4673, Miss = 4428, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4700, Miss = 4436, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4670, Miss = 4427, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4695, Miss = 4435, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4673, Miss = 4426, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4699, Miss = 4434, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4669, Miss = 4424, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4697, Miss = 4432, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4786, Miss = 4416, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4691, Miss = 4432, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4672, Miss = 4424, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4696, Miss = 4433, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4668, Miss = 4424, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4690, Miss = 4434, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4675, Miss = 4425, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4687, Miss = 4436, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4683, Miss = 4426, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4692, Miss = 4436, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4679, Miss = 4428, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4687, Miss = 4438, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4685, Miss = 4428, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 300288
L2_total_cache_misses = 283920
L2_total_cache_miss_rate = 0.9455
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122070
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=300288
icnt_total_pkts_simt_to_mem=300288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 300288
Req_Network_cycles = 36655
Req_Network_injected_packets_per_cycle =       8.1923 
Req_Network_conflicts_per_cycle =       4.3275
Req_Network_conflicts_per_cycle_util =      12.0017
Req_Bank_Level_Parallism =      22.7198
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.2890
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1280

Reply_Network_injected_packets_num = 300288
Reply_Network_cycles = 36655
Reply_Network_injected_packets_per_cycle =        8.1923
Reply_Network_conflicts_per_cycle =        3.0813
Reply_Network_conflicts_per_cycle_util =       8.5577
Reply_Bank_Level_Parallism =      22.7525
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2432
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1024
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 26 sec (146 sec)
gpgpu_simulation_rate = 168727 (inst/sec)
gpgpu_simulation_rate = 251 (cycle/sec)
gpgpu_silicon_slowdown = 4509960x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3cc7236c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3cc72368..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3cc72364..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff3cc72360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3cc72358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3cc72350..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3cc72400..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff3cc72408..

GPGPU-Sim PTX: cudaLaunch for 0x0x404f90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18histo_final_kerneljjjjPjS_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18histo_final_kerneljjjjPjS_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x80a8 (histo.1.sm_70.ptx:5637) @%p1 bra BB12_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8180 (histo.1.sm_70.ptx:5669) add.s32 %r62, %r2, %r3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8178 (histo.1.sm_70.ptx:5666) @%p2 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8180 (histo.1.sm_70.ptx:5669) add.s32 %r62, %r2, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x81a8 (histo.1.sm_70.ptx:5674) @%p3 bra BB12_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82c0 (histo.1.sm_70.ptx:5714) add.s32 %r63, %r2, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x82b8 (histo.1.sm_70.ptx:5711) @%p4 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82c0 (histo.1.sm_70.ptx:5714) add.s32 %r63, %r2, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x82e0 (histo.1.sm_70.ptx:5718) @%p5 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83b0 (histo.1.sm_70.ptx:5749) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x83a8 (histo.1.sm_70.ptx:5746) @%p6 bra BB12_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83b0 (histo.1.sm_70.ptx:5749) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18histo_final_kerneljjjjPjS_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18histo_final_kerneljjjjPjS_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z18histo_final_kerneljjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z18histo_final_kerneljjjjPjS_S_S_'
Destroy streams for kernel 5: size 0
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 20464
gpu_sim_insn = 6713344
gpu_ipc =     328.0563
gpu_tot_sim_cycle = 57119
gpu_tot_sim_insn = 31347550
gpu_tot_ipc =     548.8113
gpu_tot_issued_cta = 300
gpu_occupancy = 24.0601% 
gpu_tot_occupancy = 23.2648% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1540
partiton_level_parallism_total  =       7.1038
partiton_level_parallism_util =       7.9951
partiton_level_parallism_util_total  =      15.3645
L2_BW  =     186.6995 GB/Sec
L2_BW_total  =     257.3268 GB/Sec
gpu_total_sim_rate=147865
############## bottleneck_stats #############
cycles: core 20464, icnt 20464, l2 20464, dram 15366
gpu_ipc	328.056
gpu_tot_issued_cta = 300, average cycles = 68
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 72704 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 13404 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.033	42
L1D data util	0.284	42	0.651	18
L1D tag util	0.091	42	0.219	18
L2 data util	0.234	64	0.237	18
L2 tag util	0.081	64	0.081	0
n_l2_access	 105472
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.257	32	0.263	9

latency_l1_hit:	860160, num_l1_reqs:	43008
L1 hit latency:	20
latency_dram:	69897073, num_dram_reqs:	105472
DRAM latency:	662

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.069	42	0.151	18

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.015	42	0.032	18
sp pipe util	0.000	0	0.000	18
sfu pipe util	0.000	0	0.000	18
ldst mem cycle	0.000	0	0.000	18

smem port	0.000	0

n_reg_bank	16
reg port	0.000	0	0.000	18
L1D tag util	0.091	42	0.219	18
L1D fill util	0.044	42	0.100	18
n_l1d_mshr	4096
L1D mshr util	0.009	42
n_l1d_missq	16
L1D missq util	0.004	42
L1D hit rate	0.290
L1D miss rate	0.710
L1D rsfail rate	0.000
L2 tag util	0.081	64	0.081	0
L2 fill util	0.056	64	0.056	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.195	64	0.201	44
L2 missq util	0.004	64	0.005	7
L2 hit rate	0.000
L2 miss rate	1.000
L2 rsfail rate	0.000

dram activity	0.494	32	0.515	0

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 925696, load_transaction_bytes 3702784, icnt_m2s_bytes 0
n_gmem_load_insns 10880, n_gmem_load_accesses 115712
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.090

run 0.026, fetch 0.014, sync 0.014, control 0.001, data 0.942, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5002, Miss = 4734, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5128, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5002, Miss = 4747, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5128, Miss = 4793, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4799, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 9610, Miss = 7752, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 9610, Miss = 7745, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 9418, Miss = 7551, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 9418, Miss = 7560, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 9418, Miss = 7564, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 9418, Miss = 7537, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 9290, Miss = 7498, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 9416, Miss = 7547, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 9418, Miss = 7557, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 9418, Miss = 7542, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 9418, Miss = 7562, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 9418, Miss = 7552, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 9418, Miss = 7563, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 9418, Miss = 7549, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 8202, Miss = 7177, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3832, Miss = 2745, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3834, Miss = 2746, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3834, Miss = 2748, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3834, Miss = 2748, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 3706, Miss = 2685, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 3832, Miss = 2747, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 3834, Miss = 2749, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 3834, Miss = 2746, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 3834, Miss = 2748, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 3834, Miss = 2749, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 8202, Miss = 7179, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 8328, Miss = 7239, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 8330, Miss = 7244, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 8330, Miss = 7242, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 8138, Miss = 7039, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 8138, Miss = 7045, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 8138, Miss = 7052, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 8138, Miss = 7051, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 8010, Miss = 6989, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 8136, Miss = 7044, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 8138, Miss = 7053, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 8138, Miss = 7050, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4465, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4485, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 480256
	L1D_total_cache_misses = 417082
	L1D_total_cache_miss_rate = 0.8685
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.136
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42513
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 187208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 293048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
863, 798, 790, 790, 782, 782, 782, 782, 774, 774, 774, 774, 774, 774, 774, 774, 
gpgpu_n_tot_thrd_icount = 32886368
gpgpu_n_tot_w_icount = 1027699
gpgpu_n_stall_shd_mem = 403072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 218552
gpgpu_n_mem_write_global = 187208
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1125152
gpgpu_n_store_insn = 1297984
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 378312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 403072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43043	W0_Idle:352289	W0_Scoreboard:5018793	W1:1603	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:40495	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:982401
single_issue_nums: WS0:260303	WS1:256140	WS2:255628	WS3:255628	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1747392 {8:218424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7488320 {40:187208,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8736960 {40:218424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1497664 {8:187208,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1445 
max_icnt2mem_latency = 419 
maxmrqlatency = 523 
max_icnt2sh_latency = 53 
averagemflatency = 444 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 35 
avg_icnt2sh_latency = 3 
mrq_lat_table:37066 	26822 	19267 	18272 	27200 	57896 	21878 	10821 	2040 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	199935 	81283 	116587 	7955 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	276992 	97424 	25972 	4723 	537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	303885 	66634 	28197 	6626 	418 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	27 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        63        64        40        56        29        31        40        32        64        63        40        64        56        40        48        64 
dram[1]:        28        41        31        64        48        33        32        16        64        64        57        40        64        48        56        64 
dram[2]:        64        64        40        48        48        40        27        16        64        64        56        64        40        64        48        56 
dram[3]:        56        64        40        64        33        24        48        16        64        63        49        40        41        56        48        64 
dram[4]:        64        40        56        64        24        24        16        16        64        64        56        40        56        56        54        64 
dram[5]:        64        41        56        64        25        32        16        16        64        48        56        56        56        56        64        64 
dram[6]:        47        48        48        64        40        24        16        16        64        64        56        62        56        64        56        64 
dram[7]:        39        40        32        64        25        40        33        16        64        39        40        48        56        56        48        64 
dram[8]:        37        61        56        64        24        24        16        17        64        64        56        64        56        64        41        64 
dram[9]:        64        56        40        64        37        16        16        16        64        64        56        56        56        48        32        64 
dram[10]:        64        40        31        64        41        24        16        16        64        64        55        55        64        48        48        64 
dram[11]:        64        64        40        40        32        24        16        35        64        64        47        56        62        48        41        64 
dram[12]:        64        56        64        48        24        31        16        16        64        56        64        64        47        64        64        64 
dram[13]:        64        40        48        48        43        16        16        16        64        48        59        64        48        40        40        64 
dram[14]:        56        49        40        64        33        16        16        16        48        64        64        60        48        64        56        64 
dram[15]:        64        40        56        48        40        16        16        16        64        40        64        56        40        64        56        64 
dram[16]:        64        56        48        32        41        32        16        16        64        56        64        43        32        48        64        64 
dram[17]:        56        56        56        64        24        24        16        25        64        40        56        64        32        48        55        56 
dram[18]:        56        48        56        64        16        40        16        16        64        64        56        64        56        64        56        64 
dram[19]:        41        56        33        64        40        24        16        24        64        48        64        64        40        56        40        64 
dram[20]:        51        40        56        64        32        32        16        24        64        64        39        50        48        48        48        64 
dram[21]:        64        57        32        64        40        40        16        24        64        64        49        48        48        56        64        64 
dram[22]:        56        57        40        50        40        40        16        23        64        64        55        64        56        43        64        64 
dram[23]:        64        56        64        64        32        40        16        24        64        47        40        56        43        40        64        64 
dram[24]:        35        64        64        64        16        24        16        40        64        64        41        64        41        48        64        64 
dram[25]:        56        48        64        64        24        40        40        40        64        64        40        32        47        64        40        64 
dram[26]:        63        40        56        64        16        40        32        16        64        64        64        48        32        64        40        56 
dram[27]:        40        40        32        56        40        24        48        24        64        64        39        48        40        64        64        64 
dram[28]:        49        40        56        64        40        31        40        32        55        64        64        64        32        64        43        56 
dram[29]:        31        48        40        64        40        40        48        24        64        64        64        43        45        40        64        48 
dram[30]:        64        40        48        40        16        24        24        40        64        64        48        63        40        64        56        64 
dram[31]:        64        36        40        48        24        40        40        32        64        64        64        40        32        64        64        39 
maximum service time to same row:
dram[0]:      5642      5707      5694      5794      5602      5619      6130      5601      5710      5728      5791      5599      5623      5687      5589      5627 
dram[1]:      5598      5752      5811      5922      5618      5704      5732      5622      5751      5783      5683      5666      6110      5635      5659      5601 
dram[2]:      5623      5611      5657      5838      5627      5649      5764      5601      5622      5826      5802      5784      5659      5718      5804      5696 
dram[3]:      5603      5602      5892      5842      5719      5731      5827      5710      5601      5589      5650      5692      5730      5651      5752      5646 
dram[4]:      5655      5618      5613      5712      5687      5775      5856      5621      5646      5686      5601      5631      5876      5747      5599      5771 
dram[5]:      5638      5639      5601      5609      5722      5772      5783      5740      5687      5683      5615      5818      6365      5688      5674      5658 
dram[6]:      5714      5668      5659      5602      5629      5637      5899      5666      5739      5726      5601      5856      5891      5633      5802      5747 
dram[7]:      5716      5734      5647      5666      5601      5605      5771      5772      5736      5599      5687      5792      5622      5602      5672      5623 
dram[8]:      5779      5724      5760      5804      5684      5686      5949      5589      5706      5687      5626      5836      5601      5659      5622      5602 
dram[9]:      5623      5740      5643      5791      5617      5658      5672      5635      5811      5764      5728      5912      5675      5663      6941      5589 
dram[10]:      5602      5824      5706      5695      5732      5850      5601      5687      5611      5589      5667      5867      5634      5775      5818      6173 
dram[11]:      5674      5744      5589      5601      5653      5726      5699      5691      5602      5626      5739      5923      5778      5763      5751      5707 
dram[12]:      5634      5742      5631      5591      5743      5800      5780      5610      5700      5715      5589      5613      5650      5674      5830      5651 
dram[13]:      5808      5748      5609      5618      5653      5639      5702      5671      5654      5696      6077      5591      5738      5794      5911      5602 
dram[14]:      5676      5844      5601      5642      5811      5602      5655      5762      5783      5599      5706      5630      5589      5633      5855      5699 
dram[15]:      5744      5771      5599      5671      5698      5589      5602      5653      5659      5684      6051      5638      5631      5601      5855      5788 
dram[16]:      5659      5890      5641      5702      5768      5626      5591      5621      5727      5824      5602      5806      5695      5744      5618      5610 
dram[17]:      5882      5835      5772      5734      5747      5762      5622      5637      5625      5683      5694      5704      5706      5667      5601      6341 
dram[18]:      5589      5621      6149      5687      5792      5699      5641      5602      5601      5645      5847      5668      5599      5782      5706      6350 
dram[19]:      5637      5694      5614      5879      5880      5599      5782      5635      5589      5786      5643      5619      5684      5686      5621      5630 
dram[20]:      5711      5601      5589      5623      5780      5658      5674      5642      5625      5814      5607      5680      5754      5734      5796      5736 
dram[21]:      5702      5703      5841      5602      5839      5814      5658      5675      5714      5750      5589      5601      5630      5613      5668      5686 
dram[22]:      5599      5719      5688      5682      5638      5589      5734      5663      5676      5763      5631      5698      5621      5601      5776      5811 
dram[23]:      5682      5627      5732      5629      5703      5607      5912      5734      5599      5847      6056      5772      5854      5589      5638      5659 
dram[24]:      5770      5629      5599      5784      5601      5718      5653      5610      5680      5851      5719      5688      5834      5655      5598      5911 
dram[25]:      5634      5625      5688      5678      5734      5690      5601      5602      5811      5867      5599      5646      5691      5698      5694      5747 
dram[26]:      5602      5598      5868      5724      5798      5599      5710      5639      5641      5672      6809      5751      5775      5683      5658      5834 
dram[27]:      5589      5692      5694      5629      5720      5739      5664      5666      5602      5598      5820      5802      5864      5601      5731      5848 
dram[28]:      5622      5617      5625      6883      5683      5731      5776      5651      5653      5690      5589      5613      5850      5657      5707      5884 
dram[29]:      5712      5692      5872      6228      5638      5670      5680      5653      5702      5622      5615      5601      5903      5763      5794      5866 
dram[30]:      5672      5662      5838      5602      5598      5630      5684      5720      5703      5768      5687      5747      5631      6041      5831      5872 
dram[31]:      5599      5987      5788      5653      5684      5623      5638      5731      5724      5691      5707      5657      5598      5602      5854      5911 
average row accesses per activate:
dram[0]:  7.066667  8.173077  8.076923  7.241379  8.148936  8.488889  7.673913  6.961538  7.393443  7.161290  8.508772  8.642858  8.220339  7.950819  8.901960  7.349206 
dram[1]:  7.275862  7.403509  6.205883  7.759259  7.775510  8.304348  8.850000  7.826087  6.818182  7.000000  8.781818  9.307693  8.254237  7.838710  9.265306  8.418181 
dram[2]:  7.517857  8.115385  7.344828  8.076923  8.837210  7.509804  7.574468  7.977778  6.000000  6.686567  8.508772  8.625000  9.000000  9.169811  9.458333  8.105263 
dram[3]:  7.241379  7.050000  6.806452  7.482143  6.909091  7.857143  7.395833  8.325582  6.428571  7.466667  8.100000  8.327586  8.561403  8.254237  9.913043  8.754717 
dram[4]:  7.759259  7.403509  7.368421  7.905660  7.111111  7.660000  8.045455  8.372093  7.258065  7.327869  8.473684  7.666667  8.561403  8.237288  9.702127  8.140351 
dram[5]:  8.812500  7.814815  7.333333  7.654545  7.640000  7.470588  7.695652  7.346939  6.907692  7.311475  8.344828  7.950819  8.561403  7.967213  9.120000  7.847457 
dram[6]:  8.000000  8.115385  7.206897  7.500000  7.795918  7.600000  7.553192  7.058824  7.433333  7.859649  8.050000  8.169492  8.288136  7.593750  8.603773  8.923077 
dram[7]:  7.083333  7.833333  7.886793  7.293103  7.207547  7.450980  6.454545  6.923077  7.241935  7.689655  7.682539  8.925926  7.983606  8.100000  9.265306  8.122807 
dram[8]:  6.967213  7.033333  7.368421  7.851852  7.600000  7.450980  8.428572  6.101695  6.647059  8.090909  8.660714  8.327586  8.561403  7.870968  8.750000  8.716981 
dram[9]:  7.203390  7.293103  8.274509  7.709091  7.037037  7.037037  6.846154  7.500000  7.093750  6.803030  8.344828  8.763637  7.790323  7.640625  7.600000  8.400000 
dram[10]:  6.838710  7.421052  7.672727  8.115385  8.217391  6.586207  8.476191  7.200000  7.741379  7.859649  7.806452  8.186440  8.327586  8.000000  8.462963  7.218750 
dram[11]:  7.421052  8.235294  7.654545  7.833333  7.269231  8.304348  8.136364  8.044444  6.803030  7.982143  7.983606  9.075472  8.033334  8.596491  7.728814  8.250000 
dram[12]:  8.770833  7.571429  8.440000  7.169491  8.217391  8.681818  7.617021  7.826087  7.483333  7.789474  8.800000  9.094339  8.254237  8.216666  8.603773  8.518518 
dram[13]:  8.313725  7.690909  7.016667  7.851852  8.217391  7.895833  8.325582  7.058824  7.593220  7.416667  7.934426 10.276596  7.838710  7.951613  7.354839  8.679245 
dram[14]:  7.083333  7.763637  7.636364  7.066667  8.042553  8.590909  8.325582  6.923077  7.689655  7.842105 10.521739 10.500000  8.660714  7.761905  7.879310  7.948276 
dram[15]:  7.116667  7.152543  7.722222  7.607143  8.590909  9.219512  7.458333  7.346939  8.000000  7.982143  8.344828  9.132075  7.682539  9.074074  7.140625  7.896552 
dram[16]:  7.709091  7.066667  7.618182  7.066667  7.916667  6.666667  8.523809  7.826087  7.741379  7.910714  8.925926  9.250000  7.446154  7.609375  8.327272  8.481482 
dram[17]:  7.203390  7.033333  8.176471  7.327586  8.063829  7.755102  7.782609  6.792453  6.861538  7.593220  8.379311  8.016666  7.934426  8.678572  7.508197 10.133333 
dram[18]:  7.421052  7.275862  7.886793  6.507692  8.042553  6.701755  7.058824  6.545455  8.090909  7.450000  7.934426  8.327586  8.818182  9.529411  9.744680  9.265306 
dram[19]:  7.066667  7.186440  8.489796  6.235294  8.239130  7.075472  7.346939  6.903846  7.193548  7.948276  8.473684  8.888889  8.660714  8.396552  9.367347  9.911111 
dram[20]:  7.672727  7.981132  8.038462  6.822581  6.666667  7.075472  8.780488  6.903846  7.193548  7.234375  8.000000  8.310345  8.508772  8.362069  9.346939  9.888889 
dram[21]:  8.392157  7.727273  7.849057  6.507692  7.895833  7.460000  8.181818  6.155172  7.278688  6.614286  7.698413  8.625000  8.100000  8.836364  8.035088 11.684211 
dram[22]:  7.981132  7.763637  8.176471  6.298508  7.875000  7.440000  7.200000  7.019608  8.452830  8.285714  7.806452  9.307693  8.660714  8.066667  9.744680 11.100000 
dram[23]:  7.310345  6.028572  9.065217  6.439394  7.288462  8.545455  6.903846  6.980392  7.758621  7.766667  8.203390  8.456141  8.473684  8.066667  8.807693 10.325582 
dram[24]:  6.640625  6.656250  8.380000  7.672727  7.560000  7.333333  6.428571  6.629630  7.516667  7.265625  8.000000  8.203390  7.578125  7.363636  9.346939 10.325582 
dram[25]:  8.313725  6.761905  9.108696  6.885246  8.636364  6.854546  6.315790  7.911111  8.296296  7.060606  8.607142  7.593750  7.132353  9.269231  8.035088  9.083333 
dram[26]:  7.796296  6.159420  9.288889  7.924528  7.600000  6.163934  7.659575  7.739130  8.017858  7.500000  7.208955  7.838710  8.508772  8.571428  7.931035  9.521739 
dram[27]:  7.403509  7.100000  8.851064  7.500000  7.816327  6.732143  7.659575  7.285714  7.241935  7.540984  8.763637  8.186440  8.362069  9.490196  8.363636  9.711111 
dram[28]:  7.438597  6.439394  8.038462  7.654545  8.304348  6.836364  8.780488  7.019608  7.416667  7.813560  9.250000  8.379311  8.431034  8.800000  7.830509  8.384615 
dram[29]:  7.438597  7.642857  8.666667  8.400000  7.937500  6.561403  8.395349  7.120000  7.824562  7.700000  8.962963  9.000000  8.696428  8.836364  7.590164  8.720000 
dram[30]:  8.274509  6.761905  8.729167  7.258621  7.600000  7.480000  7.869565  7.760870  7.576271  7.915254  8.781818  9.897959  9.037037  8.800000  7.700000  8.918367 
dram[31]:  7.553571  7.203390  8.530612  8.254902  7.326923  6.907407  7.680851  7.000000  7.225806  8.400000  9.150944  8.836364  7.492308 10.297873  7.716667  8.549020 
average row locality = 221263/28117 = 7.869367
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[1]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[2]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[3]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[4]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[5]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[6]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[7]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[8]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[9]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[10]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[11]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[12]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[13]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[14]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[15]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[16]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[17]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[18]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[19]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[20]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[21]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[22]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[23]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[24]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[25]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[26]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[27]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[28]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[29]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[30]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[31]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
total dram reads = 202184
bank skew: 448/320 = 1.40
chip skew: 6320/6312 = 1.00
number of total write accesses:
dram[0]:       160       164       144       144       156       152       132       168       172       144       148       144       148       148       120       156 
dram[1]:       152       152       152       140       148       152       136       160       168       160       140       144       156       152       120       156 
dram[2]:       148       152       168       144       144       156       144       156       168       160       148       140       152       152       120       152 
dram[3]:       144       156       152       140       144       164       140       152       168       160       152       140       160       156       128       160 
dram[4]:       140       152       144       140       160       156       136       160       168       156       140       140       160       152       128       160 
dram[5]:       156       152       136       148       152       148       136       160       164       152       144       148       160       152       128       156 
dram[6]:       160       152       136       144       152       144       140       160       152       160       140       136       164       152       128       160 
dram[7]:       164       156       136       156       152       144       140       160       164       152       144       136       156       152       120       156 
dram[8]:       164       152       144       160       144       144       136       160       176       148       148       140       160       160       124       152 
dram[9]:       164       156       152       160       144       144       144       160       184       164       144       136       140       164       128       152 
dram[10]:       160       156       152       152       136       152       144       160       164       160       144       140       140       160       132       152 
dram[11]:       156       144       148       156       136       152       152       168       164       156       156       132       136       168       128       152 
dram[12]:       148       160       152       156       136       152       152       160       164       144       144       136       156       180       128       144 
dram[13]:       160       156       148       160       136       140       152       160       160       148       144       140       152       180       128       144 
dram[14]:       164       172       144       160       136       136       152       160       152       156       144       140       148       164       132       148 
dram[15]:       172       152       132       168       136       136       152       160       160       156       144       144       144       168       132       136 
dram[16]:       160       160       140       160       144       144       152       160       164       140       136       132       144       156       136       136 
dram[17]:       164       152       132       164       140       144       152       160       152       160       152       132       144       152       136       128 
dram[18]:       156       152       136       156       136       152       160       160       148       156       144       140       148       152       136       120 
dram[19]:       160       160       128       160       140       156       160       156       152       148       140       128       148       156       140       120 
dram[20]:       152       156       136       156       144       156       160       156       152       156       128       136       148       148       136       116 
dram[21]:       176       164       128       156       140       148       160       148       144       156       148       140       152       152       136       112 
dram[22]:       156       172       132       152       136       144       160       152       160       160       144       144       148       144       136       112 
dram[23]:       160       152       132       164       140       160       156       144       168       168       144       136       140       144       136       112 
dram[24]:       164       168       140       152       136       152       160       152       172       164       128       144       148       152       136       112 
dram[25]:       160       168       140       144       144       164       160       144       160       168       136       152       148       136       136       112 
dram[26]:       148       164       136       144       144       160       160       144       164       164       140       152       148       128       144       120 
dram[27]:       152       168       128       144       156       164       160       148       164       144       136       140       148       144       144       116 
dram[28]:       160       164       136       148       152       160       160       152       148       148       132       152       164       144       152       112 
dram[29]:       160       176       128       144       148       152       164       144       152       152       144       152       156       152       156       112 
dram[30]:       152       168       140       148       144       152       168       148       156       172       140       148       160       144       152       116 
dram[31]:       156       164       136       148       148       148       164       148       160       152       148       152       156       144       156       112 
total dram writes = 76316
bank skew: 184/112 = 1.64
chip skew: 2436/2336 = 1.04
average mf latency per bank:
dram[0]:        636       616       649       633       604       598       623       585       656       674       692       672       674       657       677       651
dram[1]:        646       625       634       644       609       615       612       573       646       651       679       675       660       673       691       647
dram[2]:        630       626       625       639       623       599       607       580       655       647       672       684       670       666       688       650
dram[3]:        637       608       647       641       617       593       613       587       651       643       659       706       662       670       667       648
dram[4]:        650       639       650       643       601       629       635       579       661       672       690       689       655       679       670       653
dram[5]:        634       638       662       633       621       624       633       593       657       679       676       670       662       678       680       655
dram[6]:        631       643       645       634       602       632       635       589       661       648       693       688       666       689       681       656
dram[7]:        631       638       665       634       613       622       625       600       641       673       667       681       650       667       703       631
dram[8]:        628       628       636       611       614       615       612       580       626       666       679       670       648       659       681       651
dram[9]:        628       629       646       621       621       626       610       586       623       656       701       674       670       651       690       645
dram[10]:        618       626       637       629       624       621       598       578       629       649       686       670       676       654       672       648
dram[11]:        628       630       628       618       631       629       596       579       644       648       672       683       690       661       696       647
dram[12]:        640       626       632       622       629       613       609       582       642       679       657       677       657       643       678       665
dram[13]:        620       622       630       616       628       623       605       589       650       682       674       668       669       636       688       666
dram[14]:        611       610       636       610       626       631       605       597       681       642       679       669       664       651       684       668
dram[15]:        612       634       642       622       627       618       590       598       655       664       660       676       666       660       679       669
dram[16]:        607       622       642       628       621       617       595       588       642       683       683       714       681       673       655       673
dram[17]:        622       628       656       620       625       623       594       583       665       656       675       698       695       696       671       672
dram[18]:        636       629       651       626       632       588       596       585       660       666       682       699       677       697       675       690
dram[19]:        617       600       651       618       606       601       586       580       645       663       682       691       657       653       659       677
dram[20]:        636       608       640       619       612       598       597       585       648       656       709       683       662       664       663       686
dram[21]:        598       609       655       620       619       609       603       598       659       654       676       686       677       653       670       685
dram[22]:        625       578       643       623       613       598       596       604       635       649       694       671       667       675       692       674
dram[23]:        622       621       647       622       623       578       610       610       626       665       671       695       688       675       680       674
dram[24]:        625       624       645       647       637       606       602       609       630       653       709       692       660       676       680       697
dram[25]:        628       621       644       652       643       596       612       612       641       663       699       694       686       668       686       736
dram[26]:        632       630       659       654       635       592       596       624       623       663       692       693       672       695       676       688
dram[27]:        632       615       670       640       627       603       593       624       632       684       702       727       694       673       669       702
dram[28]:        616       633       664       639       632       587       597       616       672       689       691       688       674       697       668       712
dram[29]:        633       625       657       640       631       612       598       636       650       685       682       707       679       682       665       708
dram[30]:        650       611       642       626       643       609       600       617       651       670       692       718       677       666       680       695
dram[31]:        634       643       657       635       626       621       589       629       644       688       681       679       671       674       657       703
maximum mf latency per bank:
dram[0]:       1061       996      1014       954      1011       943      1030      1097      1127      1170      1255      1182      1231      1197       934      1067
dram[1]:       1099      1044      1072       994       922      1040      1024      1008      1139      1217      1077      1273      1213      1247      1158      1169
dram[2]:       1069      1079      1163       934      1162      1029      1057      1041      1226      1230      1085      1308      1119      1291      1079      1122
dram[3]:        974       934      1146       965       995       953      1247      1024      1096      1143      1180      1302      1097      1125       962      1106
dram[4]:       1012      1093      1074       931       899       991      1030      1099      1096      1153      1156      1142      1058      1148      1052       999
dram[5]:       1258      1149      1175      1056      1098       999      1075      1092      1158      1343      1291      1176      1047      1206      1288      1213
dram[6]:        988      1108       992       956       942      1126      1226      1020      1136      1135      1258      1297      1344      1186      1321      1235
dram[7]:       1021      1033      1039      1009       920      1062       953       994      1087      1219      1025      1066      1152      1043      1090       977
dram[8]:       1091       999      1039       891       999       982       961      1058      1050      1123      1058      1087      1087      1017      1053       962
dram[9]:       1152      1013      1175       989       928      1022       931      1165      1025      1143      1275      1033      1056      1045      1128      1041
dram[10]:       1018      1054      1089       983       938       948       987      1013      1062      1132      1221      1008      1147      1037      1080       962
dram[11]:       1004       912      1049      1033       962      1130       961      1055      1093      1148      1075      1048      1151      1211      1112      1005
dram[12]:        981       981      1038      1074       914      1022      1049      1037      1076      1389      1065      1027      1129      1142      1012      1152
dram[13]:       1017      1195      1091       933       941       997      1111      1078      1064      1334      1225      1143      1236      1106      1113      1002
dram[14]:        988      1053      1046      1110       935      1036      1147       993      1341      1149      1186      1140      1373      1195      1013      1109
dram[15]:       1017      1033       953      1049       982      1186       990      1127      1133      1368      1017      1146      1100      1104      1006       986
dram[16]:        941      1013       978      1301      1025      1159      1029      1143      1113      1314      1090      1193      1136      1175      1086      1139
dram[17]:       1042       949       987       989       969      1032       998       991      1218      1281      1127      1219      1363      1297      1155      1051
dram[18]:       1014       979      1021       981       967       943      1014       993      1121      1262      1146      1445      1153      1230      1070      1151
dram[19]:       1009      1033       985      1120      1001      1065       950      1073      1041      1288      1080      1039      1342      1011       990      1090
dram[20]:       1113       943      1032      1051      1038      1092       937      1020      1068      1055      1252      1110      1264      1091      1169       999
dram[21]:       1036       975       928      1164      1083      1046      1180      1161      1240      1065      1343      1194      1332      1212      1141       982
dram[22]:       1037       947       897       934      1232       946       947      1277      1166      1100      1220      1209      1273      1225      1290       932
dram[23]:       1011       943       885      1078      1303       866      1049      1234      1056      1301      1086      1198      1128      1155      1294       942
dram[24]:       1058      1087       873       990      1074      1070      1097      1261      1008      1063      1135      1281      1239      1192      1100      1040
dram[25]:        976       989       946       967      1200      1085      1180      1201      1012      1079      1110      1186      1217      1100      1173      1009
dram[26]:       1057      1255       924       998       983      1053       956      1200      1002      1242      1126      1152      1067      1259      1126       990
dram[27]:       1024      1070       983       937      1315      1112      1114      1308      1046      1107      1277      1303      1243      1320      1280      1042
dram[28]:        965      1036      1114      1054      1123       995      1071      1090      1179      1236      1242      1343      1224      1361      1215      1126
dram[29]:        973      1043       944       952       974       916      1037       989      1064      1138      1310      1267      1267      1226      1090      1263
dram[30]:       1001      1065       924       950      1085      1015       983      1014      1174      1147      1191      1239      1224      1195      1156      1123
dram[31]:       1015      1235      1084       979      1017      1086       963      1005      1168      1149      1115       954      1216      1080      1037      1189
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33281 n_act=882 n_pre=866 n_ref_event=0 n_req=6920 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2400 bw_util=0.2033
n_activity=17349 dram_eff=0.5026
bk0: 384a 39409i bk1: 384a 39755i bk2: 384a 39787i bk3: 384a 39331i bk4: 344a 40158i bk5: 344a 39996i bk6: 320a 40502i bk7: 320a 39806i bk8: 408a 39314i bk9: 408a 39784i bk10: 448a 39434i bk11: 448a 39327i bk12: 448a 39603i bk13: 448a 39709i bk14: 424a 40155i bk15: 424a 39191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872543
Row_Buffer_Locality_read = 0.917563
Row_Buffer_Locality_write = 0.398333
Bank_Level_Parallism = 3.549798
Bank_Level_Parallism_Col = 2.886214
Bank_Level_Parallism_Ready = 1.512615
write_to_read_ratio_blp_rw_average = 0.416794
GrpLevelPara = 2.129794 

BW Util details:
bwutil = 0.203316 
total_CMD = 42889 
util_bw = 8720 
Wasted_Col = 6391 
Wasted_Row = 1195 
Idle = 26583 

BW Util Bottlenecks: 
RCDc_limit = 3105 
RCDWRc_limit = 1760 
WTRc_limit = 1598 
RTWc_limit = 6477 
CCDLc_limit = 4140 
rwq = 0 
CCDLc_limit_alone = 3432 
WTRc_limit_alone = 1399 
RTWc_limit_alone = 5968 

Commands details: 
total_CMD = 42889 
n_nop = 33281 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2400 
n_act = 882 
n_pre = 866 
n_ref = 0 
n_req = 6920 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 1748 
issued_total_col = 8720 
Row_Bus_Util =  0.040756 
CoL_Bus_Util = 0.203316 
Either_Row_CoL_Bus_Util = 0.224020 
Issued_on_Two_Bus_Simul_Util = 0.020052 
issued_two_Eff = 0.089509 
queue_avg = 4.521533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.52153
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33265 n_act=880 n_pre=864 n_ref_event=0 n_req=6917 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2388 bw_util=0.203
n_activity=17150 dram_eff=0.5078
bk0: 384a 38940i bk1: 384a 39778i bk2: 384a 39291i bk3: 384a 39505i bk4: 344a 39773i bk5: 344a 39505i bk6: 320a 39995i bk7: 320a 40076i bk8: 408a 39107i bk9: 408a 39022i bk10: 448a 39903i bk11: 448a 39895i bk12: 448a 39201i bk13: 448a 39314i bk14: 424a 39934i bk15: 424a 39200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872777
Row_Buffer_Locality_read = 0.915506
Row_Buffer_Locality_write = 0.420436
Bank_Level_Parallism = 3.754221
Bank_Level_Parallism_Col = 3.102145
Bank_Level_Parallism_Ready = 1.597152
write_to_read_ratio_blp_rw_average = 0.417478
GrpLevelPara = 2.181091 

BW Util details:
bwutil = 0.203036 
total_CMD = 42889 
util_bw = 8708 
Wasted_Col = 6276 
Wasted_Row = 1185 
Idle = 26720 

BW Util Bottlenecks: 
RCDc_limit = 3165 
RCDWRc_limit = 1589 
WTRc_limit = 1618 
RTWc_limit = 7177 
CCDLc_limit = 4245 
rwq = 0 
CCDLc_limit_alone = 3426 
WTRc_limit_alone = 1470 
RTWc_limit_alone = 6506 

Commands details: 
total_CMD = 42889 
n_nop = 33265 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2388 
n_act = 880 
n_pre = 864 
n_ref = 0 
n_req = 6917 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 8708 
Row_Bus_Util =  0.040663 
CoL_Bus_Util = 0.203036 
Either_Row_CoL_Bus_Util = 0.224393 
Issued_on_Two_Bus_Simul_Util = 0.019306 
issued_two_Eff = 0.086035 
queue_avg = 4.325375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.32537
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33281 n_act=871 n_pre=855 n_ref_event=0 n_req=6921 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2404 bw_util=0.2034
n_activity=16826 dram_eff=0.5185
bk0: 384a 39838i bk1: 384a 39887i bk2: 384a 39385i bk3: 384a 39795i bk4: 344a 40075i bk5: 344a 39785i bk6: 320a 39854i bk7: 320a 40116i bk8: 408a 39170i bk9: 408a 39160i bk10: 448a 39831i bk11: 448a 39785i bk12: 448a 39585i bk13: 448a 39543i bk14: 424a 40199i bk15: 424a 39241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874151
Row_Buffer_Locality_read = 0.915665
Row_Buffer_Locality_write = 0.437604
Bank_Level_Parallism = 3.637597
Bank_Level_Parallism_Col = 2.953979
Bank_Level_Parallism_Ready = 1.549977
write_to_read_ratio_blp_rw_average = 0.412921
GrpLevelPara = 2.134404 

BW Util details:
bwutil = 0.203409 
total_CMD = 42889 
util_bw = 8724 
Wasted_Col = 6123 
Wasted_Row = 1069 
Idle = 26973 

BW Util Bottlenecks: 
RCDc_limit = 3121 
RCDWRc_limit = 1552 
WTRc_limit = 1466 
RTWc_limit = 6216 
CCDLc_limit = 4238 
rwq = 0 
CCDLc_limit_alone = 3470 
WTRc_limit_alone = 1251 
RTWc_limit_alone = 5663 

Commands details: 
total_CMD = 42889 
n_nop = 33281 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2404 
n_act = 871 
n_pre = 855 
n_ref = 0 
n_req = 6921 
total_req = 8724 

Dual Bus Interface Util: 
issued_total_row = 1726 
issued_total_col = 8724 
Row_Bus_Util =  0.040243 
CoL_Bus_Util = 0.203409 
Either_Row_CoL_Bus_Util = 0.224020 
Issued_on_Two_Bus_Simul_Util = 0.019632 
issued_two_Eff = 0.087635 
queue_avg = 4.205857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20586
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33280 n_act=894 n_pre=878 n_ref_event=0 n_req=6924 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2416 bw_util=0.2037
n_activity=16900 dram_eff=0.5169
bk0: 384a 39925i bk1: 384a 39561i bk2: 384a 39469i bk3: 384a 39758i bk4: 344a 39697i bk5: 344a 39546i bk6: 320a 39645i bk7: 320a 40103i bk8: 408a 39061i bk9: 408a 39345i bk10: 448a 39458i bk11: 448a 39232i bk12: 448a 39383i bk13: 448a 39606i bk14: 424a 40281i bk15: 424a 39718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870884
Row_Buffer_Locality_read = 0.913608
Row_Buffer_Locality_write = 0.423841
Bank_Level_Parallism = 3.701902
Bank_Level_Parallism_Col = 3.025015
Bank_Level_Parallism_Ready = 1.594666
write_to_read_ratio_blp_rw_average = 0.419887
GrpLevelPara = 2.174631 

BW Util details:
bwutil = 0.203689 
total_CMD = 42889 
util_bw = 8736 
Wasted_Col = 6087 
Wasted_Row = 1212 
Idle = 26854 

BW Util Bottlenecks: 
RCDc_limit = 3010 
RCDWRc_limit = 1558 
WTRc_limit = 1470 
RTWc_limit = 6149 
CCDLc_limit = 4218 
rwq = 0 
CCDLc_limit_alone = 3402 
WTRc_limit_alone = 1285 
RTWc_limit_alone = 5518 

Commands details: 
total_CMD = 42889 
n_nop = 33280 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2416 
n_act = 894 
n_pre = 878 
n_ref = 0 
n_req = 6924 
total_req = 8736 

Dual Bus Interface Util: 
issued_total_row = 1772 
issued_total_col = 8736 
Row_Bus_Util =  0.041316 
CoL_Bus_Util = 0.203689 
Either_Row_CoL_Bus_Util = 0.224043 
Issued_on_Two_Bus_Simul_Util = 0.020961 
issued_two_Eff = 0.093558 
queue_avg = 4.249318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24932
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33323 n_act=875 n_pre=859 n_ref_event=0 n_req=6918 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.2031
n_activity=16810 dram_eff=0.5183
bk0: 384a 40103i bk1: 384a 39200i bk2: 384a 39202i bk3: 384a 39531i bk4: 344a 39928i bk5: 344a 39823i bk6: 320a 39923i bk7: 320a 40148i bk8: 408a 38773i bk9: 408a 39101i bk10: 448a 39406i bk11: 448a 39644i bk12: 448a 39331i bk13: 448a 39335i bk14: 424a 39991i bk15: 424a 39551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873518
Row_Buffer_Locality_read = 0.913608
Row_Buffer_Locality_write = 0.449833
Bank_Level_Parallism = 3.802516
Bank_Level_Parallism_Col = 3.079217
Bank_Level_Parallism_Ready = 1.561180
write_to_read_ratio_blp_rw_average = 0.418495
GrpLevelPara = 2.166758 

BW Util details:
bwutil = 0.203129 
total_CMD = 42889 
util_bw = 8712 
Wasted_Col = 6050 
Wasted_Row = 1057 
Idle = 27070 

BW Util Bottlenecks: 
RCDc_limit = 3055 
RCDWRc_limit = 1499 
WTRc_limit = 1474 
RTWc_limit = 6210 
CCDLc_limit = 4132 
rwq = 0 
CCDLc_limit_alone = 3419 
WTRc_limit_alone = 1280 
RTWc_limit_alone = 5691 

Commands details: 
total_CMD = 42889 
n_nop = 33323 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 6918 
total_req = 8712 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 8712 
Row_Bus_Util =  0.040430 
CoL_Bus_Util = 0.203129 
Either_Row_CoL_Bus_Util = 0.223041 
Issued_on_Two_Bus_Simul_Util = 0.020518 
issued_two_Eff = 0.091992 
queue_avg = 4.188720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18872
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33310 n_act=882 n_pre=866 n_ref_event=0 n_req=6918 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.2031
n_activity=17130 dram_eff=0.5086
bk0: 384a 39784i bk1: 384a 39907i bk2: 384a 39799i bk3: 384a 39363i bk4: 344a 39802i bk5: 344a 39691i bk6: 320a 39974i bk7: 320a 39912i bk8: 408a 39456i bk9: 408a 39482i bk10: 448a 39397i bk11: 448a 39803i bk12: 448a 40176i bk13: 448a 39775i bk14: 424a 39572i bk15: 424a 39404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872506
Row_Buffer_Locality_read = 0.916139
Row_Buffer_Locality_write = 0.411371
Bank_Level_Parallism = 3.614635
Bank_Level_Parallism_Col = 2.924002
Bank_Level_Parallism_Ready = 1.528352
write_to_read_ratio_blp_rw_average = 0.414436
GrpLevelPara = 2.129838 

BW Util details:
bwutil = 0.203129 
total_CMD = 42889 
util_bw = 8712 
Wasted_Col = 6191 
Wasted_Row = 1100 
Idle = 26886 

BW Util Bottlenecks: 
RCDc_limit = 2911 
RCDWRc_limit = 1556 
WTRc_limit = 1434 
RTWc_limit = 6650 
CCDLc_limit = 4344 
rwq = 0 
CCDLc_limit_alone = 3432 
WTRc_limit_alone = 1276 
RTWc_limit_alone = 5896 

Commands details: 
total_CMD = 42889 
n_nop = 33310 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 882 
n_pre = 866 
n_ref = 0 
n_req = 6918 
total_req = 8712 

Dual Bus Interface Util: 
issued_total_row = 1748 
issued_total_col = 8712 
Row_Bus_Util =  0.040756 
CoL_Bus_Util = 0.203129 
Either_Row_CoL_Bus_Util = 0.223344 
Issued_on_Two_Bus_Simul_Util = 0.020541 
issued_two_Eff = 0.091972 
queue_avg = 4.102054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10205
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33311 n_act=880 n_pre=864 n_ref_event=0 n_req=6915 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2380 bw_util=0.2028
n_activity=17225 dram_eff=0.5051
bk0: 384a 39617i bk1: 384a 39593i bk2: 384a 39784i bk3: 384a 39642i bk4: 344a 39825i bk5: 344a 39829i bk6: 320a 39763i bk7: 320a 40076i bk8: 408a 39395i bk9: 408a 39628i bk10: 448a 39212i bk11: 448a 39358i bk12: 448a 39322i bk13: 448a 39391i bk14: 424a 39464i bk15: 424a 39546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872740
Row_Buffer_Locality_read = 0.913766
Row_Buffer_Locality_write = 0.436975
Bank_Level_Parallism = 3.717631
Bank_Level_Parallism_Col = 3.036546
Bank_Level_Parallism_Ready = 1.549655
write_to_read_ratio_blp_rw_average = 0.409262
GrpLevelPara = 2.184294 

BW Util details:
bwutil = 0.202849 
total_CMD = 42889 
util_bw = 8700 
Wasted_Col = 6124 
Wasted_Row = 1233 
Idle = 26832 

BW Util Bottlenecks: 
RCDc_limit = 2996 
RCDWRc_limit = 1495 
WTRc_limit = 1502 
RTWc_limit = 7040 
CCDLc_limit = 4041 
rwq = 0 
CCDLc_limit_alone = 3316 
WTRc_limit_alone = 1330 
RTWc_limit_alone = 6487 

Commands details: 
total_CMD = 42889 
n_nop = 33311 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2380 
n_act = 880 
n_pre = 864 
n_ref = 0 
n_req = 6915 
total_req = 8700 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 8700 
Row_Bus_Util =  0.040663 
CoL_Bus_Util = 0.202849 
Either_Row_CoL_Bus_Util = 0.223321 
Issued_on_Two_Bus_Simul_Util = 0.020192 
issued_two_Eff = 0.090416 
queue_avg = 4.162466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16247
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33292 n_act=900 n_pre=884 n_ref_event=0 n_req=6917 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2388 bw_util=0.203
n_activity=16891 dram_eff=0.5155
bk0: 384a 39611i bk1: 384a 39499i bk2: 384a 39716i bk3: 384a 39404i bk4: 344a 39674i bk5: 344a 39719i bk6: 320a 39477i bk7: 320a 39828i bk8: 408a 39346i bk9: 408a 39807i bk10: 448a 39567i bk11: 448a 39768i bk12: 448a 39661i bk13: 448a 39266i bk14: 424a 39942i bk15: 424a 39862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869886
Row_Buffer_Locality_read = 0.914399
Row_Buffer_Locality_write = 0.398660
Bank_Level_Parallism = 3.658770
Bank_Level_Parallism_Col = 2.948990
Bank_Level_Parallism_Ready = 1.577056
write_to_read_ratio_blp_rw_average = 0.423890
GrpLevelPara = 2.137356 

BW Util details:
bwutil = 0.203036 
total_CMD = 42889 
util_bw = 8708 
Wasted_Col = 6206 
Wasted_Row = 1210 
Idle = 26765 

BW Util Bottlenecks: 
RCDc_limit = 3001 
RCDWRc_limit = 1610 
WTRc_limit = 1286 
RTWc_limit = 6330 
CCDLc_limit = 4465 
rwq = 0 
CCDLc_limit_alone = 3545 
WTRc_limit_alone = 1111 
RTWc_limit_alone = 5585 

Commands details: 
total_CMD = 42889 
n_nop = 33292 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2388 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 6917 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 8708 
Row_Bus_Util =  0.041596 
CoL_Bus_Util = 0.203036 
Either_Row_CoL_Bus_Util = 0.223764 
Issued_on_Two_Bus_Simul_Util = 0.020868 
issued_two_Eff = 0.093258 
queue_avg = 4.291170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.29117
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33245 n_act=895 n_pre=879 n_ref_event=0 n_req=6923 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2412 bw_util=0.2036
n_activity=17086 dram_eff=0.5111
bk0: 384a 39600i bk1: 384a 39567i bk2: 384a 39608i bk3: 384a 39759i bk4: 344a 39749i bk5: 344a 39649i bk6: 320a 40330i bk7: 320a 39950i bk8: 408a 39471i bk9: 408a 39686i bk10: 448a 39638i bk11: 448a 39251i bk12: 448a 39368i bk13: 448a 39317i bk14: 424a 39888i bk15: 424a 39798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870721
Row_Buffer_Locality_read = 0.914715
Row_Buffer_Locality_write = 0.409619
Bank_Level_Parallism = 3.624528
Bank_Level_Parallism_Col = 2.937664
Bank_Level_Parallism_Ready = 1.570660
write_to_read_ratio_blp_rw_average = 0.419366
GrpLevelPara = 2.130712 

BW Util details:
bwutil = 0.203595 
total_CMD = 42889 
util_bw = 8732 
Wasted_Col = 6272 
Wasted_Row = 1141 
Idle = 26744 

BW Util Bottlenecks: 
RCDc_limit = 3035 
RCDWRc_limit = 1561 
WTRc_limit = 1473 
RTWc_limit = 6414 
CCDLc_limit = 4194 
rwq = 0 
CCDLc_limit_alone = 3358 
WTRc_limit_alone = 1296 
RTWc_limit_alone = 5755 

Commands details: 
total_CMD = 42889 
n_nop = 33245 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2412 
n_act = 895 
n_pre = 879 
n_ref = 0 
n_req = 6923 
total_req = 8732 

Dual Bus Interface Util: 
issued_total_row = 1774 
issued_total_col = 8732 
Row_Bus_Util =  0.041363 
CoL_Bus_Util = 0.203595 
Either_Row_CoL_Bus_Util = 0.224860 
Issued_on_Two_Bus_Simul_Util = 0.020098 
issued_two_Eff = 0.089382 
queue_avg = 3.854018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=3.85402
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33199 n_act=915 n_pre=899 n_ref_event=0 n_req=6929 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2436 bw_util=0.2042
n_activity=17221 dram_eff=0.5084
bk0: 384a 39559i bk1: 384a 39564i bk2: 384a 39577i bk3: 384a 39663i bk4: 344a 39397i bk5: 344a 39314i bk6: 320a 39682i bk7: 320a 39903i bk8: 408a 39225i bk9: 408a 39246i bk10: 448a 39519i bk11: 448a 39743i bk12: 448a 39716i bk13: 448a 38932i bk14: 424a 39496i bk15: 424a 39692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867946
Row_Buffer_Locality_read = 0.912658
Row_Buffer_Locality_write = 0.403941
Bank_Level_Parallism = 3.728580
Bank_Level_Parallism_Col = 2.983142
Bank_Level_Parallism_Ready = 1.555391
write_to_read_ratio_blp_rw_average = 0.423956
GrpLevelPara = 2.149333 

BW Util details:
bwutil = 0.204155 
total_CMD = 42889 
util_bw = 8756 
Wasted_Col = 6421 
Wasted_Row = 1163 
Idle = 26549 

BW Util Bottlenecks: 
RCDc_limit = 3119 
RCDWRc_limit = 1660 
WTRc_limit = 1664 
RTWc_limit = 6797 
CCDLc_limit = 4473 
rwq = 0 
CCDLc_limit_alone = 3565 
WTRc_limit_alone = 1481 
RTWc_limit_alone = 6072 

Commands details: 
total_CMD = 42889 
n_nop = 33199 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2436 
n_act = 915 
n_pre = 899 
n_ref = 0 
n_req = 6929 
total_req = 8756 

Dual Bus Interface Util: 
issued_total_row = 1814 
issued_total_col = 8756 
Row_Bus_Util =  0.042295 
CoL_Bus_Util = 0.204155 
Either_Row_CoL_Bus_Util = 0.225932 
Issued_on_Two_Bus_Simul_Util = 0.020518 
issued_two_Eff = 0.090815 
queue_avg = 4.146728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14673
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33279 n_act=895 n_pre=879 n_ref_event=0 n_req=6921 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2404 bw_util=0.2034
n_activity=16824 dram_eff=0.5185
bk0: 384a 39222i bk1: 384a 38915i bk2: 384a 40038i bk3: 384a 39497i bk4: 344a 39882i bk5: 344a 39302i bk6: 320a 40188i bk7: 320a 39955i bk8: 408a 39367i bk9: 408a 39555i bk10: 448a 39598i bk11: 448a 39338i bk12: 448a 39615i bk13: 448a 39299i bk14: 424a 39512i bk15: 424a 39426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870683
Row_Buffer_Locality_read = 0.915665
Row_Buffer_Locality_write = 0.397671
Bank_Level_Parallism = 3.772063
Bank_Level_Parallism_Col = 3.071968
Bank_Level_Parallism_Ready = 1.524415
write_to_read_ratio_blp_rw_average = 0.413211
GrpLevelPara = 2.173623 

BW Util details:
bwutil = 0.203409 
total_CMD = 42889 
util_bw = 8724 
Wasted_Col = 6072 
Wasted_Row = 1226 
Idle = 26867 

BW Util Bottlenecks: 
RCDc_limit = 2947 
RCDWRc_limit = 1607 
WTRc_limit = 1815 
RTWc_limit = 6486 
CCDLc_limit = 4254 
rwq = 0 
CCDLc_limit_alone = 3362 
WTRc_limit_alone = 1583 
RTWc_limit_alone = 5826 

Commands details: 
total_CMD = 42889 
n_nop = 33279 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2404 
n_act = 895 
n_pre = 879 
n_ref = 0 
n_req = 6921 
total_req = 8724 

Dual Bus Interface Util: 
issued_total_row = 1774 
issued_total_col = 8724 
Row_Bus_Util =  0.041363 
CoL_Bus_Util = 0.203409 
Either_Row_CoL_Bus_Util = 0.224067 
Issued_on_Two_Bus_Simul_Util = 0.020705 
issued_two_Eff = 0.092404 
queue_avg = 3.905150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.90515
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33283 n_act=872 n_pre=856 n_ref_event=0 n_req=6921 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2404 bw_util=0.2034
n_activity=17142 dram_eff=0.5089
bk0: 384a 39593i bk1: 384a 39999i bk2: 384a 39836i bk3: 384a 39592i bk4: 344a 39796i bk5: 344a 39368i bk6: 320a 39885i bk7: 320a 39996i bk8: 408a 38923i bk9: 408a 39451i bk10: 448a 39582i bk11: 448a 39537i bk12: 448a 39448i bk13: 448a 39247i bk14: 424a 39212i bk15: 424a 39525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874007
Row_Buffer_Locality_read = 0.918987
Row_Buffer_Locality_write = 0.400998
Bank_Level_Parallism = 3.692983
Bank_Level_Parallism_Col = 3.032436
Bank_Level_Parallism_Ready = 1.542412
write_to_read_ratio_blp_rw_average = 0.430233
GrpLevelPara = 2.146989 

BW Util details:
bwutil = 0.203409 
total_CMD = 42889 
util_bw = 8724 
Wasted_Col = 6459 
Wasted_Row = 1106 
Idle = 26600 

BW Util Bottlenecks: 
RCDc_limit = 2870 
RCDWRc_limit = 1695 
WTRc_limit = 1461 
RTWc_limit = 7814 
CCDLc_limit = 4442 
rwq = 0 
CCDLc_limit_alone = 3541 
WTRc_limit_alone = 1268 
RTWc_limit_alone = 7106 

Commands details: 
total_CMD = 42889 
n_nop = 33283 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2404 
n_act = 872 
n_pre = 856 
n_ref = 0 
n_req = 6921 
total_req = 8724 

Dual Bus Interface Util: 
issued_total_row = 1728 
issued_total_col = 8724 
Row_Bus_Util =  0.040290 
CoL_Bus_Util = 0.203409 
Either_Row_CoL_Bus_Util = 0.223974 
Issued_on_Two_Bus_Simul_Util = 0.019725 
issued_two_Eff = 0.088070 
queue_avg = 3.870386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87039
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33306 n_act=847 n_pre=831 n_ref_event=0 n_req=6923 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2412 bw_util=0.2036
n_activity=17119 dram_eff=0.5101
bk0: 384a 39733i bk1: 384a 39410i bk2: 384a 40034i bk3: 384a 39361i bk4: 344a 40115i bk5: 344a 39915i bk6: 320a 39521i bk7: 320a 39897i bk8: 408a 39546i bk9: 408a 39849i bk10: 448a 40004i bk11: 448a 39663i bk12: 448a 38982i bk13: 448a 39194i bk14: 424a 39492i bk15: 424a 39866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877654
Row_Buffer_Locality_read = 0.921044
Row_Buffer_Locality_write = 0.422886
Bank_Level_Parallism = 3.645276
Bank_Level_Parallism_Col = 3.045455
Bank_Level_Parallism_Ready = 1.563216
write_to_read_ratio_blp_rw_average = 0.421409
GrpLevelPara = 2.141392 

BW Util details:
bwutil = 0.203595 
total_CMD = 42889 
util_bw = 8732 
Wasted_Col = 6097 
Wasted_Row = 1237 
Idle = 26823 

BW Util Bottlenecks: 
RCDc_limit = 2918 
RCDWRc_limit = 1518 
WTRc_limit = 1370 
RTWc_limit = 6432 
CCDLc_limit = 4142 
rwq = 0 
CCDLc_limit_alone = 3350 
WTRc_limit_alone = 1227 
RTWc_limit_alone = 5783 

Commands details: 
total_CMD = 42889 
n_nop = 33306 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2412 
n_act = 847 
n_pre = 831 
n_ref = 0 
n_req = 6923 
total_req = 8732 

Dual Bus Interface Util: 
issued_total_row = 1678 
issued_total_col = 8732 
Row_Bus_Util =  0.039124 
CoL_Bus_Util = 0.203595 
Either_Row_CoL_Bus_Util = 0.223437 
Issued_on_Two_Bus_Simul_Util = 0.019282 
issued_two_Eff = 0.086299 
queue_avg = 4.037282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03728
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33237 n_act=874 n_pre=858 n_ref_event=0 n_req=6922 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.2035
n_activity=17195 dram_eff=0.5076
bk0: 384a 39543i bk1: 384a 39388i bk2: 384a 39958i bk3: 384a 39661i bk4: 344a 39887i bk5: 344a 40181i bk6: 320a 40222i bk7: 320a 40125i bk8: 408a 39934i bk9: 408a 39444i bk10: 448a 39612i bk11: 448a 39833i bk12: 448a 39385i bk13: 448a 39167i bk14: 424a 39782i bk15: 424a 39975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873736
Row_Buffer_Locality_read = 0.916297
Row_Buffer_Locality_write = 0.426910
Bank_Level_Parallism = 3.514384
Bank_Level_Parallism_Col = 2.861591
Bank_Level_Parallism_Ready = 1.499427
write_to_read_ratio_blp_rw_average = 0.402348
GrpLevelPara = 2.099207 

BW Util details:
bwutil = 0.203502 
total_CMD = 42889 
util_bw = 8728 
Wasted_Col = 6377 
Wasted_Row = 1128 
Idle = 26656 

BW Util Bottlenecks: 
RCDc_limit = 2924 
RCDWRc_limit = 1644 
WTRc_limit = 1699 
RTWc_limit = 6475 
CCDLc_limit = 4427 
rwq = 0 
CCDLc_limit_alone = 3648 
WTRc_limit_alone = 1526 
RTWc_limit_alone = 5869 

Commands details: 
total_CMD = 42889 
n_nop = 33237 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 874 
n_pre = 858 
n_ref = 0 
n_req = 6922 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 1732 
issued_total_col = 8728 
Row_Bus_Util =  0.040383 
CoL_Bus_Util = 0.203502 
Either_Row_CoL_Bus_Util = 0.225046 
Issued_on_Two_Bus_Simul_Util = 0.018839 
issued_two_Eff = 0.083713 
queue_avg = 3.922288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92229
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33265 n_act=858 n_pre=842 n_ref_event=0 n_req=6922 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.2035
n_activity=16993 dram_eff=0.5136
bk0: 384a 39375i bk1: 384a 39476i bk2: 384a 39588i bk3: 384a 39417i bk4: 344a 39651i bk5: 344a 39871i bk6: 320a 40310i bk7: 320a 39952i bk8: 408a 39432i bk9: 408a 39616i bk10: 448a 40077i bk11: 448a 39737i bk12: 448a 39321i bk13: 448a 39515i bk14: 424a 39809i bk15: 424a 39648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876047
Row_Buffer_Locality_read = 0.918196
Row_Buffer_Locality_write = 0.433555
Bank_Level_Parallism = 3.648306
Bank_Level_Parallism_Col = 2.988039
Bank_Level_Parallism_Ready = 1.508249
write_to_read_ratio_blp_rw_average = 0.415466
GrpLevelPara = 2.181714 

BW Util details:
bwutil = 0.203502 
total_CMD = 42889 
util_bw = 8728 
Wasted_Col = 6181 
Wasted_Row = 1085 
Idle = 26895 

BW Util Bottlenecks: 
RCDc_limit = 2999 
RCDWRc_limit = 1524 
WTRc_limit = 1673 
RTWc_limit = 7087 
CCDLc_limit = 4184 
rwq = 0 
CCDLc_limit_alone = 3274 
WTRc_limit_alone = 1444 
RTWc_limit_alone = 6406 

Commands details: 
total_CMD = 42889 
n_nop = 33265 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 858 
n_pre = 842 
n_ref = 0 
n_req = 6922 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 1700 
issued_total_col = 8728 
Row_Bus_Util =  0.039637 
CoL_Bus_Util = 0.203502 
Either_Row_CoL_Bus_Util = 0.224393 
Issued_on_Two_Bus_Simul_Util = 0.018746 
issued_two_Eff = 0.083541 
queue_avg = 3.885472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88547
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33307 n_act=873 n_pre=857 n_ref_event=0 n_req=6918 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.2031
n_activity=17026 dram_eff=0.5117
bk0: 384a 39456i bk1: 384a 39160i bk2: 384a 40070i bk3: 384a 39381i bk4: 344a 40205i bk5: 344a 39972i bk6: 320a 40047i bk7: 320a 39991i bk8: 408a 39027i bk9: 408a 39501i bk10: 448a 39360i bk11: 448a 39449i bk12: 448a 39115i bk13: 448a 39264i bk14: 424a 39555i bk15: 424a 39880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873807
Row_Buffer_Locality_read = 0.916297
Row_Buffer_Locality_write = 0.424749
Bank_Level_Parallism = 3.728550
Bank_Level_Parallism_Col = 3.074383
Bank_Level_Parallism_Ready = 1.530188
write_to_read_ratio_blp_rw_average = 0.429207
GrpLevelPara = 2.203756 

BW Util details:
bwutil = 0.203129 
total_CMD = 42889 
util_bw = 8712 
Wasted_Col = 6139 
Wasted_Row = 1163 
Idle = 26875 

BW Util Bottlenecks: 
RCDc_limit = 3061 
RCDWRc_limit = 1596 
WTRc_limit = 1339 
RTWc_limit = 7586 
CCDLc_limit = 4234 
rwq = 0 
CCDLc_limit_alone = 3347 
WTRc_limit_alone = 1235 
RTWc_limit_alone = 6803 

Commands details: 
total_CMD = 42889 
n_nop = 33307 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 6918 
total_req = 8712 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 8712 
Row_Bus_Util =  0.040337 
CoL_Bus_Util = 0.203129 
Either_Row_CoL_Bus_Util = 0.223414 
Issued_on_Two_Bus_Simul_Util = 0.020052 
issued_two_Eff = 0.089752 
queue_avg = 3.637879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.63788
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33287 n_act=881 n_pre=865 n_ref_event=0 n_req=6911 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2364 bw_util=0.2025
n_activity=17148 dram_eff=0.5064
bk0: 384a 39682i bk1: 384a 39334i bk2: 384a 40111i bk3: 384a 39058i bk4: 344a 39699i bk5: 344a 39574i bk6: 320a 40392i bk7: 320a 40063i bk8: 408a 39581i bk9: 408a 39671i bk10: 448a 39791i bk11: 448a 39069i bk12: 448a 38929i bk13: 448a 39003i bk14: 424a 40082i bk15: 424a 39832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872522
Row_Buffer_Locality_read = 0.915665
Row_Buffer_Locality_write = 0.411168
Bank_Level_Parallism = 3.673464
Bank_Level_Parallism_Col = 3.014123
Bank_Level_Parallism_Ready = 1.508867
write_to_read_ratio_blp_rw_average = 0.426685
GrpLevelPara = 2.194230 

BW Util details:
bwutil = 0.202476 
total_CMD = 42889 
util_bw = 8684 
Wasted_Col = 6296 
Wasted_Row = 1153 
Idle = 26756 

BW Util Bottlenecks: 
RCDc_limit = 3056 
RCDWRc_limit = 1595 
WTRc_limit = 1589 
RTWc_limit = 7578 
CCDLc_limit = 4114 
rwq = 0 
CCDLc_limit_alone = 3296 
WTRc_limit_alone = 1387 
RTWc_limit_alone = 6962 

Commands details: 
total_CMD = 42889 
n_nop = 33287 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2364 
n_act = 881 
n_pre = 865 
n_ref = 0 
n_req = 6911 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1746 
issued_total_col = 8684 
Row_Bus_Util =  0.040710 
CoL_Bus_Util = 0.202476 
Either_Row_CoL_Bus_Util = 0.223880 
Issued_on_Two_Bus_Simul_Util = 0.019306 
issued_two_Eff = 0.086232 
queue_avg = 4.196228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19623
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33336 n_act=888 n_pre=872 n_ref_event=0 n_req=6911 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2364 bw_util=0.2025
n_activity=16790 dram_eff=0.5172
bk0: 384a 39375i bk1: 384a 39442i bk2: 384a 40154i bk3: 384a 39248i bk4: 344a 39895i bk5: 344a 39852i bk6: 320a 39887i bk7: 320a 40374i bk8: 408a 39634i bk9: 408a 39331i bk10: 448a 39646i bk11: 448a 39477i bk12: 448a 39443i bk13: 448a 39386i bk14: 424a 39477i bk15: 424a 40412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871509
Row_Buffer_Locality_read = 0.914082
Row_Buffer_Locality_write = 0.416244
Bank_Level_Parallism = 3.678506
Bank_Level_Parallism_Col = 2.957453
Bank_Level_Parallism_Ready = 1.532128
write_to_read_ratio_blp_rw_average = 0.410389
GrpLevelPara = 2.143325 

BW Util details:
bwutil = 0.202476 
total_CMD = 42889 
util_bw = 8684 
Wasted_Col = 6074 
Wasted_Row = 1037 
Idle = 27094 

BW Util Bottlenecks: 
RCDc_limit = 3064 
RCDWRc_limit = 1547 
WTRc_limit = 1426 
RTWc_limit = 6472 
CCDLc_limit = 4446 
rwq = 0 
CCDLc_limit_alone = 3582 
WTRc_limit_alone = 1271 
RTWc_limit_alone = 5763 

Commands details: 
total_CMD = 42889 
n_nop = 33336 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2364 
n_act = 888 
n_pre = 872 
n_ref = 0 
n_req = 6911 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1760 
issued_total_col = 8684 
Row_Bus_Util =  0.041036 
CoL_Bus_Util = 0.202476 
Either_Row_CoL_Bus_Util = 0.222738 
Issued_on_Two_Bus_Simul_Util = 0.020775 
issued_two_Eff = 0.093269 
queue_avg = 4.024878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02488
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33345 n_act=879 n_pre=863 n_ref_event=0 n_req=6908 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2352 bw_util=0.2022
n_activity=17129 dram_eff=0.5063
bk0: 384a 39340i bk1: 384a 39290i bk2: 384a 39635i bk3: 384a 39116i bk4: 344a 39822i bk5: 344a 39494i bk6: 320a 39691i bk7: 320a 39960i bk8: 408a 39595i bk9: 408a 39051i bk10: 448a 39770i bk11: 448a 39486i bk12: 448a 39400i bk13: 448a 39430i bk14: 424a 40002i bk15: 424a 39878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872756
Row_Buffer_Locality_read = 0.916297
Row_Buffer_Locality_write = 0.404762
Bank_Level_Parallism = 3.748801
Bank_Level_Parallism_Col = 3.087950
Bank_Level_Parallism_Ready = 1.571033
write_to_read_ratio_blp_rw_average = 0.436031
GrpLevelPara = 2.200583 

BW Util details:
bwutil = 0.202196 
total_CMD = 42889 
util_bw = 8672 
Wasted_Col = 6191 
Wasted_Row = 1188 
Idle = 26838 

BW Util Bottlenecks: 
RCDc_limit = 3018 
RCDWRc_limit = 1497 
WTRc_limit = 1420 
RTWc_limit = 7026 
CCDLc_limit = 4389 
rwq = 0 
CCDLc_limit_alone = 3542 
WTRc_limit_alone = 1278 
RTWc_limit_alone = 6321 

Commands details: 
total_CMD = 42889 
n_nop = 33345 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2352 
n_act = 879 
n_pre = 863 
n_ref = 0 
n_req = 6908 
total_req = 8672 

Dual Bus Interface Util: 
issued_total_row = 1742 
issued_total_col = 8672 
Row_Bus_Util =  0.040616 
CoL_Bus_Util = 0.202196 
Either_Row_CoL_Bus_Util = 0.222528 
Issued_on_Two_Bus_Simul_Util = 0.020285 
issued_two_Eff = 0.091157 
queue_avg = 3.924223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92422
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33300 n_act=875 n_pre=859 n_ref_event=0 n_req=6908 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2352 bw_util=0.2022
n_activity=16729 dram_eff=0.5184
bk0: 384a 39735i bk1: 384a 39782i bk2: 384a 39973i bk3: 384a 38982i bk4: 344a 40072i bk5: 336a 39615i bk6: 320a 39970i bk7: 320a 40051i bk8: 408a 40005i bk9: 424a 39377i bk10: 448a 39890i bk11: 448a 39778i bk12: 448a 39557i bk13: 448a 39722i bk14: 424a 40059i bk15: 416a 40127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873335
Row_Buffer_Locality_read = 0.916614
Row_Buffer_Locality_write = 0.408163
Bank_Level_Parallism = 3.562492
Bank_Level_Parallism_Col = 2.861387
Bank_Level_Parallism_Ready = 1.499654
write_to_read_ratio_blp_rw_average = 0.399564
GrpLevelPara = 2.077023 

BW Util details:
bwutil = 0.202196 
total_CMD = 42889 
util_bw = 8672 
Wasted_Col = 6140 
Wasted_Row = 1030 
Idle = 27047 

BW Util Bottlenecks: 
RCDc_limit = 2868 
RCDWRc_limit = 1595 
WTRc_limit = 1476 
RTWc_limit = 6029 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 3642 
WTRc_limit_alone = 1360 
RTWc_limit_alone = 5294 

Commands details: 
total_CMD = 42889 
n_nop = 33300 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2352 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 6908 
total_req = 8672 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 8672 
Row_Bus_Util =  0.040430 
CoL_Bus_Util = 0.202196 
Either_Row_CoL_Bus_Util = 0.223577 
Issued_on_Two_Bus_Simul_Util = 0.019049 
issued_two_Eff = 0.085202 
queue_avg = 3.766537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=3.76654
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33345 n_act=878 n_pre=862 n_ref_event=0 n_req=6904 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2336 bw_util=0.2018
n_activity=16543 dram_eff=0.5232
bk0: 384a 39559i bk1: 384a 39894i bk2: 384a 39640i bk3: 384a 39550i bk4: 344a 39076i bk5: 336a 39623i bk6: 320a 40312i bk7: 320a 39676i bk8: 408a 39186i bk9: 424a 39430i bk10: 448a 39409i bk11: 448a 39547i bk12: 448a 39174i bk13: 448a 39722i bk14: 424a 39774i bk15: 416a 39881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872827
Row_Buffer_Locality_read = 0.913766
Row_Buffer_Locality_write = 0.429795
Bank_Level_Parallism = 3.786965
Bank_Level_Parallism_Col = 3.069712
Bank_Level_Parallism_Ready = 1.586067
write_to_read_ratio_blp_rw_average = 0.416005
GrpLevelPara = 2.173667 

BW Util details:
bwutil = 0.201823 
total_CMD = 42889 
util_bw = 8656 
Wasted_Col = 6130 
Wasted_Row = 972 
Idle = 27131 

BW Util Bottlenecks: 
RCDc_limit = 3094 
RCDWRc_limit = 1570 
WTRc_limit = 1380 
RTWc_limit = 7033 
CCDLc_limit = 4552 
rwq = 0 
CCDLc_limit_alone = 3509 
WTRc_limit_alone = 1198 
RTWc_limit_alone = 6172 

Commands details: 
total_CMD = 42889 
n_nop = 33345 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2336 
n_act = 878 
n_pre = 862 
n_ref = 0 
n_req = 6904 
total_req = 8656 

Dual Bus Interface Util: 
issued_total_row = 1740 
issued_total_col = 8656 
Row_Bus_Util =  0.040570 
CoL_Bus_Util = 0.201823 
Either_Row_CoL_Bus_Util = 0.222528 
Issued_on_Two_Bus_Simul_Util = 0.019865 
issued_two_Eff = 0.089271 
queue_avg = 3.992166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.99217
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33362 n_act=884 n_pre=868 n_ref_event=0 n_req=6910 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.2024
n_activity=16865 dram_eff=0.5147
bk0: 384a 39782i bk1: 384a 39446i bk2: 384a 39745i bk3: 384a 39139i bk4: 344a 39799i bk5: 336a 39776i bk6: 320a 39933i bk7: 320a 39637i bk8: 408a 39212i bk9: 424a 39015i bk10: 448a 39170i bk11: 448a 39336i bk12: 448a 39219i bk13: 448a 39582i bk14: 424a 40012i bk15: 416a 40272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872069
Row_Buffer_Locality_read = 0.914557
Row_Buffer_Locality_write = 0.416949
Bank_Level_Parallism = 3.785629
Bank_Level_Parallism_Col = 3.064060
Bank_Level_Parallism_Ready = 1.574770
write_to_read_ratio_blp_rw_average = 0.415716
GrpLevelPara = 2.186160 

BW Util details:
bwutil = 0.202383 
total_CMD = 42889 
util_bw = 8680 
Wasted_Col = 6205 
Wasted_Row = 980 
Idle = 27024 

BW Util Bottlenecks: 
RCDc_limit = 3087 
RCDWRc_limit = 1451 
WTRc_limit = 1528 
RTWc_limit = 6905 
CCDLc_limit = 4355 
rwq = 0 
CCDLc_limit_alone = 3428 
WTRc_limit_alone = 1346 
RTWc_limit_alone = 6160 

Commands details: 
total_CMD = 42889 
n_nop = 33362 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 884 
n_pre = 868 
n_ref = 0 
n_req = 6910 
total_req = 8680 

Dual Bus Interface Util: 
issued_total_row = 1752 
issued_total_col = 8680 
Row_Bus_Util =  0.040850 
CoL_Bus_Util = 0.202383 
Either_Row_CoL_Bus_Util = 0.222132 
Issued_on_Two_Bus_Simul_Util = 0.021101 
issued_two_Eff = 0.094993 
queue_avg = 4.304181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.30418
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33376 n_act=851 n_pre=835 n_ref_event=0 n_req=6908 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2352 bw_util=0.2022
n_activity=16556 dram_eff=0.5238
bk0: 384a 39554i bk1: 384a 39538i bk2: 384a 39792i bk3: 384a 39410i bk4: 344a 39975i bk5: 336a 39883i bk6: 320a 39827i bk7: 320a 39932i bk8: 408a 39597i bk9: 424a 39336i bk10: 448a 38987i bk11: 448a 39405i bk12: 448a 39422i bk13: 448a 39874i bk14: 424a 40065i bk15: 416a 40190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876809
Row_Buffer_Locality_read = 0.915981
Row_Buffer_Locality_write = 0.455782
Bank_Level_Parallism = 3.736232
Bank_Level_Parallism_Col = 3.030600
Bank_Level_Parallism_Ready = 1.557080
write_to_read_ratio_blp_rw_average = 0.409735
GrpLevelPara = 2.136664 

BW Util details:
bwutil = 0.202196 
total_CMD = 42889 
util_bw = 8672 
Wasted_Col = 5937 
Wasted_Row = 1007 
Idle = 27273 

BW Util Bottlenecks: 
RCDc_limit = 2876 
RCDWRc_limit = 1321 
WTRc_limit = 1466 
RTWc_limit = 5994 
CCDLc_limit = 4328 
rwq = 0 
CCDLc_limit_alone = 3506 
WTRc_limit_alone = 1268 
RTWc_limit_alone = 5370 

Commands details: 
total_CMD = 42889 
n_nop = 33376 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2352 
n_act = 851 
n_pre = 835 
n_ref = 0 
n_req = 6908 
total_req = 8672 

Dual Bus Interface Util: 
issued_total_row = 1686 
issued_total_col = 8672 
Row_Bus_Util =  0.039311 
CoL_Bus_Util = 0.202196 
Either_Row_CoL_Bus_Util = 0.221805 
Issued_on_Two_Bus_Simul_Util = 0.019702 
issued_two_Eff = 0.088826 
queue_avg = 4.154398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1544
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33340 n_act=885 n_pre=869 n_ref_event=0 n_req=6909 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2023
n_activity=16881 dram_eff=0.514
bk0: 384a 39343i bk1: 384a 38780i bk2: 384a 40070i bk3: 384a 39227i bk4: 344a 39412i bk5: 336a 40054i bk6: 320a 39744i bk7: 320a 39731i bk8: 408a 39625i bk9: 424a 39176i bk10: 448a 39574i bk11: 448a 39277i bk12: 448a 39389i bk13: 448a 39126i bk14: 424a 39649i bk15: 416a 40435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871906
Row_Buffer_Locality_read = 0.915348
Row_Buffer_Locality_write = 0.405773
Bank_Level_Parallism = 3.791092
Bank_Level_Parallism_Col = 3.080396
Bank_Level_Parallism_Ready = 1.599355
write_to_read_ratio_blp_rw_average = 0.420167
GrpLevelPara = 2.196779 

BW Util details:
bwutil = 0.202290 
total_CMD = 42889 
util_bw = 8676 
Wasted_Col = 6271 
Wasted_Row = 1017 
Idle = 26925 

BW Util Bottlenecks: 
RCDc_limit = 3017 
RCDWRc_limit = 1587 
WTRc_limit = 1505 
RTWc_limit = 7102 
CCDLc_limit = 4442 
rwq = 0 
CCDLc_limit_alone = 3619 
WTRc_limit_alone = 1356 
RTWc_limit_alone = 6428 

Commands details: 
total_CMD = 42889 
n_nop = 33340 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 885 
n_pre = 869 
n_ref = 0 
n_req = 6909 
total_req = 8676 

Dual Bus Interface Util: 
issued_total_row = 1754 
issued_total_col = 8676 
Row_Bus_Util =  0.040896 
CoL_Bus_Util = 0.202290 
Either_Row_CoL_Bus_Util = 0.222645 
Issued_on_Two_Bus_Simul_Util = 0.020541 
issued_two_Eff = 0.092261 
queue_avg = 4.482758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.48276
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33335 n_act=909 n_pre=893 n_ref_event=0 n_req=6915 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2380 bw_util=0.2028
n_activity=16916 dram_eff=0.5143
bk0: 384a 39116i bk1: 384a 39159i bk2: 384a 39738i bk3: 384a 39696i bk4: 344a 40049i bk5: 336a 39500i bk6: 320a 39336i bk7: 320a 39358i bk8: 408a 39558i bk9: 424a 39034i bk10: 448a 39089i bk11: 448a 39230i bk12: 448a 39396i bk13: 448a 38915i bk14: 424a 39841i bk15: 416a 39851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868547
Row_Buffer_Locality_read = 0.913608
Row_Buffer_Locality_write = 0.389916
Bank_Level_Parallism = 3.902551
Bank_Level_Parallism_Col = 3.168875
Bank_Level_Parallism_Ready = 1.580920
write_to_read_ratio_blp_rw_average = 0.427112
GrpLevelPara = 2.217482 

BW Util details:
bwutil = 0.202849 
total_CMD = 42889 
util_bw = 8700 
Wasted_Col = 6198 
Wasted_Row = 1059 
Idle = 26932 

BW Util Bottlenecks: 
RCDc_limit = 3150 
RCDWRc_limit = 1557 
WTRc_limit = 1641 
RTWc_limit = 7610 
CCDLc_limit = 4495 
rwq = 0 
CCDLc_limit_alone = 3440 
WTRc_limit_alone = 1453 
RTWc_limit_alone = 6743 

Commands details: 
total_CMD = 42889 
n_nop = 33335 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2380 
n_act = 909 
n_pre = 893 
n_ref = 0 
n_req = 6915 
total_req = 8700 

Dual Bus Interface Util: 
issued_total_row = 1802 
issued_total_col = 8700 
Row_Bus_Util =  0.042015 
CoL_Bus_Util = 0.202849 
Either_Row_CoL_Bus_Util = 0.222761 
Issued_on_Two_Bus_Simul_Util = 0.022104 
issued_two_Eff = 0.099225 
queue_avg = 4.533913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.53391
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33334 n_act=887 n_pre=871 n_ref_event=0 n_req=6905 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2372 bw_util=0.2025
n_activity=16809 dram_eff=0.5166
bk0: 384a 39699i bk1: 384a 39225i bk2: 384a 39647i bk3: 384a 39465i bk4: 344a 39858i bk5: 336a 39476i bk6: 320a 39666i bk7: 320a 40435i bk8: 408a 39661i bk9: 424a 39315i bk10: 448a 39441i bk11: 448a 39141i bk12: 448a 39015i bk13: 448a 39778i bk14: 424a 39438i bk15: 408a 40271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871542
Row_Buffer_Locality_read = 0.914132
Row_Buffer_Locality_write = 0.418212
Bank_Level_Parallism = 3.748066
Bank_Level_Parallism_Col = 3.066203
Bank_Level_Parallism_Ready = 1.597305
write_to_read_ratio_blp_rw_average = 0.427106
GrpLevelPara = 2.177860 

BW Util details:
bwutil = 0.202476 
total_CMD = 42889 
util_bw = 8684 
Wasted_Col = 6080 
Wasted_Row = 1137 
Idle = 26988 

BW Util Bottlenecks: 
RCDc_limit = 2915 
RCDWRc_limit = 1510 
WTRc_limit = 1435 
RTWc_limit = 6317 
CCDLc_limit = 4241 
rwq = 0 
CCDLc_limit_alone = 3368 
WTRc_limit_alone = 1258 
RTWc_limit_alone = 5621 

Commands details: 
total_CMD = 42889 
n_nop = 33334 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2372 
n_act = 887 
n_pre = 871 
n_ref = 0 
n_req = 6905 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1758 
issued_total_col = 8684 
Row_Bus_Util =  0.040990 
CoL_Bus_Util = 0.202476 
Either_Row_CoL_Bus_Util = 0.222784 
Issued_on_Two_Bus_Simul_Util = 0.020681 
issued_two_Eff = 0.092831 
queue_avg = 4.294341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.29434
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33320 n_act=889 n_pre=873 n_ref_event=0 n_req=6902 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.2022
n_activity=17074 dram_eff=0.5079
bk0: 384a 40034i bk1: 384a 38829i bk2: 384a 40030i bk3: 384a 39724i bk4: 344a 39725i bk5: 336a 39311i bk6: 320a 40082i bk7: 320a 39718i bk8: 408a 39439i bk9: 424a 39381i bk10: 448a 38925i bk11: 448a 39018i bk12: 448a 39471i bk13: 448a 39921i bk14: 424a 39657i bk15: 408a 40087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871197
Row_Buffer_Locality_read = 0.915558
Row_Buffer_Locality_write = 0.396610
Bank_Level_Parallism = 3.704388
Bank_Level_Parallism_Col = 3.035043
Bank_Level_Parallism_Ready = 1.591674
write_to_read_ratio_blp_rw_average = 0.419589
GrpLevelPara = 2.153649 

BW Util details:
bwutil = 0.202196 
total_CMD = 42889 
util_bw = 8672 
Wasted_Col = 6271 
Wasted_Row = 1193 
Idle = 26753 

BW Util Bottlenecks: 
RCDc_limit = 2979 
RCDWRc_limit = 1599 
WTRc_limit = 1567 
RTWc_limit = 6835 
CCDLc_limit = 4313 
rwq = 0 
CCDLc_limit_alone = 3488 
WTRc_limit_alone = 1376 
RTWc_limit_alone = 6201 

Commands details: 
total_CMD = 42889 
n_nop = 33320 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 889 
n_pre = 873 
n_ref = 0 
n_req = 6902 
total_req = 8672 

Dual Bus Interface Util: 
issued_total_row = 1762 
issued_total_col = 8672 
Row_Bus_Util =  0.041083 
CoL_Bus_Util = 0.202196 
Either_Row_CoL_Bus_Util = 0.223111 
Issued_on_Two_Bus_Simul_Util = 0.020168 
issued_two_Eff = 0.090396 
queue_avg = 4.078878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07888
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33351 n_act=867 n_pre=851 n_ref_event=0 n_req=6901 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2021
n_activity=16793 dram_eff=0.5162
bk0: 384a 39654i bk1: 384a 39547i bk2: 384a 39470i bk3: 384a 39669i bk4: 344a 40045i bk5: 336a 39501i bk6: 320a 39814i bk7: 320a 39649i bk8: 408a 39752i bk9: 424a 39745i bk10: 448a 39596i bk11: 448a 39528i bk12: 448a 39181i bk13: 448a 39457i bk14: 424a 39670i bk15: 408a 40170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874366
Row_Buffer_Locality_read = 0.916825
Row_Buffer_Locality_write = 0.419355
Bank_Level_Parallism = 3.681117
Bank_Level_Parallism_Col = 3.042697
Bank_Level_Parallism_Ready = 1.595178
write_to_read_ratio_blp_rw_average = 0.421085
GrpLevelPara = 2.170512 

BW Util details:
bwutil = 0.202103 
total_CMD = 42889 
util_bw = 8668 
Wasted_Col = 5973 
Wasted_Row = 1299 
Idle = 26949 

BW Util Bottlenecks: 
RCDc_limit = 2914 
RCDWRc_limit = 1480 
WTRc_limit = 1471 
RTWc_limit = 5965 
CCDLc_limit = 4030 
rwq = 0 
CCDLc_limit_alone = 3237 
WTRc_limit_alone = 1332 
RTWc_limit_alone = 5311 

Commands details: 
total_CMD = 42889 
n_nop = 33351 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 867 
n_pre = 851 
n_ref = 0 
n_req = 6901 
total_req = 8668 

Dual Bus Interface Util: 
issued_total_row = 1718 
issued_total_col = 8668 
Row_Bus_Util =  0.040057 
CoL_Bus_Util = 0.202103 
Either_Row_CoL_Bus_Util = 0.222388 
Issued_on_Two_Bus_Simul_Util = 0.019772 
issued_two_Eff = 0.088908 
queue_avg = 4.239129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23913
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33302 n_act=876 n_pre=860 n_ref_event=0 n_req=6908 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2384 bw_util=0.2028
n_activity=17123 dram_eff=0.5079
bk0: 384a 39838i bk1: 384a 38996i bk2: 384a 39781i bk3: 384a 39732i bk4: 344a 39630i bk5: 336a 39181i bk6: 320a 40229i bk7: 320a 39304i bk8: 408a 39528i bk9: 424a 39278i bk10: 448a 39869i bk11: 448a 39299i bk12: 448a 39155i bk13: 448a 39269i bk14: 424a 39568i bk15: 408a 39700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873191
Row_Buffer_Locality_read = 0.918409
Row_Buffer_Locality_write = 0.394295
Bank_Level_Parallism = 3.764323
Bank_Level_Parallism_Col = 3.105933
Bank_Level_Parallism_Ready = 1.578082
write_to_read_ratio_blp_rw_average = 0.429867
GrpLevelPara = 2.180981 

BW Util details:
bwutil = 0.202756 
total_CMD = 42889 
util_bw = 8696 
Wasted_Col = 6184 
Wasted_Row = 1265 
Idle = 26744 

BW Util Bottlenecks: 
RCDc_limit = 2892 
RCDWRc_limit = 1624 
WTRc_limit = 1440 
RTWc_limit = 7042 
CCDLc_limit = 4453 
rwq = 0 
CCDLc_limit_alone = 3442 
WTRc_limit_alone = 1240 
RTWc_limit_alone = 6231 

Commands details: 
total_CMD = 42889 
n_nop = 33302 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2384 
n_act = 876 
n_pre = 860 
n_ref = 0 
n_req = 6908 
total_req = 8696 

Dual Bus Interface Util: 
issued_total_row = 1736 
issued_total_col = 8696 
Row_Bus_Util =  0.040477 
CoL_Bus_Util = 0.202756 
Either_Row_CoL_Bus_Util = 0.223531 
Issued_on_Two_Bus_Simul_Util = 0.019702 
issued_two_Eff = 0.088140 
queue_avg = 4.574390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57439
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33346 n_act=856 n_pre=840 n_ref_event=0 n_req=6910 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.2029
n_activity=17086 dram_eff=0.5094
bk0: 384a 39938i bk1: 384a 39335i bk2: 384a 40200i bk3: 384a 40259i bk4: 344a 39488i bk5: 336a 39532i bk6: 320a 40012i bk7: 320a 39909i bk8: 408a 40051i bk9: 424a 39467i bk10: 448a 39307i bk11: 448a 39678i bk12: 448a 39634i bk13: 448a 39198i bk14: 424a 39288i bk15: 408a 39707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876122
Row_Buffer_Locality_read = 0.917934
Row_Buffer_Locality_write = 0.434783
Bank_Level_Parallism = 3.618487
Bank_Level_Parallism_Col = 2.913976
Bank_Level_Parallism_Ready = 1.574104
write_to_read_ratio_blp_rw_average = 0.421346
GrpLevelPara = 2.128304 

BW Util details:
bwutil = 0.202942 
total_CMD = 42889 
util_bw = 8704 
Wasted_Col = 6408 
Wasted_Row = 953 
Idle = 26824 

BW Util Bottlenecks: 
RCDc_limit = 2935 
RCDWRc_limit = 1431 
WTRc_limit = 1267 
RTWc_limit = 6890 
CCDLc_limit = 4478 
rwq = 0 
CCDLc_limit_alone = 3670 
WTRc_limit_alone = 1143 
RTWc_limit_alone = 6206 

Commands details: 
total_CMD = 42889 
n_nop = 33346 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 856 
n_pre = 840 
n_ref = 0 
n_req = 6910 
total_req = 8704 

Dual Bus Interface Util: 
issued_total_row = 1696 
issued_total_col = 8704 
Row_Bus_Util =  0.039544 
CoL_Bus_Util = 0.202942 
Either_Row_CoL_Bus_Util = 0.222505 
Issued_on_Two_Bus_Simul_Util = 0.019982 
issued_two_Eff = 0.089804 
queue_avg = 4.406724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40672
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33311 n_act=852 n_pre=836 n_ref_event=0 n_req=6914 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.2033
n_activity=17186 dram_eff=0.5074
bk0: 384a 39461i bk1: 384a 39168i bk2: 384a 39585i bk3: 384a 39462i bk4: 344a 39491i bk5: 336a 39420i bk6: 320a 40011i bk7: 320a 40219i bk8: 408a 39692i bk9: 424a 39030i bk10: 448a 39297i bk11: 448a 39162i bk12: 448a 39429i bk13: 448a 39605i bk14: 424a 39541i bk15: 408a 39973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876772
Row_Buffer_Locality_read = 0.917934
Row_Buffer_Locality_write = 0.445183
Bank_Level_Parallism = 3.737017
Bank_Level_Parallism_Col = 3.147814
Bank_Level_Parallism_Ready = 1.693349
write_to_read_ratio_blp_rw_average = 0.413734
GrpLevelPara = 2.200949 

BW Util details:
bwutil = 0.203316 
total_CMD = 42889 
util_bw = 8720 
Wasted_Col = 6146 
Wasted_Row = 1348 
Idle = 26675 

BW Util Bottlenecks: 
RCDc_limit = 2998 
RCDWRc_limit = 1501 
WTRc_limit = 1674 
RTWc_limit = 6603 
CCDLc_limit = 4522 
rwq = 0 
CCDLc_limit_alone = 3470 
WTRc_limit_alone = 1434 
RTWc_limit_alone = 5791 

Commands details: 
total_CMD = 42889 
n_nop = 33311 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 852 
n_pre = 836 
n_ref = 0 
n_req = 6914 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 1688 
issued_total_col = 8720 
Row_Bus_Util =  0.039357 
CoL_Bus_Util = 0.203316 
Either_Row_CoL_Bus_Util = 0.223321 
Issued_on_Two_Bus_Simul_Util = 0.019352 
issued_two_Eff = 0.086657 
queue_avg = 4.865280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.86528
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42889 n_nop=33351 n_act=867 n_pre=851 n_ref_event=0 n_req=6910 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.2029
n_activity=16787 dram_eff=0.5185
bk0: 384a 39427i bk1: 384a 38920i bk2: 384a 39445i bk3: 384a 39936i bk4: 344a 39678i bk5: 336a 39623i bk6: 320a 39726i bk7: 320a 39924i bk8: 408a 39288i bk9: 424a 39861i bk10: 448a 39719i bk11: 448a 39626i bk12: 448a 38844i bk13: 448a 39732i bk14: 424a 39577i bk15: 408a 39708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874530
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = 0.429766
Bank_Level_Parallism = 3.777498
Bank_Level_Parallism_Col = 3.089122
Bank_Level_Parallism_Ready = 1.579044
write_to_read_ratio_blp_rw_average = 0.415798
GrpLevelPara = 2.157027 

BW Util details:
bwutil = 0.202942 
total_CMD = 42889 
util_bw = 8704 
Wasted_Col = 6195 
Wasted_Row = 1011 
Idle = 26979 

BW Util Bottlenecks: 
RCDc_limit = 2919 
RCDWRc_limit = 1461 
WTRc_limit = 1779 
RTWc_limit = 6485 
CCDLc_limit = 4509 
rwq = 0 
CCDLc_limit_alone = 3574 
WTRc_limit_alone = 1519 
RTWc_limit_alone = 5810 

Commands details: 
total_CMD = 42889 
n_nop = 33351 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 867 
n_pre = 851 
n_ref = 0 
n_req = 6910 
total_req = 8704 

Dual Bus Interface Util: 
issued_total_row = 1718 
issued_total_col = 8704 
Row_Bus_Util =  0.040057 
CoL_Bus_Util = 0.202942 
Either_Row_CoL_Bus_Util = 0.222388 
Issued_on_Two_Bus_Simul_Util = 0.020611 
issued_two_Eff = 0.092682 
queue_avg = 4.387768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38777

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6351, Miss = 6086, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6329, Miss = 6087, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6346, Miss = 6087, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6337, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6331, Miss = 6089, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6348, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6337, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6332, Miss = 6089, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6347, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6336, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6332, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6347, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6335, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6334, Miss = 6089, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6349, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6335, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6351, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6333, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6350, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6335, Miss = 6089, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6351, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6332, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6333, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6351, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 6322, Miss = 6078, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 6348, Miss = 6086, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 6323, Miss = 6077, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6349, Miss = 6085, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 6321, Miss = 6076, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6348, Miss = 6084, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6318, Miss = 6075, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6343, Miss = 6083, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6321, Miss = 6074, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6347, Miss = 6082, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6317, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6345, Miss = 6080, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6434, Miss = 6064, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6339, Miss = 6080, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6320, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6344, Miss = 6081, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6316, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6338, Miss = 6082, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6323, Miss = 6073, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 6335, Miss = 6084, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 6331, Miss = 6074, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6340, Miss = 6084, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 6327, Miss = 6076, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6335, Miss = 6086, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 6333, Miss = 6076, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 405760
L2_total_cache_misses = 389392
L2_total_cache_miss_rate = 0.9597
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 151638
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 146646
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 218552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=405760
icnt_total_pkts_simt_to_mem=405760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 405760
Req_Network_cycles = 57119
Req_Network_injected_packets_per_cycle =       7.1038 
Req_Network_conflicts_per_cycle =       3.2746
Req_Network_conflicts_per_cycle_util =       7.0824
Req_Bank_Level_Parallism =      15.3645
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0421
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1110

Reply_Network_injected_packets_num = 405760
Reply_Network_cycles = 57119
Reply_Network_injected_packets_per_cycle =        7.1038
Reply_Network_conflicts_per_cycle =        2.4514
Reply_Network_conflicts_per_cycle_util =       5.2549
Reply_Bank_Level_Parallism =      15.2278
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1735
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0888
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 32 sec (212 sec)
gpgpu_simulation_rate = 147865 (inst/sec)
gpgpu_simulation_rate = 269 (cycle/sec)
gpgpu_silicon_slowdown = 4208178x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4059f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15kernel_l2wb_pctv 
GPGPU-Sim PTX: pushing kernel '_Z15kernel_l2wb_pctv' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z15kernel_l2wb_pctv'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z15kernel_l2wb_pctv'
Destroy streams for kernel 6: size 0
kernel_name = _Z15kernel_l2wb_pctv 
kernel_launch_uid = 6 
gpu_sim_cycle = 5124
gpu_sim_insn = 387156
gpu_ipc =      75.5574
gpu_tot_sim_cycle = 62243
gpu_tot_sim_insn = 31734706
gpu_tot_ipc =     509.8518
gpu_tot_issued_cta = 342
gpu_occupancy = 21.3251% 
gpu_tot_occupancy = 23.2588% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       6.5190
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =      15.3645
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =     236.1430 GB/Sec
gpu_total_sim_rate=146242
############## bottleneck_stats #############
cycles: core 5124, icnt 5124, l2 5124, dram 3847
gpu_ipc	75.557
gpu_tot_issued_cta = 342, average cycles = 15
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.007	42
L1D data util	0.000	0	0.000	0
L1D tag util	0.000	0	0.000	0
L2 data util	0.000	0	0.000	0
L2 tag util	0.000	0	0.000	0
n_l2_access	 0
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	0


n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.250
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.016	42	0.031	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.005	42	0.010	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.005	16	0.007	1
L1D tag util	0.000	0	0.000	1
L1D fill util	0.000	0	0.000	1
n_l1d_mshr	4096
L1D mshr util	0.000	0
n_l1d_missq	16
L1D missq util	0.000	0
L1D hit rate	-nan
L1D miss rate	-nan
L1D rsfail rate	-nan
L2 tag util	0.000	0	0.000	1
L2 fill util	0.000	0	0.000	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	1
L2 missq util	0.000	0	0.000	1
L2 hit rate	-nan
L2 miss rate	-nan
L2 rsfail rate	-nan

dram activity	0.000	0	0.000	1

load trans eff	-nan
load trans sz	-nan
load_useful_bytes 0, load_transaction_bytes 0, icnt_m2s_bytes 0
n_gmem_load_insns 0, n_gmem_load_accesses 0
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.000

run 0.269, fetch 0.097, sync 0.214, control 0.014, data 0.403, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5002, Miss = 4734, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5128, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5130, Miss = 4808, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5002, Miss = 4747, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5128, Miss = 4793, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4810, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4799, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 9610, Miss = 7752, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 9610, Miss = 7745, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 9418, Miss = 7551, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 9418, Miss = 7560, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 9418, Miss = 7564, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 9418, Miss = 7537, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 9290, Miss = 7498, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 9416, Miss = 7547, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 9418, Miss = 7557, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 9418, Miss = 7542, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 9418, Miss = 7562, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 9418, Miss = 7552, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 9418, Miss = 7563, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 9418, Miss = 7549, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 8202, Miss = 7177, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3832, Miss = 2745, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3834, Miss = 2746, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3834, Miss = 2748, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3834, Miss = 2748, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 3706, Miss = 2685, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 3832, Miss = 2747, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 3834, Miss = 2749, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 3834, Miss = 2746, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 3834, Miss = 2748, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 3834, Miss = 2747, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 3834, Miss = 2749, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 8202, Miss = 7179, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 8328, Miss = 7239, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 8330, Miss = 7244, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 8330, Miss = 7242, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 8138, Miss = 7039, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 8138, Miss = 7045, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 8138, Miss = 7052, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 8138, Miss = 7051, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 8010, Miss = 6989, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 8136, Miss = 7044, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 8138, Miss = 7053, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 8138, Miss = 7050, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 5130, Miss = 4811, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4465, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4485, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4491, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 480256
	L1D_total_cache_misses = 417082
	L1D_total_cache_miss_rate = 0.8685
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.135
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42513
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 187208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 293048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
884, 816, 808, 808, 800, 800, 800, 800, 792, 792, 792, 792, 792, 792, 792, 792, 
gpgpu_n_tot_thrd_icount = 33277472
gpgpu_n_tot_w_icount = 1039921
gpgpu_n_stall_shd_mem = 403072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 218552
gpgpu_n_mem_write_global = 187208
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1125152
gpgpu_n_store_insn = 1297984
gpgpu_n_shmem_insn = 261632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 378312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 403072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44618	W0_Idle:355476	W0_Scoreboard:5021937	W1:1729	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1152	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:40495	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:994497
single_issue_nums: WS0:263453	WS1:259164	WS2:258652	WS3:258652	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1747392 {8:218424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7488320 {40:187208,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8736960 {40:218424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1497664 {8:187208,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 1445 
max_icnt2mem_latency = 419 
maxmrqlatency = 523 
max_icnt2sh_latency = 53 
averagemflatency = 444 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 35 
avg_icnt2sh_latency = 3 
mrq_lat_table:37066 	26822 	19267 	18272 	27200 	57896 	21878 	10821 	2040 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	199935 	81283 	116587 	7955 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	77 	16 	19 	276992 	97424 	25972 	4723 	537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	303885 	66634 	28197 	6626 	418 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	28 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        63        64        40        56        29        31        40        32        64        63        40        64        56        40        48        64 
dram[1]:        28        41        31        64        48        33        32        16        64        64        57        40        64        48        56        64 
dram[2]:        64        64        40        48        48        40        27        16        64        64        56        64        40        64        48        56 
dram[3]:        56        64        40        64        33        24        48        16        64        63        49        40        41        56        48        64 
dram[4]:        64        40        56        64        24        24        16        16        64        64        56        40        56        56        54        64 
dram[5]:        64        41        56        64        25        32        16        16        64        48        56        56        56        56        64        64 
dram[6]:        47        48        48        64        40        24        16        16        64        64        56        62        56        64        56        64 
dram[7]:        39        40        32        64        25        40        33        16        64        39        40        48        56        56        48        64 
dram[8]:        37        61        56        64        24        24        16        17        64        64        56        64        56        64        41        64 
dram[9]:        64        56        40        64        37        16        16        16        64        64        56        56        56        48        32        64 
dram[10]:        64        40        31        64        41        24        16        16        64        64        55        55        64        48        48        64 
dram[11]:        64        64        40        40        32        24        16        35        64        64        47        56        62        48        41        64 
dram[12]:        64        56        64        48        24        31        16        16        64        56        64        64        47        64        64        64 
dram[13]:        64        40        48        48        43        16        16        16        64        48        59        64        48        40        40        64 
dram[14]:        56        49        40        64        33        16        16        16        48        64        64        60        48        64        56        64 
dram[15]:        64        40        56        48        40        16        16        16        64        40        64        56        40        64        56        64 
dram[16]:        64        56        48        32        41        32        16        16        64        56        64        43        32        48        64        64 
dram[17]:        56        56        56        64        24        24        16        25        64        40        56        64        32        48        55        56 
dram[18]:        56        48        56        64        16        40        16        16        64        64        56        64        56        64        56        64 
dram[19]:        41        56        33        64        40        24        16        24        64        48        64        64        40        56        40        64 
dram[20]:        51        40        56        64        32        32        16        24        64        64        39        50        48        48        48        64 
dram[21]:        64        57        32        64        40        40        16        24        64        64        49        48        48        56        64        64 
dram[22]:        56        57        40        50        40        40        16        23        64        64        55        64        56        43        64        64 
dram[23]:        64        56        64        64        32        40        16        24        64        47        40        56        43        40        64        64 
dram[24]:        35        64        64        64        16        24        16        40        64        64        41        64        41        48        64        64 
dram[25]:        56        48        64        64        24        40        40        40        64        64        40        32        47        64        40        64 
dram[26]:        63        40        56        64        16        40        32        16        64        64        64        48        32        64        40        56 
dram[27]:        40        40        32        56        40        24        48        24        64        64        39        48        40        64        64        64 
dram[28]:        49        40        56        64        40        31        40        32        55        64        64        64        32        64        43        56 
dram[29]:        31        48        40        64        40        40        48        24        64        64        64        43        45        40        64        48 
dram[30]:        64        40        48        40        16        24        24        40        64        64        48        63        40        64        56        64 
dram[31]:        64        36        40        48        24        40        40        32        64        64        64        40        32        64        64        39 
maximum service time to same row:
dram[0]:      5642      5707      5694      5794      5602      5619      6130      5601      5710      5728      5791      5599      5623      5687      5589      5627 
dram[1]:      5598      5752      5811      5922      5618      5704      5732      5622      5751      5783      5683      5666      6110      5635      5659      5601 
dram[2]:      5623      5611      5657      5838      5627      5649      5764      5601      5622      5826      5802      5784      5659      5718      5804      5696 
dram[3]:      5603      5602      5892      5842      5719      5731      5827      5710      5601      5589      5650      5692      5730      5651      5752      5646 
dram[4]:      5655      5618      5613      5712      5687      5775      5856      5621      5646      5686      5601      5631      5876      5747      5599      5771 
dram[5]:      5638      5639      5601      5609      5722      5772      5783      5740      5687      5683      5615      5818      6365      5688      5674      5658 
dram[6]:      5714      5668      5659      5602      5629      5637      5899      5666      5739      5726      5601      5856      5891      5633      5802      5747 
dram[7]:      5716      5734      5647      5666      5601      5605      5771      5772      5736      5599      5687      5792      5622      5602      5672      5623 
dram[8]:      5779      5724      5760      5804      5684      5686      5949      5589      5706      5687      5626      5836      5601      5659      5622      5602 
dram[9]:      5623      5740      5643      5791      5617      5658      5672      5635      5811      5764      5728      5912      5675      5663      6941      5589 
dram[10]:      5602      5824      5706      5695      5732      5850      5601      5687      5611      5589      5667      5867      5634      5775      5818      6173 
dram[11]:      5674      5744      5589      5601      5653      5726      5699      5691      5602      5626      5739      5923      5778      5763      5751      5707 
dram[12]:      5634      5742      5631      5591      5743      5800      5780      5610      5700      5715      5589      5613      5650      5674      5830      5651 
dram[13]:      5808      5748      5609      5618      5653      5639      5702      5671      5654      5696      6077      5591      5738      5794      5911      5602 
dram[14]:      5676      5844      5601      5642      5811      5602      5655      5762      5783      5599      5706      5630      5589      5633      5855      5699 
dram[15]:      5744      5771      5599      5671      5698      5589      5602      5653      5659      5684      6051      5638      5631      5601      5855      5788 
dram[16]:      5659      5890      5641      5702      5768      5626      5591      5621      5727      5824      5602      5806      5695      5744      5618      5610 
dram[17]:      5882      5835      5772      5734      5747      5762      5622      5637      5625      5683      5694      5704      5706      5667      5601      6341 
dram[18]:      5589      5621      6149      5687      5792      5699      5641      5602      5601      5645      5847      5668      5599      5782      5706      6350 
dram[19]:      5637      5694      5614      5879      5880      5599      5782      5635      5589      5786      5643      5619      5684      5686      5621      5630 
dram[20]:      5711      5601      5589      5623      5780      5658      5674      5642      5625      5814      5607      5680      5754      5734      5796      5736 
dram[21]:      5702      5703      5841      5602      5839      5814      5658      5675      5714      5750      5589      5601      5630      5613      5668      5686 
dram[22]:      5599      5719      5688      5682      5638      5589      5734      5663      5676      5763      5631      5698      5621      5601      5776      5811 
dram[23]:      5682      5627      5732      5629      5703      5607      5912      5734      5599      5847      6056      5772      5854      5589      5638      5659 
dram[24]:      5770      5629      5599      5784      5601      5718      5653      5610      5680      5851      5719      5688      5834      5655      5598      5911 
dram[25]:      5634      5625      5688      5678      5734      5690      5601      5602      5811      5867      5599      5646      5691      5698      5694      5747 
dram[26]:      5602      5598      5868      5724      5798      5599      5710      5639      5641      5672      6809      5751      5775      5683      5658      5834 
dram[27]:      5589      5692      5694      5629      5720      5739      5664      5666      5602      5598      5820      5802      5864      5601      5731      5848 
dram[28]:      5622      5617      5625      6883      5683      5731      5776      5651      5653      5690      5589      5613      5850      5657      5707      5884 
dram[29]:      5712      5692      5872      6228      5638      5670      5680      5653      5702      5622      5615      5601      5903      5763      5794      5866 
dram[30]:      5672      5662      5838      5602      5598      5630      5684      5720      5703      5768      5687      5747      5631      6041      5831      5872 
dram[31]:      5599      5987      5788      5653      5684      5623      5638      5731      5724      5691      5707      5657      5598      5602      5854      5911 
average row accesses per activate:
dram[0]:  7.066667  8.173077  8.076923  7.241379  8.148936  8.488889  7.673913  6.961538  7.393443  7.161290  8.508772  8.642858  8.220339  7.950819  8.901960  7.349206 
dram[1]:  7.275862  7.403509  6.205883  7.759259  7.775510  8.304348  8.850000  7.826087  6.818182  7.000000  8.781818  9.307693  8.254237  7.838710  9.265306  8.418181 
dram[2]:  7.517857  8.115385  7.344828  8.076923  8.837210  7.509804  7.574468  7.977778  6.000000  6.686567  8.508772  8.625000  9.000000  9.169811  9.458333  8.105263 
dram[3]:  7.241379  7.050000  6.806452  7.482143  6.909091  7.857143  7.395833  8.325582  6.428571  7.466667  8.100000  8.327586  8.561403  8.254237  9.913043  8.754717 
dram[4]:  7.759259  7.403509  7.368421  7.905660  7.111111  7.660000  8.045455  8.372093  7.258065  7.327869  8.473684  7.666667  8.561403  8.237288  9.702127  8.140351 
dram[5]:  8.812500  7.814815  7.333333  7.654545  7.640000  7.470588  7.695652  7.346939  6.907692  7.311475  8.344828  7.950819  8.561403  7.967213  9.120000  7.847457 
dram[6]:  8.000000  8.115385  7.206897  7.500000  7.795918  7.600000  7.553192  7.058824  7.433333  7.859649  8.050000  8.169492  8.288136  7.593750  8.603773  8.923077 
dram[7]:  7.083333  7.833333  7.886793  7.293103  7.207547  7.450980  6.454545  6.923077  7.241935  7.689655  7.682539  8.925926  7.983606  8.100000  9.265306  8.122807 
dram[8]:  6.967213  7.033333  7.368421  7.851852  7.600000  7.450980  8.428572  6.101695  6.647059  8.090909  8.660714  8.327586  8.561403  7.870968  8.750000  8.716981 
dram[9]:  7.203390  7.293103  8.274509  7.709091  7.037037  7.037037  6.846154  7.500000  7.093750  6.803030  8.344828  8.763637  7.790323  7.640625  7.600000  8.400000 
dram[10]:  6.838710  7.421052  7.672727  8.115385  8.217391  6.586207  8.476191  7.200000  7.741379  7.859649  7.806452  8.186440  8.327586  8.000000  8.462963  7.218750 
dram[11]:  7.421052  8.235294  7.654545  7.833333  7.269231  8.304348  8.136364  8.044444  6.803030  7.982143  7.983606  9.075472  8.033334  8.596491  7.728814  8.250000 
dram[12]:  8.770833  7.571429  8.440000  7.169491  8.217391  8.681818  7.617021  7.826087  7.483333  7.789474  8.800000  9.094339  8.254237  8.216666  8.603773  8.518518 
dram[13]:  8.313725  7.690909  7.016667  7.851852  8.217391  7.895833  8.325582  7.058824  7.593220  7.416667  7.934426 10.276596  7.838710  7.951613  7.354839  8.679245 
dram[14]:  7.083333  7.763637  7.636364  7.066667  8.042553  8.590909  8.325582  6.923077  7.689655  7.842105 10.521739 10.500000  8.660714  7.761905  7.879310  7.948276 
dram[15]:  7.116667  7.152543  7.722222  7.607143  8.590909  9.219512  7.458333  7.346939  8.000000  7.982143  8.344828  9.132075  7.682539  9.074074  7.140625  7.896552 
dram[16]:  7.709091  7.066667  7.618182  7.066667  7.916667  6.666667  8.523809  7.826087  7.741379  7.910714  8.925926  9.250000  7.446154  7.609375  8.327272  8.481482 
dram[17]:  7.203390  7.033333  8.176471  7.327586  8.063829  7.755102  7.782609  6.792453  6.861538  7.593220  8.379311  8.016666  7.934426  8.678572  7.508197 10.133333 
dram[18]:  7.421052  7.275862  7.886793  6.507692  8.042553  6.701755  7.058824  6.545455  8.090909  7.450000  7.934426  8.327586  8.818182  9.529411  9.744680  9.265306 
dram[19]:  7.066667  7.186440  8.489796  6.235294  8.239130  7.075472  7.346939  6.903846  7.193548  7.948276  8.473684  8.888889  8.660714  8.396552  9.367347  9.911111 
dram[20]:  7.672727  7.981132  8.038462  6.822581  6.666667  7.075472  8.780488  6.903846  7.193548  7.234375  8.000000  8.310345  8.508772  8.362069  9.346939  9.888889 
dram[21]:  8.392157  7.727273  7.849057  6.507692  7.895833  7.460000  8.181818  6.155172  7.278688  6.614286  7.698413  8.625000  8.100000  8.836364  8.035088 11.684211 
dram[22]:  7.981132  7.763637  8.176471  6.298508  7.875000  7.440000  7.200000  7.019608  8.452830  8.285714  7.806452  9.307693  8.660714  8.066667  9.744680 11.100000 
dram[23]:  7.310345  6.028572  9.065217  6.439394  7.288462  8.545455  6.903846  6.980392  7.758621  7.766667  8.203390  8.456141  8.473684  8.066667  8.807693 10.325582 
dram[24]:  6.640625  6.656250  8.380000  7.672727  7.560000  7.333333  6.428571  6.629630  7.516667  7.265625  8.000000  8.203390  7.578125  7.363636  9.346939 10.325582 
dram[25]:  8.313725  6.761905  9.108696  6.885246  8.636364  6.854546  6.315790  7.911111  8.296296  7.060606  8.607142  7.593750  7.132353  9.269231  8.035088  9.083333 
dram[26]:  7.796296  6.159420  9.288889  7.924528  7.600000  6.163934  7.659575  7.739130  8.017858  7.500000  7.208955  7.838710  8.508772  8.571428  7.931035  9.521739 
dram[27]:  7.403509  7.100000  8.851064  7.500000  7.816327  6.732143  7.659575  7.285714  7.241935  7.540984  8.763637  8.186440  8.362069  9.490196  8.363636  9.711111 
dram[28]:  7.438597  6.439394  8.038462  7.654545  8.304348  6.836364  8.780488  7.019608  7.416667  7.813560  9.250000  8.379311  8.431034  8.800000  7.830509  8.384615 
dram[29]:  7.438597  7.642857  8.666667  8.400000  7.937500  6.561403  8.395349  7.120000  7.824562  7.700000  8.962963  9.000000  8.696428  8.836364  7.590164  8.720000 
dram[30]:  8.274509  6.761905  8.729167  7.258621  7.600000  7.480000  7.869565  7.760870  7.576271  7.915254  8.781818  9.897959  9.037037  8.800000  7.700000  8.918367 
dram[31]:  7.553571  7.203390  8.530612  8.254902  7.326923  6.907407  7.680851  7.000000  7.225806  8.400000  9.150944  8.836364  7.492308 10.297873  7.716667  8.549020 
average row locality = 221263/28117 = 7.869367
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[1]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[2]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[3]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[4]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[5]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[6]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[7]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[8]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[9]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[10]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[11]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[12]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[13]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[14]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[15]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[16]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[17]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[18]:       384       384       384       384       344       344       320       320       408       408       448       448       448       448       424       424 
dram[19]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[20]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[21]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[22]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[23]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[24]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       416 
dram[25]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[26]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[27]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[28]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[29]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[30]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
dram[31]:       384       384       384       384       344       336       320       320       408       424       448       448       448       448       424       408 
total dram reads = 202184
bank skew: 448/320 = 1.40
chip skew: 6320/6312 = 1.00
number of total write accesses:
dram[0]:       160       164       144       144       156       152       132       168       172       144       148       144       148       148       120       156 
dram[1]:       152       152       152       140       148       152       136       160       168       160       140       144       156       152       120       156 
dram[2]:       148       152       168       144       144       156       144       156       168       160       148       140       152       152       120       152 
dram[3]:       144       156       152       140       144       164       140       152       168       160       152       140       160       156       128       160 
dram[4]:       140       152       144       140       160       156       136       160       168       156       140       140       160       152       128       160 
dram[5]:       156       152       136       148       152       148       136       160       164       152       144       148       160       152       128       156 
dram[6]:       160       152       136       144       152       144       140       160       152       160       140       136       164       152       128       160 
dram[7]:       164       156       136       156       152       144       140       160       164       152       144       136       156       152       120       156 
dram[8]:       164       152       144       160       144       144       136       160       176       148       148       140       160       160       124       152 
dram[9]:       164       156       152       160       144       144       144       160       184       164       144       136       140       164       128       152 
dram[10]:       160       156       152       152       136       152       144       160       164       160       144       140       140       160       132       152 
dram[11]:       156       144       148       156       136       152       152       168       164       156       156       132       136       168       128       152 
dram[12]:       148       160       152       156       136       152       152       160       164       144       144       136       156       180       128       144 
dram[13]:       160       156       148       160       136       140       152       160       160       148       144       140       152       180       128       144 
dram[14]:       164       172       144       160       136       136       152       160       152       156       144       140       148       164       132       148 
dram[15]:       172       152       132       168       136       136       152       160       160       156       144       144       144       168       132       136 
dram[16]:       160       160       140       160       144       144       152       160       164       140       136       132       144       156       136       136 
dram[17]:       164       152       132       164       140       144       152       160       152       160       152       132       144       152       136       128 
dram[18]:       156       152       136       156       136       152       160       160       148       156       144       140       148       152       136       120 
dram[19]:       160       160       128       160       140       156       160       156       152       148       140       128       148       156       140       120 
dram[20]:       152       156       136       156       144       156       160       156       152       156       128       136       148       148       136       116 
dram[21]:       176       164       128       156       140       148       160       148       144       156       148       140       152       152       136       112 
dram[22]:       156       172       132       152       136       144       160       152       160       160       144       144       148       144       136       112 
dram[23]:       160       152       132       164       140       160       156       144       168       168       144       136       140       144       136       112 
dram[24]:       164       168       140       152       136       152       160       152       172       164       128       144       148       152       136       112 
dram[25]:       160       168       140       144       144       164       160       144       160       168       136       152       148       136       136       112 
dram[26]:       148       164       136       144       144       160       160       144       164       164       140       152       148       128       144       120 
dram[27]:       152       168       128       144       156       164       160       148       164       144       136       140       148       144       144       116 
dram[28]:       160       164       136       148       152       160       160       152       148       148       132       152       164       144       152       112 
dram[29]:       160       176       128       144       148       152       164       144       152       152       144       152       156       152       156       112 
dram[30]:       152       168       140       148       144       152       168       148       156       172       140       148       160       144       152       116 
dram[31]:       156       164       136       148       148       148       164       148       160       152       148       152       156       144       156       112 
total dram writes = 76316
bank skew: 184/112 = 1.64
chip skew: 2436/2336 = 1.04
average mf latency per bank:
dram[0]:        636       616       649       633       604       598       623       585       656       674       692       672       674       657       677       651
dram[1]:        646       625       634       644       609       615       612       573       646       651       679       675       660       673       691       647
dram[2]:        630       626       625       639       623       599       607       580       655       647       672       684       670       666       688       650
dram[3]:        637       608       647       641       617       593       613       587       651       643       659       706       662       670       667       648
dram[4]:        650       639       650       643       601       629       635       579       661       672       690       689       655       679       670       653
dram[5]:        634       638       662       633       621       624       633       593       657       679       676       670       662       678       680       655
dram[6]:        631       643       645       634       602       632       635       589       661       648       693       688       666       689       681       656
dram[7]:        631       638       665       634       613       622       625       600       641       673       667       681       650       667       703       631
dram[8]:        628       628       636       611       614       615       612       580       626       666       679       670       648       659       681       651
dram[9]:        628       629       646       621       621       626       610       586       623       656       701       674       670       651       690       645
dram[10]:        618       626       637       629       624       621       598       578       629       649       686       670       676       654       672       648
dram[11]:        628       630       628       618       631       629       596       579       644       648       672       683       690       661       696       647
dram[12]:        640       626       632       622       629       613       609       582       642       679       657       677       657       643       678       665
dram[13]:        620       622       630       616       628       623       605       589       650       682       674       668       669       636       688       666
dram[14]:        611       610       636       610       626       631       605       597       681       642       679       669       664       651       684       668
dram[15]:        612       634       642       622       627       618       590       598       655       664       660       676       666       660       679       669
dram[16]:        607       622       642       628       621       617       595       588       642       683       683       714       681       673       655       673
dram[17]:        622       628       656       620       625       623       594       583       665       656       675       698       695       696       671       672
dram[18]:        636       629       651       626       632       588       596       585       660       666       682       699       677       697       675       690
dram[19]:        617       600       651       618       606       601       586       580       645       663       682       691       657       653       659       677
dram[20]:        636       608       640       619       612       598       597       585       648       656       709       683       662       664       663       686
dram[21]:        598       609       655       620       619       609       603       598       659       654       676       686       677       653       670       685
dram[22]:        625       578       643       623       613       598       596       604       635       649       694       671       667       675       692       674
dram[23]:        622       621       647       622       623       578       610       610       626       665       671       695       688       675       680       674
dram[24]:        625       624       645       647       637       606       602       609       630       653       709       692       660       676       680       697
dram[25]:        628       621       644       652       643       596       612       612       641       663       699       694       686       668       686       736
dram[26]:        632       630       659       654       635       592       596       624       623       663       692       693       672       695       676       688
dram[27]:        632       615       670       640       627       603       593       624       632       684       702       727       694       673       669       702
dram[28]:        616       633       664       639       632       587       597       616       672       689       691       688       674       697       668       712
dram[29]:        633       625       657       640       631       612       598       636       650       685       682       707       679       682       665       708
dram[30]:        650       611       642       626       643       609       600       617       651       670       692       718       677       666       680       695
dram[31]:        634       643       657       635       626       621       589       629       644       688       681       679       671       674       657       703
maximum mf latency per bank:
dram[0]:       1061       996      1014       954      1011       943      1030      1097      1127      1170      1255      1182      1231      1197       934      1067
dram[1]:       1099      1044      1072       994       922      1040      1024      1008      1139      1217      1077      1273      1213      1247      1158      1169
dram[2]:       1069      1079      1163       934      1162      1029      1057      1041      1226      1230      1085      1308      1119      1291      1079      1122
dram[3]:        974       934      1146       965       995       953      1247      1024      1096      1143      1180      1302      1097      1125       962      1106
dram[4]:       1012      1093      1074       931       899       991      1030      1099      1096      1153      1156      1142      1058      1148      1052       999
dram[5]:       1258      1149      1175      1056      1098       999      1075      1092      1158      1343      1291      1176      1047      1206      1288      1213
dram[6]:        988      1108       992       956       942      1126      1226      1020      1136      1135      1258      1297      1344      1186      1321      1235
dram[7]:       1021      1033      1039      1009       920      1062       953       994      1087      1219      1025      1066      1152      1043      1090       977
dram[8]:       1091       999      1039       891       999       982       961      1058      1050      1123      1058      1087      1087      1017      1053       962
dram[9]:       1152      1013      1175       989       928      1022       931      1165      1025      1143      1275      1033      1056      1045      1128      1041
dram[10]:       1018      1054      1089       983       938       948       987      1013      1062      1132      1221      1008      1147      1037      1080       962
dram[11]:       1004       912      1049      1033       962      1130       961      1055      1093      1148      1075      1048      1151      1211      1112      1005
dram[12]:        981       981      1038      1074       914      1022      1049      1037      1076      1389      1065      1027      1129      1142      1012      1152
dram[13]:       1017      1195      1091       933       941       997      1111      1078      1064      1334      1225      1143      1236      1106      1113      1002
dram[14]:        988      1053      1046      1110       935      1036      1147       993      1341      1149      1186      1140      1373      1195      1013      1109
dram[15]:       1017      1033       953      1049       982      1186       990      1127      1133      1368      1017      1146      1100      1104      1006       986
dram[16]:        941      1013       978      1301      1025      1159      1029      1143      1113      1314      1090      1193      1136      1175      1086      1139
dram[17]:       1042       949       987       989       969      1032       998       991      1218      1281      1127      1219      1363      1297      1155      1051
dram[18]:       1014       979      1021       981       967       943      1014       993      1121      1262      1146      1445      1153      1230      1070      1151
dram[19]:       1009      1033       985      1120      1001      1065       950      1073      1041      1288      1080      1039      1342      1011       990      1090
dram[20]:       1113       943      1032      1051      1038      1092       937      1020      1068      1055      1252      1110      1264      1091      1169       999
dram[21]:       1036       975       928      1164      1083      1046      1180      1161      1240      1065      1343      1194      1332      1212      1141       982
dram[22]:       1037       947       897       934      1232       946       947      1277      1166      1100      1220      1209      1273      1225      1290       932
dram[23]:       1011       943       885      1078      1303       866      1049      1234      1056      1301      1086      1198      1128      1155      1294       942
dram[24]:       1058      1087       873       990      1074      1070      1097      1261      1008      1063      1135      1281      1239      1192      1100      1040
dram[25]:        976       989       946       967      1200      1085      1180      1201      1012      1079      1110      1186      1217      1100      1173      1009
dram[26]:       1057      1255       924       998       983      1053       956      1200      1002      1242      1126      1152      1067      1259      1126       990
dram[27]:       1024      1070       983       937      1315      1112      1114      1308      1046      1107      1277      1303      1243      1320      1280      1042
dram[28]:        965      1036      1114      1054      1123       995      1071      1090      1179      1236      1242      1343      1224      1361      1215      1126
dram[29]:        973      1043       944       952       974       916      1037       989      1064      1138      1310      1267      1267      1226      1090      1263
dram[30]:       1001      1065       924       950      1085      1015       983      1014      1174      1147      1191      1239      1224      1195      1156      1123
dram[31]:       1015      1235      1084       979      1017      1086       963      1005      1168      1149      1115       954      1216      1080      1037      1189
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37128 n_act=882 n_pre=866 n_ref_event=0 n_req=6920 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2400 bw_util=0.1866
n_activity=17349 dram_eff=0.5026
bk0: 384a 43256i bk1: 384a 43602i bk2: 384a 43634i bk3: 384a 43178i bk4: 344a 44005i bk5: 344a 43843i bk6: 320a 44349i bk7: 320a 43653i bk8: 408a 43161i bk9: 408a 43631i bk10: 448a 43281i bk11: 448a 43174i bk12: 448a 43450i bk13: 448a 43556i bk14: 424a 44002i bk15: 424a 43038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872543
Row_Buffer_Locality_read = 0.917563
Row_Buffer_Locality_write = 0.398333
Bank_Level_Parallism = 3.549798
Bank_Level_Parallism_Col = 2.886214
Bank_Level_Parallism_Ready = 1.512615
write_to_read_ratio_blp_rw_average = 0.416794
GrpLevelPara = 2.129794 

BW Util details:
bwutil = 0.186580 
total_CMD = 46736 
util_bw = 8720 
Wasted_Col = 6391 
Wasted_Row = 1195 
Idle = 30430 

BW Util Bottlenecks: 
RCDc_limit = 3105 
RCDWRc_limit = 1760 
WTRc_limit = 1598 
RTWc_limit = 6477 
CCDLc_limit = 4140 
rwq = 0 
CCDLc_limit_alone = 3432 
WTRc_limit_alone = 1399 
RTWc_limit_alone = 5968 

Commands details: 
total_CMD = 46736 
n_nop = 37128 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2400 
n_act = 882 
n_pre = 866 
n_ref = 0 
n_req = 6920 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 1748 
issued_total_col = 8720 
Row_Bus_Util =  0.037402 
CoL_Bus_Util = 0.186580 
Either_Row_CoL_Bus_Util = 0.205580 
Issued_on_Two_Bus_Simul_Util = 0.018401 
issued_two_Eff = 0.089509 
queue_avg = 4.149350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14935
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37112 n_act=880 n_pre=864 n_ref_event=0 n_req=6917 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2388 bw_util=0.1863
n_activity=17150 dram_eff=0.5078
bk0: 384a 42787i bk1: 384a 43625i bk2: 384a 43138i bk3: 384a 43352i bk4: 344a 43620i bk5: 344a 43352i bk6: 320a 43842i bk7: 320a 43923i bk8: 408a 42954i bk9: 408a 42869i bk10: 448a 43750i bk11: 448a 43742i bk12: 448a 43048i bk13: 448a 43161i bk14: 424a 43781i bk15: 424a 43047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872777
Row_Buffer_Locality_read = 0.915506
Row_Buffer_Locality_write = 0.420436
Bank_Level_Parallism = 3.754221
Bank_Level_Parallism_Col = 3.102145
Bank_Level_Parallism_Ready = 1.597152
write_to_read_ratio_blp_rw_average = 0.417478
GrpLevelPara = 2.181091 

BW Util details:
bwutil = 0.186323 
total_CMD = 46736 
util_bw = 8708 
Wasted_Col = 6276 
Wasted_Row = 1185 
Idle = 30567 

BW Util Bottlenecks: 
RCDc_limit = 3165 
RCDWRc_limit = 1589 
WTRc_limit = 1618 
RTWc_limit = 7177 
CCDLc_limit = 4245 
rwq = 0 
CCDLc_limit_alone = 3426 
WTRc_limit_alone = 1470 
RTWc_limit_alone = 6506 

Commands details: 
total_CMD = 46736 
n_nop = 37112 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2388 
n_act = 880 
n_pre = 864 
n_ref = 0 
n_req = 6917 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 8708 
Row_Bus_Util =  0.037316 
CoL_Bus_Util = 0.186323 
Either_Row_CoL_Bus_Util = 0.205923 
Issued_on_Two_Bus_Simul_Util = 0.017717 
issued_two_Eff = 0.086035 
queue_avg = 3.969338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.96934
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37128 n_act=871 n_pre=855 n_ref_event=0 n_req=6921 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2404 bw_util=0.1867
n_activity=16826 dram_eff=0.5185
bk0: 384a 43685i bk1: 384a 43734i bk2: 384a 43232i bk3: 384a 43642i bk4: 344a 43922i bk5: 344a 43632i bk6: 320a 43701i bk7: 320a 43963i bk8: 408a 43017i bk9: 408a 43007i bk10: 448a 43678i bk11: 448a 43632i bk12: 448a 43432i bk13: 448a 43390i bk14: 424a 44046i bk15: 424a 43088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874151
Row_Buffer_Locality_read = 0.915665
Row_Buffer_Locality_write = 0.437604
Bank_Level_Parallism = 3.637597
Bank_Level_Parallism_Col = 2.953979
Bank_Level_Parallism_Ready = 1.549977
write_to_read_ratio_blp_rw_average = 0.412921
GrpLevelPara = 2.134404 

BW Util details:
bwutil = 0.186666 
total_CMD = 46736 
util_bw = 8724 
Wasted_Col = 6123 
Wasted_Row = 1069 
Idle = 30820 

BW Util Bottlenecks: 
RCDc_limit = 3121 
RCDWRc_limit = 1552 
WTRc_limit = 1466 
RTWc_limit = 6216 
CCDLc_limit = 4238 
rwq = 0 
CCDLc_limit_alone = 3470 
WTRc_limit_alone = 1251 
RTWc_limit_alone = 5663 

Commands details: 
total_CMD = 46736 
n_nop = 37128 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2404 
n_act = 871 
n_pre = 855 
n_ref = 0 
n_req = 6921 
total_req = 8724 

Dual Bus Interface Util: 
issued_total_row = 1726 
issued_total_col = 8724 
Row_Bus_Util =  0.036931 
CoL_Bus_Util = 0.186666 
Either_Row_CoL_Bus_Util = 0.205580 
Issued_on_Two_Bus_Simul_Util = 0.018016 
issued_two_Eff = 0.087635 
queue_avg = 3.859658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.85966
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37127 n_act=894 n_pre=878 n_ref_event=0 n_req=6924 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2416 bw_util=0.1869
n_activity=16900 dram_eff=0.5169
bk0: 384a 43772i bk1: 384a 43408i bk2: 384a 43316i bk3: 384a 43605i bk4: 344a 43544i bk5: 344a 43393i bk6: 320a 43492i bk7: 320a 43950i bk8: 408a 42908i bk9: 408a 43192i bk10: 448a 43305i bk11: 448a 43079i bk12: 448a 43230i bk13: 448a 43453i bk14: 424a 44128i bk15: 424a 43565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870884
Row_Buffer_Locality_read = 0.913608
Row_Buffer_Locality_write = 0.423841
Bank_Level_Parallism = 3.701902
Bank_Level_Parallism_Col = 3.025015
Bank_Level_Parallism_Ready = 1.594666
write_to_read_ratio_blp_rw_average = 0.419887
GrpLevelPara = 2.174631 

BW Util details:
bwutil = 0.186922 
total_CMD = 46736 
util_bw = 8736 
Wasted_Col = 6087 
Wasted_Row = 1212 
Idle = 30701 

BW Util Bottlenecks: 
RCDc_limit = 3010 
RCDWRc_limit = 1558 
WTRc_limit = 1470 
RTWc_limit = 6149 
CCDLc_limit = 4218 
rwq = 0 
CCDLc_limit_alone = 3402 
WTRc_limit_alone = 1285 
RTWc_limit_alone = 5518 

Commands details: 
total_CMD = 46736 
n_nop = 37127 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2416 
n_act = 894 
n_pre = 878 
n_ref = 0 
n_req = 6924 
total_req = 8736 

Dual Bus Interface Util: 
issued_total_row = 1772 
issued_total_col = 8736 
Row_Bus_Util =  0.037915 
CoL_Bus_Util = 0.186922 
Either_Row_CoL_Bus_Util = 0.205602 
Issued_on_Two_Bus_Simul_Util = 0.019236 
issued_two_Eff = 0.093558 
queue_avg = 3.899542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89954
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37170 n_act=875 n_pre=859 n_ref_event=0 n_req=6918 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.1864
n_activity=16810 dram_eff=0.5183
bk0: 384a 43950i bk1: 384a 43047i bk2: 384a 43049i bk3: 384a 43378i bk4: 344a 43775i bk5: 344a 43670i bk6: 320a 43770i bk7: 320a 43995i bk8: 408a 42620i bk9: 408a 42948i bk10: 448a 43253i bk11: 448a 43491i bk12: 448a 43178i bk13: 448a 43182i bk14: 424a 43838i bk15: 424a 43398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873518
Row_Buffer_Locality_read = 0.913608
Row_Buffer_Locality_write = 0.449833
Bank_Level_Parallism = 3.802516
Bank_Level_Parallism_Col = 3.079217
Bank_Level_Parallism_Ready = 1.561180
write_to_read_ratio_blp_rw_average = 0.418495
GrpLevelPara = 2.166758 

BW Util details:
bwutil = 0.186409 
total_CMD = 46736 
util_bw = 8712 
Wasted_Col = 6050 
Wasted_Row = 1057 
Idle = 30917 

BW Util Bottlenecks: 
RCDc_limit = 3055 
RCDWRc_limit = 1499 
WTRc_limit = 1474 
RTWc_limit = 6210 
CCDLc_limit = 4132 
rwq = 0 
CCDLc_limit_alone = 3419 
WTRc_limit_alone = 1280 
RTWc_limit_alone = 5691 

Commands details: 
total_CMD = 46736 
n_nop = 37170 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 6918 
total_req = 8712 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 8712 
Row_Bus_Util =  0.037102 
CoL_Bus_Util = 0.186409 
Either_Row_CoL_Bus_Util = 0.204682 
Issued_on_Two_Bus_Simul_Util = 0.018829 
issued_two_Eff = 0.091992 
queue_avg = 3.843932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84393
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37157 n_act=882 n_pre=866 n_ref_event=0 n_req=6918 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.1864
n_activity=17130 dram_eff=0.5086
bk0: 384a 43631i bk1: 384a 43754i bk2: 384a 43646i bk3: 384a 43210i bk4: 344a 43649i bk5: 344a 43538i bk6: 320a 43821i bk7: 320a 43759i bk8: 408a 43303i bk9: 408a 43329i bk10: 448a 43244i bk11: 448a 43650i bk12: 448a 44023i bk13: 448a 43622i bk14: 424a 43419i bk15: 424a 43251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872506
Row_Buffer_Locality_read = 0.916139
Row_Buffer_Locality_write = 0.411371
Bank_Level_Parallism = 3.614635
Bank_Level_Parallism_Col = 2.924002
Bank_Level_Parallism_Ready = 1.528352
write_to_read_ratio_blp_rw_average = 0.414436
GrpLevelPara = 2.129838 

BW Util details:
bwutil = 0.186409 
total_CMD = 46736 
util_bw = 8712 
Wasted_Col = 6191 
Wasted_Row = 1100 
Idle = 30733 

BW Util Bottlenecks: 
RCDc_limit = 2911 
RCDWRc_limit = 1556 
WTRc_limit = 1434 
RTWc_limit = 6650 
CCDLc_limit = 4344 
rwq = 0 
CCDLc_limit_alone = 3432 
WTRc_limit_alone = 1276 
RTWc_limit_alone = 5896 

Commands details: 
total_CMD = 46736 
n_nop = 37157 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 882 
n_pre = 866 
n_ref = 0 
n_req = 6918 
total_req = 8712 

Dual Bus Interface Util: 
issued_total_row = 1748 
issued_total_col = 8712 
Row_Bus_Util =  0.037402 
CoL_Bus_Util = 0.186409 
Either_Row_CoL_Bus_Util = 0.204960 
Issued_on_Two_Bus_Simul_Util = 0.018851 
issued_two_Eff = 0.091972 
queue_avg = 3.764400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7644
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37158 n_act=880 n_pre=864 n_ref_event=0 n_req=6915 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2380 bw_util=0.1862
n_activity=17225 dram_eff=0.5051
bk0: 384a 43464i bk1: 384a 43440i bk2: 384a 43631i bk3: 384a 43489i bk4: 344a 43672i bk5: 344a 43676i bk6: 320a 43610i bk7: 320a 43923i bk8: 408a 43242i bk9: 408a 43475i bk10: 448a 43059i bk11: 448a 43205i bk12: 448a 43169i bk13: 448a 43238i bk14: 424a 43311i bk15: 424a 43393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872740
Row_Buffer_Locality_read = 0.913766
Row_Buffer_Locality_write = 0.436975
Bank_Level_Parallism = 3.717631
Bank_Level_Parallism_Col = 3.036546
Bank_Level_Parallism_Ready = 1.549655
write_to_read_ratio_blp_rw_average = 0.409262
GrpLevelPara = 2.184294 

BW Util details:
bwutil = 0.186152 
total_CMD = 46736 
util_bw = 8700 
Wasted_Col = 6124 
Wasted_Row = 1233 
Idle = 30679 

BW Util Bottlenecks: 
RCDc_limit = 2996 
RCDWRc_limit = 1495 
WTRc_limit = 1502 
RTWc_limit = 7040 
CCDLc_limit = 4041 
rwq = 0 
CCDLc_limit_alone = 3316 
WTRc_limit_alone = 1330 
RTWc_limit_alone = 6487 

Commands details: 
total_CMD = 46736 
n_nop = 37158 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2380 
n_act = 880 
n_pre = 864 
n_ref = 0 
n_req = 6915 
total_req = 8700 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 8700 
Row_Bus_Util =  0.037316 
CoL_Bus_Util = 0.186152 
Either_Row_CoL_Bus_Util = 0.204938 
Issued_on_Two_Bus_Simul_Util = 0.018530 
issued_two_Eff = 0.090416 
queue_avg = 3.819839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81984
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37139 n_act=900 n_pre=884 n_ref_event=0 n_req=6917 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2388 bw_util=0.1863
n_activity=16891 dram_eff=0.5155
bk0: 384a 43458i bk1: 384a 43346i bk2: 384a 43563i bk3: 384a 43251i bk4: 344a 43521i bk5: 344a 43566i bk6: 320a 43324i bk7: 320a 43675i bk8: 408a 43193i bk9: 408a 43654i bk10: 448a 43414i bk11: 448a 43615i bk12: 448a 43508i bk13: 448a 43113i bk14: 424a 43789i bk15: 424a 43709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869886
Row_Buffer_Locality_read = 0.914399
Row_Buffer_Locality_write = 0.398660
Bank_Level_Parallism = 3.658770
Bank_Level_Parallism_Col = 2.948990
Bank_Level_Parallism_Ready = 1.577056
write_to_read_ratio_blp_rw_average = 0.423890
GrpLevelPara = 2.137356 

BW Util details:
bwutil = 0.186323 
total_CMD = 46736 
util_bw = 8708 
Wasted_Col = 6206 
Wasted_Row = 1210 
Idle = 30612 

BW Util Bottlenecks: 
RCDc_limit = 3001 
RCDWRc_limit = 1610 
WTRc_limit = 1286 
RTWc_limit = 6330 
CCDLc_limit = 4465 
rwq = 0 
CCDLc_limit_alone = 3545 
WTRc_limit_alone = 1111 
RTWc_limit_alone = 5585 

Commands details: 
total_CMD = 46736 
n_nop = 37139 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2388 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 6917 
total_req = 8708 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 8708 
Row_Bus_Util =  0.038172 
CoL_Bus_Util = 0.186323 
Either_Row_CoL_Bus_Util = 0.205345 
Issued_on_Two_Bus_Simul_Util = 0.019150 
issued_two_Eff = 0.093258 
queue_avg = 3.937949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93795
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37092 n_act=895 n_pre=879 n_ref_event=0 n_req=6923 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2412 bw_util=0.1868
n_activity=17086 dram_eff=0.5111
bk0: 384a 43447i bk1: 384a 43414i bk2: 384a 43455i bk3: 384a 43606i bk4: 344a 43596i bk5: 344a 43496i bk6: 320a 44177i bk7: 320a 43797i bk8: 408a 43318i bk9: 408a 43533i bk10: 448a 43485i bk11: 448a 43098i bk12: 448a 43215i bk13: 448a 43164i bk14: 424a 43735i bk15: 424a 43645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870721
Row_Buffer_Locality_read = 0.914715
Row_Buffer_Locality_write = 0.409619
Bank_Level_Parallism = 3.624528
Bank_Level_Parallism_Col = 2.937664
Bank_Level_Parallism_Ready = 1.570660
write_to_read_ratio_blp_rw_average = 0.419366
GrpLevelPara = 2.130712 

BW Util details:
bwutil = 0.186837 
total_CMD = 46736 
util_bw = 8732 
Wasted_Col = 6272 
Wasted_Row = 1141 
Idle = 30591 

BW Util Bottlenecks: 
RCDc_limit = 3035 
RCDWRc_limit = 1561 
WTRc_limit = 1473 
RTWc_limit = 6414 
CCDLc_limit = 4194 
rwq = 0 
CCDLc_limit_alone = 3358 
WTRc_limit_alone = 1296 
RTWc_limit_alone = 5755 

Commands details: 
total_CMD = 46736 
n_nop = 37092 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2412 
n_act = 895 
n_pre = 879 
n_ref = 0 
n_req = 6923 
total_req = 8732 

Dual Bus Interface Util: 
issued_total_row = 1774 
issued_total_col = 8732 
Row_Bus_Util =  0.037958 
CoL_Bus_Util = 0.186837 
Either_Row_CoL_Bus_Util = 0.206351 
Issued_on_Two_Bus_Simul_Util = 0.018444 
issued_two_Eff = 0.089382 
queue_avg = 3.536781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=3.53678
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37046 n_act=915 n_pre=899 n_ref_event=0 n_req=6929 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2436 bw_util=0.1874
n_activity=17221 dram_eff=0.5084
bk0: 384a 43406i bk1: 384a 43411i bk2: 384a 43424i bk3: 384a 43510i bk4: 344a 43244i bk5: 344a 43161i bk6: 320a 43529i bk7: 320a 43750i bk8: 408a 43072i bk9: 408a 43093i bk10: 448a 43366i bk11: 448a 43590i bk12: 448a 43563i bk13: 448a 42779i bk14: 424a 43343i bk15: 424a 43539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867946
Row_Buffer_Locality_read = 0.912658
Row_Buffer_Locality_write = 0.403941
Bank_Level_Parallism = 3.728580
Bank_Level_Parallism_Col = 2.983142
Bank_Level_Parallism_Ready = 1.555391
write_to_read_ratio_blp_rw_average = 0.423956
GrpLevelPara = 2.149333 

BW Util details:
bwutil = 0.187350 
total_CMD = 46736 
util_bw = 8756 
Wasted_Col = 6421 
Wasted_Row = 1163 
Idle = 30396 

BW Util Bottlenecks: 
RCDc_limit = 3119 
RCDWRc_limit = 1660 
WTRc_limit = 1664 
RTWc_limit = 6797 
CCDLc_limit = 4473 
rwq = 0 
CCDLc_limit_alone = 3565 
WTRc_limit_alone = 1481 
RTWc_limit_alone = 6072 

Commands details: 
total_CMD = 46736 
n_nop = 37046 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2436 
n_act = 915 
n_pre = 899 
n_ref = 0 
n_req = 6929 
total_req = 8756 

Dual Bus Interface Util: 
issued_total_row = 1814 
issued_total_col = 8756 
Row_Bus_Util =  0.038814 
CoL_Bus_Util = 0.187350 
Either_Row_CoL_Bus_Util = 0.207335 
Issued_on_Two_Bus_Simul_Util = 0.018829 
issued_two_Eff = 0.090815 
queue_avg = 3.805396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8054
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37126 n_act=895 n_pre=879 n_ref_event=0 n_req=6921 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2404 bw_util=0.1867
n_activity=16824 dram_eff=0.5185
bk0: 384a 43069i bk1: 384a 42762i bk2: 384a 43885i bk3: 384a 43344i bk4: 344a 43729i bk5: 344a 43149i bk6: 320a 44035i bk7: 320a 43802i bk8: 408a 43214i bk9: 408a 43402i bk10: 448a 43445i bk11: 448a 43185i bk12: 448a 43462i bk13: 448a 43146i bk14: 424a 43359i bk15: 424a 43273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870683
Row_Buffer_Locality_read = 0.915665
Row_Buffer_Locality_write = 0.397671
Bank_Level_Parallism = 3.772063
Bank_Level_Parallism_Col = 3.071968
Bank_Level_Parallism_Ready = 1.524415
write_to_read_ratio_blp_rw_average = 0.413211
GrpLevelPara = 2.173623 

BW Util details:
bwutil = 0.186666 
total_CMD = 46736 
util_bw = 8724 
Wasted_Col = 6072 
Wasted_Row = 1226 
Idle = 30714 

BW Util Bottlenecks: 
RCDc_limit = 2947 
RCDWRc_limit = 1607 
WTRc_limit = 1815 
RTWc_limit = 6486 
CCDLc_limit = 4254 
rwq = 0 
CCDLc_limit_alone = 3362 
WTRc_limit_alone = 1583 
RTWc_limit_alone = 5826 

Commands details: 
total_CMD = 46736 
n_nop = 37126 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2404 
n_act = 895 
n_pre = 879 
n_ref = 0 
n_req = 6921 
total_req = 8724 

Dual Bus Interface Util: 
issued_total_row = 1774 
issued_total_col = 8724 
Row_Bus_Util =  0.037958 
CoL_Bus_Util = 0.186666 
Either_Row_CoL_Bus_Util = 0.205623 
Issued_on_Two_Bus_Simul_Util = 0.019000 
issued_two_Eff = 0.092404 
queue_avg = 3.583704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.5837
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37130 n_act=872 n_pre=856 n_ref_event=0 n_req=6921 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2404 bw_util=0.1867
n_activity=17142 dram_eff=0.5089
bk0: 384a 43440i bk1: 384a 43846i bk2: 384a 43683i bk3: 384a 43439i bk4: 344a 43643i bk5: 344a 43215i bk6: 320a 43732i bk7: 320a 43843i bk8: 408a 42770i bk9: 408a 43298i bk10: 448a 43429i bk11: 448a 43384i bk12: 448a 43295i bk13: 448a 43094i bk14: 424a 43059i bk15: 424a 43372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874007
Row_Buffer_Locality_read = 0.918987
Row_Buffer_Locality_write = 0.400998
Bank_Level_Parallism = 3.692983
Bank_Level_Parallism_Col = 3.032436
Bank_Level_Parallism_Ready = 1.542412
write_to_read_ratio_blp_rw_average = 0.430233
GrpLevelPara = 2.146989 

BW Util details:
bwutil = 0.186666 
total_CMD = 46736 
util_bw = 8724 
Wasted_Col = 6459 
Wasted_Row = 1106 
Idle = 30447 

BW Util Bottlenecks: 
RCDc_limit = 2870 
RCDWRc_limit = 1695 
WTRc_limit = 1461 
RTWc_limit = 7814 
CCDLc_limit = 4442 
rwq = 0 
CCDLc_limit_alone = 3541 
WTRc_limit_alone = 1268 
RTWc_limit_alone = 7106 

Commands details: 
total_CMD = 46736 
n_nop = 37130 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2404 
n_act = 872 
n_pre = 856 
n_ref = 0 
n_req = 6921 
total_req = 8724 

Dual Bus Interface Util: 
issued_total_row = 1728 
issued_total_col = 8724 
Row_Bus_Util =  0.036974 
CoL_Bus_Util = 0.186666 
Either_Row_CoL_Bus_Util = 0.205537 
Issued_on_Two_Bus_Simul_Util = 0.018102 
issued_two_Eff = 0.088070 
queue_avg = 3.551802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5518
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37153 n_act=847 n_pre=831 n_ref_event=0 n_req=6923 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2412 bw_util=0.1868
n_activity=17119 dram_eff=0.5101
bk0: 384a 43580i bk1: 384a 43257i bk2: 384a 43881i bk3: 384a 43208i bk4: 344a 43962i bk5: 344a 43762i bk6: 320a 43368i bk7: 320a 43744i bk8: 408a 43393i bk9: 408a 43696i bk10: 448a 43851i bk11: 448a 43510i bk12: 448a 42829i bk13: 448a 43041i bk14: 424a 43339i bk15: 424a 43713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877654
Row_Buffer_Locality_read = 0.921044
Row_Buffer_Locality_write = 0.422886
Bank_Level_Parallism = 3.645276
Bank_Level_Parallism_Col = 3.045455
Bank_Level_Parallism_Ready = 1.563216
write_to_read_ratio_blp_rw_average = 0.421409
GrpLevelPara = 2.141392 

BW Util details:
bwutil = 0.186837 
total_CMD = 46736 
util_bw = 8732 
Wasted_Col = 6097 
Wasted_Row = 1237 
Idle = 30670 

BW Util Bottlenecks: 
RCDc_limit = 2918 
RCDWRc_limit = 1518 
WTRc_limit = 1370 
RTWc_limit = 6432 
CCDLc_limit = 4142 
rwq = 0 
CCDLc_limit_alone = 3350 
WTRc_limit_alone = 1227 
RTWc_limit_alone = 5783 

Commands details: 
total_CMD = 46736 
n_nop = 37153 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2412 
n_act = 847 
n_pre = 831 
n_ref = 0 
n_req = 6923 
total_req = 8732 

Dual Bus Interface Util: 
issued_total_row = 1678 
issued_total_col = 8732 
Row_Bus_Util =  0.035904 
CoL_Bus_Util = 0.186837 
Either_Row_CoL_Bus_Util = 0.205045 
Issued_on_Two_Bus_Simul_Util = 0.017695 
issued_two_Eff = 0.086299 
queue_avg = 3.704960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70496
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37084 n_act=874 n_pre=858 n_ref_event=0 n_req=6922 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.1868
n_activity=17195 dram_eff=0.5076
bk0: 384a 43390i bk1: 384a 43235i bk2: 384a 43805i bk3: 384a 43508i bk4: 344a 43734i bk5: 344a 44028i bk6: 320a 44069i bk7: 320a 43972i bk8: 408a 43781i bk9: 408a 43291i bk10: 448a 43459i bk11: 448a 43680i bk12: 448a 43232i bk13: 448a 43014i bk14: 424a 43629i bk15: 424a 43822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873736
Row_Buffer_Locality_read = 0.916297
Row_Buffer_Locality_write = 0.426910
Bank_Level_Parallism = 3.514384
Bank_Level_Parallism_Col = 2.861591
Bank_Level_Parallism_Ready = 1.499427
write_to_read_ratio_blp_rw_average = 0.402348
GrpLevelPara = 2.099207 

BW Util details:
bwutil = 0.186751 
total_CMD = 46736 
util_bw = 8728 
Wasted_Col = 6377 
Wasted_Row = 1128 
Idle = 30503 

BW Util Bottlenecks: 
RCDc_limit = 2924 
RCDWRc_limit = 1644 
WTRc_limit = 1699 
RTWc_limit = 6475 
CCDLc_limit = 4427 
rwq = 0 
CCDLc_limit_alone = 3648 
WTRc_limit_alone = 1526 
RTWc_limit_alone = 5869 

Commands details: 
total_CMD = 46736 
n_nop = 37084 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 874 
n_pre = 858 
n_ref = 0 
n_req = 6922 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 1732 
issued_total_col = 8728 
Row_Bus_Util =  0.037059 
CoL_Bus_Util = 0.186751 
Either_Row_CoL_Bus_Util = 0.206522 
Issued_on_Two_Bus_Simul_Util = 0.017289 
issued_two_Eff = 0.083713 
queue_avg = 3.599431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.59943
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37112 n_act=858 n_pre=842 n_ref_event=0 n_req=6922 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.1868
n_activity=16993 dram_eff=0.5136
bk0: 384a 43222i bk1: 384a 43323i bk2: 384a 43435i bk3: 384a 43264i bk4: 344a 43498i bk5: 344a 43718i bk6: 320a 44157i bk7: 320a 43799i bk8: 408a 43279i bk9: 408a 43463i bk10: 448a 43924i bk11: 448a 43584i bk12: 448a 43168i bk13: 448a 43362i bk14: 424a 43656i bk15: 424a 43495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876047
Row_Buffer_Locality_read = 0.918196
Row_Buffer_Locality_write = 0.433555
Bank_Level_Parallism = 3.648306
Bank_Level_Parallism_Col = 2.988039
Bank_Level_Parallism_Ready = 1.508249
write_to_read_ratio_blp_rw_average = 0.415466
GrpLevelPara = 2.181714 

BW Util details:
bwutil = 0.186751 
total_CMD = 46736 
util_bw = 8728 
Wasted_Col = 6181 
Wasted_Row = 1085 
Idle = 30742 

BW Util Bottlenecks: 
RCDc_limit = 2999 
RCDWRc_limit = 1524 
WTRc_limit = 1673 
RTWc_limit = 7087 
CCDLc_limit = 4184 
rwq = 0 
CCDLc_limit_alone = 3274 
WTRc_limit_alone = 1444 
RTWc_limit_alone = 6406 

Commands details: 
total_CMD = 46736 
n_nop = 37112 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 858 
n_pre = 842 
n_ref = 0 
n_req = 6922 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 1700 
issued_total_col = 8728 
Row_Bus_Util =  0.036375 
CoL_Bus_Util = 0.186751 
Either_Row_CoL_Bus_Util = 0.205923 
Issued_on_Two_Bus_Simul_Util = 0.017203 
issued_two_Eff = 0.083541 
queue_avg = 3.565645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56565
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37154 n_act=873 n_pre=857 n_ref_event=0 n_req=6918 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.1864
n_activity=17026 dram_eff=0.5117
bk0: 384a 43303i bk1: 384a 43007i bk2: 384a 43917i bk3: 384a 43228i bk4: 344a 44052i bk5: 344a 43819i bk6: 320a 43894i bk7: 320a 43838i bk8: 408a 42874i bk9: 408a 43348i bk10: 448a 43207i bk11: 448a 43296i bk12: 448a 42962i bk13: 448a 43111i bk14: 424a 43402i bk15: 424a 43727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873807
Row_Buffer_Locality_read = 0.916297
Row_Buffer_Locality_write = 0.424749
Bank_Level_Parallism = 3.728550
Bank_Level_Parallism_Col = 3.074383
Bank_Level_Parallism_Ready = 1.530188
write_to_read_ratio_blp_rw_average = 0.429207
GrpLevelPara = 2.203756 

BW Util details:
bwutil = 0.186409 
total_CMD = 46736 
util_bw = 8712 
Wasted_Col = 6139 
Wasted_Row = 1163 
Idle = 30722 

BW Util Bottlenecks: 
RCDc_limit = 3061 
RCDWRc_limit = 1596 
WTRc_limit = 1339 
RTWc_limit = 7586 
CCDLc_limit = 4234 
rwq = 0 
CCDLc_limit_alone = 3347 
WTRc_limit_alone = 1235 
RTWc_limit_alone = 6803 

Commands details: 
total_CMD = 46736 
n_nop = 37154 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 6918 
total_req = 8712 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 8712 
Row_Bus_Util =  0.037016 
CoL_Bus_Util = 0.186409 
Either_Row_CoL_Bus_Util = 0.205024 
Issued_on_Two_Bus_Simul_Util = 0.018401 
issued_two_Eff = 0.089752 
queue_avg = 3.338433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.33843
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37134 n_act=881 n_pre=865 n_ref_event=0 n_req=6911 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2364 bw_util=0.1858
n_activity=17148 dram_eff=0.5064
bk0: 384a 43529i bk1: 384a 43181i bk2: 384a 43958i bk3: 384a 42905i bk4: 344a 43546i bk5: 344a 43421i bk6: 320a 44239i bk7: 320a 43910i bk8: 408a 43428i bk9: 408a 43518i bk10: 448a 43638i bk11: 448a 42916i bk12: 448a 42776i bk13: 448a 42850i bk14: 424a 43929i bk15: 424a 43679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872522
Row_Buffer_Locality_read = 0.915665
Row_Buffer_Locality_write = 0.411168
Bank_Level_Parallism = 3.673464
Bank_Level_Parallism_Col = 3.014123
Bank_Level_Parallism_Ready = 1.508867
write_to_read_ratio_blp_rw_average = 0.426685
GrpLevelPara = 2.194230 

BW Util details:
bwutil = 0.185810 
total_CMD = 46736 
util_bw = 8684 
Wasted_Col = 6296 
Wasted_Row = 1153 
Idle = 30603 

BW Util Bottlenecks: 
RCDc_limit = 3056 
RCDWRc_limit = 1595 
WTRc_limit = 1589 
RTWc_limit = 7578 
CCDLc_limit = 4114 
rwq = 0 
CCDLc_limit_alone = 3296 
WTRc_limit_alone = 1387 
RTWc_limit_alone = 6962 

Commands details: 
total_CMD = 46736 
n_nop = 37134 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2364 
n_act = 881 
n_pre = 865 
n_ref = 0 
n_req = 6911 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1746 
issued_total_col = 8684 
Row_Bus_Util =  0.037359 
CoL_Bus_Util = 0.185810 
Either_Row_CoL_Bus_Util = 0.205452 
Issued_on_Two_Bus_Simul_Util = 0.017717 
issued_two_Eff = 0.086232 
queue_avg = 3.850822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.85082
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37183 n_act=888 n_pre=872 n_ref_event=0 n_req=6911 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2364 bw_util=0.1858
n_activity=16790 dram_eff=0.5172
bk0: 384a 43222i bk1: 384a 43289i bk2: 384a 44001i bk3: 384a 43095i bk4: 344a 43742i bk5: 344a 43699i bk6: 320a 43734i bk7: 320a 44221i bk8: 408a 43481i bk9: 408a 43178i bk10: 448a 43493i bk11: 448a 43324i bk12: 448a 43290i bk13: 448a 43233i bk14: 424a 43324i bk15: 424a 44259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871509
Row_Buffer_Locality_read = 0.914082
Row_Buffer_Locality_write = 0.416244
Bank_Level_Parallism = 3.678506
Bank_Level_Parallism_Col = 2.957453
Bank_Level_Parallism_Ready = 1.532128
write_to_read_ratio_blp_rw_average = 0.410389
GrpLevelPara = 2.143325 

BW Util details:
bwutil = 0.185810 
total_CMD = 46736 
util_bw = 8684 
Wasted_Col = 6074 
Wasted_Row = 1037 
Idle = 30941 

BW Util Bottlenecks: 
RCDc_limit = 3064 
RCDWRc_limit = 1547 
WTRc_limit = 1426 
RTWc_limit = 6472 
CCDLc_limit = 4446 
rwq = 0 
CCDLc_limit_alone = 3582 
WTRc_limit_alone = 1271 
RTWc_limit_alone = 5763 

Commands details: 
total_CMD = 46736 
n_nop = 37183 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2364 
n_act = 888 
n_pre = 872 
n_ref = 0 
n_req = 6911 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1760 
issued_total_col = 8684 
Row_Bus_Util =  0.037658 
CoL_Bus_Util = 0.185810 
Either_Row_CoL_Bus_Util = 0.204403 
Issued_on_Two_Bus_Simul_Util = 0.019065 
issued_two_Eff = 0.093269 
queue_avg = 3.693577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69358
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37192 n_act=879 n_pre=863 n_ref_event=0 n_req=6908 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2352 bw_util=0.1856
n_activity=17129 dram_eff=0.5063
bk0: 384a 43187i bk1: 384a 43137i bk2: 384a 43482i bk3: 384a 42963i bk4: 344a 43669i bk5: 344a 43341i bk6: 320a 43538i bk7: 320a 43807i bk8: 408a 43442i bk9: 408a 42898i bk10: 448a 43617i bk11: 448a 43333i bk12: 448a 43247i bk13: 448a 43277i bk14: 424a 43849i bk15: 424a 43725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872756
Row_Buffer_Locality_read = 0.916297
Row_Buffer_Locality_write = 0.404762
Bank_Level_Parallism = 3.748801
Bank_Level_Parallism_Col = 3.087950
Bank_Level_Parallism_Ready = 1.571033
write_to_read_ratio_blp_rw_average = 0.436031
GrpLevelPara = 2.200583 

BW Util details:
bwutil = 0.185553 
total_CMD = 46736 
util_bw = 8672 
Wasted_Col = 6191 
Wasted_Row = 1188 
Idle = 30685 

BW Util Bottlenecks: 
RCDc_limit = 3018 
RCDWRc_limit = 1497 
WTRc_limit = 1420 
RTWc_limit = 7026 
CCDLc_limit = 4389 
rwq = 0 
CCDLc_limit_alone = 3542 
WTRc_limit_alone = 1278 
RTWc_limit_alone = 6321 

Commands details: 
total_CMD = 46736 
n_nop = 37192 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2352 
n_act = 879 
n_pre = 863 
n_ref = 0 
n_req = 6908 
total_req = 8672 

Dual Bus Interface Util: 
issued_total_row = 1742 
issued_total_col = 8672 
Row_Bus_Util =  0.037273 
CoL_Bus_Util = 0.185553 
Either_Row_CoL_Bus_Util = 0.204211 
Issued_on_Two_Bus_Simul_Util = 0.018615 
issued_two_Eff = 0.091157 
queue_avg = 3.601207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60121
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37147 n_act=875 n_pre=859 n_ref_event=0 n_req=6908 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2352 bw_util=0.1856
n_activity=16729 dram_eff=0.5184
bk0: 384a 43582i bk1: 384a 43629i bk2: 384a 43820i bk3: 384a 42829i bk4: 344a 43919i bk5: 336a 43462i bk6: 320a 43817i bk7: 320a 43898i bk8: 408a 43852i bk9: 424a 43224i bk10: 448a 43737i bk11: 448a 43625i bk12: 448a 43404i bk13: 448a 43569i bk14: 424a 43906i bk15: 416a 43974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873335
Row_Buffer_Locality_read = 0.916614
Row_Buffer_Locality_write = 0.408163
Bank_Level_Parallism = 3.562492
Bank_Level_Parallism_Col = 2.861387
Bank_Level_Parallism_Ready = 1.499654
write_to_read_ratio_blp_rw_average = 0.399564
GrpLevelPara = 2.077023 

BW Util details:
bwutil = 0.185553 
total_CMD = 46736 
util_bw = 8672 
Wasted_Col = 6140 
Wasted_Row = 1030 
Idle = 30894 

BW Util Bottlenecks: 
RCDc_limit = 2868 
RCDWRc_limit = 1595 
WTRc_limit = 1476 
RTWc_limit = 6029 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 3642 
WTRc_limit_alone = 1360 
RTWc_limit_alone = 5294 

Commands details: 
total_CMD = 46736 
n_nop = 37147 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2352 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 6908 
total_req = 8672 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 8672 
Row_Bus_Util =  0.037102 
CoL_Bus_Util = 0.185553 
Either_Row_CoL_Bus_Util = 0.205174 
Issued_on_Two_Bus_Simul_Util = 0.017481 
issued_two_Eff = 0.085202 
queue_avg = 3.456500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=3.4565
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37192 n_act=878 n_pre=862 n_ref_event=0 n_req=6904 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2336 bw_util=0.1852
n_activity=16543 dram_eff=0.5232
bk0: 384a 43406i bk1: 384a 43741i bk2: 384a 43487i bk3: 384a 43397i bk4: 344a 42923i bk5: 336a 43470i bk6: 320a 44159i bk7: 320a 43523i bk8: 408a 43033i bk9: 424a 43277i bk10: 448a 43256i bk11: 448a 43394i bk12: 448a 43021i bk13: 448a 43569i bk14: 424a 43621i bk15: 416a 43728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872827
Row_Buffer_Locality_read = 0.913766
Row_Buffer_Locality_write = 0.429795
Bank_Level_Parallism = 3.786965
Bank_Level_Parallism_Col = 3.069712
Bank_Level_Parallism_Ready = 1.586067
write_to_read_ratio_blp_rw_average = 0.416005
GrpLevelPara = 2.173667 

BW Util details:
bwutil = 0.185211 
total_CMD = 46736 
util_bw = 8656 
Wasted_Col = 6130 
Wasted_Row = 972 
Idle = 30978 

BW Util Bottlenecks: 
RCDc_limit = 3094 
RCDWRc_limit = 1570 
WTRc_limit = 1380 
RTWc_limit = 7033 
CCDLc_limit = 4552 
rwq = 0 
CCDLc_limit_alone = 3509 
WTRc_limit_alone = 1198 
RTWc_limit_alone = 6172 

Commands details: 
total_CMD = 46736 
n_nop = 37192 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2336 
n_act = 878 
n_pre = 862 
n_ref = 0 
n_req = 6904 
total_req = 8656 

Dual Bus Interface Util: 
issued_total_row = 1740 
issued_total_col = 8656 
Row_Bus_Util =  0.037230 
CoL_Bus_Util = 0.185211 
Either_Row_CoL_Bus_Util = 0.204211 
Issued_on_Two_Bus_Simul_Util = 0.018230 
issued_two_Eff = 0.089271 
queue_avg = 3.663557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.66356
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37209 n_act=884 n_pre=868 n_ref_event=0 n_req=6910 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.1857
n_activity=16865 dram_eff=0.5147
bk0: 384a 43629i bk1: 384a 43293i bk2: 384a 43592i bk3: 384a 42986i bk4: 344a 43646i bk5: 336a 43623i bk6: 320a 43780i bk7: 320a 43484i bk8: 408a 43059i bk9: 424a 42862i bk10: 448a 43017i bk11: 448a 43183i bk12: 448a 43066i bk13: 448a 43429i bk14: 424a 43859i bk15: 416a 44119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872069
Row_Buffer_Locality_read = 0.914557
Row_Buffer_Locality_write = 0.416949
Bank_Level_Parallism = 3.785629
Bank_Level_Parallism_Col = 3.064060
Bank_Level_Parallism_Ready = 1.574770
write_to_read_ratio_blp_rw_average = 0.415716
GrpLevelPara = 2.186160 

BW Util details:
bwutil = 0.185724 
total_CMD = 46736 
util_bw = 8680 
Wasted_Col = 6205 
Wasted_Row = 980 
Idle = 30871 

BW Util Bottlenecks: 
RCDc_limit = 3087 
RCDWRc_limit = 1451 
WTRc_limit = 1528 
RTWc_limit = 6905 
CCDLc_limit = 4355 
rwq = 0 
CCDLc_limit_alone = 3428 
WTRc_limit_alone = 1346 
RTWc_limit_alone = 6160 

Commands details: 
total_CMD = 46736 
n_nop = 37209 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 884 
n_pre = 868 
n_ref = 0 
n_req = 6910 
total_req = 8680 

Dual Bus Interface Util: 
issued_total_row = 1752 
issued_total_col = 8680 
Row_Bus_Util =  0.037487 
CoL_Bus_Util = 0.185724 
Either_Row_CoL_Bus_Util = 0.203847 
Issued_on_Two_Bus_Simul_Util = 0.019364 
issued_two_Eff = 0.094993 
queue_avg = 3.949889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.94989
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37223 n_act=851 n_pre=835 n_ref_event=0 n_req=6908 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2352 bw_util=0.1856
n_activity=16556 dram_eff=0.5238
bk0: 384a 43401i bk1: 384a 43385i bk2: 384a 43639i bk3: 384a 43257i bk4: 344a 43822i bk5: 336a 43730i bk6: 320a 43674i bk7: 320a 43779i bk8: 408a 43444i bk9: 424a 43183i bk10: 448a 42834i bk11: 448a 43252i bk12: 448a 43269i bk13: 448a 43721i bk14: 424a 43912i bk15: 416a 44037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876809
Row_Buffer_Locality_read = 0.915981
Row_Buffer_Locality_write = 0.455782
Bank_Level_Parallism = 3.736232
Bank_Level_Parallism_Col = 3.030600
Bank_Level_Parallism_Ready = 1.557080
write_to_read_ratio_blp_rw_average = 0.409735
GrpLevelPara = 2.136664 

BW Util details:
bwutil = 0.185553 
total_CMD = 46736 
util_bw = 8672 
Wasted_Col = 5937 
Wasted_Row = 1007 
Idle = 31120 

BW Util Bottlenecks: 
RCDc_limit = 2876 
RCDWRc_limit = 1321 
WTRc_limit = 1466 
RTWc_limit = 5994 
CCDLc_limit = 4328 
rwq = 0 
CCDLc_limit_alone = 3506 
WTRc_limit_alone = 1268 
RTWc_limit_alone = 5370 

Commands details: 
total_CMD = 46736 
n_nop = 37223 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2352 
n_act = 851 
n_pre = 835 
n_ref = 0 
n_req = 6908 
total_req = 8672 

Dual Bus Interface Util: 
issued_total_row = 1686 
issued_total_col = 8672 
Row_Bus_Util =  0.036075 
CoL_Bus_Util = 0.185553 
Either_Row_CoL_Bus_Util = 0.203548 
Issued_on_Two_Bus_Simul_Util = 0.018080 
issued_two_Eff = 0.088826 
queue_avg = 3.812436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81244
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37187 n_act=885 n_pre=869 n_ref_event=0 n_req=6909 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.1856
n_activity=16881 dram_eff=0.514
bk0: 384a 43190i bk1: 384a 42627i bk2: 384a 43917i bk3: 384a 43074i bk4: 344a 43259i bk5: 336a 43901i bk6: 320a 43591i bk7: 320a 43578i bk8: 408a 43472i bk9: 424a 43023i bk10: 448a 43421i bk11: 448a 43124i bk12: 448a 43236i bk13: 448a 42973i bk14: 424a 43496i bk15: 416a 44282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871906
Row_Buffer_Locality_read = 0.915348
Row_Buffer_Locality_write = 0.405773
Bank_Level_Parallism = 3.791092
Bank_Level_Parallism_Col = 3.080396
Bank_Level_Parallism_Ready = 1.599355
write_to_read_ratio_blp_rw_average = 0.420167
GrpLevelPara = 2.196779 

BW Util details:
bwutil = 0.185638 
total_CMD = 46736 
util_bw = 8676 
Wasted_Col = 6271 
Wasted_Row = 1017 
Idle = 30772 

BW Util Bottlenecks: 
RCDc_limit = 3017 
RCDWRc_limit = 1587 
WTRc_limit = 1505 
RTWc_limit = 7102 
CCDLc_limit = 4442 
rwq = 0 
CCDLc_limit_alone = 3619 
WTRc_limit_alone = 1356 
RTWc_limit_alone = 6428 

Commands details: 
total_CMD = 46736 
n_nop = 37187 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 885 
n_pre = 869 
n_ref = 0 
n_req = 6909 
total_req = 8676 

Dual Bus Interface Util: 
issued_total_row = 1754 
issued_total_col = 8676 
Row_Bus_Util =  0.037530 
CoL_Bus_Util = 0.185638 
Either_Row_CoL_Bus_Util = 0.204318 
Issued_on_Two_Bus_Simul_Util = 0.018851 
issued_two_Eff = 0.092261 
queue_avg = 4.113767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.11377
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37182 n_act=909 n_pre=893 n_ref_event=0 n_req=6915 n_rd=6320 n_rd_L2_A=0 n_write=0 n_wr_bk=2380 bw_util=0.1862
n_activity=16916 dram_eff=0.5143
bk0: 384a 42963i bk1: 384a 43006i bk2: 384a 43585i bk3: 384a 43543i bk4: 344a 43896i bk5: 336a 43347i bk6: 320a 43183i bk7: 320a 43205i bk8: 408a 43405i bk9: 424a 42881i bk10: 448a 42936i bk11: 448a 43077i bk12: 448a 43243i bk13: 448a 42762i bk14: 424a 43688i bk15: 416a 43698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868547
Row_Buffer_Locality_read = 0.913608
Row_Buffer_Locality_write = 0.389916
Bank_Level_Parallism = 3.902551
Bank_Level_Parallism_Col = 3.168875
Bank_Level_Parallism_Ready = 1.580920
write_to_read_ratio_blp_rw_average = 0.427112
GrpLevelPara = 2.217482 

BW Util details:
bwutil = 0.186152 
total_CMD = 46736 
util_bw = 8700 
Wasted_Col = 6198 
Wasted_Row = 1059 
Idle = 30779 

BW Util Bottlenecks: 
RCDc_limit = 3150 
RCDWRc_limit = 1557 
WTRc_limit = 1641 
RTWc_limit = 7610 
CCDLc_limit = 4495 
rwq = 0 
CCDLc_limit_alone = 3440 
WTRc_limit_alone = 1453 
RTWc_limit_alone = 6743 

Commands details: 
total_CMD = 46736 
n_nop = 37182 
Read = 6320 
Write = 0 
L2_Alloc = 0 
L2_WB = 2380 
n_act = 909 
n_pre = 893 
n_ref = 0 
n_req = 6915 
total_req = 8700 

Dual Bus Interface Util: 
issued_total_row = 1802 
issued_total_col = 8700 
Row_Bus_Util =  0.038557 
CoL_Bus_Util = 0.186152 
Either_Row_CoL_Bus_Util = 0.204425 
Issued_on_Two_Bus_Simul_Util = 0.020284 
issued_two_Eff = 0.099225 
queue_avg = 4.160711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16071
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37181 n_act=887 n_pre=871 n_ref_event=0 n_req=6905 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2372 bw_util=0.1858
n_activity=16809 dram_eff=0.5166
bk0: 384a 43546i bk1: 384a 43072i bk2: 384a 43494i bk3: 384a 43312i bk4: 344a 43705i bk5: 336a 43323i bk6: 320a 43513i bk7: 320a 44282i bk8: 408a 43508i bk9: 424a 43162i bk10: 448a 43288i bk11: 448a 42988i bk12: 448a 42862i bk13: 448a 43625i bk14: 424a 43285i bk15: 408a 44118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871542
Row_Buffer_Locality_read = 0.914132
Row_Buffer_Locality_write = 0.418212
Bank_Level_Parallism = 3.748066
Bank_Level_Parallism_Col = 3.066203
Bank_Level_Parallism_Ready = 1.597305
write_to_read_ratio_blp_rw_average = 0.427106
GrpLevelPara = 2.177860 

BW Util details:
bwutil = 0.185810 
total_CMD = 46736 
util_bw = 8684 
Wasted_Col = 6080 
Wasted_Row = 1137 
Idle = 30835 

BW Util Bottlenecks: 
RCDc_limit = 2915 
RCDWRc_limit = 1510 
WTRc_limit = 1435 
RTWc_limit = 6317 
CCDLc_limit = 4241 
rwq = 0 
CCDLc_limit_alone = 3368 
WTRc_limit_alone = 1258 
RTWc_limit_alone = 5621 

Commands details: 
total_CMD = 46736 
n_nop = 37181 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2372 
n_act = 887 
n_pre = 871 
n_ref = 0 
n_req = 6905 
total_req = 8684 

Dual Bus Interface Util: 
issued_total_row = 1758 
issued_total_col = 8684 
Row_Bus_Util =  0.037616 
CoL_Bus_Util = 0.185810 
Either_Row_CoL_Bus_Util = 0.204446 
Issued_on_Two_Bus_Simul_Util = 0.018979 
issued_two_Eff = 0.092831 
queue_avg = 3.940859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.94086
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37167 n_act=889 n_pre=873 n_ref_event=0 n_req=6902 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.1856
n_activity=17074 dram_eff=0.5079
bk0: 384a 43881i bk1: 384a 42676i bk2: 384a 43877i bk3: 384a 43571i bk4: 344a 43572i bk5: 336a 43158i bk6: 320a 43929i bk7: 320a 43565i bk8: 408a 43286i bk9: 424a 43228i bk10: 448a 42772i bk11: 448a 42865i bk12: 448a 43318i bk13: 448a 43768i bk14: 424a 43504i bk15: 408a 43934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871197
Row_Buffer_Locality_read = 0.915558
Row_Buffer_Locality_write = 0.396610
Bank_Level_Parallism = 3.704388
Bank_Level_Parallism_Col = 3.035043
Bank_Level_Parallism_Ready = 1.591674
write_to_read_ratio_blp_rw_average = 0.419589
GrpLevelPara = 2.153649 

BW Util details:
bwutil = 0.185553 
total_CMD = 46736 
util_bw = 8672 
Wasted_Col = 6271 
Wasted_Row = 1193 
Idle = 30600 

BW Util Bottlenecks: 
RCDc_limit = 2979 
RCDWRc_limit = 1599 
WTRc_limit = 1567 
RTWc_limit = 6835 
CCDLc_limit = 4313 
rwq = 0 
CCDLc_limit_alone = 3488 
WTRc_limit_alone = 1376 
RTWc_limit_alone = 6201 

Commands details: 
total_CMD = 46736 
n_nop = 37167 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 889 
n_pre = 873 
n_ref = 0 
n_req = 6902 
total_req = 8672 

Dual Bus Interface Util: 
issued_total_row = 1762 
issued_total_col = 8672 
Row_Bus_Util =  0.037701 
CoL_Bus_Util = 0.185553 
Either_Row_CoL_Bus_Util = 0.204746 
Issued_on_Two_Bus_Simul_Util = 0.018508 
issued_two_Eff = 0.090396 
queue_avg = 3.743132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74313
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37198 n_act=867 n_pre=851 n_ref_event=0 n_req=6901 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.1855
n_activity=16793 dram_eff=0.5162
bk0: 384a 43501i bk1: 384a 43394i bk2: 384a 43317i bk3: 384a 43516i bk4: 344a 43892i bk5: 336a 43348i bk6: 320a 43661i bk7: 320a 43496i bk8: 408a 43599i bk9: 424a 43592i bk10: 448a 43443i bk11: 448a 43375i bk12: 448a 43028i bk13: 448a 43304i bk14: 424a 43517i bk15: 408a 44017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874366
Row_Buffer_Locality_read = 0.916825
Row_Buffer_Locality_write = 0.419355
Bank_Level_Parallism = 3.681117
Bank_Level_Parallism_Col = 3.042697
Bank_Level_Parallism_Ready = 1.595178
write_to_read_ratio_blp_rw_average = 0.421085
GrpLevelPara = 2.170512 

BW Util details:
bwutil = 0.185467 
total_CMD = 46736 
util_bw = 8668 
Wasted_Col = 5973 
Wasted_Row = 1299 
Idle = 30796 

BW Util Bottlenecks: 
RCDc_limit = 2914 
RCDWRc_limit = 1480 
WTRc_limit = 1471 
RTWc_limit = 5965 
CCDLc_limit = 4030 
rwq = 0 
CCDLc_limit_alone = 3237 
WTRc_limit_alone = 1332 
RTWc_limit_alone = 5311 

Commands details: 
total_CMD = 46736 
n_nop = 37198 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 867 
n_pre = 851 
n_ref = 0 
n_req = 6901 
total_req = 8668 

Dual Bus Interface Util: 
issued_total_row = 1718 
issued_total_col = 8668 
Row_Bus_Util =  0.036760 
CoL_Bus_Util = 0.185467 
Either_Row_CoL_Bus_Util = 0.204083 
Issued_on_Two_Bus_Simul_Util = 0.018144 
issued_two_Eff = 0.088908 
queue_avg = 3.890192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89019
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37149 n_act=876 n_pre=860 n_ref_event=0 n_req=6908 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2384 bw_util=0.1861
n_activity=17123 dram_eff=0.5079
bk0: 384a 43685i bk1: 384a 42843i bk2: 384a 43628i bk3: 384a 43579i bk4: 344a 43477i bk5: 336a 43028i bk6: 320a 44076i bk7: 320a 43151i bk8: 408a 43375i bk9: 424a 43125i bk10: 448a 43716i bk11: 448a 43146i bk12: 448a 43002i bk13: 448a 43116i bk14: 424a 43415i bk15: 408a 43547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873191
Row_Buffer_Locality_read = 0.918409
Row_Buffer_Locality_write = 0.394295
Bank_Level_Parallism = 3.764323
Bank_Level_Parallism_Col = 3.105933
Bank_Level_Parallism_Ready = 1.578082
write_to_read_ratio_blp_rw_average = 0.429867
GrpLevelPara = 2.180981 

BW Util details:
bwutil = 0.186066 
total_CMD = 46736 
util_bw = 8696 
Wasted_Col = 6184 
Wasted_Row = 1265 
Idle = 30591 

BW Util Bottlenecks: 
RCDc_limit = 2892 
RCDWRc_limit = 1624 
WTRc_limit = 1440 
RTWc_limit = 7042 
CCDLc_limit = 4453 
rwq = 0 
CCDLc_limit_alone = 3442 
WTRc_limit_alone = 1240 
RTWc_limit_alone = 6231 

Commands details: 
total_CMD = 46736 
n_nop = 37149 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2384 
n_act = 876 
n_pre = 860 
n_ref = 0 
n_req = 6908 
total_req = 8696 

Dual Bus Interface Util: 
issued_total_row = 1736 
issued_total_col = 8696 
Row_Bus_Util =  0.037145 
CoL_Bus_Util = 0.186066 
Either_Row_CoL_Bus_Util = 0.205131 
Issued_on_Two_Bus_Simul_Util = 0.018080 
issued_two_Eff = 0.088140 
queue_avg = 4.197856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19786
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37193 n_act=856 n_pre=840 n_ref_event=0 n_req=6910 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.1862
n_activity=17086 dram_eff=0.5094
bk0: 384a 43785i bk1: 384a 43182i bk2: 384a 44047i bk3: 384a 44106i bk4: 344a 43335i bk5: 336a 43379i bk6: 320a 43859i bk7: 320a 43756i bk8: 408a 43898i bk9: 424a 43314i bk10: 448a 43154i bk11: 448a 43525i bk12: 448a 43481i bk13: 448a 43045i bk14: 424a 43135i bk15: 408a 43554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876122
Row_Buffer_Locality_read = 0.917934
Row_Buffer_Locality_write = 0.434783
Bank_Level_Parallism = 3.618487
Bank_Level_Parallism_Col = 2.913976
Bank_Level_Parallism_Ready = 1.574104
write_to_read_ratio_blp_rw_average = 0.421346
GrpLevelPara = 2.128304 

BW Util details:
bwutil = 0.186238 
total_CMD = 46736 
util_bw = 8704 
Wasted_Col = 6408 
Wasted_Row = 953 
Idle = 30671 

BW Util Bottlenecks: 
RCDc_limit = 2935 
RCDWRc_limit = 1431 
WTRc_limit = 1267 
RTWc_limit = 6890 
CCDLc_limit = 4478 
rwq = 0 
CCDLc_limit_alone = 3670 
WTRc_limit_alone = 1143 
RTWc_limit_alone = 6206 

Commands details: 
total_CMD = 46736 
n_nop = 37193 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 856 
n_pre = 840 
n_ref = 0 
n_req = 6910 
total_req = 8704 

Dual Bus Interface Util: 
issued_total_row = 1696 
issued_total_col = 8704 
Row_Bus_Util =  0.036289 
CoL_Bus_Util = 0.186238 
Either_Row_CoL_Bus_Util = 0.204189 
Issued_on_Two_Bus_Simul_Util = 0.018337 
issued_two_Eff = 0.089804 
queue_avg = 4.043992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04399
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37158 n_act=852 n_pre=836 n_ref_event=0 n_req=6914 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2408 bw_util=0.1866
n_activity=17186 dram_eff=0.5074
bk0: 384a 43308i bk1: 384a 43015i bk2: 384a 43432i bk3: 384a 43309i bk4: 344a 43338i bk5: 336a 43267i bk6: 320a 43858i bk7: 320a 44066i bk8: 408a 43539i bk9: 424a 42877i bk10: 448a 43144i bk11: 448a 43009i bk12: 448a 43276i bk13: 448a 43452i bk14: 424a 43388i bk15: 408a 43820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876772
Row_Buffer_Locality_read = 0.917934
Row_Buffer_Locality_write = 0.445183
Bank_Level_Parallism = 3.737017
Bank_Level_Parallism_Col = 3.147814
Bank_Level_Parallism_Ready = 1.693349
write_to_read_ratio_blp_rw_average = 0.413734
GrpLevelPara = 2.200949 

BW Util details:
bwutil = 0.186580 
total_CMD = 46736 
util_bw = 8720 
Wasted_Col = 6146 
Wasted_Row = 1348 
Idle = 30522 

BW Util Bottlenecks: 
RCDc_limit = 2998 
RCDWRc_limit = 1501 
WTRc_limit = 1674 
RTWc_limit = 6603 
CCDLc_limit = 4522 
rwq = 0 
CCDLc_limit_alone = 3470 
WTRc_limit_alone = 1434 
RTWc_limit_alone = 5791 

Commands details: 
total_CMD = 46736 
n_nop = 37158 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2408 
n_act = 852 
n_pre = 836 
n_ref = 0 
n_req = 6914 
total_req = 8720 

Dual Bus Interface Util: 
issued_total_row = 1688 
issued_total_col = 8720 
Row_Bus_Util =  0.036118 
CoL_Bus_Util = 0.186580 
Either_Row_CoL_Bus_Util = 0.204938 
Issued_on_Two_Bus_Simul_Util = 0.017759 
issued_two_Eff = 0.086657 
queue_avg = 4.464802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4648
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46736 n_nop=37198 n_act=867 n_pre=851 n_ref_event=0 n_req=6910 n_rd=6312 n_rd_L2_A=0 n_write=0 n_wr_bk=2392 bw_util=0.1862
n_activity=16787 dram_eff=0.5185
bk0: 384a 43274i bk1: 384a 42767i bk2: 384a 43292i bk3: 384a 43783i bk4: 344a 43525i bk5: 336a 43470i bk6: 320a 43573i bk7: 320a 43771i bk8: 408a 43135i bk9: 424a 43708i bk10: 448a 43566i bk11: 448a 43473i bk12: 448a 42691i bk13: 448a 43579i bk14: 424a 43424i bk15: 408a 43555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874530
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = 0.429766
Bank_Level_Parallism = 3.777498
Bank_Level_Parallism_Col = 3.089122
Bank_Level_Parallism_Ready = 1.579044
write_to_read_ratio_blp_rw_average = 0.415798
GrpLevelPara = 2.157027 

BW Util details:
bwutil = 0.186238 
total_CMD = 46736 
util_bw = 8704 
Wasted_Col = 6195 
Wasted_Row = 1011 
Idle = 30826 

BW Util Bottlenecks: 
RCDc_limit = 2919 
RCDWRc_limit = 1461 
WTRc_limit = 1779 
RTWc_limit = 6485 
CCDLc_limit = 4509 
rwq = 0 
CCDLc_limit_alone = 3574 
WTRc_limit_alone = 1519 
RTWc_limit_alone = 5810 

Commands details: 
total_CMD = 46736 
n_nop = 37198 
Read = 6312 
Write = 0 
L2_Alloc = 0 
L2_WB = 2392 
n_act = 867 
n_pre = 851 
n_ref = 0 
n_req = 6910 
total_req = 8704 

Dual Bus Interface Util: 
issued_total_row = 1718 
issued_total_col = 8704 
Row_Bus_Util =  0.036760 
CoL_Bus_Util = 0.186238 
Either_Row_CoL_Bus_Util = 0.204083 
Issued_on_Two_Bus_Simul_Util = 0.018915 
issued_two_Eff = 0.092682 
queue_avg = 4.026596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0266

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6351, Miss = 6086, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6329, Miss = 6087, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6346, Miss = 6087, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6337, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6331, Miss = 6089, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6348, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6337, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6332, Miss = 6089, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6347, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6336, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6332, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6347, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6335, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6353, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6334, Miss = 6089, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6349, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6335, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6351, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6331, Miss = 6088, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6333, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6350, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6335, Miss = 6089, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6351, Miss = 6089, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6332, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6352, Miss = 6088, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6333, Miss = 6088, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6351, Miss = 6088, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 6322, Miss = 6078, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 6348, Miss = 6086, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 6323, Miss = 6077, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6349, Miss = 6085, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 6321, Miss = 6076, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6348, Miss = 6084, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6318, Miss = 6075, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6343, Miss = 6083, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6321, Miss = 6074, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6347, Miss = 6082, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6317, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6345, Miss = 6080, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6434, Miss = 6064, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6339, Miss = 6080, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6320, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6344, Miss = 6081, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6316, Miss = 6072, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6338, Miss = 6082, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6323, Miss = 6073, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 6335, Miss = 6084, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 6331, Miss = 6074, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6340, Miss = 6084, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 6327, Miss = 6076, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6335, Miss = 6086, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 6333, Miss = 6076, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 405760
L2_total_cache_misses = 389392
L2_total_cache_miss_rate = 0.9597
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 151638
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 146646
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 218552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=405760
icnt_total_pkts_simt_to_mem=405760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 405760
Req_Network_cycles = 62243
Req_Network_injected_packets_per_cycle =       6.5190 
Req_Network_conflicts_per_cycle =       3.0050
Req_Network_conflicts_per_cycle_util =       7.0824
Req_Bank_Level_Parallism =      15.3645
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9563
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1019

Reply_Network_injected_packets_num = 405760
Reply_Network_cycles = 62243
Reply_Network_injected_packets_per_cycle =        6.5190
Reply_Network_conflicts_per_cycle =        2.2496
Reply_Network_conflicts_per_cycle_util =       5.2549
Reply_Bank_Level_Parallism =      15.2278
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1592
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0815
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 37 sec (217 sec)
gpgpu_simulation_rate = 146242 (inst/sec)
gpgpu_simulation_rate = 286 (cycle/sec)
gpgpu_silicon_slowdown = 3958041x
