Analysis & Synthesis report for filtref
Tue Jul 30 12:32:38 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |filtref|state_m:inst1|filter
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: state_m:inst1
 13. Parameter Settings for User Entity Instance: acc:inst3|accum:inst_1|lpm_add_sub:lpm_add_sub_component
 14. Parameter Settings for User Entity Instance: mult:inst6|lpm_mult:lpm_mult_component
 15. lpm_mult Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "acc:inst3|accum:inst_1"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jul 30 12:32:38 2019           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; filtref                                         ;
; Top-level Entity Name           ; filtref                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 58                                              ;
; Total pins                      ; 22                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5csema4u23c6       ;                    ;
; Top-level entity name                                                           ; filtref            ; filtref            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; On                 ; Auto               ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Optimization Technique                                                          ; Area               ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Auto Shift Register Replacement                                                 ; Always             ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Always             ; Auto               ;
; Allow Any RAM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; mult.v                           ; yes             ; User Wizard-Generated File         ; C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v             ;         ;
; accum.v                          ; yes             ; User Wizard-Generated File         ; C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/accum.v            ;         ;
; filtref.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/filtref.bdf        ;         ;
; hvalues.v                        ; yes             ; User Verilog HDL File              ; C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/hvalues.v          ;         ;
; taps.v                           ; yes             ; User Verilog HDL File              ; C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/taps.v             ;         ;
; state_m.v                        ; yes             ; User Verilog HDL File              ; C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/state_m.v          ;         ;
; acc.v                            ; yes             ; User Verilog HDL File              ; C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/acc.v              ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                 ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/addcore.inc                                     ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/look_add.inc                                    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                                    ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                                    ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                         ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                  ;         ;
; db/add_sub_2me.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/db/add_sub_2me.tdf ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                    ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.inc                                    ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf                                    ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/csa_add.inc                                     ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.inc                                    ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/muleabz.inc                                     ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/mul_lfrg.inc                                    ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/mul_boothc.inc                                  ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                              ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/dffpipe.inc                                     ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf                                    ;         ;
; db/add_sub_94h.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/db/add_sub_94h.tdf ;         ;
; db/add_sub_h5h.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/db/add_sub_h5h.tdf ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.tdf                                    ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 38        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 50        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 8         ;
;     -- 5 input functions                    ; 0         ;
;     -- 4 input functions                    ; 5         ;
;     -- <=3 input functions                  ; 37        ;
;                                             ;           ;
; Dedicated logic registers                   ; 58        ;
;                                             ;           ;
; I/O pins                                    ; 22        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 50        ;
; Total fan-out                               ; 403       ;
; Average fan-out                             ; 2.65      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Entity Name ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+
; |filtref                                       ; 50 (0)              ; 58 (9)                    ; 0                 ; 0          ; 22   ; 0            ; |filtref                                                                                                                           ; filtref     ; work         ;
;    |acc:inst3|                                 ; 12 (0)              ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |filtref|acc:inst3                                                                                                                 ; acc         ; work         ;
;       |accum:inst_1|                           ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtref|acc:inst3|accum:inst_1                                                                                                    ; accum       ; work         ;
;          |lpm_add_sub:lpm_add_sub_component|   ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtref|acc:inst3|accum:inst_1|lpm_add_sub:lpm_add_sub_component                                                                  ; lpm_add_sub ; work         ;
;             |add_sub_2me:auto_generated|       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtref|acc:inst3|accum:inst_1|lpm_add_sub:lpm_add_sub_component|add_sub_2me:auto_generated                                       ; add_sub_2me ; work         ;
;    |mult:inst6|                                ; 34 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtref|mult:inst6                                                                                                                ; mult        ; work         ;
;       |lpm_mult:lpm_mult_component|            ; 34 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtref|mult:inst6|lpm_mult:lpm_mult_component                                                                                    ; lpm_mult    ; work         ;
;          |multcore:mult_core|                  ; 34 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtref|mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core                                                                 ; multcore    ; work         ;
;             |mpar_add:padder|                  ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtref|mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder                                                 ; mpar_add    ; work         ;
;                |lpm_add_sub:adder[0]|          ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtref|mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub ; work         ;
;                   |add_sub_94h:auto_generated| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtref|mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_94h:auto_generated ; add_sub_94h ; work         ;
;    |state_m:inst1|                             ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |filtref|state_m:inst1                                                                                                             ; state_m     ; work         ;
;    |taps:inst|                                 ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |filtref|taps:inst                                                                                                                 ; taps        ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |filtref|state_m:inst1|filter                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; filter.tap3 ; filter.tap2 ; filter.tap1 ; filter.idle ; filter.tap4 ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; filter.idle ; 0           ; 0           ; 0           ; 0           ; 0           ;
; filter.tap1 ; 0           ; 0           ; 1           ; 1           ; 0           ;
; filter.tap2 ; 0           ; 1           ; 0           ; 1           ; 0           ;
; filter.tap3 ; 1           ; 0           ; 0           ; 1           ; 0           ;
; filter.tap4 ; 0           ; 0           ; 0           ; 1           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state_m:inst1|filter~5                ; Lost fanout        ;
; state_m:inst1|filter~6                ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 58    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 37    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |filtref|taps:inst|Mux7    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: state_m:inst1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; idle           ; 0     ; Signed Integer                    ;
; tap1           ; 1     ; Signed Integer                    ;
; tap2           ; 2     ; Signed Integer                    ;
; tap3           ; 3     ; Signed Integer                    ;
; tap4           ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: acc:inst3|accum:inst_1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_2me ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mult:inst6|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+------------------------+
; Parameter Name                                 ; Value     ; Type                   ;
+------------------------------------------------+-----------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer         ;
; LPM_WIDTHB                                     ; 3         ; Signed Integer         ;
; LPM_WIDTHP                                     ; 11        ; Signed Integer         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer         ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                ;
; LPM_PIPELINE                                   ; 0         ; Untyped                ;
; LATENCY                                        ; 0         ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                ;
; USE_EAB                                        ; OFF       ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                ;
+------------------------------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 1                                      ;
; Entity Instance                       ; mult:inst6|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                      ;
;     -- LPM_WIDTHB                     ; 3                                      ;
;     -- LPM_WIDTHP                     ; 11                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "acc:inst3|accum:inst_1" ;
+-----------+-------+----------+---------------------+
; Port      ; Type  ; Severity ; Details             ;
+-----------+-------+----------+---------------------+
; dataa[11] ; Input ; Info     ; Stuck at GND        ;
+-----------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 58                          ;
;     CLR               ; 5                           ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 32                          ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 50                          ;
;     arith             ; 12                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 11                          ;
;     normal            ; 28                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 5                           ;
;         6 data inputs ; 8                           ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 6                           ;
; boundary_port         ; 22                          ;
;                       ;                             ;
; Max LUT depth         ; 5.70                        ;
; Average LUT depth     ; 3.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Tue Jul 30 12:32:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off filtref -c filtref
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file accum.v
    Info (12023): Found entity 1: accum File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/accum.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file filtref.bdf
    Info (12023): Found entity 1: filtref
Info (12021): Found 1 design units, including 1 entities, in source file hvalues.v
    Info (12023): Found entity 1: hvalues File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/hvalues.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file taps.v
    Info (12023): Found entity 1: taps File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/taps.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file state_m.v
    Info (12023): Found entity 1: state_m File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/state_m.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file acc.v
    Info (12023): Found entity 1: acc File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/acc.v Line: 24
Info (12127): Elaborating entity "filtref" for the top level hierarchy
Info (12128): Elaborating entity "state_m" for hierarchy "state_m:inst1"
Info (12128): Elaborating entity "acc" for hierarchy "acc:inst3"
Info (12128): Elaborating entity "accum" for hierarchy "acc:inst3|accum:inst_1" File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/acc.v Line: 69
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "acc:inst3|accum:inst_1|lpm_add_sub:lpm_add_sub_component" File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/accum.v Line: 62
Info (12130): Elaborated megafunction instantiation "acc:inst3|accum:inst_1|lpm_add_sub:lpm_add_sub_component" File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/accum.v Line: 62
Info (12133): Instantiated megafunction "acc:inst3|accum:inst_1|lpm_add_sub:lpm_add_sub_component" with the following parameter: File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/accum.v Line: 62
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2me.tdf
    Info (12023): Found entity 1: add_sub_2me File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/db/add_sub_2me.tdf Line: 22
Info (12128): Elaborating entity "add_sub_2me" for hierarchy "acc:inst3|accum:inst_1|lpm_add_sub:lpm_add_sub_component|add_sub_2me:auto_generated" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "mult" for hierarchy "mult:inst6"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mult:inst6|lpm_mult:lpm_mult_component" File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v Line: 55
Info (12130): Elaborated megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component" File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v Line: 55
Info (12133): Instantiated megafunction "mult:inst6|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v Line: 55
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "3"
    Info (12134): Parameter "lpm_widthp" = "11"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12128): Elaborating entity "multcore" for hierarchy "mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 323
Info (12131): Elaborated megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core", which is child of megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 323
Info (12128): Elaborating entity "mpar_add" for hierarchy "mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 282
Info (12131): Elaborated megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 282
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_94h.tdf
    Info (12023): Found entity 1: add_sub_94h File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/db/add_sub_94h.tdf Line: 22
Info (12128): Elaborating entity "add_sub_94h" for hierarchy "mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_94h:auto_generated" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "mpar_add" for hierarchy "mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h5h.tdf
    Info (12023): Found entity 1: add_sub_h5h File: C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/db/add_sub_h5h.tdf Line: 22
Info (12128): Elaborating entity "add_sub_h5h" for hierarchy "mult:inst6|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_h5h:auto_generated" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "altshift" for hierarchy "mult:inst6|lpm_mult:lpm_mult_component|altshift:external_latency_ffs" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12131): Elaborated megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component|altshift:external_latency_ffs", which is child of megafunction instantiation "mult:inst6|lpm_mult:lpm_mult_component" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12128): Elaborating entity "taps" for hierarchy "taps:inst"
Info (12128): Elaborating entity "hvalues" for hierarchy "hvalues:inst2"
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "area" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 116 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 94 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Tue Jul 30 12:32:38 2019
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:32


