// Seed: 2880512785
module module_0 (
    output supply1 id_0,
    output tri0 id_1
    , id_14,
    input wand id_2,
    output supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    input tri1 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input wand id_12
);
  assign id_14 = id_6;
endmodule
module module_1 (
    input supply1 void id_0,
    input tri id_1,
    input supply1 id_2
    , id_33 = 1 ? 1 : 1,
    input uwire id_3,
    input supply0 id_4,
    output tri1 id_5,
    output wor id_6[1 : 1],
    output wand id_7,
    output wire id_8,
    output supply1 id_9
    , id_34,
    input supply1 id_10,
    input tri1 id_11,
    input supply1 id_12,
    input uwire id_13,
    input wor id_14,
    output tri1 id_15,
    input wire id_16,
    output wire id_17,
    input uwire id_18,
    output supply1 id_19
    , id_35,
    input tri1 id_20,
    input wand id_21,
    input wand id_22,
    output uwire id_23,
    output wire id_24,
    output wand id_25,
    input tri0 id_26,
    input wor id_27,
    output uwire id_28,
    input wire id_29,
    output wire id_30,
    input tri0 id_31
);
  wire id_36, id_37;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_18,
      id_28,
      id_14,
      id_30,
      id_10,
      id_28,
      id_29,
      id_1,
      id_26,
      id_12,
      id_20
  );
  assign modCall_1.id_3 = 0;
endmodule
