Version 3.2 HI-TECH Software Intermediate Code
"106 mane.c
[s S176 :1 `uc 1 :1 `uc 1 ]
[n S176 . interrupt_complete got_ack ]
"104
[u S175 `S176 1 `uc 1 ]
[n S175 . . value ]
[v F1938 `(v ~T0 @X0 0 tf ]
"121
[v _idle `(v ~T0 @X0 0 ef ]
[v F1941 `(v ~T0 @X0 0 tf ]
"122
[v _read_sync `(v ~T0 @X0 0 ef ]
"50 /opt/microchip/xc8/v1.45/include/pic18lf1320.h
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"2124
[v _TXREG `Vuc ~T0 @X0 0 e@4013 ]
[p mainexit ]
"3421
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
"2641
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"715
[s S24 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S24 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 . TRISA6 TRISA7 ]
"725
[s S25 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S25 . RA0 RA1 RA2 RA3 RA4 . RA6 RA7 ]
"714
[u S23 `S24 1 `S25 1 ]
[n S23 . . . ]
"736
[v _TRISAbits `VS23 ~T0 @X0 0 e@3986 ]
"496
[s S18 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S18 . LATA0 LATA1 LATA2 LATA3 LATA4 . LATA6 LATA7 ]
"506
[s S19 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S19 . LA0 LA1 LA2 LA3 LA4 . LA6 LA7 ]
"495
[u S17 `S18 1 `S19 1 ]
[n S17 . . . ]
"517
[v _LATAbits `VS17 ~T0 @X0 0 e@3977 ]
"1658
[v _RCSTA `Vuc ~T0 @X0 0 e@4011 ]
"1868
[v _TXSTA `Vuc ~T0 @X0 0 e@4012 ]
"1594
[v _BAUDCTL `Vuc ~T0 @X0 0 e@4010 ]
"2148
[v _SPBRG `Vuc ~T0 @X0 0 e@4015 ]
"1258
[s S42 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S42 . TMR1IF TMR2IF CCP1IF . TXIF RCIF ADIF ]
"1267
[s S43 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S43 . . TX1IF RC1IF ]
"1257
[u S41 `S42 1 `S43 1 ]
[n S41 . . . ]
"1273
[v _PIR1bits `VS41 ~T0 @X0 0 e@3998 ]
"1192
[s S39 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S39 . TMR1IE TMR2IE CCP1IE . TXIE RCIE ADIE ]
"1201
[s S40 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S40 . . TX1IE RC1IE ]
"1191
[u S38 `S39 1 `S40 1 ]
[n S38 . . . ]
"1207
[v _PIE1bits `VS38 ~T0 @X0 0 e@3997 ]
"3505
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"3582
[v _TMR0 `Vus ~T0 @X0 0 e@4054 ]
"4036
[s S168 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S168 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"4046
[s S169 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S169 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"4056
[s S170 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S170 . . INTF . INTE . GIEL GIEH ]
"4035
[u S167 `S168 1 `S169 1 `S170 1 ]
[n S167 . . . . ]
"4066
[v _INTCONbits `VS167 ~T0 @X0 0 e@4082 ]
[t ~ __interrupt . k ]
[t T6 __interrupt low_priority  ]
[t T7 __interrupt high_priority  ]
"2136
[v _RCREG `Vuc ~T0 @X0 0 e@4014 ]
"44 mane.c
[p x OSC=INTIO2 ]
"45
[p x FSCM=ON ]
"46
[p x IESO=ON ]
"49
[p x PWRT=ON ]
"50
[p x BOR=ON ]
"51
[p x BORV=27 ]
"54
[p x WDT=ON ]
"55
[p x WDTPS=32768 ]
"58
[p x MCLRE=ON ]
"61
[p x STVR=ON ]
"62
[p x LVP=OFF ]
"65
[p x CP0=OFF ]
"66
[p x CP1=OFF ]
"69
[p x CPB=OFF ]
"70
[p x CPD=OFF ]
"73
[p x WRT0=OFF ]
"74
[p x WRT1=OFF ]
"77
[p x WRTC=OFF ]
"78
[p x WRTB=OFF ]
"79
[p x WRTD=OFF ]
"82
[p x EBTR0=OFF ]
"83
[p x EBTR1=OFF ]
"86
[p x EBTRB=OFF ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18lf1320.h: 50: extern volatile unsigned char PORTA @ 0xF80;
"52 /opt/microchip/xc8/v1.45/include/pic18lf1320.h
[; ;pic18lf1320.h: 52: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18lf1320.h: 55: typedef union {
[; ;pic18lf1320.h: 56: struct {
[; ;pic18lf1320.h: 57: unsigned RA0 :1;
[; ;pic18lf1320.h: 58: unsigned RA1 :1;
[; ;pic18lf1320.h: 59: unsigned RA2 :1;
[; ;pic18lf1320.h: 60: unsigned RA3 :1;
[; ;pic18lf1320.h: 61: unsigned RA4 :1;
[; ;pic18lf1320.h: 62: unsigned RA5 :1;
[; ;pic18lf1320.h: 63: unsigned RA6 :1;
[; ;pic18lf1320.h: 64: unsigned RA7 :1;
[; ;pic18lf1320.h: 65: };
[; ;pic18lf1320.h: 66: struct {
[; ;pic18lf1320.h: 67: unsigned AN0 :1;
[; ;pic18lf1320.h: 68: unsigned AN1 :1;
[; ;pic18lf1320.h: 69: unsigned AN2 :1;
[; ;pic18lf1320.h: 70: unsigned AN3 :1;
[; ;pic18lf1320.h: 71: unsigned :1;
[; ;pic18lf1320.h: 72: unsigned MCLR :1;
[; ;pic18lf1320.h: 73: unsigned CLKO :1;
[; ;pic18lf1320.h: 74: unsigned CLKI :1;
[; ;pic18lf1320.h: 75: };
[; ;pic18lf1320.h: 76: struct {
[; ;pic18lf1320.h: 77: unsigned :1;
[; ;pic18lf1320.h: 78: unsigned LVDIN :1;
[; ;pic18lf1320.h: 79: unsigned VREFM :1;
[; ;pic18lf1320.h: 80: unsigned VREFP :1;
[; ;pic18lf1320.h: 81: unsigned T0CKI :1;
[; ;pic18lf1320.h: 82: unsigned :1;
[; ;pic18lf1320.h: 83: unsigned OSC2 :1;
[; ;pic18lf1320.h: 84: unsigned OSC1 :1;
[; ;pic18lf1320.h: 85: };
[; ;pic18lf1320.h: 86: struct {
[; ;pic18lf1320.h: 87: unsigned :5;
[; ;pic18lf1320.h: 88: unsigned NOT_MCLR :1;
[; ;pic18lf1320.h: 89: };
[; ;pic18lf1320.h: 90: struct {
[; ;pic18lf1320.h: 91: unsigned :5;
[; ;pic18lf1320.h: 92: unsigned nMCLR :1;
[; ;pic18lf1320.h: 93: unsigned CLKOUT :1;
[; ;pic18lf1320.h: 94: unsigned CLKIN :1;
[; ;pic18lf1320.h: 95: };
[; ;pic18lf1320.h: 96: struct {
[; ;pic18lf1320.h: 97: unsigned ULPWUIN :1;
[; ;pic18lf1320.h: 98: unsigned :6;
[; ;pic18lf1320.h: 99: unsigned RJPU :1;
[; ;pic18lf1320.h: 100: };
[; ;pic18lf1320.h: 101: } PORTAbits_t;
[; ;pic18lf1320.h: 102: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18lf1320.h: 242: extern volatile unsigned char PORTB @ 0xF81;
"244
[; ;pic18lf1320.h: 244: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18lf1320.h: 247: typedef union {
[; ;pic18lf1320.h: 248: struct {
[; ;pic18lf1320.h: 249: unsigned RB0 :1;
[; ;pic18lf1320.h: 250: unsigned RB1 :1;
[; ;pic18lf1320.h: 251: unsigned RB2 :1;
[; ;pic18lf1320.h: 252: unsigned RB3 :1;
[; ;pic18lf1320.h: 253: unsigned RB4 :1;
[; ;pic18lf1320.h: 254: unsigned RB5 :1;
[; ;pic18lf1320.h: 255: unsigned RB6 :1;
[; ;pic18lf1320.h: 256: unsigned RB7 :1;
[; ;pic18lf1320.h: 257: };
[; ;pic18lf1320.h: 258: struct {
[; ;pic18lf1320.h: 259: unsigned AN4 :1;
[; ;pic18lf1320.h: 260: unsigned AN5 :1;
[; ;pic18lf1320.h: 261: unsigned :1;
[; ;pic18lf1320.h: 262: unsigned CCP1 :1;
[; ;pic18lf1320.h: 263: unsigned AN6 :1;
[; ;pic18lf1320.h: 264: unsigned PGM :1;
[; ;pic18lf1320.h: 265: unsigned PGC :1;
[; ;pic18lf1320.h: 266: unsigned PGD :1;
[; ;pic18lf1320.h: 267: };
[; ;pic18lf1320.h: 268: struct {
[; ;pic18lf1320.h: 269: unsigned INT0 :1;
[; ;pic18lf1320.h: 270: unsigned INT1 :1;
[; ;pic18lf1320.h: 271: unsigned INT2 :1;
[; ;pic18lf1320.h: 272: unsigned :1;
[; ;pic18lf1320.h: 273: unsigned KBI0 :1;
[; ;pic18lf1320.h: 274: unsigned KBI1 :1;
[; ;pic18lf1320.h: 275: unsigned KBI2 :1;
[; ;pic18lf1320.h: 276: unsigned KBI3 :1;
[; ;pic18lf1320.h: 277: };
[; ;pic18lf1320.h: 278: struct {
[; ;pic18lf1320.h: 279: unsigned :1;
[; ;pic18lf1320.h: 280: unsigned CK :1;
[; ;pic18lf1320.h: 281: unsigned P1B :1;
[; ;pic18lf1320.h: 282: unsigned P1A :1;
[; ;pic18lf1320.h: 283: unsigned DT :1;
[; ;pic18lf1320.h: 284: unsigned :1;
[; ;pic18lf1320.h: 285: unsigned P1C :1;
[; ;pic18lf1320.h: 286: unsigned P1D :1;
[; ;pic18lf1320.h: 287: };
[; ;pic18lf1320.h: 288: struct {
[; ;pic18lf1320.h: 289: unsigned :1;
[; ;pic18lf1320.h: 290: unsigned TX :1;
[; ;pic18lf1320.h: 291: unsigned :2;
[; ;pic18lf1320.h: 292: unsigned RX :1;
[; ;pic18lf1320.h: 293: unsigned :1;
[; ;pic18lf1320.h: 294: unsigned T1OSO :1;
[; ;pic18lf1320.h: 295: unsigned T1OSI :1;
[; ;pic18lf1320.h: 296: };
[; ;pic18lf1320.h: 297: struct {
[; ;pic18lf1320.h: 298: unsigned :6;
[; ;pic18lf1320.h: 299: unsigned T13CKI :1;
[; ;pic18lf1320.h: 300: };
[; ;pic18lf1320.h: 301: struct {
[; ;pic18lf1320.h: 302: unsigned :6;
[; ;pic18lf1320.h: 303: unsigned T1CKI :1;
[; ;pic18lf1320.h: 304: };
[; ;pic18lf1320.h: 305: struct {
[; ;pic18lf1320.h: 306: unsigned :3;
[; ;pic18lf1320.h: 307: unsigned CCP2_PA2 :1;
[; ;pic18lf1320.h: 308: };
[; ;pic18lf1320.h: 309: } PORTBbits_t;
[; ;pic18lf1320.h: 310: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18lf1320.h: 490: extern volatile unsigned char LATA @ 0xF89;
"492
[; ;pic18lf1320.h: 492: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18lf1320.h: 495: typedef union {
[; ;pic18lf1320.h: 496: struct {
[; ;pic18lf1320.h: 497: unsigned LATA0 :1;
[; ;pic18lf1320.h: 498: unsigned LATA1 :1;
[; ;pic18lf1320.h: 499: unsigned LATA2 :1;
[; ;pic18lf1320.h: 500: unsigned LATA3 :1;
[; ;pic18lf1320.h: 501: unsigned LATA4 :1;
[; ;pic18lf1320.h: 502: unsigned :1;
[; ;pic18lf1320.h: 503: unsigned LATA6 :1;
[; ;pic18lf1320.h: 504: unsigned LATA7 :1;
[; ;pic18lf1320.h: 505: };
[; ;pic18lf1320.h: 506: struct {
[; ;pic18lf1320.h: 507: unsigned LA0 :1;
[; ;pic18lf1320.h: 508: unsigned LA1 :1;
[; ;pic18lf1320.h: 509: unsigned LA2 :1;
[; ;pic18lf1320.h: 510: unsigned LA3 :1;
[; ;pic18lf1320.h: 511: unsigned LA4 :1;
[; ;pic18lf1320.h: 512: unsigned :1;
[; ;pic18lf1320.h: 513: unsigned LA6 :1;
[; ;pic18lf1320.h: 514: unsigned LA7 :1;
[; ;pic18lf1320.h: 515: };
[; ;pic18lf1320.h: 516: } LATAbits_t;
[; ;pic18lf1320.h: 517: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18lf1320.h: 592: extern volatile unsigned char LATB @ 0xF8A;
"594
[; ;pic18lf1320.h: 594: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18lf1320.h: 597: typedef union {
[; ;pic18lf1320.h: 598: struct {
[; ;pic18lf1320.h: 599: unsigned LATB0 :1;
[; ;pic18lf1320.h: 600: unsigned LATB1 :1;
[; ;pic18lf1320.h: 601: unsigned LATB2 :1;
[; ;pic18lf1320.h: 602: unsigned LATB3 :1;
[; ;pic18lf1320.h: 603: unsigned LATB4 :1;
[; ;pic18lf1320.h: 604: unsigned LATB5 :1;
[; ;pic18lf1320.h: 605: unsigned LATB6 :1;
[; ;pic18lf1320.h: 606: unsigned LATB7 :1;
[; ;pic18lf1320.h: 607: };
[; ;pic18lf1320.h: 608: struct {
[; ;pic18lf1320.h: 609: unsigned LB0 :1;
[; ;pic18lf1320.h: 610: unsigned LB1 :1;
[; ;pic18lf1320.h: 611: unsigned LB2 :1;
[; ;pic18lf1320.h: 612: unsigned LB3 :1;
[; ;pic18lf1320.h: 613: unsigned LB4 :1;
[; ;pic18lf1320.h: 614: unsigned LB5 :1;
[; ;pic18lf1320.h: 615: unsigned LB6 :1;
[; ;pic18lf1320.h: 616: unsigned LB7 :1;
[; ;pic18lf1320.h: 617: };
[; ;pic18lf1320.h: 618: } LATBbits_t;
[; ;pic18lf1320.h: 619: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18lf1320.h: 704: extern volatile unsigned char TRISA @ 0xF92;
"706
[; ;pic18lf1320.h: 706: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18lf1320.h: 709: extern volatile unsigned char DDRA @ 0xF92;
"711
[; ;pic18lf1320.h: 711: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18lf1320.h: 714: typedef union {
[; ;pic18lf1320.h: 715: struct {
[; ;pic18lf1320.h: 716: unsigned TRISA0 :1;
[; ;pic18lf1320.h: 717: unsigned TRISA1 :1;
[; ;pic18lf1320.h: 718: unsigned TRISA2 :1;
[; ;pic18lf1320.h: 719: unsigned TRISA3 :1;
[; ;pic18lf1320.h: 720: unsigned TRISA4 :1;
[; ;pic18lf1320.h: 721: unsigned :1;
[; ;pic18lf1320.h: 722: unsigned TRISA6 :1;
[; ;pic18lf1320.h: 723: unsigned TRISA7 :1;
[; ;pic18lf1320.h: 724: };
[; ;pic18lf1320.h: 725: struct {
[; ;pic18lf1320.h: 726: unsigned RA0 :1;
[; ;pic18lf1320.h: 727: unsigned RA1 :1;
[; ;pic18lf1320.h: 728: unsigned RA2 :1;
[; ;pic18lf1320.h: 729: unsigned RA3 :1;
[; ;pic18lf1320.h: 730: unsigned RA4 :1;
[; ;pic18lf1320.h: 731: unsigned :1;
[; ;pic18lf1320.h: 732: unsigned RA6 :1;
[; ;pic18lf1320.h: 733: unsigned RA7 :1;
[; ;pic18lf1320.h: 734: };
[; ;pic18lf1320.h: 735: } TRISAbits_t;
[; ;pic18lf1320.h: 736: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18lf1320.h: 809: typedef union {
[; ;pic18lf1320.h: 810: struct {
[; ;pic18lf1320.h: 811: unsigned TRISA0 :1;
[; ;pic18lf1320.h: 812: unsigned TRISA1 :1;
[; ;pic18lf1320.h: 813: unsigned TRISA2 :1;
[; ;pic18lf1320.h: 814: unsigned TRISA3 :1;
[; ;pic18lf1320.h: 815: unsigned TRISA4 :1;
[; ;pic18lf1320.h: 816: unsigned :1;
[; ;pic18lf1320.h: 817: unsigned TRISA6 :1;
[; ;pic18lf1320.h: 818: unsigned TRISA7 :1;
[; ;pic18lf1320.h: 819: };
[; ;pic18lf1320.h: 820: struct {
[; ;pic18lf1320.h: 821: unsigned RA0 :1;
[; ;pic18lf1320.h: 822: unsigned RA1 :1;
[; ;pic18lf1320.h: 823: unsigned RA2 :1;
[; ;pic18lf1320.h: 824: unsigned RA3 :1;
[; ;pic18lf1320.h: 825: unsigned RA4 :1;
[; ;pic18lf1320.h: 826: unsigned :1;
[; ;pic18lf1320.h: 827: unsigned RA6 :1;
[; ;pic18lf1320.h: 828: unsigned RA7 :1;
[; ;pic18lf1320.h: 829: };
[; ;pic18lf1320.h: 830: } DDRAbits_t;
[; ;pic18lf1320.h: 831: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18lf1320.h: 906: extern volatile unsigned char TRISB @ 0xF93;
"908
[; ;pic18lf1320.h: 908: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18lf1320.h: 911: extern volatile unsigned char DDRB @ 0xF93;
"913
[; ;pic18lf1320.h: 913: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18lf1320.h: 916: typedef union {
[; ;pic18lf1320.h: 917: struct {
[; ;pic18lf1320.h: 918: unsigned TRISB0 :1;
[; ;pic18lf1320.h: 919: unsigned TRISB1 :1;
[; ;pic18lf1320.h: 920: unsigned TRISB2 :1;
[; ;pic18lf1320.h: 921: unsigned TRISB3 :1;
[; ;pic18lf1320.h: 922: unsigned TRISB4 :1;
[; ;pic18lf1320.h: 923: unsigned TRISB5 :1;
[; ;pic18lf1320.h: 924: unsigned TRISB6 :1;
[; ;pic18lf1320.h: 925: unsigned TRISB7 :1;
[; ;pic18lf1320.h: 926: };
[; ;pic18lf1320.h: 927: struct {
[; ;pic18lf1320.h: 928: unsigned RB0 :1;
[; ;pic18lf1320.h: 929: unsigned RB1 :1;
[; ;pic18lf1320.h: 930: unsigned RB2 :1;
[; ;pic18lf1320.h: 931: unsigned RB3 :1;
[; ;pic18lf1320.h: 932: unsigned RB4 :1;
[; ;pic18lf1320.h: 933: unsigned RB5 :1;
[; ;pic18lf1320.h: 934: unsigned RB6 :1;
[; ;pic18lf1320.h: 935: unsigned RB7 :1;
[; ;pic18lf1320.h: 936: };
[; ;pic18lf1320.h: 937: } TRISBbits_t;
[; ;pic18lf1320.h: 938: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18lf1320.h: 1021: typedef union {
[; ;pic18lf1320.h: 1022: struct {
[; ;pic18lf1320.h: 1023: unsigned TRISB0 :1;
[; ;pic18lf1320.h: 1024: unsigned TRISB1 :1;
[; ;pic18lf1320.h: 1025: unsigned TRISB2 :1;
[; ;pic18lf1320.h: 1026: unsigned TRISB3 :1;
[; ;pic18lf1320.h: 1027: unsigned TRISB4 :1;
[; ;pic18lf1320.h: 1028: unsigned TRISB5 :1;
[; ;pic18lf1320.h: 1029: unsigned TRISB6 :1;
[; ;pic18lf1320.h: 1030: unsigned TRISB7 :1;
[; ;pic18lf1320.h: 1031: };
[; ;pic18lf1320.h: 1032: struct {
[; ;pic18lf1320.h: 1033: unsigned RB0 :1;
[; ;pic18lf1320.h: 1034: unsigned RB1 :1;
[; ;pic18lf1320.h: 1035: unsigned RB2 :1;
[; ;pic18lf1320.h: 1036: unsigned RB3 :1;
[; ;pic18lf1320.h: 1037: unsigned RB4 :1;
[; ;pic18lf1320.h: 1038: unsigned RB5 :1;
[; ;pic18lf1320.h: 1039: unsigned RB6 :1;
[; ;pic18lf1320.h: 1040: unsigned RB7 :1;
[; ;pic18lf1320.h: 1041: };
[; ;pic18lf1320.h: 1042: } DDRBbits_t;
[; ;pic18lf1320.h: 1043: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18lf1320.h: 1128: extern volatile unsigned char OSCTUNE @ 0xF9B;
"1130
[; ;pic18lf1320.h: 1130: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18lf1320.h: 1133: typedef union {
[; ;pic18lf1320.h: 1134: struct {
[; ;pic18lf1320.h: 1135: unsigned TUN :6;
[; ;pic18lf1320.h: 1136: };
[; ;pic18lf1320.h: 1137: struct {
[; ;pic18lf1320.h: 1138: unsigned TUN0 :1;
[; ;pic18lf1320.h: 1139: unsigned TUN1 :1;
[; ;pic18lf1320.h: 1140: unsigned TUN2 :1;
[; ;pic18lf1320.h: 1141: unsigned TUN3 :1;
[; ;pic18lf1320.h: 1142: unsigned TUN4 :1;
[; ;pic18lf1320.h: 1143: unsigned TUN5 :1;
[; ;pic18lf1320.h: 1144: };
[; ;pic18lf1320.h: 1145: } OSCTUNEbits_t;
[; ;pic18lf1320.h: 1146: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18lf1320.h: 1186: extern volatile unsigned char PIE1 @ 0xF9D;
"1188
[; ;pic18lf1320.h: 1188: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18lf1320.h: 1191: typedef union {
[; ;pic18lf1320.h: 1192: struct {
[; ;pic18lf1320.h: 1193: unsigned TMR1IE :1;
[; ;pic18lf1320.h: 1194: unsigned TMR2IE :1;
[; ;pic18lf1320.h: 1195: unsigned CCP1IE :1;
[; ;pic18lf1320.h: 1196: unsigned :1;
[; ;pic18lf1320.h: 1197: unsigned TXIE :1;
[; ;pic18lf1320.h: 1198: unsigned RCIE :1;
[; ;pic18lf1320.h: 1199: unsigned ADIE :1;
[; ;pic18lf1320.h: 1200: };
[; ;pic18lf1320.h: 1201: struct {
[; ;pic18lf1320.h: 1202: unsigned :4;
[; ;pic18lf1320.h: 1203: unsigned TX1IE :1;
[; ;pic18lf1320.h: 1204: unsigned RC1IE :1;
[; ;pic18lf1320.h: 1205: };
[; ;pic18lf1320.h: 1206: } PIE1bits_t;
[; ;pic18lf1320.h: 1207: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18lf1320.h: 1252: extern volatile unsigned char PIR1 @ 0xF9E;
"1254
[; ;pic18lf1320.h: 1254: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18lf1320.h: 1257: typedef union {
[; ;pic18lf1320.h: 1258: struct {
[; ;pic18lf1320.h: 1259: unsigned TMR1IF :1;
[; ;pic18lf1320.h: 1260: unsigned TMR2IF :1;
[; ;pic18lf1320.h: 1261: unsigned CCP1IF :1;
[; ;pic18lf1320.h: 1262: unsigned :1;
[; ;pic18lf1320.h: 1263: unsigned TXIF :1;
[; ;pic18lf1320.h: 1264: unsigned RCIF :1;
[; ;pic18lf1320.h: 1265: unsigned ADIF :1;
[; ;pic18lf1320.h: 1266: };
[; ;pic18lf1320.h: 1267: struct {
[; ;pic18lf1320.h: 1268: unsigned :4;
[; ;pic18lf1320.h: 1269: unsigned TX1IF :1;
[; ;pic18lf1320.h: 1270: unsigned RC1IF :1;
[; ;pic18lf1320.h: 1271: };
[; ;pic18lf1320.h: 1272: } PIR1bits_t;
[; ;pic18lf1320.h: 1273: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18lf1320.h: 1318: extern volatile unsigned char IPR1 @ 0xF9F;
"1320
[; ;pic18lf1320.h: 1320: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18lf1320.h: 1323: typedef union {
[; ;pic18lf1320.h: 1324: struct {
[; ;pic18lf1320.h: 1325: unsigned TMR1IP :1;
[; ;pic18lf1320.h: 1326: unsigned TMR2IP :1;
[; ;pic18lf1320.h: 1327: unsigned CCP1IP :1;
[; ;pic18lf1320.h: 1328: unsigned :1;
[; ;pic18lf1320.h: 1329: unsigned TXIP :1;
[; ;pic18lf1320.h: 1330: unsigned RCIP :1;
[; ;pic18lf1320.h: 1331: unsigned ADIP :1;
[; ;pic18lf1320.h: 1332: };
[; ;pic18lf1320.h: 1333: struct {
[; ;pic18lf1320.h: 1334: unsigned :4;
[; ;pic18lf1320.h: 1335: unsigned TX1IP :1;
[; ;pic18lf1320.h: 1336: unsigned RC1IP :1;
[; ;pic18lf1320.h: 1337: };
[; ;pic18lf1320.h: 1338: } IPR1bits_t;
[; ;pic18lf1320.h: 1339: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18lf1320.h: 1384: extern volatile unsigned char PIE2 @ 0xFA0;
"1386
[; ;pic18lf1320.h: 1386: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18lf1320.h: 1389: typedef union {
[; ;pic18lf1320.h: 1390: struct {
[; ;pic18lf1320.h: 1391: unsigned :1;
[; ;pic18lf1320.h: 1392: unsigned TMR3IE :1;
[; ;pic18lf1320.h: 1393: unsigned LVDIE :1;
[; ;pic18lf1320.h: 1394: unsigned :1;
[; ;pic18lf1320.h: 1395: unsigned EEIE :1;
[; ;pic18lf1320.h: 1396: unsigned :2;
[; ;pic18lf1320.h: 1397: unsigned OSCFIE :1;
[; ;pic18lf1320.h: 1398: };
[; ;pic18lf1320.h: 1399: } PIE2bits_t;
[; ;pic18lf1320.h: 1400: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18lf1320.h: 1425: extern volatile unsigned char PIR2 @ 0xFA1;
"1427
[; ;pic18lf1320.h: 1427: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18lf1320.h: 1430: typedef union {
[; ;pic18lf1320.h: 1431: struct {
[; ;pic18lf1320.h: 1432: unsigned :1;
[; ;pic18lf1320.h: 1433: unsigned TMR3IF :1;
[; ;pic18lf1320.h: 1434: unsigned LVDIF :1;
[; ;pic18lf1320.h: 1435: unsigned :1;
[; ;pic18lf1320.h: 1436: unsigned EEIF :1;
[; ;pic18lf1320.h: 1437: unsigned :2;
[; ;pic18lf1320.h: 1438: unsigned OSCFIF :1;
[; ;pic18lf1320.h: 1439: };
[; ;pic18lf1320.h: 1440: } PIR2bits_t;
[; ;pic18lf1320.h: 1441: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18lf1320.h: 1466: extern volatile unsigned char IPR2 @ 0xFA2;
"1468
[; ;pic18lf1320.h: 1468: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18lf1320.h: 1471: typedef union {
[; ;pic18lf1320.h: 1472: struct {
[; ;pic18lf1320.h: 1473: unsigned :1;
[; ;pic18lf1320.h: 1474: unsigned TMR3IP :1;
[; ;pic18lf1320.h: 1475: unsigned LVDIP :1;
[; ;pic18lf1320.h: 1476: unsigned :1;
[; ;pic18lf1320.h: 1477: unsigned EEIP :1;
[; ;pic18lf1320.h: 1478: unsigned :2;
[; ;pic18lf1320.h: 1479: unsigned OSCFIP :1;
[; ;pic18lf1320.h: 1480: };
[; ;pic18lf1320.h: 1481: } IPR2bits_t;
[; ;pic18lf1320.h: 1482: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18lf1320.h: 1507: extern volatile unsigned char EECON1 @ 0xFA6;
"1509
[; ;pic18lf1320.h: 1509: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18lf1320.h: 1512: typedef union {
[; ;pic18lf1320.h: 1513: struct {
[; ;pic18lf1320.h: 1514: unsigned RD :1;
[; ;pic18lf1320.h: 1515: unsigned WR :1;
[; ;pic18lf1320.h: 1516: unsigned WREN :1;
[; ;pic18lf1320.h: 1517: unsigned WRERR :1;
[; ;pic18lf1320.h: 1518: unsigned FREE :1;
[; ;pic18lf1320.h: 1519: unsigned :1;
[; ;pic18lf1320.h: 1520: unsigned CFGS :1;
[; ;pic18lf1320.h: 1521: unsigned EEPGD :1;
[; ;pic18lf1320.h: 1522: };
[; ;pic18lf1320.h: 1523: struct {
[; ;pic18lf1320.h: 1524: unsigned :6;
[; ;pic18lf1320.h: 1525: unsigned EEFS :1;
[; ;pic18lf1320.h: 1526: };
[; ;pic18lf1320.h: 1527: } EECON1bits_t;
[; ;pic18lf1320.h: 1528: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18lf1320.h: 1573: extern volatile unsigned char EECON2 @ 0xFA7;
"1575
[; ;pic18lf1320.h: 1575: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18lf1320.h: 1580: extern volatile unsigned char EEDATA @ 0xFA8;
"1582
[; ;pic18lf1320.h: 1582: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18lf1320.h: 1587: extern volatile unsigned char EEADR @ 0xFA9;
"1589
[; ;pic18lf1320.h: 1589: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18lf1320.h: 1594: extern volatile unsigned char BAUDCTL @ 0xFAA;
"1596
[; ;pic18lf1320.h: 1596: asm("BAUDCTL equ 0FAAh");
[; <" BAUDCTL equ 0FAAh ;# ">
[; ;pic18lf1320.h: 1599: typedef union {
[; ;pic18lf1320.h: 1600: struct {
[; ;pic18lf1320.h: 1601: unsigned ABDEN :1;
[; ;pic18lf1320.h: 1602: unsigned WUE :1;
[; ;pic18lf1320.h: 1603: unsigned :1;
[; ;pic18lf1320.h: 1604: unsigned BRG16 :1;
[; ;pic18lf1320.h: 1605: unsigned SCKP :1;
[; ;pic18lf1320.h: 1606: unsigned :1;
[; ;pic18lf1320.h: 1607: unsigned RCIDL :1;
[; ;pic18lf1320.h: 1608: };
[; ;pic18lf1320.h: 1609: struct {
[; ;pic18lf1320.h: 1610: unsigned :6;
[; ;pic18lf1320.h: 1611: unsigned RCMT :1;
[; ;pic18lf1320.h: 1612: };
[; ;pic18lf1320.h: 1613: struct {
[; ;pic18lf1320.h: 1614: unsigned :1;
[; ;pic18lf1320.h: 1615: unsigned W4E :1;
[; ;pic18lf1320.h: 1616: };
[; ;pic18lf1320.h: 1617: } BAUDCTLbits_t;
[; ;pic18lf1320.h: 1618: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFAA;
[; ;pic18lf1320.h: 1658: extern volatile unsigned char RCSTA @ 0xFAB;
"1660
[; ;pic18lf1320.h: 1660: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18lf1320.h: 1663: extern volatile unsigned char RCSTA1 @ 0xFAB;
"1665
[; ;pic18lf1320.h: 1665: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18lf1320.h: 1668: typedef union {
[; ;pic18lf1320.h: 1669: struct {
[; ;pic18lf1320.h: 1670: unsigned RX9D :1;
[; ;pic18lf1320.h: 1671: unsigned OERR :1;
[; ;pic18lf1320.h: 1672: unsigned FERR :1;
[; ;pic18lf1320.h: 1673: unsigned ADDEN :1;
[; ;pic18lf1320.h: 1674: unsigned CREN :1;
[; ;pic18lf1320.h: 1675: unsigned SREN :1;
[; ;pic18lf1320.h: 1676: unsigned RX9 :1;
[; ;pic18lf1320.h: 1677: unsigned SPEN :1;
[; ;pic18lf1320.h: 1678: };
[; ;pic18lf1320.h: 1679: struct {
[; ;pic18lf1320.h: 1680: unsigned :3;
[; ;pic18lf1320.h: 1681: unsigned ADEN :1;
[; ;pic18lf1320.h: 1682: };
[; ;pic18lf1320.h: 1683: struct {
[; ;pic18lf1320.h: 1684: unsigned :5;
[; ;pic18lf1320.h: 1685: unsigned SRENA :1;
[; ;pic18lf1320.h: 1686: };
[; ;pic18lf1320.h: 1687: struct {
[; ;pic18lf1320.h: 1688: unsigned :6;
[; ;pic18lf1320.h: 1689: unsigned RC8_9 :1;
[; ;pic18lf1320.h: 1690: };
[; ;pic18lf1320.h: 1691: struct {
[; ;pic18lf1320.h: 1692: unsigned :6;
[; ;pic18lf1320.h: 1693: unsigned RC9 :1;
[; ;pic18lf1320.h: 1694: };
[; ;pic18lf1320.h: 1695: struct {
[; ;pic18lf1320.h: 1696: unsigned RCD8 :1;
[; ;pic18lf1320.h: 1697: };
[; ;pic18lf1320.h: 1698: } RCSTAbits_t;
[; ;pic18lf1320.h: 1699: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18lf1320.h: 1767: typedef union {
[; ;pic18lf1320.h: 1768: struct {
[; ;pic18lf1320.h: 1769: unsigned RX9D :1;
[; ;pic18lf1320.h: 1770: unsigned OERR :1;
[; ;pic18lf1320.h: 1771: unsigned FERR :1;
[; ;pic18lf1320.h: 1772: unsigned ADDEN :1;
[; ;pic18lf1320.h: 1773: unsigned CREN :1;
[; ;pic18lf1320.h: 1774: unsigned SREN :1;
[; ;pic18lf1320.h: 1775: unsigned RX9 :1;
[; ;pic18lf1320.h: 1776: unsigned SPEN :1;
[; ;pic18lf1320.h: 1777: };
[; ;pic18lf1320.h: 1778: struct {
[; ;pic18lf1320.h: 1779: unsigned :3;
[; ;pic18lf1320.h: 1780: unsigned ADEN :1;
[; ;pic18lf1320.h: 1781: };
[; ;pic18lf1320.h: 1782: struct {
[; ;pic18lf1320.h: 1783: unsigned :5;
[; ;pic18lf1320.h: 1784: unsigned SRENA :1;
[; ;pic18lf1320.h: 1785: };
[; ;pic18lf1320.h: 1786: struct {
[; ;pic18lf1320.h: 1787: unsigned :6;
[; ;pic18lf1320.h: 1788: unsigned RC8_9 :1;
[; ;pic18lf1320.h: 1789: };
[; ;pic18lf1320.h: 1790: struct {
[; ;pic18lf1320.h: 1791: unsigned :6;
[; ;pic18lf1320.h: 1792: unsigned RC9 :1;
[; ;pic18lf1320.h: 1793: };
[; ;pic18lf1320.h: 1794: struct {
[; ;pic18lf1320.h: 1795: unsigned RCD8 :1;
[; ;pic18lf1320.h: 1796: };
[; ;pic18lf1320.h: 1797: } RCSTA1bits_t;
[; ;pic18lf1320.h: 1798: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18lf1320.h: 1868: extern volatile unsigned char TXSTA @ 0xFAC;
"1870
[; ;pic18lf1320.h: 1870: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18lf1320.h: 1873: extern volatile unsigned char TXSTA1 @ 0xFAC;
"1875
[; ;pic18lf1320.h: 1875: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18lf1320.h: 1878: typedef union {
[; ;pic18lf1320.h: 1879: struct {
[; ;pic18lf1320.h: 1880: unsigned TX9D :1;
[; ;pic18lf1320.h: 1881: unsigned TRMT :1;
[; ;pic18lf1320.h: 1882: unsigned BRGH :1;
[; ;pic18lf1320.h: 1883: unsigned SENDB :1;
[; ;pic18lf1320.h: 1884: unsigned SYNC :1;
[; ;pic18lf1320.h: 1885: unsigned TXEN :1;
[; ;pic18lf1320.h: 1886: unsigned TX9 :1;
[; ;pic18lf1320.h: 1887: unsigned CSRC :1;
[; ;pic18lf1320.h: 1888: };
[; ;pic18lf1320.h: 1889: struct {
[; ;pic18lf1320.h: 1890: unsigned TX9D1 :1;
[; ;pic18lf1320.h: 1891: unsigned TRMT1 :1;
[; ;pic18lf1320.h: 1892: unsigned BRGH1 :1;
[; ;pic18lf1320.h: 1893: unsigned SENDB1 :1;
[; ;pic18lf1320.h: 1894: unsigned SYNC1 :1;
[; ;pic18lf1320.h: 1895: unsigned TXEN1 :1;
[; ;pic18lf1320.h: 1896: unsigned TX91 :1;
[; ;pic18lf1320.h: 1897: unsigned CSRC1 :1;
[; ;pic18lf1320.h: 1898: };
[; ;pic18lf1320.h: 1899: struct {
[; ;pic18lf1320.h: 1900: unsigned :6;
[; ;pic18lf1320.h: 1901: unsigned TX8_9 :1;
[; ;pic18lf1320.h: 1902: };
[; ;pic18lf1320.h: 1903: struct {
[; ;pic18lf1320.h: 1904: unsigned TXD8 :1;
[; ;pic18lf1320.h: 1905: };
[; ;pic18lf1320.h: 1906: } TXSTAbits_t;
[; ;pic18lf1320.h: 1907: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18lf1320.h: 2000: typedef union {
[; ;pic18lf1320.h: 2001: struct {
[; ;pic18lf1320.h: 2002: unsigned TX9D :1;
[; ;pic18lf1320.h: 2003: unsigned TRMT :1;
[; ;pic18lf1320.h: 2004: unsigned BRGH :1;
[; ;pic18lf1320.h: 2005: unsigned SENDB :1;
[; ;pic18lf1320.h: 2006: unsigned SYNC :1;
[; ;pic18lf1320.h: 2007: unsigned TXEN :1;
[; ;pic18lf1320.h: 2008: unsigned TX9 :1;
[; ;pic18lf1320.h: 2009: unsigned CSRC :1;
[; ;pic18lf1320.h: 2010: };
[; ;pic18lf1320.h: 2011: struct {
[; ;pic18lf1320.h: 2012: unsigned TX9D1 :1;
[; ;pic18lf1320.h: 2013: unsigned TRMT1 :1;
[; ;pic18lf1320.h: 2014: unsigned BRGH1 :1;
[; ;pic18lf1320.h: 2015: unsigned SENDB1 :1;
[; ;pic18lf1320.h: 2016: unsigned SYNC1 :1;
[; ;pic18lf1320.h: 2017: unsigned TXEN1 :1;
[; ;pic18lf1320.h: 2018: unsigned TX91 :1;
[; ;pic18lf1320.h: 2019: unsigned CSRC1 :1;
[; ;pic18lf1320.h: 2020: };
[; ;pic18lf1320.h: 2021: struct {
[; ;pic18lf1320.h: 2022: unsigned :6;
[; ;pic18lf1320.h: 2023: unsigned TX8_9 :1;
[; ;pic18lf1320.h: 2024: };
[; ;pic18lf1320.h: 2025: struct {
[; ;pic18lf1320.h: 2026: unsigned TXD8 :1;
[; ;pic18lf1320.h: 2027: };
[; ;pic18lf1320.h: 2028: } TXSTA1bits_t;
[; ;pic18lf1320.h: 2029: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18lf1320.h: 2124: extern volatile unsigned char TXREG @ 0xFAD;
"2126
[; ;pic18lf1320.h: 2126: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18lf1320.h: 2129: extern volatile unsigned char TXREG1 @ 0xFAD;
"2131
[; ;pic18lf1320.h: 2131: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18lf1320.h: 2136: extern volatile unsigned char RCREG @ 0xFAE;
"2138
[; ;pic18lf1320.h: 2138: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18lf1320.h: 2141: extern volatile unsigned char RCREG1 @ 0xFAE;
"2143
[; ;pic18lf1320.h: 2143: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18lf1320.h: 2148: extern volatile unsigned char SPBRG @ 0xFAF;
"2150
[; ;pic18lf1320.h: 2150: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18lf1320.h: 2153: extern volatile unsigned char SPBRG1 @ 0xFAF;
"2155
[; ;pic18lf1320.h: 2155: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18lf1320.h: 2160: extern volatile unsigned char SPBRGH @ 0xFB0;
"2162
[; ;pic18lf1320.h: 2162: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18lf1320.h: 2167: extern volatile unsigned char T3CON @ 0xFB1;
"2169
[; ;pic18lf1320.h: 2169: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18lf1320.h: 2172: typedef union {
[; ;pic18lf1320.h: 2173: struct {
[; ;pic18lf1320.h: 2174: unsigned :2;
[; ;pic18lf1320.h: 2175: unsigned NOT_T3SYNC :1;
[; ;pic18lf1320.h: 2176: };
[; ;pic18lf1320.h: 2177: struct {
[; ;pic18lf1320.h: 2178: unsigned TMR3ON :1;
[; ;pic18lf1320.h: 2179: unsigned TMR3CS :1;
[; ;pic18lf1320.h: 2180: unsigned nT3SYNC :1;
[; ;pic18lf1320.h: 2181: unsigned T3CCP1 :1;
[; ;pic18lf1320.h: 2182: unsigned T3CKPS :2;
[; ;pic18lf1320.h: 2183: unsigned T3CCP2 :1;
[; ;pic18lf1320.h: 2184: unsigned RD16 :1;
[; ;pic18lf1320.h: 2185: };
[; ;pic18lf1320.h: 2186: struct {
[; ;pic18lf1320.h: 2187: unsigned :2;
[; ;pic18lf1320.h: 2188: unsigned T3SYNC :1;
[; ;pic18lf1320.h: 2189: unsigned :1;
[; ;pic18lf1320.h: 2190: unsigned T3CKPS0 :1;
[; ;pic18lf1320.h: 2191: unsigned T3CKPS1 :1;
[; ;pic18lf1320.h: 2192: };
[; ;pic18lf1320.h: 2193: struct {
[; ;pic18lf1320.h: 2194: unsigned :3;
[; ;pic18lf1320.h: 2195: unsigned SOSCEN3 :1;
[; ;pic18lf1320.h: 2196: unsigned :3;
[; ;pic18lf1320.h: 2197: unsigned RD163 :1;
[; ;pic18lf1320.h: 2198: };
[; ;pic18lf1320.h: 2199: struct {
[; ;pic18lf1320.h: 2200: unsigned :7;
[; ;pic18lf1320.h: 2201: unsigned T3RD16 :1;
[; ;pic18lf1320.h: 2202: };
[; ;pic18lf1320.h: 2203: } T3CONbits_t;
[; ;pic18lf1320.h: 2204: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18lf1320.h: 2279: extern volatile unsigned short TMR3 @ 0xFB2;
"2281
[; ;pic18lf1320.h: 2281: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18lf1320.h: 2286: extern volatile unsigned char TMR3L @ 0xFB2;
"2288
[; ;pic18lf1320.h: 2288: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18lf1320.h: 2293: extern volatile unsigned char TMR3H @ 0xFB3;
"2295
[; ;pic18lf1320.h: 2295: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18lf1320.h: 2300: extern volatile unsigned char ECCPAS @ 0xFB6;
"2302
[; ;pic18lf1320.h: 2302: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18lf1320.h: 2305: typedef union {
[; ;pic18lf1320.h: 2306: struct {
[; ;pic18lf1320.h: 2307: unsigned PSSBD :2;
[; ;pic18lf1320.h: 2308: unsigned PSSAC :2;
[; ;pic18lf1320.h: 2309: unsigned ECCPAS :3;
[; ;pic18lf1320.h: 2310: unsigned ECCPASE :1;
[; ;pic18lf1320.h: 2311: };
[; ;pic18lf1320.h: 2312: struct {
[; ;pic18lf1320.h: 2313: unsigned PSSBD0 :1;
[; ;pic18lf1320.h: 2314: unsigned PSSBD1 :1;
[; ;pic18lf1320.h: 2315: unsigned PSSAC0 :1;
[; ;pic18lf1320.h: 2316: unsigned PSSAC1 :1;
[; ;pic18lf1320.h: 2317: unsigned ECCPAS0 :1;
[; ;pic18lf1320.h: 2318: unsigned ECCPAS1 :1;
[; ;pic18lf1320.h: 2319: unsigned ECCPAS2 :1;
[; ;pic18lf1320.h: 2320: };
[; ;pic18lf1320.h: 2321: } ECCPASbits_t;
[; ;pic18lf1320.h: 2322: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18lf1320.h: 2382: extern volatile unsigned char PWM1CON @ 0xFB7;
"2384
[; ;pic18lf1320.h: 2384: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18lf1320.h: 2387: typedef union {
[; ;pic18lf1320.h: 2388: struct {
[; ;pic18lf1320.h: 2389: unsigned PDC :7;
[; ;pic18lf1320.h: 2390: unsigned PRSEN :1;
[; ;pic18lf1320.h: 2391: };
[; ;pic18lf1320.h: 2392: struct {
[; ;pic18lf1320.h: 2393: unsigned PDC0 :1;
[; ;pic18lf1320.h: 2394: unsigned PDC1 :1;
[; ;pic18lf1320.h: 2395: unsigned PDC2 :1;
[; ;pic18lf1320.h: 2396: unsigned PDC3 :1;
[; ;pic18lf1320.h: 2397: unsigned PDC4 :1;
[; ;pic18lf1320.h: 2398: unsigned PDC5 :1;
[; ;pic18lf1320.h: 2399: unsigned PDC6 :1;
[; ;pic18lf1320.h: 2400: };
[; ;pic18lf1320.h: 2401: } PWM1CONbits_t;
[; ;pic18lf1320.h: 2402: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18lf1320.h: 2452: extern volatile unsigned char CCP1CON @ 0xFBD;
"2454
[; ;pic18lf1320.h: 2454: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18lf1320.h: 2457: typedef union {
[; ;pic18lf1320.h: 2458: struct {
[; ;pic18lf1320.h: 2459: unsigned CCP1M :4;
[; ;pic18lf1320.h: 2460: unsigned DC1B :2;
[; ;pic18lf1320.h: 2461: unsigned P1M :2;
[; ;pic18lf1320.h: 2462: };
[; ;pic18lf1320.h: 2463: struct {
[; ;pic18lf1320.h: 2464: unsigned CCP1M0 :1;
[; ;pic18lf1320.h: 2465: unsigned CCP1M1 :1;
[; ;pic18lf1320.h: 2466: unsigned CCP1M2 :1;
[; ;pic18lf1320.h: 2467: unsigned CCP1M3 :1;
[; ;pic18lf1320.h: 2468: unsigned DC1B0 :1;
[; ;pic18lf1320.h: 2469: unsigned DC1B1 :1;
[; ;pic18lf1320.h: 2470: unsigned P1M0 :1;
[; ;pic18lf1320.h: 2471: unsigned P1M1 :1;
[; ;pic18lf1320.h: 2472: };
[; ;pic18lf1320.h: 2473: struct {
[; ;pic18lf1320.h: 2474: unsigned :4;
[; ;pic18lf1320.h: 2475: unsigned CCP1Y :1;
[; ;pic18lf1320.h: 2476: unsigned CCP1X :1;
[; ;pic18lf1320.h: 2477: };
[; ;pic18lf1320.h: 2478: } CCP1CONbits_t;
[; ;pic18lf1320.h: 2479: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18lf1320.h: 2549: extern volatile unsigned short CCPR1 @ 0xFBE;
"2551
[; ;pic18lf1320.h: 2551: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18lf1320.h: 2556: extern volatile unsigned char CCPR1L @ 0xFBE;
"2558
[; ;pic18lf1320.h: 2558: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18lf1320.h: 2563: extern volatile unsigned char CCPR1H @ 0xFBF;
"2565
[; ;pic18lf1320.h: 2565: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18lf1320.h: 2570: extern volatile unsigned char ADCON2 @ 0xFC0;
"2572
[; ;pic18lf1320.h: 2572: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18lf1320.h: 2575: typedef union {
[; ;pic18lf1320.h: 2576: struct {
[; ;pic18lf1320.h: 2577: unsigned ADCS :3;
[; ;pic18lf1320.h: 2578: unsigned ACQT :3;
[; ;pic18lf1320.h: 2579: unsigned :1;
[; ;pic18lf1320.h: 2580: unsigned ADFM :1;
[; ;pic18lf1320.h: 2581: };
[; ;pic18lf1320.h: 2582: struct {
[; ;pic18lf1320.h: 2583: unsigned ADCS0 :1;
[; ;pic18lf1320.h: 2584: unsigned ADCS1 :1;
[; ;pic18lf1320.h: 2585: unsigned ADCS2 :1;
[; ;pic18lf1320.h: 2586: unsigned ACQT0 :1;
[; ;pic18lf1320.h: 2587: unsigned ACQT1 :1;
[; ;pic18lf1320.h: 2588: unsigned ACQT2 :1;
[; ;pic18lf1320.h: 2589: };
[; ;pic18lf1320.h: 2590: } ADCON2bits_t;
[; ;pic18lf1320.h: 2591: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18lf1320.h: 2641: extern volatile unsigned char ADCON1 @ 0xFC1;
"2643
[; ;pic18lf1320.h: 2643: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18lf1320.h: 2646: typedef union {
[; ;pic18lf1320.h: 2647: struct {
[; ;pic18lf1320.h: 2648: unsigned PCFG :7;
[; ;pic18lf1320.h: 2649: };
[; ;pic18lf1320.h: 2650: struct {
[; ;pic18lf1320.h: 2651: unsigned PCFG0 :1;
[; ;pic18lf1320.h: 2652: unsigned PCFG1 :1;
[; ;pic18lf1320.h: 2653: unsigned PCFG2 :1;
[; ;pic18lf1320.h: 2654: unsigned PCFG3 :1;
[; ;pic18lf1320.h: 2655: unsigned PCFG4 :1;
[; ;pic18lf1320.h: 2656: unsigned PCFG5 :1;
[; ;pic18lf1320.h: 2657: unsigned PCFG6 :1;
[; ;pic18lf1320.h: 2658: };
[; ;pic18lf1320.h: 2659: struct {
[; ;pic18lf1320.h: 2660: unsigned :3;
[; ;pic18lf1320.h: 2661: unsigned CHSN3 :1;
[; ;pic18lf1320.h: 2662: unsigned VCFG01 :1;
[; ;pic18lf1320.h: 2663: unsigned VCFG11 :1;
[; ;pic18lf1320.h: 2664: };
[; ;pic18lf1320.h: 2665: } ADCON1bits_t;
[; ;pic18lf1320.h: 2666: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18lf1320.h: 2726: extern volatile unsigned char ADCON0 @ 0xFC2;
"2728
[; ;pic18lf1320.h: 2728: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18lf1320.h: 2731: typedef union {
[; ;pic18lf1320.h: 2732: struct {
[; ;pic18lf1320.h: 2733: unsigned :1;
[; ;pic18lf1320.h: 2734: unsigned GO_NOT_DONE :1;
[; ;pic18lf1320.h: 2735: };
[; ;pic18lf1320.h: 2736: struct {
[; ;pic18lf1320.h: 2737: unsigned ADON :1;
[; ;pic18lf1320.h: 2738: unsigned GO_nDONE :1;
[; ;pic18lf1320.h: 2739: unsigned CHS :3;
[; ;pic18lf1320.h: 2740: unsigned :1;
[; ;pic18lf1320.h: 2741: unsigned VCFG :2;
[; ;pic18lf1320.h: 2742: };
[; ;pic18lf1320.h: 2743: struct {
[; ;pic18lf1320.h: 2744: unsigned :1;
[; ;pic18lf1320.h: 2745: unsigned GO :1;
[; ;pic18lf1320.h: 2746: unsigned CHS0 :1;
[; ;pic18lf1320.h: 2747: unsigned CHS1 :1;
[; ;pic18lf1320.h: 2748: unsigned CHS2 :1;
[; ;pic18lf1320.h: 2749: unsigned :1;
[; ;pic18lf1320.h: 2750: unsigned VCFG0 :1;
[; ;pic18lf1320.h: 2751: unsigned VCFG1 :1;
[; ;pic18lf1320.h: 2752: };
[; ;pic18lf1320.h: 2753: struct {
[; ;pic18lf1320.h: 2754: unsigned :1;
[; ;pic18lf1320.h: 2755: unsigned DONE :1;
[; ;pic18lf1320.h: 2756: };
[; ;pic18lf1320.h: 2757: struct {
[; ;pic18lf1320.h: 2758: unsigned :1;
[; ;pic18lf1320.h: 2759: unsigned NOT_DONE :1;
[; ;pic18lf1320.h: 2760: };
[; ;pic18lf1320.h: 2761: struct {
[; ;pic18lf1320.h: 2762: unsigned :1;
[; ;pic18lf1320.h: 2763: unsigned nDONE :1;
[; ;pic18lf1320.h: 2764: };
[; ;pic18lf1320.h: 2765: struct {
[; ;pic18lf1320.h: 2766: unsigned :1;
[; ;pic18lf1320.h: 2767: unsigned GO_DONE :1;
[; ;pic18lf1320.h: 2768: };
[; ;pic18lf1320.h: 2769: struct {
[; ;pic18lf1320.h: 2770: unsigned :1;
[; ;pic18lf1320.h: 2771: unsigned GODONE :1;
[; ;pic18lf1320.h: 2772: unsigned :5;
[; ;pic18lf1320.h: 2773: unsigned ADCAL :1;
[; ;pic18lf1320.h: 2774: };
[; ;pic18lf1320.h: 2775: } ADCON0bits_t;
[; ;pic18lf1320.h: 2776: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18lf1320.h: 2866: extern volatile unsigned short ADRES @ 0xFC3;
"2868
[; ;pic18lf1320.h: 2868: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18lf1320.h: 2873: extern volatile unsigned char ADRESL @ 0xFC3;
"2875
[; ;pic18lf1320.h: 2875: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18lf1320.h: 2880: extern volatile unsigned char ADRESH @ 0xFC4;
"2882
[; ;pic18lf1320.h: 2882: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18lf1320.h: 2887: extern volatile unsigned char T2CON @ 0xFCA;
"2889
[; ;pic18lf1320.h: 2889: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18lf1320.h: 2892: typedef union {
[; ;pic18lf1320.h: 2893: struct {
[; ;pic18lf1320.h: 2894: unsigned T2CKPS :2;
[; ;pic18lf1320.h: 2895: unsigned TMR2ON :1;
[; ;pic18lf1320.h: 2896: unsigned TOUTPS :4;
[; ;pic18lf1320.h: 2897: };
[; ;pic18lf1320.h: 2898: struct {
[; ;pic18lf1320.h: 2899: unsigned T2CKPS0 :1;
[; ;pic18lf1320.h: 2900: unsigned T2CKPS1 :1;
[; ;pic18lf1320.h: 2901: unsigned :1;
[; ;pic18lf1320.h: 2902: unsigned TOUTPS0 :1;
[; ;pic18lf1320.h: 2903: unsigned TOUTPS1 :1;
[; ;pic18lf1320.h: 2904: unsigned TOUTPS2 :1;
[; ;pic18lf1320.h: 2905: unsigned TOUTPS3 :1;
[; ;pic18lf1320.h: 2906: };
[; ;pic18lf1320.h: 2907: } T2CONbits_t;
[; ;pic18lf1320.h: 2908: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18lf1320.h: 2958: extern volatile unsigned char PR2 @ 0xFCB;
"2960
[; ;pic18lf1320.h: 2960: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18lf1320.h: 2963: extern volatile unsigned char MEMCON @ 0xFCB;
"2965
[; ;pic18lf1320.h: 2965: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18lf1320.h: 2968: typedef union {
[; ;pic18lf1320.h: 2969: struct {
[; ;pic18lf1320.h: 2970: unsigned :7;
[; ;pic18lf1320.h: 2971: unsigned EBDIS :1;
[; ;pic18lf1320.h: 2972: };
[; ;pic18lf1320.h: 2973: struct {
[; ;pic18lf1320.h: 2974: unsigned :4;
[; ;pic18lf1320.h: 2975: unsigned WAIT0 :1;
[; ;pic18lf1320.h: 2976: };
[; ;pic18lf1320.h: 2977: struct {
[; ;pic18lf1320.h: 2978: unsigned :5;
[; ;pic18lf1320.h: 2979: unsigned WAIT1 :1;
[; ;pic18lf1320.h: 2980: };
[; ;pic18lf1320.h: 2981: struct {
[; ;pic18lf1320.h: 2982: unsigned WM0 :1;
[; ;pic18lf1320.h: 2983: };
[; ;pic18lf1320.h: 2984: struct {
[; ;pic18lf1320.h: 2985: unsigned :1;
[; ;pic18lf1320.h: 2986: unsigned WM1 :1;
[; ;pic18lf1320.h: 2987: };
[; ;pic18lf1320.h: 2988: } PR2bits_t;
[; ;pic18lf1320.h: 2989: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18lf1320.h: 3017: typedef union {
[; ;pic18lf1320.h: 3018: struct {
[; ;pic18lf1320.h: 3019: unsigned :7;
[; ;pic18lf1320.h: 3020: unsigned EBDIS :1;
[; ;pic18lf1320.h: 3021: };
[; ;pic18lf1320.h: 3022: struct {
[; ;pic18lf1320.h: 3023: unsigned :4;
[; ;pic18lf1320.h: 3024: unsigned WAIT0 :1;
[; ;pic18lf1320.h: 3025: };
[; ;pic18lf1320.h: 3026: struct {
[; ;pic18lf1320.h: 3027: unsigned :5;
[; ;pic18lf1320.h: 3028: unsigned WAIT1 :1;
[; ;pic18lf1320.h: 3029: };
[; ;pic18lf1320.h: 3030: struct {
[; ;pic18lf1320.h: 3031: unsigned WM0 :1;
[; ;pic18lf1320.h: 3032: };
[; ;pic18lf1320.h: 3033: struct {
[; ;pic18lf1320.h: 3034: unsigned :1;
[; ;pic18lf1320.h: 3035: unsigned WM1 :1;
[; ;pic18lf1320.h: 3036: };
[; ;pic18lf1320.h: 3037: } MEMCONbits_t;
[; ;pic18lf1320.h: 3038: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18lf1320.h: 3068: extern volatile unsigned char TMR2 @ 0xFCC;
"3070
[; ;pic18lf1320.h: 3070: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18lf1320.h: 3075: extern volatile unsigned char T1CON @ 0xFCD;
"3077
[; ;pic18lf1320.h: 3077: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18lf1320.h: 3080: typedef union {
[; ;pic18lf1320.h: 3081: struct {
[; ;pic18lf1320.h: 3082: unsigned :2;
[; ;pic18lf1320.h: 3083: unsigned NOT_T1SYNC :1;
[; ;pic18lf1320.h: 3084: };
[; ;pic18lf1320.h: 3085: struct {
[; ;pic18lf1320.h: 3086: unsigned TMR1ON :1;
[; ;pic18lf1320.h: 3087: unsigned TMR1CS :1;
[; ;pic18lf1320.h: 3088: unsigned nT1SYNC :1;
[; ;pic18lf1320.h: 3089: unsigned T1OSCEN :1;
[; ;pic18lf1320.h: 3090: unsigned T1CKPS :2;
[; ;pic18lf1320.h: 3091: unsigned T1RUN :1;
[; ;pic18lf1320.h: 3092: unsigned RD16 :1;
[; ;pic18lf1320.h: 3093: };
[; ;pic18lf1320.h: 3094: struct {
[; ;pic18lf1320.h: 3095: unsigned :4;
[; ;pic18lf1320.h: 3096: unsigned T1CKPS0 :1;
[; ;pic18lf1320.h: 3097: unsigned T1CKPS1 :1;
[; ;pic18lf1320.h: 3098: };
[; ;pic18lf1320.h: 3099: struct {
[; ;pic18lf1320.h: 3100: unsigned :2;
[; ;pic18lf1320.h: 3101: unsigned T1SYNC :1;
[; ;pic18lf1320.h: 3102: };
[; ;pic18lf1320.h: 3103: struct {
[; ;pic18lf1320.h: 3104: unsigned :3;
[; ;pic18lf1320.h: 3105: unsigned SOSCEN :1;
[; ;pic18lf1320.h: 3106: unsigned :3;
[; ;pic18lf1320.h: 3107: unsigned T1RD16 :1;
[; ;pic18lf1320.h: 3108: };
[; ;pic18lf1320.h: 3109: } T1CONbits_t;
[; ;pic18lf1320.h: 3110: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18lf1320.h: 3180: extern volatile unsigned short TMR1 @ 0xFCE;
"3182
[; ;pic18lf1320.h: 3182: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18lf1320.h: 3187: extern volatile unsigned char TMR1L @ 0xFCE;
"3189
[; ;pic18lf1320.h: 3189: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18lf1320.h: 3194: extern volatile unsigned char TMR1H @ 0xFCF;
"3196
[; ;pic18lf1320.h: 3196: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18lf1320.h: 3201: extern volatile unsigned char RCON @ 0xFD0;
"3203
[; ;pic18lf1320.h: 3203: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18lf1320.h: 3206: typedef union {
[; ;pic18lf1320.h: 3207: struct {
[; ;pic18lf1320.h: 3208: unsigned NOT_BOR :1;
[; ;pic18lf1320.h: 3209: };
[; ;pic18lf1320.h: 3210: struct {
[; ;pic18lf1320.h: 3211: unsigned :1;
[; ;pic18lf1320.h: 3212: unsigned NOT_POR :1;
[; ;pic18lf1320.h: 3213: };
[; ;pic18lf1320.h: 3214: struct {
[; ;pic18lf1320.h: 3215: unsigned :2;
[; ;pic18lf1320.h: 3216: unsigned NOT_PD :1;
[; ;pic18lf1320.h: 3217: };
[; ;pic18lf1320.h: 3218: struct {
[; ;pic18lf1320.h: 3219: unsigned :3;
[; ;pic18lf1320.h: 3220: unsigned NOT_TO :1;
[; ;pic18lf1320.h: 3221: };
[; ;pic18lf1320.h: 3222: struct {
[; ;pic18lf1320.h: 3223: unsigned :4;
[; ;pic18lf1320.h: 3224: unsigned NOT_RI :1;
[; ;pic18lf1320.h: 3225: };
[; ;pic18lf1320.h: 3226: struct {
[; ;pic18lf1320.h: 3227: unsigned nBOR :1;
[; ;pic18lf1320.h: 3228: unsigned nPOR :1;
[; ;pic18lf1320.h: 3229: unsigned nPD :1;
[; ;pic18lf1320.h: 3230: unsigned nTO :1;
[; ;pic18lf1320.h: 3231: unsigned nRI :1;
[; ;pic18lf1320.h: 3232: unsigned :2;
[; ;pic18lf1320.h: 3233: unsigned IPEN :1;
[; ;pic18lf1320.h: 3234: };
[; ;pic18lf1320.h: 3235: struct {
[; ;pic18lf1320.h: 3236: unsigned BOR :1;
[; ;pic18lf1320.h: 3237: unsigned POR :1;
[; ;pic18lf1320.h: 3238: unsigned PD :1;
[; ;pic18lf1320.h: 3239: unsigned TO :1;
[; ;pic18lf1320.h: 3240: unsigned RI :1;
[; ;pic18lf1320.h: 3241: };
[; ;pic18lf1320.h: 3242: } RCONbits_t;
[; ;pic18lf1320.h: 3243: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18lf1320.h: 3328: extern volatile unsigned char WDTCON @ 0xFD1;
"3330
[; ;pic18lf1320.h: 3330: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18lf1320.h: 3333: typedef union {
[; ;pic18lf1320.h: 3334: struct {
[; ;pic18lf1320.h: 3335: unsigned SWDTEN :1;
[; ;pic18lf1320.h: 3336: };
[; ;pic18lf1320.h: 3337: struct {
[; ;pic18lf1320.h: 3338: unsigned SWDTE :1;
[; ;pic18lf1320.h: 3339: };
[; ;pic18lf1320.h: 3340: } WDTCONbits_t;
[; ;pic18lf1320.h: 3341: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18lf1320.h: 3356: extern volatile unsigned char LVDCON @ 0xFD2;
"3358
[; ;pic18lf1320.h: 3358: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18lf1320.h: 3361: typedef union {
[; ;pic18lf1320.h: 3362: struct {
[; ;pic18lf1320.h: 3363: unsigned LVDL :4;
[; ;pic18lf1320.h: 3364: unsigned LVDEN :1;
[; ;pic18lf1320.h: 3365: unsigned IRVST :1;
[; ;pic18lf1320.h: 3366: };
[; ;pic18lf1320.h: 3367: struct {
[; ;pic18lf1320.h: 3368: unsigned LVDL0 :1;
[; ;pic18lf1320.h: 3369: unsigned LVDL1 :1;
[; ;pic18lf1320.h: 3370: unsigned LVDL2 :1;
[; ;pic18lf1320.h: 3371: unsigned LVDL3 :1;
[; ;pic18lf1320.h: 3372: unsigned :1;
[; ;pic18lf1320.h: 3373: unsigned IVRST :1;
[; ;pic18lf1320.h: 3374: };
[; ;pic18lf1320.h: 3375: } LVDCONbits_t;
[; ;pic18lf1320.h: 3376: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18lf1320.h: 3421: extern volatile unsigned char OSCCON @ 0xFD3;
"3423
[; ;pic18lf1320.h: 3423: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18lf1320.h: 3426: typedef union {
[; ;pic18lf1320.h: 3427: struct {
[; ;pic18lf1320.h: 3428: unsigned SCS0 :1;
[; ;pic18lf1320.h: 3429: unsigned SCS1 :1;
[; ;pic18lf1320.h: 3430: unsigned IOFS :1;
[; ;pic18lf1320.h: 3431: unsigned OSTS :1;
[; ;pic18lf1320.h: 3432: unsigned IRCF :3;
[; ;pic18lf1320.h: 3433: unsigned IDLEN :1;
[; ;pic18lf1320.h: 3434: };
[; ;pic18lf1320.h: 3435: struct {
[; ;pic18lf1320.h: 3436: unsigned SCS :1;
[; ;pic18lf1320.h: 3437: unsigned :1;
[; ;pic18lf1320.h: 3438: unsigned FLTS :1;
[; ;pic18lf1320.h: 3439: unsigned :1;
[; ;pic18lf1320.h: 3440: unsigned IRCF0 :1;
[; ;pic18lf1320.h: 3441: unsigned IRCF1 :1;
[; ;pic18lf1320.h: 3442: unsigned IRCF2 :1;
[; ;pic18lf1320.h: 3443: };
[; ;pic18lf1320.h: 3444: } OSCCONbits_t;
[; ;pic18lf1320.h: 3445: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18lf1320.h: 3505: extern volatile unsigned char T0CON @ 0xFD5;
"3507
[; ;pic18lf1320.h: 3507: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18lf1320.h: 3510: typedef union {
[; ;pic18lf1320.h: 3511: struct {
[; ;pic18lf1320.h: 3512: unsigned T0PS :3;
[; ;pic18lf1320.h: 3513: unsigned PSA :1;
[; ;pic18lf1320.h: 3514: unsigned T0SE :1;
[; ;pic18lf1320.h: 3515: unsigned T0CS :1;
[; ;pic18lf1320.h: 3516: unsigned T08BIT :1;
[; ;pic18lf1320.h: 3517: unsigned TMR0ON :1;
[; ;pic18lf1320.h: 3518: };
[; ;pic18lf1320.h: 3519: struct {
[; ;pic18lf1320.h: 3520: unsigned T0PS0 :1;
[; ;pic18lf1320.h: 3521: unsigned T0PS1 :1;
[; ;pic18lf1320.h: 3522: unsigned T0PS2 :1;
[; ;pic18lf1320.h: 3523: unsigned :3;
[; ;pic18lf1320.h: 3524: unsigned T016BIT :1;
[; ;pic18lf1320.h: 3525: };
[; ;pic18lf1320.h: 3526: } T0CONbits_t;
[; ;pic18lf1320.h: 3527: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18lf1320.h: 3582: extern volatile unsigned short TMR0 @ 0xFD6;
"3584
[; ;pic18lf1320.h: 3584: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18lf1320.h: 3589: extern volatile unsigned char TMR0L @ 0xFD6;
"3591
[; ;pic18lf1320.h: 3591: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18lf1320.h: 3596: extern volatile unsigned char TMR0H @ 0xFD7;
"3598
[; ;pic18lf1320.h: 3598: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18lf1320.h: 3603: extern volatile unsigned char STATUS @ 0xFD8;
"3605
[; ;pic18lf1320.h: 3605: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18lf1320.h: 3608: typedef union {
[; ;pic18lf1320.h: 3609: struct {
[; ;pic18lf1320.h: 3610: unsigned C :1;
[; ;pic18lf1320.h: 3611: unsigned DC :1;
[; ;pic18lf1320.h: 3612: unsigned Z :1;
[; ;pic18lf1320.h: 3613: unsigned OV :1;
[; ;pic18lf1320.h: 3614: unsigned N :1;
[; ;pic18lf1320.h: 3615: };
[; ;pic18lf1320.h: 3616: struct {
[; ;pic18lf1320.h: 3617: unsigned CARRY :1;
[; ;pic18lf1320.h: 3618: unsigned :1;
[; ;pic18lf1320.h: 3619: unsigned ZERO :1;
[; ;pic18lf1320.h: 3620: unsigned OVERFLOW :1;
[; ;pic18lf1320.h: 3621: unsigned NEGATIVE :1;
[; ;pic18lf1320.h: 3622: };
[; ;pic18lf1320.h: 3623: } STATUSbits_t;
[; ;pic18lf1320.h: 3624: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18lf1320.h: 3674: extern volatile unsigned short FSR2 @ 0xFD9;
"3676
[; ;pic18lf1320.h: 3676: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18lf1320.h: 3681: extern volatile unsigned char FSR2L @ 0xFD9;
"3683
[; ;pic18lf1320.h: 3683: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18lf1320.h: 3688: extern volatile unsigned char FSR2H @ 0xFDA;
"3690
[; ;pic18lf1320.h: 3690: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18lf1320.h: 3695: extern volatile unsigned char PLUSW2 @ 0xFDB;
"3697
[; ;pic18lf1320.h: 3697: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18lf1320.h: 3702: extern volatile unsigned char PREINC2 @ 0xFDC;
"3704
[; ;pic18lf1320.h: 3704: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18lf1320.h: 3709: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"3711
[; ;pic18lf1320.h: 3711: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18lf1320.h: 3716: extern volatile unsigned char POSTINC2 @ 0xFDE;
"3718
[; ;pic18lf1320.h: 3718: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18lf1320.h: 3723: extern volatile unsigned char INDF2 @ 0xFDF;
"3725
[; ;pic18lf1320.h: 3725: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18lf1320.h: 3730: extern volatile unsigned char BSR @ 0xFE0;
"3732
[; ;pic18lf1320.h: 3732: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18lf1320.h: 3737: extern volatile unsigned short FSR1 @ 0xFE1;
"3739
[; ;pic18lf1320.h: 3739: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18lf1320.h: 3744: extern volatile unsigned char FSR1L @ 0xFE1;
"3746
[; ;pic18lf1320.h: 3746: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18lf1320.h: 3751: extern volatile unsigned char FSR1H @ 0xFE2;
"3753
[; ;pic18lf1320.h: 3753: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18lf1320.h: 3758: extern volatile unsigned char PLUSW1 @ 0xFE3;
"3760
[; ;pic18lf1320.h: 3760: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18lf1320.h: 3765: extern volatile unsigned char PREINC1 @ 0xFE4;
"3767
[; ;pic18lf1320.h: 3767: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18lf1320.h: 3772: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"3774
[; ;pic18lf1320.h: 3774: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18lf1320.h: 3779: extern volatile unsigned char POSTINC1 @ 0xFE6;
"3781
[; ;pic18lf1320.h: 3781: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18lf1320.h: 3786: extern volatile unsigned char INDF1 @ 0xFE7;
"3788
[; ;pic18lf1320.h: 3788: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18lf1320.h: 3793: extern volatile unsigned char WREG @ 0xFE8;
"3795
[; ;pic18lf1320.h: 3795: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18lf1320.h: 3805: extern volatile unsigned short FSR0 @ 0xFE9;
"3807
[; ;pic18lf1320.h: 3807: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18lf1320.h: 3812: extern volatile unsigned char FSR0L @ 0xFE9;
"3814
[; ;pic18lf1320.h: 3814: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18lf1320.h: 3819: extern volatile unsigned char FSR0H @ 0xFEA;
"3821
[; ;pic18lf1320.h: 3821: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18lf1320.h: 3826: extern volatile unsigned char PLUSW0 @ 0xFEB;
"3828
[; ;pic18lf1320.h: 3828: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18lf1320.h: 3833: extern volatile unsigned char PREINC0 @ 0xFEC;
"3835
[; ;pic18lf1320.h: 3835: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18lf1320.h: 3840: extern volatile unsigned char POSTDEC0 @ 0xFED;
"3842
[; ;pic18lf1320.h: 3842: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18lf1320.h: 3847: extern volatile unsigned char POSTINC0 @ 0xFEE;
"3849
[; ;pic18lf1320.h: 3849: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18lf1320.h: 3854: extern volatile unsigned char INDF0 @ 0xFEF;
"3856
[; ;pic18lf1320.h: 3856: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18lf1320.h: 3861: extern volatile unsigned char INTCON3 @ 0xFF0;
"3863
[; ;pic18lf1320.h: 3863: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18lf1320.h: 3866: typedef union {
[; ;pic18lf1320.h: 3867: struct {
[; ;pic18lf1320.h: 3868: unsigned INT1IF :1;
[; ;pic18lf1320.h: 3869: unsigned INT2IF :1;
[; ;pic18lf1320.h: 3870: unsigned :1;
[; ;pic18lf1320.h: 3871: unsigned INT1IE :1;
[; ;pic18lf1320.h: 3872: unsigned INT2IE :1;
[; ;pic18lf1320.h: 3873: unsigned :1;
[; ;pic18lf1320.h: 3874: unsigned INT1IP :1;
[; ;pic18lf1320.h: 3875: unsigned INT2IP :1;
[; ;pic18lf1320.h: 3876: };
[; ;pic18lf1320.h: 3877: struct {
[; ;pic18lf1320.h: 3878: unsigned INT1F :1;
[; ;pic18lf1320.h: 3879: unsigned INT2F :1;
[; ;pic18lf1320.h: 3880: unsigned :1;
[; ;pic18lf1320.h: 3881: unsigned INT1E :1;
[; ;pic18lf1320.h: 3882: unsigned INT2E :1;
[; ;pic18lf1320.h: 3883: unsigned :1;
[; ;pic18lf1320.h: 3884: unsigned INT1P :1;
[; ;pic18lf1320.h: 3885: unsigned INT2P :1;
[; ;pic18lf1320.h: 3886: };
[; ;pic18lf1320.h: 3887: } INTCON3bits_t;
[; ;pic18lf1320.h: 3888: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18lf1320.h: 3953: extern volatile unsigned char INTCON2 @ 0xFF1;
"3955
[; ;pic18lf1320.h: 3955: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18lf1320.h: 3958: typedef union {
[; ;pic18lf1320.h: 3959: struct {
[; ;pic18lf1320.h: 3960: unsigned :7;
[; ;pic18lf1320.h: 3961: unsigned NOT_RBPU :1;
[; ;pic18lf1320.h: 3962: };
[; ;pic18lf1320.h: 3963: struct {
[; ;pic18lf1320.h: 3964: unsigned RBIP :1;
[; ;pic18lf1320.h: 3965: unsigned :1;
[; ;pic18lf1320.h: 3966: unsigned TMR0IP :1;
[; ;pic18lf1320.h: 3967: unsigned :1;
[; ;pic18lf1320.h: 3968: unsigned INTEDG2 :1;
[; ;pic18lf1320.h: 3969: unsigned INTEDG1 :1;
[; ;pic18lf1320.h: 3970: unsigned INTEDG0 :1;
[; ;pic18lf1320.h: 3971: unsigned nRBPU :1;
[; ;pic18lf1320.h: 3972: };
[; ;pic18lf1320.h: 3973: struct {
[; ;pic18lf1320.h: 3974: unsigned :2;
[; ;pic18lf1320.h: 3975: unsigned T0IP :1;
[; ;pic18lf1320.h: 3976: unsigned :4;
[; ;pic18lf1320.h: 3977: unsigned RBPU :1;
[; ;pic18lf1320.h: 3978: };
[; ;pic18lf1320.h: 3979: } INTCON2bits_t;
[; ;pic18lf1320.h: 3980: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18lf1320.h: 4030: extern volatile unsigned char INTCON @ 0xFF2;
"4032
[; ;pic18lf1320.h: 4032: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18lf1320.h: 4035: typedef union {
[; ;pic18lf1320.h: 4036: struct {
[; ;pic18lf1320.h: 4037: unsigned RBIF :1;
[; ;pic18lf1320.h: 4038: unsigned INT0IF :1;
[; ;pic18lf1320.h: 4039: unsigned TMR0IF :1;
[; ;pic18lf1320.h: 4040: unsigned RBIE :1;
[; ;pic18lf1320.h: 4041: unsigned INT0IE :1;
[; ;pic18lf1320.h: 4042: unsigned TMR0IE :1;
[; ;pic18lf1320.h: 4043: unsigned PEIE_GIEL :1;
[; ;pic18lf1320.h: 4044: unsigned GIE_GIEH :1;
[; ;pic18lf1320.h: 4045: };
[; ;pic18lf1320.h: 4046: struct {
[; ;pic18lf1320.h: 4047: unsigned :1;
[; ;pic18lf1320.h: 4048: unsigned INT0F :1;
[; ;pic18lf1320.h: 4049: unsigned T0IF :1;
[; ;pic18lf1320.h: 4050: unsigned :1;
[; ;pic18lf1320.h: 4051: unsigned INT0E :1;
[; ;pic18lf1320.h: 4052: unsigned T0IE :1;
[; ;pic18lf1320.h: 4053: unsigned PEIE :1;
[; ;pic18lf1320.h: 4054: unsigned GIE :1;
[; ;pic18lf1320.h: 4055: };
[; ;pic18lf1320.h: 4056: struct {
[; ;pic18lf1320.h: 4057: unsigned :1;
[; ;pic18lf1320.h: 4058: unsigned INTF :1;
[; ;pic18lf1320.h: 4059: unsigned :2;
[; ;pic18lf1320.h: 4060: unsigned INTE :1;
[; ;pic18lf1320.h: 4061: unsigned :1;
[; ;pic18lf1320.h: 4062: unsigned GIEL :1;
[; ;pic18lf1320.h: 4063: unsigned GIEH :1;
[; ;pic18lf1320.h: 4064: };
[; ;pic18lf1320.h: 4065: } INTCONbits_t;
[; ;pic18lf1320.h: 4066: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18lf1320.h: 4161: extern volatile unsigned short PROD @ 0xFF3;
"4163
[; ;pic18lf1320.h: 4163: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18lf1320.h: 4168: extern volatile unsigned char PRODL @ 0xFF3;
"4170
[; ;pic18lf1320.h: 4170: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18lf1320.h: 4175: extern volatile unsigned char PRODH @ 0xFF4;
"4177
[; ;pic18lf1320.h: 4177: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18lf1320.h: 4182: extern volatile unsigned char TABLAT @ 0xFF5;
"4184
[; ;pic18lf1320.h: 4184: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18lf1320.h: 4190: extern volatile unsigned short long TBLPTR @ 0xFF6;
"4193
[; ;pic18lf1320.h: 4193: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18lf1320.h: 4198: extern volatile unsigned char TBLPTRL @ 0xFF6;
"4200
[; ;pic18lf1320.h: 4200: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18lf1320.h: 4205: extern volatile unsigned char TBLPTRH @ 0xFF7;
"4207
[; ;pic18lf1320.h: 4207: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18lf1320.h: 4212: extern volatile unsigned char TBLPTRU @ 0xFF8;
"4214
[; ;pic18lf1320.h: 4214: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18lf1320.h: 4220: extern volatile unsigned short long PCLAT @ 0xFF9;
"4223
[; ;pic18lf1320.h: 4223: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18lf1320.h: 4227: extern volatile unsigned short long PC @ 0xFF9;
"4230
[; ;pic18lf1320.h: 4230: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18lf1320.h: 4235: extern volatile unsigned char PCL @ 0xFF9;
"4237
[; ;pic18lf1320.h: 4237: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18lf1320.h: 4242: extern volatile unsigned char PCLATH @ 0xFFA;
"4244
[; ;pic18lf1320.h: 4244: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18lf1320.h: 4249: extern volatile unsigned char PCLATU @ 0xFFB;
"4251
[; ;pic18lf1320.h: 4251: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18lf1320.h: 4256: extern volatile unsigned char STKPTR @ 0xFFC;
"4258
[; ;pic18lf1320.h: 4258: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18lf1320.h: 4261: typedef union {
[; ;pic18lf1320.h: 4262: struct {
[; ;pic18lf1320.h: 4263: unsigned STKPTR :5;
[; ;pic18lf1320.h: 4264: unsigned :1;
[; ;pic18lf1320.h: 4265: unsigned STKUNF :1;
[; ;pic18lf1320.h: 4266: unsigned STKFUL :1;
[; ;pic18lf1320.h: 4267: };
[; ;pic18lf1320.h: 4268: struct {
[; ;pic18lf1320.h: 4269: unsigned STKPTR0 :1;
[; ;pic18lf1320.h: 4270: unsigned STKPTR1 :1;
[; ;pic18lf1320.h: 4271: unsigned STKPTR2 :1;
[; ;pic18lf1320.h: 4272: unsigned STKPTR3 :1;
[; ;pic18lf1320.h: 4273: unsigned STKPTR4 :1;
[; ;pic18lf1320.h: 4274: unsigned :2;
[; ;pic18lf1320.h: 4275: unsigned STKOVF :1;
[; ;pic18lf1320.h: 4276: };
[; ;pic18lf1320.h: 4277: struct {
[; ;pic18lf1320.h: 4278: unsigned SP0 :1;
[; ;pic18lf1320.h: 4279: unsigned SP1 :1;
[; ;pic18lf1320.h: 4280: unsigned SP2 :1;
[; ;pic18lf1320.h: 4281: unsigned SP3 :1;
[; ;pic18lf1320.h: 4282: unsigned SP4 :1;
[; ;pic18lf1320.h: 4283: };
[; ;pic18lf1320.h: 4284: } STKPTRbits_t;
[; ;pic18lf1320.h: 4285: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18lf1320.h: 4361: extern volatile unsigned short long TOS @ 0xFFD;
"4364
[; ;pic18lf1320.h: 4364: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18lf1320.h: 4369: extern volatile unsigned char TOSL @ 0xFFD;
"4371
[; ;pic18lf1320.h: 4371: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18lf1320.h: 4376: extern volatile unsigned char TOSH @ 0xFFE;
"4378
[; ;pic18lf1320.h: 4378: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18lf1320.h: 4383: extern volatile unsigned char TOSU @ 0xFFF;
"4385
[; ;pic18lf1320.h: 4385: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18lf1320.h: 4395: extern volatile __bit ABDEN @ (((unsigned) &BAUDCTL)*8) + 0;
[; ;pic18lf1320.h: 4397: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18lf1320.h: 4399: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18lf1320.h: 4401: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18lf1320.h: 4403: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18lf1320.h: 4405: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18lf1320.h: 4407: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18lf1320.h: 4409: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18lf1320.h: 4411: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18lf1320.h: 4413: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18lf1320.h: 4415: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18lf1320.h: 4417: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18lf1320.h: 4419: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18lf1320.h: 4421: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18lf1320.h: 4423: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18lf1320.h: 4425: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18lf1320.h: 4427: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18lf1320.h: 4429: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18lf1320.h: 4431: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18lf1320.h: 4433: extern volatile __bit AN4 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18lf1320.h: 4435: extern volatile __bit AN5 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18lf1320.h: 4437: extern volatile __bit AN6 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18lf1320.h: 4439: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18lf1320.h: 4441: extern volatile __bit BRG16 @ (((unsigned) &BAUDCTL)*8) + 3;
[; ;pic18lf1320.h: 4443: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18lf1320.h: 4445: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18lf1320.h: 4447: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18lf1320.h: 4449: extern volatile __bit CCP1 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18lf1320.h: 4451: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18lf1320.h: 4453: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18lf1320.h: 4455: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18lf1320.h: 4457: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18lf1320.h: 4459: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18lf1320.h: 4461: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18lf1320.h: 4463: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18lf1320.h: 4465: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18lf1320.h: 4467: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18lf1320.h: 4469: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18lf1320.h: 4471: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18lf1320.h: 4473: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18lf1320.h: 4475: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18lf1320.h: 4477: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18lf1320.h: 4479: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18lf1320.h: 4481: extern volatile __bit CK @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18lf1320.h: 4483: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18lf1320.h: 4485: extern volatile __bit CLKIN @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18lf1320.h: 4487: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18lf1320.h: 4489: extern volatile __bit CLKOUT @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18lf1320.h: 4491: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18lf1320.h: 4493: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18lf1320.h: 4495: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18lf1320.h: 4497: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18lf1320.h: 4499: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18lf1320.h: 4501: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18lf1320.h: 4503: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf1320.h: 4505: extern volatile __bit DT @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18lf1320.h: 4507: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18lf1320.h: 4509: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCPAS)*8) + 4;
[; ;pic18lf1320.h: 4511: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCPAS)*8) + 5;
[; ;pic18lf1320.h: 4513: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCPAS)*8) + 6;
[; ;pic18lf1320.h: 4515: extern volatile __bit ECCPASE @ (((unsigned) &ECCPAS)*8) + 7;
[; ;pic18lf1320.h: 4517: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18lf1320.h: 4519: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18lf1320.h: 4521: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18lf1320.h: 4523: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18lf1320.h: 4525: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18lf1320.h: 4527: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18lf1320.h: 4529: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18lf1320.h: 4531: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18lf1320.h: 4533: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18lf1320.h: 4535: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18lf1320.h: 4537: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18lf1320.h: 4539: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18lf1320.h: 4541: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf1320.h: 4543: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf1320.h: 4545: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf1320.h: 4547: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf1320.h: 4549: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf1320.h: 4551: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18lf1320.h: 4553: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18lf1320.h: 4555: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18lf1320.h: 4557: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18lf1320.h: 4559: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18lf1320.h: 4561: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18lf1320.h: 4563: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18lf1320.h: 4565: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18lf1320.h: 4567: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18lf1320.h: 4569: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18lf1320.h: 4571: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18lf1320.h: 4573: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18lf1320.h: 4575: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18lf1320.h: 4577: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18lf1320.h: 4579: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18lf1320.h: 4581: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18lf1320.h: 4583: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18lf1320.h: 4585: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18lf1320.h: 4587: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18lf1320.h: 4589: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18lf1320.h: 4591: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18lf1320.h: 4593: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18lf1320.h: 4595: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18lf1320.h: 4597: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18lf1320.h: 4599: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18lf1320.h: 4601: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18lf1320.h: 4603: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18lf1320.h: 4605: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18lf1320.h: 4607: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18lf1320.h: 4609: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18lf1320.h: 4611: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18lf1320.h: 4613: extern volatile __bit IVRST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18lf1320.h: 4615: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18lf1320.h: 4617: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18lf1320.h: 4619: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18lf1320.h: 4621: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18lf1320.h: 4623: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18lf1320.h: 4625: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18lf1320.h: 4627: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18lf1320.h: 4629: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18lf1320.h: 4631: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18lf1320.h: 4633: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18lf1320.h: 4635: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18lf1320.h: 4637: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18lf1320.h: 4639: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18lf1320.h: 4641: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18lf1320.h: 4643: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18lf1320.h: 4645: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18lf1320.h: 4647: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18lf1320.h: 4649: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18lf1320.h: 4651: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18lf1320.h: 4653: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18lf1320.h: 4655: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18lf1320.h: 4657: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18lf1320.h: 4659: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18lf1320.h: 4661: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18lf1320.h: 4663: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18lf1320.h: 4665: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18lf1320.h: 4667: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18lf1320.h: 4669: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18lf1320.h: 4671: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18lf1320.h: 4673: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18lf1320.h: 4675: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18lf1320.h: 4677: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18lf1320.h: 4679: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18lf1320.h: 4681: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18lf1320.h: 4683: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18lf1320.h: 4685: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18lf1320.h: 4687: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18lf1320.h: 4689: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18lf1320.h: 4691: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18lf1320.h: 4693: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18lf1320.h: 4695: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18lf1320.h: 4697: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18lf1320.h: 4699: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18lf1320.h: 4701: extern volatile __bit MCLR @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf1320.h: 4703: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18lf1320.h: 4705: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18lf1320.h: 4707: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf1320.h: 4709: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf1320.h: 4711: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18lf1320.h: 4713: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18lf1320.h: 4715: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18lf1320.h: 4717: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18lf1320.h: 4719: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18lf1320.h: 4721: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18lf1320.h: 4723: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18lf1320.h: 4725: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18lf1320.h: 4727: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18lf1320.h: 4729: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18lf1320.h: 4731: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18lf1320.h: 4733: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18lf1320.h: 4735: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18lf1320.h: 4737: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18lf1320.h: 4739: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18lf1320.h: 4741: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18lf1320.h: 4743: extern volatile __bit P1A @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18lf1320.h: 4745: extern volatile __bit P1B @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18lf1320.h: 4747: extern volatile __bit P1C @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18lf1320.h: 4749: extern volatile __bit P1D @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18lf1320.h: 4751: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18lf1320.h: 4753: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18lf1320.h: 4755: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18lf1320.h: 4757: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18lf1320.h: 4759: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18lf1320.h: 4761: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18lf1320.h: 4763: extern volatile __bit PCFG4 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18lf1320.h: 4765: extern volatile __bit PCFG5 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18lf1320.h: 4767: extern volatile __bit PCFG6 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18lf1320.h: 4769: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18lf1320.h: 4771: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18lf1320.h: 4773: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18lf1320.h: 4775: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18lf1320.h: 4777: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18lf1320.h: 4779: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18lf1320.h: 4781: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18lf1320.h: 4783: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18lf1320.h: 4785: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18lf1320.h: 4787: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18lf1320.h: 4789: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18lf1320.h: 4791: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18lf1320.h: 4793: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18lf1320.h: 4795: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18lf1320.h: 4797: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18lf1320.h: 4799: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18lf1320.h: 4801: extern volatile __bit PSSAC0 @ (((unsigned) &ECCPAS)*8) + 2;
[; ;pic18lf1320.h: 4803: extern volatile __bit PSSAC1 @ (((unsigned) &ECCPAS)*8) + 3;
[; ;pic18lf1320.h: 4805: extern volatile __bit PSSBD0 @ (((unsigned) &ECCPAS)*8) + 0;
[; ;pic18lf1320.h: 4807: extern volatile __bit PSSBD1 @ (((unsigned) &ECCPAS)*8) + 1;
[; ;pic18lf1320.h: 4809: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf1320.h: 4811: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18lf1320.h: 4813: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18lf1320.h: 4815: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18lf1320.h: 4817: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18lf1320.h: 4819: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18lf1320.h: 4821: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18lf1320.h: 4823: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18lf1320.h: 4825: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18lf1320.h: 4827: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18lf1320.h: 4829: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18lf1320.h: 4831: extern volatile __bit RCIDL @ (((unsigned) &BAUDCTL)*8) + 6;
[; ;pic18lf1320.h: 4833: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18lf1320.h: 4835: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18lf1320.h: 4837: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18lf1320.h: 4839: extern volatile __bit RCMT @ (((unsigned) &BAUDCTL)*8) + 6;
[; ;pic18lf1320.h: 4841: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18lf1320.h: 4843: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18lf1320.h: 4845: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18lf1320.h: 4847: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18lf1320.h: 4849: extern volatile __bit RX @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18lf1320.h: 4851: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18lf1320.h: 4853: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18lf1320.h: 4855: extern volatile __bit SCKP @ (((unsigned) &BAUDCTL)*8) + 4;
[; ;pic18lf1320.h: 4857: extern volatile __bit SCS @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18lf1320.h: 4859: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18lf1320.h: 4861: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18lf1320.h: 4863: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18lf1320.h: 4865: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18lf1320.h: 4867: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18lf1320.h: 4869: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18lf1320.h: 4871: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18lf1320.h: 4873: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18lf1320.h: 4875: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18lf1320.h: 4877: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18lf1320.h: 4879: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18lf1320.h: 4881: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18lf1320.h: 4883: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18lf1320.h: 4885: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18lf1320.h: 4887: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18lf1320.h: 4889: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18lf1320.h: 4891: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18lf1320.h: 4893: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18lf1320.h: 4895: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18lf1320.h: 4897: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18lf1320.h: 4899: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18lf1320.h: 4901: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18lf1320.h: 4903: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18lf1320.h: 4905: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18lf1320.h: 4907: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18lf1320.h: 4909: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18lf1320.h: 4911: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18lf1320.h: 4913: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18lf1320.h: 4915: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18lf1320.h: 4917: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18lf1320.h: 4919: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18lf1320.h: 4921: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18lf1320.h: 4923: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18lf1320.h: 4925: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18lf1320.h: 4927: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18lf1320.h: 4929: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18lf1320.h: 4931: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18lf1320.h: 4933: extern volatile __bit T13CKI @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18lf1320.h: 4935: extern volatile __bit T1CKI @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18lf1320.h: 4937: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18lf1320.h: 4939: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18lf1320.h: 4941: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18lf1320.h: 4943: extern volatile __bit T1OSI @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18lf1320.h: 4945: extern volatile __bit T1OSO @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18lf1320.h: 4947: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18lf1320.h: 4949: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18lf1320.h: 4951: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18lf1320.h: 4953: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18lf1320.h: 4955: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18lf1320.h: 4957: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18lf1320.h: 4959: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18lf1320.h: 4961: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18lf1320.h: 4963: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18lf1320.h: 4965: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18lf1320.h: 4967: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18lf1320.h: 4969: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18lf1320.h: 4971: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18lf1320.h: 4973: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18lf1320.h: 4975: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18lf1320.h: 4977: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18lf1320.h: 4979: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18lf1320.h: 4981: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18lf1320.h: 4983: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18lf1320.h: 4985: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18lf1320.h: 4987: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18lf1320.h: 4989: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18lf1320.h: 4991: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18lf1320.h: 4993: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18lf1320.h: 4995: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18lf1320.h: 4997: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18lf1320.h: 4999: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18lf1320.h: 5001: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18lf1320.h: 5003: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18lf1320.h: 5005: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18lf1320.h: 5007: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18lf1320.h: 5009: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18lf1320.h: 5011: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18lf1320.h: 5013: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18lf1320.h: 5015: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18lf1320.h: 5017: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18lf1320.h: 5019: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18lf1320.h: 5021: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18lf1320.h: 5023: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18lf1320.h: 5025: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18lf1320.h: 5027: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18lf1320.h: 5029: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18lf1320.h: 5031: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18lf1320.h: 5033: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18lf1320.h: 5035: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18lf1320.h: 5037: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18lf1320.h: 5039: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18lf1320.h: 5041: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18lf1320.h: 5043: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18lf1320.h: 5045: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18lf1320.h: 5047: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18lf1320.h: 5049: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18lf1320.h: 5051: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18lf1320.h: 5053: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18lf1320.h: 5055: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18lf1320.h: 5057: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18lf1320.h: 5059: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18lf1320.h: 5061: extern volatile __bit TX @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18lf1320.h: 5063: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18lf1320.h: 5065: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18lf1320.h: 5067: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18lf1320.h: 5069: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18lf1320.h: 5071: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18lf1320.h: 5073: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18lf1320.h: 5075: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18lf1320.h: 5077: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18lf1320.h: 5079: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18lf1320.h: 5081: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18lf1320.h: 5083: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18lf1320.h: 5085: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18lf1320.h: 5087: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18lf1320.h: 5089: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18lf1320.h: 5091: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18lf1320.h: 5093: extern volatile __bit VCFG0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18lf1320.h: 5095: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18lf1320.h: 5097: extern volatile __bit VCFG1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18lf1320.h: 5099: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18lf1320.h: 5101: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18lf1320.h: 5103: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18lf1320.h: 5105: extern volatile __bit W4E @ (((unsigned) &BAUDCTL)*8) + 1;
[; ;pic18lf1320.h: 5107: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18lf1320.h: 5109: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18lf1320.h: 5111: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18lf1320.h: 5113: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18lf1320.h: 5115: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18lf1320.h: 5117: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18lf1320.h: 5119: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18lf1320.h: 5121: extern volatile __bit WUE @ (((unsigned) &BAUDCTL)*8) + 1;
[; ;pic18lf1320.h: 5123: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18lf1320.h: 5125: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18lf1320.h: 5127: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf1320.h: 5129: extern volatile __bit nMCLR @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf1320.h: 5131: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18lf1320.h: 5133: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18lf1320.h: 5135: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18lf1320.h: 5137: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18lf1320.h: 5139: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18lf1320.h: 5141: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18lf1320.h: 5143: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;mane.c: 103: typedef union
[; ;mane.c: 104: {
[; ;mane.c: 105: struct
[; ;mane.c: 106: {
[; ;mane.c: 107: unsigned interrupt_complete : 1;
[; ;mane.c: 108: unsigned got_ack : 1;
[; ;mane.c: 109: };
[; ;mane.c: 111: unsigned char value;
[; ;mane.c: 112: } flags_t;
"114 mane.c
[v _flags `S175 ~T0 @X0 1 e ]
[; ;mane.c: 114: flags_t flags;
"115
[v _serial_in `uc ~T0 @X0 1 e ]
[i _serial_in
-> -> 0 `i `uc
]
[; ;mane.c: 115: uint8_t serial_in = 0x00;
"116
[v _value `uc ~T0 @X0 1 e ]
[i _value
-> -> 255 `i `uc
]
[; ;mane.c: 116: uint8_t value = 0xff;
"117
[v _prev_value `uc ~T0 @X0 1 e ]
[i _prev_value
-> -> 255 `i `uc
]
[; ;mane.c: 117: uint8_t prev_value = 0xff;
"119
[v _code `uc ~T0 @X0 1 e ]
[i _code
-> -> 0 `i `uc
]
[; ;mane.c: 119: uint8_t code = 0x00;
[; ;mane.c: 121: void idle();
[; ;mane.c: 122: void read_sync();
"124
[v _tx_state `*F1938 ~T0 @X0 1 e ]
[i _tx_state
&U _idle
]
[; ;mane.c: 124: void (*tx_state)() = idle;
"125
[v _rx_state `*F1941 ~T0 @X0 1 e ]
[i _rx_state
&U _read_sync
]
[; ;mane.c: 125: void (*rx_state)() = read_sync;
"127
[v _send_data `(v ~T0 @X0 1 ef ]
"128
{
[; ;mane.c: 127: void send_data()
[; ;mane.c: 128: {
[e :U _send_data ]
[f ]
[; ;mane.c: 129: code = PORTA;
"129
[e = _code _PORTA ]
[; ;mane.c: 130: code &= 0x3;
"130
[e =& _code -> -> 3 `i `uc ]
[; ;mane.c: 131: code |= code << 2;
"131
[e =| _code -> << -> _code `i -> 2 `i `uc ]
[; ;mane.c: 132: code |= code << 4;
"132
[e =| _code -> << -> _code `i -> 4 `i `uc ]
[; ;mane.c: 133: code ^= 0b11011000;
"133
[e =^ _code -> -> 216 `i `uc ]
[; ;mane.c: 134: TXREG = code;
"134
[e = _TXREG _code ]
[; ;mane.c: 135: tx_state = idle;
"135
[e = _tx_state &U _idle ]
[; ;mane.c: 136: }
"136
[e :UE 177 ]
}
"139
[v _send_sync `(v ~T0 @X0 1 ef ]
"140
{
[; ;mane.c: 139: void send_sync()
[; ;mane.c: 140: {
[e :U _send_sync ]
[f ]
[; ;mane.c: 141: TXREG = 0xff;
"141
[e = _TXREG -> -> 255 `i `uc ]
[; ;mane.c: 142: tx_state = send_data;
"142
[e = _tx_state &U _send_data ]
[; ;mane.c: 143: }
"143
[e :UE 178 ]
}
"145
[v _idle `(v ~T0 @X0 1 ef ]
"146
{
[; ;mane.c: 145: void idle()
[; ;mane.c: 146: {
[e :U _idle ]
[f ]
[; ;mane.c: 147: }
"147
[e :UE 179 ]
}
"149
[v _read_ack `(v ~T0 @X0 1 ef ]
"150
{
[; ;mane.c: 149: void read_ack()
[; ;mane.c: 150: {
[e :U _read_ack ]
[f ]
[; ;mane.c: 151: if(serial_in == code)
"151
[e $ ! == -> _serial_in `i -> _code `i 181  ]
[; ;mane.c: 152: {
"152
{
[; ;mane.c: 154: flags.got_ack = 1;
"154
[e = . . _flags 0 1 -> -> 1 `i `uc ]
"155
}
[e :U 181 ]
[; ;mane.c: 155: }
[; ;mane.c: 156: rx_state = read_sync;
"156
[e = _rx_state &U _read_sync ]
[; ;mane.c: 157: }
"157
[e :UE 180 ]
}
"159
[v _read_sync `(v ~T0 @X0 1 ef ]
"160
{
[; ;mane.c: 159: void read_sync()
[; ;mane.c: 160: {
[e :U _read_sync ]
[f ]
[; ;mane.c: 161: if(serial_in == 0xff)
"161
[e $ ! == -> _serial_in `i -> 255 `i 183  ]
[; ;mane.c: 162: {
"162
{
[; ;mane.c: 163: rx_state = read_ack;
"163
[e = _rx_state &U _read_ack ]
"164
}
[e :U 183 ]
[; ;mane.c: 164: }
[; ;mane.c: 165: }
"165
[e :UE 182 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"167
[v _main `(v ~T0 @X0 1 ef ]
"168
{
[; ;mane.c: 167: void main()
[; ;mane.c: 168: {
[e :U _main ]
[f ]
[; ;mane.c: 169: OSCCON = 0b01110000;
"169
[e = _OSCCON -> -> 112 `i `uc ]
[; ;mane.c: 171: ADCON1 = 0xff;
"171
[e = _ADCON1 -> -> 255 `i `uc ]
[; ;mane.c: 173: TRISAbits.TRISA0 = 1;
"173
[e = . . _TRISAbits 0 0 -> -> 1 `i `uc ]
[; ;mane.c: 174: TRISAbits.TRISA1 = 1;
"174
[e = . . _TRISAbits 0 1 -> -> 1 `i `uc ]
[; ;mane.c: 177: TRISAbits.TRISA6 = 0;
"177
[e = . . _TRISAbits 0 6 -> -> 0 `i `uc ]
[; ;mane.c: 178: LATAbits.LATA6 = 1;
"178
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;mane.c: 180: flags.value = 0;
"180
[e = . _flags 1 -> -> 0 `i `uc ]
[; ;mane.c: 182: RCSTA = 0b10010000;
"182
[e = _RCSTA -> -> 144 `i `uc ]
[; ;mane.c: 183: TXSTA = 0b00100100;
"183
[e = _TXSTA -> -> 36 `i `uc ]
[; ;mane.c: 184: BAUDCTL = 0b00001000;
"184
[e = _BAUDCTL -> -> 8 `i `uc ]
[; ;mane.c: 186: SPBRG = (8000000 / (115200 * 4));
"186
[e = _SPBRG -> / -> 8000000 `l * -> 115200 `l -> -> 4 `i `l `uc ]
[; ;mane.c: 188: PIR1bits.RCIF = 0;
"188
[e = . . _PIR1bits 0 5 -> -> 0 `i `uc ]
[; ;mane.c: 189: PIE1bits.RCIE = 1;
"189
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
[; ;mane.c: 193: T0CON = 0b10000000;
"193
[e = _T0CON -> -> 128 `i `uc ]
[; ;mane.c: 194: TMR0 = -40000;
"194
[e = _TMR0 -> -U -> 40000 `l `us ]
[; ;mane.c: 196: INTCONbits.TMR0IF = 0;
"196
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;mane.c: 197: INTCONbits.TMR0IE = 1;
"197
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
[; ;mane.c: 198: INTCONbits.PEIE = 1;
"198
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;mane.c: 199: INTCONbits.GIE = 1;
"199
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;mane.c: 201: while(1)
"201
[e :U 186 ]
[; ;mane.c: 202: {
"202
{
[; ;mane.c: 203: asm(" clrwdt");
"203
[; <"  clrwdt ;# ">
[; ;mane.c: 204: if(PIR1bits.TXIF)
"204
[e $ ! != -> . . _PIR1bits 0 4 `i -> -> -> 0 `i `Vuc `i 188  ]
[; ;mane.c: 205: {
"205
{
[; ;mane.c: 206: tx_state();
"206
[e ( *U _tx_state ..  ]
"207
}
[e :U 188 ]
"208
}
[e :U 185 ]
"201
[e $U 186  ]
[e :U 187 ]
[; ;mane.c: 207: }
[; ;mane.c: 208: }
[; ;mane.c: 209: }
"209
[e :UE 184 ]
}
[v $root$_isr1 `(v ~T0 @X0 0 e ]
"212
[v _isr1 `(v ~T6 @X0 1 ef ]
"213
{
[; ;mane.c: 212: void __interrupt(low_priority) isr1()
[; ;mane.c: 213: {
[e :U _isr1 ]
[f ]
[; ;mane.c: 214: }
"214
[e :UE 189 ]
}
[v $root$_isr `(v ~T0 @X0 0 e ]
"216
[v _isr `(v ~T7 @X0 1 ef ]
"217
{
[; ;mane.c: 216: void __interrupt(high_priority) isr()
[; ;mane.c: 217: {
[e :U _isr ]
[f ]
[; ;mane.c: 218: flags.interrupt_complete = 0;
"218
[e = . . _flags 0 0 -> -> 0 `i `uc ]
[; ;mane.c: 221: while(!flags.interrupt_complete)
"221
[e $U 191  ]
[e :U 192 ]
[; ;mane.c: 222: {
"222
{
[; ;mane.c: 223: flags.interrupt_complete = 1;
"223
[e = . . _flags 0 0 -> -> 1 `i `uc ]
[; ;mane.c: 225: if(INTCONbits.TMR0IF)
"225
[e $ ! != -> . . _INTCONbits 0 2 `i -> -> -> 0 `i `Vuc `i 194  ]
[; ;mane.c: 226: {
"226
{
[; ;mane.c: 227: INTCONbits.TMR0IF = 0;
"227
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;mane.c: 228: TMR0 = -40000;
"228
[e = _TMR0 -> -U -> 40000 `l `us ]
[; ;mane.c: 229: flags.interrupt_complete = 0;
"229
[e = . . _flags 0 0 -> -> 0 `i `uc ]
[; ;mane.c: 230: prev_value = value;
"230
[e = _prev_value _value ]
[; ;mane.c: 231: value = PORTA & 0x3;
"231
[e = _value -> & -> _PORTA `i -> 3 `i `uc ]
[; ;mane.c: 233: if(value != prev_value ||
[; ;mane.c: 234: !flags.got_ack)
"234
[e $ ! || != -> _value `i -> _prev_value `i ! != -> . . _flags 0 1 `i -> -> -> 0 `i `uc `i 195  ]
[; ;mane.c: 235: {
"235
{
[; ;mane.c: 236: flags.got_ack = 0;
"236
[e = . . _flags 0 1 -> -> 0 `i `uc ]
[; ;mane.c: 237: prev_value = value;
"237
[e = _prev_value _value ]
[; ;mane.c: 240: tx_state = send_sync;
"240
[e = _tx_state &U _send_sync ]
[; ;mane.c: 241: LATAbits.LATA6 = !LATAbits.LATA6;
"241
[e = . . _LATAbits 0 6 -> -> ! != -> . . _LATAbits 0 6 `i -> -> -> 0 `i `Vuc `i `i `uc ]
"242
}
[; ;mane.c: 242: }
[e $U 196  ]
"243
[e :U 195 ]
[; ;mane.c: 243: else
[; ;mane.c: 244: {
"244
{
[; ;mane.c: 246: if(!LATAbits.LATA6)
"246
[e $ ! ! != -> . . _LATAbits 0 6 `i -> -> -> 0 `i `Vuc `i 197  ]
[; ;mane.c: 247: {
"247
{
[; ;mane.c: 248: LATAbits.LATA6 = 1;
"248
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
"249
}
[e :U 197 ]
"250
}
[e :U 196 ]
"251
}
[e :U 194 ]
[; ;mane.c: 249: }
[; ;mane.c: 250: }
[; ;mane.c: 251: }
[; ;mane.c: 254: if(PIR1bits.RCIF)
"254
[e $ ! != -> . . _PIR1bits 0 5 `i -> -> -> 0 `i `Vuc `i 198  ]
[; ;mane.c: 255: {
"255
{
[; ;mane.c: 256: flags.interrupt_complete = 0;
"256
[e = . . _flags 0 0 -> -> 0 `i `uc ]
[; ;mane.c: 257: serial_in = RCREG;
"257
[e = _serial_in _RCREG ]
[; ;mane.c: 258: PIR1bits.RCIF = 0;
"258
[e = . . _PIR1bits 0 5 -> -> 0 `i `uc ]
[; ;mane.c: 259: rx_state();
"259
[e ( *U _rx_state ..  ]
"260
}
[e :U 198 ]
"262
}
[e :U 191 ]
"221
[e $ ! != -> . . _flags 0 0 `i -> -> -> 0 `i `uc `i 192  ]
[e :U 193 ]
[; ;mane.c: 260: }
[; ;mane.c: 262: }
[; ;mane.c: 263: }
"263
[e :UE 190 ]
}
