#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x142604080 .scope module, "tb_numConv" "tb_numConv" 2 1;
 .timescale 0 0;
P_0x600003de0640 .param/l "n" 0 2 2, +C4<00000000000000000000000000000100>;
v0x600001ae4480_0 .var "bin", 3 0;
v0x600001ae4510_0 .net "bin_2_gray", 3 0, L_0x6000003e42a0;  1 drivers
v0x600001ae45a0_0 .net "gray_2_bin", 3 0, v0x600001ae4360_0;  1 drivers
S_0x1426041f0 .scope module, "DUT" "numConv" 2 14, 3 3 0, S_0x142604080;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "bin_2_gray";
    .port_info 1 /OUTPUT 4 "gray_2_bin";
    .port_info 2 /INPUT 4 "bin";
P_0x600003de06c0 .param/l "n" 0 3 3, +C4<00000000000000000000000000000100>;
L_0x6000003e42a0 .functor XOR 4, L_0x6000019e00a0, v0x600001ae4480_0, C4<0000>, C4<0000>;
v0x600001ae4090_0 .net *"_ivl_0", 3 0, L_0x6000019e00a0;  1 drivers
v0x600001ae4120_0 .net *"_ivl_2", 2 0, L_0x6000019e0000;  1 drivers
L_0x158050010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ae41b0_0 .net *"_ivl_4", 0 0, L_0x158050010;  1 drivers
v0x600001ae4240_0 .net "bin", 3 0, v0x600001ae4480_0;  1 drivers
v0x600001ae42d0_0 .net "bin_2_gray", 3 0, L_0x6000003e42a0;  alias, 1 drivers
v0x600001ae4360_0 .var "gray_2_bin", 3 0;
v0x600001ae43f0_0 .var/i "i", 31 0;
E_0x600003de0740 .event anyedge, v0x600001ae42d0_0;
L_0x6000019e0000 .part v0x600001ae4480_0, 1, 3;
L_0x6000019e00a0 .concat [ 3 1 0 0], L_0x6000019e0000, L_0x158050010;
    .scope S_0x1426041f0;
T_0 ;
    %wait E_0x600003de0740;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001ae43f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600001ae43f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x600001ae42d0_0;
    %load/vec4 v0x600001ae43f0_0;
    %ix/vec4 4;
    %shiftr 4;
    %xor/r;
    %ix/getv/s 4, v0x600001ae43f0_0;
    %store/vec4 v0x600001ae4360_0, 4, 1;
    %load/vec4 v0x600001ae43f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001ae43f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x142604080;
T_1 ;
    %vpi_call 2 25 "$dumpfile", "tb_numConv.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x142604080 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x142604080;
T_2 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x600001ae4480_0, 0, 4;
    %delay 1410065408, 2;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_numConv.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/numConv/numConv.v";
