\clearpage
\phantomsection
\addcontentsline{toc}{subsection}{[C]LC}
\insnriscvlabel{lc}
\insnriscvlabel{clc}
\subsection*{[C]LC}

\subsubsection*{Format}

\noindent\rvcheriasmfmt[RV32, integer mode]{\rvcheriasminsnref{LC} cd, rs1, imm}

\noindent\rvcheriasmfmt[RV32, capability mode]{\rvcheriasminsnref{CLC} cd, cs1, imm}

\begin{center}
\begin{bytefield}{32}
	\bitheader[endianness=big]{0,6,7,11,12,14,15,19,20,31}\\
	\bitbox{12}{imm}
	\bitbox{5}{rs1/cs1}
	\bitbox{3}{0x3}
	\bitbox{5}{cd}
	\bitbox{7}{0x3}
\end{bytefield}
\end{center}

\noindent\rvcheriasmfmt[RV64, integer mode]{\rvcheriasminsnref{LC} cd, rs1, imm}

\noindent\rvcheriasmfmt[RV64, capability mode]{\rvcheriasminsnref{CLC} cd, cs1, imm}

\begin{center}
\begin{bytefield}{32}
	\bitheader[endianness=big]{0,6,7,11,12,14,15,19,20,31}\\
	\bitbox{12}{imm}
	\bitbox{5}{rs1/cs1}
	\bitbox{3}{0x2}
	\bitbox{5}{cd}
	\bitbox{7}{0xf}
\end{bytefield}
\end{center}

% XXX: Ideally we would be able to use [LC](LoadCapImm) in the saildoc but that
% generates a link to the literal LoadCapImm.
\label{sailRISCVzLC}
\sailRISCVisarefbody{LoadCapImm}
