!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
AMPMPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class AMPMPrefetcher(QueuedPrefetcher):$/;"	c
AMPMPrefetcher	src/mem/cache/prefetch/access_map_pattern_matching.cc	/^AMPMPrefetcher::AMPMPrefetcher(const AMPMPrefetcherParams *p)$/;"	f	class:AMPMPrefetcher
AMPMPrefetcher	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^class AMPMPrefetcher : public QueuedPrefetcher$/;"	c
AM_ACCESS	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^        AM_ACCESS,$/;"	e	enum:AccessMapPatternMatching::AccessMapState
AM_INIT	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^        AM_INIT,$/;"	e	enum:AccessMapPatternMatching::AccessMapState
AM_INVALID	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^        AM_INVALID$/;"	e	enum:AccessMapPatternMatching::AccessMapState
AM_PREFETCH	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^        AM_PREFETCH,$/;"	e	enum:AccessMapPatternMatching::AccessMapState
ASIZE	259tests/lfsr.c	4;"	d	file:
AccessMapEntry	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^        AccessMapEntry(size_t num_entries) : states(num_entries, AM_INIT)$/;"	f	struct:AccessMapPatternMatching::AccessMapEntry
AccessMapEntry	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    struct AccessMapEntry : public TaggedEntry$/;"	s	class:AccessMapPatternMatching
AccessMapPatternMatching	src/mem/cache/prefetch/Prefetcher.py	/^class AccessMapPatternMatching(ClockedObject):$/;"	c
AccessMapPatternMatching	src/mem/cache/prefetch/access_map_pattern_matching.cc	/^AccessMapPatternMatching::AccessMapPatternMatching($/;"	f	class:AccessMapPatternMatching
AccessMapPatternMatching	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^class AccessMapPatternMatching : public ClockedObject$/;"	c
AccessMapState	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    enum AccessMapState$/;"	g	class:AccessMapPatternMatching
BOPPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class BOPPrefetcher(QueuedPrefetcher):$/;"	c
BPConfig	configs/common/Options.py	/^from . import BPConfig$/;"	i
BPConfig	configs/example/se.py	/^from common import BPConfig$/;"	i
BasePrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class BasePrefetcher(ClockedObject):$/;"	c
BasePrefetcher	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::BasePrefetcher(const BasePrefetcherParams *p)$/;"	f	class:BasePrefetcher
BasePrefetcher	src/mem/cache/prefetch/base.hh	/^class BasePrefetcher : public ClockedObject$/;"	c
CacheConfig	configs/example/se.py	/^from common import CacheConfig$/;"	i
ClockedObject	src/mem/cache/prefetch/Perceptron.py	/^from m5.objects.ClockedObject import ClockedObject$/;"	i
ClockedObject	src/mem/cache/prefetch/Prefetcher.py	/^from m5.objects.ClockedObject import ClockedObject$/;"	i
CpuConfig	configs/common/Options.py	/^from . import CpuConfig$/;"	i
CpuConfig	configs/example/se.py	/^from common import CpuConfig$/;"	i
DCPTEntry	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^        DCPTEntry(unsigned int num_deltas) : lastAddress(0), deltaPointer(0),$/;"	f	struct:DeltaCorrelatingPredictionTables::DCPTEntry
DCPTEntry	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^    struct DCPTEntry : public TaggedEntry$/;"	s	class:DeltaCorrelatingPredictionTables
DCPTPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class DCPTPrefetcher(QueuedPrefetcher):$/;"	c
DCPTPrefetcher	src/mem/cache/prefetch/delta_correlating_prediction_tables.cc	/^DCPTPrefetcher::DCPTPrefetcher(const DCPTPrefetcherParams *p)$/;"	f	class:DCPTPrefetcher
DCPTPrefetcher	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^class DCPTPrefetcher : public QueuedPrefetcher$/;"	c
DeferredPacket	src/mem/cache/prefetch/queued.hh	/^        DeferredPacket(PrefetchInfo const &pfi, Tick t, PacketPtr p,$/;"	f	struct:QueuedPrefetcher::DeferredPacket
DeferredPacket	src/mem/cache/prefetch/queued.hh	/^    struct DeferredPacket {$/;"	s	class:QueuedPrefetcher
DeltaCorrelatingPredictionTables	src/mem/cache/prefetch/Prefetcher.py	/^class DeltaCorrelatingPredictionTables(SimObject):$/;"	c
DeltaCorrelatingPredictionTables	src/mem/cache/prefetch/delta_correlating_prediction_tables.cc	/^DeltaCorrelatingPredictionTables::DeltaCorrelatingPredictionTables($/;"	f	class:DeltaCorrelatingPredictionTables
DeltaCorrelatingPredictionTables	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^class DeltaCorrelatingPredictionTables : public SimObject$/;"	c
ExternalCache	configs/common/CacheConfig.py	/^class ExternalCache(ExternalSlave):$/;"	c
ExternalCacheFactory	configs/common/CacheConfig.py	/^def ExternalCacheFactory(port_type):$/;"	f
FeatureSet	src/mem/cache/prefetch/perceptron_unit.hh	/^    enum FeatureSet {$/;"	g	class:PerceptronUnit
HWPConfig	configs/common/CacheConfig.py	/^from . import HWPConfig$/;"	i
HWPConfig	configs/common/MLConfig.py	/^from . import HWPConfig$/;"	i
HWPConfig	configs/common/MLUConfig.py	/^from . import HWPConfig$/;"	i
HWPConfig	configs/common/Options.py	/^from . import HWPConfig$/;"	i
HWPProbeEvent	src/mem/cache/prefetch/Prefetcher.py	/^class HWPProbeEvent(object):$/;"	c
HWPProbeEventRetiredInsts	src/mem/cache/prefetch/Prefetcher.py	/^class HWPProbeEventRetiredInsts(HWPProbeEvent):$/;"	c
INST_SHIFT_AMT	src/mem/cache/prefetch/perceptron_unit.cc	/^const int INST_SHIFT_AMT = 2; \/\/ Previously: param to BranchPredictor.py$/;"	v
ITERS	259tests/lfsr.c	5;"	d	file:
IndirectMemoryPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class IndirectMemoryPrefetcher(QueuedPrefetcher):$/;"	c
IrregularStreamBufferPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class IrregularStreamBufferPrefetcher(QueuedPrefetcher):$/;"	c
MLUConfig	configs/example/se-mlu.py	/^from common import MLUConfig$/;"	i
MLUConfig	configs/example/se.py	/^from common import MLUConfig$/;"	i
MemClass	configs/example/se.py	/^    MemClass = Simulation.setMemClass(options)$/;"	v
MemConfig	configs/common/Options.py	/^from . import MemConfig$/;"	i
MemConfig	configs/example/se.py	/^from common import MemConfig$/;"	i
MultiPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class MultiPrefetcher(BasePrefetcher):$/;"	c
Options	configs/example/se.py	/^from common import Options$/;"	i
PAST_PREDICTIONS	src/mem/cache/prefetch/perceptron_unit.hh	/^      PAST_PREDICTIONS = 0,$/;"	e	enum:PerceptronUnit::FeatureSet
PC_DELTA_ADDR	src/mem/cache/prefetch/perceptron_unit.hh	/^      PC_DELTA_ADDR$/;"	e	enum:PerceptronUnit::FeatureSet
PERCEPTRON	src/mem/cache/prefetch/perceptron.hh	2;"	d
PFHistory	src/mem/cache/prefetch/perceptron_unit.hh	/^        PFHistory(Addr pf_addr, int p_out, std::vector<int> *xn)$/;"	f	class:PerceptronUnit::PFHistory
PFHistory	src/mem/cache/prefetch/perceptron_unit.hh	/^    class PFHistory$/;"	c	class:PerceptronUnit
PIFPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class PIFPrefetcher(QueuedPrefetcher):$/;"	c
Perceptron	src/mem/cache/prefetch/perceptron.hh	/^  Perceptron(int size)$/;"	f	class:Perceptron
Perceptron	src/mem/cache/prefetch/perceptron.hh	/^class Perceptron$/;"	c
PerceptronPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class PerceptronPrefetcher(QueuedPrefetcher):$/;"	c
PerceptronPrefetcher	src/mem/cache/prefetch/perceptron_pf.cc	/^PerceptronPrefetcher::PerceptronPrefetcher(const PerceptronPrefetcherParams *p)$/;"	f	class:PerceptronPrefetcher
PerceptronPrefetcher	src/mem/cache/prefetch/perceptron_pf.hh	/^class PerceptronPrefetcher : public QueuedPrefetcher$/;"	c
PerceptronUnit	src/mem/cache/prefetch/Perceptron.py	/^class PerceptronUnit(ClockedObject):$/;"	c
PerceptronUnit	src/mem/cache/prefetch/Prefetcher.py	/^from m5.objects.Perceptron import PerceptronUnit$/;"	i
PerceptronUnit	src/mem/cache/prefetch/perceptron_unit.cc	/^PerceptronUnit::PerceptronUnit(const PerceptronUnitParams *p)$/;"	f	class:PerceptronUnit
PerceptronUnit	src/mem/cache/prefetch/perceptron_unit.hh	/^class PerceptronUnit : public ClockedObject$/;"	c
PlatformConfig	configs/common/Options.py	/^from . import PlatformConfig$/;"	i
PrefetchInfo	src/mem/cache/prefetch/prefetch_info.cc	/^PrefetchInfo::PrefetchInfo(PacketPtr pkt, Addr addr, bool miss)$/;"	f	class:PrefetchInfo
PrefetchInfo	src/mem/cache/prefetch/prefetch_info.cc	/^PrefetchInfo::PrefetchInfo(PrefetchInfo const &pfi, Addr addr)$/;"	f	class:PrefetchInfo
PrefetchInfo	src/mem/cache/prefetch/prefetch_info.hh	/^class PrefetchInfo {$/;"	c
PrefetchListener	src/mem/cache/prefetch/base.hh	/^        PrefetchListener(BasePrefetcher &_parent, ProbeManager *pm,$/;"	f	class:BasePrefetcher::PrefetchListener
PrefetchListener	src/mem/cache/prefetch/base.hh	/^    class PrefetchListener : public ProbeListenerArgBase<PacketPtr>$/;"	c	class:BasePrefetcher
QueuedPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class QueuedPrefetcher(BasePrefetcher):$/;"	c
QueuedPrefetcher	src/mem/cache/prefetch/queued.cc	/^QueuedPrefetcher::QueuedPrefetcher(const QueuedPrefetcherParams *p)$/;"	f	class:QueuedPrefetcher
QueuedPrefetcher	src/mem/cache/prefetch/queued.hh	/^class QueuedPrefetcher : public BasePrefetcher$/;"	c
Ruby	configs/example/se.py	/^from ruby import Ruby$/;"	i
SBOOEPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class SBOOEPrefetcher(QueuedPrefetcher):$/;"	c
STeMSPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class STeMSPrefetcher(QueuedPrefetcher):$/;"	c
SignaturePathPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class SignaturePathPrefetcher(QueuedPrefetcher):$/;"	c
SignaturePathPrefetcherV2	src/mem/cache/prefetch/Prefetcher.py	/^class SignaturePathPrefetcherV2(SignaturePathPrefetcher):$/;"	c
Simulation	configs/example/se.py	/^from common import Simulation$/;"	i
SlimAMPMPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class SlimAMPMPrefetcher(QueuedPrefetcher):$/;"	c
SlimAccessMapPatternMatching	src/mem/cache/prefetch/Prefetcher.py	/^class SlimAccessMapPatternMatching(AccessMapPatternMatching):$/;"	c
SlimDeltaCorrelatingPredictionTables	src/mem/cache/prefetch/Prefetcher.py	/^class SlimDeltaCorrelatingPredictionTables(DeltaCorrelatingPredictionTables):$/;"	c
StridePrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class StridePrefetcher(QueuedPrefetcher):$/;"	c
TaggedPrefetcher	src/mem/cache/prefetch/Prefetcher.py	/^class TaggedPrefetcher(QueuedPrefetcher):$/;"	c
__MEM_CACHE_PREFETCH_ACCESS_MAP_PATTERN_MATCHING_HH__	src/mem/cache/prefetch/access_map_pattern_matching.hh	41;"	d
__MEM_CACHE_PREFETCH_BASE_HH__	src/mem/cache/prefetch/base.hh	50;"	d
__MEM_CACHE_PREFETCH_DELTA_CORRELATING_PREDICTION_TABLES_HH_	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	32;"	d
__MEM_CACHE_PREFETCH_PERCEPTRON_PF_HH__	src/mem/cache/prefetch/perceptron_pf.hh	2;"	d
__MEM_CACHE_PREFETCH_PERCEPTRON_UNIT_HH__	src/mem/cache/prefetch/perceptron_unit.hh	9;"	d
__MEM_CACHE_PREFETCH_PREFETCHINFO_HH__	src/mem/cache/prefetch/prefetch_info.hh	47;"	d
__MEM_CACHE_PREFETCH_QUEUED_HH__	src/mem/cache/prefetch/queued.hh	41;"	d
__getattr__	configs/common/CacheConfig.py	/^    def __getattr__(cls, attr):$/;"	m	class:ExternalCache	file:
__init__	src/mem/cache/prefetch/Prefetcher.py	/^    def __init__(self, prefetcher, obj, *listOfNames):$/;"	m	class:HWPProbeEvent
__setattr__	configs/common/CacheConfig.py	/^    def __setattr__(cls, attr, value):$/;"	m	class:ExternalCache	file:
_events	src/mem/cache/prefetch/Prefetcher.py	/^    _events = []$/;"	v	class:BasePrefetcher
_listBPTypes	configs/common/Options.py	/^def _listBPTypes(option, opt, value, parser):$/;"	f
_listCpuTypes	configs/common/Options.py	/^def _listCpuTypes(option, opt, value, parser):$/;"	f
_listHWPTypes	configs/common/Options.py	/^def _listHWPTypes(option, opt, value, parser):$/;"	f
_listIndirectBPTypes	configs/common/Options.py	/^def _listIndirectBPTypes(option, opt, value, parser):$/;"	f
_listMemTypes	configs/common/Options.py	/^def _listMemTypes(option, opt, value, parser):$/;"	f
_listPlatformTypes	configs/common/Options.py	/^def _listPlatformTypes(option, opt, value, parser):$/;"	f
absolute_import	configs/common/CacheConfig.py	/^from __future__ import absolute_import$/;"	i
absolute_import	configs/common/MLConfig.py	/^from __future__ import absolute_import$/;"	i
absolute_import	configs/common/MLUConfig.py	/^from __future__ import absolute_import$/;"	i
absolute_import	configs/common/Options.py	/^from __future__ import absolute_import$/;"	i
absolute_import	configs/example/se.py	/^from __future__ import absolute_import$/;"	i
abstract	src/mem/cache/prefetch/Prefetcher.py	/^    abstract = True$/;"	v	class:BasePrefetcher
abstract	src/mem/cache/prefetch/Prefetcher.py	/^    abstract = True$/;"	v	class:QueuedPrefetcher
accept_all	src/mem/cache/prefetch/Perceptron.py	/^    accept_all = Param.Bool(False, "Accept all prefetch addresses.")$/;"	v	class:PerceptronUnit
accept_all	src/mem/cache/prefetch/perceptron_unit.hh	/^    bool accept_all;             \/\/ accept all offered prefetch addresses?$/;"	m	class:PerceptronUnit
accessMapTable	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    AssociativeSet<AccessMapEntry> accessMapTable;$/;"	m	class:AccessMapPatternMatching
access_map_table_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    access_map_table_assoc = Param.Unsigned(8,$/;"	v	class:AccessMapPatternMatching
access_map_table_entries	src/mem/cache/prefetch/Prefetcher.py	/^    access_map_table_entries = Param.MemorySize("256",$/;"	v	class:AccessMapPatternMatching
access_map_table_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    access_map_table_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:AccessMapPatternMatching
access_map_table_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    access_map_table_replacement_policy = Param.BaseReplacementPolicy(LRURP(),$/;"	v	class:AccessMapPatternMatching
active_generation_table_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    active_generation_table_assoc = Param.Unsigned(64,$/;"	v	class:STeMSPrefetcher
active_generation_table_entries	src/mem/cache/prefetch/Prefetcher.py	/^    active_generation_table_entries = Param.MemorySize("64",$/;"	v	class:STeMSPrefetcher
active_generation_table_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    active_generation_table_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:STeMSPrefetcher
active_generation_table_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    active_generation_table_replacement_policy = Param.BaseReplacementPolicy($/;"	v	class:STeMSPrefetcher
addAddress	src/mem/cache/prefetch/delta_correlating_prediction_tables.cc	/^DeltaCorrelatingPredictionTables::DCPTEntry::addAddress(Addr address,$/;"	f	class:DeltaCorrelatingPredictionTables::DCPTEntry
addCommonOptions	configs/common/Options.py	/^def addCommonOptions(parser):$/;"	f
addEvent	src/mem/cache/prefetch/Prefetcher.py	/^    def addEvent(self, newObject):$/;"	m	class:BasePrefetcher
addEventProbe	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::addEventProbe(SimObject *obj, const char *name)$/;"	f	class:BasePrefetcher
addFSOptions	configs/common/Options.py	/^def addFSOptions(parser):$/;"	f
addMLUOptions	configs/common/MLUConfig.py	/^def addMLUOptions(parser):$/;"	f
addNoISAOptions	configs/common/Options.py	/^def addNoISAOptions(parser):$/;"	f
addSEOptions	configs/common/Options.py	/^def addSEOptions(parser):$/;"	f
addToPath	configs/example/se-mlu.py	/^from m5.util import addToPath, fatal, warn$/;"	i
addToPath	configs/example/se.py	/^from m5.util import addToPath, fatal, warn$/;"	i
addr_array_len	src/mem/cache/prefetch/Prefetcher.py	/^    addr_array_len = Param.Unsigned(4, "Number of misses tracked")$/;"	v	class:IndirectMemoryPrefetcher
address	src/mem/cache/prefetch/prefetch_info.hh	/^  Addr address;$/;"	m	class:PrefetchInfo
address_map_cache_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    address_map_cache_assoc = Param.Unsigned(128,$/;"	v	class:IrregularStreamBufferPrefetcher
address_map_cache_entries	src/mem/cache/prefetch/Prefetcher.py	/^    address_map_cache_entries = Param.MemorySize("128",$/;"	v	class:IrregularStreamBufferPrefetcher
ampm	src/mem/cache/prefetch/Prefetcher.py	/^    ampm = Param.AccessMapPatternMatching( AccessMapPatternMatching(),$/;"	v	class:AMPMPrefetcher
ampm	src/mem/cache/prefetch/Prefetcher.py	/^    ampm = Param.AccessMapPatternMatching(SlimAccessMapPatternMatching(),$/;"	v	class:SlimAMPMPrefetcher
ampm	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    AccessMapPatternMatching &ampm;$/;"	m	class:AMPMPrefetcher
apps	configs/example/se.py	/^    apps = options.bench.split("-")$/;"	v
arm	configs/common/CacheConfig.py	/^            import cores.arm.HPI as core$/;"	i
arm	configs/common/CacheConfig.py	/^            import cores.arm.O3_ARM_v7a as core$/;"	i
arr	259tests/lfsr.c	/^silly_struct arr[ASIZE];$/;"	v
assoc	src/mem/cache/prefetch/Prefetcher.py	/^            assoc = Parent.active_generation_table_assoc,$/;"	v	class:STeMSPrefetcher
assoc	src/mem/cache/prefetch/Prefetcher.py	/^            assoc = Parent.pattern_sequence_table_assoc,$/;"	v	class:STeMSPrefetcher
assoc	src/mem/cache/prefetch/Prefetcher.py	/^        assoc = Parent.address_map_cache_assoc,$/;"	v	class:IrregularStreamBufferPrefetcher
assoc	src/mem/cache/prefetch/Prefetcher.py	/^        assoc = Parent.global_history_register_entries,$/;"	v	class:SignaturePathPrefetcherV2
bad_score	src/mem/cache/prefetch/Prefetcher.py	/^    bad_score = Param.Unsigned(10, "Score at which the HWP is disabled")$/;"	v	class:BOPPrefetcher
blkSize	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    const unsigned blkSize;$/;"	m	class:AccessMapPatternMatching
blkSize	src/mem/cache/prefetch/base.hh	/^    unsigned blkSize;$/;"	m	class:BasePrefetcher
blockAddress	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::blockAddress(Addr a) const$/;"	f	class:BasePrefetcher
blockIndex	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::blockIndex(Addr a) const$/;"	f	class:BasePrefetcher
block_size	src/mem/cache/prefetch/Prefetcher.py	/^    block_size = Param.Int(Parent.cache_line_size, "Block size in bytes")$/;"	v	class:BasePrefetcher
block_size	src/mem/cache/prefetch/Prefetcher.py	/^    block_size = Param.Unsigned(Parent.block_size,$/;"	v	class:AccessMapPatternMatching
bpClass	configs/example/se.py	/^        bpClass = BPConfig.get(options.bp_type)$/;"	v
buildEnv	configs/common/Options.py	/^from m5.defines import buildEnv$/;"	i
buildEnv	configs/example/se.py	/^from m5.defines import buildEnv$/;"	i
cache	src/mem/cache/prefetch/base.hh	/^    BaseCache* cache;$/;"	m	class:BasePrefetcher
cacheMiss	src/mem/cache/prefetch/prefetch_info.hh	/^  bool cacheMiss;$/;"	m	class:PrefetchInfo
cacheSnoop	src/mem/cache/prefetch/queued.hh	/^    const bool cacheSnoop;$/;"	m	class:QueuedPrefetcher
cache_line_size	configs/example/se.py	/^                cache_line_size = options.cacheline_size)$/;"	v
cache_snoop	src/mem/cache/prefetch/Prefetcher.py	/^    cache_snoop = Param.Bool(False, "Snoop cache to eliminate redundant request")$/;"	v	class:QueuedPrefetcher
calculatePrefetch	src/mem/cache/prefetch/access_map_pattern_matching.cc	/^AMPMPrefetcher::calculatePrefetch(const PrefetchInfo &pfi,$/;"	f	class:AMPMPrefetcher
calculatePrefetch	src/mem/cache/prefetch/access_map_pattern_matching.cc	/^AccessMapPatternMatching::calculatePrefetch($/;"	f	class:AccessMapPatternMatching
calculatePrefetch	src/mem/cache/prefetch/delta_correlating_prediction_tables.cc	/^DCPTPrefetcher::calculatePrefetch(const PrefetchInfo &pfi,$/;"	f	class:DCPTPrefetcher
calculatePrefetch	src/mem/cache/prefetch/delta_correlating_prediction_tables.cc	/^DeltaCorrelatingPredictionTables::calculatePrefetch($/;"	f	class:DeltaCorrelatingPredictionTables
calculatePrefetch	src/mem/cache/prefetch/perceptron_pf.cc	/^PerceptronPrefetcher::calculatePrefetch(const PrefetchInfo &pfi,$/;"	f	class:PerceptronPrefetcher
checkCandidate	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    inline bool checkCandidate(std::vector<AccessMapState> const &states,$/;"	f	class:AccessMapPatternMatching
chunk_size	src/mem/cache/prefetch/Prefetcher.py	/^    chunk_size = Param.Unsigned(256,$/;"	v	class:IrregularStreamBufferPrefetcher
compactor_entries	src/mem/cache/prefetch/Prefetcher.py	/^    compactor_entries = Param.Unsigned(2, "Entries in the temp. compactor")$/;"	v	class:PIFPrefetcher
compare	verif.sh	/^compare () {$/;"	f
config_cache	configs/common/CacheConfig.py	/^def config_cache(options, system):$/;"	f
config_filesystem	configs/example/se.py	/^from common.FileSystemConfig import config_filesystem$/;"	i
config_mlu	configs/common/MLConfig.py	/^def config_mlu(options, system):$/;"	f
config_mlu	configs/common/MLUConfig.py	/^def config_mlu(options, system):$/;"	f
core	configs/common/CacheConfig.py	/^            import cores.arm.HPI as core$/;"	i
core	configs/common/CacheConfig.py	/^            import cores.arm.O3_ARM_v7a as core$/;"	i
cores	configs/common/CacheConfig.py	/^            import cores.arm.HPI as core$/;"	i
cores	configs/common/CacheConfig.py	/^            import cores.arm.O3_ARM_v7a as core$/;"	i
create	src/mem/cache/prefetch/access_map_pattern_matching.cc	/^AMPMPrefetcherParams::create()$/;"	f	class:AMPMPrefetcherParams
create	src/mem/cache/prefetch/access_map_pattern_matching.cc	/^AccessMapPatternMatchingParams::create()$/;"	f	class:AccessMapPatternMatchingParams
create	src/mem/cache/prefetch/delta_correlating_prediction_tables.cc	/^DCPTPrefetcherParams::create()$/;"	f	class:DCPTPrefetcherParams
create	src/mem/cache/prefetch/delta_correlating_prediction_tables.cc	/^DeltaCorrelatingPredictionTablesParams::create()$/;"	f	class:DeltaCorrelatingPredictionTablesParams
create	src/mem/cache/prefetch/perceptron_pf.cc	/^PerceptronPrefetcherParams::create()$/;"	f	class:PerceptronPrefetcherParams
create	src/mem/cache/prefetch/perceptron_unit.cc	/^PerceptronUnit *PerceptronUnitParams::create()$/;"	f	class:PerceptronUnitParams
curMode	src/mem/cache/prefetch/perceptron_unit.hh	/^    FeatureSet curMode = PC_DELTA_ADDR;$/;"	m	class:PerceptronUnit
cxx_class	src/mem/cache/prefetch/Perceptron.py	/^    cxx_class = "PerceptronUnit"$/;"	v	class:PerceptronUnit
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = "BOPPrefetcher"$/;"	v	class:BOPPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = "IrregularStreamBufferPrefetcher"$/;"	v	class:IrregularStreamBufferPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = "PerceptronPrefetcher"$/;"	v	class:PerceptronPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = "QueuedPrefetcher"$/;"	v	class:QueuedPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = "STeMSPrefetcher"$/;"	v	class:STeMSPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'AMPMPrefetcher'$/;"	v	class:AMPMPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'AccessMapPatternMatching'$/;"	v	class:AccessMapPatternMatching
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'DCPTPrefetcher'$/;"	v	class:DCPTPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'DeltaCorrelatingPredictionTables'$/;"	v	class:DeltaCorrelatingPredictionTables
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'IndirectMemoryPrefetcher'$/;"	v	class:IndirectMemoryPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'MultiPrefetcher'$/;"	v	class:MultiPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'PIFPrefetcher'$/;"	v	class:PIFPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'SBOOEPrefetcher'$/;"	v	class:SBOOEPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'SignaturePathPrefetcher'$/;"	v	class:SignaturePathPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'SignaturePathPrefetcherV2'$/;"	v	class:SignaturePathPrefetcherV2
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'SlimAMPMPrefetcher'$/;"	v	class:SlimAMPMPrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'StridePrefetcher'$/;"	v	class:StridePrefetcher
cxx_class	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_class = 'TaggedPrefetcher'$/;"	v	class:TaggedPrefetcher
cxx_exports	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_exports = [$/;"	v	class:BasePrefetcher
cxx_exports	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_exports = [$/;"	v	class:PIFPrefetcher
cxx_header	src/mem/cache/prefetch/Perceptron.py	/^    cxx_header = "mem\/cache\/prefetch\/perceptron_unit.hh"$/;"	v	class:PerceptronUnit
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/access_map_pattern_matching.hh"$/;"	v	class:AMPMPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/access_map_pattern_matching.hh"$/;"	v	class:AccessMapPatternMatching
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/base.hh"$/;"	v	class:BasePrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/bop.hh"$/;"	v	class:BOPPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/delta_correlating_prediction_tables.hh"$/;"	v	class:DCPTPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/delta_correlating_prediction_tables.hh"$/;"	v	class:DeltaCorrelatingPredictionTables
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/indirect_memory.hh"$/;"	v	class:IndirectMemoryPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/irregular_stream_buffer.hh"$/;"	v	class:IrregularStreamBufferPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/perceptron_pf.hh"$/;"	v	class:PerceptronPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/pif.hh"$/;"	v	class:PIFPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/queued.hh"$/;"	v	class:QueuedPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/sbooe.hh"$/;"	v	class:SBOOEPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/signature_path.hh"$/;"	v	class:SignaturePathPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/signature_path_v2.hh"$/;"	v	class:SignaturePathPrefetcherV2
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/slim_ampm.hh"$/;"	v	class:SlimAMPMPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/spatio_temporal_memory_streaming.hh"$/;"	v	class:STeMSPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/stride.hh"$/;"	v	class:StridePrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = "mem\/cache\/prefetch\/tagged.hh"$/;"	v	class:TaggedPrefetcher
cxx_header	src/mem/cache/prefetch/Prefetcher.py	/^    cxx_header = 'mem\/cache\/prefetch\/multi.hh'$/;"	v	class:MultiPrefetcher
data	src/mem/cache/prefetch/prefetch_info.hh	/^  uint8_t *data;$/;"	m	class:PrefetchInfo
dcpt	src/mem/cache/prefetch/Prefetcher.py	/^    dcpt = Param.DeltaCorrelatingPredictionTables($/;"	v	class:DCPTPrefetcher
dcpt	src/mem/cache/prefetch/Prefetcher.py	/^    dcpt = Param.DeltaCorrelatingPredictionTables($/;"	v	class:SlimAMPMPrefetcher
dcpt	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^    DeltaCorrelatingPredictionTables &dcpt;$/;"	m	class:DCPTPrefetcher
degree	src/mem/cache/prefetch/Prefetcher.py	/^    degree = Param.Int(2, "Number of prefetches to generate")$/;"	v	class:TaggedPrefetcher
degree	src/mem/cache/prefetch/Prefetcher.py	/^    degree = Param.Int(4, "Number of prefetches to generate")$/;"	v	class:StridePrefetcher
degree	src/mem/cache/prefetch/Prefetcher.py	/^    degree = Param.Unsigned(4, "Number of prefetches to generate")$/;"	v	class:IrregularStreamBufferPrefetcher
degree	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    unsigned degree;$/;"	m	class:AccessMapPatternMatching
delay_queue_cycles	src/mem/cache/prefetch/Prefetcher.py	/^    delay_queue_cycles = Param.Cycles(60,$/;"	v	class:BOPPrefetcher
delay_queue_enable	src/mem/cache/prefetch/Prefetcher.py	/^    delay_queue_enable = Param.Bool(True, "Enable the delay queue")$/;"	v	class:BOPPrefetcher
delay_queue_size	src/mem/cache/prefetch/Prefetcher.py	/^    delay_queue_size = Param.Unsigned(15,$/;"	v	class:BOPPrefetcher
deltaBits	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^    const unsigned int deltaBits;$/;"	m	class:DeltaCorrelatingPredictionTables
deltaMaskBits	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^    const unsigned int deltaMaskBits;$/;"	m	class:DeltaCorrelatingPredictionTables
deltaPointer	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^        unsigned int deltaPointer;$/;"	m	struct:DeltaCorrelatingPredictionTables::DCPTEntry
delta_bits	src/mem/cache/prefetch/Prefetcher.py	/^    delta_bits = Param.Unsigned(12, "Bits per delta")$/;"	v	class:DeltaCorrelatingPredictionTables
delta_mask_bits	src/mem/cache/prefetch/Prefetcher.py	/^    delta_mask_bits = Param.Unsigned(8,$/;"	v	class:DeltaCorrelatingPredictionTables
deltas	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^        std::vector<Addr> deltas;$/;"	m	struct:DeltaCorrelatingPredictionTables::DCPTEntry
deltas	src/mem/cache/prefetch/perceptron_unit.hh	/^    std::unordered_map<Addr, int> deltas;          \/\/ track the outcome per delta-addr$/;"	m	class:PerceptronUnit
deltas_per_entry	src/mem/cache/prefetch/Prefetcher.py	/^    deltas_per_entry = 9$/;"	v	class:SlimDeltaCorrelatingPredictionTables
deltas_per_entry	src/mem/cache/prefetch/Prefetcher.py	/^    deltas_per_entry = Param.Unsigned(20,$/;"	v	class:DeltaCorrelatingPredictionTables
epochCycles	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    const Cycles epochCycles;$/;"	m	class:AccessMapPatternMatching
epochEvent	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    EventFunctionWrapper epochEvent;$/;"	m	class:AccessMapPatternMatching
epoch_cycles	src/mem/cache/prefetch/Prefetcher.py	/^    epoch_cycles = Param.Cycles(256000, "Cycles in an epoch period")$/;"	v	class:AccessMapPatternMatching
exponential_size	src/mem/cache/prefetch/Perceptron.py	/^    exponential_size = Param.Int(32, "Table size for Perceptrons")$/;"	v	class:PerceptronUnit
fatal	configs/example/se-mlu.py	/^from m5.util import addToPath, fatal, warn$/;"	i
fatal	configs/example/se.py	/^from m5.util import addToPath, fatal, warn$/;"	i
file	configs/example/se.py	/^                  file=sys.stderr)$/;"	v
get	src/mem/cache/prefetch/prefetch_info.hh	/^    get(ByteOrder endian) const$/;"	f	class:PrefetchInfo
getAccessMapEntry	src/mem/cache/prefetch/access_map_pattern_matching.cc	/^AccessMapPatternMatching::getAccessMapEntry(Addr am_addr,$/;"	f	class:AccessMapPatternMatching
getAddr	src/mem/cache/prefetch/prefetch_info.hh	/^  Addr getAddr() const$/;"	f	class:PrefetchInfo
getCandidates	src/mem/cache/prefetch/delta_correlating_prediction_tables.cc	/^DeltaCorrelatingPredictionTables::DCPTEntry::getCandidates($/;"	f	class:DeltaCorrelatingPredictionTables::DCPTEntry
getMasterId	src/mem/cache/prefetch/prefetch_info.hh	/^  MasterID getMasterId() const$/;"	f	class:PrefetchInfo
getModeStr	src/mem/cache/prefetch/perceptron_unit.hh	/^    std::string getModeStr() {$/;"	f	class:PerceptronUnit
getPC	src/mem/cache/prefetch/prefetch_info.hh	/^  Addr getPC() const$/;"	f	class:PrefetchInfo
getPacket	src/mem/cache/prefetch/queued.cc	/^QueuedPrefetcher::getPacket()$/;"	f	class:QueuedPrefetcher
getPaddr	src/mem/cache/prefetch/prefetch_info.hh	/^  Addr getPaddr() const$/;"	f	class:PrefetchInfo
getSize	src/mem/cache/prefetch/prefetch_info.hh	/^  unsigned int getSize() const$/;"	f	class:PrefetchInfo
get_processes	configs/example/se.py	/^def get_processes(options):$/;"	f
global_history	src/mem/cache/prefetch/perceptron_unit.hh	/^    std::vector<int> global_history;            \/\/ contains the global history results$/;"	m	class:PerceptronUnit
global_history_register_entries	src/mem/cache/prefetch/Prefetcher.py	/^    global_history_register_entries = Param.MemorySize("8",$/;"	v	class:SignaturePathPrefetcherV2
global_history_register_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    global_history_register_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:SignaturePathPrefetcherV2
global_history_register_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    global_history_register_replacement_policy = Param.BaseReplacementPolicy($/;"	v	class:SignaturePathPrefetcherV2
hasBeenPrefetched	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::hasBeenPrefetched(Addr addr, bool is_secure) const$/;"	f	class:BasePrefetcher
hasPC	src/mem/cache/prefetch/prefetch_info.hh	/^  bool hasPC() const$/;"	f	class:PrefetchInfo
hasTimedOutEntry	src/mem/cache/prefetch/perceptron_unit.hh	/^    bool hasTimedOutEntry() {$/;"	f	class:PerceptronUnit
highAccuracyThreshold	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    const double highAccuracyThreshold;$/;"	m	class:AccessMapPatternMatching
highCacheHitThreshold	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    const double highCacheHitThreshold;$/;"	m	class:AccessMapPatternMatching
highCoverageThreshold	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    const double highCoverageThreshold;$/;"	m	class:AccessMapPatternMatching
high_accuracy_threshold	src/mem/cache/prefetch/Prefetcher.py	/^    high_accuracy_threshold = Param.Float(0.5,$/;"	v	class:AccessMapPatternMatching
high_cache_hit_threshold	src/mem/cache/prefetch/Prefetcher.py	/^    high_cache_hit_threshold = Param.Float(0.875,$/;"	v	class:AccessMapPatternMatching
high_coverage_threshold	src/mem/cache/prefetch/Prefetcher.py	/^    high_coverage_threshold = Param.Float(0.25,$/;"	v	class:AccessMapPatternMatching
history_buffer_size	src/mem/cache/prefetch/Prefetcher.py	/^    history_buffer_size = Param.Unsigned(16, "Entries in the history buffer")$/;"	v	class:PIFPrefetcher
hotZoneSize	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    const uint64_t hotZoneSize;$/;"	m	class:AccessMapPatternMatching
hot_zone_size	src/mem/cache/prefetch/Prefetcher.py	/^    hot_zone_size = Param.MemorySize("2kB", "Memory covered by a hot zone")$/;"	v	class:AccessMapPatternMatching
inCache	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::inCache(Addr addr, bool is_secure) const$/;"	f	class:BasePrefetcher
inMissQueue	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::inMissQueue(Addr addr, bool is_secure) const$/;"	f	class:BasePrefetcher
inPrefetch	src/mem/cache/prefetch/queued.cc	/^QueuedPrefetcher::inPrefetch(const PrefetchInfo &pfi) const$/;"	f	class:QueuedPrefetcher
inPrefetch	src/mem/cache/prefetch/queued.cc	/^QueuedPrefetcher::inPrefetch(const PrefetchInfo &pfi)$/;"	f	class:QueuedPrefetcher
index_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    index_assoc = Param.Unsigned(64,$/;"	v	class:PIFPrefetcher
index_entries	src/mem/cache/prefetch/Prefetcher.py	/^    index_entries = Param.MemorySize("64",$/;"	v	class:PIFPrefetcher
index_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    index_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:PIFPrefetcher
index_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    index_replacement_policy = Param.BaseReplacementPolicy(LRURP(),$/;"	v	class:PIFPrefetcher
indirectBPClass	configs/example/se.py	/^        indirectBPClass = BPConfig.get_indirect(options.indirect_bp_type)$/;"	v
insert	src/mem/cache/prefetch/queued.cc	/^QueuedPrefetcher::insert(const PacketPtr &pkt, PrefetchInfo &new_pfi,$/;"	f	class:QueuedPrefetcher
invalidatePfAddrs	src/mem/cache/prefetch/perceptron_unit.cc	/^void PerceptronUnit::invalidatePfAddrs(Addr hitAddr) {$/;"	f	class:PerceptronUnit
ipd_table_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    ipd_table_assoc = Param.Unsigned(4,$/;"	v	class:IndirectMemoryPrefetcher
ipd_table_entries	src/mem/cache/prefetch/Prefetcher.py	/^    ipd_table_entries = Param.MemorySize("4",$/;"	v	class:IndirectMemoryPrefetcher
ipd_table_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    ipd_table_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:IndirectMemoryPrefetcher
ipd_table_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    ipd_table_replacement_policy = Param.BaseReplacementPolicy(LRURP(),$/;"	v	class:IndirectMemoryPrefetcher
isCacheMiss	src/mem/cache/prefetch/prefetch_info.hh	/^  bool isCacheMiss() const$/;"	f	class:PrefetchInfo
isFill	src/mem/cache/prefetch/base.hh	/^        const bool isFill;$/;"	m	class:BasePrefetcher::PrefetchListener
isSecure	src/mem/cache/prefetch/prefetch_info.hh	/^  bool isSecure() const$/;"	f	class:PrefetchInfo
isWrite	src/mem/cache/prefetch/prefetch_info.hh	/^  bool isWrite() const$/;"	f	class:PrefetchInfo
issuedPrefetches	src/mem/cache/prefetch/base.hh	/^    uint64_t issuedPrefetches;$/;"	m	class:BasePrefetcher
lBlkSize	src/mem/cache/prefetch/base.hh	/^    unsigned lBlkSize;$/;"	m	class:BasePrefetcher
lastAddress	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^        Addr lastAddress;$/;"	m	struct:DeltaCorrelatingPredictionTables::DCPTEntry
last_pc	src/mem/cache/prefetch/perceptron_unit.hh	/^    Addr last_pc;                                  \/\/ the pc of the last cache miss.$/;"	m	class:PerceptronUnit
latency	src/mem/cache/prefetch/Prefetcher.py	/^    latency = Param.Int(1, "Latency for generated prefetches")$/;"	v	class:QueuedPrefetcher
latency	src/mem/cache/prefetch/queued.hh	/^    const Cycles latency;$/;"	m	class:QueuedPrefetcher
latency_buffer_size	src/mem/cache/prefetch/Prefetcher.py	/^    latency_buffer_size = Param.Int(32, "Entries in the latency buffer")$/;"	v	class:SBOOEPrefetcher
lfsr_loop	259tests/lfsr.c	/^  int lfsr_loop(int zero) {$/;"	f
limitStride	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    const unsigned limitStride;$/;"	m	class:AccessMapPatternMatching
limit_stride	src/mem/cache/prefetch/Prefetcher.py	/^    limit_stride = 4$/;"	v	class:SlimAccessMapPatternMatching
limit_stride	src/mem/cache/prefetch/Prefetcher.py	/^    limit_stride = Param.Unsigned(0,$/;"	v	class:AccessMapPatternMatching
listenFromProbe	src/mem/cache/prefetch/Prefetcher.py	/^    def listenFromProbe(self, simObj, *probeNames):$/;"	m	class:BasePrefetcher
listenFromProbeRetiredInstructions	src/mem/cache/prefetch/Prefetcher.py	/^    def listenFromProbeRetiredInstructions(self, simObj):$/;"	m	class:PIFPrefetcher
listeners	src/mem/cache/prefetch/base.hh	/^    std::vector<PrefetchListener *> listeners;$/;"	m	class:BasePrefetcher
lookahead_confidence_threshold	src/mem/cache/prefetch/Prefetcher.py	/^    lookahead_confidence_threshold = 0.25$/;"	v	class:SignaturePathPrefetcherV2
lookahead_confidence_threshold	src/mem/cache/prefetch/Prefetcher.py	/^    lookahead_confidence_threshold = Param.Float(0.75,$/;"	v	class:SignaturePathPrefetcher
lookup	src/mem/cache/prefetch/perceptron_unit.cc	/^bool PerceptronUnit::lookup(const PrefetchInfo &pfi, Addr pf_addr)$/;"	f	class:PerceptronUnit
lowAccuracyThreshold	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    const double lowAccuracyThreshold;$/;"	m	class:AccessMapPatternMatching
lowCacheHitThreshold	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    const double lowCacheHitThreshold;$/;"	m	class:AccessMapPatternMatching
lowCoverageThreshold	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    const double lowCoverageThreshold;$/;"	m	class:AccessMapPatternMatching
low_accuracy_threshold	src/mem/cache/prefetch/Prefetcher.py	/^    low_accuracy_threshold = Param.Float(0.25,$/;"	v	class:AccessMapPatternMatching
low_cache_hit_threshold	src/mem/cache/prefetch/Prefetcher.py	/^    low_cache_hit_threshold = Param.Float(0.75,$/;"	v	class:AccessMapPatternMatching
low_coverage_threshold	src/mem/cache/prefetch/Prefetcher.py	/^    low_coverage_threshold = Param.Float(0.125,$/;"	v	class:AccessMapPatternMatching
m5	configs/common/CacheConfig.py	/^import m5$/;"	i
m5	configs/common/MLConfig.py	/^import m5$/;"	i
m5	configs/common/MLUConfig.py	/^import m5$/;"	i
m5	configs/common/Options.py	/^import m5$/;"	i
m5	configs/example/se.py	/^import m5$/;"	i
main	259tests/lfsr.c	/^int main(int argc, char* argv[]) {$/;"	f
make	configs/common/CacheConfig.py	/^    def make(name):$/;"	f	function:ExternalCacheFactory
masterId	src/mem/cache/prefetch/base.hh	/^    const MasterID masterId;$/;"	m	class:BasePrefetcher
masterId	src/mem/cache/prefetch/prefetch_info.hh	/^  MasterID masterId;$/;"	m	class:PrefetchInfo
max_conf	src/mem/cache/prefetch/Prefetcher.py	/^    max_conf = Param.Int(7, "Maximum confidence level")$/;"	v	class:StridePrefetcher
max_prefetch_distance	src/mem/cache/prefetch/Prefetcher.py	/^    max_prefetch_distance = Param.Unsigned(16, "Maximum prefetch distance")$/;"	v	class:IndirectMemoryPrefetcher
mem_mode	configs/example/se.py	/^                mem_mode = test_mem_mode,$/;"	v
mem_ranges	configs/example/se.py	/^                mem_ranges = [AddrRange(options.mem_size)],$/;"	v
min_conf	src/mem/cache/prefetch/Prefetcher.py	/^    min_conf = Param.Int(0, "Minimum confidence level")$/;"	v	class:StridePrefetcher
min_confidence	src/mem/cache/prefetch/perceptron_unit.hh	/^    int min_confidence;          \/\/ required confidence to accept a perceptron output$/;"	m	class:PerceptronUnit
miss	src/mem/cache/prefetch/base.hh	/^        const bool miss;$/;"	m	class:BasePrefetcher::PrefetchListener
multiprocesses	configs/example/se.py	/^multiprocesses = []$/;"	v
negative_offsets_enable	src/mem/cache/prefetch/Prefetcher.py	/^    negative_offsets_enable = Param.Bool(True,$/;"	v	class:BOPPrefetcher
notify	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::PrefetchListener::notify(const PacketPtr &pkt)$/;"	f	class:BasePrefetcher::PrefetchListener
notify	src/mem/cache/prefetch/queued.cc	/^QueuedPrefetcher::notify(const PacketPtr &pkt, const PrefetchInfo &pfi)$/;"	f	class:QueuedPrefetcher
notifyFill	src/mem/cache/prefetch/base.hh	/^    virtual void notifyFill(const PacketPtr &pkt)$/;"	f	class:BasePrefetcher
np	configs/example/se.py	/^np = options.num_cpus$/;"	v
numGoodPrefetches	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    uint64_t numGoodPrefetches;$/;"	m	class:AccessMapPatternMatching
numRawCacheHits	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    uint64_t numRawCacheHits;$/;"	m	class:AccessMapPatternMatching
numRawCacheMisses	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    uint64_t numRawCacheMisses;$/;"	m	class:AccessMapPatternMatching
numThreads	configs/example/se.py	/^numThreads = 1$/;"	v
numTotalPrefetches	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    uint64_t numTotalPrefetches;$/;"	m	class:AccessMapPatternMatching
num_counter_bits	src/mem/cache/prefetch/Prefetcher.py	/^    num_counter_bits = 4$/;"	v	class:SignaturePathPrefetcherV2
num_counter_bits	src/mem/cache/prefetch/Prefetcher.py	/^    num_counter_bits = Param.UInt8(3,$/;"	v	class:SignaturePathPrefetcher
num_counter_bits	src/mem/cache/prefetch/Prefetcher.py	/^    num_counter_bits = Param.Unsigned(2,$/;"	v	class:IrregularStreamBufferPrefetcher
num_indirect_counter_bits	src/mem/cache/prefetch/Prefetcher.py	/^    num_indirect_counter_bits = Param.Unsigned(3,$/;"	v	class:IndirectMemoryPrefetcher
observeAccess	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::observeAccess(const PacketPtr &pkt, bool miss) const$/;"	f	class:BasePrefetcher
offChipMemoryLatency	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    const Tick offChipMemoryLatency;$/;"	m	class:AccessMapPatternMatching
offchip_memory_latency	src/mem/cache/prefetch/Prefetcher.py	/^    offchip_memory_latency = Param.Latency("30ns",$/;"	v	class:AccessMapPatternMatching
offset_list_size	src/mem/cache/prefetch/Prefetcher.py	/^    offset_list_size = Param.Unsigned(46,$/;"	v	class:BOPPrefetcher
onData	src/mem/cache/prefetch/base.hh	/^    const bool onData;$/;"	m	class:BasePrefetcher
onInst	src/mem/cache/prefetch/base.hh	/^    const bool onInst;$/;"	m	class:BasePrefetcher
onMiss	src/mem/cache/prefetch/base.hh	/^    const bool onMiss;$/;"	m	class:BasePrefetcher
onRead	src/mem/cache/prefetch/base.hh	/^    const bool onRead;$/;"	m	class:BasePrefetcher
onWrite	src/mem/cache/prefetch/base.hh	/^    const bool onWrite;$/;"	m	class:BasePrefetcher
on_data	src/mem/cache/prefetch/Prefetcher.py	/^    on_data  = Param.Bool(True, "Notify prefetcher on data accesses")$/;"	v	class:BasePrefetcher
on_inst	src/mem/cache/prefetch/Prefetcher.py	/^    on_inst  = Param.Bool(True, "Notify prefetcher on instruction accesses")$/;"	v	class:BasePrefetcher
on_inst	src/mem/cache/prefetch/Prefetcher.py	/^    on_inst = False$/;"	v	class:StridePrefetcher
on_miss	src/mem/cache/prefetch/Prefetcher.py	/^    on_miss = Param.Bool(False, "Only notify prefetcher on misses")$/;"	v	class:BasePrefetcher
on_read	src/mem/cache/prefetch/Prefetcher.py	/^    on_read = Param.Bool(True, "Notify prefetcher on reads")$/;"	v	class:BasePrefetcher
on_write	src/mem/cache/prefetch/Prefetcher.py	/^    on_write = Param.Bool(True, "Notify prefetcher on writes")$/;"	v	class:BasePrefetcher
operator <	src/mem/cache/prefetch/queued.hh	/^        bool operator<(const DeferredPacket& that) const$/;"	f	struct:QueuedPrefetcher::DeferredPacket
operator <=	src/mem/cache/prefetch/queued.hh	/^        bool operator<=(const DeferredPacket& that) const$/;"	f	struct:QueuedPrefetcher::DeferredPacket
operator >	src/mem/cache/prefetch/queued.hh	/^        bool operator>(const DeferredPacket& that) const$/;"	f	struct:QueuedPrefetcher::DeferredPacket
optparse	configs/example/se.py	/^import optparse$/;"	i
os	configs/example/se.py	/^import os$/;"	i
os_types	configs/common/Options.py	/^    from .FSConfig import os_types$/;"	i
override	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^                           std::vector<AddrPriority> &addresses) override;$/;"	m	class:AMPMPrefetcher
override	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    void startup() override;$/;"	m	class:AccessMapPatternMatching
override	src/mem/cache/prefetch/base.hh	/^        void notify(const PacketPtr &pkt) override;$/;"	m	class:BasePrefetcher::PrefetchListener
override	src/mem/cache/prefetch/base.hh	/^    void regProbeListeners() override;$/;"	m	class:BasePrefetcher
override	src/mem/cache/prefetch/base.hh	/^    void regStats() override;$/;"	m	class:BasePrefetcher
override	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^        std::vector<AddrPriority> &addresses) override;$/;"	m	class:DCPTPrefetcher
override	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^        void reset() override;$/;"	m	struct:DeltaCorrelatingPredictionTables::DCPTEntry
override	src/mem/cache/prefetch/perceptron_pf.hh	/^                           std::vector<AddrPriority> &addresses) override;$/;"	m	class:PerceptronPrefetcher
override	src/mem/cache/prefetch/queued.hh	/^    PacketPtr getPacket() override;$/;"	m	class:QueuedPrefetcher
override	src/mem/cache/prefetch/queued.hh	/^    void notify(const PacketPtr &pkt, const PrefetchInfo &pfi) override;$/;"	m	class:QueuedPrefetcher
override	src/mem/cache/prefetch/queued.hh	/^    void regStats() override;$/;"	m	class:QueuedPrefetcher
p1	259tests/lfsr.c	/^  int p1,p2,p3,p4,p5,p6,p7,p8;$/;"	m	struct:silly_struct	file:
p2	259tests/lfsr.c	/^  int p1,p2,p3,p4,p5,p6,p7,p8;$/;"	m	struct:silly_struct	file:
p3	259tests/lfsr.c	/^  int p1,p2,p3,p4,p5,p6,p7,p8;$/;"	m	struct:silly_struct	file:
p4	259tests/lfsr.c	/^  int p1,p2,p3,p4,p5,p6,p7,p8;$/;"	m	struct:silly_struct	file:
p5	259tests/lfsr.c	/^  int p1,p2,p3,p4,p5,p6,p7,p8;$/;"	m	struct:silly_struct	file:
p6	259tests/lfsr.c	/^  int p1,p2,p3,p4,p5,p6,p7,p8;$/;"	m	struct:silly_struct	file:
p7	259tests/lfsr.c	/^  int p1,p2,p3,p4,p5,p6,p7,p8;$/;"	m	struct:silly_struct	file:
p8	259tests/lfsr.c	/^  int p1,p2,p3,p4,p5,p6,p7,p8;$/;"	m	struct:silly_struct	file:
p_out	src/mem/cache/prefetch/perceptron_unit.hh	/^        int p_out;                 \/\/ perceptron_output for this pf$/;"	m	class:PerceptronUnit::PFHistory
paddress	src/mem/cache/prefetch/prefetch_info.hh	/^  Addr paddress;$/;"	m	class:PrefetchInfo
pageAddress	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::pageAddress(Addr a) const$/;"	f	class:BasePrefetcher
pageBytes	src/mem/cache/prefetch/base.hh	/^    const Addr pageBytes;$/;"	m	class:BasePrefetcher
pageIthBlockAddress	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::pageIthBlockAddress(Addr page, uint32_t blockIndex) const$/;"	f	class:BasePrefetcher
pageOffset	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::pageOffset(Addr a) const$/;"	f	class:BasePrefetcher
parent	src/mem/cache/prefetch/base.hh	/^        BasePrefetcher &parent;$/;"	m	class:BasePrefetcher::PrefetchListener
parser	configs/example/se.py	/^parser = optparse.OptionParser()$/;"	v
pattern_sequence_table_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    pattern_sequence_table_assoc = Param.Unsigned(16384,$/;"	v	class:STeMSPrefetcher
pattern_sequence_table_entries	src/mem/cache/prefetch/Prefetcher.py	/^    pattern_sequence_table_entries = Param.MemorySize("16384",$/;"	v	class:STeMSPrefetcher
pattern_sequence_table_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    pattern_sequence_table_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:STeMSPrefetcher
pattern_sequence_table_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    pattern_sequence_table_replacement_policy = Param.BaseReplacementPolicy($/;"	v	class:STeMSPrefetcher
pattern_table_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    pattern_table_assoc = 1$/;"	v	class:SignaturePathPrefetcherV2
pattern_table_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    pattern_table_assoc = Param.Unsigned(1,$/;"	v	class:SignaturePathPrefetcher
pattern_table_entries	src/mem/cache/prefetch/Prefetcher.py	/^    pattern_table_entries = "512"$/;"	v	class:SignaturePathPrefetcherV2
pattern_table_entries	src/mem/cache/prefetch/Prefetcher.py	/^    pattern_table_entries = Param.MemorySize("4096",$/;"	v	class:SignaturePathPrefetcher
pattern_table_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    pattern_table_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:SignaturePathPrefetcher
pattern_table_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    pattern_table_replacement_policy = Param.BaseReplacementPolicy(LRURP(),$/;"	v	class:SignaturePathPrefetcher
pc	src/mem/cache/prefetch/prefetch_info.hh	/^  Addr pc;$/;"	m	class:PrefetchInfo
perceptron	src/mem/cache/prefetch/perceptron_unit.hh	/^    Perceptron *perceptron;                        \/\/ a single perceptron$/;"	m	class:PerceptronUnit
perceptronUnit	src/mem/cache/prefetch/base.hh	/^    PerceptronUnit *perceptronUnit;$/;"	m	class:BasePrefetcher
perceptron_list	src/mem/cache/prefetch/perceptron_unit.hh	/^    std::vector<Perceptron*> perceptron_list;   \/\/ multiple perceptrons$/;"	m	class:PerceptronUnit
perceptron_list_size	src/mem/cache/prefetch/perceptron_unit.hh	/^    int perceptron_list_size;    \/\/ raw size of our our perceptron list$/;"	m	class:PerceptronUnit
perceptron_size	src/mem/cache/prefetch/Perceptron.py	/^    perceptron_size = Param.Int(20, "Feature dimensions (size of each erceptron)")$/;"	v	class:PerceptronUnit
perceptron_size	src/mem/cache/prefetch/perceptron_unit.hh	/^    int perceptron_size = -1;    \/\/ unused$/;"	m	class:PerceptronUnit
perceptron_sizes	src/mem/cache/prefetch/perceptron_unit.hh	/^    int perceptron_sizes[2] = {$/;"	m	class:PerceptronUnit
perceptron_unit	src/mem/cache/prefetch/Prefetcher.py	/^    perceptron_unit = Param.PerceptronUnit(NULL,"Perceptron unit attached to cache")$/;"	v	class:BasePrefetcher
pfBufferHit	src/mem/cache/prefetch/queued.hh	/^    Stats::Scalar pfBufferHit;$/;"	m	class:QueuedPrefetcher
pfIdentified	src/mem/cache/prefetch/queued.hh	/^    Stats::Scalar pfIdentified;$/;"	m	class:QueuedPrefetcher
pfInCache	src/mem/cache/prefetch/queued.hh	/^    Stats::Scalar pfInCache;$/;"	m	class:QueuedPrefetcher
pfInfo	src/mem/cache/prefetch/queued.hh	/^        PrefetchInfo pfInfo;$/;"	m	struct:QueuedPrefetcher::DeferredPacket
pfIssued	src/mem/cache/prefetch/base.hh	/^    Stats::Scalar pfIssued;$/;"	m	class:BasePrefetcher
pfRemovedFull	src/mem/cache/prefetch/queued.hh	/^    Stats::Scalar pfRemovedFull;$/;"	m	class:QueuedPrefetcher
pfSpanPage	src/mem/cache/prefetch/queued.hh	/^    Stats::Scalar pfSpanPage;$/;"	m	class:QueuedPrefetcher
pf_addr	src/mem/cache/prefetch/perceptron_unit.hh	/^        Addr pf_addr;              \/\/ the pf_addr that generated this pfh$/;"	m	class:PerceptronUnit::PFHistory
pf_timeout	src/mem/cache/prefetch/Perceptron.py	/^    pf_timeout = Param.Int(19,$/;"	v	class:PerceptronUnit
pf_timeout	src/mem/cache/prefetch/perceptron_unit.hh	/^    int pf_timeout;              \/\/ timeout for each prefetch address, in # of cache accesses$/;"	m	class:PerceptronUnit
pf_timer_queue	src/mem/cache/prefetch/perceptron_unit.hh	/^    std::vector<std::pair<const PrefetchInfo*, std::vector<Addr>>> pf_timer_queue;$/;"	m	class:PerceptronUnit
pfq	src/mem/cache/prefetch/queued.hh	/^    std::list<DeferredPacket> pfq;$/;"	m	class:QueuedPrefetcher
pkt	src/mem/cache/prefetch/queued.hh	/^        PacketPtr pkt;$/;"	m	struct:QueuedPrefetcher::DeferredPacket
prec_spatial_region_bits	src/mem/cache/prefetch/Prefetcher.py	/^    prec_spatial_region_bits = Param.Unsigned(2,$/;"	v	class:PIFPrefetcher
predict	src/mem/cache/prefetch/perceptron.hh	/^  int predict(std::vector<int> xn)$/;"	f	class:Perceptron
prediction_history	src/mem/cache/prefetch/perceptron_unit.hh	/^    std::vector<int> prediction_history;        \/\/ contains the per-perceptron last prediction$/;"	m	class:PerceptronUnit
prefetchOnAccess	src/mem/cache/prefetch/base.hh	/^    const bool prefetchOnAccess;$/;"	m	class:BasePrefetcher
prefetch_candidates_per_entry	src/mem/cache/prefetch/Prefetcher.py	/^    prefetch_candidates_per_entry = Param.Unsigned(16,$/;"	v	class:IrregularStreamBufferPrefetcher
prefetch_confidence_threshold	src/mem/cache/prefetch/Prefetcher.py	/^    prefetch_confidence_threshold = 0.25$/;"	v	class:SignaturePathPrefetcherV2
prefetch_confidence_threshold	src/mem/cache/prefetch/Prefetcher.py	/^    prefetch_confidence_threshold = Param.Float(0.5,$/;"	v	class:SignaturePathPrefetcher
prefetch_on_access	src/mem/cache/prefetch/Prefetcher.py	/^    prefetch_on_access = Param.Bool(True,$/;"	v	class:BasePrefetcher
prefetch_threshold	src/mem/cache/prefetch/Prefetcher.py	/^    prefetch_threshold = Param.Unsigned(2,$/;"	v	class:IndirectMemoryPrefetcher
prefetchers	src/mem/cache/prefetch/Prefetcher.py	/^    prefetchers = VectorParam.BasePrefetcher([], "Array of prefetchers")$/;"	v	class:MultiPrefetcher
prev_pfh	src/mem/cache/prefetch/perceptron_unit.hh	/^    std::unordered_map<const PrefetchInfo*, PFHistory*> prev_pfh; \/\/ store prev prefetches for soem prefetch addr$/;"	m	class:PerceptronUnit
print_function	configs/common/CacheConfig.py	/^from __future__ import print_function$/;"	i
print_function	configs/common/MLConfig.py	/^from __future__ import print_function$/;"	i
print_function	configs/common/MLUConfig.py	/^from __future__ import print_function$/;"	i
print_function	configs/common/Options.py	/^from __future__ import print_function$/;"	i
print_function	configs/example/se.py	/^from __future__ import print_function$/;"	i
priority	src/mem/cache/prefetch/queued.hh	/^        int32_t priority;$/;"	m	struct:QueuedPrefetcher::DeferredPacket
probeNotify	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::probeNotify(const PacketPtr &pkt, bool miss)$/;"	f	class:BasePrefetcher
processEpochEvent	src/mem/cache/prefetch/access_map_pattern_matching.cc	/^AccessMapPatternMatching::processEpochEvent()$/;"	f	class:AccessMapPatternMatching
ps_address_map_cache_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    ps_address_map_cache_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:IrregularStreamBufferPrefetcher
ps_address_map_cache_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    ps_address_map_cache_replacement_policy = Param.BaseReplacementPolicy($/;"	v	class:IrregularStreamBufferPrefetcher
pt_table_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    pt_table_assoc = Param.Unsigned(16, "Associativity of the Prefetch Table")$/;"	v	class:IndirectMemoryPrefetcher
pt_table_entries	src/mem/cache/prefetch/Prefetcher.py	/^    pt_table_entries = Param.MemorySize("16",$/;"	v	class:IndirectMemoryPrefetcher
pt_table_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    pt_table_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:IndirectMemoryPrefetcher
pt_table_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    pt_table_replacement_policy = Param.BaseReplacementPolicy(LRURP(),$/;"	v	class:IndirectMemoryPrefetcher
queueFilter	src/mem/cache/prefetch/queued.hh	/^    const bool queueFilter;$/;"	m	class:QueuedPrefetcher
queuePfAddrs	src/mem/cache/prefetch/perceptron_unit.cc	/^void PerceptronUnit::queuePfAddrs(const PrefetchInfo *pfi, const std::vector<Addr> addrs) {$/;"	f	class:PerceptronUnit
queueSize	src/mem/cache/prefetch/queued.hh	/^    const unsigned queueSize;$/;"	m	class:QueuedPrefetcher
queueSquash	src/mem/cache/prefetch/queued.hh	/^    const bool queueSquash;$/;"	m	class:QueuedPrefetcher
queue_filter	src/mem/cache/prefetch/Prefetcher.py	/^    queue_filter = Param.Bool(True, "Don't queue redundant prefetches")$/;"	v	class:QueuedPrefetcher
queue_size	src/mem/cache/prefetch/Prefetcher.py	/^    queue_size = Param.Int(32, "Maximum number of queued prefetches")$/;"	v	class:QueuedPrefetcher
queue_squash	src/mem/cache/prefetch/Prefetcher.py	/^    queue_squash = Param.Bool(True, "Squash queued prefetch on demand access")$/;"	v	class:QueuedPrefetcher
reconstruction_entries	src/mem/cache/prefetch/Prefetcher.py	/^    reconstruction_entries = Param.Unsigned(256,$/;"	v	class:STeMSPrefetcher
regProbeListeners	src/mem/cache/prefetch/Prefetcher.py	/^    def regProbeListeners(self):$/;"	m	class:BasePrefetcher
regProbeListeners	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::regProbeListeners()$/;"	f	class:BasePrefetcher
regStats	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::regStats()$/;"	f	class:BasePrefetcher
regStats	src/mem/cache/prefetch/queued.cc	/^QueuedPrefetcher::regStats()$/;"	f	class:QueuedPrefetcher
region_miss_order_buffer_entries	src/mem/cache/prefetch/Prefetcher.py	/^    region_miss_order_buffer_entries = Param.Unsigned(131072,$/;"	v	class:STeMSPrefetcher
register	src/mem/cache/prefetch/Prefetcher.py	/^    def register(self):$/;"	m	class:HWPProbeEvent
register	src/mem/cache/prefetch/Prefetcher.py	/^    def register(self):$/;"	m	class:HWPProbeEventRetiredInsts
reject_all	src/mem/cache/prefetch/Perceptron.py	/^    reject_all = Param.Bool(False, "Reject all prefetch addresses.")$/;"	v	class:PerceptronUnit
reject_all	src/mem/cache/prefetch/perceptron_unit.hh	/^    bool reject_all;             \/\/ reject all offered prefetch addresses?$/;"	m	class:PerceptronUnit
replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    replacement_policy = Param.BaseReplacementPolicy(RandomRP(),$/;"	v	class:StridePrefetcher
reset	src/mem/cache/prefetch/delta_correlating_prediction_tables.cc	/^DeltaCorrelatingPredictionTables::DCPTEntry::reset()$/;"	f	class:DeltaCorrelatingPredictionTables::DCPTEntry
reset	src/mem/cache/prefetch/perceptron.hh	/^  void reset()$/;"	f	class:Perceptron
reset	src/mem/cache/prefetch/perceptron_unit.cc	/^void PerceptronUnit::reset()$/;"	f	class:PerceptronUnit
root	configs/example/se.py	/^root = Root(full_system = False, system = system)$/;"	v
round_max	src/mem/cache/prefetch/Prefetcher.py	/^    round_max = Param.Unsigned(100, "Max. round to update the best offset")$/;"	v	class:BOPPrefetcher
rr_size	src/mem/cache/prefetch/Prefetcher.py	/^    rr_size = Param.Unsigned(64, "Number of entries of each RR bank")$/;"	v	class:BOPPrefetcher
ruby_port	configs/example/se.py	/^        ruby_port = system.ruby._cpu_ports[i]$/;"	v
run	bench1.sh	/^run () {$/;"	f
sameAddr	src/mem/cache/prefetch/prefetch_info.hh	/^  bool sameAddr(PrefetchInfo const &pfi) const$/;"	f	class:PrefetchInfo
samePage	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::samePage(Addr a, Addr b) const$/;"	f	class:BasePrefetcher
sandbox_entries	src/mem/cache/prefetch/Prefetcher.py	/^    sandbox_entries = Param.Int(1024, "Size of the address buffer")$/;"	v	class:SBOOEPrefetcher
score_max	src/mem/cache/prefetch/Prefetcher.py	/^    score_max = Param.Unsigned(31, "Max. score to update the best offset")$/;"	v	class:BOPPrefetcher
score_threshold_pct	src/mem/cache/prefetch/Prefetcher.py	/^        prefetch. The value is the percentage of sandbox entries to use")$/;"	v	class:SBOOEPrefetcher
secure	src/mem/cache/prefetch/prefetch_info.hh	/^  bool secure;$/;"	m	class:PrefetchInfo
sequential_prefetchers	src/mem/cache/prefetch/Prefetcher.py	/^    sequential_prefetchers = Param.Int(9, "Number of sequential prefetchers")$/;"	v	class:SBOOEPrefetcher
setCache	src/mem/cache/prefetch/base.cc	/^BasePrefetcher::setCache(BaseCache *_cache)$/;"	f	class:BasePrefetcher
setEntryState	src/mem/cache/prefetch/access_map_pattern_matching.cc	/^AccessMapPatternMatching::setEntryState(AccessMapEntry &entry,$/;"	f	class:AccessMapPatternMatching
shift_values	src/mem/cache/prefetch/Prefetcher.py	/^    shift_values = VectorParam.Int([2, 3, 4, -3], "Shift values to evaluate")$/;"	v	class:IndirectMemoryPrefetcher
shouldPrefetch	src/mem/cache/prefetch/perceptron_unit.cc	/^void PerceptronUnit::shouldPrefetch(const PrefetchInfo &pfi, std::vector<AddrPriority> &addresses)$/;"	f	class:PerceptronUnit
signature_bits	src/mem/cache/prefetch/Prefetcher.py	/^    signature_bits = Param.UInt16(12,$/;"	v	class:SignaturePathPrefetcher
signature_shift	src/mem/cache/prefetch/Prefetcher.py	/^    signature_shift = Param.UInt8(3,$/;"	v	class:SignaturePathPrefetcher
signature_table_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    signature_table_assoc = 1$/;"	v	class:SignaturePathPrefetcherV2
signature_table_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    signature_table_assoc = Param.Unsigned(2,$/;"	v	class:SignaturePathPrefetcher
signature_table_entries	src/mem/cache/prefetch/Prefetcher.py	/^    signature_table_entries = "256"$/;"	v	class:SignaturePathPrefetcherV2
signature_table_entries	src/mem/cache/prefetch/Prefetcher.py	/^    signature_table_entries = Param.MemorySize("1024",$/;"	v	class:SignaturePathPrefetcher
signature_table_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    signature_table_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:SignaturePathPrefetcher
signature_table_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    signature_table_replacement_policy = Param.BaseReplacementPolicy(LRURP(),$/;"	v	class:SignaturePathPrefetcher
silly_struct	259tests/lfsr.c	/^typedef struct silly_struct {$/;"	s	file:
silly_struct	259tests/lfsr.c	/^} silly_struct;$/;"	t	typeref:struct:silly_struct	file:
size	src/mem/cache/prefetch/Prefetcher.py	/^            size = Parent.active_generation_table_entries),$/;"	v	class:STeMSPrefetcher
size	src/mem/cache/prefetch/Prefetcher.py	/^            size = Parent.pattern_sequence_table_entries),$/;"	v	class:STeMSPrefetcher
size	src/mem/cache/prefetch/Prefetcher.py	/^        size = Parent.access_map_table_entries),$/;"	v	class:AccessMapPatternMatching
size	src/mem/cache/prefetch/Prefetcher.py	/^        size = Parent.address_map_cache_entries),$/;"	v	class:IrregularStreamBufferPrefetcher
size	src/mem/cache/prefetch/Prefetcher.py	/^        size = Parent.global_history_register_entries),$/;"	v	class:SignaturePathPrefetcherV2
size	src/mem/cache/prefetch/Prefetcher.py	/^        size = Parent.index_entries),$/;"	v	class:PIFPrefetcher
size	src/mem/cache/prefetch/Prefetcher.py	/^        size = Parent.ipd_table_entries),$/;"	v	class:IndirectMemoryPrefetcher
size	src/mem/cache/prefetch/Prefetcher.py	/^        size = Parent.pattern_table_entries),$/;"	v	class:SignaturePathPrefetcher
size	src/mem/cache/prefetch/Prefetcher.py	/^        size = Parent.pt_table_entries),$/;"	v	class:IndirectMemoryPrefetcher
size	src/mem/cache/prefetch/Prefetcher.py	/^        size = Parent.signature_table_entries),$/;"	v	class:SignaturePathPrefetcher
size	src/mem/cache/prefetch/Prefetcher.py	/^        size = Parent.table_entries),$/;"	v	class:DeltaCorrelatingPredictionTables
size	src/mem/cache/prefetch/Prefetcher.py	/^        size = Parent.training_unit_entries),$/;"	v	class:IrregularStreamBufferPrefetcher
size	src/mem/cache/prefetch/perceptron.hh	/^  int size; \/\/ the size of weights vector$/;"	m	class:Perceptron
size	src/mem/cache/prefetch/prefetch_info.hh	/^  unsigned int size;$/;"	m	class:PrefetchInfo
sp_address_map_cache_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    sp_address_map_cache_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:IrregularStreamBufferPrefetcher
sp_address_map_cache_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    sp_address_map_cache_replacement_policy = Param.BaseReplacementPolicy($/;"	v	class:IrregularStreamBufferPrefetcher
spatial_region_size	src/mem/cache/prefetch/Prefetcher.py	/^    spatial_region_size = Param.MemorySize("2kB",$/;"	v	class:STeMSPrefetcher
startDegree	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    const unsigned startDegree;$/;"	m	class:AccessMapPatternMatching
start_conf	src/mem/cache/prefetch/Prefetcher.py	/^    start_conf = Param.Int(4, "Starting confidence for new entries")$/;"	v	class:StridePrefetcher
start_degree	src/mem/cache/prefetch/Prefetcher.py	/^    start_degree = 2$/;"	v	class:SlimAccessMapPatternMatching
start_degree	src/mem/cache/prefetch/Prefetcher.py	/^    start_degree = Param.Unsigned(4,$/;"	v	class:AccessMapPatternMatching
startup	src/mem/cache/prefetch/access_map_pattern_matching.cc	/^AccessMapPatternMatching::startup()$/;"	f	class:AccessMapPatternMatching
states	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^        std::vector<AccessMapState> states;$/;"	m	struct:AccessMapPatternMatching::AccessMapEntry
stream_address_buffer_entries	src/mem/cache/prefetch/Prefetcher.py	/^    stream_address_buffer_entries = Param.Unsigned(7, "Entries in the SAB")$/;"	v	class:PIFPrefetcher
stream_counter_threshold	src/mem/cache/prefetch/Prefetcher.py	/^    stream_counter_threshold = Param.Unsigned(4,$/;"	v	class:IndirectMemoryPrefetcher
streaming_distance	src/mem/cache/prefetch/Prefetcher.py	/^    streaming_distance = Param.Unsigned(4,$/;"	v	class:IndirectMemoryPrefetcher
strides_per_pattern_entry	src/mem/cache/prefetch/Prefetcher.py	/^    strides_per_pattern_entry = Param.Unsigned(4,$/;"	v	class:SignaturePathPrefetcher
succ_spatial_region_bits	src/mem/cache/prefetch/Prefetcher.py	/^    succ_spatial_region_bits = Param.Unsigned(8,$/;"	v	class:PIFPrefetcher
sys	configs/example/se.py	/^import sys$/;"	i
sys	src/mem/cache/prefetch/Prefetcher.py	/^    sys = Param.System(Parent.any, "System this prefetcher belongs to")$/;"	v	class:BasePrefetcher
system	configs/example/se.py	/^system = System(cpu = [CPUClass(cpu_id=i) for i in range(np)],$/;"	v
table	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^    AssociativeSet<DCPTEntry> table;$/;"	m	class:DeltaCorrelatingPredictionTables
table_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    table_assoc = 256$/;"	v	class:SlimDeltaCorrelatingPredictionTables
table_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    table_assoc = Param.Int(4, "Associativity of PC lookup table")$/;"	v	class:StridePrefetcher
table_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    table_assoc = Param.Unsigned(128,$/;"	v	class:DeltaCorrelatingPredictionTables
table_entries	src/mem/cache/prefetch/Prefetcher.py	/^    table_entries = "256"$/;"	v	class:SlimDeltaCorrelatingPredictionTables
table_entries	src/mem/cache/prefetch/Prefetcher.py	/^    table_entries = Param.MemorySize("128",$/;"	v	class:DeltaCorrelatingPredictionTables
table_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    table_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:DeltaCorrelatingPredictionTables
table_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    table_replacement_policy = Param.BaseReplacementPolicy(LRURP(),$/;"	v	class:DeltaCorrelatingPredictionTables
table_sets	src/mem/cache/prefetch/Prefetcher.py	/^    table_sets = Param.Int(16, "Number of sets in PC lookup table")$/;"	v	class:StridePrefetcher
tagPrefetch	src/mem/cache/prefetch/queued.hh	/^    const bool tagPrefetch;$/;"	m	class:QueuedPrefetcher
tag_bits	src/mem/cache/prefetch/Prefetcher.py	/^    tag_bits = Param.Unsigned(12, "Bits used to store the tag")$/;"	v	class:BOPPrefetcher
tag_prefetch	src/mem/cache/prefetch/Prefetcher.py	/^    tag_prefetch = Param.Bool(True, "Tag prefetch with PC of generating access")$/;"	v	class:QueuedPrefetcher
thresh_conf	src/mem/cache/prefetch/Prefetcher.py	/^    thresh_conf = Param.Int(4, "Threshold confidence level")$/;"	v	class:StridePrefetcher
tick	src/mem/cache/prefetch/queued.hh	/^        Tick tick;$/;"	m	struct:QueuedPrefetcher::DeferredPacket
train	src/mem/cache/prefetch/perceptron.hh	/^  void train(int min_confidence, std::vector<int> xn, int prev_prediction, int actual_result)$/;"	f	class:Perceptron
training_unit_assoc	src/mem/cache/prefetch/Prefetcher.py	/^    training_unit_assoc = Param.Unsigned(128,$/;"	v	class:IrregularStreamBufferPrefetcher
training_unit_entries	src/mem/cache/prefetch/Prefetcher.py	/^    training_unit_entries = Param.MemorySize("128",$/;"	v	class:IrregularStreamBufferPrefetcher
training_unit_indexing_policy	src/mem/cache/prefetch/Prefetcher.py	/^    training_unit_indexing_policy = Param.BaseIndexingPolicy($/;"	v	class:IrregularStreamBufferPrefetcher
training_unit_replacement_policy	src/mem/cache/prefetch/Prefetcher.py	/^    training_unit_replacement_policy = Param.BaseReplacementPolicy(LRURP(),$/;"	v	class:IrregularStreamBufferPrefetcher
type	src/mem/cache/prefetch/Perceptron.py	/^    type = 'PerceptronUnit'$/;"	v	class:PerceptronUnit
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = "BOPPrefetcher"$/;"	v	class:BOPPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = "IrregularStreamBufferPrefetcher"$/;"	v	class:IrregularStreamBufferPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = "QueuedPrefetcher"$/;"	v	class:QueuedPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = "STeMSPrefetcher"$/;"	v	class:STeMSPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'AMPMPrefetcher'$/;"	v	class:AMPMPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'AccessMapPatternMatching'$/;"	v	class:AccessMapPatternMatching
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'BasePrefetcher'$/;"	v	class:BasePrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'DCPTPrefetcher'$/;"	v	class:DCPTPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'DeltaCorrelatingPredictionTables'$/;"	v	class:DeltaCorrelatingPredictionTables
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'IndirectMemoryPrefetcher'$/;"	v	class:IndirectMemoryPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'MultiPrefetcher'$/;"	v	class:MultiPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'PIFPrefetcher'$/;"	v	class:PIFPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'PerceptronPrefetcher'$/;"	v	class:PerceptronPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'SBOOEPrefetcher'$/;"	v	class:SBOOEPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'SignaturePathPrefetcher'$/;"	v	class:SignaturePathPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'SignaturePathPrefetcherV2'$/;"	v	class:SignaturePathPrefetcherV2
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'SlimAMPMPrefetcher'$/;"	v	class:SlimAMPMPrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'StridePrefetcher'$/;"	v	class:StridePrefetcher
type	src/mem/cache/prefetch/Prefetcher.py	/^    type = 'TaggedPrefetcher'$/;"	v	class:TaggedPrefetcher
update	src/mem/cache/prefetch/perceptron_unit.cc	/^void PerceptronUnit::update(const PrefetchInfo *pfi, Addr pf_addr, bool used)$/;"	f	class:PerceptronUnit
updateExpiredPfs	src/mem/cache/prefetch/perceptron_unit.cc	/^void PerceptronUnit::updateExpiredPfs() {$/;"	f	class:PerceptronUnit
useVirtualAddresses	src/mem/cache/prefetch/base.hh	/^    const bool useVirtualAddresses;$/;"	m	class:BasePrefetcher
use_master_id	src/mem/cache/prefetch/Prefetcher.py	/^    use_master_id = Param.Bool(True, "Use master id based history")$/;"	v	class:StridePrefetcher
use_virtual_addresses	src/mem/cache/prefetch/Prefetcher.py	/^    use_virtual_addresses = Param.Bool(False,$/;"	v	class:BasePrefetcher
usefulDegree	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    unsigned usefulDegree;$/;"	m	class:AccessMapPatternMatching
usefulPrefetches	src/mem/cache/prefetch/base.hh	/^    uint64_t usefulPrefetches;$/;"	m	class:BasePrefetcher
validPC	src/mem/cache/prefetch/prefetch_info.hh	/^  bool validPC;$/;"	m	class:PrefetchInfo
voltage_domain	configs/example/se.py	/^                                        voltage_domain = system.voltage_domain)$/;"	v
voltage_domain	configs/example/se.py	/^                                       voltage_domain =$/;"	v
voltage_domain	configs/example/se.py	/^                                   voltage_domain = system.voltage_domain)$/;"	v
warn	configs/example/se-mlu.py	/^from m5.util import addToPath, fatal, warn$/;"	i
warn	configs/example/se.py	/^from m5.util import addToPath, fatal, warn$/;"	i
weights	src/mem/cache/prefetch/perceptron.hh	/^  std::vector<int> weights; \/\/ the weights of the perceptron$/;"	m	class:Perceptron
write	src/mem/cache/prefetch/prefetch_info.hh	/^  bool write;$/;"	m	class:PrefetchInfo
xn	src/mem/cache/prefetch/perceptron_unit.hh	/^        std::vector<int> *xn;      \/\/ input features for this pf$/;"	m	class:PerceptronUnit::PFHistory
~AMPMPrefetcher	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    ~AMPMPrefetcher()$/;"	f	class:AMPMPrefetcher
~AccessMapPatternMatching	src/mem/cache/prefetch/access_map_pattern_matching.hh	/^    ~AccessMapPatternMatching()$/;"	f	class:AccessMapPatternMatching
~BasePrefetcher	src/mem/cache/prefetch/base.hh	/^    virtual ~BasePrefetcher() {}$/;"	f	class:BasePrefetcher
~DCPTPrefetcher	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^    ~DCPTPrefetcher()$/;"	f	class:DCPTPrefetcher
~DeltaCorrelatingPredictionTables	src/mem/cache/prefetch/delta_correlating_prediction_tables.hh	/^    ~DeltaCorrelatingPredictionTables()$/;"	f	class:DeltaCorrelatingPredictionTables
~PrefetchInfo	src/mem/cache/prefetch/prefetch_info.hh	/^  ~PrefetchInfo()$/;"	f	class:PrefetchInfo
~QueuedPrefetcher	src/mem/cache/prefetch/queued.cc	/^QueuedPrefetcher::~QueuedPrefetcher()$/;"	f	class:QueuedPrefetcher
