$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 1 % enable $end
  $var wire 1 & load $end
  $var wire 8 ' seed [7:0] $end
  $var wire 8 ( lfsr_out [7:0] $end
  $var wire 1 ) bit_out $end
  $scope module lfsr $end
   $var wire 32 , WIDTH [31:0] $end
   $var wire 8 - TAPS [7:0] $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 1 % enable $end
   $var wire 1 & load $end
   $var wire 8 ' seed [7:0] $end
   $var wire 8 ( lfsr_out [7:0] $end
   $var wire 1 ) bit_out $end
   $var wire 8 * lfsr_reg [7:0] $end
   $var wire 1 + feedback $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
b00000000 '
b00000000 (
0)
b00000000 *
0+
b00000000000000000000000000001000 ,
b10111000 -
#1
1#
#2
0#
1$
1&
b10101010 '
#3
1#
b10101010 (
b10101010 *
1+
#4
0#
1%
0&
#5
1#
b11010101 (
1)
b11010101 *
0+
#6
0#
#7
1#
b01101010 (
0)
b01101010 *
#8
0#
#9
1#
b00110101 (
1)
b00110101 *
#10
0#
#11
1#
b00011010 (
0)
b00011010 *
#12
0#
#13
1#
b00001101 (
1)
b00001101 *
1+
#14
0#
#15
1#
b10000110 (
0)
b10000110 *
#16
0#
#17
1#
b11000011 (
1)
b11000011 *
#18
0#
#19
1#
b11100001 (
b11100001 *
0+
#20
0#
#21
1#
b01110000 (
0)
b01110000 *
#22
0#
#23
1#
b00111000 (
b00111000 *
1+
#24
0#
#25
1#
b10011100 (
b10011100 *
#26
0#
#27
1#
b11001110 (
b11001110 *
0+
#28
0#
#29
1#
b01100111 (
1)
b01100111 *
1+
#30
0#
#31
1#
b10110011 (
b10110011 *
#32
0#
#33
1#
b11011001 (
b11011001 *
#34
0#
#35
1#
b11101100 (
0)
b11101100 *
#36
0#
#37
1#
b11110110 (
b11110110 *
#38
0#
#39
1#
b11111011 (
1)
b11111011 *
0+
#40
0#
#41
1#
b01111101 (
b01111101 *
1+
#42
0#
#43
1#
b10111110 (
0)
b10111110 *
0+
#44
0#
0$
b00000000 (
b00000000 *
#45
1#
#46
0#
1$
1&
b01010101 '
#47
1#
b01010101 (
1)
b01010101 *
1+
#48
0#
0&
#49
1#
b10101010 (
0)
b10101010 *
#50
0#
#51
1#
b11010101 (
1)
b11010101 *
0+
#52
0#
#53
1#
b01101010 (
0)
b01101010 *
#54
0#
#55
1#
b00110101 (
1)
b00110101 *
#56
0#
#57
1#
b00011010 (
0)
b00011010 *
#58
0#
#59
1#
b00001101 (
1)
b00001101 *
1+
#60
0#
#61
1#
b10000110 (
0)
b10000110 *
#62
0#
#63
1#
b11000011 (
1)
b11000011 *
