Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jul 15 04:38:47 2024
| Host         : DESKTOP-HU93AE5 running 64-bit major release  (build 9200)
| Command      : report_timing -sort_by group -setup -hold -file toplevel_gen.twr
| Design       : toplevel_gen
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/FetchSm.bReadInfoFromLinkProcessorLcl_reg[Address][19]/C
                            (rising edge-triggered cell FDCE clocked by nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Destination:            InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaReadArbiterx/bReadInfoFromDma_reg[Address][19]/D
                            (rising edge-triggered cell FDCE clocked by nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Path Group:             nirioShiftClk40by180x/Clk40Shifted
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (nirioShiftClk40by180x/Clk40Shifted rise@12.495ns - nirioShiftClk40by180x/Clk40Shifted rise@12.495ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.752%)  route 0.221ns (54.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns = ( 14.679 - 12.495 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 14.152 - 12.495 ) 
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     12.495    12.495 r  
    K17                                               0.000    12.495 r  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.243    12.738 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           0.842    13.579    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    13.605 r  window/Clk40BufInst/O
                         net (fo=352, routed)         0.597    14.202    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    13.052 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    13.581    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.607 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, routed)        0.545    14.152    InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/AxiMasterClk
    SLICE_X51Y79         FDCE                                         r  InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/FetchSm.bReadInfoFromLinkProcessorLcl_reg[Address][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141    14.293 r  InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/FetchSm.bReadInfoFromLinkProcessorLcl_reg[Address][19]/Q
                         net (fo=1, routed)           0.221    14.514    InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaReadArbiterx/FetchSm.bReadInfoFromLinkProcessorLcl_reg[Address][31][16]
    SLICE_X41Y79         LUT4 (Prop_lut4_I3_O)        0.045    14.559 r  InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaReadArbiterx/bReadInfoFromDma[Address][19]_i_1/O
                         net (fo=1, routed)           0.000    14.559    InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaReadArbiterx/bReadInfoFromDma[Address][19]_i_1_n_0
    SLICE_X41Y79         FDCE                                         r  InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaReadArbiterx/bReadInfoFromDma_reg[Address][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     12.495    12.495 r  
    K17                                               0.000    12.495 r  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.431    12.926 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           0.907    13.833    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.862 r  window/Clk40BufInst/O
                         net (fo=352, routed)         0.864    14.726    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    13.259 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    13.835    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.864 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, routed)        0.815    14.679    InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaReadArbiterx/AxiMasterClk
    SLICE_X41Y79         FDCE                                         r  InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaReadArbiterx/bReadInfoFromDma_reg[Address][19]/C
                         clock pessimism             -0.261    14.417    
    SLICE_X41Y79         FDCE (Hold_fdce_C_D)         0.092    14.509    InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaReadArbiterx/bReadInfoFromDma_reg[Address][19]
  -------------------------------------------------------------------
                         required time                        -14.509    
                         arrival time                          14.559    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PsUartClk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PsUartClk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             PsUartClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PsUartClk rise@0.000ns - PsUartClk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PsUartClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    PsClk[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SerialClk_bufg/O
                         net (fo=2457, routed)        0.637     0.973    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/s_axi_aclk
    SLICE_X43Y108        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.113     1.227    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_protocol_converter_0/m_axi_rdata[5]
    SLICE_X42Y107        SRLC32E                                      r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PsUartClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    PsClk[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SerialClk_bufg/O
                         net (fo=2457, routed)        0.909     1.275    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_protocol_converter_0/aclk
    SLICE_X42Y107        SRLC32E                                      r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.286     0.989    
    SLICE_X42Y107        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.172    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.oDataFlopx/GenFlops[8].DFlopx/GenClr.ClearFDCPEx/C
                            (rising edge-triggered cell FDCE clocked by Clk40  {rise@0.000ns fall@12.495ns period=24.990ns})
  Destination:            window/theVI/dataInA_ctl_0/PlainControl.PlainControl/cQ_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk40  {rise@0.000ns fall@12.495ns period=24.990ns})
  Path Group:             Clk40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk40 rise@0.000ns - Clk40 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.564%)  route 0.234ns (62.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk40 rise edge)      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk40 (IN)
                         net (fo=0)                   0.000     0.000    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  window/Clk40BufInst/O
                         net (fo=352, routed)         0.638     1.748    Clk40ThruBuf
    SLICE_X49Y101        FDCE                                         r  window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.oDataFlopx/GenFlops[8].DFlopx/GenClr.ClearFDCPEx/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.141     1.889 r  window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.oDataFlopx/GenFlops[8].DFlopx/GenClr.ClearFDCPEx/Q
                         net (fo=3, routed)           0.234     2.124    window/theVI/res00000044_wi[6]
    SLICE_X50Y103        FDCE                                         r  window/theVI/dataInA_ctl_0/PlainControl.PlainControl/cQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk40 rise edge)      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk40 (IN)
                         net (fo=0)                   0.000     0.000    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  window/Clk40BufInst/O
                         net (fo=352, routed)         0.906     2.273    Clk40ThruBuf
    SLICE_X50Y103        FDCE                                         r  window/theVI/dataInA_ctl_0/PlainControl.PlainControl/cQ_reg[4]/C
                         clock pessimism             -0.265     2.008    
    SLICE_X50Y103        FDCE (Hold_fdce_C_D)         0.060     2.068    window/theVI/dataInA_ctl_0/PlainControl.PlainControl/cQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Eth_gmii_to_rmii/cOutRxdInt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by EthRmiiRxClk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             EthRmiiRxClk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EthRmiiRxClk rise@0.000ns - EthRmiiRefClk rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.418ns (7.499%)  route 5.156ns (92.501%))
  Logic Levels:           0  
  Clock Path Skew:        5.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.949ns
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EthRmiiRefClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.764 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.646     5.411    EthRmiiRefClk_IBUF_BUFG
    SLICE_X46Y115        FDRE                                         r  Eth_gmii_to_rmii/cOutRxdInt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.418     5.829 r  Eth_gmii_to_rmii/cOutRxdInt_reg[3]/Q
                         net (fo=1, routed)           5.156    10.985    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD[3]
    SLICE_X46Y117        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock EthRmiiRxClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.824     5.898    EthRmiiRefClk_IBUF_BUFG
    SLICE_X51Y115        FDRE (Prop_fdre_C_Q)         0.456     6.354 r  Eth_gmii_to_rmii/cRxClk_reg/Q
                         net (fo=7, routed)           2.657     9.011    Eth_gmii_to_rmii/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.112 r  Eth_gmii_to_rmii/RxClk_bufg/O
                         net (fo=11, routed)          1.837    10.949    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RX_CLK
    SLICE_X46Y117        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.309    10.640    
    SLICE_X46Y117        FDRE (Hold_fdre_C_D)         0.246    10.886    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.886    
                         arrival time                          10.985    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Eth_gmii_to_rmii/cRxClk_reg/Q
                            (clock source 'EthRmiiRxClk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Eth_gmii_to_rmii/cLowRxdInt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             EthRmiiRefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EthRmiiRefClk rise@0.000ns - EthRmiiRxClk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.045ns (11.029%)  route 0.363ns (88.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EthRmiiRxClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.630     1.717    EthRmiiRefClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  Eth_gmii_to_rmii/cRxClk_reg/Q
                         net (fo=7, routed)           0.363     2.221    Eth_gmii_to_rmii/I
    SLICE_X47Y115        LUT6 (Prop_lut6_I3_O)        0.045     2.266 r  cLowRxdInt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.266    cLowRxdInt[0]_i_1_n_0
    SLICE_X47Y115        FDRE                                         r  Eth_gmii_to_rmii/cLowRxdInt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock EthRmiiRefClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.904     2.246    EthRmiiRefClk_IBUF_BUFG
    SLICE_X47Y115        FDRE                                         r  Eth_gmii_to_rmii/cLowRxdInt_reg[0]/C
                         clock pessimism             -0.256     1.990    
    SLICE_X47Y115        FDRE (Hold_fdre_C_D)         0.091     2.081    Eth_gmii_to_rmii/cLowRxdInt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Eth_gmii_to_rmii/cMacCrsInt_reg/C
                            (rising edge-triggered cell FDRE clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by EthRmiiTxClk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             EthRmiiTxClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EthRmiiTxClk rise@0.000ns - EthRmiiRefClk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.185ns (6.833%)  route 2.522ns (93.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.381ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EthRmiiRefClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.629     1.716    EthRmiiRefClk_IBUF_BUFG
    SLICE_X51Y116        FDRE                                         r  Eth_gmii_to_rmii/cMacCrsInt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  Eth_gmii_to_rmii/cMacCrsInt_reg/Q
                         net (fo=3, routed)           2.522     4.379    Eth_gmii_to_rmii/cMacCrsInt
    SLICE_X45Y116        LUT2 (Prop_lut2_I0_O)        0.044     4.423 r  nirioSystemTopRoboRio_i_i_2/O
                         net (fo=1, routed)           0.000     4.423    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS
    SLICE_X45Y116        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EthRmiiTxClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.900     2.242    EthRmiiRefClk_IBUF_BUFG
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.175     2.417 r  Eth_gmii_to_rmii/cTxClk_reg/Q
                         net (fo=2, routed)           1.029     3.447    Eth_gmii_to_rmii/cTxClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.476 r  Eth_gmii_to_rmii/TxClk_bufg/O
                         net (fo=13, routed)          0.905     4.381    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_TX_CLK
    SLICE_X45Y116        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS_i_reg/C
                         clock pessimism             -0.256     4.125    
    SLICE_X45Y116        FDRE (Hold_fdre_C_D)         0.107     4.232    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -4.232    
                         arrival time                           4.423    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx/C
                            (rising edge-triggered cell FDPE clocked by nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Destination:            window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkIn.iPushTogglex/DFlopx/GenClr.ClearFDCPEx/CLR
                            (removal check against rising-edge clock nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (nirioShiftClk40by180x/Clk40Shifted rise@12.495ns - nirioShiftClk40by180x/Clk40Shifted rise@12.495ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.420%)  route 0.139ns (49.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 14.801 - 12.495 ) 
    Source Clock Delay      (SCD):    1.776ns = ( 14.271 - 12.495 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     12.495    12.495 r  
    K17                                               0.000    12.495 r  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.243    12.738 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           0.842    13.579    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    13.605 r  window/Clk40BufInst/O
                         net (fo=352, routed)         0.597    14.202    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    13.052 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    13.581    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.607 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, routed)        0.664    14.271    AxiSlaveClk
    SLICE_X61Y101        FDPE                                         r  window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDPE (Prop_fdpe_C_Q)         0.141    14.412 f  window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkOut.SyncIReset/c1ResetFastLclx/DFlopx/GenSet.PresetFDCPEx/Q
                         net (fo=4, routed)           0.139    14.551    window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/iIResetFast
    SLICE_X62Y101        FDCE                                         f  window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkIn.iPushTogglex/DFlopx/GenClr.ClearFDCPEx/CLR
  -------------------------------------------------------------------    -------------------

                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     12.495    12.495 r  
    K17                                               0.000    12.495 r  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.431    12.926 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           0.907    13.833    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    13.862 r  window/Clk40BufInst/O
                         net (fo=352, routed)         0.864    14.726    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    13.259 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    13.835    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.864 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, routed)        0.937    14.801    AxiSlaveClk
    SLICE_X62Y101        FDCE                                         r  window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkIn.iPushTogglex/DFlopx/GenClr.ClearFDCPEx/C
                         clock pessimism             -0.513    14.287    
    SLICE_X62Y101        FDCE (Remov_fdce_C_CLR)     -0.067    14.220    window/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkIn.iPushTogglex/DFlopx/GenClr.ClearFDCPEx
  -------------------------------------------------------------------
                         required time                        -14.220    
                         arrival time                          14.551    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 window/theVI/MyRioAiAoResource0/MyRioAiAoResourceCorex/MyRioAoSpiMasterPort0/cEnableOutputs_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk40  {rise@0.000ns fall@12.495ns period=24.990ns})
  Destination:            aAiSpiMosi
                            (output port clocked by ToplevelClkVirt  {rise@0.000ns fall@12.495ns period=24.990ns})
  Path Group:             ToplevelClkVirt
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ToplevelClkVirt rise@0.000ns - Clk40 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 1.005ns (61.215%)  route 0.637ns (38.785%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        -1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1    Hold  -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk40 rise edge)      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk40 (IN)
                         net (fo=0)                   0.000     0.000    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  window/Clk40BufInst/O
                         net (fo=352, routed)         0.711     1.821    Clk40ThruBuf
    SLICE_X109Y117       FDPE                                         r  window/theVI/MyRioAiAoResource0/MyRioAiAoResourceCorex/MyRioAoSpiMasterPort0/cEnableOutputs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDPE (Prop_fdpe_C_Q)         0.128     1.949 r  window/theVI/MyRioAiAoResource0/MyRioAiAoResourceCorex/MyRioAoSpiMasterPort0/cEnableOutputs_reg/Q
                         net (fo=8, routed)           0.637     2.586    aAoMxpLdac_TRI
    G18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.463 r  aAiSpiMosi_OBUFT_inst/O
                         net (fo=0)                   0.000     3.463    aAiSpiMosi
    G18                                                               r  aAiSpiMosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ToplevelClkVirt rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.127     0.127    
                         output delay                 2.500     2.627    
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 Eth_gmii_to_rmii/cTxdInt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EthRmiiTxd[0]
                            (output port clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             EthRmiiRefClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (EthRmiiRefClk rise@20.000ns - EthRmiiRefClk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 3.752ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.350ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EthRmiiRefClk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000     0.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          2.076     6.150    EthRmiiRefClk_IBUF_BUFG
    OLOGIC_X1Y110        FDRE                                         r  Eth_gmii_to_rmii/cTxdInt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y110        FDRE (Prop_fdre_C_Q)         0.472     6.622 r  Eth_gmii_to_rmii/cTxdInt_reg[0]/Q
                         net (fo=1, routed)           0.001     6.623    EthRmiiTxd_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.280     9.903 r  EthRmiiTxd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.903    EthRmiiTxd[0]
    K14                                                               r  EthRmiiTxd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock EthRmiiRefClk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.179    19.821    
                         output delay                -8.000    11.821    
  -------------------------------------------------------------------
                         required time                         11.821    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 window/theVI/MyRioAiAoResource0/MyRioAiAoResourceCorex/MyRioAoSpiMasterPort0/cEnableOutputs_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk40  {rise@0.000ns fall@12.495ns period=24.990ns})
  Destination:            aAiSpiClk
                            (output port clocked by ToplevelClkVirt  {rise@0.000ns fall@12.495ns period=24.990ns})
  Path Group:             ToplevelClkVirt
  Path Type:              Max at Slow Process Corner
  Requirement:            24.990ns  (ToplevelClkVirt rise@24.990ns - Clk40 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 4.551ns (70.015%)  route 1.949ns (29.985%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.990ns
  Clock Path Skew:        -6.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.990 - 24.990 ) 
    Source Clock Delay      (SCD):    6.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk40 rise edge)      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk40 (IN)
                         net (fo=0)                   0.000     0.000    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     4.098 r  window/Clk40BufInst/O
                         net (fo=352, routed)         2.046     6.144    Clk40ThruBuf
    SLICE_X109Y117       FDPE                                         r  window/theVI/MyRioAiAoResource0/MyRioAiAoResourceCorex/MyRioAoSpiMasterPort0/cEnableOutputs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y117       FDPE (Prop_fdpe_C_Q)         0.419     6.563 f  window/theVI/MyRioAiAoResource0/MyRioAiAoResourceCorex/MyRioAoSpiMasterPort0/cEnableOutputs_reg/Q
                         net (fo=8, routed)           1.949     8.512    aAoMxpLdac_TRI
    F19                  OBUFT (TriStatE_obuft_T_O)
                                                      4.132    12.644 r  aAiSpiClk_OBUFT_inst/O
                         net (fo=0)                   0.000    12.644    aAiSpiClk
    F19                                                               r  aAiSpiClk (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ToplevelClkVirt rise edge)
                                                     24.990    24.990 r  
                         ideal clock network latency
                                                      0.000    24.990    
                         clock pessimism              0.000    24.990    
                         clock uncertainty           -0.127    24.863    
                         output delay                -9.990    14.873    
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -12.644    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 InchwormWithAxiBimx/axmReset_reg/C
                            (rising edge-triggered cell FDPE clocked by nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Destination:            InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[0]/CLR
                            (recovery check against rising-edge clock nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.990ns  (nirioShiftClk40by180x/Clk40Shifted rise@37.485ns - nirioShiftClk40by180x/Clk40Shifted rise@12.495ns)
  Data Path Delay:        18.946ns  (logic 0.518ns (2.734%)  route 18.428ns (97.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 42.807 - 37.485 ) 
    Source Clock Delay      (SCD):    5.886ns = ( 18.381 - 12.495 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     12.495    12.495 r  
    K17                                               0.000    12.495 r  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         1.475    13.970 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           2.522    16.492    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    16.593 r  window/Clk40BufInst/O
                         net (fo=352, routed)         1.806    18.399    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.606 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.495    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.596 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, routed)        1.785    18.381    AxiSlaveClk
    SLICE_X94Y89         FDPE                                         r  InchwormWithAxiBimx/axmReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y89         FDPE (Prop_fdpe_C_Q)         0.518    18.899 f  InchwormWithAxiBimx/axmReset_reg/Q
                         net (fo=3614, routed)       18.428    37.327    InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/axmReset
    SLICE_X55Y67         FDCE                                         f  InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     37.485    37.485 r  
    K17                                               0.000    37.485 r  Clk40 (IN)
                         net (fo=0)                   0.000    37.485    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         1.404    38.889 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           2.293    41.182    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    41.273 r  window/Clk40BufInst/O
                         net (fo=352, routed)         1.612    42.886    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.460 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.185    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.276 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, routed)        1.531    42.807    InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/AxiMasterClk
    SLICE_X55Y67         FDCE                                         r  InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[0]/C
                         clock pessimism              0.424    43.231    
                         clock uncertainty           -0.121    43.110    
    SLICE_X55Y67         FDCE (Recov_fdce_C_CLR)     -0.405    42.705    InchwormWithAxiBimx/InchwormWithAxiBimNetlistx/InchWorm/EnableFullScatterGather.NiDmaLinkProcessorx/ProcessSm.bLinkRdOffset_reg[0]
  -------------------------------------------------------------------
                         required time                         42.705    
                         arrival time                         -37.327    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 UARTAxiToRegPortInt/xAccessAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PsUartClk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            UARTAxiToRegPortInt/xSlaveReadData_reg[Data][20]/D
                            (rising edge-triggered cell FDCE clocked by PsUartClk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             PsUartClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (PsUartClk rise@17.000ns - PsUartClk rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 1.505ns (15.445%)  route 8.239ns (84.555%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 19.832 - 17.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PsUartClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    PsClk[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SerialClk_bufg/O
                         net (fo=2457, routed)        1.891     3.185    M_AXI_GP1_ACLK
    SLICE_X30Y104        FDCE                                         r  UARTAxiToRegPortInt/xAccessAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDCE (Prop_fdce_C_Q)         0.478     3.663 r  UARTAxiToRegPortInt/xAccessAddr_reg[1]/Q
                         net (fo=123, routed)         3.783     7.446    p1RegPortIn[Addr][1]
    SLICE_X98Y102        LUT5 (Prop_lut5_I3_O)        0.324     7.770 f  xSlaveReadData[Data][27]_i_19/O
                         net (fo=12, routed)          0.641     8.412    xSlaveReadData[Data][27]_i_19_n_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I4_O)        0.331     8.743 r  xSlaveReadData[Data][28]_i_16/O
                         net (fo=1, routed)           0.814     9.557    xSlaveReadData[Data][28]_i_16_n_0
    SLICE_X97Y100        LUT6 (Prop_lut6_I5_O)        0.124     9.681 f  xSlaveReadData[Data][28]_i_8/O
                         net (fo=1, routed)           0.441    10.122    xSlaveReadData[Data][28]_i_8_n_0
    SLICE_X99Y98         LUT6 (Prop_lut6_I4_O)        0.124    10.246 r  xSlaveReadData[Data][28]_i_4/O
                         net (fo=4, routed)           2.559    12.805    Com1RS232UART/xDataOut[4]
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.124    12.929 r  xSlaveReadData[Data][20]_i_1/O
                         net (fo=1, routed)           0.000    12.929    xSlaveReadData[Data][20]_i_1_n_0
    SLICE_X45Y101        FDCE                                         r  UARTAxiToRegPortInt/xSlaveReadData_reg[Data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PsUartClk rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    18.088    PsClk[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SerialClk_bufg/O
                         net (fo=2457, routed)        1.653    19.832    M_AXI_GP1_ACLK
    SLICE_X45Y101        FDCE                                         r  UARTAxiToRegPortInt/xSlaveReadData_reg[Data][20]/C
                         clock pessimism              0.247    20.079    
                         clock uncertainty           -0.257    19.822    
    SLICE_X45Y101        FDCE (Setup_fdce_C_D)        0.029    19.851    UARTAxiToRegPortInt/xSlaveReadData_reg[Data][20]
  -------------------------------------------------------------------
                         required time                         19.851    
                         arrival time                         -12.929    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/cCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Destination:            nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by nirioShiftClk40by180x/Clk40Shifted  {rise@12.495ns fall@24.990ns period=24.990ns})
  Path Group:             nirioShiftClk40by180x/Clk40Shifted
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.990ns  (nirioShiftClk40by180x/Clk40Shifted rise@37.485ns - nirioShiftClk40by180x/Clk40Shifted rise@12.495ns)
  Data Path Delay:        15.604ns  (logic 4.931ns (31.601%)  route 10.673ns (68.399%))
  Logic Levels:           21  (CARRY4=8 LUT3=3 LUT4=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 42.978 - 37.485 ) 
    Source Clock Delay      (SCD):    5.933ns = ( 18.428 - 12.495 ) 
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     12.495    12.495 r  
    K17                                               0.000    12.495 r  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         1.475    13.970 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           2.522    16.492    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    16.593 r  window/Clk40BufInst/O
                         net (fo=352, routed)         1.806    18.399    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.606 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.495    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.596 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, routed)        1.832    18.428    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/AxiSlaveClk
    SLICE_X46Y121        FDCE                                         r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/cCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDCE (Prop_fdce_C_Q)         0.518    18.946 f  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/cCount_reg[3]/Q
                         net (fo=54, routed)          1.219    20.164    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/I2[3]
    SLICE_X48Y121        LUT6 (Prop_lut6_I0_O)        0.124    20.288 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cState[1]_i_2__1/O
                         net (fo=7, routed)           0.677    20.965    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/n_41_nirioCompactSha256Memoryx
    SLICE_X46Y118        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.369 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/RAM_gen[15].RAM32Mx_i_130/CO[3]
                         net (fo=1, routed)           0.000    21.369    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/n_0_RAM_gen[15].RAM32Mx_i_130
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.598 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/RAM_gen[15].RAM32Mx_i_94/CO[2]
                         net (fo=3, routed)           0.465    22.063    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/I5[0]
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.310    22.373 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[15].RAM32Mx_i_134/O
                         net (fo=1, routed)           0.161    22.534    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_RAM_gen[15].RAM32Mx_i_134
    SLICE_X46Y117        LUT6 (Prop_lut6_I5_O)        0.124    22.658 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[15].RAM32Mx_i_96/O
                         net (fo=1, routed)           0.424    23.082    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_RAM_gen[15].RAM32Mx_i_96
    SLICE_X48Y117        LUT6 (Prop_lut6_I5_O)        0.124    23.206 f  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[15].RAM32Mx_i_58/O
                         net (fo=1, routed)           0.299    23.505    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_RAM_gen[15].RAM32Mx_i_58
    SLICE_X48Y118        LUT6 (Prop_lut6_I4_O)        0.124    23.629 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[15].RAM32Mx_i_15/O
                         net (fo=32, routed)          1.635    25.264    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[11].RAM32Mx/ADDRC2
    SLICE_X58Y127        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    25.417 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[11].RAM32Mx/RAMC/O
                         net (fo=9, routed)           1.629    27.046    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/O13[54]
    SLICE_X64Y119        LUT3 (Prop_lut3_I1_O)        0.359    27.405 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1[7]_i_44/O
                         net (fo=1, routed)           0.433    27.839    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/nirioCompactSha256Datapathx/nirioCompactSha256DatapathHashALUx/smallSig0[4]
    SLICE_X64Y118        LUT6 (Prop_lut6_I4_O)        0.326    28.165 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1[7]_i_31/O
                         net (fo=2, routed)           0.435    28.600    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/nirioCompactSha256Datapathx/p_2_in[4]
    SLICE_X64Y118        LUT6 (Prop_lut6_I5_O)        0.124    28.724 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1[7]_i_15/O
                         net (fo=2, routed)           0.589    29.313    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1[7]_i_15
    SLICE_X66Y120        LUT3 (Prop_lut3_I2_O)        0.124    29.437 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1[7]_i_3/O
                         net (fo=2, routed)           0.633    30.069    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1[7]_i_3
    SLICE_X64Y122        LUT4 (Prop_lut4_I3_O)        0.124    30.193 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1[7]_i_7/O
                         net (fo=1, routed)           0.000    30.193    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1[7]_i_7
    SLICE_X64Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.591 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.591    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1_reg[7]_i_1
    SLICE_X64Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.705 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.705    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1_reg[11]_i_1
    SLICE_X64Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.819 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.828    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1_reg[15]_i_1
    SLICE_X64Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.942 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.942    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1_reg[19]_i_1
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.056 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.056    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/n_0_cReg1_reg[23]_i_1
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    31.312 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cReg1_reg[27]_i_1/O[2]
                         net (fo=2, routed)           0.663    31.975    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/D[26]
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.328    32.303 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx_i_6/O
                         net (fo=1, routed)           0.702    33.005    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/cDatapathOut[26]
    SLICE_X53Y128        LUT6 (Prop_lut6_I0_O)        0.326    33.331 r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx_i_2/O
                         net (fo=4, routed)           0.700    34.032    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx/DIA0
    SLICE_X58Y128        RAMD32                                       r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock nirioShiftClk40by180x/Clk40Shifted rise edge)
                                                     37.485    37.485 r  
    K17                                               0.000    37.485 r  Clk40 (IN)
                         net (fo=0)                   0.000    37.485    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         1.404    38.889 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           2.293    41.182    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    41.273 r  window/Clk40BufInst/O
                         net (fo=352, routed)         1.612    42.886    Clk40ThruBuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.460 r  nirioShiftClk40by180x/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.185    nirioShiftClk40by180x/Clk40Shifted
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.276 r  nirioShiftClk40by180x/Clk40ShiftedBufgInst/O
                         net (fo=9438, routed)        1.702    42.978    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx/WCLK
    SLICE_X58Y128        RAMD32                                       r  nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx/RAMA/CLK
                         clock pessimism              0.341    43.319    
                         clock uncertainty           -0.121    43.198    
    SLICE_X58Y128        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    42.679    nirioSystemTopRoboRio_i/nirioATSHA204Challengex/nirioCompactSha256_256bitx/nirioCompactSha256Memoryx/RAM_gen[13].RAM32Mx/RAMA
  -------------------------------------------------------------------
                         required time                         42.679    
                         arrival time                         -34.032    
  -------------------------------------------------------------------
                         slack                                  8.648    

Slack (MET) :             11.212ns  (required time - arrival time)
  Source:                 window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx/C
                            (falling edge-triggered cell FDCE clocked by Clk40  {rise@0.000ns fall@12.495ns period=24.990ns})
  Destination:            window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx/D
                            (rising edge-triggered cell FDCE clocked by Clk40  {rise@0.000ns fall@12.495ns period=24.990ns})
  Path Group:             Clk40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.495ns  (Clk40 rise@24.990ns - Clk40 fall@12.495ns)
  Data Path Delay:        0.906ns  (logic 0.422ns (46.597%)  route 0.484ns (53.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 30.419 - 24.990 ) 
    Source Clock Delay      (SCD):    5.930ns = ( 18.425 - 12.495 ) 
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk40 fall edge)     12.495    12.495 f  
    K17                                               0.000    12.495 f  Clk40 (IN)
                         net (fo=0)                   0.000    12.495    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         1.475    13.970 f  Clk40_IBUF_inst/O
                         net (fo=1, routed)           2.522    16.492    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    16.593 f  window/Clk40BufInst/O
                         net (fo=352, routed)         1.832    18.425    Clk40ThruBuf
    SLICE_X52Y101        FDCE                                         r  window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDCE (Prop_fdce_C_Q)         0.422    18.847 r  window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx/Q
                         net (fo=1, routed)           0.484    19.330    window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.SyncIReset/c2ResetFe_ms
    SLICE_X52Y102        FDCE                                         r  window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk40 rise edge)     24.990    24.990 r  
    K17                                               0.000    24.990 r  Clk40 (IN)
                         net (fo=0)                   0.000    24.990    Clk40
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.394 r  Clk40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.687    Clk40_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.778 r  window/Clk40BufInst/O
                         net (fo=352, routed)         1.641    30.419    Clk40ThruBuf
    SLICE_X52Y102        FDCE                                         r  window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx/C
                         clock pessimism              0.475    30.895    
                         clock uncertainty           -0.130    30.765    
    SLICE_X52Y102        FDCE (Setup_fdce_C_D)       -0.222    30.543    window/theVI/n_bushold/Clk40Crossing.Clk40FromInterface/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx
  -------------------------------------------------------------------
                         required time                         30.543    
                         arrival time                         -19.330    
  -------------------------------------------------------------------
                         slack                                 11.212    

Slack (MET) :             12.272ns  (required time - arrival time)
  Source:                 Com1RS232UART/NiUartx/cSerOut_reg/C
                            (rising edge-triggered cell FDPE clocked by PsUartClk  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            aCom1Tx_n
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.554ns  (logic 4.553ns (99.978%)  route 0.001ns (0.022%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PsUartClk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    PsClk[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SerialClk_bufg/O
                         net (fo=2457, routed)        1.880     3.174    M_AXI_GP1_ACLK
    OLOGIC_X1Y83         FDPE                                         r  Com1RS232UART/NiUartx/cSerOut_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y83         FDPE (Prop_fdpe_C_Q)         0.472     3.646 r  Com1RS232UART/NiUartx/cSerOut_reg/Q
                         net (fo=1, routed)           0.001     3.647    aCom1Tx_n_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         4.081     7.728 r  aCom1Tx_n_OBUF_inst/O
                         net (fo=0)                   0.000     7.728    aCom1Tx_n
    Y14                                                               r  aCom1Tx_n (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                 12.272    

Slack (MET) :             12.795ns  (required time - arrival time)
  Source:                 Eth_gmii_to_rmii/cOutRxdInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by EthRmiiRxClk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             EthRmiiRxClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (EthRmiiRxClk rise@40.000ns - EthRmiiRefClk rise@20.000ns)
  Data Path Delay:        11.143ns  (logic 0.518ns (4.649%)  route 10.625ns (95.351%))
  Logic Levels:           0  
  Clock Path Skew:        4.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.745ns = ( 49.745 - 40.000 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 25.910 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.350ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EthRmiiRefClk rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000    20.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, routed)           2.522    23.973    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    24.074 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.836    25.910    EthRmiiRefClk_IBUF_BUFG
    SLICE_X46Y115        FDRE                                         r  Eth_gmii_to_rmii/cOutRxdInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518    26.428 r  Eth_gmii_to_rmii/cOutRxdInt_reg[2]/Q
                         net (fo=1, routed)          10.625    37.052    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD[2]
    SLICE_X46Y117        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock EthRmiiRxClk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000    40.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.673    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.764 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634    45.399    EthRmiiRefClk_IBUF_BUFG
    SLICE_X51Y115        FDRE (Prop_fdre_C_Q)         0.367    45.766 r  Eth_gmii_to_rmii/cRxClk_reg/Q
                         net (fo=7, routed)           2.241    48.007    Eth_gmii_to_rmii/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    48.098 r  Eth_gmii_to_rmii/RxClk_bufg/O
                         net (fo=11, routed)          1.647    49.745    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RX_CLK
    SLICE_X46Y117        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD_i_reg[2]/C
                         clock pessimism              0.309    50.054    
                         clock uncertainty           -0.179    49.876    
    SLICE_X46Y117        FDRE (Setup_fdre_C_D)       -0.028    49.848    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         49.848    
                         arrival time                         -37.052    
  -------------------------------------------------------------------
                         slack                                 12.795    

Slack (MET) :             17.038ns  (required time - arrival time)
  Source:                 Eth_gmii_to_rmii/cPhyTxEnInt_reg/C
                            (rising edge-triggered cell FDRE clocked by EthRmiiRefClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by EthRmiiTxClk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             EthRmiiTxClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (EthRmiiTxClk rise@40.000ns - EthRmiiRefClk rise@20.000ns)
  Data Path Delay:        6.682ns  (logic 0.746ns (11.165%)  route 5.936ns (88.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.424ns = ( 49.424 - 40.000 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 25.910 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.350ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EthRmiiRefClk rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000    20.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, routed)           2.522    23.973    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    24.074 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.836    25.910    EthRmiiRefClk_IBUF_BUFG
    SLICE_X45Y115        FDRE                                         r  Eth_gmii_to_rmii/cPhyTxEnInt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.419    26.329 r  Eth_gmii_to_rmii/cPhyTxEnInt_reg/Q
                         net (fo=2, routed)           5.936    32.264    Eth_gmii_to_rmii/cPhyTxEnInt_reg_n_0
    SLICE_X45Y116        LUT2 (Prop_lut2_I1_O)        0.327    32.591 r  nirioSystemTopRoboRio_i_i_2/O
                         net (fo=1, routed)           0.000    32.591    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS
    SLICE_X45Y116        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EthRmiiTxClk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  EthRmiiRefClk (IN)
                         net (fo=0)                   0.000    40.000    EthRmiiRefClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  EthRmiiRefClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.673    EthRmiiRefClk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.764 r  EthRmiiRefClk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.634    45.399    EthRmiiRefClk_IBUF_BUFG
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.367    45.766 r  Eth_gmii_to_rmii/cTxClk_reg/Q
                         net (fo=2, routed)           1.919    47.685    Eth_gmii_to_rmii/cTxClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    47.776 r  Eth_gmii_to_rmii/TxClk_bufg/O
                         net (fo=13, routed)          1.648    49.424    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_TX_CLK
    SLICE_X45Y116        FDRE                                         r  nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS_i_reg/C
                         clock pessimism              0.309    49.733    
                         clock uncertainty           -0.179    49.555    
    SLICE_X45Y116        FDRE (Setup_fdre_C_D)        0.075    49.630    nirioSystemTopRoboRio_i/Ps7_i/Ps7_roboRIO_i/processing_system7_0/U0/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         49.630    
                         arrival time                         -32.591    
  -------------------------------------------------------------------
                         slack                                 17.038    




