
STM32_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b94  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  08009ca8  08009ca8  0000aca8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1c4  0800a1c4  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a1c4  0800a1c4  0000b1c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1cc  0800a1cc  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1cc  0800a1cc  0000b1cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a1d0  0800a1d0  0000b1d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a1d4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000052c  200001d4  0800a3a8  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000700  0800a3a8  0000c700  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014b9a  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003550  00000000  00000000  00020d97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001458  00000000  00000000  000242e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fd3  00000000  00000000  00025740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bcbc  00000000  00000000  00026713  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b003  00000000  00000000  000423cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097261  00000000  00000000  0005d3d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f4633  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006640  00000000  00000000  000f4678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000042  00000000  00000000  000facb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08009c8c 	.word	0x08009c8c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08009c8c 	.word	0x08009c8c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <newLoRa>:
											----------------------------------------
\* ----------------------------------------------------------------------------- */
volatile uint8_t TxDoneFlag = 0; // C bo hiu truyn hon tt
volatile uint8_t RxDoneFlag = 0; // C bo hiu nhn hon tt

LoRa newLoRa(){
 8000f44:	b4b0      	push	{r4, r5, r7}
 8000f46:	b08f      	sub	sp, #60	@ 0x3c
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8000f4c:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000f50:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8000f52:	2307      	movs	r3, #7
 8000f54:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8000f58:	2307      	movs	r3, #7
 8000f5a:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 8000f64:	23ff      	movs	r3, #255	@ 0xff
 8000f66:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8000f6a:	2364      	movs	r3, #100	@ 0x64
 8000f6c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 8000f70:	2308      	movs	r3, #8
 8000f72:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	461d      	mov	r5, r3
 8000f78:	f107 040c 	add.w	r4, r7, #12
 8000f7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f84:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000f88:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	373c      	adds	r7, #60	@ 0x3c
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bcb0      	pop	{r4, r5, r7}
 8000f94:	4770      	bx	lr

08000f96 <LoRa_reset>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_reset(LoRa* _LoRa){
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b082      	sub	sp, #8
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6898      	ldr	r0, [r3, #8]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	899b      	ldrh	r3, [r3, #12]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	4619      	mov	r1, r3
 8000faa:	f002 faf3 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000fae:	2001      	movs	r0, #1
 8000fb0:	f001 fbe2 	bl	8002778 <HAL_Delay>
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6898      	ldr	r0, [r3, #8]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	899b      	ldrh	r3, [r3, #12]
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	f002 fae8 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000fc4:	2064      	movs	r0, #100	@ 0x64
 8000fc6:	f001 fbd7 	bl	8002778 <HAL_Delay>
}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <LoRa_gotoMode>:
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b084      	sub	sp, #16
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
 8000fda:	6039      	str	r1, [r7, #0]
    uint8_t cur = LoRa_read(_LoRa, RegOpMode);
 8000fdc:	2101      	movs	r1, #1
 8000fde:	6878      	ldr	r0, [r7, #4]
 8000fe0:	f000 fa44 	bl	800146c <LoRa_read>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	737b      	strb	r3, [r7, #13]
    uint8_t mode_bits = 0;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	73fb      	strb	r3, [r7, #15]

    if (mode == SLEEP_MODE)        mode_bits = 0x00;
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d102      	bne.n	8000ff8 <LoRa_gotoMode+0x26>
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	73fb      	strb	r3, [r7, #15]
 8000ff6:	e016      	b.n	8001026 <LoRa_gotoMode+0x54>
    else if (mode == STNBY_MODE)   mode_bits = 0x01;
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d102      	bne.n	8001004 <LoRa_gotoMode+0x32>
 8000ffe:	2301      	movs	r3, #1
 8001000:	73fb      	strb	r3, [r7, #15]
 8001002:	e010      	b.n	8001026 <LoRa_gotoMode+0x54>
    else if (mode == TRANSMIT_MODE)mode_bits = 0x03;
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	2b03      	cmp	r3, #3
 8001008:	d102      	bne.n	8001010 <LoRa_gotoMode+0x3e>
 800100a:	2303      	movs	r3, #3
 800100c:	73fb      	strb	r3, [r7, #15]
 800100e:	e00a      	b.n	8001026 <LoRa_gotoMode+0x54>
    else if (mode == RXCONTIN_MODE)mode_bits = 0x05;
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	2b05      	cmp	r3, #5
 8001014:	d102      	bne.n	800101c <LoRa_gotoMode+0x4a>
 8001016:	2305      	movs	r3, #5
 8001018:	73fb      	strb	r3, [r7, #15]
 800101a:	e004      	b.n	8001026 <LoRa_gotoMode+0x54>
    else if (mode == RXSINGLE_MODE)mode_bits = 0x06;
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	2b06      	cmp	r3, #6
 8001020:	d166      	bne.n	80010f0 <LoRa_gotoMode+0x11e>
 8001022:	2306      	movs	r3, #6
 8001024:	73fb      	strb	r3, [r7, #15]
    else return;

    uint8_t target = (cur & 0x80) | (cur & 0x78) | (mode_bits & 0x07);
 8001026:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800102a:	f023 0307 	bic.w	r3, r3, #7
 800102e:	b25a      	sxtb	r2, r3
 8001030:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001034:	f003 0307 	and.w	r3, r3, #7
 8001038:	b25b      	sxtb	r3, r3
 800103a:	4313      	orrs	r3, r2
 800103c:	b25b      	sxtb	r3, r3
 800103e:	733b      	strb	r3, [r7, #12]
    LoRa_write(_LoRa, RegOpMode, target);
 8001040:	7b3b      	ldrb	r3, [r7, #12]
 8001042:	461a      	mov	r2, r3
 8001044:	2101      	movs	r1, #1
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f000 fa2a 	bl	80014a0 <LoRa_write>

    HAL_Delay(1);
 800104c:	2001      	movs	r0, #1
 800104e:	f001 fb93 	bl	8002778 <HAL_Delay>
    uint8_t verify = LoRa_read(_LoRa, RegOpMode);
 8001052:	2101      	movs	r1, #1
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f000 fa09 	bl	800146c <LoRa_read>
 800105a:	4603      	mov	r3, r0
 800105c:	73bb      	strb	r3, [r7, #14]
    if ((verify & 0x07) != (mode_bits & 0x07)) {
 800105e:	7bba      	ldrb	r2, [r7, #14]
 8001060:	7bfb      	ldrb	r3, [r7, #15]
 8001062:	4053      	eors	r3, r2
 8001064:	b2db      	uxtb	r3, r3
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	2b00      	cmp	r3, #0
 800106c:	d00e      	beq.n	800108c <LoRa_gotoMode+0xba>
        // retry once
        LoRa_write(_LoRa, RegOpMode, target);
 800106e:	7b3b      	ldrb	r3, [r7, #12]
 8001070:	461a      	mov	r2, r3
 8001072:	2101      	movs	r1, #1
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f000 fa13 	bl	80014a0 <LoRa_write>
        HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f001 fb7c 	bl	8002778 <HAL_Delay>
        verify = LoRa_read(_LoRa, RegOpMode);
 8001080:	2101      	movs	r1, #1
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f000 f9f2 	bl	800146c <LoRa_read>
 8001088:	4603      	mov	r3, r0
 800108a:	73bb      	strb	r3, [r7, #14]
    }

    if ((verify & 0x07) == 0x00)      _LoRa->current_mode = SLEEP_MODE;
 800108c:	7bbb      	ldrb	r3, [r7, #14]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	2b00      	cmp	r3, #0
 8001094:	d103      	bne.n	800109e <LoRa_gotoMode+0xcc>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2200      	movs	r2, #0
 800109a:	61da      	str	r2, [r3, #28]
 800109c:	e029      	b.n	80010f2 <LoRa_gotoMode+0x120>
    else if ((verify & 0x07) == 0x01) _LoRa->current_mode = STNBY_MODE;
 800109e:	7bbb      	ldrb	r3, [r7, #14]
 80010a0:	f003 0307 	and.w	r3, r3, #7
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d103      	bne.n	80010b0 <LoRa_gotoMode+0xde>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2201      	movs	r2, #1
 80010ac:	61da      	str	r2, [r3, #28]
 80010ae:	e020      	b.n	80010f2 <LoRa_gotoMode+0x120>
    else if ((verify & 0x07) == 0x03) _LoRa->current_mode = TRANSMIT_MODE;
 80010b0:	7bbb      	ldrb	r3, [r7, #14]
 80010b2:	f003 0307 	and.w	r3, r3, #7
 80010b6:	2b03      	cmp	r3, #3
 80010b8:	d103      	bne.n	80010c2 <LoRa_gotoMode+0xf0>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2203      	movs	r2, #3
 80010be:	61da      	str	r2, [r3, #28]
 80010c0:	e017      	b.n	80010f2 <LoRa_gotoMode+0x120>
    else if ((verify & 0x07) == 0x05) _LoRa->current_mode = RXCONTIN_MODE;
 80010c2:	7bbb      	ldrb	r3, [r7, #14]
 80010c4:	f003 0307 	and.w	r3, r3, #7
 80010c8:	2b05      	cmp	r3, #5
 80010ca:	d103      	bne.n	80010d4 <LoRa_gotoMode+0x102>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2205      	movs	r2, #5
 80010d0:	61da      	str	r2, [r3, #28]
 80010d2:	e00e      	b.n	80010f2 <LoRa_gotoMode+0x120>
    else if ((verify & 0x07) == 0x06) _LoRa->current_mode = RXSINGLE_MODE;
 80010d4:	7bbb      	ldrb	r3, [r7, #14]
 80010d6:	f003 0307 	and.w	r3, r3, #7
 80010da:	2b06      	cmp	r3, #6
 80010dc:	d103      	bne.n	80010e6 <LoRa_gotoMode+0x114>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2206      	movs	r2, #6
 80010e2:	61da      	str	r2, [r3, #28]
 80010e4:	e005      	b.n	80010f2 <LoRa_gotoMode+0x120>
    else _LoRa->current_mode = -1;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f04f 32ff 	mov.w	r2, #4294967295
 80010ec:	61da      	str	r2, [r3, #28]
 80010ee:	e000      	b.n	80010f2 <LoRa_gotoMode+0x120>
    else return;
 80010f0:	bf00      	nop
}
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	603b      	str	r3, [r7, #0]
 8001104:	4613      	mov	r3, r2
 8001106:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	6818      	ldr	r0, [r3, #0]
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	889b      	ldrh	r3, [r3, #4]
 8001110:	2200      	movs	r2, #0
 8001112:	4619      	mov	r1, r3
 8001114:	f002 fa3e 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	6998      	ldr	r0, [r3, #24]
 800111c:	88fa      	ldrh	r2, [r7, #6]
 800111e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001122:	68b9      	ldr	r1, [r7, #8]
 8001124:	f004 fc12 	bl	800594c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001128:	bf00      	nop
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	699b      	ldr	r3, [r3, #24]
 800112e:	4618      	mov	r0, r3
 8001130:	f005 f812 	bl	8006158 <HAL_SPI_GetState>
 8001134:	4603      	mov	r3, r0
 8001136:	2b01      	cmp	r3, #1
 8001138:	d1f7      	bne.n	800112a <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	6998      	ldr	r0, [r3, #24]
 800113e:	8b3a      	ldrh	r2, [r7, #24]
 8001140:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001144:	6839      	ldr	r1, [r7, #0]
 8001146:	f004 fd45 	bl	8005bd4 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800114a:	bf00      	nop
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	4618      	mov	r0, r3
 8001152:	f005 f801 	bl	8006158 <HAL_SPI_GetState>
 8001156:	4603      	mov	r3, r0
 8001158:	2b01      	cmp	r3, #1
 800115a:	d1f7      	bne.n	800114c <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	6818      	ldr	r0, [r3, #0]
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	889b      	ldrh	r3, [r3, #4]
 8001164:	2201      	movs	r2, #1
 8001166:	4619      	mov	r1, r3
 8001168:	f002 fa14 	bl	8003594 <HAL_GPIO_WritePin>
}
 800116c:	bf00      	nop
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	603b      	str	r3, [r7, #0]
 8001180:	4613      	mov	r3, r2
 8001182:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	6818      	ldr	r0, [r3, #0]
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	889b      	ldrh	r3, [r3, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	4619      	mov	r1, r3
 8001190:	f002 fa00 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	6998      	ldr	r0, [r3, #24]
 8001198:	88fa      	ldrh	r2, [r7, #6]
 800119a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800119e:	68b9      	ldr	r1, [r7, #8]
 80011a0:	f004 fbd4 	bl	800594c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011a4:	bf00      	nop
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f004 ffd4 	bl	8006158 <HAL_SPI_GetState>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d1f7      	bne.n	80011a6 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	6998      	ldr	r0, [r3, #24]
 80011ba:	8b3a      	ldrh	r2, [r7, #24]
 80011bc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011c0:	6839      	ldr	r1, [r7, #0]
 80011c2:	f004 fbc3 	bl	800594c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011c6:	bf00      	nop
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f004 ffc3 	bl	8006158 <HAL_SPI_GetState>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d1f7      	bne.n	80011c8 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	6818      	ldr	r0, [r3, #0]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	889b      	ldrh	r3, [r3, #4]
 80011e0:	2201      	movs	r2, #1
 80011e2:	4619      	mov	r1, r3
 80011e4:	f002 f9d6 	bl	8003594 <HAL_GPIO_WritePin>
}
 80011e8:	bf00      	nop
 80011ea:	3710      	adds	r7, #16
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	460b      	mov	r3, r1
 80011fa:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 80011fc:	2126      	movs	r1, #38	@ 0x26
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f000 f934 	bl	800146c <LoRa_read>
 8001204:	4603      	mov	r3, r0
 8001206:	73bb      	strb	r3, [r7, #14]

	if(value)
 8001208:	78fb      	ldrb	r3, [r7, #3]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d004      	beq.n	8001218 <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 800120e:	7bbb      	ldrb	r3, [r7, #14]
 8001210:	f043 0308 	orr.w	r3, r3, #8
 8001214:	73fb      	strb	r3, [r7, #15]
 8001216:	e003      	b.n	8001220 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8001218:	7bbb      	ldrb	r3, [r7, #14]
 800121a:	f023 0308 	bic.w	r3, r3, #8
 800121e:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8001220:	7bfb      	ldrb	r3, [r7, #15]
 8001222:	461a      	mov	r2, r3
 8001224:	2126      	movs	r1, #38	@ 0x26
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f000 f93a 	bl	80014a0 <LoRa_write>
	HAL_Delay(10);
 800122c:	200a      	movs	r0, #10
 800122e:	f001 faa3 	bl	8002778 <HAL_Delay>
}
 8001232:	bf00      	nop
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
	...

0800123c <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 800123c:	b580      	push	{r7, lr}
 800123e:	b096      	sub	sp, #88	@ 0x58
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8001244:	4a17      	ldr	r2, [pc, #92]	@ (80012a4 <LoRa_setAutoLDO+0x68>)
 8001246:	f107 0308 	add.w	r3, r7, #8
 800124a:	4611      	mov	r1, r2
 800124c:	2250      	movs	r2, #80	@ 0x50
 800124e:	4618      	mov	r0, r3
 8001250:	f006 fd03 	bl	8007c5a <memcpy>

	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800125a:	461a      	mov	r2, r3
 800125c:	2301      	movs	r3, #1
 800125e:	4093      	lsls	r3, r2
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff f8cf 	bl	8000404 <__aeabi_i2d>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800126c:	00db      	lsls	r3, r3, #3
 800126e:	3358      	adds	r3, #88	@ 0x58
 8001270:	443b      	add	r3, r7
 8001272:	3b50      	subs	r3, #80	@ 0x50
 8001274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001278:	f7ff fa58 	bl	800072c <__aeabi_ddiv>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fbd8 	bl	8000a38 <__aeabi_d2iz>
 8001288:	4603      	mov	r3, r0
 800128a:	2b10      	cmp	r3, #16
 800128c:	bfcc      	ite	gt
 800128e:	2301      	movgt	r3, #1
 8001290:	2300      	movle	r3, #0
 8001292:	b2db      	uxtb	r3, r3
 8001294:	4619      	mov	r1, r3
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff ffaa 	bl	80011f0 <LoRa_setLowDaraRateOptimization>
}
 800129c:	bf00      	nop
 800129e:	3758      	adds	r7, #88	@ 0x58
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	08009ca8 	.word	0x08009ca8

080012a8 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	04db      	lsls	r3, r3, #19
 80012b6:	115b      	asrs	r3, r3, #5
 80012b8:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	0c1b      	lsrs	r3, r3, #16
 80012be:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 80012c0:	7afb      	ldrb	r3, [r7, #11]
 80012c2:	461a      	mov	r2, r3
 80012c4:	2106      	movs	r1, #6
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f000 f8ea 	bl	80014a0 <LoRa_write>
	HAL_Delay(5);
 80012cc:	2005      	movs	r0, #5
 80012ce:	f001 fa53 	bl	8002778 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	0a1b      	lsrs	r3, r3, #8
 80012d6:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 80012d8:	7afb      	ldrb	r3, [r7, #11]
 80012da:	461a      	mov	r2, r3
 80012dc:	2107      	movs	r1, #7
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f000 f8de 	bl	80014a0 <LoRa_write>
	HAL_Delay(5);
 80012e4:	2005      	movs	r0, #5
 80012e6:	f001 fa47 	bl	8002778 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 80012ee:	7afb      	ldrb	r3, [r7, #11]
 80012f0:	461a      	mov	r2, r3
 80012f2:	2108      	movs	r1, #8
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f000 f8d3 	bl	80014a0 <LoRa_write>
	HAL_Delay(5);
 80012fa:	2005      	movs	r0, #5
 80012fc:	f001 fa3c 	bl	8002778 <HAL_Delay>
}
 8001300:	bf00      	nop
 8001302:	3710      	adds	r7, #16
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	2b0c      	cmp	r3, #12
 8001316:	dd01      	ble.n	800131c <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8001318:	230c      	movs	r3, #12
 800131a:	603b      	str	r3, [r7, #0]
	if(SF<7)
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	2b06      	cmp	r3, #6
 8001320:	dc01      	bgt.n	8001326 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8001322:	2307      	movs	r3, #7
 8001324:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8001326:	211e      	movs	r1, #30
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f000 f89f 	bl	800146c <LoRa_read>
 800132e:	4603      	mov	r3, r0
 8001330:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8001332:	200a      	movs	r0, #10
 8001334:	f001 fa20 	bl	8002778 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	b2db      	uxtb	r3, r3
 800133c:	011b      	lsls	r3, r3, #4
 800133e:	b2da      	uxtb	r2, r3
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	f003 030f 	and.w	r3, r3, #15
 8001346:	b2db      	uxtb	r3, r3
 8001348:	4413      	add	r3, r2
 800134a:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 800134c:	7bbb      	ldrb	r3, [r7, #14]
 800134e:	461a      	mov	r2, r3
 8001350:	211e      	movs	r1, #30
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f000 f8a4 	bl	80014a0 <LoRa_write>
	HAL_Delay(10);
 8001358:	200a      	movs	r0, #10
 800135a:	f001 fa0d 	bl	8002778 <HAL_Delay>

	LoRa_setAutoLDO(_LoRa);
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f7ff ff6c 	bl	800123c <LoRa_setAutoLDO>
}
 8001364:	bf00      	nop
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	460b      	mov	r3, r1
 8001376:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8001378:	78fb      	ldrb	r3, [r7, #3]
 800137a:	461a      	mov	r2, r3
 800137c:	2109      	movs	r1, #9
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f000 f88e 	bl	80014a0 <LoRa_write>
	HAL_Delay(10);
 8001384:	200a      	movs	r0, #10
 8001386:	f001 f9f7 	bl	8002778 <HAL_Delay>
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	460b      	mov	r3, r1
 800139e:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 80013a4:	78fb      	ldrb	r3, [r7, #3]
 80013a6:	2b2c      	cmp	r3, #44	@ 0x2c
 80013a8:	d801      	bhi.n	80013ae <LoRa_setOCP+0x1a>
		current = 45;
 80013aa:	232d      	movs	r3, #45	@ 0x2d
 80013ac:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 80013ae:	78fb      	ldrb	r3, [r7, #3]
 80013b0:	2bf0      	cmp	r3, #240	@ 0xf0
 80013b2:	d901      	bls.n	80013b8 <LoRa_setOCP+0x24>
		current = 240;
 80013b4:	23f0      	movs	r3, #240	@ 0xf0
 80013b6:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 80013b8:	78fb      	ldrb	r3, [r7, #3]
 80013ba:	2b78      	cmp	r3, #120	@ 0x78
 80013bc:	d809      	bhi.n	80013d2 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 80013be:	78fb      	ldrb	r3, [r7, #3]
 80013c0:	3b2d      	subs	r3, #45	@ 0x2d
 80013c2:	4a12      	ldr	r2, [pc, #72]	@ (800140c <LoRa_setOCP+0x78>)
 80013c4:	fb82 1203 	smull	r1, r2, r2, r3
 80013c8:	1052      	asrs	r2, r2, #1
 80013ca:	17db      	asrs	r3, r3, #31
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	73fb      	strb	r3, [r7, #15]
 80013d0:	e00b      	b.n	80013ea <LoRa_setOCP+0x56>
	else if(current <= 240)
 80013d2:	78fb      	ldrb	r3, [r7, #3]
 80013d4:	2bf0      	cmp	r3, #240	@ 0xf0
 80013d6:	d808      	bhi.n	80013ea <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 80013d8:	78fb      	ldrb	r3, [r7, #3]
 80013da:	331e      	adds	r3, #30
 80013dc:	4a0b      	ldr	r2, [pc, #44]	@ (800140c <LoRa_setOCP+0x78>)
 80013de:	fb82 1203 	smull	r1, r2, r2, r3
 80013e2:	1092      	asrs	r2, r2, #2
 80013e4:	17db      	asrs	r3, r3, #31
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	3320      	adds	r3, #32
 80013ee:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	461a      	mov	r2, r3
 80013f4:	210b      	movs	r1, #11
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f000 f852 	bl	80014a0 <LoRa_write>
	HAL_Delay(10);
 80013fc:	200a      	movs	r0, #10
 80013fe:	f001 f9bb 	bl	8002778 <HAL_Delay>
}
 8001402:	bf00      	nop
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	66666667 	.word	0x66666667

08001410 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8001418:	211e      	movs	r1, #30
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f000 f826 	bl	800146c <LoRa_read>
 8001420:	4603      	mov	r3, r0
 8001422:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8001424:	7bfb      	ldrb	r3, [r7, #15]
 8001426:	f043 0307 	orr.w	r3, r3, #7
 800142a:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 800142c:	7bbb      	ldrb	r3, [r7, #14]
 800142e:	461a      	mov	r2, r3
 8001430:	211e      	movs	r1, #30
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f000 f834 	bl	80014a0 <LoRa_write>
	HAL_Delay(10);
 8001438:	200a      	movs	r0, #10
 800143a:	f001 f99d 	bl	8002778 <HAL_Delay>
}
 800143e:	bf00      	nop
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <LoRa_setSyncWord>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSyncWord(LoRa* _LoRa, uint8_t syncword){
 8001446:	b580      	push	{r7, lr}
 8001448:	b082      	sub	sp, #8
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
 800144e:	460b      	mov	r3, r1
 8001450:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegSyncWord, syncword);
 8001452:	78fb      	ldrb	r3, [r7, #3]
 8001454:	461a      	mov	r2, r3
 8001456:	2139      	movs	r1, #57	@ 0x39
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 f821 	bl	80014a0 <LoRa_write>
	HAL_Delay(10);
 800145e:	200a      	movs	r0, #10
 8001460:	f001 f98a 	bl	8002778 <HAL_Delay>
}
 8001464:	bf00      	nop
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af02      	add	r7, sp, #8
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	460b      	mov	r3, r1
 8001476:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8001478:	78fb      	ldrb	r3, [r7, #3]
 800147a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800147e:	b2db      	uxtb	r3, r3
 8001480:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8001482:	f107 030f 	add.w	r3, r7, #15
 8001486:	f107 010e 	add.w	r1, r7, #14
 800148a:	2201      	movs	r2, #1
 800148c:	9200      	str	r2, [sp, #0]
 800148e:	2201      	movs	r2, #1
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f7ff fe31 	bl	80010f8 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8001496:	7bfb      	ldrb	r3, [r7, #15]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af02      	add	r7, sp, #8
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	460b      	mov	r3, r1
 80014aa:	70fb      	strb	r3, [r7, #3]
 80014ac:	4613      	mov	r3, r2
 80014ae:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 80014b0:	78fb      	ldrb	r3, [r7, #3]
 80014b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	73bb      	strb	r3, [r7, #14]
	data = value;
 80014ba:	78bb      	ldrb	r3, [r7, #2]
 80014bc:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 80014be:	f107 030f 	add.w	r3, r7, #15
 80014c2:	f107 010e 	add.w	r1, r7, #14
 80014c6:	2201      	movs	r2, #1
 80014c8:	9200      	str	r2, [sp, #0]
 80014ca:	2201      	movs	r2, #1
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff fe51 	bl	8001174 <LoRa_writeReg>
	//HAL_Delay(5);
}
 80014d2:	bf00      	nop
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 80014da:	b580      	push	{r7, lr}
 80014dc:	b086      	sub	sp, #24
 80014de:	af00      	add	r7, sp, #0
 80014e0:	60f8      	str	r0, [r7, #12]
 80014e2:	607a      	str	r2, [r7, #4]
 80014e4:	461a      	mov	r2, r3
 80014e6:	460b      	mov	r3, r1
 80014e8:	72fb      	strb	r3, [r7, #11]
 80014ea:	4613      	mov	r3, r2
 80014ec:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 80014ee:	7afb      	ldrb	r3, [r7, #11]
 80014f0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	6818      	ldr	r0, [r3, #0]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	889b      	ldrh	r3, [r3, #4]
 8001500:	2200      	movs	r2, #0
 8001502:	4619      	mov	r1, r3
 8001504:	f002 f846 	bl	8003594 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	6998      	ldr	r0, [r3, #24]
 800150c:	f107 0117 	add.w	r1, r7, #23
 8001510:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001514:	2201      	movs	r2, #1
 8001516:	f004 fa19 	bl	800594c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800151a:	bf00      	nop
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	4618      	mov	r0, r3
 8001522:	f004 fe19 	bl	8006158 <HAL_SPI_GetState>
 8001526:	4603      	mov	r3, r0
 8001528:	2b01      	cmp	r3, #1
 800152a:	d1f7      	bne.n	800151c <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	6998      	ldr	r0, [r3, #24]
 8001530:	7abb      	ldrb	r3, [r7, #10]
 8001532:	b29a      	uxth	r2, r3
 8001534:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001538:	6879      	ldr	r1, [r7, #4]
 800153a:	f004 fa07 	bl	800594c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800153e:	bf00      	nop
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	699b      	ldr	r3, [r3, #24]
 8001544:	4618      	mov	r0, r3
 8001546:	f004 fe07 	bl	8006158 <HAL_SPI_GetState>
 800154a:	4603      	mov	r3, r0
 800154c:	2b01      	cmp	r3, #1
 800154e:	d1f7      	bne.n	8001540 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	6818      	ldr	r0, [r3, #0]
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	889b      	ldrh	r3, [r3, #4]
 8001558:	2201      	movs	r2, #1
 800155a:	4619      	mov	r1, r3
 800155c:	f002 f81a 	bl	8003594 <HAL_GPIO_WritePin>
}
 8001560:	bf00      	nop
 8001562:	3718      	adds	r7, #24
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]

	return 1;
 8001570:	2301      	movs	r3, #1
}
 8001572:	4618      	mov	r0, r3
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr

0800157c <LoRa_transmit>:
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
// Tr v IrqFlags (0x08 = TxDone) khi thnh cng, 0x00 nu timeout
void LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	4613      	mov	r3, r2
 8001588:	71fb      	strb	r3, [r7, #7]
    // Standby
    LoRa_gotoMode(_LoRa, STNBY_MODE);
 800158a:	2101      	movs	r1, #1
 800158c:	68f8      	ldr	r0, [r7, #12]
 800158e:	f7ff fd20 	bl	8000fd2 <LoRa_gotoMode>
    HAL_Delay(2);
 8001592:	2002      	movs	r0, #2
 8001594:	f001 f8f0 	bl	8002778 <HAL_Delay>

    // Map DIO0 = TxDone
    LoRa_write(_LoRa, RegDioMapping1, 0x40);
 8001598:	2240      	movs	r2, #64	@ 0x40
 800159a:	2140      	movs	r1, #64	@ 0x40
 800159c:	68f8      	ldr	r0, [r7, #12]
 800159e:	f7ff ff7f 	bl	80014a0 <LoRa_write>

    // Clear IRQ
    LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 80015a2:	22ff      	movs	r2, #255	@ 0xff
 80015a4:	2112      	movs	r1, #18
 80015a6:	68f8      	ldr	r0, [r7, #12]
 80015a8:	f7ff ff7a 	bl	80014a0 <LoRa_write>

    // Reset FIFO
    LoRa_write(_LoRa, RegFiFoTxBaseAddr, 0x00);
 80015ac:	2200      	movs	r2, #0
 80015ae:	210e      	movs	r1, #14
 80015b0:	68f8      	ldr	r0, [r7, #12]
 80015b2:	f7ff ff75 	bl	80014a0 <LoRa_write>
    LoRa_write(_LoRa, RegFiFoAddPtr,     0x00);
 80015b6:	2200      	movs	r2, #0
 80015b8:	210d      	movs	r1, #13
 80015ba:	68f8      	ldr	r0, [r7, #12]
 80015bc:	f7ff ff70 	bl	80014a0 <LoRa_write>

    // Ghi payload
    LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 80015c0:	79fb      	ldrb	r3, [r7, #7]
 80015c2:	68ba      	ldr	r2, [r7, #8]
 80015c4:	2100      	movs	r1, #0
 80015c6:	68f8      	ldr	r0, [r7, #12]
 80015c8:	f7ff ff87 	bl	80014da <LoRa_BurstWrite>
    LoRa_write(_LoRa, RegPayloadLength, length);
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	461a      	mov	r2, r3
 80015d0:	2122      	movs	r1, #34	@ 0x22
 80015d2:	68f8      	ldr	r0, [r7, #12]
 80015d4:	f7ff ff64 	bl	80014a0 <LoRa_write>

    // Vo TX mode  khi pht xong s c ngt DIO0
    LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 80015d8:	2103      	movs	r1, #3
 80015da:	68f8      	ldr	r0, [r7, #12]
 80015dc:	f7ff fcf9 	bl	8000fd2 <LoRa_gotoMode>
}
 80015e0:	bf00      	nop
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f7ff ffb9 	bl	8001568 <LoRa_isvalid>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f000 8096 	beq.w	800172a <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80015fe:	2100      	movs	r1, #0
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff fce6 	bl	8000fd2 <LoRa_gotoMode>
			HAL_Delay(10);
 8001606:	200a      	movs	r0, #10
 8001608:	f001 f8b6 	bl	8002778 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 800160c:	2101      	movs	r1, #1
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff ff2c 	bl	800146c <LoRa_read>
 8001614:	4603      	mov	r3, r0
 8001616:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 8001618:	200a      	movs	r0, #10
 800161a:	f001 f8ad 	bl	8002778 <HAL_Delay>
			data = read | 0x80;
 800161e:	7bfb      	ldrb	r3, [r7, #15]
 8001620:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001624:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8001626:	7bbb      	ldrb	r3, [r7, #14]
 8001628:	461a      	mov	r2, r3
 800162a:	2101      	movs	r1, #1
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f7ff ff37 	bl	80014a0 <LoRa_write>
			HAL_Delay(100);
 8001632:	2064      	movs	r0, #100	@ 0x64
 8001634:	f001 f8a0 	bl	8002778 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	4619      	mov	r1, r3
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff fe32 	bl	80012a8 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800164a:	4619      	mov	r1, r3
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f7ff fe8d 	bl	800136c <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001658:	4619      	mov	r1, r3
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f7ff fe9a 	bl	8001394 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8001660:	2223      	movs	r2, #35	@ 0x23
 8001662:	210c      	movs	r1, #12
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f7ff ff1b 	bl	80014a0 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f7ff fed0 	bl	8001410 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001676:	4619      	mov	r1, r3
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f7ff fe45 	bl	8001308 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 800167e:	22ff      	movs	r2, #255	@ 0xff
 8001680:	211f      	movs	r1, #31
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff ff0c 	bl	80014a0 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8001688:	2300      	movs	r3, #0
 800168a:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001692:	011b      	lsls	r3, r3, #4
 8001694:	b2da      	uxtb	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	4413      	add	r3, r2
 80016a2:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 80016a4:	7bbb      	ldrb	r3, [r7, #14]
 80016a6:	461a      	mov	r2, r3
 80016a8:	211d      	movs	r1, #29
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7ff fef8 	bl	80014a0 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f7ff fdc3 	bl	800123c <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80016ba:	0a1b      	lsrs	r3, r3, #8
 80016bc:	b29b      	uxth	r3, r3
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	461a      	mov	r2, r3
 80016c2:	2120      	movs	r1, #32
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f7ff feeb 	bl	80014a0 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	461a      	mov	r2, r3
 80016d2:	2121      	movs	r1, #33	@ 0x21
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff fee3 	bl	80014a0 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 80016da:	2140      	movs	r1, #64	@ 0x40
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f7ff fec5 	bl	800146c <LoRa_read>
 80016e2:	4603      	mov	r3, r0
 80016e4:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 80016ec:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 80016ee:	7bbb      	ldrb	r3, [r7, #14]
 80016f0:	461a      	mov	r2, r3
 80016f2:	2140      	movs	r1, #64	@ 0x40
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7ff fed3 	bl	80014a0 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 80016fa:	2101      	movs	r1, #1
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f7ff fc68 	bl	8000fd2 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2201      	movs	r2, #1
 8001706:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 8001708:	200a      	movs	r0, #10
 800170a:	f001 f835 	bl	8002778 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 800170e:	2142      	movs	r1, #66	@ 0x42
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff feab 	bl	800146c <LoRa_read>
 8001716:	4603      	mov	r3, r0
 8001718:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 800171a:	7bfb      	ldrb	r3, [r7, #15]
 800171c:	2b12      	cmp	r3, #18
 800171e:	d101      	bne.n	8001724 <LoRa_init+0x13c>
				return LORA_OK;
 8001720:	23c8      	movs	r3, #200	@ 0xc8
 8001722:	e004      	b.n	800172e <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 8001724:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001728:	e001      	b.n	800172e <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 800172a:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 800172e:	4618      	mov	r0, r3
 8001730:	3710      	adds	r7, #16
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800173e:	1d3b      	adds	r3, r7, #4
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001748:	4b18      	ldr	r3, [pc, #96]	@ (80017ac <MX_ADC1_Init+0x74>)
 800174a:	4a19      	ldr	r2, [pc, #100]	@ (80017b0 <MX_ADC1_Init+0x78>)
 800174c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800174e:	4b17      	ldr	r3, [pc, #92]	@ (80017ac <MX_ADC1_Init+0x74>)
 8001750:	2200      	movs	r2, #0
 8001752:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001754:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <MX_ADC1_Init+0x74>)
 8001756:	2201      	movs	r2, #1
 8001758:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800175a:	4b14      	ldr	r3, [pc, #80]	@ (80017ac <MX_ADC1_Init+0x74>)
 800175c:	2200      	movs	r2, #0
 800175e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001760:	4b12      	ldr	r3, [pc, #72]	@ (80017ac <MX_ADC1_Init+0x74>)
 8001762:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001766:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001768:	4b10      	ldr	r3, [pc, #64]	@ (80017ac <MX_ADC1_Init+0x74>)
 800176a:	2200      	movs	r2, #0
 800176c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800176e:	4b0f      	ldr	r3, [pc, #60]	@ (80017ac <MX_ADC1_Init+0x74>)
 8001770:	2201      	movs	r2, #1
 8001772:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001774:	480d      	ldr	r0, [pc, #52]	@ (80017ac <MX_ADC1_Init+0x74>)
 8001776:	f001 f823 	bl	80027c0 <HAL_ADC_Init>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001780:	f000 fb92 	bl	8001ea8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001784:	2300      	movs	r3, #0
 8001786:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001788:	2301      	movs	r3, #1
 800178a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800178c:	2300      	movs	r3, #0
 800178e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001790:	1d3b      	adds	r3, r7, #4
 8001792:	4619      	mov	r1, r3
 8001794:	4805      	ldr	r0, [pc, #20]	@ (80017ac <MX_ADC1_Init+0x74>)
 8001796:	f001 fad7 	bl	8002d48 <HAL_ADC_ConfigChannel>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80017a0:	f000 fb82 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017a4:	bf00      	nop
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	200001f4 	.word	0x200001f4
 80017b0:	40012400 	.word	0x40012400

080017b4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b088      	sub	sp, #32
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 0310 	add.w	r3, r7, #16
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a14      	ldr	r2, [pc, #80]	@ (8001820 <HAL_ADC_MspInit+0x6c>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d121      	bne.n	8001818 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017d4:	4b13      	ldr	r3, [pc, #76]	@ (8001824 <HAL_ADC_MspInit+0x70>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	4a12      	ldr	r2, [pc, #72]	@ (8001824 <HAL_ADC_MspInit+0x70>)
 80017da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017de:	6193      	str	r3, [r2, #24]
 80017e0:	4b10      	ldr	r3, [pc, #64]	@ (8001824 <HAL_ADC_MspInit+0x70>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001824 <HAL_ADC_MspInit+0x70>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001824 <HAL_ADC_MspInit+0x70>)
 80017f2:	f043 0304 	orr.w	r3, r3, #4
 80017f6:	6193      	str	r3, [r2, #24]
 80017f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001824 <HAL_ADC_MspInit+0x70>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	f003 0304 	and.w	r3, r3, #4
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001804:	2301      	movs	r3, #1
 8001806:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001808:	2303      	movs	r3, #3
 800180a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180c:	f107 0310 	add.w	r3, r7, #16
 8001810:	4619      	mov	r1, r3
 8001812:	4805      	ldr	r0, [pc, #20]	@ (8001828 <HAL_ADC_MspInit+0x74>)
 8001814:	f001 fd3a 	bl	800328c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001818:	bf00      	nop
 800181a:	3720      	adds	r7, #32
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40012400 	.word	0x40012400
 8001824:	40021000 	.word	0x40021000
 8001828:	40010800 	.word	0x40010800

0800182c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b088      	sub	sp, #32
 8001830:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001832:	f107 0310 	add.w	r3, r7, #16
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	605a      	str	r2, [r3, #4]
 800183c:	609a      	str	r2, [r3, #8]
 800183e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001840:	4b30      	ldr	r3, [pc, #192]	@ (8001904 <MX_GPIO_Init+0xd8>)
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	4a2f      	ldr	r2, [pc, #188]	@ (8001904 <MX_GPIO_Init+0xd8>)
 8001846:	f043 0320 	orr.w	r3, r3, #32
 800184a:	6193      	str	r3, [r2, #24]
 800184c:	4b2d      	ldr	r3, [pc, #180]	@ (8001904 <MX_GPIO_Init+0xd8>)
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	f003 0320 	and.w	r3, r3, #32
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001858:	4b2a      	ldr	r3, [pc, #168]	@ (8001904 <MX_GPIO_Init+0xd8>)
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	4a29      	ldr	r2, [pc, #164]	@ (8001904 <MX_GPIO_Init+0xd8>)
 800185e:	f043 0304 	orr.w	r3, r3, #4
 8001862:	6193      	str	r3, [r2, #24]
 8001864:	4b27      	ldr	r3, [pc, #156]	@ (8001904 <MX_GPIO_Init+0xd8>)
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	f003 0304 	and.w	r3, r3, #4
 800186c:	60bb      	str	r3, [r7, #8]
 800186e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001870:	4b24      	ldr	r3, [pc, #144]	@ (8001904 <MX_GPIO_Init+0xd8>)
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	4a23      	ldr	r2, [pc, #140]	@ (8001904 <MX_GPIO_Init+0xd8>)
 8001876:	f043 0308 	orr.w	r3, r3, #8
 800187a:	6193      	str	r3, [r2, #24]
 800187c:	4b21      	ldr	r3, [pc, #132]	@ (8001904 <MX_GPIO_Init+0xd8>)
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	f003 0308 	and.w	r3, r3, #8
 8001884:	607b      	str	r3, [r7, #4]
 8001886:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8001888:	2201      	movs	r2, #1
 800188a:	2110      	movs	r1, #16
 800188c:	481e      	ldr	r0, [pc, #120]	@ (8001908 <MX_GPIO_Init+0xdc>)
 800188e:	f001 fe81 	bl	8003594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8001892:	2201      	movs	r2, #1
 8001894:	2101      	movs	r1, #1
 8001896:	481d      	ldr	r0, [pc, #116]	@ (800190c <MX_GPIO_Init+0xe0>)
 8001898:	f001 fe7c 	bl	8003594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NSS_Pin */
  GPIO_InitStruct.Pin = NSS_Pin;
 800189c:	2310      	movs	r3, #16
 800189e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a0:	2301      	movs	r3, #1
 80018a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a8:	2302      	movs	r3, #2
 80018aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 80018ac:	f107 0310 	add.w	r3, r7, #16
 80018b0:	4619      	mov	r1, r3
 80018b2:	4815      	ldr	r0, [pc, #84]	@ (8001908 <MX_GPIO_Init+0xdc>)
 80018b4:	f001 fcea 	bl	800328c <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 80018b8:	2301      	movs	r3, #1
 80018ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018bc:	2301      	movs	r3, #1
 80018be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c4:	2302      	movs	r3, #2
 80018c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80018c8:	f107 0310 	add.w	r3, r7, #16
 80018cc:	4619      	mov	r1, r3
 80018ce:	480f      	ldr	r0, [pc, #60]	@ (800190c <MX_GPIO_Init+0xe0>)
 80018d0:	f001 fcdc 	bl	800328c <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 80018d4:	2302      	movs	r3, #2
 80018d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001910 <MX_GPIO_Init+0xe4>)
 80018da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 80018e0:	f107 0310 	add.w	r3, r7, #16
 80018e4:	4619      	mov	r1, r3
 80018e6:	4809      	ldr	r0, [pc, #36]	@ (800190c <MX_GPIO_Init+0xe0>)
 80018e8:	f001 fcd0 	bl	800328c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80018ec:	2200      	movs	r2, #0
 80018ee:	2100      	movs	r1, #0
 80018f0:	2007      	movs	r0, #7
 80018f2:	f001 fc94 	bl	800321e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80018f6:	2007      	movs	r0, #7
 80018f8:	f001 fcad 	bl	8003256 <HAL_NVIC_EnableIRQ>

}
 80018fc:	bf00      	nop
 80018fe:	3720      	adds	r7, #32
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40021000 	.word	0x40021000
 8001908:	40010800 	.word	0x40010800
 800190c:	40010c00 	.word	0x40010c00
 8001910:	10110000 	.word	0x10110000

08001914 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001918:	4b12      	ldr	r3, [pc, #72]	@ (8001964 <MX_I2C1_Init+0x50>)
 800191a:	4a13      	ldr	r2, [pc, #76]	@ (8001968 <MX_I2C1_Init+0x54>)
 800191c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800191e:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <MX_I2C1_Init+0x50>)
 8001920:	4a12      	ldr	r2, [pc, #72]	@ (800196c <MX_I2C1_Init+0x58>)
 8001922:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001924:	4b0f      	ldr	r3, [pc, #60]	@ (8001964 <MX_I2C1_Init+0x50>)
 8001926:	2200      	movs	r2, #0
 8001928:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800192a:	4b0e      	ldr	r3, [pc, #56]	@ (8001964 <MX_I2C1_Init+0x50>)
 800192c:	2200      	movs	r2, #0
 800192e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001930:	4b0c      	ldr	r3, [pc, #48]	@ (8001964 <MX_I2C1_Init+0x50>)
 8001932:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001936:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001938:	4b0a      	ldr	r3, [pc, #40]	@ (8001964 <MX_I2C1_Init+0x50>)
 800193a:	2200      	movs	r2, #0
 800193c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800193e:	4b09      	ldr	r3, [pc, #36]	@ (8001964 <MX_I2C1_Init+0x50>)
 8001940:	2200      	movs	r2, #0
 8001942:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001944:	4b07      	ldr	r3, [pc, #28]	@ (8001964 <MX_I2C1_Init+0x50>)
 8001946:	2200      	movs	r2, #0
 8001948:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800194a:	4b06      	ldr	r3, [pc, #24]	@ (8001964 <MX_I2C1_Init+0x50>)
 800194c:	2200      	movs	r2, #0
 800194e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001950:	4804      	ldr	r0, [pc, #16]	@ (8001964 <MX_I2C1_Init+0x50>)
 8001952:	f001 fe4f 	bl	80035f4 <HAL_I2C_Init>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800195c:	f000 faa4 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001960:	bf00      	nop
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000224 	.word	0x20000224
 8001968:	40005400 	.word	0x40005400
 800196c:	000186a0 	.word	0x000186a0

08001970 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b088      	sub	sp, #32
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001978:	f107 0310 	add.w	r3, r7, #16
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a15      	ldr	r2, [pc, #84]	@ (80019e0 <HAL_I2C_MspInit+0x70>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d123      	bne.n	80019d8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001990:	4b14      	ldr	r3, [pc, #80]	@ (80019e4 <HAL_I2C_MspInit+0x74>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	4a13      	ldr	r2, [pc, #76]	@ (80019e4 <HAL_I2C_MspInit+0x74>)
 8001996:	f043 0308 	orr.w	r3, r3, #8
 800199a:	6193      	str	r3, [r2, #24]
 800199c:	4b11      	ldr	r3, [pc, #68]	@ (80019e4 <HAL_I2C_MspInit+0x74>)
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	f003 0308 	and.w	r3, r3, #8
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019a8:	23c0      	movs	r3, #192	@ 0xc0
 80019aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019ac:	2312      	movs	r3, #18
 80019ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019b0:	2303      	movs	r3, #3
 80019b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b4:	f107 0310 	add.w	r3, r7, #16
 80019b8:	4619      	mov	r1, r3
 80019ba:	480b      	ldr	r0, [pc, #44]	@ (80019e8 <HAL_I2C_MspInit+0x78>)
 80019bc:	f001 fc66 	bl	800328c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019c0:	4b08      	ldr	r3, [pc, #32]	@ (80019e4 <HAL_I2C_MspInit+0x74>)
 80019c2:	69db      	ldr	r3, [r3, #28]
 80019c4:	4a07      	ldr	r2, [pc, #28]	@ (80019e4 <HAL_I2C_MspInit+0x74>)
 80019c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019ca:	61d3      	str	r3, [r2, #28]
 80019cc:	4b05      	ldr	r3, [pc, #20]	@ (80019e4 <HAL_I2C_MspInit+0x74>)
 80019ce:	69db      	ldr	r3, [r3, #28]
 80019d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80019d8:	bf00      	nop
 80019da:	3720      	adds	r7, #32
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40005400 	.word	0x40005400
 80019e4:	40021000 	.word	0x40021000
 80019e8:	40010c00 	.word	0x40010c00

080019ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80019f0:	b0a2      	sub	sp, #136	@ 0x88
 80019f2:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019f4:	f000 fe5e 	bl	80026b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019f8:	f000 f98c 	bl	8001d14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019fc:	f7ff ff16 	bl	800182c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001a00:	f000 fdbc 	bl	800257c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001a04:	f000 fb88 	bl	8002118 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001a08:	f000 fd3e 	bl	8002488 <MX_TIM1_Init>
  MX_I2C1_Init();
 8001a0c:	f7ff ff82 	bl	8001914 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001a10:	f7ff fe92 	bl	8001738 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  sht3x.i2c_handle = &hi2c1;
 8001a14:	4ba6      	ldr	r3, [pc, #664]	@ (8001cb0 <main+0x2c4>)
 8001a16:	4aa7      	ldr	r2, [pc, #668]	@ (8001cb4 <main+0x2c8>)
 8001a18:	601a      	str	r2, [r3, #0]
  sht3x.device_address = SHT3X_I2C_DEVICE_ADDRESS_ADDR_PIN_LOW; // 0x44
 8001a1a:	4ba5      	ldr	r3, [pc, #660]	@ (8001cb0 <main+0x2c4>)
 8001a1c:	2244      	movs	r2, #68	@ 0x44
 8001a1e:	809a      	strh	r2, [r3, #4]
  if (!sht3x_init(&sht3x)) {
 8001a20:	48a3      	ldr	r0, [pc, #652]	@ (8001cb0 <main+0x2c4>)
 8001a22:	f000 fab7 	bl	8001f94 <sht3x_init>
 8001a26:	4603      	mov	r3, r0
 8001a28:	f083 0301 	eor.w	r3, r3, #1
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d01a      	beq.n	8001a68 <main+0x7c>
	  char msg[] = "SHT3x init failed!\r\n";
 8001a32:	4ba1      	ldr	r3, [pc, #644]	@ (8001cb8 <main+0x2cc>)
 8001a34:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 8001a38:	461d      	mov	r5, r3
 8001a3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a3e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001a42:	6020      	str	r0, [r4, #0]
 8001a44:	3404      	adds	r4, #4
 8001a46:	7021      	strb	r1, [r4, #0]
      HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a48:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7fe fb7f 	bl	8000150 <strlen>
 8001a52:	4603      	mov	r3, r0
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5e:	4897      	ldr	r0, [pc, #604]	@ (8001cbc <main+0x2d0>)
 8001a60:	f005 f8d4 	bl	8006c0c <HAL_UART_Transmit>
      while (1);
 8001a64:	bf00      	nop
 8001a66:	e7fd      	b.n	8001a64 <main+0x78>
  }
  char msg[] = "SHT3x init OK\r\n";
 8001a68:	4b95      	ldr	r3, [pc, #596]	@ (8001cc0 <main+0x2d4>)
 8001a6a:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8001a6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a74:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7fe fb69 	bl	8000150 <strlen>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 8001a86:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8a:	488c      	ldr	r0, [pc, #560]	@ (8001cbc <main+0x2d0>)
 8001a8c:	f005 f8be 	bl	8006c0c <HAL_UART_Transmit>


  myLoRa = newLoRa();
 8001a90:	4c8c      	ldr	r4, [pc, #560]	@ (8001cc4 <main+0x2d8>)
 8001a92:	463b      	mov	r3, r7
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff fa55 	bl	8000f44 <newLoRa>
 8001a9a:	4625      	mov	r5, r4
 8001a9c:	463c      	mov	r4, r7
 8001a9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aa0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001aa2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aa4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001aa6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001aaa:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  myLoRa.CS_port         = NSS_GPIO_Port;
 8001aae:	4b85      	ldr	r3, [pc, #532]	@ (8001cc4 <main+0x2d8>)
 8001ab0:	4a85      	ldr	r2, [pc, #532]	@ (8001cc8 <main+0x2dc>)
 8001ab2:	601a      	str	r2, [r3, #0]
  myLoRa.CS_pin          = NSS_Pin;
 8001ab4:	4b83      	ldr	r3, [pc, #524]	@ (8001cc4 <main+0x2d8>)
 8001ab6:	2210      	movs	r2, #16
 8001ab8:	809a      	strh	r2, [r3, #4]
  myLoRa.reset_port      = RST_GPIO_Port;
 8001aba:	4b82      	ldr	r3, [pc, #520]	@ (8001cc4 <main+0x2d8>)
 8001abc:	4a83      	ldr	r2, [pc, #524]	@ (8001ccc <main+0x2e0>)
 8001abe:	609a      	str	r2, [r3, #8]
  myLoRa.reset_pin       = RST_Pin;
 8001ac0:	4b80      	ldr	r3, [pc, #512]	@ (8001cc4 <main+0x2d8>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	819a      	strh	r2, [r3, #12]
  myLoRa.DIO0_port       = DIO0_GPIO_Port;
 8001ac6:	4b7f      	ldr	r3, [pc, #508]	@ (8001cc4 <main+0x2d8>)
 8001ac8:	4a80      	ldr	r2, [pc, #512]	@ (8001ccc <main+0x2e0>)
 8001aca:	611a      	str	r2, [r3, #16]
  myLoRa.DIO0_pin        = DIO0_Pin;
 8001acc:	4b7d      	ldr	r3, [pc, #500]	@ (8001cc4 <main+0x2d8>)
 8001ace:	2202      	movs	r2, #2
 8001ad0:	829a      	strh	r2, [r3, #20]
  myLoRa.hSPIx           = &hspi1;
 8001ad2:	4b7c      	ldr	r3, [pc, #496]	@ (8001cc4 <main+0x2d8>)
 8001ad4:	4a7e      	ldr	r2, [pc, #504]	@ (8001cd0 <main+0x2e4>)
 8001ad6:	619a      	str	r2, [r3, #24]

  myLoRa.frequency             = 433;
 8001ad8:	4b7a      	ldr	r3, [pc, #488]	@ (8001cc4 <main+0x2d8>)
 8001ada:	f240 12b1 	movw	r2, #433	@ 0x1b1
 8001ade:	621a      	str	r2, [r3, #32]
  myLoRa.spredingFactor        = SF_7;
 8001ae0:	4b78      	ldr	r3, [pc, #480]	@ (8001cc4 <main+0x2d8>)
 8001ae2:	2207      	movs	r2, #7
 8001ae4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  myLoRa.bandWidth             = BW_125KHz;
 8001ae8:	4b76      	ldr	r3, [pc, #472]	@ (8001cc4 <main+0x2d8>)
 8001aea:	2207      	movs	r2, #7
 8001aec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  myLoRa.crcRate               = CR_4_5;
 8001af0:	4b74      	ldr	r3, [pc, #464]	@ (8001cc4 <main+0x2d8>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  myLoRa.power                 = POWER_17db;
 8001af8:	4b72      	ldr	r3, [pc, #456]	@ (8001cc4 <main+0x2d8>)
 8001afa:	22fc      	movs	r2, #252	@ 0xfc
 8001afc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  myLoRa.overCurrentProtection = 100;
 8001b00:	4b70      	ldr	r3, [pc, #448]	@ (8001cc4 <main+0x2d8>)
 8001b02:	2264      	movs	r2, #100	@ 0x64
 8001b04:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  myLoRa.preamble              = 8;
 8001b08:	4b6e      	ldr	r3, [pc, #440]	@ (8001cc4 <main+0x2d8>)
 8001b0a:	2208      	movs	r2, #8
 8001b0c:	851a      	strh	r2, [r3, #40]	@ 0x28

  LoRa_reset(&myLoRa);
 8001b0e:	486d      	ldr	r0, [pc, #436]	@ (8001cc4 <main+0x2d8>)
 8001b10:	f7ff fa41 	bl	8000f96 <LoRa_reset>
  LoRa_status = LoRa_init(&myLoRa);
 8001b14:	486b      	ldr	r0, [pc, #428]	@ (8001cc4 <main+0x2d8>)
 8001b16:	f7ff fd67 	bl	80015e8 <LoRa_init>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	4b6d      	ldr	r3, [pc, #436]	@ (8001cd4 <main+0x2e8>)
 8001b20:	801a      	strh	r2, [r3, #0]
  snprintf(DebugBuffer, sizeof(DebugBuffer), "LoRa init result = %d\r\n", LoRa_status);
 8001b22:	4b6c      	ldr	r3, [pc, #432]	@ (8001cd4 <main+0x2e8>)
 8001b24:	881b      	ldrh	r3, [r3, #0]
 8001b26:	4a6c      	ldr	r2, [pc, #432]	@ (8001cd8 <main+0x2ec>)
 8001b28:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b2c:	486b      	ldr	r0, [pc, #428]	@ (8001cdc <main+0x2f0>)
 8001b2e:	f005 ff8d 	bl	8007a4c <sniprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)DebugBuffer, strlen(DebugBuffer), 200);
 8001b32:	486a      	ldr	r0, [pc, #424]	@ (8001cdc <main+0x2f0>)
 8001b34:	f7fe fb0c 	bl	8000150 <strlen>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	23c8      	movs	r3, #200	@ 0xc8
 8001b3e:	4967      	ldr	r1, [pc, #412]	@ (8001cdc <main+0x2f0>)
 8001b40:	485e      	ldr	r0, [pc, #376]	@ (8001cbc <main+0x2d0>)
 8001b42:	f005 f863 	bl	8006c0c <HAL_UART_Transmit>
  if (LoRa_status != LORA_OK) {
 8001b46:	4b63      	ldr	r3, [pc, #396]	@ (8001cd4 <main+0x2e8>)
 8001b48:	881b      	ldrh	r3, [r3, #0]
 8001b4a:	2bc8      	cmp	r3, #200	@ 0xc8
 8001b4c:	d013      	beq.n	8001b76 <main+0x18a>
      snprintf(DebugBuffer, sizeof(DebugBuffer), "Khi to LoRa tht bi: %d\r\n", LoRa_status);
 8001b4e:	4b61      	ldr	r3, [pc, #388]	@ (8001cd4 <main+0x2e8>)
 8001b50:	881b      	ldrh	r3, [r3, #0]
 8001b52:	4a63      	ldr	r2, [pc, #396]	@ (8001ce0 <main+0x2f4>)
 8001b54:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b58:	4860      	ldr	r0, [pc, #384]	@ (8001cdc <main+0x2f0>)
 8001b5a:	f005 ff77 	bl	8007a4c <sniprintf>
      HAL_UART_Transmit(&huart1, (uint8_t*)DebugBuffer, strlen(DebugBuffer), 200);
 8001b5e:	485f      	ldr	r0, [pc, #380]	@ (8001cdc <main+0x2f0>)
 8001b60:	f7fe faf6 	bl	8000150 <strlen>
 8001b64:	4603      	mov	r3, r0
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	23c8      	movs	r3, #200	@ 0xc8
 8001b6a:	495c      	ldr	r1, [pc, #368]	@ (8001cdc <main+0x2f0>)
 8001b6c:	4853      	ldr	r0, [pc, #332]	@ (8001cbc <main+0x2d0>)
 8001b6e:	f005 f84d 	bl	8006c0c <HAL_UART_Transmit>
      while (1);
 8001b72:	bf00      	nop
 8001b74:	e7fd      	b.n	8001b72 <main+0x186>
  }

  LoRa_setSyncWord(&myLoRa, 0x12);		// Cu hnh Sync Word
 8001b76:	2112      	movs	r1, #18
 8001b78:	4852      	ldr	r0, [pc, #328]	@ (8001cc4 <main+0x2d8>)
 8001b7a:	f7ff fc64 	bl	8001446 <LoRa_setSyncWord>
  LoRa_setTOMsb_setCRCon(&myLoRa);		// Bt CRC cho payload, cu hnh phn u gi (TOMsb/CRCon tu th vin)
 8001b7e:	4851      	ldr	r0, [pc, #324]	@ (8001cc4 <main+0x2d8>)
 8001b80:	f7ff fc46 	bl	8001410 <LoRa_setTOMsb_setCRCon>
  HAL_TIM_Base_Start_IT(&htim1);		// Bt Timer 1  ch  ngt nh k (chu k cu hnh trong MX_TIM1_Init)
 8001b84:	4857      	ldr	r0, [pc, #348]	@ (8001ce4 <main+0x2f8>)
 8001b86:	f004 fc4f 	bl	8006428 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
	  if (TimerFlag) {
 8001b8a:	4b57      	ldr	r3, [pc, #348]	@ (8001ce8 <main+0x2fc>)
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d068      	beq.n	8001c66 <main+0x27a>
          TimerFlag = 0;			// Xo c  x l mt ln cho mi chu k timer
 8001b94:	4b54      	ldr	r3, [pc, #336]	@ (8001ce8 <main+0x2fc>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	701a      	strb	r2, [r3, #0]

          // c SHT3x
          if (sht3x_read_temperature_and_humidity(&sht3x, &temp, &hum)) {
 8001b9a:	4a54      	ldr	r2, [pc, #336]	@ (8001cec <main+0x300>)
 8001b9c:	4954      	ldr	r1, [pc, #336]	@ (8001cf0 <main+0x304>)
 8001b9e:	4844      	ldr	r0, [pc, #272]	@ (8001cb0 <main+0x2c4>)
 8001ba0:	f000 fa38 	bl	8002014 <sht3x_read_temperature_and_humidity>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d04e      	beq.n	8001c48 <main+0x25c>

        	  // c Soil Moisture
        	  HAL_ADC_Start(&hadc1);
 8001baa:	4852      	ldr	r0, [pc, #328]	@ (8001cf4 <main+0x308>)
 8001bac:	f000 fee0 	bl	8002970 <HAL_ADC_Start>
        	  if (HAL_ADC_PollForConversion(&hadc1, 50) == HAL_OK) {
 8001bb0:	2132      	movs	r1, #50	@ 0x32
 8001bb2:	4850      	ldr	r0, [pc, #320]	@ (8001cf4 <main+0x308>)
 8001bb4:	f000 ffb6 	bl	8002b24 <HAL_ADC_PollForConversion>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d10e      	bne.n	8001bdc <main+0x1f0>
                  soil_raw = HAL_ADC_GetValue(&hadc1);
 8001bbe:	484d      	ldr	r0, [pc, #308]	@ (8001cf4 <main+0x308>)
 8001bc0:	f001 f8b6 	bl	8002d30 <HAL_ADC_GetValue>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	4b4b      	ldr	r3, [pc, #300]	@ (8001cf8 <main+0x30c>)
 8001bca:	801a      	strh	r2, [r3, #0]
                  soil_vol = SoilMoisture_Convert(soil_raw);
 8001bcc:	4b4a      	ldr	r3, [pc, #296]	@ (8001cf8 <main+0x30c>)
 8001bce:	881b      	ldrh	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f000 f937 	bl	8001e44 <SoilMoisture_Convert>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	4a48      	ldr	r2, [pc, #288]	@ (8001cfc <main+0x310>)
 8001bda:	6013      	str	r3, [r2, #0]
              }
              HAL_ADC_Stop(&hadc1);
 8001bdc:	4845      	ldr	r0, [pc, #276]	@ (8001cf4 <main+0x308>)
 8001bde:	f000 ff75 	bl	8002acc <HAL_ADC_Stop>

              // Chun b gi tin LoRa
        	  snprintf(TxBuffer, sizeof(TxBuffer), "T=%.1fC,RH=%.1f%%,Soil=%.1f%%Vol", temp, hum, soil_vol);
 8001be2:	4b43      	ldr	r3, [pc, #268]	@ (8001cf0 <main+0x304>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe fc1e 	bl	8000428 <__aeabi_f2d>
 8001bec:	4604      	mov	r4, r0
 8001bee:	460d      	mov	r5, r1
 8001bf0:	4b3e      	ldr	r3, [pc, #248]	@ (8001cec <main+0x300>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7fe fc17 	bl	8000428 <__aeabi_f2d>
 8001bfa:	4680      	mov	r8, r0
 8001bfc:	4689      	mov	r9, r1
 8001bfe:	4b3f      	ldr	r3, [pc, #252]	@ (8001cfc <main+0x310>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7fe fc10 	bl	8000428 <__aeabi_f2d>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001c10:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001c14:	e9cd 4500 	strd	r4, r5, [sp]
 8001c18:	4a39      	ldr	r2, [pc, #228]	@ (8001d00 <main+0x314>)
 8001c1a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c1e:	4839      	ldr	r0, [pc, #228]	@ (8001d04 <main+0x318>)
 8001c20:	f005 ff14 	bl	8007a4c <sniprintf>
        	  LoRa_gotoMode(&myLoRa, STNBY_MODE);
 8001c24:	2101      	movs	r1, #1
 8001c26:	4827      	ldr	r0, [pc, #156]	@ (8001cc4 <main+0x2d8>)
 8001c28:	f7ff f9d3 	bl	8000fd2 <LoRa_gotoMode>
        	  HAL_Delay(2);
 8001c2c:	2002      	movs	r0, #2
 8001c2e:	f000 fda3 	bl	8002778 <HAL_Delay>
        	  LoRa_transmit(&myLoRa, (uint8_t*)TxBuffer, strlen(TxBuffer));
 8001c32:	4834      	ldr	r0, [pc, #208]	@ (8001d04 <main+0x318>)
 8001c34:	f7fe fa8c 	bl	8000150 <strlen>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	4931      	ldr	r1, [pc, #196]	@ (8001d04 <main+0x318>)
 8001c40:	4820      	ldr	r0, [pc, #128]	@ (8001cc4 <main+0x2d8>)
 8001c42:	f7ff fc9b 	bl	800157c <LoRa_transmit>
 8001c46:	e00e      	b.n	8001c66 <main+0x27a>
      	  } else {
      		  char err[] = "SHT3x read fail\r\n";
 8001c48:	4b2f      	ldr	r3, [pc, #188]	@ (8001d08 <main+0x31c>)
 8001c4a:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8001c4e:	461d      	mov	r5, r3
 8001c50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c54:	682b      	ldr	r3, [r5, #0]
 8001c56:	8023      	strh	r3, [r4, #0]
      		  HAL_UART_Transmit(&huart1, (uint8_t*)err, sizeof(err)-1, 50);
 8001c58:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001c5c:	2332      	movs	r3, #50	@ 0x32
 8001c5e:	2211      	movs	r2, #17
 8001c60:	4816      	ldr	r0, [pc, #88]	@ (8001cbc <main+0x2d0>)
 8001c62:	f004 ffd3 	bl	8006c0c <HAL_UART_Transmit>
      	  }
	  }

	  if (TxDoneFlag) {
 8001c66:	4b29      	ldr	r3, [pc, #164]	@ (8001d0c <main+0x320>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d08c      	beq.n	8001b8a <main+0x19e>
          TxDoneFlag = 0;
 8001c70:	4b26      	ldr	r3, [pc, #152]	@ (8001d0c <main+0x320>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	701a      	strb	r2, [r3, #0]
          snprintf(DebugBuffer, sizeof(DebugBuffer), "TxDone IRQ at %lu ms\r\n", HAL_GetTick());
 8001c76:	f000 fd75 	bl	8002764 <HAL_GetTick>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	4a24      	ldr	r2, [pc, #144]	@ (8001d10 <main+0x324>)
 8001c7e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c82:	4816      	ldr	r0, [pc, #88]	@ (8001cdc <main+0x2f0>)
 8001c84:	f005 fee2 	bl	8007a4c <sniprintf>
          HAL_UART_Transmit(&huart1, (uint8_t*)DebugBuffer, strlen(DebugBuffer), 200);
 8001c88:	4814      	ldr	r0, [pc, #80]	@ (8001cdc <main+0x2f0>)
 8001c8a:	f7fe fa61 	bl	8000150 <strlen>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	b29a      	uxth	r2, r3
 8001c92:	23c8      	movs	r3, #200	@ 0xc8
 8001c94:	4911      	ldr	r1, [pc, #68]	@ (8001cdc <main+0x2f0>)
 8001c96:	4809      	ldr	r0, [pc, #36]	@ (8001cbc <main+0x2d0>)
 8001c98:	f004 ffb8 	bl	8006c0c <HAL_UART_Transmit>
          LoRa_gotoMode(&myLoRa, SLEEP_MODE);
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	4809      	ldr	r0, [pc, #36]	@ (8001cc4 <main+0x2d8>)
 8001ca0:	f7ff f997 	bl	8000fd2 <LoRa_gotoMode>
          HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	2000      	movs	r0, #0
 8001ca8:	f003 f834 	bl	8004d14 <HAL_PWR_EnterSLEEPMode>
	  if (TimerFlag) {
 8001cac:	e76d      	b.n	8001b8a <main+0x19e>
 8001cae:	bf00      	nop
 8001cb0:	20000278 	.word	0x20000278
 8001cb4:	20000224 	.word	0x20000224
 8001cb8:	08009d74 	.word	0x08009d74
 8001cbc:	20000568 	.word	0x20000568
 8001cc0:	08009d8c 	.word	0x08009d8c
 8001cc4:	20000280 	.word	0x20000280
 8001cc8:	40010800 	.word	0x40010800
 8001ccc:	40010c00 	.word	0x40010c00
 8001cd0:	200004c4 	.word	0x200004c4
 8001cd4:	200002ac 	.word	0x200002ac
 8001cd8:	08009cf8 	.word	0x08009cf8
 8001cdc:	200003b0 	.word	0x200003b0
 8001ce0:	08009d10 	.word	0x08009d10
 8001ce4:	20000520 	.word	0x20000520
 8001ce8:	200004b0 	.word	0x200004b0
 8001cec:	200004b8 	.word	0x200004b8
 8001cf0:	200004b4 	.word	0x200004b4
 8001cf4:	200001f4 	.word	0x200001f4
 8001cf8:	200004bc 	.word	0x200004bc
 8001cfc:	200004c0 	.word	0x200004c0
 8001d00:	08009d38 	.word	0x08009d38
 8001d04:	200002b0 	.word	0x200002b0
 8001d08:	08009d9c 	.word	0x08009d9c
 8001d0c:	200001f0 	.word	0x200001f0
 8001d10:	08009d5c 	.word	0x08009d5c

08001d14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b094      	sub	sp, #80	@ 0x50
 8001d18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d1a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d1e:	2228      	movs	r2, #40	@ 0x28
 8001d20:	2100      	movs	r1, #0
 8001d22:	4618      	mov	r0, r3
 8001d24:	f005 ff0b 	bl	8007b3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	60da      	str	r2, [r3, #12]
 8001d36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d38:	1d3b      	adds	r3, r7, #4
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	605a      	str	r2, [r3, #4]
 8001d40:	609a      	str	r2, [r3, #8]
 8001d42:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d44:	2301      	movs	r3, #1
 8001d46:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d48:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d52:	2301      	movs	r3, #1
 8001d54:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d56:	2302      	movs	r3, #2
 8001d58:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d5a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001d60:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001d64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f002 ffee 	bl	8004d4c <HAL_RCC_OscConfig>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001d76:	f000 f897 	bl	8001ea8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d7a:	230f      	movs	r3, #15
 8001d7c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d82:	2300      	movs	r3, #0
 8001d84:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d8a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	2102      	movs	r1, #2
 8001d96:	4618      	mov	r0, r3
 8001d98:	f003 fa5a 	bl	8005250 <HAL_RCC_ClockConfig>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001da2:	f000 f881 	bl	8001ea8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001da6:	2302      	movs	r3, #2
 8001da8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001daa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001dae:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001db0:	1d3b      	adds	r3, r7, #4
 8001db2:	4618      	mov	r0, r3
 8001db4:	f003 fbda 	bl	800556c <HAL_RCCEx_PeriphCLKConfig>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001dbe:	f000 f873 	bl	8001ea8 <Error_Handler>
  }
}
 8001dc2:	bf00      	nop
 8001dc4:	3750      	adds	r7, #80	@ 0x50
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == myLoRa.DIO0_pin)
 8001dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e10 <HAL_GPIO_EXTI_Callback+0x44>)
 8001dd8:	8a9b      	ldrh	r3, [r3, #20]
 8001dda:	88fa      	ldrh	r2, [r7, #6]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d113      	bne.n	8001e08 <HAL_GPIO_EXTI_Callback+0x3c>
    {
        uint8_t irqFlags = LoRa_read(&myLoRa, RegIrqFlags); // c thanh ghi c ngt ca LoRa  kim tra s kin
 8001de0:	2112      	movs	r1, #18
 8001de2:	480b      	ldr	r0, [pc, #44]	@ (8001e10 <HAL_GPIO_EXTI_Callback+0x44>)
 8001de4:	f7ff fb42 	bl	800146c <LoRa_read>
 8001de8:	4603      	mov	r3, r0
 8001dea:	73fb      	strb	r3, [r7, #15]
        if (irqFlags & 0x08) {
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
 8001dee:	f003 0308 	and.w	r3, r3, #8
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d002      	beq.n	8001dfc <HAL_GPIO_EXTI_Callback+0x30>
            TxDoneFlag = 1;	// Set c  x l trong vng lp chnh
 8001df6:	4b07      	ldr	r3, [pc, #28]	@ (8001e14 <HAL_GPIO_EXTI_Callback+0x48>)
 8001df8:	2201      	movs	r2, #1
 8001dfa:	701a      	strb	r2, [r3, #0]

        }
        LoRa_write(&myLoRa, RegIrqFlags, irqFlags); // Xo c ngt trong LoRa
 8001dfc:	7bfb      	ldrb	r3, [r7, #15]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	2112      	movs	r1, #18
 8001e02:	4803      	ldr	r0, [pc, #12]	@ (8001e10 <HAL_GPIO_EXTI_Callback+0x44>)
 8001e04:	f7ff fb4c 	bl	80014a0 <LoRa_write>
    }
}
 8001e08:	bf00      	nop
 8001e0a:	3710      	adds	r7, #16
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	20000280 	.word	0x20000280
 8001e14:	200001f0 	.word	0x200001f0

08001e18 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a05      	ldr	r2, [pc, #20]	@ (8001e3c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d102      	bne.n	8001e30 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        TimerFlag = 1;	// Bo vng lp chnh thc hin o + gi
 8001e2a:	4b05      	ldr	r3, [pc, #20]	@ (8001e40 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	701a      	strb	r2, [r3, #0]

    }
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bc80      	pop	{r7}
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	40012c00 	.word	0x40012c00
 8001e40:	200004b0 	.word	0x200004b0

08001e44 <SoilMoisture_Convert>:
 *        - 830  -> 60% (m)
 *        Tuyn tnh gia hai im. Ngoi khong th kp v bin.
 */

float SoilMoisture_Convert(uint16_t adc_value)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	80fb      	strh	r3, [r7, #6]
    // Gii hn gi tr trong khong hiu chun
    if (adc_value > 2500) adc_value = 2500;
 8001e4e:	88fb      	ldrh	r3, [r7, #6]
 8001e50:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d902      	bls.n	8001e5e <SoilMoisture_Convert+0x1a>
 8001e58:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001e5c:	80fb      	strh	r3, [r7, #6]
    if (adc_value < 830)  adc_value = 830;
 8001e5e:	88fb      	ldrh	r3, [r7, #6]
 8001e60:	f240 323d 	movw	r2, #829	@ 0x33d
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d802      	bhi.n	8001e6e <SoilMoisture_Convert+0x2a>
 8001e68:	f240 333e 	movw	r3, #830	@ 0x33e
 8001e6c:	80fb      	strh	r3, [r7, #6]

    // Ni suy tuyn tnh: 2500 -> 0%, 830 -> 60%
    float percent = (float)(2500 - adc_value) * 60.0f / (2500 - 830);
 8001e6e:	88fb      	ldrh	r3, [r7, #6]
 8001e70:	f5c3 631c 	rsb	r3, r3, #2496	@ 0x9c0
 8001e74:	3304      	adds	r3, #4
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7fe fec0 	bl	8000bfc <__aeabi_i2f>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	4908      	ldr	r1, [pc, #32]	@ (8001ea0 <SoilMoisture_Convert+0x5c>)
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe ff0f 	bl	8000ca4 <__aeabi_fmul>
 8001e86:	4603      	mov	r3, r0
 8001e88:	4906      	ldr	r1, [pc, #24]	@ (8001ea4 <SoilMoisture_Convert+0x60>)
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7fe ffbe 	bl	8000e0c <__aeabi_fdiv>
 8001e90:	4603      	mov	r3, r0
 8001e92:	60fb      	str	r3, [r7, #12]

    return percent;
 8001e94:	68fb      	ldr	r3, [r7, #12]
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	42700000 	.word	0x42700000
 8001ea4:	44d0c000 	.word	0x44d0c000

08001ea8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001eac:	b672      	cpsid	i
}
 8001eae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001eb0:	bf00      	nop
 8001eb2:	e7fd      	b.n	8001eb0 <Error_Handler+0x8>

08001eb4 <calculate_crc>:
	SHT3X_COMMAND_MEASURE_HIGHREP_10HZ = 0x2737,
	SHT3X_COMMAND_MEASURE_LOWREP_10HZ = 0x272A
} sht3x_command_t;

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b087      	sub	sp, #28
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
	uint8_t crc = 0xff;
 8001ebe:	23ff      	movs	r3, #255	@ 0xff
 8001ec0:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0; i < length; i++) {
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
 8001ec6:	e020      	b.n	8001f0a <calculate_crc+0x56>
		crc ^= data[i];
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	4413      	add	r3, r2
 8001ece:	781a      	ldrb	r2, [r3, #0]
 8001ed0:	7dfb      	ldrb	r3, [r7, #23]
 8001ed2:	4053      	eors	r3, r2
 8001ed4:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	e010      	b.n	8001efe <calculate_crc+0x4a>
			if ((crc & 0x80u) != 0) {
 8001edc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	da06      	bge.n	8001ef2 <calculate_crc+0x3e>
				crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 8001ee4:	7dfb      	ldrb	r3, [r7, #23]
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8001eee:	75fb      	strb	r3, [r7, #23]
 8001ef0:	e002      	b.n	8001ef8 <calculate_crc+0x44>
			} else {
				crc <<= 1u;
 8001ef2:	7dfb      	ldrb	r3, [r7, #23]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	3301      	adds	r3, #1
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2b07      	cmp	r3, #7
 8001f02:	d9eb      	bls.n	8001edc <calculate_crc+0x28>
	for (size_t i = 0; i < length; i++) {
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	3301      	adds	r3, #1
 8001f08:	613b      	str	r3, [r7, #16]
 8001f0a:	693a      	ldr	r2, [r7, #16]
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d3da      	bcc.n	8001ec8 <calculate_crc+0x14>
			}
		}
	}
	return crc;
 8001f12:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	371c      	adds	r7, #28
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bc80      	pop	{r7}
 8001f1c:	4770      	bx	lr

08001f1e <sht3x_send_command>:

static bool sht3x_send_command(sht3x_handle_t *handle, sht3x_command_t command)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b086      	sub	sp, #24
 8001f22:	af02      	add	r7, sp, #8
 8001f24:	6078      	str	r0, [r7, #4]
 8001f26:	460b      	mov	r3, r1
 8001f28:	807b      	strh	r3, [r7, #2]
	uint8_t command_buffer[2] = {(command & 0xff00u) >> 8u, command & 0xffu};
 8001f2a:	887b      	ldrh	r3, [r7, #2]
 8001f2c:	0a1b      	lsrs	r3, r3, #8
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	733b      	strb	r3, [r7, #12]
 8001f34:	887b      	ldrh	r3, [r7, #2]
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address << 1u, command_buffer, sizeof(command_buffer),
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6818      	ldr	r0, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	889b      	ldrh	r3, [r3, #4]
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	b299      	uxth	r1, r3
 8001f46:	f107 020c 	add.w	r2, r7, #12
 8001f4a:	231e      	movs	r3, #30
 8001f4c:	9300      	str	r3, [sp, #0]
 8001f4e:	2302      	movs	r3, #2
 8001f50:	f001 fc94 	bl	800387c <HAL_I2C_Master_Transmit>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <sht3x_send_command+0x40>
	                            SHT3X_I2C_TIMEOUT) != HAL_OK) {
		return false;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	e000      	b.n	8001f60 <sht3x_send_command+0x42>
	}

	return true;
 8001f5e:	2301      	movs	r3, #1
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3710      	adds	r7, #16
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <uint8_to_uint16>:

static uint16_t uint8_to_uint16(uint8_t msb, uint8_t lsb)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	460a      	mov	r2, r1
 8001f72:	71fb      	strb	r3, [r7, #7]
 8001f74:	4613      	mov	r3, r2
 8001f76:	71bb      	strb	r3, [r7, #6]
	return (uint16_t)((uint16_t)msb << 8u) | lsb;
 8001f78:	79fb      	ldrb	r3, [r7, #7]
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	021b      	lsls	r3, r3, #8
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	79bb      	ldrb	r3, [r7, #6]
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	4313      	orrs	r3, r2
 8001f86:	b29b      	uxth	r3, r3
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bc80      	pop	{r7}
 8001f90:	4770      	bx	lr
	...

08001f94 <sht3x_init>:

bool sht3x_init(sht3x_handle_t *handle)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b088      	sub	sp, #32
 8001f98:	af04      	add	r7, sp, #16
 8001f9a:	6078      	str	r0, [r7, #4]
	assert(handle->i2c_handle->Init.NoStretchMode == I2C_NOSTRETCH_DISABLE);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d005      	beq.n	8001fb2 <sht3x_init+0x1e>
 8001fa6:	4b18      	ldr	r3, [pc, #96]	@ (8002008 <sht3x_init+0x74>)
 8001fa8:	4a18      	ldr	r2, [pc, #96]	@ (800200c <sht3x_init+0x78>)
 8001faa:	2138      	movs	r1, #56	@ 0x38
 8001fac:	4818      	ldr	r0, [pc, #96]	@ (8002010 <sht3x_init+0x7c>)
 8001fae:	f005 f801 	bl	8006fb4 <__assert_func>
	// TODO: Assert i2c frequency is not too high

	uint8_t status_reg_and_checksum[3];
	if (HAL_I2C_Mem_Read(handle->i2c_handle, handle->device_address << 1u, SHT3X_COMMAND_READ_STATUS, 2, (uint8_t*)&status_reg_and_checksum,
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6818      	ldr	r0, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	889b      	ldrh	r3, [r3, #4]
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	b299      	uxth	r1, r3
 8001fbe:	231e      	movs	r3, #30
 8001fc0:	9302      	str	r3, [sp, #8]
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	9301      	str	r3, [sp, #4]
 8001fc6:	f107 030c 	add.w	r3, r7, #12
 8001fca:	9300      	str	r3, [sp, #0]
 8001fcc:	2302      	movs	r3, #2
 8001fce:	f24f 322d 	movw	r2, #62253	@ 0xf32d
 8001fd2:	f001 ffbd 	bl	8003f50 <HAL_I2C_Mem_Read>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <sht3x_init+0x4c>
					  sizeof(status_reg_and_checksum), SHT3X_I2C_TIMEOUT) != HAL_OK) {
		return false;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	e00e      	b.n	8001ffe <sht3x_init+0x6a>
	}

	uint8_t calculated_crc = calculate_crc(status_reg_and_checksum, 2);
 8001fe0:	f107 030c 	add.w	r3, r7, #12
 8001fe4:	2102      	movs	r1, #2
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff ff64 	bl	8001eb4 <calculate_crc>
 8001fec:	4603      	mov	r3, r0
 8001fee:	73fb      	strb	r3, [r7, #15]

	if (calculated_crc != status_reg_and_checksum[2]) {
 8001ff0:	7bbb      	ldrb	r3, [r7, #14]
 8001ff2:	7bfa      	ldrb	r2, [r7, #15]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d001      	beq.n	8001ffc <sht3x_init+0x68>
		return false;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	e000      	b.n	8001ffe <sht3x_init+0x6a>
	}

	return true;
 8001ffc:	2301      	movs	r3, #1
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	08009db0 	.word	0x08009db0
 800200c:	08009e04 	.word	0x08009e04
 8002010:	08009df0 	.word	0x08009df0

08002014 <sht3x_read_temperature_and_humidity>:

bool sht3x_read_temperature_and_humidity(sht3x_handle_t *handle, float *temperature, float *humidity)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08a      	sub	sp, #40	@ 0x28
 8002018:	af02      	add	r7, sp, #8
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
	sht3x_send_command(handle, SHT3X_COMMAND_MEASURE_HIGHREP_STRETCH);
 8002020:	f642 4106 	movw	r1, #11270	@ 0x2c06
 8002024:	68f8      	ldr	r0, [r7, #12]
 8002026:	f7ff ff7a 	bl	8001f1e <sht3x_send_command>

	HAL_Delay(20);
 800202a:	2014      	movs	r0, #20
 800202c:	f000 fba4 	bl	8002778 <HAL_Delay>

	uint8_t buffer[6];
	if (HAL_I2C_Master_Receive(handle->i2c_handle, handle->device_address << 1u, buffer, sizeof(buffer), SHT3X_I2C_TIMEOUT) != HAL_OK) {
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6818      	ldr	r0, [r3, #0]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	889b      	ldrh	r3, [r3, #4]
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	b299      	uxth	r1, r3
 800203c:	f107 0214 	add.w	r2, r7, #20
 8002040:	231e      	movs	r3, #30
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	2306      	movs	r3, #6
 8002046:	f001 fd17 	bl	8003a78 <HAL_I2C_Master_Receive>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <sht3x_read_temperature_and_humidity+0x40>
		return false;
 8002050:	2300      	movs	r3, #0
 8002052:	e054      	b.n	80020fe <sht3x_read_temperature_and_humidity+0xea>
	}

	uint8_t temperature_crc = calculate_crc(buffer, 2);
 8002054:	f107 0314 	add.w	r3, r7, #20
 8002058:	2102      	movs	r1, #2
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff ff2a 	bl	8001eb4 <calculate_crc>
 8002060:	4603      	mov	r3, r0
 8002062:	77fb      	strb	r3, [r7, #31]
	uint8_t humidity_crc = calculate_crc(buffer + 3, 2);
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	3303      	adds	r3, #3
 800206a:	2102      	movs	r1, #2
 800206c:	4618      	mov	r0, r3
 800206e:	f7ff ff21 	bl	8001eb4 <calculate_crc>
 8002072:	4603      	mov	r3, r0
 8002074:	77bb      	strb	r3, [r7, #30]
	if (temperature_crc != buffer[2] || humidity_crc != buffer[5]) {
 8002076:	7dbb      	ldrb	r3, [r7, #22]
 8002078:	7ffa      	ldrb	r2, [r7, #31]
 800207a:	429a      	cmp	r2, r3
 800207c:	d103      	bne.n	8002086 <sht3x_read_temperature_and_humidity+0x72>
 800207e:	7e7b      	ldrb	r3, [r7, #25]
 8002080:	7fba      	ldrb	r2, [r7, #30]
 8002082:	429a      	cmp	r2, r3
 8002084:	d001      	beq.n	800208a <sht3x_read_temperature_and_humidity+0x76>
		return false;
 8002086:	2300      	movs	r3, #0
 8002088:	e039      	b.n	80020fe <sht3x_read_temperature_and_humidity+0xea>
	}

	uint16_t temperature_raw = uint8_to_uint16(buffer[0], buffer[1]);
 800208a:	7d3b      	ldrb	r3, [r7, #20]
 800208c:	7d7a      	ldrb	r2, [r7, #21]
 800208e:	4611      	mov	r1, r2
 8002090:	4618      	mov	r0, r3
 8002092:	f7ff ff69 	bl	8001f68 <uint8_to_uint16>
 8002096:	4603      	mov	r3, r0
 8002098:	83bb      	strh	r3, [r7, #28]
	uint16_t humidity_raw = uint8_to_uint16(buffer[3], buffer[4]);
 800209a:	7dfb      	ldrb	r3, [r7, #23]
 800209c:	7e3a      	ldrb	r2, [r7, #24]
 800209e:	4611      	mov	r1, r2
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff ff61 	bl	8001f68 <uint8_to_uint16>
 80020a6:	4603      	mov	r3, r0
 80020a8:	837b      	strh	r3, [r7, #26]

	*temperature = -45.0f + 175.0f * (float)temperature_raw / 65535.0f;
 80020aa:	8bbb      	ldrh	r3, [r7, #28]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7fe fda1 	bl	8000bf4 <__aeabi_ui2f>
 80020b2:	4603      	mov	r3, r0
 80020b4:	4914      	ldr	r1, [pc, #80]	@ (8002108 <sht3x_read_temperature_and_humidity+0xf4>)
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7fe fdf4 	bl	8000ca4 <__aeabi_fmul>
 80020bc:	4603      	mov	r3, r0
 80020be:	4913      	ldr	r1, [pc, #76]	@ (800210c <sht3x_read_temperature_and_humidity+0xf8>)
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe fea3 	bl	8000e0c <__aeabi_fdiv>
 80020c6:	4603      	mov	r3, r0
 80020c8:	4911      	ldr	r1, [pc, #68]	@ (8002110 <sht3x_read_temperature_and_humidity+0xfc>)
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7fe fce0 	bl	8000a90 <__aeabi_fsub>
 80020d0:	4603      	mov	r3, r0
 80020d2:	461a      	mov	r2, r3
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	601a      	str	r2, [r3, #0]
	*humidity = 100.0f * (float)humidity_raw / 65535.0f;
 80020d8:	8b7b      	ldrh	r3, [r7, #26]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7fe fd8a 	bl	8000bf4 <__aeabi_ui2f>
 80020e0:	4603      	mov	r3, r0
 80020e2:	490c      	ldr	r1, [pc, #48]	@ (8002114 <sht3x_read_temperature_and_humidity+0x100>)
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7fe fddd 	bl	8000ca4 <__aeabi_fmul>
 80020ea:	4603      	mov	r3, r0
 80020ec:	4907      	ldr	r1, [pc, #28]	@ (800210c <sht3x_read_temperature_and_humidity+0xf8>)
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7fe fe8c 	bl	8000e0c <__aeabi_fdiv>
 80020f4:	4603      	mov	r3, r0
 80020f6:	461a      	mov	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	601a      	str	r2, [r3, #0]

	return true;
 80020fc:	2301      	movs	r3, #1
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3720      	adds	r7, #32
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	432f0000 	.word	0x432f0000
 800210c:	477fff00 	.word	0x477fff00
 8002110:	42340000 	.word	0x42340000
 8002114:	42c80000 	.word	0x42c80000

08002118 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800211c:	4b17      	ldr	r3, [pc, #92]	@ (800217c <MX_SPI1_Init+0x64>)
 800211e:	4a18      	ldr	r2, [pc, #96]	@ (8002180 <MX_SPI1_Init+0x68>)
 8002120:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002122:	4b16      	ldr	r3, [pc, #88]	@ (800217c <MX_SPI1_Init+0x64>)
 8002124:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002128:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800212a:	4b14      	ldr	r3, [pc, #80]	@ (800217c <MX_SPI1_Init+0x64>)
 800212c:	2200      	movs	r2, #0
 800212e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002130:	4b12      	ldr	r3, [pc, #72]	@ (800217c <MX_SPI1_Init+0x64>)
 8002132:	2200      	movs	r2, #0
 8002134:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002136:	4b11      	ldr	r3, [pc, #68]	@ (800217c <MX_SPI1_Init+0x64>)
 8002138:	2200      	movs	r2, #0
 800213a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800213c:	4b0f      	ldr	r3, [pc, #60]	@ (800217c <MX_SPI1_Init+0x64>)
 800213e:	2200      	movs	r2, #0
 8002140:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002142:	4b0e      	ldr	r3, [pc, #56]	@ (800217c <MX_SPI1_Init+0x64>)
 8002144:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002148:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800214a:	4b0c      	ldr	r3, [pc, #48]	@ (800217c <MX_SPI1_Init+0x64>)
 800214c:	2208      	movs	r2, #8
 800214e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002150:	4b0a      	ldr	r3, [pc, #40]	@ (800217c <MX_SPI1_Init+0x64>)
 8002152:	2200      	movs	r2, #0
 8002154:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002156:	4b09      	ldr	r3, [pc, #36]	@ (800217c <MX_SPI1_Init+0x64>)
 8002158:	2200      	movs	r2, #0
 800215a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800215c:	4b07      	ldr	r3, [pc, #28]	@ (800217c <MX_SPI1_Init+0x64>)
 800215e:	2200      	movs	r2, #0
 8002160:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002162:	4b06      	ldr	r3, [pc, #24]	@ (800217c <MX_SPI1_Init+0x64>)
 8002164:	220a      	movs	r2, #10
 8002166:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002168:	4804      	ldr	r0, [pc, #16]	@ (800217c <MX_SPI1_Init+0x64>)
 800216a:	f003 fb6b 	bl	8005844 <HAL_SPI_Init>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002174:	f7ff fe98 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002178:	bf00      	nop
 800217a:	bd80      	pop	{r7, pc}
 800217c:	200004c4 	.word	0x200004c4
 8002180:	40013000 	.word	0x40013000

08002184 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b088      	sub	sp, #32
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800218c:	f107 0310 	add.w	r3, r7, #16
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	605a      	str	r2, [r3, #4]
 8002196:	609a      	str	r2, [r3, #8]
 8002198:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a1b      	ldr	r2, [pc, #108]	@ (800220c <HAL_SPI_MspInit+0x88>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d12f      	bne.n	8002204 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002210 <HAL_SPI_MspInit+0x8c>)
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	4a19      	ldr	r2, [pc, #100]	@ (8002210 <HAL_SPI_MspInit+0x8c>)
 80021aa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021ae:	6193      	str	r3, [r2, #24]
 80021b0:	4b17      	ldr	r3, [pc, #92]	@ (8002210 <HAL_SPI_MspInit+0x8c>)
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021b8:	60fb      	str	r3, [r7, #12]
 80021ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021bc:	4b14      	ldr	r3, [pc, #80]	@ (8002210 <HAL_SPI_MspInit+0x8c>)
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	4a13      	ldr	r2, [pc, #76]	@ (8002210 <HAL_SPI_MspInit+0x8c>)
 80021c2:	f043 0304 	orr.w	r3, r3, #4
 80021c6:	6193      	str	r3, [r2, #24]
 80021c8:	4b11      	ldr	r3, [pc, #68]	@ (8002210 <HAL_SPI_MspInit+0x8c>)
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	f003 0304 	and.w	r3, r3, #4
 80021d0:	60bb      	str	r3, [r7, #8]
 80021d2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80021d4:	23a0      	movs	r3, #160	@ 0xa0
 80021d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d8:	2302      	movs	r3, #2
 80021da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021dc:	2303      	movs	r3, #3
 80021de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e0:	f107 0310 	add.w	r3, r7, #16
 80021e4:	4619      	mov	r1, r3
 80021e6:	480b      	ldr	r0, [pc, #44]	@ (8002214 <HAL_SPI_MspInit+0x90>)
 80021e8:	f001 f850 	bl	800328c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80021ec:	2340      	movs	r3, #64	@ 0x40
 80021ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f8:	f107 0310 	add.w	r3, r7, #16
 80021fc:	4619      	mov	r1, r3
 80021fe:	4805      	ldr	r0, [pc, #20]	@ (8002214 <HAL_SPI_MspInit+0x90>)
 8002200:	f001 f844 	bl	800328c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002204:	bf00      	nop
 8002206:	3720      	adds	r7, #32
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40013000 	.word	0x40013000
 8002210:	40021000 	.word	0x40021000
 8002214:	40010800 	.word	0x40010800

08002218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800221e:	4b15      	ldr	r3, [pc, #84]	@ (8002274 <HAL_MspInit+0x5c>)
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	4a14      	ldr	r2, [pc, #80]	@ (8002274 <HAL_MspInit+0x5c>)
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	6193      	str	r3, [r2, #24]
 800222a:	4b12      	ldr	r3, [pc, #72]	@ (8002274 <HAL_MspInit+0x5c>)
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002236:	4b0f      	ldr	r3, [pc, #60]	@ (8002274 <HAL_MspInit+0x5c>)
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	4a0e      	ldr	r2, [pc, #56]	@ (8002274 <HAL_MspInit+0x5c>)
 800223c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002240:	61d3      	str	r3, [r2, #28]
 8002242:	4b0c      	ldr	r3, [pc, #48]	@ (8002274 <HAL_MspInit+0x5c>)
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800224a:	607b      	str	r3, [r7, #4]
 800224c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800224e:	4b0a      	ldr	r3, [pc, #40]	@ (8002278 <HAL_MspInit+0x60>)
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800225a:	60fb      	str	r3, [r7, #12]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	4a04      	ldr	r2, [pc, #16]	@ (8002278 <HAL_MspInit+0x60>)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800226a:	bf00      	nop
 800226c:	3714      	adds	r7, #20
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr
 8002274:	40021000 	.word	0x40021000
 8002278:	40010000 	.word	0x40010000

0800227c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002280:	bf00      	nop
 8002282:	e7fd      	b.n	8002280 <NMI_Handler+0x4>

08002284 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002288:	bf00      	nop
 800228a:	e7fd      	b.n	8002288 <HardFault_Handler+0x4>

0800228c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002290:	bf00      	nop
 8002292:	e7fd      	b.n	8002290 <MemManage_Handler+0x4>

08002294 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002298:	bf00      	nop
 800229a:	e7fd      	b.n	8002298 <BusFault_Handler+0x4>

0800229c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022a0:	bf00      	nop
 80022a2:	e7fd      	b.n	80022a0 <UsageFault_Handler+0x4>

080022a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr

080022b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022b4:	bf00      	nop
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bc80      	pop	{r7}
 80022ba:	4770      	bx	lr

080022bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022c0:	bf00      	nop
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bc80      	pop	{r7}
 80022c6:	4770      	bx	lr

080022c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022cc:	f000 fa38 	bl	8002740 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022d0:	bf00      	nop
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 80022d8:	2002      	movs	r0, #2
 80022da:	f001 f973 	bl	80035c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
	...

080022e4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80022e8:	4802      	ldr	r0, [pc, #8]	@ (80022f4 <TIM1_UP_IRQHandler+0x10>)
 80022ea:	f004 f8ef 	bl	80064cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000520 	.word	0x20000520

080022f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  return 1;
 80022fc:	2301      	movs	r3, #1
}
 80022fe:	4618      	mov	r0, r3
 8002300:	46bd      	mov	sp, r7
 8002302:	bc80      	pop	{r7}
 8002304:	4770      	bx	lr

08002306 <_kill>:

int _kill(int pid, int sig)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b082      	sub	sp, #8
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
 800230e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002310:	f005 fc68 	bl	8007be4 <__errno>
 8002314:	4603      	mov	r3, r0
 8002316:	2216      	movs	r2, #22
 8002318:	601a      	str	r2, [r3, #0]
  return -1;
 800231a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <_exit>:

void _exit (int status)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b082      	sub	sp, #8
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800232e:	f04f 31ff 	mov.w	r1, #4294967295
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7ff ffe7 	bl	8002306 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002338:	bf00      	nop
 800233a:	e7fd      	b.n	8002338 <_exit+0x12>

0800233c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002348:	2300      	movs	r3, #0
 800234a:	617b      	str	r3, [r7, #20]
 800234c:	e00a      	b.n	8002364 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800234e:	f3af 8000 	nop.w
 8002352:	4601      	mov	r1, r0
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	1c5a      	adds	r2, r3, #1
 8002358:	60ba      	str	r2, [r7, #8]
 800235a:	b2ca      	uxtb	r2, r1
 800235c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	3301      	adds	r3, #1
 8002362:	617b      	str	r3, [r7, #20]
 8002364:	697a      	ldr	r2, [r7, #20]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	429a      	cmp	r2, r3
 800236a:	dbf0      	blt.n	800234e <_read+0x12>
  }

  return len;
 800236c:	687b      	ldr	r3, [r7, #4]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3718      	adds	r7, #24
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b086      	sub	sp, #24
 800237a:	af00      	add	r7, sp, #0
 800237c:	60f8      	str	r0, [r7, #12]
 800237e:	60b9      	str	r1, [r7, #8]
 8002380:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002382:	2300      	movs	r3, #0
 8002384:	617b      	str	r3, [r7, #20]
 8002386:	e009      	b.n	800239c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	1c5a      	adds	r2, r3, #1
 800238c:	60ba      	str	r2, [r7, #8]
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	4618      	mov	r0, r3
 8002392:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	3301      	adds	r3, #1
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	697a      	ldr	r2, [r7, #20]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	dbf1      	blt.n	8002388 <_write+0x12>
  }
  return len;
 80023a4:	687b      	ldr	r3, [r7, #4]
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3718      	adds	r7, #24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <_close>:

int _close(int file)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	bc80      	pop	{r7}
 80023c2:	4770      	bx	lr

080023c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023d4:	605a      	str	r2, [r3, #4]
  return 0;
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	4618      	mov	r0, r3
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr

080023e2 <_isatty>:

int _isatty(int file)
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023ea:	2301      	movs	r3, #1
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bc80      	pop	{r7}
 80023f4:	4770      	bx	lr

080023f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023f6:	b480      	push	{r7}
 80023f8:	b085      	sub	sp, #20
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	60f8      	str	r0, [r7, #12]
 80023fe:	60b9      	str	r1, [r7, #8]
 8002400:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3714      	adds	r7, #20
 8002408:	46bd      	mov	sp, r7
 800240a:	bc80      	pop	{r7}
 800240c:	4770      	bx	lr
	...

08002410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002418:	4a14      	ldr	r2, [pc, #80]	@ (800246c <_sbrk+0x5c>)
 800241a:	4b15      	ldr	r3, [pc, #84]	@ (8002470 <_sbrk+0x60>)
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002424:	4b13      	ldr	r3, [pc, #76]	@ (8002474 <_sbrk+0x64>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d102      	bne.n	8002432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800242c:	4b11      	ldr	r3, [pc, #68]	@ (8002474 <_sbrk+0x64>)
 800242e:	4a12      	ldr	r2, [pc, #72]	@ (8002478 <_sbrk+0x68>)
 8002430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002432:	4b10      	ldr	r3, [pc, #64]	@ (8002474 <_sbrk+0x64>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4413      	add	r3, r2
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	429a      	cmp	r2, r3
 800243e:	d207      	bcs.n	8002450 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002440:	f005 fbd0 	bl	8007be4 <__errno>
 8002444:	4603      	mov	r3, r0
 8002446:	220c      	movs	r2, #12
 8002448:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800244a:	f04f 33ff 	mov.w	r3, #4294967295
 800244e:	e009      	b.n	8002464 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002450:	4b08      	ldr	r3, [pc, #32]	@ (8002474 <_sbrk+0x64>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002456:	4b07      	ldr	r3, [pc, #28]	@ (8002474 <_sbrk+0x64>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4413      	add	r3, r2
 800245e:	4a05      	ldr	r2, [pc, #20]	@ (8002474 <_sbrk+0x64>)
 8002460:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002462:	68fb      	ldr	r3, [r7, #12]
}
 8002464:	4618      	mov	r0, r3
 8002466:	3718      	adds	r7, #24
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20005000 	.word	0x20005000
 8002470:	00000400 	.word	0x00000400
 8002474:	2000051c 	.word	0x2000051c
 8002478:	20000700 	.word	0x20000700

0800247c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002480:	bf00      	nop
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr

08002488 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800248e:	f107 0308 	add.w	r3, r7, #8
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]
 8002498:	609a      	str	r2, [r3, #8]
 800249a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800249c:	463b      	mov	r3, r7
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
 80024a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80024a4:	4b20      	ldr	r3, [pc, #128]	@ (8002528 <MX_TIM1_Init+0xa0>)
 80024a6:	4a21      	ldr	r2, [pc, #132]	@ (800252c <MX_TIM1_Init+0xa4>)
 80024a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 35999;
 80024aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002528 <MX_TIM1_Init+0xa0>)
 80024ac:	f648 429f 	movw	r2, #35999	@ 0x8c9f
 80024b0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002528 <MX_TIM1_Init+0xa0>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 39999;
 80024b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002528 <MX_TIM1_Init+0xa0>)
 80024ba:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 80024be:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c0:	4b19      	ldr	r3, [pc, #100]	@ (8002528 <MX_TIM1_Init+0xa0>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80024c6:	4b18      	ldr	r3, [pc, #96]	@ (8002528 <MX_TIM1_Init+0xa0>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024cc:	4b16      	ldr	r3, [pc, #88]	@ (8002528 <MX_TIM1_Init+0xa0>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80024d2:	4815      	ldr	r0, [pc, #84]	@ (8002528 <MX_TIM1_Init+0xa0>)
 80024d4:	f003 ff59 	bl	800638a <HAL_TIM_Base_Init>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80024de:	f7ff fce3 	bl	8001ea8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024e8:	f107 0308 	add.w	r3, r7, #8
 80024ec:	4619      	mov	r1, r3
 80024ee:	480e      	ldr	r0, [pc, #56]	@ (8002528 <MX_TIM1_Init+0xa0>)
 80024f0:	f004 f8dc 	bl	80066ac <HAL_TIM_ConfigClockSource>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80024fa:	f7ff fcd5 	bl	8001ea8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024fe:	2300      	movs	r3, #0
 8002500:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002502:	2300      	movs	r3, #0
 8002504:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002506:	463b      	mov	r3, r7
 8002508:	4619      	mov	r1, r3
 800250a:	4807      	ldr	r0, [pc, #28]	@ (8002528 <MX_TIM1_Init+0xa0>)
 800250c:	f004 fabe 	bl	8006a8c <HAL_TIMEx_MasterConfigSynchronization>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002516:	f7ff fcc7 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Base_Start_IT(&htim1); // Bt u Timer vi ngt
 800251a:	4803      	ldr	r0, [pc, #12]	@ (8002528 <MX_TIM1_Init+0xa0>)
 800251c:	f003 ff84 	bl	8006428 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM1_Init 2 */

}
 8002520:	bf00      	nop
 8002522:	3718      	adds	r7, #24
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	20000520 	.word	0x20000520
 800252c:	40012c00 	.word	0x40012c00

08002530 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a0d      	ldr	r2, [pc, #52]	@ (8002574 <HAL_TIM_Base_MspInit+0x44>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d113      	bne.n	800256a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002542:	4b0d      	ldr	r3, [pc, #52]	@ (8002578 <HAL_TIM_Base_MspInit+0x48>)
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	4a0c      	ldr	r2, [pc, #48]	@ (8002578 <HAL_TIM_Base_MspInit+0x48>)
 8002548:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800254c:	6193      	str	r3, [r2, #24]
 800254e:	4b0a      	ldr	r3, [pc, #40]	@ (8002578 <HAL_TIM_Base_MspInit+0x48>)
 8002550:	699b      	ldr	r3, [r3, #24]
 8002552:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800255a:	2200      	movs	r2, #0
 800255c:	2100      	movs	r1, #0
 800255e:	2019      	movs	r0, #25
 8002560:	f000 fe5d 	bl	800321e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002564:	2019      	movs	r0, #25
 8002566:	f000 fe76 	bl	8003256 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800256a:	bf00      	nop
 800256c:	3710      	adds	r7, #16
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40012c00 	.word	0x40012c00
 8002578:	40021000 	.word	0x40021000

0800257c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002580:	4b11      	ldr	r3, [pc, #68]	@ (80025c8 <MX_USART1_UART_Init+0x4c>)
 8002582:	4a12      	ldr	r2, [pc, #72]	@ (80025cc <MX_USART1_UART_Init+0x50>)
 8002584:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002586:	4b10      	ldr	r3, [pc, #64]	@ (80025c8 <MX_USART1_UART_Init+0x4c>)
 8002588:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800258c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800258e:	4b0e      	ldr	r3, [pc, #56]	@ (80025c8 <MX_USART1_UART_Init+0x4c>)
 8002590:	2200      	movs	r2, #0
 8002592:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002594:	4b0c      	ldr	r3, [pc, #48]	@ (80025c8 <MX_USART1_UART_Init+0x4c>)
 8002596:	2200      	movs	r2, #0
 8002598:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800259a:	4b0b      	ldr	r3, [pc, #44]	@ (80025c8 <MX_USART1_UART_Init+0x4c>)
 800259c:	2200      	movs	r2, #0
 800259e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80025a0:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <MX_USART1_UART_Init+0x4c>)
 80025a2:	220c      	movs	r2, #12
 80025a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025a6:	4b08      	ldr	r3, [pc, #32]	@ (80025c8 <MX_USART1_UART_Init+0x4c>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80025ac:	4b06      	ldr	r3, [pc, #24]	@ (80025c8 <MX_USART1_UART_Init+0x4c>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025b2:	4805      	ldr	r0, [pc, #20]	@ (80025c8 <MX_USART1_UART_Init+0x4c>)
 80025b4:	f004 fada 	bl	8006b6c <HAL_UART_Init>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80025be:	f7ff fc73 	bl	8001ea8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000568 	.word	0x20000568
 80025cc:	40013800 	.word	0x40013800

080025d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b088      	sub	sp, #32
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d8:	f107 0310 	add.w	r3, r7, #16
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	609a      	str	r2, [r3, #8]
 80025e4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a1c      	ldr	r2, [pc, #112]	@ (800265c <HAL_UART_MspInit+0x8c>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d131      	bne.n	8002654 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002660 <HAL_UART_MspInit+0x90>)
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	4a1a      	ldr	r2, [pc, #104]	@ (8002660 <HAL_UART_MspInit+0x90>)
 80025f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025fa:	6193      	str	r3, [r2, #24]
 80025fc:	4b18      	ldr	r3, [pc, #96]	@ (8002660 <HAL_UART_MspInit+0x90>)
 80025fe:	699b      	ldr	r3, [r3, #24]
 8002600:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002604:	60fb      	str	r3, [r7, #12]
 8002606:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002608:	4b15      	ldr	r3, [pc, #84]	@ (8002660 <HAL_UART_MspInit+0x90>)
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	4a14      	ldr	r2, [pc, #80]	@ (8002660 <HAL_UART_MspInit+0x90>)
 800260e:	f043 0304 	orr.w	r3, r3, #4
 8002612:	6193      	str	r3, [r2, #24]
 8002614:	4b12      	ldr	r3, [pc, #72]	@ (8002660 <HAL_UART_MspInit+0x90>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f003 0304 	and.w	r3, r3, #4
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002620:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002624:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002626:	2302      	movs	r3, #2
 8002628:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800262a:	2303      	movs	r3, #3
 800262c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262e:	f107 0310 	add.w	r3, r7, #16
 8002632:	4619      	mov	r1, r3
 8002634:	480b      	ldr	r0, [pc, #44]	@ (8002664 <HAL_UART_MspInit+0x94>)
 8002636:	f000 fe29 	bl	800328c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800263a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800263e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002640:	2300      	movs	r3, #0
 8002642:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002644:	2300      	movs	r3, #0
 8002646:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002648:	f107 0310 	add.w	r3, r7, #16
 800264c:	4619      	mov	r1, r3
 800264e:	4805      	ldr	r0, [pc, #20]	@ (8002664 <HAL_UART_MspInit+0x94>)
 8002650:	f000 fe1c 	bl	800328c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002654:	bf00      	nop
 8002656:	3720      	adds	r7, #32
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40013800 	.word	0x40013800
 8002660:	40021000 	.word	0x40021000
 8002664:	40010800 	.word	0x40010800

08002668 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002668:	f7ff ff08 	bl	800247c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800266c:	480b      	ldr	r0, [pc, #44]	@ (800269c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800266e:	490c      	ldr	r1, [pc, #48]	@ (80026a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002670:	4a0c      	ldr	r2, [pc, #48]	@ (80026a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002672:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002674:	e002      	b.n	800267c <LoopCopyDataInit>

08002676 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002676:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002678:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800267a:	3304      	adds	r3, #4

0800267c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800267c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800267e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002680:	d3f9      	bcc.n	8002676 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002682:	4a09      	ldr	r2, [pc, #36]	@ (80026a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002684:	4c09      	ldr	r4, [pc, #36]	@ (80026ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002686:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002688:	e001      	b.n	800268e <LoopFillZerobss>

0800268a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800268a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800268c:	3204      	adds	r2, #4

0800268e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800268e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002690:	d3fb      	bcc.n	800268a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002692:	f005 faad 	bl	8007bf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002696:	f7ff f9a9 	bl	80019ec <main>
  bx lr
 800269a:	4770      	bx	lr
  ldr r0, =_sdata
 800269c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026a0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80026a4:	0800a1d4 	.word	0x0800a1d4
  ldr r2, =_sbss
 80026a8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80026ac:	20000700 	.word	0x20000700

080026b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026b0:	e7fe      	b.n	80026b0 <ADC1_2_IRQHandler>
	...

080026b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026b8:	4b08      	ldr	r3, [pc, #32]	@ (80026dc <HAL_Init+0x28>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a07      	ldr	r2, [pc, #28]	@ (80026dc <HAL_Init+0x28>)
 80026be:	f043 0310 	orr.w	r3, r3, #16
 80026c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026c4:	2003      	movs	r0, #3
 80026c6:	f000 fd9f 	bl	8003208 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026ca:	200f      	movs	r0, #15
 80026cc:	f000 f808 	bl	80026e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026d0:	f7ff fda2 	bl	8002218 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	40022000 	.word	0x40022000

080026e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026e8:	4b12      	ldr	r3, [pc, #72]	@ (8002734 <HAL_InitTick+0x54>)
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	4b12      	ldr	r3, [pc, #72]	@ (8002738 <HAL_InitTick+0x58>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	4619      	mov	r1, r3
 80026f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80026fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80026fe:	4618      	mov	r0, r3
 8002700:	f000 fdb7 	bl	8003272 <HAL_SYSTICK_Config>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e00e      	b.n	800272c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b0f      	cmp	r3, #15
 8002712:	d80a      	bhi.n	800272a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002714:	2200      	movs	r2, #0
 8002716:	6879      	ldr	r1, [r7, #4]
 8002718:	f04f 30ff 	mov.w	r0, #4294967295
 800271c:	f000 fd7f 	bl	800321e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002720:	4a06      	ldr	r2, [pc, #24]	@ (800273c <HAL_InitTick+0x5c>)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002726:	2300      	movs	r3, #0
 8002728:	e000      	b.n	800272c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
}
 800272c:	4618      	mov	r0, r3
 800272e:	3708      	adds	r7, #8
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	20000000 	.word	0x20000000
 8002738:	20000008 	.word	0x20000008
 800273c:	20000004 	.word	0x20000004

08002740 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002744:	4b05      	ldr	r3, [pc, #20]	@ (800275c <HAL_IncTick+0x1c>)
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	461a      	mov	r2, r3
 800274a:	4b05      	ldr	r3, [pc, #20]	@ (8002760 <HAL_IncTick+0x20>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4413      	add	r3, r2
 8002750:	4a03      	ldr	r2, [pc, #12]	@ (8002760 <HAL_IncTick+0x20>)
 8002752:	6013      	str	r3, [r2, #0]
}
 8002754:	bf00      	nop
 8002756:	46bd      	mov	sp, r7
 8002758:	bc80      	pop	{r7}
 800275a:	4770      	bx	lr
 800275c:	20000008 	.word	0x20000008
 8002760:	200005b0 	.word	0x200005b0

08002764 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  return uwTick;
 8002768:	4b02      	ldr	r3, [pc, #8]	@ (8002774 <HAL_GetTick+0x10>)
 800276a:	681b      	ldr	r3, [r3, #0]
}
 800276c:	4618      	mov	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	bc80      	pop	{r7}
 8002772:	4770      	bx	lr
 8002774:	200005b0 	.word	0x200005b0

08002778 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002780:	f7ff fff0 	bl	8002764 <HAL_GetTick>
 8002784:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002790:	d005      	beq.n	800279e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002792:	4b0a      	ldr	r3, [pc, #40]	@ (80027bc <HAL_Delay+0x44>)
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	461a      	mov	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	4413      	add	r3, r2
 800279c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800279e:	bf00      	nop
 80027a0:	f7ff ffe0 	bl	8002764 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d8f7      	bhi.n	80027a0 <HAL_Delay+0x28>
  {
  }
}
 80027b0:	bf00      	nop
 80027b2:	bf00      	nop
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	20000008 	.word	0x20000008

080027c0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b086      	sub	sp, #24
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027c8:	2300      	movs	r3, #0
 80027ca:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80027cc:	2300      	movs	r3, #0
 80027ce:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80027d0:	2300      	movs	r3, #0
 80027d2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80027d4:	2300      	movs	r3, #0
 80027d6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e0be      	b.n	8002960 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d109      	bne.n	8002804 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7fe ffd8 	bl	80017b4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f000 fbf1 	bl	8002fec <ADC_ConversionStop_Disable>
 800280a:	4603      	mov	r3, r0
 800280c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002812:	f003 0310 	and.w	r3, r3, #16
 8002816:	2b00      	cmp	r3, #0
 8002818:	f040 8099 	bne.w	800294e <HAL_ADC_Init+0x18e>
 800281c:	7dfb      	ldrb	r3, [r7, #23]
 800281e:	2b00      	cmp	r3, #0
 8002820:	f040 8095 	bne.w	800294e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002828:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800282c:	f023 0302 	bic.w	r3, r3, #2
 8002830:	f043 0202 	orr.w	r2, r3, #2
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002840:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	7b1b      	ldrb	r3, [r3, #12]
 8002846:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002848:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	4313      	orrs	r3, r2
 800284e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002858:	d003      	beq.n	8002862 <HAL_ADC_Init+0xa2>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d102      	bne.n	8002868 <HAL_ADC_Init+0xa8>
 8002862:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002866:	e000      	b.n	800286a <HAL_ADC_Init+0xaa>
 8002868:	2300      	movs	r3, #0
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	4313      	orrs	r3, r2
 800286e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	7d1b      	ldrb	r3, [r3, #20]
 8002874:	2b01      	cmp	r3, #1
 8002876:	d119      	bne.n	80028ac <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	7b1b      	ldrb	r3, [r3, #12]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d109      	bne.n	8002894 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	3b01      	subs	r3, #1
 8002886:	035a      	lsls	r2, r3, #13
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	4313      	orrs	r3, r2
 800288c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002890:	613b      	str	r3, [r7, #16]
 8002892:	e00b      	b.n	80028ac <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002898:	f043 0220 	orr.w	r2, r3, #32
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028a4:	f043 0201 	orr.w	r2, r3, #1
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	430a      	orrs	r2, r1
 80028be:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689a      	ldr	r2, [r3, #8]
 80028c6:	4b28      	ldr	r3, [pc, #160]	@ (8002968 <HAL_ADC_Init+0x1a8>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	6812      	ldr	r2, [r2, #0]
 80028ce:	68b9      	ldr	r1, [r7, #8]
 80028d0:	430b      	orrs	r3, r1
 80028d2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028dc:	d003      	beq.n	80028e6 <HAL_ADC_Init+0x126>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d104      	bne.n	80028f0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	3b01      	subs	r3, #1
 80028ec:	051b      	lsls	r3, r3, #20
 80028ee:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	430a      	orrs	r2, r1
 8002902:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689a      	ldr	r2, [r3, #8]
 800290a:	4b18      	ldr	r3, [pc, #96]	@ (800296c <HAL_ADC_Init+0x1ac>)
 800290c:	4013      	ands	r3, r2
 800290e:	68ba      	ldr	r2, [r7, #8]
 8002910:	429a      	cmp	r2, r3
 8002912:	d10b      	bne.n	800292c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800291e:	f023 0303 	bic.w	r3, r3, #3
 8002922:	f043 0201 	orr.w	r2, r3, #1
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800292a:	e018      	b.n	800295e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002930:	f023 0312 	bic.w	r3, r3, #18
 8002934:	f043 0210 	orr.w	r2, r3, #16
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002940:	f043 0201 	orr.w	r2, r3, #1
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800294c:	e007      	b.n	800295e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002952:	f043 0210 	orr.w	r2, r3, #16
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800295e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002960:	4618      	mov	r0, r3
 8002962:	3718      	adds	r7, #24
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	ffe1f7fd 	.word	0xffe1f7fd
 800296c:	ff1f0efe 	.word	0xff1f0efe

08002970 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002978:	2300      	movs	r3, #0
 800297a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002982:	2b01      	cmp	r3, #1
 8002984:	d101      	bne.n	800298a <HAL_ADC_Start+0x1a>
 8002986:	2302      	movs	r3, #2
 8002988:	e098      	b.n	8002abc <HAL_ADC_Start+0x14c>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2201      	movs	r2, #1
 800298e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 fad0 	bl	8002f38 <ADC_Enable>
 8002998:	4603      	mov	r3, r0
 800299a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800299c:	7bfb      	ldrb	r3, [r7, #15]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f040 8087 	bne.w	8002ab2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029ac:	f023 0301 	bic.w	r3, r3, #1
 80029b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a41      	ldr	r2, [pc, #260]	@ (8002ac4 <HAL_ADC_Start+0x154>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d105      	bne.n	80029ce <HAL_ADC_Start+0x5e>
 80029c2:	4b41      	ldr	r3, [pc, #260]	@ (8002ac8 <HAL_ADC_Start+0x158>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d115      	bne.n	80029fa <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d026      	beq.n	8002a36 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029f0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80029f8:	e01d      	b.n	8002a36 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a2f      	ldr	r2, [pc, #188]	@ (8002ac8 <HAL_ADC_Start+0x158>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d004      	beq.n	8002a1a <HAL_ADC_Start+0xaa>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a2b      	ldr	r2, [pc, #172]	@ (8002ac4 <HAL_ADC_Start+0x154>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d10d      	bne.n	8002a36 <HAL_ADC_Start+0xc6>
 8002a1a:	4b2b      	ldr	r3, [pc, #172]	@ (8002ac8 <HAL_ADC_Start+0x158>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d007      	beq.n	8002a36 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a2e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d006      	beq.n	8002a50 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a46:	f023 0206 	bic.w	r2, r3, #6
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002a4e:	e002      	b.n	8002a56 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f06f 0202 	mvn.w	r2, #2
 8002a66:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002a72:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002a76:	d113      	bne.n	8002aa0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002a7c:	4a11      	ldr	r2, [pc, #68]	@ (8002ac4 <HAL_ADC_Start+0x154>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d105      	bne.n	8002a8e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002a82:	4b11      	ldr	r3, [pc, #68]	@ (8002ac8 <HAL_ADC_Start+0x158>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d108      	bne.n	8002aa0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002a9c:	609a      	str	r2, [r3, #8]
 8002a9e:	e00c      	b.n	8002aba <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689a      	ldr	r2, [r3, #8]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002aae:	609a      	str	r2, [r3, #8]
 8002ab0:	e003      	b.n	8002aba <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3710      	adds	r7, #16
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40012800 	.word	0x40012800
 8002ac8:	40012400 	.word	0x40012400

08002acc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d101      	bne.n	8002ae6 <HAL_ADC_Stop+0x1a>
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	e01a      	b.n	8002b1c <HAL_ADC_Stop+0x50>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2201      	movs	r2, #1
 8002aea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 fa7c 	bl	8002fec <ADC_ConversionStop_Disable>
 8002af4:	4603      	mov	r3, r0
 8002af6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002af8:	7bfb      	ldrb	r3, [r7, #15]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d109      	bne.n	8002b12 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b02:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b06:	f023 0301 	bic.w	r3, r3, #1
 8002b0a:	f043 0201 	orr.w	r2, r3, #1
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3710      	adds	r7, #16
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002b24:	b590      	push	{r4, r7, lr}
 8002b26:	b087      	sub	sp, #28
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002b32:	2300      	movs	r3, #0
 8002b34:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002b36:	2300      	movs	r3, #0
 8002b38:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002b3a:	f7ff fe13 	bl	8002764 <HAL_GetTick>
 8002b3e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d00b      	beq.n	8002b66 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b52:	f043 0220 	orr.w	r2, r3, #32
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e0d3      	b.n	8002d0e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d131      	bne.n	8002bd8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d12a      	bne.n	8002bd8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002b82:	e021      	b.n	8002bc8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b8a:	d01d      	beq.n	8002bc8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d007      	beq.n	8002ba2 <HAL_ADC_PollForConversion+0x7e>
 8002b92:	f7ff fde7 	bl	8002764 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	683a      	ldr	r2, [r7, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d212      	bcs.n	8002bc8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0302 	and.w	r3, r3, #2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d10b      	bne.n	8002bc8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb4:	f043 0204 	orr.w	r2, r3, #4
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e0a2      	b.n	8002d0e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d0d6      	beq.n	8002b84 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002bd6:	e070      	b.n	8002cba <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002bd8:	4b4f      	ldr	r3, [pc, #316]	@ (8002d18 <HAL_ADC_PollForConversion+0x1f4>)
 8002bda:	681c      	ldr	r4, [r3, #0]
 8002bdc:	2002      	movs	r0, #2
 8002bde:	f002 fd7b 	bl	80056d8 <HAL_RCCEx_GetPeriphCLKFreq>
 8002be2:	4603      	mov	r3, r0
 8002be4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6919      	ldr	r1, [r3, #16]
 8002bee:	4b4b      	ldr	r3, [pc, #300]	@ (8002d1c <HAL_ADC_PollForConversion+0x1f8>)
 8002bf0:	400b      	ands	r3, r1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d118      	bne.n	8002c28 <HAL_ADC_PollForConversion+0x104>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	68d9      	ldr	r1, [r3, #12]
 8002bfc:	4b48      	ldr	r3, [pc, #288]	@ (8002d20 <HAL_ADC_PollForConversion+0x1fc>)
 8002bfe:	400b      	ands	r3, r1
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d111      	bne.n	8002c28 <HAL_ADC_PollForConversion+0x104>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	6919      	ldr	r1, [r3, #16]
 8002c0a:	4b46      	ldr	r3, [pc, #280]	@ (8002d24 <HAL_ADC_PollForConversion+0x200>)
 8002c0c:	400b      	ands	r3, r1
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d108      	bne.n	8002c24 <HAL_ADC_PollForConversion+0x100>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68d9      	ldr	r1, [r3, #12]
 8002c18:	4b43      	ldr	r3, [pc, #268]	@ (8002d28 <HAL_ADC_PollForConversion+0x204>)
 8002c1a:	400b      	ands	r3, r1
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d101      	bne.n	8002c24 <HAL_ADC_PollForConversion+0x100>
 8002c20:	2314      	movs	r3, #20
 8002c22:	e020      	b.n	8002c66 <HAL_ADC_PollForConversion+0x142>
 8002c24:	2329      	movs	r3, #41	@ 0x29
 8002c26:	e01e      	b.n	8002c66 <HAL_ADC_PollForConversion+0x142>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6919      	ldr	r1, [r3, #16]
 8002c2e:	4b3d      	ldr	r3, [pc, #244]	@ (8002d24 <HAL_ADC_PollForConversion+0x200>)
 8002c30:	400b      	ands	r3, r1
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d106      	bne.n	8002c44 <HAL_ADC_PollForConversion+0x120>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68d9      	ldr	r1, [r3, #12]
 8002c3c:	4b3a      	ldr	r3, [pc, #232]	@ (8002d28 <HAL_ADC_PollForConversion+0x204>)
 8002c3e:	400b      	ands	r3, r1
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00d      	beq.n	8002c60 <HAL_ADC_PollForConversion+0x13c>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	6919      	ldr	r1, [r3, #16]
 8002c4a:	4b38      	ldr	r3, [pc, #224]	@ (8002d2c <HAL_ADC_PollForConversion+0x208>)
 8002c4c:	400b      	ands	r3, r1
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d108      	bne.n	8002c64 <HAL_ADC_PollForConversion+0x140>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68d9      	ldr	r1, [r3, #12]
 8002c58:	4b34      	ldr	r3, [pc, #208]	@ (8002d2c <HAL_ADC_PollForConversion+0x208>)
 8002c5a:	400b      	ands	r3, r1
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d101      	bne.n	8002c64 <HAL_ADC_PollForConversion+0x140>
 8002c60:	2354      	movs	r3, #84	@ 0x54
 8002c62:	e000      	b.n	8002c66 <HAL_ADC_PollForConversion+0x142>
 8002c64:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002c66:	fb02 f303 	mul.w	r3, r2, r3
 8002c6a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002c6c:	e021      	b.n	8002cb2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c74:	d01a      	beq.n	8002cac <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d007      	beq.n	8002c8c <HAL_ADC_PollForConversion+0x168>
 8002c7c:	f7ff fd72 	bl	8002764 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	683a      	ldr	r2, [r7, #0]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d20f      	bcs.n	8002cac <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d90b      	bls.n	8002cac <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c98:	f043 0204 	orr.w	r2, r3, #4
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e030      	b.n	8002d0e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	3301      	adds	r3, #1
 8002cb0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d8d9      	bhi.n	8002c6e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f06f 0212 	mvn.w	r2, #18
 8002cc2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002cda:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002cde:	d115      	bne.n	8002d0c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d111      	bne.n	8002d0c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d105      	bne.n	8002d0c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d04:	f043 0201 	orr.w	r2, r3, #1
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	371c      	adds	r7, #28
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd90      	pop	{r4, r7, pc}
 8002d16:	bf00      	nop
 8002d18:	20000000 	.word	0x20000000
 8002d1c:	24924924 	.word	0x24924924
 8002d20:	00924924 	.word	0x00924924
 8002d24:	12492492 	.word	0x12492492
 8002d28:	00492492 	.word	0x00492492
 8002d2c:	00249249 	.word	0x00249249

08002d30 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bc80      	pop	{r7}
 8002d46:	4770      	bx	lr

08002d48 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d52:	2300      	movs	r3, #0
 8002d54:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d101      	bne.n	8002d68 <HAL_ADC_ConfigChannel+0x20>
 8002d64:	2302      	movs	r3, #2
 8002d66:	e0dc      	b.n	8002f22 <HAL_ADC_ConfigChannel+0x1da>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	2b06      	cmp	r3, #6
 8002d76:	d81c      	bhi.n	8002db2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	4613      	mov	r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4413      	add	r3, r2
 8002d88:	3b05      	subs	r3, #5
 8002d8a:	221f      	movs	r2, #31
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	43db      	mvns	r3, r3
 8002d92:	4019      	ands	r1, r3
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	6818      	ldr	r0, [r3, #0]
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	4413      	add	r3, r2
 8002da2:	3b05      	subs	r3, #5
 8002da4:	fa00 f203 	lsl.w	r2, r0, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	430a      	orrs	r2, r1
 8002dae:	635a      	str	r2, [r3, #52]	@ 0x34
 8002db0:	e03c      	b.n	8002e2c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	2b0c      	cmp	r3, #12
 8002db8:	d81c      	bhi.n	8002df4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685a      	ldr	r2, [r3, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4413      	add	r3, r2
 8002dca:	3b23      	subs	r3, #35	@ 0x23
 8002dcc:	221f      	movs	r2, #31
 8002dce:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd2:	43db      	mvns	r3, r3
 8002dd4:	4019      	ands	r1, r3
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	6818      	ldr	r0, [r3, #0]
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	4613      	mov	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	4413      	add	r3, r2
 8002de4:	3b23      	subs	r3, #35	@ 0x23
 8002de6:	fa00 f203 	lsl.w	r2, r0, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	631a      	str	r2, [r3, #48]	@ 0x30
 8002df2:	e01b      	b.n	8002e2c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685a      	ldr	r2, [r3, #4]
 8002dfe:	4613      	mov	r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	4413      	add	r3, r2
 8002e04:	3b41      	subs	r3, #65	@ 0x41
 8002e06:	221f      	movs	r2, #31
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	43db      	mvns	r3, r3
 8002e0e:	4019      	ands	r1, r3
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	6818      	ldr	r0, [r3, #0]
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	4413      	add	r3, r2
 8002e1e:	3b41      	subs	r3, #65	@ 0x41
 8002e20:	fa00 f203 	lsl.w	r2, r0, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2b09      	cmp	r3, #9
 8002e32:	d91c      	bls.n	8002e6e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68d9      	ldr	r1, [r3, #12]
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	005b      	lsls	r3, r3, #1
 8002e42:	4413      	add	r3, r2
 8002e44:	3b1e      	subs	r3, #30
 8002e46:	2207      	movs	r2, #7
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	4019      	ands	r1, r3
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	6898      	ldr	r0, [r3, #8]
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	4413      	add	r3, r2
 8002e5e:	3b1e      	subs	r3, #30
 8002e60:	fa00 f203 	lsl.w	r2, r0, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	60da      	str	r2, [r3, #12]
 8002e6c:	e019      	b.n	8002ea2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6919      	ldr	r1, [r3, #16]
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	4413      	add	r3, r2
 8002e7e:	2207      	movs	r2, #7
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	43db      	mvns	r3, r3
 8002e86:	4019      	ands	r1, r3
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	6898      	ldr	r0, [r3, #8]
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4613      	mov	r3, r2
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	4413      	add	r3, r2
 8002e96:	fa00 f203 	lsl.w	r2, r0, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2b10      	cmp	r3, #16
 8002ea8:	d003      	beq.n	8002eb2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002eae:	2b11      	cmp	r3, #17
 8002eb0:	d132      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a1d      	ldr	r2, [pc, #116]	@ (8002f2c <HAL_ADC_ConfigChannel+0x1e4>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d125      	bne.n	8002f08 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d126      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002ed8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2b10      	cmp	r3, #16
 8002ee0:	d11a      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ee2:	4b13      	ldr	r3, [pc, #76]	@ (8002f30 <HAL_ADC_ConfigChannel+0x1e8>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a13      	ldr	r2, [pc, #76]	@ (8002f34 <HAL_ADC_ConfigChannel+0x1ec>)
 8002ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8002eec:	0c9a      	lsrs	r2, r3, #18
 8002eee:	4613      	mov	r3, r2
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	4413      	add	r3, r2
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ef8:	e002      	b.n	8002f00 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	3b01      	subs	r3, #1
 8002efe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1f9      	bne.n	8002efa <HAL_ADC_ConfigChannel+0x1b2>
 8002f06:	e007      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f0c:	f043 0220 	orr.w	r2, r3, #32
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3714      	adds	r7, #20
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bc80      	pop	{r7}
 8002f2a:	4770      	bx	lr
 8002f2c:	40012400 	.word	0x40012400
 8002f30:	20000000 	.word	0x20000000
 8002f34:	431bde83 	.word	0x431bde83

08002f38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f40:	2300      	movs	r3, #0
 8002f42:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002f44:	2300      	movs	r3, #0
 8002f46:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d040      	beq.n	8002fd8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f042 0201 	orr.w	r2, r2, #1
 8002f64:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f66:	4b1f      	ldr	r3, [pc, #124]	@ (8002fe4 <ADC_Enable+0xac>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a1f      	ldr	r2, [pc, #124]	@ (8002fe8 <ADC_Enable+0xb0>)
 8002f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f70:	0c9b      	lsrs	r3, r3, #18
 8002f72:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002f74:	e002      	b.n	8002f7c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1f9      	bne.n	8002f76 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f82:	f7ff fbef 	bl	8002764 <HAL_GetTick>
 8002f86:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002f88:	e01f      	b.n	8002fca <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f8a:	f7ff fbeb 	bl	8002764 <HAL_GetTick>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d918      	bls.n	8002fca <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d011      	beq.n	8002fca <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002faa:	f043 0210 	orr.w	r2, r3, #16
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb6:	f043 0201 	orr.w	r2, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e007      	b.n	8002fda <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d1d8      	bne.n	8002f8a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	20000000 	.word	0x20000000
 8002fe8:	431bde83 	.word	0x431bde83

08002fec <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f003 0301 	and.w	r3, r3, #1
 8003002:	2b01      	cmp	r3, #1
 8003004:	d12e      	bne.n	8003064 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 0201 	bic.w	r2, r2, #1
 8003014:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003016:	f7ff fba5 	bl	8002764 <HAL_GetTick>
 800301a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800301c:	e01b      	b.n	8003056 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800301e:	f7ff fba1 	bl	8002764 <HAL_GetTick>
 8003022:	4602      	mov	r2, r0
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	2b02      	cmp	r3, #2
 800302a:	d914      	bls.n	8003056 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f003 0301 	and.w	r3, r3, #1
 8003036:	2b01      	cmp	r3, #1
 8003038:	d10d      	bne.n	8003056 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800303e:	f043 0210 	orr.w	r2, r3, #16
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800304a:	f043 0201 	orr.w	r2, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e007      	b.n	8003066 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b01      	cmp	r3, #1
 8003062:	d0dc      	beq.n	800301e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3710      	adds	r7, #16
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
	...

08003070 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003080:	4b0c      	ldr	r3, [pc, #48]	@ (80030b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003086:	68ba      	ldr	r2, [r7, #8]
 8003088:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800308c:	4013      	ands	r3, r2
 800308e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003098:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800309c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030a2:	4a04      	ldr	r2, [pc, #16]	@ (80030b4 <__NVIC_SetPriorityGrouping+0x44>)
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	60d3      	str	r3, [r2, #12]
}
 80030a8:	bf00      	nop
 80030aa:	3714      	adds	r7, #20
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bc80      	pop	{r7}
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	e000ed00 	.word	0xe000ed00

080030b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030bc:	4b04      	ldr	r3, [pc, #16]	@ (80030d0 <__NVIC_GetPriorityGrouping+0x18>)
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	0a1b      	lsrs	r3, r3, #8
 80030c2:	f003 0307 	and.w	r3, r3, #7
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	e000ed00 	.word	0xe000ed00

080030d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	4603      	mov	r3, r0
 80030dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	db0b      	blt.n	80030fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030e6:	79fb      	ldrb	r3, [r7, #7]
 80030e8:	f003 021f 	and.w	r2, r3, #31
 80030ec:	4906      	ldr	r1, [pc, #24]	@ (8003108 <__NVIC_EnableIRQ+0x34>)
 80030ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f2:	095b      	lsrs	r3, r3, #5
 80030f4:	2001      	movs	r0, #1
 80030f6:	fa00 f202 	lsl.w	r2, r0, r2
 80030fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030fe:	bf00      	nop
 8003100:	370c      	adds	r7, #12
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr
 8003108:	e000e100 	.word	0xe000e100

0800310c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	4603      	mov	r3, r0
 8003114:	6039      	str	r1, [r7, #0]
 8003116:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311c:	2b00      	cmp	r3, #0
 800311e:	db0a      	blt.n	8003136 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	b2da      	uxtb	r2, r3
 8003124:	490c      	ldr	r1, [pc, #48]	@ (8003158 <__NVIC_SetPriority+0x4c>)
 8003126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312a:	0112      	lsls	r2, r2, #4
 800312c:	b2d2      	uxtb	r2, r2
 800312e:	440b      	add	r3, r1
 8003130:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003134:	e00a      	b.n	800314c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	b2da      	uxtb	r2, r3
 800313a:	4908      	ldr	r1, [pc, #32]	@ (800315c <__NVIC_SetPriority+0x50>)
 800313c:	79fb      	ldrb	r3, [r7, #7]
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	3b04      	subs	r3, #4
 8003144:	0112      	lsls	r2, r2, #4
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	440b      	add	r3, r1
 800314a:	761a      	strb	r2, [r3, #24]
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	bc80      	pop	{r7}
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	e000e100 	.word	0xe000e100
 800315c:	e000ed00 	.word	0xe000ed00

08003160 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003160:	b480      	push	{r7}
 8003162:	b089      	sub	sp, #36	@ 0x24
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f003 0307 	and.w	r3, r3, #7
 8003172:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f1c3 0307 	rsb	r3, r3, #7
 800317a:	2b04      	cmp	r3, #4
 800317c:	bf28      	it	cs
 800317e:	2304      	movcs	r3, #4
 8003180:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	3304      	adds	r3, #4
 8003186:	2b06      	cmp	r3, #6
 8003188:	d902      	bls.n	8003190 <NVIC_EncodePriority+0x30>
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	3b03      	subs	r3, #3
 800318e:	e000      	b.n	8003192 <NVIC_EncodePriority+0x32>
 8003190:	2300      	movs	r3, #0
 8003192:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003194:	f04f 32ff 	mov.w	r2, #4294967295
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	43da      	mvns	r2, r3
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	401a      	ands	r2, r3
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031a8:	f04f 31ff 	mov.w	r1, #4294967295
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	fa01 f303 	lsl.w	r3, r1, r3
 80031b2:	43d9      	mvns	r1, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b8:	4313      	orrs	r3, r2
         );
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3724      	adds	r7, #36	@ 0x24
 80031be:	46bd      	mov	sp, r7
 80031c0:	bc80      	pop	{r7}
 80031c2:	4770      	bx	lr

080031c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	3b01      	subs	r3, #1
 80031d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031d4:	d301      	bcc.n	80031da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031d6:	2301      	movs	r3, #1
 80031d8:	e00f      	b.n	80031fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031da:	4a0a      	ldr	r2, [pc, #40]	@ (8003204 <SysTick_Config+0x40>)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	3b01      	subs	r3, #1
 80031e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031e2:	210f      	movs	r1, #15
 80031e4:	f04f 30ff 	mov.w	r0, #4294967295
 80031e8:	f7ff ff90 	bl	800310c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031ec:	4b05      	ldr	r3, [pc, #20]	@ (8003204 <SysTick_Config+0x40>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031f2:	4b04      	ldr	r3, [pc, #16]	@ (8003204 <SysTick_Config+0x40>)
 80031f4:	2207      	movs	r2, #7
 80031f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	e000e010 	.word	0xe000e010

08003208 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f7ff ff2d 	bl	8003070 <__NVIC_SetPriorityGrouping>
}
 8003216:	bf00      	nop
 8003218:	3708      	adds	r7, #8
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}

0800321e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800321e:	b580      	push	{r7, lr}
 8003220:	b086      	sub	sp, #24
 8003222:	af00      	add	r7, sp, #0
 8003224:	4603      	mov	r3, r0
 8003226:	60b9      	str	r1, [r7, #8]
 8003228:	607a      	str	r2, [r7, #4]
 800322a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800322c:	2300      	movs	r3, #0
 800322e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003230:	f7ff ff42 	bl	80030b8 <__NVIC_GetPriorityGrouping>
 8003234:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	68b9      	ldr	r1, [r7, #8]
 800323a:	6978      	ldr	r0, [r7, #20]
 800323c:	f7ff ff90 	bl	8003160 <NVIC_EncodePriority>
 8003240:	4602      	mov	r2, r0
 8003242:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003246:	4611      	mov	r1, r2
 8003248:	4618      	mov	r0, r3
 800324a:	f7ff ff5f 	bl	800310c <__NVIC_SetPriority>
}
 800324e:	bf00      	nop
 8003250:	3718      	adds	r7, #24
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
 800325c:	4603      	mov	r3, r0
 800325e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff ff35 	bl	80030d4 <__NVIC_EnableIRQ>
}
 800326a:	bf00      	nop
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003272:	b580      	push	{r7, lr}
 8003274:	b082      	sub	sp, #8
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f7ff ffa2 	bl	80031c4 <SysTick_Config>
 8003280:	4603      	mov	r3, r0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
	...

0800328c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800328c:	b480      	push	{r7}
 800328e:	b08b      	sub	sp, #44	@ 0x2c
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003296:	2300      	movs	r3, #0
 8003298:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800329a:	2300      	movs	r3, #0
 800329c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800329e:	e169      	b.n	8003574 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80032a0:	2201      	movs	r2, #1
 80032a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a4:	fa02 f303 	lsl.w	r3, r2, r3
 80032a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	69fa      	ldr	r2, [r7, #28]
 80032b0:	4013      	ands	r3, r2
 80032b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	429a      	cmp	r2, r3
 80032ba:	f040 8158 	bne.w	800356e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	4a9a      	ldr	r2, [pc, #616]	@ (800352c <HAL_GPIO_Init+0x2a0>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d05e      	beq.n	8003386 <HAL_GPIO_Init+0xfa>
 80032c8:	4a98      	ldr	r2, [pc, #608]	@ (800352c <HAL_GPIO_Init+0x2a0>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d875      	bhi.n	80033ba <HAL_GPIO_Init+0x12e>
 80032ce:	4a98      	ldr	r2, [pc, #608]	@ (8003530 <HAL_GPIO_Init+0x2a4>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d058      	beq.n	8003386 <HAL_GPIO_Init+0xfa>
 80032d4:	4a96      	ldr	r2, [pc, #600]	@ (8003530 <HAL_GPIO_Init+0x2a4>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d86f      	bhi.n	80033ba <HAL_GPIO_Init+0x12e>
 80032da:	4a96      	ldr	r2, [pc, #600]	@ (8003534 <HAL_GPIO_Init+0x2a8>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d052      	beq.n	8003386 <HAL_GPIO_Init+0xfa>
 80032e0:	4a94      	ldr	r2, [pc, #592]	@ (8003534 <HAL_GPIO_Init+0x2a8>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d869      	bhi.n	80033ba <HAL_GPIO_Init+0x12e>
 80032e6:	4a94      	ldr	r2, [pc, #592]	@ (8003538 <HAL_GPIO_Init+0x2ac>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d04c      	beq.n	8003386 <HAL_GPIO_Init+0xfa>
 80032ec:	4a92      	ldr	r2, [pc, #584]	@ (8003538 <HAL_GPIO_Init+0x2ac>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d863      	bhi.n	80033ba <HAL_GPIO_Init+0x12e>
 80032f2:	4a92      	ldr	r2, [pc, #584]	@ (800353c <HAL_GPIO_Init+0x2b0>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d046      	beq.n	8003386 <HAL_GPIO_Init+0xfa>
 80032f8:	4a90      	ldr	r2, [pc, #576]	@ (800353c <HAL_GPIO_Init+0x2b0>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d85d      	bhi.n	80033ba <HAL_GPIO_Init+0x12e>
 80032fe:	2b12      	cmp	r3, #18
 8003300:	d82a      	bhi.n	8003358 <HAL_GPIO_Init+0xcc>
 8003302:	2b12      	cmp	r3, #18
 8003304:	d859      	bhi.n	80033ba <HAL_GPIO_Init+0x12e>
 8003306:	a201      	add	r2, pc, #4	@ (adr r2, 800330c <HAL_GPIO_Init+0x80>)
 8003308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800330c:	08003387 	.word	0x08003387
 8003310:	08003361 	.word	0x08003361
 8003314:	08003373 	.word	0x08003373
 8003318:	080033b5 	.word	0x080033b5
 800331c:	080033bb 	.word	0x080033bb
 8003320:	080033bb 	.word	0x080033bb
 8003324:	080033bb 	.word	0x080033bb
 8003328:	080033bb 	.word	0x080033bb
 800332c:	080033bb 	.word	0x080033bb
 8003330:	080033bb 	.word	0x080033bb
 8003334:	080033bb 	.word	0x080033bb
 8003338:	080033bb 	.word	0x080033bb
 800333c:	080033bb 	.word	0x080033bb
 8003340:	080033bb 	.word	0x080033bb
 8003344:	080033bb 	.word	0x080033bb
 8003348:	080033bb 	.word	0x080033bb
 800334c:	080033bb 	.word	0x080033bb
 8003350:	08003369 	.word	0x08003369
 8003354:	0800337d 	.word	0x0800337d
 8003358:	4a79      	ldr	r2, [pc, #484]	@ (8003540 <HAL_GPIO_Init+0x2b4>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d013      	beq.n	8003386 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800335e:	e02c      	b.n	80033ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	623b      	str	r3, [r7, #32]
          break;
 8003366:	e029      	b.n	80033bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	3304      	adds	r3, #4
 800336e:	623b      	str	r3, [r7, #32]
          break;
 8003370:	e024      	b.n	80033bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	3308      	adds	r3, #8
 8003378:	623b      	str	r3, [r7, #32]
          break;
 800337a:	e01f      	b.n	80033bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	330c      	adds	r3, #12
 8003382:	623b      	str	r3, [r7, #32]
          break;
 8003384:	e01a      	b.n	80033bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d102      	bne.n	8003394 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800338e:	2304      	movs	r3, #4
 8003390:	623b      	str	r3, [r7, #32]
          break;
 8003392:	e013      	b.n	80033bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d105      	bne.n	80033a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800339c:	2308      	movs	r3, #8
 800339e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	69fa      	ldr	r2, [r7, #28]
 80033a4:	611a      	str	r2, [r3, #16]
          break;
 80033a6:	e009      	b.n	80033bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033a8:	2308      	movs	r3, #8
 80033aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	69fa      	ldr	r2, [r7, #28]
 80033b0:	615a      	str	r2, [r3, #20]
          break;
 80033b2:	e003      	b.n	80033bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80033b4:	2300      	movs	r3, #0
 80033b6:	623b      	str	r3, [r7, #32]
          break;
 80033b8:	e000      	b.n	80033bc <HAL_GPIO_Init+0x130>
          break;
 80033ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	2bff      	cmp	r3, #255	@ 0xff
 80033c0:	d801      	bhi.n	80033c6 <HAL_GPIO_Init+0x13a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	e001      	b.n	80033ca <HAL_GPIO_Init+0x13e>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	3304      	adds	r3, #4
 80033ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	2bff      	cmp	r3, #255	@ 0xff
 80033d0:	d802      	bhi.n	80033d8 <HAL_GPIO_Init+0x14c>
 80033d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	e002      	b.n	80033de <HAL_GPIO_Init+0x152>
 80033d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033da:	3b08      	subs	r3, #8
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	210f      	movs	r1, #15
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	fa01 f303 	lsl.w	r3, r1, r3
 80033ec:	43db      	mvns	r3, r3
 80033ee:	401a      	ands	r2, r3
 80033f0:	6a39      	ldr	r1, [r7, #32]
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	fa01 f303 	lsl.w	r3, r1, r3
 80033f8:	431a      	orrs	r2, r3
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003406:	2b00      	cmp	r3, #0
 8003408:	f000 80b1 	beq.w	800356e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800340c:	4b4d      	ldr	r3, [pc, #308]	@ (8003544 <HAL_GPIO_Init+0x2b8>)
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	4a4c      	ldr	r2, [pc, #304]	@ (8003544 <HAL_GPIO_Init+0x2b8>)
 8003412:	f043 0301 	orr.w	r3, r3, #1
 8003416:	6193      	str	r3, [r2, #24]
 8003418:	4b4a      	ldr	r3, [pc, #296]	@ (8003544 <HAL_GPIO_Init+0x2b8>)
 800341a:	699b      	ldr	r3, [r3, #24]
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	60bb      	str	r3, [r7, #8]
 8003422:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003424:	4a48      	ldr	r2, [pc, #288]	@ (8003548 <HAL_GPIO_Init+0x2bc>)
 8003426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003428:	089b      	lsrs	r3, r3, #2
 800342a:	3302      	adds	r3, #2
 800342c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003430:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003434:	f003 0303 	and.w	r3, r3, #3
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	220f      	movs	r2, #15
 800343c:	fa02 f303 	lsl.w	r3, r2, r3
 8003440:	43db      	mvns	r3, r3
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	4013      	ands	r3, r2
 8003446:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a40      	ldr	r2, [pc, #256]	@ (800354c <HAL_GPIO_Init+0x2c0>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d013      	beq.n	8003478 <HAL_GPIO_Init+0x1ec>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a3f      	ldr	r2, [pc, #252]	@ (8003550 <HAL_GPIO_Init+0x2c4>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d00d      	beq.n	8003474 <HAL_GPIO_Init+0x1e8>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a3e      	ldr	r2, [pc, #248]	@ (8003554 <HAL_GPIO_Init+0x2c8>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d007      	beq.n	8003470 <HAL_GPIO_Init+0x1e4>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4a3d      	ldr	r2, [pc, #244]	@ (8003558 <HAL_GPIO_Init+0x2cc>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d101      	bne.n	800346c <HAL_GPIO_Init+0x1e0>
 8003468:	2303      	movs	r3, #3
 800346a:	e006      	b.n	800347a <HAL_GPIO_Init+0x1ee>
 800346c:	2304      	movs	r3, #4
 800346e:	e004      	b.n	800347a <HAL_GPIO_Init+0x1ee>
 8003470:	2302      	movs	r3, #2
 8003472:	e002      	b.n	800347a <HAL_GPIO_Init+0x1ee>
 8003474:	2301      	movs	r3, #1
 8003476:	e000      	b.n	800347a <HAL_GPIO_Init+0x1ee>
 8003478:	2300      	movs	r3, #0
 800347a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800347c:	f002 0203 	and.w	r2, r2, #3
 8003480:	0092      	lsls	r2, r2, #2
 8003482:	4093      	lsls	r3, r2
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	4313      	orrs	r3, r2
 8003488:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800348a:	492f      	ldr	r1, [pc, #188]	@ (8003548 <HAL_GPIO_Init+0x2bc>)
 800348c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348e:	089b      	lsrs	r3, r3, #2
 8003490:	3302      	adds	r3, #2
 8003492:	68fa      	ldr	r2, [r7, #12]
 8003494:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d006      	beq.n	80034b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80034a4:	4b2d      	ldr	r3, [pc, #180]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 80034a6:	689a      	ldr	r2, [r3, #8]
 80034a8:	492c      	ldr	r1, [pc, #176]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	608b      	str	r3, [r1, #8]
 80034b0:	e006      	b.n	80034c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80034b2:	4b2a      	ldr	r3, [pc, #168]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 80034b4:	689a      	ldr	r2, [r3, #8]
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	43db      	mvns	r3, r3
 80034ba:	4928      	ldr	r1, [pc, #160]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 80034bc:	4013      	ands	r3, r2
 80034be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d006      	beq.n	80034da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80034cc:	4b23      	ldr	r3, [pc, #140]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 80034ce:	68da      	ldr	r2, [r3, #12]
 80034d0:	4922      	ldr	r1, [pc, #136]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	60cb      	str	r3, [r1, #12]
 80034d8:	e006      	b.n	80034e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80034da:	4b20      	ldr	r3, [pc, #128]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 80034dc:	68da      	ldr	r2, [r3, #12]
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	43db      	mvns	r3, r3
 80034e2:	491e      	ldr	r1, [pc, #120]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 80034e4:	4013      	ands	r3, r2
 80034e6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d006      	beq.n	8003502 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80034f4:	4b19      	ldr	r3, [pc, #100]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 80034f6:	685a      	ldr	r2, [r3, #4]
 80034f8:	4918      	ldr	r1, [pc, #96]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	604b      	str	r3, [r1, #4]
 8003500:	e006      	b.n	8003510 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003502:	4b16      	ldr	r3, [pc, #88]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	43db      	mvns	r3, r3
 800350a:	4914      	ldr	r1, [pc, #80]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 800350c:	4013      	ands	r3, r2
 800350e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d021      	beq.n	8003560 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800351c:	4b0f      	ldr	r3, [pc, #60]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	490e      	ldr	r1, [pc, #56]	@ (800355c <HAL_GPIO_Init+0x2d0>)
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	4313      	orrs	r3, r2
 8003526:	600b      	str	r3, [r1, #0]
 8003528:	e021      	b.n	800356e <HAL_GPIO_Init+0x2e2>
 800352a:	bf00      	nop
 800352c:	10320000 	.word	0x10320000
 8003530:	10310000 	.word	0x10310000
 8003534:	10220000 	.word	0x10220000
 8003538:	10210000 	.word	0x10210000
 800353c:	10120000 	.word	0x10120000
 8003540:	10110000 	.word	0x10110000
 8003544:	40021000 	.word	0x40021000
 8003548:	40010000 	.word	0x40010000
 800354c:	40010800 	.word	0x40010800
 8003550:	40010c00 	.word	0x40010c00
 8003554:	40011000 	.word	0x40011000
 8003558:	40011400 	.word	0x40011400
 800355c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003560:	4b0b      	ldr	r3, [pc, #44]	@ (8003590 <HAL_GPIO_Init+0x304>)
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	43db      	mvns	r3, r3
 8003568:	4909      	ldr	r1, [pc, #36]	@ (8003590 <HAL_GPIO_Init+0x304>)
 800356a:	4013      	ands	r3, r2
 800356c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800356e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003570:	3301      	adds	r3, #1
 8003572:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357a:	fa22 f303 	lsr.w	r3, r2, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	f47f ae8e 	bne.w	80032a0 <HAL_GPIO_Init+0x14>
  }
}
 8003584:	bf00      	nop
 8003586:	bf00      	nop
 8003588:	372c      	adds	r7, #44	@ 0x2c
 800358a:	46bd      	mov	sp, r7
 800358c:	bc80      	pop	{r7}
 800358e:	4770      	bx	lr
 8003590:	40010400 	.word	0x40010400

08003594 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	460b      	mov	r3, r1
 800359e:	807b      	strh	r3, [r7, #2]
 80035a0:	4613      	mov	r3, r2
 80035a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035a4:	787b      	ldrb	r3, [r7, #1]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d003      	beq.n	80035b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035aa:	887a      	ldrh	r2, [r7, #2]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80035b0:	e003      	b.n	80035ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80035b2:	887b      	ldrh	r3, [r7, #2]
 80035b4:	041a      	lsls	r2, r3, #16
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	611a      	str	r2, [r3, #16]
}
 80035ba:	bf00      	nop
 80035bc:	370c      	adds	r7, #12
 80035be:	46bd      	mov	sp, r7
 80035c0:	bc80      	pop	{r7}
 80035c2:	4770      	bx	lr

080035c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	4603      	mov	r3, r0
 80035cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80035ce:	4b08      	ldr	r3, [pc, #32]	@ (80035f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035d0:	695a      	ldr	r2, [r3, #20]
 80035d2:	88fb      	ldrh	r3, [r7, #6]
 80035d4:	4013      	ands	r3, r2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d006      	beq.n	80035e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035da:	4a05      	ldr	r2, [pc, #20]	@ (80035f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035dc:	88fb      	ldrh	r3, [r7, #6]
 80035de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035e0:	88fb      	ldrh	r3, [r7, #6]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7fe fbf2 	bl	8001dcc <HAL_GPIO_EXTI_Callback>
  }
}
 80035e8:	bf00      	nop
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	40010400 	.word	0x40010400

080035f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e12b      	b.n	800385e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d106      	bne.n	8003620 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f7fe f9a8 	bl	8001970 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2224      	movs	r2, #36	@ 0x24
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f022 0201 	bic.w	r2, r2, #1
 8003636:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003646:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003656:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003658:	f001 ff42 	bl	80054e0 <HAL_RCC_GetPCLK1Freq>
 800365c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	4a81      	ldr	r2, [pc, #516]	@ (8003868 <HAL_I2C_Init+0x274>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d807      	bhi.n	8003678 <HAL_I2C_Init+0x84>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	4a80      	ldr	r2, [pc, #512]	@ (800386c <HAL_I2C_Init+0x278>)
 800366c:	4293      	cmp	r3, r2
 800366e:	bf94      	ite	ls
 8003670:	2301      	movls	r3, #1
 8003672:	2300      	movhi	r3, #0
 8003674:	b2db      	uxtb	r3, r3
 8003676:	e006      	b.n	8003686 <HAL_I2C_Init+0x92>
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	4a7d      	ldr	r2, [pc, #500]	@ (8003870 <HAL_I2C_Init+0x27c>)
 800367c:	4293      	cmp	r3, r2
 800367e:	bf94      	ite	ls
 8003680:	2301      	movls	r3, #1
 8003682:	2300      	movhi	r3, #0
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e0e7      	b.n	800385e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	4a78      	ldr	r2, [pc, #480]	@ (8003874 <HAL_I2C_Init+0x280>)
 8003692:	fba2 2303 	umull	r2, r3, r2, r3
 8003696:	0c9b      	lsrs	r3, r3, #18
 8003698:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	6a1b      	ldr	r3, [r3, #32]
 80036b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	4a6a      	ldr	r2, [pc, #424]	@ (8003868 <HAL_I2C_Init+0x274>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d802      	bhi.n	80036c8 <HAL_I2C_Init+0xd4>
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	3301      	adds	r3, #1
 80036c6:	e009      	b.n	80036dc <HAL_I2C_Init+0xe8>
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80036ce:	fb02 f303 	mul.w	r3, r2, r3
 80036d2:	4a69      	ldr	r2, [pc, #420]	@ (8003878 <HAL_I2C_Init+0x284>)
 80036d4:	fba2 2303 	umull	r2, r3, r2, r3
 80036d8:	099b      	lsrs	r3, r3, #6
 80036da:	3301      	adds	r3, #1
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	6812      	ldr	r2, [r2, #0]
 80036e0:	430b      	orrs	r3, r1
 80036e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	69db      	ldr	r3, [r3, #28]
 80036ea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80036ee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	495c      	ldr	r1, [pc, #368]	@ (8003868 <HAL_I2C_Init+0x274>)
 80036f8:	428b      	cmp	r3, r1
 80036fa:	d819      	bhi.n	8003730 <HAL_I2C_Init+0x13c>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	1e59      	subs	r1, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	fbb1 f3f3 	udiv	r3, r1, r3
 800370a:	1c59      	adds	r1, r3, #1
 800370c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003710:	400b      	ands	r3, r1
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00a      	beq.n	800372c <HAL_I2C_Init+0x138>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	1e59      	subs	r1, r3, #1
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	005b      	lsls	r3, r3, #1
 8003720:	fbb1 f3f3 	udiv	r3, r1, r3
 8003724:	3301      	adds	r3, #1
 8003726:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800372a:	e051      	b.n	80037d0 <HAL_I2C_Init+0x1dc>
 800372c:	2304      	movs	r3, #4
 800372e:	e04f      	b.n	80037d0 <HAL_I2C_Init+0x1dc>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d111      	bne.n	800375c <HAL_I2C_Init+0x168>
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	1e58      	subs	r0, r3, #1
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6859      	ldr	r1, [r3, #4]
 8003740:	460b      	mov	r3, r1
 8003742:	005b      	lsls	r3, r3, #1
 8003744:	440b      	add	r3, r1
 8003746:	fbb0 f3f3 	udiv	r3, r0, r3
 800374a:	3301      	adds	r3, #1
 800374c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003750:	2b00      	cmp	r3, #0
 8003752:	bf0c      	ite	eq
 8003754:	2301      	moveq	r3, #1
 8003756:	2300      	movne	r3, #0
 8003758:	b2db      	uxtb	r3, r3
 800375a:	e012      	b.n	8003782 <HAL_I2C_Init+0x18e>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	1e58      	subs	r0, r3, #1
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6859      	ldr	r1, [r3, #4]
 8003764:	460b      	mov	r3, r1
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	440b      	add	r3, r1
 800376a:	0099      	lsls	r1, r3, #2
 800376c:	440b      	add	r3, r1
 800376e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003772:	3301      	adds	r3, #1
 8003774:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003778:	2b00      	cmp	r3, #0
 800377a:	bf0c      	ite	eq
 800377c:	2301      	moveq	r3, #1
 800377e:	2300      	movne	r3, #0
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d001      	beq.n	800378a <HAL_I2C_Init+0x196>
 8003786:	2301      	movs	r3, #1
 8003788:	e022      	b.n	80037d0 <HAL_I2C_Init+0x1dc>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10e      	bne.n	80037b0 <HAL_I2C_Init+0x1bc>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	1e58      	subs	r0, r3, #1
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6859      	ldr	r1, [r3, #4]
 800379a:	460b      	mov	r3, r1
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	440b      	add	r3, r1
 80037a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80037a4:	3301      	adds	r3, #1
 80037a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037ae:	e00f      	b.n	80037d0 <HAL_I2C_Init+0x1dc>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	1e58      	subs	r0, r3, #1
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6859      	ldr	r1, [r3, #4]
 80037b8:	460b      	mov	r3, r1
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	440b      	add	r3, r1
 80037be:	0099      	lsls	r1, r3, #2
 80037c0:	440b      	add	r3, r1
 80037c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80037c6:	3301      	adds	r3, #1
 80037c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80037d0:	6879      	ldr	r1, [r7, #4]
 80037d2:	6809      	ldr	r1, [r1, #0]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	69da      	ldr	r2, [r3, #28]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	6911      	ldr	r1, [r2, #16]
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	68d2      	ldr	r2, [r2, #12]
 800380a:	4311      	orrs	r1, r2
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	6812      	ldr	r2, [r2, #0]
 8003810:	430b      	orrs	r3, r1
 8003812:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	695a      	ldr	r2, [r3, #20]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	699b      	ldr	r3, [r3, #24]
 8003826:	431a      	orrs	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	430a      	orrs	r2, r1
 800382e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f042 0201 	orr.w	r2, r2, #1
 800383e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2220      	movs	r2, #32
 800384a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	000186a0 	.word	0x000186a0
 800386c:	001e847f 	.word	0x001e847f
 8003870:	003d08ff 	.word	0x003d08ff
 8003874:	431bde83 	.word	0x431bde83
 8003878:	10624dd3 	.word	0x10624dd3

0800387c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b088      	sub	sp, #32
 8003880:	af02      	add	r7, sp, #8
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	607a      	str	r2, [r7, #4]
 8003886:	461a      	mov	r2, r3
 8003888:	460b      	mov	r3, r1
 800388a:	817b      	strh	r3, [r7, #10]
 800388c:	4613      	mov	r3, r2
 800388e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003890:	f7fe ff68 	bl	8002764 <HAL_GetTick>
 8003894:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b20      	cmp	r3, #32
 80038a0:	f040 80e0 	bne.w	8003a64 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	9300      	str	r3, [sp, #0]
 80038a8:	2319      	movs	r3, #25
 80038aa:	2201      	movs	r2, #1
 80038ac:	4970      	ldr	r1, [pc, #448]	@ (8003a70 <HAL_I2C_Master_Transmit+0x1f4>)
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 fffa 	bl	80048a8 <I2C_WaitOnFlagUntilTimeout>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80038ba:	2302      	movs	r3, #2
 80038bc:	e0d3      	b.n	8003a66 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d101      	bne.n	80038cc <HAL_I2C_Master_Transmit+0x50>
 80038c8:	2302      	movs	r3, #2
 80038ca:	e0cc      	b.n	8003a66 <HAL_I2C_Master_Transmit+0x1ea>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d007      	beq.n	80038f2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f042 0201 	orr.w	r2, r2, #1
 80038f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003900:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2221      	movs	r2, #33	@ 0x21
 8003906:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2210      	movs	r2, #16
 800390e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	893a      	ldrh	r2, [r7, #8]
 8003922:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003928:	b29a      	uxth	r2, r3
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	4a50      	ldr	r2, [pc, #320]	@ (8003a74 <HAL_I2C_Master_Transmit+0x1f8>)
 8003932:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003934:	8979      	ldrh	r1, [r7, #10]
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	6a3a      	ldr	r2, [r7, #32]
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f000 fd7c 	bl	8004438 <I2C_MasterRequestWrite>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e08d      	b.n	8003a66 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800394a:	2300      	movs	r3, #0
 800394c:	613b      	str	r3, [r7, #16]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	695b      	ldr	r3, [r3, #20]
 8003954:	613b      	str	r3, [r7, #16]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	699b      	ldr	r3, [r3, #24]
 800395c:	613b      	str	r3, [r7, #16]
 800395e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003960:	e066      	b.n	8003a30 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	6a39      	ldr	r1, [r7, #32]
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f001 f8b8 	bl	8004adc <I2C_WaitOnTXEFlagUntilTimeout>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00d      	beq.n	800398e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003976:	2b04      	cmp	r3, #4
 8003978:	d107      	bne.n	800398a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003988:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e06b      	b.n	8003a66 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003992:	781a      	ldrb	r2, [r3, #0]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399e:	1c5a      	adds	r2, r3, #1
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	3b01      	subs	r3, #1
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	695b      	ldr	r3, [r3, #20]
 80039c4:	f003 0304 	and.w	r3, r3, #4
 80039c8:	2b04      	cmp	r3, #4
 80039ca:	d11b      	bne.n	8003a04 <HAL_I2C_Master_Transmit+0x188>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d017      	beq.n	8003a04 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d8:	781a      	ldrb	r2, [r3, #0]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	3b01      	subs	r3, #1
 80039f2:	b29a      	uxth	r2, r3
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039fc:	3b01      	subs	r3, #1
 80039fe:	b29a      	uxth	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a04:	697a      	ldr	r2, [r7, #20]
 8003a06:	6a39      	ldr	r1, [r7, #32]
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f001 f8af 	bl	8004b6c <I2C_WaitOnBTFFlagUntilTimeout>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d00d      	beq.n	8003a30 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a18:	2b04      	cmp	r3, #4
 8003a1a:	d107      	bne.n	8003a2c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a2a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e01a      	b.n	8003a66 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d194      	bne.n	8003962 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a60:	2300      	movs	r3, #0
 8003a62:	e000      	b.n	8003a66 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a64:	2302      	movs	r3, #2
  }
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3718      	adds	r7, #24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	00100002 	.word	0x00100002
 8003a74:	ffff0000 	.word	0xffff0000

08003a78 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b08c      	sub	sp, #48	@ 0x30
 8003a7c:	af02      	add	r7, sp, #8
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	607a      	str	r2, [r7, #4]
 8003a82:	461a      	mov	r2, r3
 8003a84:	460b      	mov	r3, r1
 8003a86:	817b      	strh	r3, [r7, #10]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a90:	f7fe fe68 	bl	8002764 <HAL_GetTick>
 8003a94:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	2b20      	cmp	r3, #32
 8003aa0:	f040 824b 	bne.w	8003f3a <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa6:	9300      	str	r3, [sp, #0]
 8003aa8:	2319      	movs	r3, #25
 8003aaa:	2201      	movs	r2, #1
 8003aac:	497f      	ldr	r1, [pc, #508]	@ (8003cac <HAL_I2C_Master_Receive+0x234>)
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f000 fefa 	bl	80048a8 <I2C_WaitOnFlagUntilTimeout>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d001      	beq.n	8003abe <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003aba:	2302      	movs	r3, #2
 8003abc:	e23e      	b.n	8003f3c <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d101      	bne.n	8003acc <HAL_I2C_Master_Receive+0x54>
 8003ac8:	2302      	movs	r3, #2
 8003aca:	e237      	b.n	8003f3c <HAL_I2C_Master_Receive+0x4c4>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0301 	and.w	r3, r3, #1
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d007      	beq.n	8003af2 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f042 0201 	orr.w	r2, r2, #1
 8003af0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b00:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2222      	movs	r2, #34	@ 0x22
 8003b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2210      	movs	r2, #16
 8003b0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2200      	movs	r2, #0
 8003b16:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	893a      	ldrh	r2, [r7, #8]
 8003b22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	4a5f      	ldr	r2, [pc, #380]	@ (8003cb0 <HAL_I2C_Master_Receive+0x238>)
 8003b32:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003b34:	8979      	ldrh	r1, [r7, #10]
 8003b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f000 fcfe 	bl	800453c <I2C_MasterRequestRead>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e1f8      	b.n	8003f3c <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d113      	bne.n	8003b7a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b52:	2300      	movs	r3, #0
 8003b54:	61fb      	str	r3, [r7, #28]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	61fb      	str	r3, [r7, #28]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	61fb      	str	r3, [r7, #28]
 8003b66:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	e1cc      	b.n	8003f14 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d11e      	bne.n	8003bc0 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b90:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b92:	b672      	cpsid	i
}
 8003b94:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b96:	2300      	movs	r3, #0
 8003b98:	61bb      	str	r3, [r7, #24]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	61bb      	str	r3, [r7, #24]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	699b      	ldr	r3, [r3, #24]
 8003ba8:	61bb      	str	r3, [r7, #24]
 8003baa:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bba:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003bbc:	b662      	cpsie	i
}
 8003bbe:	e035      	b.n	8003c2c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d11e      	bne.n	8003c06 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bd6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003bd8:	b672      	cpsid	i
}
 8003bda:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bdc:	2300      	movs	r3, #0
 8003bde:	617b      	str	r3, [r7, #20]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	617b      	str	r3, [r7, #20]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	617b      	str	r3, [r7, #20]
 8003bf0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c00:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003c02:	b662      	cpsie	i
}
 8003c04:	e012      	b.n	8003c2c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c16:	2300      	movs	r3, #0
 8003c18:	613b      	str	r3, [r7, #16]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	613b      	str	r3, [r7, #16]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	613b      	str	r3, [r7, #16]
 8003c2a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003c2c:	e172      	b.n	8003f14 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c32:	2b03      	cmp	r3, #3
 8003c34:	f200 811f 	bhi.w	8003e76 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d123      	bne.n	8003c88 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f000 ffd9 	bl	8004bfc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d001      	beq.n	8003c54 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e173      	b.n	8003f3c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5e:	b2d2      	uxtb	r2, r2
 8003c60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c66:	1c5a      	adds	r2, r3, #1
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c70:	3b01      	subs	r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c86:	e145      	b.n	8003f14 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d152      	bne.n	8003d36 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c92:	9300      	str	r3, [sp, #0]
 8003c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c96:	2200      	movs	r2, #0
 8003c98:	4906      	ldr	r1, [pc, #24]	@ (8003cb4 <HAL_I2C_Master_Receive+0x23c>)
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f000 fe04 	bl	80048a8 <I2C_WaitOnFlagUntilTimeout>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d008      	beq.n	8003cb8 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e148      	b.n	8003f3c <HAL_I2C_Master_Receive+0x4c4>
 8003caa:	bf00      	nop
 8003cac:	00100002 	.word	0x00100002
 8003cb0:	ffff0000 	.word	0xffff0000
 8003cb4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003cb8:	b672      	cpsid	i
}
 8003cba:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	691a      	ldr	r2, [r3, #16]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cde:	1c5a      	adds	r2, r3, #1
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003cfe:	b662      	cpsie	i
}
 8003d00:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	691a      	ldr	r2, [r3, #16]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0c:	b2d2      	uxtb	r2, r2
 8003d0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d14:	1c5a      	adds	r2, r3, #1
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	b29a      	uxth	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d34:	e0ee      	b.n	8003f14 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	4981      	ldr	r1, [pc, #516]	@ (8003f44 <HAL_I2C_Master_Receive+0x4cc>)
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f000 fdb1 	bl	80048a8 <I2C_WaitOnFlagUntilTimeout>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d001      	beq.n	8003d50 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e0f5      	b.n	8003f3c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d5e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d60:	b672      	cpsid	i
}
 8003d62:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	691a      	ldr	r2, [r3, #16]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d76:	1c5a      	adds	r2, r3, #1
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d80:	3b01      	subs	r3, #1
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003d96:	4b6c      	ldr	r3, [pc, #432]	@ (8003f48 <HAL_I2C_Master_Receive+0x4d0>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	08db      	lsrs	r3, r3, #3
 8003d9c:	4a6b      	ldr	r2, [pc, #428]	@ (8003f4c <HAL_I2C_Master_Receive+0x4d4>)
 8003d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003da2:	0a1a      	lsrs	r2, r3, #8
 8003da4:	4613      	mov	r3, r2
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	4413      	add	r3, r2
 8003daa:	00da      	lsls	r2, r3, #3
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003db0:	6a3b      	ldr	r3, [r7, #32]
 8003db2:	3b01      	subs	r3, #1
 8003db4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003db6:	6a3b      	ldr	r3, [r7, #32]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d118      	bne.n	8003dee <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2220      	movs	r2, #32
 8003dc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd6:	f043 0220 	orr.w	r2, r3, #32
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003dde:	b662      	cpsie	i
}
 8003de0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e0a6      	b.n	8003f3c <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	695b      	ldr	r3, [r3, #20]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b04      	cmp	r3, #4
 8003dfa:	d1d9      	bne.n	8003db0 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	691a      	ldr	r2, [r3, #16]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e16:	b2d2      	uxtb	r2, r2
 8003e18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1e:	1c5a      	adds	r2, r3, #1
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	3b01      	subs	r3, #1
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003e3e:	b662      	cpsie	i
}
 8003e40:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	691a      	ldr	r2, [r3, #16]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4c:	b2d2      	uxtb	r2, r2
 8003e4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e54:	1c5a      	adds	r2, r3, #1
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e74:	e04e      	b.n	8003f14 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e78:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f000 febe 	bl	8004bfc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d001      	beq.n	8003e8a <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e058      	b.n	8003f3c <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	691a      	ldr	r2, [r3, #16]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e94:	b2d2      	uxtb	r2, r2
 8003e96:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9c:	1c5a      	adds	r2, r3, #1
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	f003 0304 	and.w	r3, r3, #4
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	d124      	bne.n	8003f14 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ece:	2b03      	cmp	r3, #3
 8003ed0:	d107      	bne.n	8003ee2 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ee0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	691a      	ldr	r2, [r3, #16]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eec:	b2d2      	uxtb	r2, r2
 8003eee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	f47f ae88 	bne.w	8003c2e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2220      	movs	r2, #32
 8003f22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f36:	2300      	movs	r3, #0
 8003f38:	e000      	b.n	8003f3c <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003f3a:	2302      	movs	r3, #2
  }
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3728      	adds	r7, #40	@ 0x28
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	00010004 	.word	0x00010004
 8003f48:	20000000 	.word	0x20000000
 8003f4c:	14f8b589 	.word	0x14f8b589

08003f50 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b08c      	sub	sp, #48	@ 0x30
 8003f54:	af02      	add	r7, sp, #8
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	4608      	mov	r0, r1
 8003f5a:	4611      	mov	r1, r2
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	4603      	mov	r3, r0
 8003f60:	817b      	strh	r3, [r7, #10]
 8003f62:	460b      	mov	r3, r1
 8003f64:	813b      	strh	r3, [r7, #8]
 8003f66:	4613      	mov	r3, r2
 8003f68:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f6e:	f7fe fbf9 	bl	8002764 <HAL_GetTick>
 8003f72:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	2b20      	cmp	r3, #32
 8003f7e:	f040 8250 	bne.w	8004422 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	9300      	str	r3, [sp, #0]
 8003f86:	2319      	movs	r3, #25
 8003f88:	2201      	movs	r2, #1
 8003f8a:	4982      	ldr	r1, [pc, #520]	@ (8004194 <HAL_I2C_Mem_Read+0x244>)
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f000 fc8b 	bl	80048a8 <I2C_WaitOnFlagUntilTimeout>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003f98:	2302      	movs	r3, #2
 8003f9a:	e243      	b.n	8004424 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d101      	bne.n	8003faa <HAL_I2C_Mem_Read+0x5a>
 8003fa6:	2302      	movs	r3, #2
 8003fa8:	e23c      	b.n	8004424 <HAL_I2C_Mem_Read+0x4d4>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d007      	beq.n	8003fd0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f042 0201 	orr.w	r2, r2, #1
 8003fce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003fde:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2222      	movs	r2, #34	@ 0x22
 8003fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2240      	movs	r2, #64	@ 0x40
 8003fec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ffa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004000:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004006:	b29a      	uxth	r2, r3
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	4a62      	ldr	r2, [pc, #392]	@ (8004198 <HAL_I2C_Mem_Read+0x248>)
 8004010:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004012:	88f8      	ldrh	r0, [r7, #6]
 8004014:	893a      	ldrh	r2, [r7, #8]
 8004016:	8979      	ldrh	r1, [r7, #10]
 8004018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401a:	9301      	str	r3, [sp, #4]
 800401c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	4603      	mov	r3, r0
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f000 fb58 	bl	80046d8 <I2C_RequestMemoryRead>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d001      	beq.n	8004032 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e1f8      	b.n	8004424 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004036:	2b00      	cmp	r3, #0
 8004038:	d113      	bne.n	8004062 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800403a:	2300      	movs	r3, #0
 800403c:	61fb      	str	r3, [r7, #28]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	695b      	ldr	r3, [r3, #20]
 8004044:	61fb      	str	r3, [r7, #28]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	699b      	ldr	r3, [r3, #24]
 800404c:	61fb      	str	r3, [r7, #28]
 800404e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800405e:	601a      	str	r2, [r3, #0]
 8004060:	e1cc      	b.n	80043fc <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004066:	2b01      	cmp	r3, #1
 8004068:	d11e      	bne.n	80040a8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004078:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800407a:	b672      	cpsid	i
}
 800407c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800407e:	2300      	movs	r3, #0
 8004080:	61bb      	str	r3, [r7, #24]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	695b      	ldr	r3, [r3, #20]
 8004088:	61bb      	str	r3, [r7, #24]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	699b      	ldr	r3, [r3, #24]
 8004090:	61bb      	str	r3, [r7, #24]
 8004092:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80040a4:	b662      	cpsie	i
}
 80040a6:	e035      	b.n	8004114 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d11e      	bne.n	80040ee <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040be:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80040c0:	b672      	cpsid	i
}
 80040c2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040c4:	2300      	movs	r3, #0
 80040c6:	617b      	str	r3, [r7, #20]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	617b      	str	r3, [r7, #20]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	617b      	str	r3, [r7, #20]
 80040d8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040e8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80040ea:	b662      	cpsie	i
}
 80040ec:	e012      	b.n	8004114 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040fc:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040fe:	2300      	movs	r3, #0
 8004100:	613b      	str	r3, [r7, #16]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	613b      	str	r3, [r7, #16]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	699b      	ldr	r3, [r3, #24]
 8004110:	613b      	str	r3, [r7, #16]
 8004112:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004114:	e172      	b.n	80043fc <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800411a:	2b03      	cmp	r3, #3
 800411c:	f200 811f 	bhi.w	800435e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004124:	2b01      	cmp	r3, #1
 8004126:	d123      	bne.n	8004170 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004128:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800412a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f000 fd65 	bl	8004bfc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d001      	beq.n	800413c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e173      	b.n	8004424 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	691a      	ldr	r2, [r3, #16]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004146:	b2d2      	uxtb	r2, r2
 8004148:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800414e:	1c5a      	adds	r2, r3, #1
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004158:	3b01      	subs	r3, #1
 800415a:	b29a      	uxth	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004164:	b29b      	uxth	r3, r3
 8004166:	3b01      	subs	r3, #1
 8004168:	b29a      	uxth	r2, r3
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800416e:	e145      	b.n	80043fc <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004174:	2b02      	cmp	r3, #2
 8004176:	d152      	bne.n	800421e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417a:	9300      	str	r3, [sp, #0]
 800417c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800417e:	2200      	movs	r2, #0
 8004180:	4906      	ldr	r1, [pc, #24]	@ (800419c <HAL_I2C_Mem_Read+0x24c>)
 8004182:	68f8      	ldr	r0, [r7, #12]
 8004184:	f000 fb90 	bl	80048a8 <I2C_WaitOnFlagUntilTimeout>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d008      	beq.n	80041a0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e148      	b.n	8004424 <HAL_I2C_Mem_Read+0x4d4>
 8004192:	bf00      	nop
 8004194:	00100002 	.word	0x00100002
 8004198:	ffff0000 	.word	0xffff0000
 800419c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80041a0:	b672      	cpsid	i
}
 80041a2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	691a      	ldr	r2, [r3, #16]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041be:	b2d2      	uxtb	r2, r2
 80041c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c6:	1c5a      	adds	r2, r3, #1
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041d0:	3b01      	subs	r3, #1
 80041d2:	b29a      	uxth	r2, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041dc:	b29b      	uxth	r3, r3
 80041de:	3b01      	subs	r3, #1
 80041e0:	b29a      	uxth	r2, r3
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80041e6:	b662      	cpsie	i
}
 80041e8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	691a      	ldr	r2, [r3, #16]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f4:	b2d2      	uxtb	r2, r2
 80041f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fc:	1c5a      	adds	r2, r3, #1
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004206:	3b01      	subs	r3, #1
 8004208:	b29a      	uxth	r2, r3
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004212:	b29b      	uxth	r3, r3
 8004214:	3b01      	subs	r3, #1
 8004216:	b29a      	uxth	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800421c:	e0ee      	b.n	80043fc <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800421e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004224:	2200      	movs	r2, #0
 8004226:	4981      	ldr	r1, [pc, #516]	@ (800442c <HAL_I2C_Mem_Read+0x4dc>)
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f000 fb3d 	bl	80048a8 <I2C_WaitOnFlagUntilTimeout>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e0f5      	b.n	8004424 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004246:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004248:	b672      	cpsid	i
}
 800424a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	691a      	ldr	r2, [r3, #16]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004256:	b2d2      	uxtb	r2, r2
 8004258:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425e:	1c5a      	adds	r2, r3, #1
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004268:	3b01      	subs	r3, #1
 800426a:	b29a      	uxth	r2, r3
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004274:	b29b      	uxth	r3, r3
 8004276:	3b01      	subs	r3, #1
 8004278:	b29a      	uxth	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800427e:	4b6c      	ldr	r3, [pc, #432]	@ (8004430 <HAL_I2C_Mem_Read+0x4e0>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	08db      	lsrs	r3, r3, #3
 8004284:	4a6b      	ldr	r2, [pc, #428]	@ (8004434 <HAL_I2C_Mem_Read+0x4e4>)
 8004286:	fba2 2303 	umull	r2, r3, r2, r3
 800428a:	0a1a      	lsrs	r2, r3, #8
 800428c:	4613      	mov	r3, r2
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	4413      	add	r3, r2
 8004292:	00da      	lsls	r2, r3, #3
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004298:	6a3b      	ldr	r3, [r7, #32]
 800429a:	3b01      	subs	r3, #1
 800429c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800429e:	6a3b      	ldr	r3, [r7, #32]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d118      	bne.n	80042d6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2220      	movs	r2, #32
 80042ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042be:	f043 0220 	orr.w	r2, r3, #32
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80042c6:	b662      	cpsie	i
}
 80042c8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e0a6      	b.n	8004424 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	695b      	ldr	r3, [r3, #20]
 80042dc:	f003 0304 	and.w	r3, r3, #4
 80042e0:	2b04      	cmp	r3, #4
 80042e2:	d1d9      	bne.n	8004298 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	691a      	ldr	r2, [r3, #16]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004306:	1c5a      	adds	r2, r3, #1
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004310:	3b01      	subs	r3, #1
 8004312:	b29a      	uxth	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b01      	subs	r3, #1
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004326:	b662      	cpsie	i
}
 8004328:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	691a      	ldr	r2, [r3, #16]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004334:	b2d2      	uxtb	r2, r2
 8004336:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433c:	1c5a      	adds	r2, r3, #1
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004346:	3b01      	subs	r3, #1
 8004348:	b29a      	uxth	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004352:	b29b      	uxth	r3, r3
 8004354:	3b01      	subs	r3, #1
 8004356:	b29a      	uxth	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800435c:	e04e      	b.n	80043fc <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800435e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004360:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004362:	68f8      	ldr	r0, [r7, #12]
 8004364:	f000 fc4a 	bl	8004bfc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d001      	beq.n	8004372 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e058      	b.n	8004424 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	691a      	ldr	r2, [r3, #16]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437c:	b2d2      	uxtb	r2, r2
 800437e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004384:	1c5a      	adds	r2, r3, #1
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800438e:	3b01      	subs	r3, #1
 8004390:	b29a      	uxth	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800439a:	b29b      	uxth	r3, r3
 800439c:	3b01      	subs	r3, #1
 800439e:	b29a      	uxth	r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	f003 0304 	and.w	r3, r3, #4
 80043ae:	2b04      	cmp	r3, #4
 80043b0:	d124      	bne.n	80043fc <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043b6:	2b03      	cmp	r3, #3
 80043b8:	d107      	bne.n	80043ca <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043c8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	691a      	ldr	r2, [r3, #16]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d4:	b2d2      	uxtb	r2, r2
 80043d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043dc:	1c5a      	adds	r2, r3, #1
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043e6:	3b01      	subs	r3, #1
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004400:	2b00      	cmp	r3, #0
 8004402:	f47f ae88 	bne.w	8004116 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2220      	movs	r2, #32
 800440a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800441e:	2300      	movs	r3, #0
 8004420:	e000      	b.n	8004424 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8004422:	2302      	movs	r3, #2
  }
}
 8004424:	4618      	mov	r0, r3
 8004426:	3728      	adds	r7, #40	@ 0x28
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	00010004 	.word	0x00010004
 8004430:	20000000 	.word	0x20000000
 8004434:	14f8b589 	.word	0x14f8b589

08004438 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b088      	sub	sp, #32
 800443c:	af02      	add	r7, sp, #8
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	607a      	str	r2, [r7, #4]
 8004442:	603b      	str	r3, [r7, #0]
 8004444:	460b      	mov	r3, r1
 8004446:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	2b08      	cmp	r3, #8
 8004452:	d006      	beq.n	8004462 <I2C_MasterRequestWrite+0x2a>
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d003      	beq.n	8004462 <I2C_MasterRequestWrite+0x2a>
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004460:	d108      	bne.n	8004474 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004470:	601a      	str	r2, [r3, #0]
 8004472:	e00b      	b.n	800448c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004478:	2b12      	cmp	r3, #18
 800447a:	d107      	bne.n	800448c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800448a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	9300      	str	r3, [sp, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f000 fa05 	bl	80048a8 <I2C_WaitOnFlagUntilTimeout>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00d      	beq.n	80044c0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044b2:	d103      	bne.n	80044bc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e035      	b.n	800452c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044c8:	d108      	bne.n	80044dc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044ca:	897b      	ldrh	r3, [r7, #10]
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	461a      	mov	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80044d8:	611a      	str	r2, [r3, #16]
 80044da:	e01b      	b.n	8004514 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80044dc:	897b      	ldrh	r3, [r7, #10]
 80044de:	11db      	asrs	r3, r3, #7
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	f003 0306 	and.w	r3, r3, #6
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	f063 030f 	orn	r3, r3, #15
 80044ec:	b2da      	uxtb	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	490e      	ldr	r1, [pc, #56]	@ (8004534 <I2C_MasterRequestWrite+0xfc>)
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f000 fa4e 	bl	800499c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d001      	beq.n	800450a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e010      	b.n	800452c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800450a:	897b      	ldrh	r3, [r7, #10]
 800450c:	b2da      	uxtb	r2, r3
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	4907      	ldr	r1, [pc, #28]	@ (8004538 <I2C_MasterRequestWrite+0x100>)
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f000 fa3e 	bl	800499c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e000      	b.n	800452c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800452a:	2300      	movs	r3, #0
}
 800452c:	4618      	mov	r0, r3
 800452e:	3718      	adds	r7, #24
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	00010008 	.word	0x00010008
 8004538:	00010002 	.word	0x00010002

0800453c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b088      	sub	sp, #32
 8004540:	af02      	add	r7, sp, #8
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	607a      	str	r2, [r7, #4]
 8004546:	603b      	str	r3, [r7, #0]
 8004548:	460b      	mov	r3, r1
 800454a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004550:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004560:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	2b08      	cmp	r3, #8
 8004566:	d006      	beq.n	8004576 <I2C_MasterRequestRead+0x3a>
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d003      	beq.n	8004576 <I2C_MasterRequestRead+0x3a>
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004574:	d108      	bne.n	8004588 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004584:	601a      	str	r2, [r3, #0]
 8004586:	e00b      	b.n	80045a0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800458c:	2b11      	cmp	r3, #17
 800458e:	d107      	bne.n	80045a0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800459e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	9300      	str	r3, [sp, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80045ac:	68f8      	ldr	r0, [r7, #12]
 80045ae:	f000 f97b 	bl	80048a8 <I2C_WaitOnFlagUntilTimeout>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00d      	beq.n	80045d4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045c6:	d103      	bne.n	80045d0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e079      	b.n	80046c8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045dc:	d108      	bne.n	80045f0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80045de:	897b      	ldrh	r3, [r7, #10]
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	f043 0301 	orr.w	r3, r3, #1
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	611a      	str	r2, [r3, #16]
 80045ee:	e05f      	b.n	80046b0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80045f0:	897b      	ldrh	r3, [r7, #10]
 80045f2:	11db      	asrs	r3, r3, #7
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	f003 0306 	and.w	r3, r3, #6
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	f063 030f 	orn	r3, r3, #15
 8004600:	b2da      	uxtb	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	4930      	ldr	r1, [pc, #192]	@ (80046d0 <I2C_MasterRequestRead+0x194>)
 800460e:	68f8      	ldr	r0, [r7, #12]
 8004610:	f000 f9c4 	bl	800499c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004614:	4603      	mov	r3, r0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d001      	beq.n	800461e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e054      	b.n	80046c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800461e:	897b      	ldrh	r3, [r7, #10]
 8004620:	b2da      	uxtb	r2, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	4929      	ldr	r1, [pc, #164]	@ (80046d4 <I2C_MasterRequestRead+0x198>)
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 f9b4 	bl	800499c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d001      	beq.n	800463e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e044      	b.n	80046c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800463e:	2300      	movs	r3, #0
 8004640:	613b      	str	r3, [r7, #16]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	695b      	ldr	r3, [r3, #20]
 8004648:	613b      	str	r3, [r7, #16]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	613b      	str	r3, [r7, #16]
 8004652:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004662:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	9300      	str	r3, [sp, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004670:	68f8      	ldr	r0, [r7, #12]
 8004672:	f000 f919 	bl	80048a8 <I2C_WaitOnFlagUntilTimeout>
 8004676:	4603      	mov	r3, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	d00d      	beq.n	8004698 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004686:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800468a:	d103      	bne.n	8004694 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004692:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e017      	b.n	80046c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004698:	897b      	ldrh	r3, [r7, #10]
 800469a:	11db      	asrs	r3, r3, #7
 800469c:	b2db      	uxtb	r3, r3
 800469e:	f003 0306 	and.w	r3, r3, #6
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	f063 030e 	orn	r3, r3, #14
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	4907      	ldr	r1, [pc, #28]	@ (80046d4 <I2C_MasterRequestRead+0x198>)
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f000 f970 	bl	800499c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d001      	beq.n	80046c6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e000      	b.n	80046c8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80046c6:	2300      	movs	r3, #0
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3718      	adds	r7, #24
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	00010008 	.word	0x00010008
 80046d4:	00010002 	.word	0x00010002

080046d8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b088      	sub	sp, #32
 80046dc:	af02      	add	r7, sp, #8
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	4608      	mov	r0, r1
 80046e2:	4611      	mov	r1, r2
 80046e4:	461a      	mov	r2, r3
 80046e6:	4603      	mov	r3, r0
 80046e8:	817b      	strh	r3, [r7, #10]
 80046ea:	460b      	mov	r3, r1
 80046ec:	813b      	strh	r3, [r7, #8]
 80046ee:	4613      	mov	r3, r2
 80046f0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004700:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004710:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004714:	9300      	str	r3, [sp, #0]
 8004716:	6a3b      	ldr	r3, [r7, #32]
 8004718:	2200      	movs	r2, #0
 800471a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f000 f8c2 	bl	80048a8 <I2C_WaitOnFlagUntilTimeout>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00d      	beq.n	8004746 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004734:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004738:	d103      	bne.n	8004742 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004740:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e0aa      	b.n	800489c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004746:	897b      	ldrh	r3, [r7, #10]
 8004748:	b2db      	uxtb	r3, r3
 800474a:	461a      	mov	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004754:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004758:	6a3a      	ldr	r2, [r7, #32]
 800475a:	4952      	ldr	r1, [pc, #328]	@ (80048a4 <I2C_RequestMemoryRead+0x1cc>)
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f000 f91d 	bl	800499c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004762:	4603      	mov	r3, r0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d001      	beq.n	800476c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e097      	b.n	800489c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800476c:	2300      	movs	r3, #0
 800476e:	617b      	str	r3, [r7, #20]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	617b      	str	r3, [r7, #20]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	617b      	str	r3, [r7, #20]
 8004780:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004784:	6a39      	ldr	r1, [r7, #32]
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f000 f9a8 	bl	8004adc <I2C_WaitOnTXEFlagUntilTimeout>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00d      	beq.n	80047ae <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004796:	2b04      	cmp	r3, #4
 8004798:	d107      	bne.n	80047aa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e076      	b.n	800489c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80047ae:	88fb      	ldrh	r3, [r7, #6]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d105      	bne.n	80047c0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047b4:	893b      	ldrh	r3, [r7, #8]
 80047b6:	b2da      	uxtb	r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	611a      	str	r2, [r3, #16]
 80047be:	e021      	b.n	8004804 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80047c0:	893b      	ldrh	r3, [r7, #8]
 80047c2:	0a1b      	lsrs	r3, r3, #8
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	b2da      	uxtb	r2, r3
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047d0:	6a39      	ldr	r1, [r7, #32]
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f000 f982 	bl	8004adc <I2C_WaitOnTXEFlagUntilTimeout>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00d      	beq.n	80047fa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e2:	2b04      	cmp	r3, #4
 80047e4:	d107      	bne.n	80047f6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e050      	b.n	800489c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047fa:	893b      	ldrh	r3, [r7, #8]
 80047fc:	b2da      	uxtb	r2, r3
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004806:	6a39      	ldr	r1, [r7, #32]
 8004808:	68f8      	ldr	r0, [r7, #12]
 800480a:	f000 f967 	bl	8004adc <I2C_WaitOnTXEFlagUntilTimeout>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d00d      	beq.n	8004830 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004818:	2b04      	cmp	r3, #4
 800481a:	d107      	bne.n	800482c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800482a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e035      	b.n	800489c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800483e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004842:	9300      	str	r3, [sp, #0]
 8004844:	6a3b      	ldr	r3, [r7, #32]
 8004846:	2200      	movs	r2, #0
 8004848:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800484c:	68f8      	ldr	r0, [r7, #12]
 800484e:	f000 f82b 	bl	80048a8 <I2C_WaitOnFlagUntilTimeout>
 8004852:	4603      	mov	r3, r0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00d      	beq.n	8004874 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004862:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004866:	d103      	bne.n	8004870 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800486e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e013      	b.n	800489c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004874:	897b      	ldrh	r3, [r7, #10]
 8004876:	b2db      	uxtb	r3, r3
 8004878:	f043 0301 	orr.w	r3, r3, #1
 800487c:	b2da      	uxtb	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004886:	6a3a      	ldr	r2, [r7, #32]
 8004888:	4906      	ldr	r1, [pc, #24]	@ (80048a4 <I2C_RequestMemoryRead+0x1cc>)
 800488a:	68f8      	ldr	r0, [r7, #12]
 800488c:	f000 f886 	bl	800499c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d001      	beq.n	800489a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e000      	b.n	800489c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3718      	adds	r7, #24
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	00010002 	.word	0x00010002

080048a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	603b      	str	r3, [r7, #0]
 80048b4:	4613      	mov	r3, r2
 80048b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048b8:	e048      	b.n	800494c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048c0:	d044      	beq.n	800494c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048c2:	f7fd ff4f 	bl	8002764 <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d302      	bcc.n	80048d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d139      	bne.n	800494c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	0c1b      	lsrs	r3, r3, #16
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d10d      	bne.n	80048fe <I2C_WaitOnFlagUntilTimeout+0x56>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	43da      	mvns	r2, r3
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	4013      	ands	r3, r2
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	bf0c      	ite	eq
 80048f4:	2301      	moveq	r3, #1
 80048f6:	2300      	movne	r3, #0
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	461a      	mov	r2, r3
 80048fc:	e00c      	b.n	8004918 <I2C_WaitOnFlagUntilTimeout+0x70>
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	43da      	mvns	r2, r3
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	4013      	ands	r3, r2
 800490a:	b29b      	uxth	r3, r3
 800490c:	2b00      	cmp	r3, #0
 800490e:	bf0c      	ite	eq
 8004910:	2301      	moveq	r3, #1
 8004912:	2300      	movne	r3, #0
 8004914:	b2db      	uxtb	r3, r3
 8004916:	461a      	mov	r2, r3
 8004918:	79fb      	ldrb	r3, [r7, #7]
 800491a:	429a      	cmp	r2, r3
 800491c:	d116      	bne.n	800494c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2220      	movs	r2, #32
 8004928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2200      	movs	r2, #0
 8004930:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004938:	f043 0220 	orr.w	r2, r3, #32
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e023      	b.n	8004994 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	0c1b      	lsrs	r3, r3, #16
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b01      	cmp	r3, #1
 8004954:	d10d      	bne.n	8004972 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	695b      	ldr	r3, [r3, #20]
 800495c:	43da      	mvns	r2, r3
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	4013      	ands	r3, r2
 8004962:	b29b      	uxth	r3, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	bf0c      	ite	eq
 8004968:	2301      	moveq	r3, #1
 800496a:	2300      	movne	r3, #0
 800496c:	b2db      	uxtb	r3, r3
 800496e:	461a      	mov	r2, r3
 8004970:	e00c      	b.n	800498c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	43da      	mvns	r2, r3
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	4013      	ands	r3, r2
 800497e:	b29b      	uxth	r3, r3
 8004980:	2b00      	cmp	r3, #0
 8004982:	bf0c      	ite	eq
 8004984:	2301      	moveq	r3, #1
 8004986:	2300      	movne	r3, #0
 8004988:	b2db      	uxtb	r3, r3
 800498a:	461a      	mov	r2, r3
 800498c:	79fb      	ldrb	r3, [r7, #7]
 800498e:	429a      	cmp	r2, r3
 8004990:	d093      	beq.n	80048ba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004992:	2300      	movs	r3, #0
}
 8004994:	4618      	mov	r0, r3
 8004996:	3710      	adds	r7, #16
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	607a      	str	r2, [r7, #4]
 80049a8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80049aa:	e071      	b.n	8004a90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049ba:	d123      	bne.n	8004a04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049ca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2220      	movs	r2, #32
 80049e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f0:	f043 0204 	orr.w	r2, r3, #4
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e067      	b.n	8004ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a0a:	d041      	beq.n	8004a90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a0c:	f7fd feaa 	bl	8002764 <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d302      	bcc.n	8004a22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d136      	bne.n	8004a90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	0c1b      	lsrs	r3, r3, #16
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d10c      	bne.n	8004a46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	43da      	mvns	r2, r3
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	4013      	ands	r3, r2
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	bf14      	ite	ne
 8004a3e:	2301      	movne	r3, #1
 8004a40:	2300      	moveq	r3, #0
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	e00b      	b.n	8004a5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	43da      	mvns	r2, r3
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	4013      	ands	r3, r2
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	bf14      	ite	ne
 8004a58:	2301      	movne	r3, #1
 8004a5a:	2300      	moveq	r3, #0
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d016      	beq.n	8004a90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2220      	movs	r2, #32
 8004a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7c:	f043 0220 	orr.w	r2, r3, #32
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e021      	b.n	8004ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	0c1b      	lsrs	r3, r3, #16
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d10c      	bne.n	8004ab4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	695b      	ldr	r3, [r3, #20]
 8004aa0:	43da      	mvns	r2, r3
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	bf14      	ite	ne
 8004aac:	2301      	movne	r3, #1
 8004aae:	2300      	moveq	r3, #0
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	e00b      	b.n	8004acc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	43da      	mvns	r2, r3
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	4013      	ands	r3, r2
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	bf14      	ite	ne
 8004ac6:	2301      	movne	r3, #1
 8004ac8:	2300      	moveq	r3, #0
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f47f af6d 	bne.w	80049ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004ad2:	2300      	movs	r3, #0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3710      	adds	r7, #16
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}

08004adc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	60b9      	str	r1, [r7, #8]
 8004ae6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ae8:	e034      	b.n	8004b54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004aea:	68f8      	ldr	r0, [r7, #12]
 8004aec:	f000 f8e3 	bl	8004cb6 <I2C_IsAcknowledgeFailed>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d001      	beq.n	8004afa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e034      	b.n	8004b64 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b00:	d028      	beq.n	8004b54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b02:	f7fd fe2f 	bl	8002764 <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	68ba      	ldr	r2, [r7, #8]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d302      	bcc.n	8004b18 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d11d      	bne.n	8004b54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b22:	2b80      	cmp	r3, #128	@ 0x80
 8004b24:	d016      	beq.n	8004b54 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2220      	movs	r2, #32
 8004b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b40:	f043 0220 	orr.w	r2, r3, #32
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e007      	b.n	8004b64 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b5e:	2b80      	cmp	r3, #128	@ 0x80
 8004b60:	d1c3      	bne.n	8004aea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b62:	2300      	movs	r3, #0
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3710      	adds	r7, #16
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b084      	sub	sp, #16
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b78:	e034      	b.n	8004be4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b7a:	68f8      	ldr	r0, [r7, #12]
 8004b7c:	f000 f89b 	bl	8004cb6 <I2C_IsAcknowledgeFailed>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e034      	b.n	8004bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b90:	d028      	beq.n	8004be4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b92:	f7fd fde7 	bl	8002764 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	68ba      	ldr	r2, [r7, #8]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d302      	bcc.n	8004ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d11d      	bne.n	8004be4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	695b      	ldr	r3, [r3, #20]
 8004bae:	f003 0304 	and.w	r3, r3, #4
 8004bb2:	2b04      	cmp	r3, #4
 8004bb4:	d016      	beq.n	8004be4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2220      	movs	r2, #32
 8004bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd0:	f043 0220 	orr.w	r2, r3, #32
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e007      	b.n	8004bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	f003 0304 	and.w	r3, r3, #4
 8004bee:	2b04      	cmp	r3, #4
 8004bf0:	d1c3      	bne.n	8004b7a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3710      	adds	r7, #16
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	60b9      	str	r1, [r7, #8]
 8004c06:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c08:	e049      	b.n	8004c9e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	695b      	ldr	r3, [r3, #20]
 8004c10:	f003 0310 	and.w	r3, r3, #16
 8004c14:	2b10      	cmp	r3, #16
 8004c16:	d119      	bne.n	8004c4c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f06f 0210 	mvn.w	r2, #16
 8004c20:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2220      	movs	r2, #32
 8004c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e030      	b.n	8004cae <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c4c:	f7fd fd8a 	bl	8002764 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	68ba      	ldr	r2, [r7, #8]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d302      	bcc.n	8004c62 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d11d      	bne.n	8004c9e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c6c:	2b40      	cmp	r3, #64	@ 0x40
 8004c6e:	d016      	beq.n	8004c9e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2200      	movs	r2, #0
 8004c74:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2220      	movs	r2, #32
 8004c7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8a:	f043 0220 	orr.w	r2, r3, #32
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e007      	b.n	8004cae <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	695b      	ldr	r3, [r3, #20]
 8004ca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ca8:	2b40      	cmp	r3, #64	@ 0x40
 8004caa:	d1ae      	bne.n	8004c0a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	b083      	sub	sp, #12
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ccc:	d11b      	bne.n	8004d06 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004cd6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2220      	movs	r2, #32
 8004ce2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf2:	f043 0204 	orr.w	r2, r3, #4
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e000      	b.n	8004d08 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bc80      	pop	{r7}
 8004d10:	4770      	bx	lr
	...

08004d14 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004d20:	4b09      	ldr	r3, [pc, #36]	@ (8004d48 <HAL_PWR_EnterSLEEPMode+0x34>)
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	4a08      	ldr	r2, [pc, #32]	@ (8004d48 <HAL_PWR_EnterSLEEPMode+0x34>)
 8004d26:	f023 0304 	bic.w	r3, r3, #4
 8004d2a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004d2c:	78fb      	ldrb	r3, [r7, #3]
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d101      	bne.n	8004d36 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004d32:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8004d34:	e002      	b.n	8004d3c <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8004d36:	bf40      	sev
    __WFE();
 8004d38:	bf20      	wfe
    __WFE();
 8004d3a:	bf20      	wfe
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bc80      	pop	{r7}
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	e000ed00 	.word	0xe000ed00

08004d4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b086      	sub	sp, #24
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d101      	bne.n	8004d5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e272      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f000 8087 	beq.w	8004e7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d6c:	4b92      	ldr	r3, [pc, #584]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f003 030c 	and.w	r3, r3, #12
 8004d74:	2b04      	cmp	r3, #4
 8004d76:	d00c      	beq.n	8004d92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d78:	4b8f      	ldr	r3, [pc, #572]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	f003 030c 	and.w	r3, r3, #12
 8004d80:	2b08      	cmp	r3, #8
 8004d82:	d112      	bne.n	8004daa <HAL_RCC_OscConfig+0x5e>
 8004d84:	4b8c      	ldr	r3, [pc, #560]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d90:	d10b      	bne.n	8004daa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d92:	4b89      	ldr	r3, [pc, #548]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d06c      	beq.n	8004e78 <HAL_RCC_OscConfig+0x12c>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d168      	bne.n	8004e78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e24c      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004db2:	d106      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x76>
 8004db4:	4b80      	ldr	r3, [pc, #512]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a7f      	ldr	r2, [pc, #508]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004dba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dbe:	6013      	str	r3, [r2, #0]
 8004dc0:	e02e      	b.n	8004e20 <HAL_RCC_OscConfig+0xd4>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d10c      	bne.n	8004de4 <HAL_RCC_OscConfig+0x98>
 8004dca:	4b7b      	ldr	r3, [pc, #492]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a7a      	ldr	r2, [pc, #488]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004dd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dd4:	6013      	str	r3, [r2, #0]
 8004dd6:	4b78      	ldr	r3, [pc, #480]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a77      	ldr	r2, [pc, #476]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004ddc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004de0:	6013      	str	r3, [r2, #0]
 8004de2:	e01d      	b.n	8004e20 <HAL_RCC_OscConfig+0xd4>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dec:	d10c      	bne.n	8004e08 <HAL_RCC_OscConfig+0xbc>
 8004dee:	4b72      	ldr	r3, [pc, #456]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a71      	ldr	r2, [pc, #452]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004df4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004df8:	6013      	str	r3, [r2, #0]
 8004dfa:	4b6f      	ldr	r3, [pc, #444]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a6e      	ldr	r2, [pc, #440]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e04:	6013      	str	r3, [r2, #0]
 8004e06:	e00b      	b.n	8004e20 <HAL_RCC_OscConfig+0xd4>
 8004e08:	4b6b      	ldr	r3, [pc, #428]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a6a      	ldr	r2, [pc, #424]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e12:	6013      	str	r3, [r2, #0]
 8004e14:	4b68      	ldr	r3, [pc, #416]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a67      	ldr	r2, [pc, #412]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d013      	beq.n	8004e50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e28:	f7fd fc9c 	bl	8002764 <HAL_GetTick>
 8004e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e30:	f7fd fc98 	bl	8002764 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b64      	cmp	r3, #100	@ 0x64
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e200      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e42:	4b5d      	ldr	r3, [pc, #372]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0f0      	beq.n	8004e30 <HAL_RCC_OscConfig+0xe4>
 8004e4e:	e014      	b.n	8004e7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e50:	f7fd fc88 	bl	8002764 <HAL_GetTick>
 8004e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e56:	e008      	b.n	8004e6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e58:	f7fd fc84 	bl	8002764 <HAL_GetTick>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	2b64      	cmp	r3, #100	@ 0x64
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e1ec      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e6a:	4b53      	ldr	r3, [pc, #332]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1f0      	bne.n	8004e58 <HAL_RCC_OscConfig+0x10c>
 8004e76:	e000      	b.n	8004e7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d063      	beq.n	8004f4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e86:	4b4c      	ldr	r3, [pc, #304]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f003 030c 	and.w	r3, r3, #12
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00b      	beq.n	8004eaa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e92:	4b49      	ldr	r3, [pc, #292]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f003 030c 	and.w	r3, r3, #12
 8004e9a:	2b08      	cmp	r3, #8
 8004e9c:	d11c      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x18c>
 8004e9e:	4b46      	ldr	r3, [pc, #280]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d116      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eaa:	4b43      	ldr	r3, [pc, #268]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 0302 	and.w	r3, r3, #2
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d005      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x176>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d001      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e1c0      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ec2:	4b3d      	ldr	r3, [pc, #244]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	00db      	lsls	r3, r3, #3
 8004ed0:	4939      	ldr	r1, [pc, #228]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ed6:	e03a      	b.n	8004f4e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d020      	beq.n	8004f22 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ee0:	4b36      	ldr	r3, [pc, #216]	@ (8004fbc <HAL_RCC_OscConfig+0x270>)
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ee6:	f7fd fc3d 	bl	8002764 <HAL_GetTick>
 8004eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eec:	e008      	b.n	8004f00 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eee:	f7fd fc39 	bl	8002764 <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d901      	bls.n	8004f00 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e1a1      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f00:	4b2d      	ldr	r3, [pc, #180]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0302 	and.w	r3, r3, #2
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d0f0      	beq.n	8004eee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f0c:	4b2a      	ldr	r3, [pc, #168]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	00db      	lsls	r3, r3, #3
 8004f1a:	4927      	ldr	r1, [pc, #156]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	600b      	str	r3, [r1, #0]
 8004f20:	e015      	b.n	8004f4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f22:	4b26      	ldr	r3, [pc, #152]	@ (8004fbc <HAL_RCC_OscConfig+0x270>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f28:	f7fd fc1c 	bl	8002764 <HAL_GetTick>
 8004f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f2e:	e008      	b.n	8004f42 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f30:	f7fd fc18 	bl	8002764 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e180      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f42:	4b1d      	ldr	r3, [pc, #116]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0302 	and.w	r3, r3, #2
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1f0      	bne.n	8004f30 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 0308 	and.w	r3, r3, #8
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d03a      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d019      	beq.n	8004f96 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f62:	4b17      	ldr	r3, [pc, #92]	@ (8004fc0 <HAL_RCC_OscConfig+0x274>)
 8004f64:	2201      	movs	r2, #1
 8004f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f68:	f7fd fbfc 	bl	8002764 <HAL_GetTick>
 8004f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f6e:	e008      	b.n	8004f82 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f70:	f7fd fbf8 	bl	8002764 <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d901      	bls.n	8004f82 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	e160      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f82:	4b0d      	ldr	r3, [pc, #52]	@ (8004fb8 <HAL_RCC_OscConfig+0x26c>)
 8004f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f86:	f003 0302 	and.w	r3, r3, #2
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d0f0      	beq.n	8004f70 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004f8e:	2001      	movs	r0, #1
 8004f90:	f000 face 	bl	8005530 <RCC_Delay>
 8004f94:	e01c      	b.n	8004fd0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f96:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc0 <HAL_RCC_OscConfig+0x274>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f9c:	f7fd fbe2 	bl	8002764 <HAL_GetTick>
 8004fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fa2:	e00f      	b.n	8004fc4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fa4:	f7fd fbde 	bl	8002764 <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	2b02      	cmp	r3, #2
 8004fb0:	d908      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e146      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
 8004fb6:	bf00      	nop
 8004fb8:	40021000 	.word	0x40021000
 8004fbc:	42420000 	.word	0x42420000
 8004fc0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fc4:	4b92      	ldr	r3, [pc, #584]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8004fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc8:	f003 0302 	and.w	r3, r3, #2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d1e9      	bne.n	8004fa4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	f000 80a6 	beq.w	800512a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fe2:	4b8b      	ldr	r3, [pc, #556]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8004fe4:	69db      	ldr	r3, [r3, #28]
 8004fe6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10d      	bne.n	800500a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fee:	4b88      	ldr	r3, [pc, #544]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8004ff0:	69db      	ldr	r3, [r3, #28]
 8004ff2:	4a87      	ldr	r2, [pc, #540]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8004ff4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ff8:	61d3      	str	r3, [r2, #28]
 8004ffa:	4b85      	ldr	r3, [pc, #532]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8004ffc:	69db      	ldr	r3, [r3, #28]
 8004ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005002:	60bb      	str	r3, [r7, #8]
 8005004:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005006:	2301      	movs	r3, #1
 8005008:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800500a:	4b82      	ldr	r3, [pc, #520]	@ (8005214 <HAL_RCC_OscConfig+0x4c8>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005012:	2b00      	cmp	r3, #0
 8005014:	d118      	bne.n	8005048 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005016:	4b7f      	ldr	r3, [pc, #508]	@ (8005214 <HAL_RCC_OscConfig+0x4c8>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a7e      	ldr	r2, [pc, #504]	@ (8005214 <HAL_RCC_OscConfig+0x4c8>)
 800501c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005020:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005022:	f7fd fb9f 	bl	8002764 <HAL_GetTick>
 8005026:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005028:	e008      	b.n	800503c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800502a:	f7fd fb9b 	bl	8002764 <HAL_GetTick>
 800502e:	4602      	mov	r2, r0
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	2b64      	cmp	r3, #100	@ 0x64
 8005036:	d901      	bls.n	800503c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e103      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800503c:	4b75      	ldr	r3, [pc, #468]	@ (8005214 <HAL_RCC_OscConfig+0x4c8>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005044:	2b00      	cmp	r3, #0
 8005046:	d0f0      	beq.n	800502a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	2b01      	cmp	r3, #1
 800504e:	d106      	bne.n	800505e <HAL_RCC_OscConfig+0x312>
 8005050:	4b6f      	ldr	r3, [pc, #444]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005052:	6a1b      	ldr	r3, [r3, #32]
 8005054:	4a6e      	ldr	r2, [pc, #440]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005056:	f043 0301 	orr.w	r3, r3, #1
 800505a:	6213      	str	r3, [r2, #32]
 800505c:	e02d      	b.n	80050ba <HAL_RCC_OscConfig+0x36e>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d10c      	bne.n	8005080 <HAL_RCC_OscConfig+0x334>
 8005066:	4b6a      	ldr	r3, [pc, #424]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	4a69      	ldr	r2, [pc, #420]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800506c:	f023 0301 	bic.w	r3, r3, #1
 8005070:	6213      	str	r3, [r2, #32]
 8005072:	4b67      	ldr	r3, [pc, #412]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	4a66      	ldr	r2, [pc, #408]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005078:	f023 0304 	bic.w	r3, r3, #4
 800507c:	6213      	str	r3, [r2, #32]
 800507e:	e01c      	b.n	80050ba <HAL_RCC_OscConfig+0x36e>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	2b05      	cmp	r3, #5
 8005086:	d10c      	bne.n	80050a2 <HAL_RCC_OscConfig+0x356>
 8005088:	4b61      	ldr	r3, [pc, #388]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	4a60      	ldr	r2, [pc, #384]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800508e:	f043 0304 	orr.w	r3, r3, #4
 8005092:	6213      	str	r3, [r2, #32]
 8005094:	4b5e      	ldr	r3, [pc, #376]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005096:	6a1b      	ldr	r3, [r3, #32]
 8005098:	4a5d      	ldr	r2, [pc, #372]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800509a:	f043 0301 	orr.w	r3, r3, #1
 800509e:	6213      	str	r3, [r2, #32]
 80050a0:	e00b      	b.n	80050ba <HAL_RCC_OscConfig+0x36e>
 80050a2:	4b5b      	ldr	r3, [pc, #364]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80050a4:	6a1b      	ldr	r3, [r3, #32]
 80050a6:	4a5a      	ldr	r2, [pc, #360]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80050a8:	f023 0301 	bic.w	r3, r3, #1
 80050ac:	6213      	str	r3, [r2, #32]
 80050ae:	4b58      	ldr	r3, [pc, #352]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80050b0:	6a1b      	ldr	r3, [r3, #32]
 80050b2:	4a57      	ldr	r2, [pc, #348]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80050b4:	f023 0304 	bic.w	r3, r3, #4
 80050b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d015      	beq.n	80050ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050c2:	f7fd fb4f 	bl	8002764 <HAL_GetTick>
 80050c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050c8:	e00a      	b.n	80050e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ca:	f7fd fb4b 	bl	8002764 <HAL_GetTick>
 80050ce:	4602      	mov	r2, r0
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050d8:	4293      	cmp	r3, r2
 80050da:	d901      	bls.n	80050e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e0b1      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050e0:	4b4b      	ldr	r3, [pc, #300]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80050e2:	6a1b      	ldr	r3, [r3, #32]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d0ee      	beq.n	80050ca <HAL_RCC_OscConfig+0x37e>
 80050ec:	e014      	b.n	8005118 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050ee:	f7fd fb39 	bl	8002764 <HAL_GetTick>
 80050f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050f4:	e00a      	b.n	800510c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050f6:	f7fd fb35 	bl	8002764 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005104:	4293      	cmp	r3, r2
 8005106:	d901      	bls.n	800510c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005108:	2303      	movs	r3, #3
 800510a:	e09b      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800510c:	4b40      	ldr	r3, [pc, #256]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800510e:	6a1b      	ldr	r3, [r3, #32]
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	2b00      	cmp	r3, #0
 8005116:	d1ee      	bne.n	80050f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005118:	7dfb      	ldrb	r3, [r7, #23]
 800511a:	2b01      	cmp	r3, #1
 800511c:	d105      	bne.n	800512a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800511e:	4b3c      	ldr	r3, [pc, #240]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005120:	69db      	ldr	r3, [r3, #28]
 8005122:	4a3b      	ldr	r2, [pc, #236]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005124:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005128:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	69db      	ldr	r3, [r3, #28]
 800512e:	2b00      	cmp	r3, #0
 8005130:	f000 8087 	beq.w	8005242 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005134:	4b36      	ldr	r3, [pc, #216]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	f003 030c 	and.w	r3, r3, #12
 800513c:	2b08      	cmp	r3, #8
 800513e:	d061      	beq.n	8005204 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	69db      	ldr	r3, [r3, #28]
 8005144:	2b02      	cmp	r3, #2
 8005146:	d146      	bne.n	80051d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005148:	4b33      	ldr	r3, [pc, #204]	@ (8005218 <HAL_RCC_OscConfig+0x4cc>)
 800514a:	2200      	movs	r2, #0
 800514c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800514e:	f7fd fb09 	bl	8002764 <HAL_GetTick>
 8005152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005154:	e008      	b.n	8005168 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005156:	f7fd fb05 	bl	8002764 <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	2b02      	cmp	r3, #2
 8005162:	d901      	bls.n	8005168 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e06d      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005168:	4b29      	ldr	r3, [pc, #164]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1f0      	bne.n	8005156 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a1b      	ldr	r3, [r3, #32]
 8005178:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800517c:	d108      	bne.n	8005190 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800517e:	4b24      	ldr	r3, [pc, #144]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	4921      	ldr	r1, [pc, #132]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 800518c:	4313      	orrs	r3, r2
 800518e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005190:	4b1f      	ldr	r3, [pc, #124]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a19      	ldr	r1, [r3, #32]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a0:	430b      	orrs	r3, r1
 80051a2:	491b      	ldr	r1, [pc, #108]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005218 <HAL_RCC_OscConfig+0x4cc>)
 80051aa:	2201      	movs	r2, #1
 80051ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ae:	f7fd fad9 	bl	8002764 <HAL_GetTick>
 80051b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051b4:	e008      	b.n	80051c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051b6:	f7fd fad5 	bl	8002764 <HAL_GetTick>
 80051ba:	4602      	mov	r2, r0
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d901      	bls.n	80051c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e03d      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051c8:	4b11      	ldr	r3, [pc, #68]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d0f0      	beq.n	80051b6 <HAL_RCC_OscConfig+0x46a>
 80051d4:	e035      	b.n	8005242 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051d6:	4b10      	ldr	r3, [pc, #64]	@ (8005218 <HAL_RCC_OscConfig+0x4cc>)
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051dc:	f7fd fac2 	bl	8002764 <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051e4:	f7fd fabe 	bl	8002764 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e026      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051f6:	4b06      	ldr	r3, [pc, #24]	@ (8005210 <HAL_RCC_OscConfig+0x4c4>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f0      	bne.n	80051e4 <HAL_RCC_OscConfig+0x498>
 8005202:	e01e      	b.n	8005242 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d107      	bne.n	800521c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e019      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
 8005210:	40021000 	.word	0x40021000
 8005214:	40007000 	.word	0x40007000
 8005218:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800521c:	4b0b      	ldr	r3, [pc, #44]	@ (800524c <HAL_RCC_OscConfig+0x500>)
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a1b      	ldr	r3, [r3, #32]
 800522c:	429a      	cmp	r2, r3
 800522e:	d106      	bne.n	800523e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800523a:	429a      	cmp	r2, r3
 800523c:	d001      	beq.n	8005242 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e000      	b.n	8005244 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3718      	adds	r7, #24
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	40021000 	.word	0x40021000

08005250 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e0d0      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005264:	4b6a      	ldr	r3, [pc, #424]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0307 	and.w	r3, r3, #7
 800526c:	683a      	ldr	r2, [r7, #0]
 800526e:	429a      	cmp	r2, r3
 8005270:	d910      	bls.n	8005294 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005272:	4b67      	ldr	r3, [pc, #412]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f023 0207 	bic.w	r2, r3, #7
 800527a:	4965      	ldr	r1, [pc, #404]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	4313      	orrs	r3, r2
 8005280:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005282:	4b63      	ldr	r3, [pc, #396]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0307 	and.w	r3, r3, #7
 800528a:	683a      	ldr	r2, [r7, #0]
 800528c:	429a      	cmp	r2, r3
 800528e:	d001      	beq.n	8005294 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e0b8      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 0302 	and.w	r3, r3, #2
 800529c:	2b00      	cmp	r3, #0
 800529e:	d020      	beq.n	80052e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0304 	and.w	r3, r3, #4
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d005      	beq.n	80052b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052ac:	4b59      	ldr	r3, [pc, #356]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	4a58      	ldr	r2, [pc, #352]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80052b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0308 	and.w	r3, r3, #8
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d005      	beq.n	80052d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052c4:	4b53      	ldr	r3, [pc, #332]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	4a52      	ldr	r2, [pc, #328]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052ca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80052ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052d0:	4b50      	ldr	r3, [pc, #320]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	494d      	ldr	r1, [pc, #308]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052de:	4313      	orrs	r3, r2
 80052e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0301 	and.w	r3, r3, #1
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d040      	beq.n	8005370 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d107      	bne.n	8005306 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052f6:	4b47      	ldr	r3, [pc, #284]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d115      	bne.n	800532e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e07f      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	2b02      	cmp	r3, #2
 800530c:	d107      	bne.n	800531e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800530e:	4b41      	ldr	r3, [pc, #260]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d109      	bne.n	800532e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e073      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800531e:	4b3d      	ldr	r3, [pc, #244]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	2b00      	cmp	r3, #0
 8005328:	d101      	bne.n	800532e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e06b      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800532e:	4b39      	ldr	r3, [pc, #228]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f023 0203 	bic.w	r2, r3, #3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	4936      	ldr	r1, [pc, #216]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 800533c:	4313      	orrs	r3, r2
 800533e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005340:	f7fd fa10 	bl	8002764 <HAL_GetTick>
 8005344:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005346:	e00a      	b.n	800535e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005348:	f7fd fa0c 	bl	8002764 <HAL_GetTick>
 800534c:	4602      	mov	r2, r0
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005356:	4293      	cmp	r3, r2
 8005358:	d901      	bls.n	800535e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e053      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800535e:	4b2d      	ldr	r3, [pc, #180]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f003 020c 	and.w	r2, r3, #12
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	429a      	cmp	r2, r3
 800536e:	d1eb      	bne.n	8005348 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005370:	4b27      	ldr	r3, [pc, #156]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0307 	and.w	r3, r3, #7
 8005378:	683a      	ldr	r2, [r7, #0]
 800537a:	429a      	cmp	r2, r3
 800537c:	d210      	bcs.n	80053a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800537e:	4b24      	ldr	r3, [pc, #144]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f023 0207 	bic.w	r2, r3, #7
 8005386:	4922      	ldr	r1, [pc, #136]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	4313      	orrs	r3, r2
 800538c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800538e:	4b20      	ldr	r3, [pc, #128]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0307 	and.w	r3, r3, #7
 8005396:	683a      	ldr	r2, [r7, #0]
 8005398:	429a      	cmp	r2, r3
 800539a:	d001      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e032      	b.n	8005406 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0304 	and.w	r3, r3, #4
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d008      	beq.n	80053be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053ac:	4b19      	ldr	r3, [pc, #100]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	4916      	ldr	r1, [pc, #88]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0308 	and.w	r3, r3, #8
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d009      	beq.n	80053de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80053ca:	4b12      	ldr	r3, [pc, #72]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	00db      	lsls	r3, r3, #3
 80053d8:	490e      	ldr	r1, [pc, #56]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80053da:	4313      	orrs	r3, r2
 80053dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053de:	f000 f821 	bl	8005424 <HAL_RCC_GetSysClockFreq>
 80053e2:	4602      	mov	r2, r0
 80053e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	091b      	lsrs	r3, r3, #4
 80053ea:	f003 030f 	and.w	r3, r3, #15
 80053ee:	490a      	ldr	r1, [pc, #40]	@ (8005418 <HAL_RCC_ClockConfig+0x1c8>)
 80053f0:	5ccb      	ldrb	r3, [r1, r3]
 80053f2:	fa22 f303 	lsr.w	r3, r2, r3
 80053f6:	4a09      	ldr	r2, [pc, #36]	@ (800541c <HAL_RCC_ClockConfig+0x1cc>)
 80053f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053fa:	4b09      	ldr	r3, [pc, #36]	@ (8005420 <HAL_RCC_ClockConfig+0x1d0>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4618      	mov	r0, r3
 8005400:	f7fd f96e 	bl	80026e0 <HAL_InitTick>

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	40022000 	.word	0x40022000
 8005414:	40021000 	.word	0x40021000
 8005418:	08009e10 	.word	0x08009e10
 800541c:	20000000 	.word	0x20000000
 8005420:	20000004 	.word	0x20000004

08005424 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005424:	b480      	push	{r7}
 8005426:	b087      	sub	sp, #28
 8005428:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800542a:	2300      	movs	r3, #0
 800542c:	60fb      	str	r3, [r7, #12]
 800542e:	2300      	movs	r3, #0
 8005430:	60bb      	str	r3, [r7, #8]
 8005432:	2300      	movs	r3, #0
 8005434:	617b      	str	r3, [r7, #20]
 8005436:	2300      	movs	r3, #0
 8005438:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800543a:	2300      	movs	r3, #0
 800543c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800543e:	4b1e      	ldr	r3, [pc, #120]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f003 030c 	and.w	r3, r3, #12
 800544a:	2b04      	cmp	r3, #4
 800544c:	d002      	beq.n	8005454 <HAL_RCC_GetSysClockFreq+0x30>
 800544e:	2b08      	cmp	r3, #8
 8005450:	d003      	beq.n	800545a <HAL_RCC_GetSysClockFreq+0x36>
 8005452:	e027      	b.n	80054a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005454:	4b19      	ldr	r3, [pc, #100]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x98>)
 8005456:	613b      	str	r3, [r7, #16]
      break;
 8005458:	e027      	b.n	80054aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	0c9b      	lsrs	r3, r3, #18
 800545e:	f003 030f 	and.w	r3, r3, #15
 8005462:	4a17      	ldr	r2, [pc, #92]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005464:	5cd3      	ldrb	r3, [r2, r3]
 8005466:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d010      	beq.n	8005494 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005472:	4b11      	ldr	r3, [pc, #68]	@ (80054b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	0c5b      	lsrs	r3, r3, #17
 8005478:	f003 0301 	and.w	r3, r3, #1
 800547c:	4a11      	ldr	r2, [pc, #68]	@ (80054c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800547e:	5cd3      	ldrb	r3, [r2, r3]
 8005480:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4a0d      	ldr	r2, [pc, #52]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x98>)
 8005486:	fb03 f202 	mul.w	r2, r3, r2
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005490:	617b      	str	r3, [r7, #20]
 8005492:	e004      	b.n	800549e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a0c      	ldr	r2, [pc, #48]	@ (80054c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005498:	fb02 f303 	mul.w	r3, r2, r3
 800549c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	613b      	str	r3, [r7, #16]
      break;
 80054a2:	e002      	b.n	80054aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80054a4:	4b05      	ldr	r3, [pc, #20]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x98>)
 80054a6:	613b      	str	r3, [r7, #16]
      break;
 80054a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054aa:	693b      	ldr	r3, [r7, #16]
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	371c      	adds	r7, #28
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bc80      	pop	{r7}
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	40021000 	.word	0x40021000
 80054bc:	007a1200 	.word	0x007a1200
 80054c0:	08009e28 	.word	0x08009e28
 80054c4:	08009e38 	.word	0x08009e38
 80054c8:	003d0900 	.word	0x003d0900

080054cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054cc:	b480      	push	{r7}
 80054ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054d0:	4b02      	ldr	r3, [pc, #8]	@ (80054dc <HAL_RCC_GetHCLKFreq+0x10>)
 80054d2:	681b      	ldr	r3, [r3, #0]
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bc80      	pop	{r7}
 80054da:	4770      	bx	lr
 80054dc:	20000000 	.word	0x20000000

080054e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054e4:	f7ff fff2 	bl	80054cc <HAL_RCC_GetHCLKFreq>
 80054e8:	4602      	mov	r2, r0
 80054ea:	4b05      	ldr	r3, [pc, #20]	@ (8005500 <HAL_RCC_GetPCLK1Freq+0x20>)
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	0a1b      	lsrs	r3, r3, #8
 80054f0:	f003 0307 	and.w	r3, r3, #7
 80054f4:	4903      	ldr	r1, [pc, #12]	@ (8005504 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054f6:	5ccb      	ldrb	r3, [r1, r3]
 80054f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	40021000 	.word	0x40021000
 8005504:	08009e20 	.word	0x08009e20

08005508 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800550c:	f7ff ffde 	bl	80054cc <HAL_RCC_GetHCLKFreq>
 8005510:	4602      	mov	r2, r0
 8005512:	4b05      	ldr	r3, [pc, #20]	@ (8005528 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	0adb      	lsrs	r3, r3, #11
 8005518:	f003 0307 	and.w	r3, r3, #7
 800551c:	4903      	ldr	r1, [pc, #12]	@ (800552c <HAL_RCC_GetPCLK2Freq+0x24>)
 800551e:	5ccb      	ldrb	r3, [r1, r3]
 8005520:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005524:	4618      	mov	r0, r3
 8005526:	bd80      	pop	{r7, pc}
 8005528:	40021000 	.word	0x40021000
 800552c:	08009e20 	.word	0x08009e20

08005530 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005538:	4b0a      	ldr	r3, [pc, #40]	@ (8005564 <RCC_Delay+0x34>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a0a      	ldr	r2, [pc, #40]	@ (8005568 <RCC_Delay+0x38>)
 800553e:	fba2 2303 	umull	r2, r3, r2, r3
 8005542:	0a5b      	lsrs	r3, r3, #9
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	fb02 f303 	mul.w	r3, r2, r3
 800554a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800554c:	bf00      	nop
  }
  while (Delay --);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	1e5a      	subs	r2, r3, #1
 8005552:	60fa      	str	r2, [r7, #12]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1f9      	bne.n	800554c <RCC_Delay+0x1c>
}
 8005558:	bf00      	nop
 800555a:	bf00      	nop
 800555c:	3714      	adds	r7, #20
 800555e:	46bd      	mov	sp, r7
 8005560:	bc80      	pop	{r7}
 8005562:	4770      	bx	lr
 8005564:	20000000 	.word	0x20000000
 8005568:	10624dd3 	.word	0x10624dd3

0800556c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b086      	sub	sp, #24
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005574:	2300      	movs	r3, #0
 8005576:	613b      	str	r3, [r7, #16]
 8005578:	2300      	movs	r3, #0
 800557a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	2b00      	cmp	r3, #0
 8005586:	d07d      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005588:	2300      	movs	r3, #0
 800558a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800558c:	4b4f      	ldr	r3, [pc, #316]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800558e:	69db      	ldr	r3, [r3, #28]
 8005590:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10d      	bne.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005598:	4b4c      	ldr	r3, [pc, #304]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800559a:	69db      	ldr	r3, [r3, #28]
 800559c:	4a4b      	ldr	r2, [pc, #300]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800559e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055a2:	61d3      	str	r3, [r2, #28]
 80055a4:	4b49      	ldr	r3, [pc, #292]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055a6:	69db      	ldr	r3, [r3, #28]
 80055a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055ac:	60bb      	str	r3, [r7, #8]
 80055ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055b0:	2301      	movs	r3, #1
 80055b2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055b4:	4b46      	ldr	r3, [pc, #280]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d118      	bne.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055c0:	4b43      	ldr	r3, [pc, #268]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a42      	ldr	r2, [pc, #264]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055cc:	f7fd f8ca 	bl	8002764 <HAL_GetTick>
 80055d0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055d2:	e008      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055d4:	f7fd f8c6 	bl	8002764 <HAL_GetTick>
 80055d8:	4602      	mov	r2, r0
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	2b64      	cmp	r3, #100	@ 0x64
 80055e0:	d901      	bls.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80055e2:	2303      	movs	r3, #3
 80055e4:	e06d      	b.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055e6:	4b3a      	ldr	r3, [pc, #232]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d0f0      	beq.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055f2:	4b36      	ldr	r3, [pc, #216]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055f4:	6a1b      	ldr	r3, [r3, #32]
 80055f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055fa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d02e      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	429a      	cmp	r2, r3
 800560e:	d027      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005610:	4b2e      	ldr	r3, [pc, #184]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005612:	6a1b      	ldr	r3, [r3, #32]
 8005614:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005618:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800561a:	4b2e      	ldr	r3, [pc, #184]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800561c:	2201      	movs	r2, #1
 800561e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005620:	4b2c      	ldr	r3, [pc, #176]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005622:	2200      	movs	r2, #0
 8005624:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005626:	4a29      	ldr	r2, [pc, #164]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f003 0301 	and.w	r3, r3, #1
 8005632:	2b00      	cmp	r3, #0
 8005634:	d014      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005636:	f7fd f895 	bl	8002764 <HAL_GetTick>
 800563a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800563c:	e00a      	b.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800563e:	f7fd f891 	bl	8002764 <HAL_GetTick>
 8005642:	4602      	mov	r2, r0
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	f241 3288 	movw	r2, #5000	@ 0x1388
 800564c:	4293      	cmp	r3, r2
 800564e:	d901      	bls.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e036      	b.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005654:	4b1d      	ldr	r3, [pc, #116]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005656:	6a1b      	ldr	r3, [r3, #32]
 8005658:	f003 0302 	and.w	r3, r3, #2
 800565c:	2b00      	cmp	r3, #0
 800565e:	d0ee      	beq.n	800563e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005660:	4b1a      	ldr	r3, [pc, #104]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005662:	6a1b      	ldr	r3, [r3, #32]
 8005664:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	4917      	ldr	r1, [pc, #92]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800566e:	4313      	orrs	r3, r2
 8005670:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005672:	7dfb      	ldrb	r3, [r7, #23]
 8005674:	2b01      	cmp	r3, #1
 8005676:	d105      	bne.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005678:	4b14      	ldr	r3, [pc, #80]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800567a:	69db      	ldr	r3, [r3, #28]
 800567c:	4a13      	ldr	r2, [pc, #76]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800567e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005682:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0302 	and.w	r3, r3, #2
 800568c:	2b00      	cmp	r3, #0
 800568e:	d008      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005690:	4b0e      	ldr	r3, [pc, #56]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	490b      	ldr	r1, [pc, #44]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0310 	and.w	r3, r3, #16
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d008      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056ae:	4b07      	ldr	r3, [pc, #28]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	4904      	ldr	r1, [pc, #16]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056bc:	4313      	orrs	r3, r2
 80056be:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3718      	adds	r7, #24
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	40021000 	.word	0x40021000
 80056d0:	40007000 	.word	0x40007000
 80056d4:	42420440 	.word	0x42420440

080056d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b088      	sub	sp, #32
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80056e0:	2300      	movs	r3, #0
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	2300      	movs	r3, #0
 80056e6:	61fb      	str	r3, [r7, #28]
 80056e8:	2300      	movs	r3, #0
 80056ea:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80056ec:	2300      	movs	r3, #0
 80056ee:	60fb      	str	r3, [r7, #12]
 80056f0:	2300      	movs	r3, #0
 80056f2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2b10      	cmp	r3, #16
 80056f8:	d00a      	beq.n	8005710 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2b10      	cmp	r3, #16
 80056fe:	f200 808a 	bhi.w	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d045      	beq.n	8005794 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2b02      	cmp	r3, #2
 800570c:	d075      	beq.n	80057fa <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800570e:	e082      	b.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005710:	4b46      	ldr	r3, [pc, #280]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005716:	4b45      	ldr	r3, [pc, #276]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800571e:	2b00      	cmp	r3, #0
 8005720:	d07b      	beq.n	800581a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	0c9b      	lsrs	r3, r3, #18
 8005726:	f003 030f 	and.w	r3, r3, #15
 800572a:	4a41      	ldr	r2, [pc, #260]	@ (8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800572c:	5cd3      	ldrb	r3, [r2, r3]
 800572e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005736:	2b00      	cmp	r3, #0
 8005738:	d015      	beq.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800573a:	4b3c      	ldr	r3, [pc, #240]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	0c5b      	lsrs	r3, r3, #17
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	4a3b      	ldr	r2, [pc, #236]	@ (8005834 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005746:	5cd3      	ldrb	r3, [r2, r3]
 8005748:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00d      	beq.n	8005770 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005754:	4a38      	ldr	r2, [pc, #224]	@ (8005838 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	fbb2 f2f3 	udiv	r2, r2, r3
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	fb02 f303 	mul.w	r3, r2, r3
 8005762:	61fb      	str	r3, [r7, #28]
 8005764:	e004      	b.n	8005770 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	4a34      	ldr	r2, [pc, #208]	@ (800583c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800576a:	fb02 f303 	mul.w	r3, r2, r3
 800576e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005770:	4b2e      	ldr	r3, [pc, #184]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005778:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800577c:	d102      	bne.n	8005784 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	61bb      	str	r3, [r7, #24]
      break;
 8005782:	e04a      	b.n	800581a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	005b      	lsls	r3, r3, #1
 8005788:	4a2d      	ldr	r2, [pc, #180]	@ (8005840 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800578a:	fba2 2303 	umull	r2, r3, r2, r3
 800578e:	085b      	lsrs	r3, r3, #1
 8005790:	61bb      	str	r3, [r7, #24]
      break;
 8005792:	e042      	b.n	800581a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005794:	4b25      	ldr	r3, [pc, #148]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005796:	6a1b      	ldr	r3, [r3, #32]
 8005798:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057a4:	d108      	bne.n	80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d003      	beq.n	80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80057b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057b4:	61bb      	str	r3, [r7, #24]
 80057b6:	e01f      	b.n	80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057c2:	d109      	bne.n	80057d8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80057c4:	4b19      	ldr	r3, [pc, #100]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c8:	f003 0302 	and.w	r3, r3, #2
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d003      	beq.n	80057d8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80057d0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80057d4:	61bb      	str	r3, [r7, #24]
 80057d6:	e00f      	b.n	80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057e2:	d11c      	bne.n	800581e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80057e4:	4b11      	ldr	r3, [pc, #68]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d016      	beq.n	800581e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80057f0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80057f4:	61bb      	str	r3, [r7, #24]
      break;
 80057f6:	e012      	b.n	800581e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80057f8:	e011      	b.n	800581e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80057fa:	f7ff fe85 	bl	8005508 <HAL_RCC_GetPCLK2Freq>
 80057fe:	4602      	mov	r2, r0
 8005800:	4b0a      	ldr	r3, [pc, #40]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	0b9b      	lsrs	r3, r3, #14
 8005806:	f003 0303 	and.w	r3, r3, #3
 800580a:	3301      	adds	r3, #1
 800580c:	005b      	lsls	r3, r3, #1
 800580e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005812:	61bb      	str	r3, [r7, #24]
      break;
 8005814:	e004      	b.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005816:	bf00      	nop
 8005818:	e002      	b.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800581a:	bf00      	nop
 800581c:	e000      	b.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800581e:	bf00      	nop
    }
  }
  return (frequency);
 8005820:	69bb      	ldr	r3, [r7, #24]
}
 8005822:	4618      	mov	r0, r3
 8005824:	3720      	adds	r7, #32
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	40021000 	.word	0x40021000
 8005830:	08009e3c 	.word	0x08009e3c
 8005834:	08009e4c 	.word	0x08009e4c
 8005838:	007a1200 	.word	0x007a1200
 800583c:	003d0900 	.word	0x003d0900
 8005840:	aaaaaaab 	.word	0xaaaaaaab

08005844 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b082      	sub	sp, #8
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d101      	bne.n	8005856 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e076      	b.n	8005944 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800585a:	2b00      	cmp	r3, #0
 800585c:	d108      	bne.n	8005870 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005866:	d009      	beq.n	800587c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	61da      	str	r2, [r3, #28]
 800586e:	e005      	b.n	800587c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2200      	movs	r2, #0
 8005874:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005888:	b2db      	uxtb	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d106      	bne.n	800589c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f7fc fc74 	bl	8002184 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2202      	movs	r2, #2
 80058a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80058c4:	431a      	orrs	r2, r3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058ce:	431a      	orrs	r2, r3
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	f003 0302 	and.w	r3, r3, #2
 80058d8:	431a      	orrs	r2, r3
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	f003 0301 	and.w	r3, r3, #1
 80058e2:	431a      	orrs	r2, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	699b      	ldr	r3, [r3, #24]
 80058e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058ec:	431a      	orrs	r2, r3
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	69db      	ldr	r3, [r3, #28]
 80058f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058f6:	431a      	orrs	r2, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a1b      	ldr	r3, [r3, #32]
 80058fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005900:	ea42 0103 	orr.w	r1, r2, r3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005908:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	430a      	orrs	r2, r1
 8005912:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	699b      	ldr	r3, [r3, #24]
 8005918:	0c1a      	lsrs	r2, r3, #16
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f002 0204 	and.w	r2, r2, #4
 8005922:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	69da      	ldr	r2, [r3, #28]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005932:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2201      	movs	r2, #1
 800593e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3708      	adds	r7, #8
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b088      	sub	sp, #32
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	603b      	str	r3, [r7, #0]
 8005958:	4613      	mov	r3, r2
 800595a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800595c:	f7fc ff02 	bl	8002764 <HAL_GetTick>
 8005960:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005962:	88fb      	ldrh	r3, [r7, #6]
 8005964:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2b01      	cmp	r3, #1
 8005970:	d001      	beq.n	8005976 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005972:	2302      	movs	r3, #2
 8005974:	e12a      	b.n	8005bcc <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d002      	beq.n	8005982 <HAL_SPI_Transmit+0x36>
 800597c:	88fb      	ldrh	r3, [r7, #6]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d101      	bne.n	8005986 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e122      	b.n	8005bcc <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800598c:	2b01      	cmp	r3, #1
 800598e:	d101      	bne.n	8005994 <HAL_SPI_Transmit+0x48>
 8005990:	2302      	movs	r3, #2
 8005992:	e11b      	b.n	8005bcc <HAL_SPI_Transmit+0x280>
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2203      	movs	r2, #3
 80059a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2200      	movs	r2, #0
 80059a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	68ba      	ldr	r2, [r7, #8]
 80059ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	88fa      	ldrh	r2, [r7, #6]
 80059b4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	88fa      	ldrh	r2, [r7, #6]
 80059ba:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2200      	movs	r2, #0
 80059c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2200      	movs	r2, #0
 80059c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2200      	movs	r2, #0
 80059d8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059e2:	d10f      	bne.n	8005a04 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059f2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a02:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a0e:	2b40      	cmp	r3, #64	@ 0x40
 8005a10:	d007      	beq.n	8005a22 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a20:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a2a:	d152      	bne.n	8005ad2 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d002      	beq.n	8005a3a <HAL_SPI_Transmit+0xee>
 8005a34:	8b7b      	ldrh	r3, [r7, #26]
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d145      	bne.n	8005ac6 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a3e:	881a      	ldrh	r2, [r3, #0]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a4a:	1c9a      	adds	r2, r3, #2
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	3b01      	subs	r3, #1
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a5e:	e032      	b.n	8005ac6 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d112      	bne.n	8005a94 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a72:	881a      	ldrh	r2, [r3, #0]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a7e:	1c9a      	adds	r2, r3, #2
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	b29a      	uxth	r2, r3
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005a92:	e018      	b.n	8005ac6 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a94:	f7fc fe66 	bl	8002764 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	69fb      	ldr	r3, [r7, #28]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d803      	bhi.n	8005aac <HAL_SPI_Transmit+0x160>
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aaa:	d102      	bne.n	8005ab2 <HAL_SPI_Transmit+0x166>
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d109      	bne.n	8005ac6 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e082      	b.n	8005bcc <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d1c7      	bne.n	8005a60 <HAL_SPI_Transmit+0x114>
 8005ad0:	e053      	b.n	8005b7a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d002      	beq.n	8005ae0 <HAL_SPI_Transmit+0x194>
 8005ada:	8b7b      	ldrh	r3, [r7, #26]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d147      	bne.n	8005b70 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	330c      	adds	r3, #12
 8005aea:	7812      	ldrb	r2, [r2, #0]
 8005aec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af2:	1c5a      	adds	r2, r3, #1
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	3b01      	subs	r3, #1
 8005b00:	b29a      	uxth	r2, r3
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005b06:	e033      	b.n	8005b70 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f003 0302 	and.w	r3, r3, #2
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d113      	bne.n	8005b3e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	330c      	adds	r3, #12
 8005b20:	7812      	ldrb	r2, [r2, #0]
 8005b22:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b28:	1c5a      	adds	r2, r3, #1
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	3b01      	subs	r3, #1
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005b3c:	e018      	b.n	8005b70 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b3e:	f7fc fe11 	bl	8002764 <HAL_GetTick>
 8005b42:	4602      	mov	r2, r0
 8005b44:	69fb      	ldr	r3, [r7, #28]
 8005b46:	1ad3      	subs	r3, r2, r3
 8005b48:	683a      	ldr	r2, [r7, #0]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d803      	bhi.n	8005b56 <HAL_SPI_Transmit+0x20a>
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b54:	d102      	bne.n	8005b5c <HAL_SPI_Transmit+0x210>
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d109      	bne.n	8005b70 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e02d      	b.n	8005bcc <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1c6      	bne.n	8005b08 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b7a:	69fa      	ldr	r2, [r7, #28]
 8005b7c:	6839      	ldr	r1, [r7, #0]
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	f000 fbd2 	bl	8006328 <SPI_EndRxTxTransaction>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d002      	beq.n	8005b90 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2220      	movs	r2, #32
 8005b8e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d10a      	bne.n	8005bae <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b98:	2300      	movs	r3, #0
 8005b9a:	617b      	str	r3, [r7, #20]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	617b      	str	r3, [r7, #20]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	617b      	str	r3, [r7, #20]
 8005bac:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d001      	beq.n	8005bca <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e000      	b.n	8005bcc <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005bca:	2300      	movs	r3, #0
  }
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3720      	adds	r7, #32
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b088      	sub	sp, #32
 8005bd8:	af02      	add	r7, sp, #8
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	603b      	str	r3, [r7, #0]
 8005be0:	4613      	mov	r3, r2
 8005be2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d001      	beq.n	8005bf4 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005bf0:	2302      	movs	r3, #2
 8005bf2:	e104      	b.n	8005dfe <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bfc:	d112      	bne.n	8005c24 <HAL_SPI_Receive+0x50>
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d10e      	bne.n	8005c24 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2204      	movs	r2, #4
 8005c0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005c0e:	88fa      	ldrh	r2, [r7, #6]
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	4613      	mov	r3, r2
 8005c16:	68ba      	ldr	r2, [r7, #8]
 8005c18:	68b9      	ldr	r1, [r7, #8]
 8005c1a:	68f8      	ldr	r0, [r7, #12]
 8005c1c:	f000 f8f3 	bl	8005e06 <HAL_SPI_TransmitReceive>
 8005c20:	4603      	mov	r3, r0
 8005c22:	e0ec      	b.n	8005dfe <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c24:	f7fc fd9e 	bl	8002764 <HAL_GetTick>
 8005c28:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d002      	beq.n	8005c36 <HAL_SPI_Receive+0x62>
 8005c30:	88fb      	ldrh	r3, [r7, #6]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d101      	bne.n	8005c3a <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e0e1      	b.n	8005dfe <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d101      	bne.n	8005c48 <HAL_SPI_Receive+0x74>
 8005c44:	2302      	movs	r3, #2
 8005c46:	e0da      	b.n	8005dfe <HAL_SPI_Receive+0x22a>
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2204      	movs	r2, #4
 8005c54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	88fa      	ldrh	r2, [r7, #6]
 8005c68:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	88fa      	ldrh	r2, [r7, #6]
 8005c6e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c96:	d10f      	bne.n	8005cb8 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ca6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005cb6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cc2:	2b40      	cmp	r3, #64	@ 0x40
 8005cc4:	d007      	beq.n	8005cd6 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cd4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d170      	bne.n	8005dc0 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005cde:	e035      	b.n	8005d4c <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	f003 0301 	and.w	r3, r3, #1
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d115      	bne.n	8005d1a <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f103 020c 	add.w	r2, r3, #12
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cfa:	7812      	ldrb	r2, [r2, #0]
 8005cfc:	b2d2      	uxtb	r2, r2
 8005cfe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d04:	1c5a      	adds	r2, r3, #1
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	3b01      	subs	r3, #1
 8005d12:	b29a      	uxth	r2, r3
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d18:	e018      	b.n	8005d4c <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d1a:	f7fc fd23 	bl	8002764 <HAL_GetTick>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	1ad3      	subs	r3, r2, r3
 8005d24:	683a      	ldr	r2, [r7, #0]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d803      	bhi.n	8005d32 <HAL_SPI_Receive+0x15e>
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d30:	d102      	bne.n	8005d38 <HAL_SPI_Receive+0x164>
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d109      	bne.n	8005d4c <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e058      	b.n	8005dfe <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d1c4      	bne.n	8005ce0 <HAL_SPI_Receive+0x10c>
 8005d56:	e038      	b.n	8005dca <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f003 0301 	and.w	r3, r3, #1
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d113      	bne.n	8005d8e <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	68da      	ldr	r2, [r3, #12]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d70:	b292      	uxth	r2, r2
 8005d72:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d78:	1c9a      	adds	r2, r3, #2
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	3b01      	subs	r3, #1
 8005d86:	b29a      	uxth	r2, r3
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d8c:	e018      	b.n	8005dc0 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d8e:	f7fc fce9 	bl	8002764 <HAL_GetTick>
 8005d92:	4602      	mov	r2, r0
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	1ad3      	subs	r3, r2, r3
 8005d98:	683a      	ldr	r2, [r7, #0]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d803      	bhi.n	8005da6 <HAL_SPI_Receive+0x1d2>
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da4:	d102      	bne.n	8005dac <HAL_SPI_Receive+0x1d8>
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d109      	bne.n	8005dc0 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	e01e      	b.n	8005dfe <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d1c6      	bne.n	8005d58 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005dca:	697a      	ldr	r2, [r7, #20]
 8005dcc:	6839      	ldr	r1, [r7, #0]
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	f000 fa58 	bl	8006284 <SPI_EndRxTransaction>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d002      	beq.n	8005de0 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2220      	movs	r2, #32
 8005dde:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d001      	beq.n	8005dfc <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e000      	b.n	8005dfe <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
  }
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3718      	adds	r7, #24
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}

08005e06 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005e06:	b580      	push	{r7, lr}
 8005e08:	b08a      	sub	sp, #40	@ 0x28
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	60f8      	str	r0, [r7, #12]
 8005e0e:	60b9      	str	r1, [r7, #8]
 8005e10:	607a      	str	r2, [r7, #4]
 8005e12:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005e14:	2301      	movs	r3, #1
 8005e16:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e18:	f7fc fca4 	bl	8002764 <HAL_GetTick>
 8005e1c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e24:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005e2c:	887b      	ldrh	r3, [r7, #2]
 8005e2e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005e30:	7ffb      	ldrb	r3, [r7, #31]
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d00c      	beq.n	8005e50 <HAL_SPI_TransmitReceive+0x4a>
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e3c:	d106      	bne.n	8005e4c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d102      	bne.n	8005e4c <HAL_SPI_TransmitReceive+0x46>
 8005e46:	7ffb      	ldrb	r3, [r7, #31]
 8005e48:	2b04      	cmp	r3, #4
 8005e4a:	d001      	beq.n	8005e50 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005e4c:	2302      	movs	r3, #2
 8005e4e:	e17f      	b.n	8006150 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d005      	beq.n	8005e62 <HAL_SPI_TransmitReceive+0x5c>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d002      	beq.n	8005e62 <HAL_SPI_TransmitReceive+0x5c>
 8005e5c:	887b      	ldrh	r3, [r7, #2]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d101      	bne.n	8005e66 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e174      	b.n	8006150 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d101      	bne.n	8005e74 <HAL_SPI_TransmitReceive+0x6e>
 8005e70:	2302      	movs	r3, #2
 8005e72:	e16d      	b.n	8006150 <HAL_SPI_TransmitReceive+0x34a>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	2b04      	cmp	r3, #4
 8005e86:	d003      	beq.n	8005e90 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2205      	movs	r2, #5
 8005e8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	887a      	ldrh	r2, [r7, #2]
 8005ea0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	887a      	ldrh	r2, [r7, #2]
 8005ea6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	68ba      	ldr	r2, [r7, #8]
 8005eac:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	887a      	ldrh	r2, [r7, #2]
 8005eb2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	887a      	ldrh	r2, [r7, #2]
 8005eb8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ed0:	2b40      	cmp	r3, #64	@ 0x40
 8005ed2:	d007      	beq.n	8005ee4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ee2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005eec:	d17e      	bne.n	8005fec <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d002      	beq.n	8005efc <HAL_SPI_TransmitReceive+0xf6>
 8005ef6:	8afb      	ldrh	r3, [r7, #22]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d16c      	bne.n	8005fd6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f00:	881a      	ldrh	r2, [r3, #0]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f0c:	1c9a      	adds	r2, r3, #2
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	b29a      	uxth	r2, r3
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f20:	e059      	b.n	8005fd6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	f003 0302 	and.w	r3, r3, #2
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d11b      	bne.n	8005f68 <HAL_SPI_TransmitReceive+0x162>
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d016      	beq.n	8005f68 <HAL_SPI_TransmitReceive+0x162>
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d113      	bne.n	8005f68 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f44:	881a      	ldrh	r2, [r3, #0]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f50:	1c9a      	adds	r2, r3, #2
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	b29a      	uxth	r2, r3
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f64:	2300      	movs	r3, #0
 8005f66:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	f003 0301 	and.w	r3, r3, #1
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d119      	bne.n	8005faa <HAL_SPI_TransmitReceive+0x1a4>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d014      	beq.n	8005faa <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68da      	ldr	r2, [r3, #12]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f8a:	b292      	uxth	r2, r2
 8005f8c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f92:	1c9a      	adds	r2, r3, #2
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	3b01      	subs	r3, #1
 8005fa0:	b29a      	uxth	r2, r3
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005faa:	f7fc fbdb 	bl	8002764 <HAL_GetTick>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	6a3b      	ldr	r3, [r7, #32]
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d80d      	bhi.n	8005fd6 <HAL_SPI_TransmitReceive+0x1d0>
 8005fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fc0:	d009      	beq.n	8005fd6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	e0bc      	b.n	8006150 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d1a0      	bne.n	8005f22 <HAL_SPI_TransmitReceive+0x11c>
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d19b      	bne.n	8005f22 <HAL_SPI_TransmitReceive+0x11c>
 8005fea:	e082      	b.n	80060f2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d002      	beq.n	8005ffa <HAL_SPI_TransmitReceive+0x1f4>
 8005ff4:	8afb      	ldrh	r3, [r7, #22]
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d171      	bne.n	80060de <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	330c      	adds	r3, #12
 8006004:	7812      	ldrb	r2, [r2, #0]
 8006006:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800600c:	1c5a      	adds	r2, r3, #1
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006016:	b29b      	uxth	r3, r3
 8006018:	3b01      	subs	r3, #1
 800601a:	b29a      	uxth	r2, r3
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006020:	e05d      	b.n	80060de <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f003 0302 	and.w	r3, r3, #2
 800602c:	2b02      	cmp	r3, #2
 800602e:	d11c      	bne.n	800606a <HAL_SPI_TransmitReceive+0x264>
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006034:	b29b      	uxth	r3, r3
 8006036:	2b00      	cmp	r3, #0
 8006038:	d017      	beq.n	800606a <HAL_SPI_TransmitReceive+0x264>
 800603a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800603c:	2b01      	cmp	r3, #1
 800603e:	d114      	bne.n	800606a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	330c      	adds	r3, #12
 800604a:	7812      	ldrb	r2, [r2, #0]
 800604c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006052:	1c5a      	adds	r2, r3, #1
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800605c:	b29b      	uxth	r3, r3
 800605e:	3b01      	subs	r3, #1
 8006060:	b29a      	uxth	r2, r3
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006066:	2300      	movs	r3, #0
 8006068:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f003 0301 	and.w	r3, r3, #1
 8006074:	2b01      	cmp	r3, #1
 8006076:	d119      	bne.n	80060ac <HAL_SPI_TransmitReceive+0x2a6>
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800607c:	b29b      	uxth	r3, r3
 800607e:	2b00      	cmp	r3, #0
 8006080:	d014      	beq.n	80060ac <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68da      	ldr	r2, [r3, #12]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800608c:	b2d2      	uxtb	r2, r2
 800608e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006094:	1c5a      	adds	r2, r3, #1
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800609e:	b29b      	uxth	r3, r3
 80060a0:	3b01      	subs	r3, #1
 80060a2:	b29a      	uxth	r2, r3
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80060a8:	2301      	movs	r3, #1
 80060aa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80060ac:	f7fc fb5a 	bl	8002764 <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	6a3b      	ldr	r3, [r7, #32]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d803      	bhi.n	80060c4 <HAL_SPI_TransmitReceive+0x2be>
 80060bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060c2:	d102      	bne.n	80060ca <HAL_SPI_TransmitReceive+0x2c4>
 80060c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d109      	bne.n	80060de <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2201      	movs	r2, #1
 80060ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e038      	b.n	8006150 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d19c      	bne.n	8006022 <HAL_SPI_TransmitReceive+0x21c>
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d197      	bne.n	8006022 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80060f2:	6a3a      	ldr	r2, [r7, #32]
 80060f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f000 f916 	bl	8006328 <SPI_EndRxTxTransaction>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d008      	beq.n	8006114 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2220      	movs	r2, #32
 8006106:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2200      	movs	r2, #0
 800610c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006110:	2301      	movs	r3, #1
 8006112:	e01d      	b.n	8006150 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d10a      	bne.n	8006132 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800611c:	2300      	movs	r3, #0
 800611e:	613b      	str	r3, [r7, #16]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	613b      	str	r3, [r7, #16]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	613b      	str	r3, [r7, #16]
 8006130:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2201      	movs	r2, #1
 8006136:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006146:	2b00      	cmp	r3, #0
 8006148:	d001      	beq.n	800614e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e000      	b.n	8006150 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800614e:	2300      	movs	r3, #0
  }
}
 8006150:	4618      	mov	r0, r3
 8006152:	3728      	adds	r7, #40	@ 0x28
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}

08006158 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006166:	b2db      	uxtb	r3, r3
}
 8006168:	4618      	mov	r0, r3
 800616a:	370c      	adds	r7, #12
 800616c:	46bd      	mov	sp, r7
 800616e:	bc80      	pop	{r7}
 8006170:	4770      	bx	lr
	...

08006174 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b088      	sub	sp, #32
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	603b      	str	r3, [r7, #0]
 8006180:	4613      	mov	r3, r2
 8006182:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006184:	f7fc faee 	bl	8002764 <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800618c:	1a9b      	subs	r3, r3, r2
 800618e:	683a      	ldr	r2, [r7, #0]
 8006190:	4413      	add	r3, r2
 8006192:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006194:	f7fc fae6 	bl	8002764 <HAL_GetTick>
 8006198:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800619a:	4b39      	ldr	r3, [pc, #228]	@ (8006280 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	015b      	lsls	r3, r3, #5
 80061a0:	0d1b      	lsrs	r3, r3, #20
 80061a2:	69fa      	ldr	r2, [r7, #28]
 80061a4:	fb02 f303 	mul.w	r3, r2, r3
 80061a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061aa:	e054      	b.n	8006256 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b2:	d050      	beq.n	8006256 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80061b4:	f7fc fad6 	bl	8002764 <HAL_GetTick>
 80061b8:	4602      	mov	r2, r0
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	69fa      	ldr	r2, [r7, #28]
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d902      	bls.n	80061ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d13d      	bne.n	8006246 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	685a      	ldr	r2, [r3, #4]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80061d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061e2:	d111      	bne.n	8006208 <SPI_WaitFlagStateUntilTimeout+0x94>
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061ec:	d004      	beq.n	80061f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061f6:	d107      	bne.n	8006208 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006206:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800620c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006210:	d10f      	bne.n	8006232 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006220:	601a      	str	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006230:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2201      	movs	r2, #1
 8006236:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	e017      	b.n	8006276 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d101      	bne.n	8006250 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800624c:	2300      	movs	r3, #0
 800624e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	3b01      	subs	r3, #1
 8006254:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	689a      	ldr	r2, [r3, #8]
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	4013      	ands	r3, r2
 8006260:	68ba      	ldr	r2, [r7, #8]
 8006262:	429a      	cmp	r2, r3
 8006264:	bf0c      	ite	eq
 8006266:	2301      	moveq	r3, #1
 8006268:	2300      	movne	r3, #0
 800626a:	b2db      	uxtb	r3, r3
 800626c:	461a      	mov	r2, r3
 800626e:	79fb      	ldrb	r3, [r7, #7]
 8006270:	429a      	cmp	r2, r3
 8006272:	d19b      	bne.n	80061ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006274:	2300      	movs	r3, #0
}
 8006276:	4618      	mov	r0, r3
 8006278:	3720      	adds	r7, #32
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	20000000 	.word	0x20000000

08006284 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b086      	sub	sp, #24
 8006288:	af02      	add	r7, sp, #8
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	60b9      	str	r1, [r7, #8]
 800628e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006298:	d111      	bne.n	80062be <SPI_EndRxTransaction+0x3a>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062a2:	d004      	beq.n	80062ae <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062ac:	d107      	bne.n	80062be <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062bc:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062c6:	d117      	bne.n	80062f8 <SPI_EndRxTransaction+0x74>
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062d0:	d112      	bne.n	80062f8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	9300      	str	r3, [sp, #0]
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	2200      	movs	r2, #0
 80062da:	2101      	movs	r1, #1
 80062dc:	68f8      	ldr	r0, [r7, #12]
 80062de:	f7ff ff49 	bl	8006174 <SPI_WaitFlagStateUntilTimeout>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d01a      	beq.n	800631e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ec:	f043 0220 	orr.w	r2, r3, #32
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80062f4:	2303      	movs	r3, #3
 80062f6:	e013      	b.n	8006320 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	2200      	movs	r2, #0
 8006300:	2180      	movs	r1, #128	@ 0x80
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f7ff ff36 	bl	8006174 <SPI_WaitFlagStateUntilTimeout>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d007      	beq.n	800631e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006312:	f043 0220 	orr.w	r2, r3, #32
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e000      	b.n	8006320 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800631e:	2300      	movs	r3, #0
}
 8006320:	4618      	mov	r0, r3
 8006322:	3710      	adds	r7, #16
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}

08006328 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b086      	sub	sp, #24
 800632c:	af02      	add	r7, sp, #8
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	9300      	str	r3, [sp, #0]
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	2201      	movs	r2, #1
 800633c:	2102      	movs	r1, #2
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f7ff ff18 	bl	8006174 <SPI_WaitFlagStateUntilTimeout>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d007      	beq.n	800635a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800634e:	f043 0220 	orr.w	r2, r3, #32
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e013      	b.n	8006382 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	9300      	str	r3, [sp, #0]
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	2200      	movs	r2, #0
 8006362:	2180      	movs	r1, #128	@ 0x80
 8006364:	68f8      	ldr	r0, [r7, #12]
 8006366:	f7ff ff05 	bl	8006174 <SPI_WaitFlagStateUntilTimeout>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d007      	beq.n	8006380 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006374:	f043 0220 	orr.w	r2, r3, #32
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800637c:	2303      	movs	r3, #3
 800637e:	e000      	b.n	8006382 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006380:	2300      	movs	r3, #0
}
 8006382:	4618      	mov	r0, r3
 8006384:	3710      	adds	r7, #16
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}

0800638a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800638a:	b580      	push	{r7, lr}
 800638c:	b082      	sub	sp, #8
 800638e:	af00      	add	r7, sp, #0
 8006390:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d101      	bne.n	800639c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	e041      	b.n	8006420 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063a2:	b2db      	uxtb	r3, r3
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d106      	bne.n	80063b6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f7fc f8bd 	bl	8002530 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2202      	movs	r2, #2
 80063ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	3304      	adds	r3, #4
 80063c6:	4619      	mov	r1, r3
 80063c8:	4610      	mov	r0, r2
 80063ca:	f000 fa5b 	bl	8006884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2201      	movs	r2, #1
 80063e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2201      	movs	r2, #1
 80063ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2201      	movs	r2, #1
 80063f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2201      	movs	r2, #1
 8006402:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2201      	movs	r2, #1
 800640a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800641e:	2300      	movs	r3, #0
}
 8006420:	4618      	mov	r0, r3
 8006422:	3708      	adds	r7, #8
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006428:	b480      	push	{r7}
 800642a:	b085      	sub	sp, #20
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006436:	b2db      	uxtb	r3, r3
 8006438:	2b01      	cmp	r3, #1
 800643a:	d001      	beq.n	8006440 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800643c:	2301      	movs	r3, #1
 800643e:	e03a      	b.n	80064b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2202      	movs	r2, #2
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	68da      	ldr	r2, [r3, #12]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f042 0201 	orr.w	r2, r2, #1
 8006456:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a18      	ldr	r2, [pc, #96]	@ (80064c0 <HAL_TIM_Base_Start_IT+0x98>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d00e      	beq.n	8006480 <HAL_TIM_Base_Start_IT+0x58>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800646a:	d009      	beq.n	8006480 <HAL_TIM_Base_Start_IT+0x58>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a14      	ldr	r2, [pc, #80]	@ (80064c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d004      	beq.n	8006480 <HAL_TIM_Base_Start_IT+0x58>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a13      	ldr	r2, [pc, #76]	@ (80064c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d111      	bne.n	80064a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	f003 0307 	and.w	r3, r3, #7
 800648a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2b06      	cmp	r3, #6
 8006490:	d010      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f042 0201 	orr.w	r2, r2, #1
 80064a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064a2:	e007      	b.n	80064b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f042 0201 	orr.w	r2, r2, #1
 80064b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bc80      	pop	{r7}
 80064be:	4770      	bx	lr
 80064c0:	40012c00 	.word	0x40012c00
 80064c4:	40000400 	.word	0x40000400
 80064c8:	40000800 	.word	0x40000800

080064cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b084      	sub	sp, #16
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	f003 0302 	and.w	r3, r3, #2
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d020      	beq.n	8006530 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f003 0302 	and.w	r3, r3, #2
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d01b      	beq.n	8006530 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f06f 0202 	mvn.w	r2, #2
 8006500:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2201      	movs	r2, #1
 8006506:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	699b      	ldr	r3, [r3, #24]
 800650e:	f003 0303 	and.w	r3, r3, #3
 8006512:	2b00      	cmp	r3, #0
 8006514:	d003      	beq.n	800651e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f000 f998 	bl	800684c <HAL_TIM_IC_CaptureCallback>
 800651c:	e005      	b.n	800652a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f000 f98b 	bl	800683a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 f99a 	bl	800685e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	f003 0304 	and.w	r3, r3, #4
 8006536:	2b00      	cmp	r3, #0
 8006538:	d020      	beq.n	800657c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f003 0304 	and.w	r3, r3, #4
 8006540:	2b00      	cmp	r3, #0
 8006542:	d01b      	beq.n	800657c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f06f 0204 	mvn.w	r2, #4
 800654c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2202      	movs	r2, #2
 8006552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800655e:	2b00      	cmp	r3, #0
 8006560:	d003      	beq.n	800656a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f972 	bl	800684c <HAL_TIM_IC_CaptureCallback>
 8006568:	e005      	b.n	8006576 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 f965 	bl	800683a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 f974 	bl	800685e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	f003 0308 	and.w	r3, r3, #8
 8006582:	2b00      	cmp	r3, #0
 8006584:	d020      	beq.n	80065c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f003 0308 	and.w	r3, r3, #8
 800658c:	2b00      	cmp	r3, #0
 800658e:	d01b      	beq.n	80065c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f06f 0208 	mvn.w	r2, #8
 8006598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2204      	movs	r2, #4
 800659e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	69db      	ldr	r3, [r3, #28]
 80065a6:	f003 0303 	and.w	r3, r3, #3
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d003      	beq.n	80065b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 f94c 	bl	800684c <HAL_TIM_IC_CaptureCallback>
 80065b4:	e005      	b.n	80065c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 f93f 	bl	800683a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 f94e 	bl	800685e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	f003 0310 	and.w	r3, r3, #16
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d020      	beq.n	8006614 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f003 0310 	and.w	r3, r3, #16
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d01b      	beq.n	8006614 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f06f 0210 	mvn.w	r2, #16
 80065e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2208      	movs	r2, #8
 80065ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	69db      	ldr	r3, [r3, #28]
 80065f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d003      	beq.n	8006602 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 f926 	bl	800684c <HAL_TIM_IC_CaptureCallback>
 8006600:	e005      	b.n	800660e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 f919 	bl	800683a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 f928 	bl	800685e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00c      	beq.n	8006638 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f003 0301 	and.w	r3, r3, #1
 8006624:	2b00      	cmp	r3, #0
 8006626:	d007      	beq.n	8006638 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f06f 0201 	mvn.w	r2, #1
 8006630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f7fb fbf0 	bl	8001e18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00c      	beq.n	800665c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006648:	2b00      	cmp	r3, #0
 800664a:	d007      	beq.n	800665c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f000 fa7f 	bl	8006b5a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006662:	2b00      	cmp	r3, #0
 8006664:	d00c      	beq.n	8006680 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800666c:	2b00      	cmp	r3, #0
 800666e:	d007      	beq.n	8006680 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f8f8 	bl	8006870 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	f003 0320 	and.w	r3, r3, #32
 8006686:	2b00      	cmp	r3, #0
 8006688:	d00c      	beq.n	80066a4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f003 0320 	and.w	r3, r3, #32
 8006690:	2b00      	cmp	r3, #0
 8006692:	d007      	beq.n	80066a4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f06f 0220 	mvn.w	r2, #32
 800669c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 fa52 	bl	8006b48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066a4:	bf00      	nop
 80066a6:	3710      	adds	r7, #16
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066b6:	2300      	movs	r3, #0
 80066b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d101      	bne.n	80066c8 <HAL_TIM_ConfigClockSource+0x1c>
 80066c4:	2302      	movs	r3, #2
 80066c6:	e0b4      	b.n	8006832 <HAL_TIM_ConfigClockSource+0x186>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2202      	movs	r2, #2
 80066d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80066e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68ba      	ldr	r2, [r7, #8]
 80066f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006700:	d03e      	beq.n	8006780 <HAL_TIM_ConfigClockSource+0xd4>
 8006702:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006706:	f200 8087 	bhi.w	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 800670a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800670e:	f000 8086 	beq.w	800681e <HAL_TIM_ConfigClockSource+0x172>
 8006712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006716:	d87f      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006718:	2b70      	cmp	r3, #112	@ 0x70
 800671a:	d01a      	beq.n	8006752 <HAL_TIM_ConfigClockSource+0xa6>
 800671c:	2b70      	cmp	r3, #112	@ 0x70
 800671e:	d87b      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006720:	2b60      	cmp	r3, #96	@ 0x60
 8006722:	d050      	beq.n	80067c6 <HAL_TIM_ConfigClockSource+0x11a>
 8006724:	2b60      	cmp	r3, #96	@ 0x60
 8006726:	d877      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006728:	2b50      	cmp	r3, #80	@ 0x50
 800672a:	d03c      	beq.n	80067a6 <HAL_TIM_ConfigClockSource+0xfa>
 800672c:	2b50      	cmp	r3, #80	@ 0x50
 800672e:	d873      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006730:	2b40      	cmp	r3, #64	@ 0x40
 8006732:	d058      	beq.n	80067e6 <HAL_TIM_ConfigClockSource+0x13a>
 8006734:	2b40      	cmp	r3, #64	@ 0x40
 8006736:	d86f      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006738:	2b30      	cmp	r3, #48	@ 0x30
 800673a:	d064      	beq.n	8006806 <HAL_TIM_ConfigClockSource+0x15a>
 800673c:	2b30      	cmp	r3, #48	@ 0x30
 800673e:	d86b      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006740:	2b20      	cmp	r3, #32
 8006742:	d060      	beq.n	8006806 <HAL_TIM_ConfigClockSource+0x15a>
 8006744:	2b20      	cmp	r3, #32
 8006746:	d867      	bhi.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
 8006748:	2b00      	cmp	r3, #0
 800674a:	d05c      	beq.n	8006806 <HAL_TIM_ConfigClockSource+0x15a>
 800674c:	2b10      	cmp	r3, #16
 800674e:	d05a      	beq.n	8006806 <HAL_TIM_ConfigClockSource+0x15a>
 8006750:	e062      	b.n	8006818 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006762:	f000 f974 	bl	8006a4e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006774:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68ba      	ldr	r2, [r7, #8]
 800677c:	609a      	str	r2, [r3, #8]
      break;
 800677e:	e04f      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006790:	f000 f95d 	bl	8006a4e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689a      	ldr	r2, [r3, #8]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067a2:	609a      	str	r2, [r3, #8]
      break;
 80067a4:	e03c      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067b2:	461a      	mov	r2, r3
 80067b4:	f000 f8d4 	bl	8006960 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2150      	movs	r1, #80	@ 0x50
 80067be:	4618      	mov	r0, r3
 80067c0:	f000 f92b 	bl	8006a1a <TIM_ITRx_SetConfig>
      break;
 80067c4:	e02c      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067d2:	461a      	mov	r2, r3
 80067d4:	f000 f8f2 	bl	80069bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2160      	movs	r1, #96	@ 0x60
 80067de:	4618      	mov	r0, r3
 80067e0:	f000 f91b 	bl	8006a1a <TIM_ITRx_SetConfig>
      break;
 80067e4:	e01c      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067f2:	461a      	mov	r2, r3
 80067f4:	f000 f8b4 	bl	8006960 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2140      	movs	r1, #64	@ 0x40
 80067fe:	4618      	mov	r0, r3
 8006800:	f000 f90b 	bl	8006a1a <TIM_ITRx_SetConfig>
      break;
 8006804:	e00c      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4619      	mov	r1, r3
 8006810:	4610      	mov	r0, r2
 8006812:	f000 f902 	bl	8006a1a <TIM_ITRx_SetConfig>
      break;
 8006816:	e003      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	73fb      	strb	r3, [r7, #15]
      break;
 800681c:	e000      	b.n	8006820 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800681e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006830:	7bfb      	ldrb	r3, [r7, #15]
}
 8006832:	4618      	mov	r0, r3
 8006834:	3710      	adds	r7, #16
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}

0800683a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800683a:	b480      	push	{r7}
 800683c:	b083      	sub	sp, #12
 800683e:	af00      	add	r7, sp, #0
 8006840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006842:	bf00      	nop
 8006844:	370c      	adds	r7, #12
 8006846:	46bd      	mov	sp, r7
 8006848:	bc80      	pop	{r7}
 800684a:	4770      	bx	lr

0800684c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006854:	bf00      	nop
 8006856:	370c      	adds	r7, #12
 8006858:	46bd      	mov	sp, r7
 800685a:	bc80      	pop	{r7}
 800685c:	4770      	bx	lr

0800685e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800685e:	b480      	push	{r7}
 8006860:	b083      	sub	sp, #12
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006866:	bf00      	nop
 8006868:	370c      	adds	r7, #12
 800686a:	46bd      	mov	sp, r7
 800686c:	bc80      	pop	{r7}
 800686e:	4770      	bx	lr

08006870 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006878:	bf00      	nop
 800687a:	370c      	adds	r7, #12
 800687c:	46bd      	mov	sp, r7
 800687e:	bc80      	pop	{r7}
 8006880:	4770      	bx	lr
	...

08006884 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a2f      	ldr	r2, [pc, #188]	@ (8006954 <TIM_Base_SetConfig+0xd0>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d00b      	beq.n	80068b4 <TIM_Base_SetConfig+0x30>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068a2:	d007      	beq.n	80068b4 <TIM_Base_SetConfig+0x30>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a2c      	ldr	r2, [pc, #176]	@ (8006958 <TIM_Base_SetConfig+0xd4>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d003      	beq.n	80068b4 <TIM_Base_SetConfig+0x30>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a2b      	ldr	r2, [pc, #172]	@ (800695c <TIM_Base_SetConfig+0xd8>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d108      	bne.n	80068c6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a22      	ldr	r2, [pc, #136]	@ (8006954 <TIM_Base_SetConfig+0xd0>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d00b      	beq.n	80068e6 <TIM_Base_SetConfig+0x62>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068d4:	d007      	beq.n	80068e6 <TIM_Base_SetConfig+0x62>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a1f      	ldr	r2, [pc, #124]	@ (8006958 <TIM_Base_SetConfig+0xd4>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d003      	beq.n	80068e6 <TIM_Base_SetConfig+0x62>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4a1e      	ldr	r2, [pc, #120]	@ (800695c <TIM_Base_SetConfig+0xd8>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d108      	bne.n	80068f8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	68db      	ldr	r3, [r3, #12]
 80068f2:	68fa      	ldr	r2, [r7, #12]
 80068f4:	4313      	orrs	r3, r2
 80068f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	695b      	ldr	r3, [r3, #20]
 8006902:	4313      	orrs	r3, r2
 8006904:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	68fa      	ldr	r2, [r7, #12]
 800690a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	689a      	ldr	r2, [r3, #8]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a0d      	ldr	r2, [pc, #52]	@ (8006954 <TIM_Base_SetConfig+0xd0>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d103      	bne.n	800692c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	691a      	ldr	r2, [r3, #16]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	691b      	ldr	r3, [r3, #16]
 8006936:	f003 0301 	and.w	r3, r3, #1
 800693a:	2b00      	cmp	r3, #0
 800693c:	d005      	beq.n	800694a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	f023 0201 	bic.w	r2, r3, #1
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	611a      	str	r2, [r3, #16]
  }
}
 800694a:	bf00      	nop
 800694c:	3714      	adds	r7, #20
 800694e:	46bd      	mov	sp, r7
 8006950:	bc80      	pop	{r7}
 8006952:	4770      	bx	lr
 8006954:	40012c00 	.word	0x40012c00
 8006958:	40000400 	.word	0x40000400
 800695c:	40000800 	.word	0x40000800

08006960 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006960:	b480      	push	{r7}
 8006962:	b087      	sub	sp, #28
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6a1b      	ldr	r3, [r3, #32]
 8006970:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	f023 0201 	bic.w	r2, r3, #1
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	699b      	ldr	r3, [r3, #24]
 8006982:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800698a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	011b      	lsls	r3, r3, #4
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	4313      	orrs	r3, r2
 8006994:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	f023 030a 	bic.w	r3, r3, #10
 800699c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800699e:	697a      	ldr	r2, [r7, #20]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	693a      	ldr	r2, [r7, #16]
 80069aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	697a      	ldr	r2, [r7, #20]
 80069b0:	621a      	str	r2, [r3, #32]
}
 80069b2:	bf00      	nop
 80069b4:	371c      	adds	r7, #28
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bc80      	pop	{r7}
 80069ba:	4770      	bx	lr

080069bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069bc:	b480      	push	{r7}
 80069be:	b087      	sub	sp, #28
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6a1b      	ldr	r3, [r3, #32]
 80069cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	f023 0210 	bic.w	r2, r3, #16
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	699b      	ldr	r3, [r3, #24]
 80069de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	031b      	lsls	r3, r3, #12
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069f8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	011b      	lsls	r3, r3, #4
 80069fe:	697a      	ldr	r2, [r7, #20]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	693a      	ldr	r2, [r7, #16]
 8006a08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	621a      	str	r2, [r3, #32]
}
 8006a10:	bf00      	nop
 8006a12:	371c      	adds	r7, #28
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bc80      	pop	{r7}
 8006a18:	4770      	bx	lr

08006a1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a1a:	b480      	push	{r7}
 8006a1c:	b085      	sub	sp, #20
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
 8006a22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a32:	683a      	ldr	r2, [r7, #0]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	f043 0307 	orr.w	r3, r3, #7
 8006a3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	68fa      	ldr	r2, [r7, #12]
 8006a42:	609a      	str	r2, [r3, #8]
}
 8006a44:	bf00      	nop
 8006a46:	3714      	adds	r7, #20
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bc80      	pop	{r7}
 8006a4c:	4770      	bx	lr

08006a4e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a4e:	b480      	push	{r7}
 8006a50:	b087      	sub	sp, #28
 8006a52:	af00      	add	r7, sp, #0
 8006a54:	60f8      	str	r0, [r7, #12]
 8006a56:	60b9      	str	r1, [r7, #8]
 8006a58:	607a      	str	r2, [r7, #4]
 8006a5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a68:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	021a      	lsls	r2, r3, #8
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	431a      	orrs	r2, r3
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	697a      	ldr	r2, [r7, #20]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	609a      	str	r2, [r3, #8]
}
 8006a82:	bf00      	nop
 8006a84:	371c      	adds	r7, #28
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bc80      	pop	{r7}
 8006a8a:	4770      	bx	lr

08006a8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b085      	sub	sp, #20
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d101      	bne.n	8006aa4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006aa0:	2302      	movs	r3, #2
 8006aa2:	e046      	b.n	8006b32 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2202      	movs	r2, #2
 8006ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68fa      	ldr	r2, [r7, #12]
 8006adc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a16      	ldr	r2, [pc, #88]	@ (8006b3c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d00e      	beq.n	8006b06 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006af0:	d009      	beq.n	8006b06 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a12      	ldr	r2, [pc, #72]	@ (8006b40 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d004      	beq.n	8006b06 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a10      	ldr	r2, [pc, #64]	@ (8006b44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d10c      	bne.n	8006b20 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	68ba      	ldr	r2, [r7, #8]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68ba      	ldr	r2, [r7, #8]
 8006b1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3714      	adds	r7, #20
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bc80      	pop	{r7}
 8006b3a:	4770      	bx	lr
 8006b3c:	40012c00 	.word	0x40012c00
 8006b40:	40000400 	.word	0x40000400
 8006b44:	40000800 	.word	0x40000800

08006b48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bc80      	pop	{r7}
 8006b58:	4770      	bx	lr

08006b5a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b5a:	b480      	push	{r7}
 8006b5c:	b083      	sub	sp, #12
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b62:	bf00      	nop
 8006b64:	370c      	adds	r7, #12
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bc80      	pop	{r7}
 8006b6a:	4770      	bx	lr

08006b6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b082      	sub	sp, #8
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d101      	bne.n	8006b7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e042      	b.n	8006c04 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d106      	bne.n	8006b98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f7fb fd1c 	bl	80025d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2224      	movs	r2, #36	@ 0x24
 8006b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	68da      	ldr	r2, [r3, #12]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006bae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f000 f971 	bl	8006e98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	691a      	ldr	r2, [r3, #16]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006bc4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	695a      	ldr	r2, [r3, #20]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006bd4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68da      	ldr	r2, [r3, #12]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006be4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2220      	movs	r2, #32
 8006bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2220      	movs	r2, #32
 8006bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006c02:	2300      	movs	r3, #0
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3708      	adds	r7, #8
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}

08006c0c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b08a      	sub	sp, #40	@ 0x28
 8006c10:	af02      	add	r7, sp, #8
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	603b      	str	r3, [r7, #0]
 8006c18:	4613      	mov	r3, r2
 8006c1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	2b20      	cmp	r3, #32
 8006c2a:	d175      	bne.n	8006d18 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d002      	beq.n	8006c38 <HAL_UART_Transmit+0x2c>
 8006c32:	88fb      	ldrh	r3, [r7, #6]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d101      	bne.n	8006c3c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e06e      	b.n	8006d1a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2221      	movs	r2, #33	@ 0x21
 8006c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c4a:	f7fb fd8b 	bl	8002764 <HAL_GetTick>
 8006c4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	88fa      	ldrh	r2, [r7, #6]
 8006c54:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	88fa      	ldrh	r2, [r7, #6]
 8006c5a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c64:	d108      	bne.n	8006c78 <HAL_UART_Transmit+0x6c>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d104      	bne.n	8006c78 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	61bb      	str	r3, [r7, #24]
 8006c76:	e003      	b.n	8006c80 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c80:	e02e      	b.n	8006ce0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	9300      	str	r3, [sp, #0]
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	2180      	movs	r1, #128	@ 0x80
 8006c8c:	68f8      	ldr	r0, [r7, #12]
 8006c8e:	f000 f848 	bl	8006d22 <UART_WaitOnFlagUntilTimeout>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d005      	beq.n	8006ca4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	2220      	movs	r2, #32
 8006c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006ca0:	2303      	movs	r3, #3
 8006ca2:	e03a      	b.n	8006d1a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d10b      	bne.n	8006cc2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	881b      	ldrh	r3, [r3, #0]
 8006cae:	461a      	mov	r2, r3
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006cb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006cba:	69bb      	ldr	r3, [r7, #24]
 8006cbc:	3302      	adds	r3, #2
 8006cbe:	61bb      	str	r3, [r7, #24]
 8006cc0:	e007      	b.n	8006cd2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	781a      	ldrb	r2, [r3, #0]
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	3301      	adds	r3, #1
 8006cd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	3b01      	subs	r3, #1
 8006cda:	b29a      	uxth	r2, r3
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1cb      	bne.n	8006c82 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	9300      	str	r3, [sp, #0]
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	2140      	movs	r1, #64	@ 0x40
 8006cf4:	68f8      	ldr	r0, [r7, #12]
 8006cf6:	f000 f814 	bl	8006d22 <UART_WaitOnFlagUntilTimeout>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d005      	beq.n	8006d0c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2220      	movs	r2, #32
 8006d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006d08:	2303      	movs	r3, #3
 8006d0a:	e006      	b.n	8006d1a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2220      	movs	r2, #32
 8006d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006d14:	2300      	movs	r3, #0
 8006d16:	e000      	b.n	8006d1a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006d18:	2302      	movs	r3, #2
  }
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	3720      	adds	r7, #32
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}

08006d22 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006d22:	b580      	push	{r7, lr}
 8006d24:	b086      	sub	sp, #24
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	60f8      	str	r0, [r7, #12]
 8006d2a:	60b9      	str	r1, [r7, #8]
 8006d2c:	603b      	str	r3, [r7, #0]
 8006d2e:	4613      	mov	r3, r2
 8006d30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d32:	e03b      	b.n	8006dac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d34:	6a3b      	ldr	r3, [r7, #32]
 8006d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d3a:	d037      	beq.n	8006dac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d3c:	f7fb fd12 	bl	8002764 <HAL_GetTick>
 8006d40:	4602      	mov	r2, r0
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	1ad3      	subs	r3, r2, r3
 8006d46:	6a3a      	ldr	r2, [r7, #32]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d302      	bcc.n	8006d52 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d4c:	6a3b      	ldr	r3, [r7, #32]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d101      	bne.n	8006d56 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d52:	2303      	movs	r3, #3
 8006d54:	e03a      	b.n	8006dcc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	68db      	ldr	r3, [r3, #12]
 8006d5c:	f003 0304 	and.w	r3, r3, #4
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d023      	beq.n	8006dac <UART_WaitOnFlagUntilTimeout+0x8a>
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	2b80      	cmp	r3, #128	@ 0x80
 8006d68:	d020      	beq.n	8006dac <UART_WaitOnFlagUntilTimeout+0x8a>
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	2b40      	cmp	r3, #64	@ 0x40
 8006d6e:	d01d      	beq.n	8006dac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0308 	and.w	r3, r3, #8
 8006d7a:	2b08      	cmp	r3, #8
 8006d7c:	d116      	bne.n	8006dac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006d7e:	2300      	movs	r3, #0
 8006d80:	617b      	str	r3, [r7, #20]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	617b      	str	r3, [r7, #20]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	617b      	str	r3, [r7, #20]
 8006d92:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d94:	68f8      	ldr	r0, [r7, #12]
 8006d96:	f000 f81d 	bl	8006dd4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2208      	movs	r2, #8
 8006d9e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2200      	movs	r2, #0
 8006da4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	e00f      	b.n	8006dcc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	4013      	ands	r3, r2
 8006db6:	68ba      	ldr	r2, [r7, #8]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	bf0c      	ite	eq
 8006dbc:	2301      	moveq	r3, #1
 8006dbe:	2300      	movne	r3, #0
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	79fb      	ldrb	r3, [r7, #7]
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d0b4      	beq.n	8006d34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006dca:	2300      	movs	r3, #0
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3718      	adds	r7, #24
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}

08006dd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b095      	sub	sp, #84	@ 0x54
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	330c      	adds	r3, #12
 8006de2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006de6:	e853 3f00 	ldrex	r3, [r3]
 8006dea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	330c      	adds	r3, #12
 8006dfa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006dfc:	643a      	str	r2, [r7, #64]	@ 0x40
 8006dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e04:	e841 2300 	strex	r3, r2, [r1]
 8006e08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d1e5      	bne.n	8006ddc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	3314      	adds	r3, #20
 8006e16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e18:	6a3b      	ldr	r3, [r7, #32]
 8006e1a:	e853 3f00 	ldrex	r3, [r3]
 8006e1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e20:	69fb      	ldr	r3, [r7, #28]
 8006e22:	f023 0301 	bic.w	r3, r3, #1
 8006e26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	3314      	adds	r3, #20
 8006e2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e38:	e841 2300 	strex	r3, r2, [r1]
 8006e3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d1e5      	bne.n	8006e10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d119      	bne.n	8006e80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	330c      	adds	r3, #12
 8006e52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	e853 3f00 	ldrex	r3, [r3]
 8006e5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	f023 0310 	bic.w	r3, r3, #16
 8006e62:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	330c      	adds	r3, #12
 8006e6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e6c:	61ba      	str	r2, [r7, #24]
 8006e6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e70:	6979      	ldr	r1, [r7, #20]
 8006e72:	69ba      	ldr	r2, [r7, #24]
 8006e74:	e841 2300 	strex	r3, r2, [r1]
 8006e78:	613b      	str	r3, [r7, #16]
   return(result);
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d1e5      	bne.n	8006e4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2220      	movs	r2, #32
 8006e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006e8e:	bf00      	nop
 8006e90:	3754      	adds	r7, #84	@ 0x54
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bc80      	pop	{r7}
 8006e96:	4770      	bx	lr

08006e98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	68da      	ldr	r2, [r3, #12]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	430a      	orrs	r2, r1
 8006eb4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	689a      	ldr	r2, [r3, #8]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	431a      	orrs	r2, r3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	68db      	ldr	r3, [r3, #12]
 8006ece:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006ed2:	f023 030c 	bic.w	r3, r3, #12
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	6812      	ldr	r2, [r2, #0]
 8006eda:	68b9      	ldr	r1, [r7, #8]
 8006edc:	430b      	orrs	r3, r1
 8006ede:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	695b      	ldr	r3, [r3, #20]
 8006ee6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	699a      	ldr	r2, [r3, #24]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	430a      	orrs	r2, r1
 8006ef4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a2c      	ldr	r2, [pc, #176]	@ (8006fac <UART_SetConfig+0x114>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d103      	bne.n	8006f08 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006f00:	f7fe fb02 	bl	8005508 <HAL_RCC_GetPCLK2Freq>
 8006f04:	60f8      	str	r0, [r7, #12]
 8006f06:	e002      	b.n	8006f0e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006f08:	f7fe faea 	bl	80054e0 <HAL_RCC_GetPCLK1Freq>
 8006f0c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f0e:	68fa      	ldr	r2, [r7, #12]
 8006f10:	4613      	mov	r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	4413      	add	r3, r2
 8006f16:	009a      	lsls	r2, r3, #2
 8006f18:	441a      	add	r2, r3
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f24:	4a22      	ldr	r2, [pc, #136]	@ (8006fb0 <UART_SetConfig+0x118>)
 8006f26:	fba2 2303 	umull	r2, r3, r2, r3
 8006f2a:	095b      	lsrs	r3, r3, #5
 8006f2c:	0119      	lsls	r1, r3, #4
 8006f2e:	68fa      	ldr	r2, [r7, #12]
 8006f30:	4613      	mov	r3, r2
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	4413      	add	r3, r2
 8006f36:	009a      	lsls	r2, r3, #2
 8006f38:	441a      	add	r2, r3
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	fbb2 f2f3 	udiv	r2, r2, r3
 8006f44:	4b1a      	ldr	r3, [pc, #104]	@ (8006fb0 <UART_SetConfig+0x118>)
 8006f46:	fba3 0302 	umull	r0, r3, r3, r2
 8006f4a:	095b      	lsrs	r3, r3, #5
 8006f4c:	2064      	movs	r0, #100	@ 0x64
 8006f4e:	fb00 f303 	mul.w	r3, r0, r3
 8006f52:	1ad3      	subs	r3, r2, r3
 8006f54:	011b      	lsls	r3, r3, #4
 8006f56:	3332      	adds	r3, #50	@ 0x32
 8006f58:	4a15      	ldr	r2, [pc, #84]	@ (8006fb0 <UART_SetConfig+0x118>)
 8006f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f5e:	095b      	lsrs	r3, r3, #5
 8006f60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006f64:	4419      	add	r1, r3
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	4613      	mov	r3, r2
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	4413      	add	r3, r2
 8006f6e:	009a      	lsls	r2, r3, #2
 8006f70:	441a      	add	r2, r3
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	fbb2 f2f3 	udiv	r2, r2, r3
 8006f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8006fb0 <UART_SetConfig+0x118>)
 8006f7e:	fba3 0302 	umull	r0, r3, r3, r2
 8006f82:	095b      	lsrs	r3, r3, #5
 8006f84:	2064      	movs	r0, #100	@ 0x64
 8006f86:	fb00 f303 	mul.w	r3, r0, r3
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	011b      	lsls	r3, r3, #4
 8006f8e:	3332      	adds	r3, #50	@ 0x32
 8006f90:	4a07      	ldr	r2, [pc, #28]	@ (8006fb0 <UART_SetConfig+0x118>)
 8006f92:	fba2 2303 	umull	r2, r3, r2, r3
 8006f96:	095b      	lsrs	r3, r3, #5
 8006f98:	f003 020f 	and.w	r2, r3, #15
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	440a      	add	r2, r1
 8006fa2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006fa4:	bf00      	nop
 8006fa6:	3710      	adds	r7, #16
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}
 8006fac:	40013800 	.word	0x40013800
 8006fb0:	51eb851f 	.word	0x51eb851f

08006fb4 <__assert_func>:
 8006fb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fb6:	4614      	mov	r4, r2
 8006fb8:	461a      	mov	r2, r3
 8006fba:	4b09      	ldr	r3, [pc, #36]	@ (8006fe0 <__assert_func+0x2c>)
 8006fbc:	4605      	mov	r5, r0
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68d8      	ldr	r0, [r3, #12]
 8006fc2:	b14c      	cbz	r4, 8006fd8 <__assert_func+0x24>
 8006fc4:	4b07      	ldr	r3, [pc, #28]	@ (8006fe4 <__assert_func+0x30>)
 8006fc6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fca:	9100      	str	r1, [sp, #0]
 8006fcc:	462b      	mov	r3, r5
 8006fce:	4906      	ldr	r1, [pc, #24]	@ (8006fe8 <__assert_func+0x34>)
 8006fd0:	f000 fd0c 	bl	80079ec <fiprintf>
 8006fd4:	f000 fe4f 	bl	8007c76 <abort>
 8006fd8:	4b04      	ldr	r3, [pc, #16]	@ (8006fec <__assert_func+0x38>)
 8006fda:	461c      	mov	r4, r3
 8006fdc:	e7f3      	b.n	8006fc6 <__assert_func+0x12>
 8006fde:	bf00      	nop
 8006fe0:	20000018 	.word	0x20000018
 8006fe4:	08009e4e 	.word	0x08009e4e
 8006fe8:	08009e5b 	.word	0x08009e5b
 8006fec:	08009e89 	.word	0x08009e89

08006ff0 <__cvt>:
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ff6:	461d      	mov	r5, r3
 8006ff8:	bfbb      	ittet	lt
 8006ffa:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006ffe:	461d      	movlt	r5, r3
 8007000:	2300      	movge	r3, #0
 8007002:	232d      	movlt	r3, #45	@ 0x2d
 8007004:	b088      	sub	sp, #32
 8007006:	4614      	mov	r4, r2
 8007008:	bfb8      	it	lt
 800700a:	4614      	movlt	r4, r2
 800700c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800700e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007010:	7013      	strb	r3, [r2, #0]
 8007012:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007014:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8007018:	f023 0820 	bic.w	r8, r3, #32
 800701c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007020:	d005      	beq.n	800702e <__cvt+0x3e>
 8007022:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007026:	d100      	bne.n	800702a <__cvt+0x3a>
 8007028:	3601      	adds	r6, #1
 800702a:	2302      	movs	r3, #2
 800702c:	e000      	b.n	8007030 <__cvt+0x40>
 800702e:	2303      	movs	r3, #3
 8007030:	aa07      	add	r2, sp, #28
 8007032:	9204      	str	r2, [sp, #16]
 8007034:	aa06      	add	r2, sp, #24
 8007036:	e9cd a202 	strd	sl, r2, [sp, #8]
 800703a:	e9cd 3600 	strd	r3, r6, [sp]
 800703e:	4622      	mov	r2, r4
 8007040:	462b      	mov	r3, r5
 8007042:	f000 fea9 	bl	8007d98 <_dtoa_r>
 8007046:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800704a:	4607      	mov	r7, r0
 800704c:	d119      	bne.n	8007082 <__cvt+0x92>
 800704e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007050:	07db      	lsls	r3, r3, #31
 8007052:	d50e      	bpl.n	8007072 <__cvt+0x82>
 8007054:	eb00 0906 	add.w	r9, r0, r6
 8007058:	2200      	movs	r2, #0
 800705a:	2300      	movs	r3, #0
 800705c:	4620      	mov	r0, r4
 800705e:	4629      	mov	r1, r5
 8007060:	f7f9 fca2 	bl	80009a8 <__aeabi_dcmpeq>
 8007064:	b108      	cbz	r0, 800706a <__cvt+0x7a>
 8007066:	f8cd 901c 	str.w	r9, [sp, #28]
 800706a:	2230      	movs	r2, #48	@ 0x30
 800706c:	9b07      	ldr	r3, [sp, #28]
 800706e:	454b      	cmp	r3, r9
 8007070:	d31e      	bcc.n	80070b0 <__cvt+0xc0>
 8007072:	4638      	mov	r0, r7
 8007074:	9b07      	ldr	r3, [sp, #28]
 8007076:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007078:	1bdb      	subs	r3, r3, r7
 800707a:	6013      	str	r3, [r2, #0]
 800707c:	b008      	add	sp, #32
 800707e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007082:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007086:	eb00 0906 	add.w	r9, r0, r6
 800708a:	d1e5      	bne.n	8007058 <__cvt+0x68>
 800708c:	7803      	ldrb	r3, [r0, #0]
 800708e:	2b30      	cmp	r3, #48	@ 0x30
 8007090:	d10a      	bne.n	80070a8 <__cvt+0xb8>
 8007092:	2200      	movs	r2, #0
 8007094:	2300      	movs	r3, #0
 8007096:	4620      	mov	r0, r4
 8007098:	4629      	mov	r1, r5
 800709a:	f7f9 fc85 	bl	80009a8 <__aeabi_dcmpeq>
 800709e:	b918      	cbnz	r0, 80070a8 <__cvt+0xb8>
 80070a0:	f1c6 0601 	rsb	r6, r6, #1
 80070a4:	f8ca 6000 	str.w	r6, [sl]
 80070a8:	f8da 3000 	ldr.w	r3, [sl]
 80070ac:	4499      	add	r9, r3
 80070ae:	e7d3      	b.n	8007058 <__cvt+0x68>
 80070b0:	1c59      	adds	r1, r3, #1
 80070b2:	9107      	str	r1, [sp, #28]
 80070b4:	701a      	strb	r2, [r3, #0]
 80070b6:	e7d9      	b.n	800706c <__cvt+0x7c>

080070b8 <__exponent>:
 80070b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070ba:	2900      	cmp	r1, #0
 80070bc:	bfb6      	itet	lt
 80070be:	232d      	movlt	r3, #45	@ 0x2d
 80070c0:	232b      	movge	r3, #43	@ 0x2b
 80070c2:	4249      	neglt	r1, r1
 80070c4:	2909      	cmp	r1, #9
 80070c6:	7002      	strb	r2, [r0, #0]
 80070c8:	7043      	strb	r3, [r0, #1]
 80070ca:	dd29      	ble.n	8007120 <__exponent+0x68>
 80070cc:	f10d 0307 	add.w	r3, sp, #7
 80070d0:	461d      	mov	r5, r3
 80070d2:	270a      	movs	r7, #10
 80070d4:	fbb1 f6f7 	udiv	r6, r1, r7
 80070d8:	461a      	mov	r2, r3
 80070da:	fb07 1416 	mls	r4, r7, r6, r1
 80070de:	3430      	adds	r4, #48	@ 0x30
 80070e0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80070e4:	460c      	mov	r4, r1
 80070e6:	2c63      	cmp	r4, #99	@ 0x63
 80070e8:	4631      	mov	r1, r6
 80070ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80070ee:	dcf1      	bgt.n	80070d4 <__exponent+0x1c>
 80070f0:	3130      	adds	r1, #48	@ 0x30
 80070f2:	1e94      	subs	r4, r2, #2
 80070f4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80070f8:	4623      	mov	r3, r4
 80070fa:	1c41      	adds	r1, r0, #1
 80070fc:	42ab      	cmp	r3, r5
 80070fe:	d30a      	bcc.n	8007116 <__exponent+0x5e>
 8007100:	f10d 0309 	add.w	r3, sp, #9
 8007104:	1a9b      	subs	r3, r3, r2
 8007106:	42ac      	cmp	r4, r5
 8007108:	bf88      	it	hi
 800710a:	2300      	movhi	r3, #0
 800710c:	3302      	adds	r3, #2
 800710e:	4403      	add	r3, r0
 8007110:	1a18      	subs	r0, r3, r0
 8007112:	b003      	add	sp, #12
 8007114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007116:	f813 6b01 	ldrb.w	r6, [r3], #1
 800711a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800711e:	e7ed      	b.n	80070fc <__exponent+0x44>
 8007120:	2330      	movs	r3, #48	@ 0x30
 8007122:	3130      	adds	r1, #48	@ 0x30
 8007124:	7083      	strb	r3, [r0, #2]
 8007126:	70c1      	strb	r1, [r0, #3]
 8007128:	1d03      	adds	r3, r0, #4
 800712a:	e7f1      	b.n	8007110 <__exponent+0x58>

0800712c <_printf_float>:
 800712c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007130:	b091      	sub	sp, #68	@ 0x44
 8007132:	460c      	mov	r4, r1
 8007134:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007138:	4616      	mov	r6, r2
 800713a:	461f      	mov	r7, r3
 800713c:	4605      	mov	r5, r0
 800713e:	f000 fd07 	bl	8007b50 <_localeconv_r>
 8007142:	6803      	ldr	r3, [r0, #0]
 8007144:	4618      	mov	r0, r3
 8007146:	9308      	str	r3, [sp, #32]
 8007148:	f7f9 f802 	bl	8000150 <strlen>
 800714c:	2300      	movs	r3, #0
 800714e:	930e      	str	r3, [sp, #56]	@ 0x38
 8007150:	f8d8 3000 	ldr.w	r3, [r8]
 8007154:	9009      	str	r0, [sp, #36]	@ 0x24
 8007156:	3307      	adds	r3, #7
 8007158:	f023 0307 	bic.w	r3, r3, #7
 800715c:	f103 0208 	add.w	r2, r3, #8
 8007160:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007164:	f8d4 b000 	ldr.w	fp, [r4]
 8007168:	f8c8 2000 	str.w	r2, [r8]
 800716c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007170:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007174:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007176:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800717a:	f04f 32ff 	mov.w	r2, #4294967295
 800717e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007182:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007186:	4b9c      	ldr	r3, [pc, #624]	@ (80073f8 <_printf_float+0x2cc>)
 8007188:	f7f9 fc40 	bl	8000a0c <__aeabi_dcmpun>
 800718c:	bb70      	cbnz	r0, 80071ec <_printf_float+0xc0>
 800718e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007192:	f04f 32ff 	mov.w	r2, #4294967295
 8007196:	4b98      	ldr	r3, [pc, #608]	@ (80073f8 <_printf_float+0x2cc>)
 8007198:	f7f9 fc1a 	bl	80009d0 <__aeabi_dcmple>
 800719c:	bb30      	cbnz	r0, 80071ec <_printf_float+0xc0>
 800719e:	2200      	movs	r2, #0
 80071a0:	2300      	movs	r3, #0
 80071a2:	4640      	mov	r0, r8
 80071a4:	4649      	mov	r1, r9
 80071a6:	f7f9 fc09 	bl	80009bc <__aeabi_dcmplt>
 80071aa:	b110      	cbz	r0, 80071b2 <_printf_float+0x86>
 80071ac:	232d      	movs	r3, #45	@ 0x2d
 80071ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071b2:	4a92      	ldr	r2, [pc, #584]	@ (80073fc <_printf_float+0x2d0>)
 80071b4:	4b92      	ldr	r3, [pc, #584]	@ (8007400 <_printf_float+0x2d4>)
 80071b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80071ba:	bf8c      	ite	hi
 80071bc:	4690      	movhi	r8, r2
 80071be:	4698      	movls	r8, r3
 80071c0:	2303      	movs	r3, #3
 80071c2:	f04f 0900 	mov.w	r9, #0
 80071c6:	6123      	str	r3, [r4, #16]
 80071c8:	f02b 0304 	bic.w	r3, fp, #4
 80071cc:	6023      	str	r3, [r4, #0]
 80071ce:	4633      	mov	r3, r6
 80071d0:	4621      	mov	r1, r4
 80071d2:	4628      	mov	r0, r5
 80071d4:	9700      	str	r7, [sp, #0]
 80071d6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80071d8:	f000 f9d4 	bl	8007584 <_printf_common>
 80071dc:	3001      	adds	r0, #1
 80071de:	f040 8090 	bne.w	8007302 <_printf_float+0x1d6>
 80071e2:	f04f 30ff 	mov.w	r0, #4294967295
 80071e6:	b011      	add	sp, #68	@ 0x44
 80071e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ec:	4642      	mov	r2, r8
 80071ee:	464b      	mov	r3, r9
 80071f0:	4640      	mov	r0, r8
 80071f2:	4649      	mov	r1, r9
 80071f4:	f7f9 fc0a 	bl	8000a0c <__aeabi_dcmpun>
 80071f8:	b148      	cbz	r0, 800720e <_printf_float+0xe2>
 80071fa:	464b      	mov	r3, r9
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	bfb8      	it	lt
 8007200:	232d      	movlt	r3, #45	@ 0x2d
 8007202:	4a80      	ldr	r2, [pc, #512]	@ (8007404 <_printf_float+0x2d8>)
 8007204:	bfb8      	it	lt
 8007206:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800720a:	4b7f      	ldr	r3, [pc, #508]	@ (8007408 <_printf_float+0x2dc>)
 800720c:	e7d3      	b.n	80071b6 <_printf_float+0x8a>
 800720e:	6863      	ldr	r3, [r4, #4]
 8007210:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8007214:	1c5a      	adds	r2, r3, #1
 8007216:	d13f      	bne.n	8007298 <_printf_float+0x16c>
 8007218:	2306      	movs	r3, #6
 800721a:	6063      	str	r3, [r4, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8007222:	6023      	str	r3, [r4, #0]
 8007224:	9206      	str	r2, [sp, #24]
 8007226:	aa0e      	add	r2, sp, #56	@ 0x38
 8007228:	e9cd a204 	strd	sl, r2, [sp, #16]
 800722c:	aa0d      	add	r2, sp, #52	@ 0x34
 800722e:	9203      	str	r2, [sp, #12]
 8007230:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8007234:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007238:	6863      	ldr	r3, [r4, #4]
 800723a:	4642      	mov	r2, r8
 800723c:	9300      	str	r3, [sp, #0]
 800723e:	4628      	mov	r0, r5
 8007240:	464b      	mov	r3, r9
 8007242:	910a      	str	r1, [sp, #40]	@ 0x28
 8007244:	f7ff fed4 	bl	8006ff0 <__cvt>
 8007248:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800724a:	4680      	mov	r8, r0
 800724c:	2947      	cmp	r1, #71	@ 0x47
 800724e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007250:	d128      	bne.n	80072a4 <_printf_float+0x178>
 8007252:	1cc8      	adds	r0, r1, #3
 8007254:	db02      	blt.n	800725c <_printf_float+0x130>
 8007256:	6863      	ldr	r3, [r4, #4]
 8007258:	4299      	cmp	r1, r3
 800725a:	dd40      	ble.n	80072de <_printf_float+0x1b2>
 800725c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007260:	fa5f fa8a 	uxtb.w	sl, sl
 8007264:	4652      	mov	r2, sl
 8007266:	3901      	subs	r1, #1
 8007268:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800726c:	910d      	str	r1, [sp, #52]	@ 0x34
 800726e:	f7ff ff23 	bl	80070b8 <__exponent>
 8007272:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007274:	4681      	mov	r9, r0
 8007276:	1813      	adds	r3, r2, r0
 8007278:	2a01      	cmp	r2, #1
 800727a:	6123      	str	r3, [r4, #16]
 800727c:	dc02      	bgt.n	8007284 <_printf_float+0x158>
 800727e:	6822      	ldr	r2, [r4, #0]
 8007280:	07d2      	lsls	r2, r2, #31
 8007282:	d501      	bpl.n	8007288 <_printf_float+0x15c>
 8007284:	3301      	adds	r3, #1
 8007286:	6123      	str	r3, [r4, #16]
 8007288:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800728c:	2b00      	cmp	r3, #0
 800728e:	d09e      	beq.n	80071ce <_printf_float+0xa2>
 8007290:	232d      	movs	r3, #45	@ 0x2d
 8007292:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007296:	e79a      	b.n	80071ce <_printf_float+0xa2>
 8007298:	2947      	cmp	r1, #71	@ 0x47
 800729a:	d1bf      	bne.n	800721c <_printf_float+0xf0>
 800729c:	2b00      	cmp	r3, #0
 800729e:	d1bd      	bne.n	800721c <_printf_float+0xf0>
 80072a0:	2301      	movs	r3, #1
 80072a2:	e7ba      	b.n	800721a <_printf_float+0xee>
 80072a4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80072a8:	d9dc      	bls.n	8007264 <_printf_float+0x138>
 80072aa:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80072ae:	d118      	bne.n	80072e2 <_printf_float+0x1b6>
 80072b0:	2900      	cmp	r1, #0
 80072b2:	6863      	ldr	r3, [r4, #4]
 80072b4:	dd0b      	ble.n	80072ce <_printf_float+0x1a2>
 80072b6:	6121      	str	r1, [r4, #16]
 80072b8:	b913      	cbnz	r3, 80072c0 <_printf_float+0x194>
 80072ba:	6822      	ldr	r2, [r4, #0]
 80072bc:	07d0      	lsls	r0, r2, #31
 80072be:	d502      	bpl.n	80072c6 <_printf_float+0x19a>
 80072c0:	3301      	adds	r3, #1
 80072c2:	440b      	add	r3, r1
 80072c4:	6123      	str	r3, [r4, #16]
 80072c6:	f04f 0900 	mov.w	r9, #0
 80072ca:	65a1      	str	r1, [r4, #88]	@ 0x58
 80072cc:	e7dc      	b.n	8007288 <_printf_float+0x15c>
 80072ce:	b913      	cbnz	r3, 80072d6 <_printf_float+0x1aa>
 80072d0:	6822      	ldr	r2, [r4, #0]
 80072d2:	07d2      	lsls	r2, r2, #31
 80072d4:	d501      	bpl.n	80072da <_printf_float+0x1ae>
 80072d6:	3302      	adds	r3, #2
 80072d8:	e7f4      	b.n	80072c4 <_printf_float+0x198>
 80072da:	2301      	movs	r3, #1
 80072dc:	e7f2      	b.n	80072c4 <_printf_float+0x198>
 80072de:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80072e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072e4:	4299      	cmp	r1, r3
 80072e6:	db05      	blt.n	80072f4 <_printf_float+0x1c8>
 80072e8:	6823      	ldr	r3, [r4, #0]
 80072ea:	6121      	str	r1, [r4, #16]
 80072ec:	07d8      	lsls	r0, r3, #31
 80072ee:	d5ea      	bpl.n	80072c6 <_printf_float+0x19a>
 80072f0:	1c4b      	adds	r3, r1, #1
 80072f2:	e7e7      	b.n	80072c4 <_printf_float+0x198>
 80072f4:	2900      	cmp	r1, #0
 80072f6:	bfcc      	ite	gt
 80072f8:	2201      	movgt	r2, #1
 80072fa:	f1c1 0202 	rsble	r2, r1, #2
 80072fe:	4413      	add	r3, r2
 8007300:	e7e0      	b.n	80072c4 <_printf_float+0x198>
 8007302:	6823      	ldr	r3, [r4, #0]
 8007304:	055a      	lsls	r2, r3, #21
 8007306:	d407      	bmi.n	8007318 <_printf_float+0x1ec>
 8007308:	6923      	ldr	r3, [r4, #16]
 800730a:	4642      	mov	r2, r8
 800730c:	4631      	mov	r1, r6
 800730e:	4628      	mov	r0, r5
 8007310:	47b8      	blx	r7
 8007312:	3001      	adds	r0, #1
 8007314:	d12b      	bne.n	800736e <_printf_float+0x242>
 8007316:	e764      	b.n	80071e2 <_printf_float+0xb6>
 8007318:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800731c:	f240 80dc 	bls.w	80074d8 <_printf_float+0x3ac>
 8007320:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007324:	2200      	movs	r2, #0
 8007326:	2300      	movs	r3, #0
 8007328:	f7f9 fb3e 	bl	80009a8 <__aeabi_dcmpeq>
 800732c:	2800      	cmp	r0, #0
 800732e:	d033      	beq.n	8007398 <_printf_float+0x26c>
 8007330:	2301      	movs	r3, #1
 8007332:	4631      	mov	r1, r6
 8007334:	4628      	mov	r0, r5
 8007336:	4a35      	ldr	r2, [pc, #212]	@ (800740c <_printf_float+0x2e0>)
 8007338:	47b8      	blx	r7
 800733a:	3001      	adds	r0, #1
 800733c:	f43f af51 	beq.w	80071e2 <_printf_float+0xb6>
 8007340:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8007344:	4543      	cmp	r3, r8
 8007346:	db02      	blt.n	800734e <_printf_float+0x222>
 8007348:	6823      	ldr	r3, [r4, #0]
 800734a:	07d8      	lsls	r0, r3, #31
 800734c:	d50f      	bpl.n	800736e <_printf_float+0x242>
 800734e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007352:	4631      	mov	r1, r6
 8007354:	4628      	mov	r0, r5
 8007356:	47b8      	blx	r7
 8007358:	3001      	adds	r0, #1
 800735a:	f43f af42 	beq.w	80071e2 <_printf_float+0xb6>
 800735e:	f04f 0900 	mov.w	r9, #0
 8007362:	f108 38ff 	add.w	r8, r8, #4294967295
 8007366:	f104 0a1a 	add.w	sl, r4, #26
 800736a:	45c8      	cmp	r8, r9
 800736c:	dc09      	bgt.n	8007382 <_printf_float+0x256>
 800736e:	6823      	ldr	r3, [r4, #0]
 8007370:	079b      	lsls	r3, r3, #30
 8007372:	f100 8102 	bmi.w	800757a <_printf_float+0x44e>
 8007376:	68e0      	ldr	r0, [r4, #12]
 8007378:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800737a:	4298      	cmp	r0, r3
 800737c:	bfb8      	it	lt
 800737e:	4618      	movlt	r0, r3
 8007380:	e731      	b.n	80071e6 <_printf_float+0xba>
 8007382:	2301      	movs	r3, #1
 8007384:	4652      	mov	r2, sl
 8007386:	4631      	mov	r1, r6
 8007388:	4628      	mov	r0, r5
 800738a:	47b8      	blx	r7
 800738c:	3001      	adds	r0, #1
 800738e:	f43f af28 	beq.w	80071e2 <_printf_float+0xb6>
 8007392:	f109 0901 	add.w	r9, r9, #1
 8007396:	e7e8      	b.n	800736a <_printf_float+0x23e>
 8007398:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800739a:	2b00      	cmp	r3, #0
 800739c:	dc38      	bgt.n	8007410 <_printf_float+0x2e4>
 800739e:	2301      	movs	r3, #1
 80073a0:	4631      	mov	r1, r6
 80073a2:	4628      	mov	r0, r5
 80073a4:	4a19      	ldr	r2, [pc, #100]	@ (800740c <_printf_float+0x2e0>)
 80073a6:	47b8      	blx	r7
 80073a8:	3001      	adds	r0, #1
 80073aa:	f43f af1a 	beq.w	80071e2 <_printf_float+0xb6>
 80073ae:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80073b2:	ea59 0303 	orrs.w	r3, r9, r3
 80073b6:	d102      	bne.n	80073be <_printf_float+0x292>
 80073b8:	6823      	ldr	r3, [r4, #0]
 80073ba:	07d9      	lsls	r1, r3, #31
 80073bc:	d5d7      	bpl.n	800736e <_printf_float+0x242>
 80073be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80073c2:	4631      	mov	r1, r6
 80073c4:	4628      	mov	r0, r5
 80073c6:	47b8      	blx	r7
 80073c8:	3001      	adds	r0, #1
 80073ca:	f43f af0a 	beq.w	80071e2 <_printf_float+0xb6>
 80073ce:	f04f 0a00 	mov.w	sl, #0
 80073d2:	f104 0b1a 	add.w	fp, r4, #26
 80073d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073d8:	425b      	negs	r3, r3
 80073da:	4553      	cmp	r3, sl
 80073dc:	dc01      	bgt.n	80073e2 <_printf_float+0x2b6>
 80073de:	464b      	mov	r3, r9
 80073e0:	e793      	b.n	800730a <_printf_float+0x1de>
 80073e2:	2301      	movs	r3, #1
 80073e4:	465a      	mov	r2, fp
 80073e6:	4631      	mov	r1, r6
 80073e8:	4628      	mov	r0, r5
 80073ea:	47b8      	blx	r7
 80073ec:	3001      	adds	r0, #1
 80073ee:	f43f aef8 	beq.w	80071e2 <_printf_float+0xb6>
 80073f2:	f10a 0a01 	add.w	sl, sl, #1
 80073f6:	e7ee      	b.n	80073d6 <_printf_float+0x2aa>
 80073f8:	7fefffff 	.word	0x7fefffff
 80073fc:	08009e8e 	.word	0x08009e8e
 8007400:	08009e8a 	.word	0x08009e8a
 8007404:	08009e96 	.word	0x08009e96
 8007408:	08009e92 	.word	0x08009e92
 800740c:	08009e9a 	.word	0x08009e9a
 8007410:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007412:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8007416:	4553      	cmp	r3, sl
 8007418:	bfa8      	it	ge
 800741a:	4653      	movge	r3, sl
 800741c:	2b00      	cmp	r3, #0
 800741e:	4699      	mov	r9, r3
 8007420:	dc36      	bgt.n	8007490 <_printf_float+0x364>
 8007422:	f04f 0b00 	mov.w	fp, #0
 8007426:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800742a:	f104 021a 	add.w	r2, r4, #26
 800742e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007430:	930a      	str	r3, [sp, #40]	@ 0x28
 8007432:	eba3 0309 	sub.w	r3, r3, r9
 8007436:	455b      	cmp	r3, fp
 8007438:	dc31      	bgt.n	800749e <_printf_float+0x372>
 800743a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800743c:	459a      	cmp	sl, r3
 800743e:	dc3a      	bgt.n	80074b6 <_printf_float+0x38a>
 8007440:	6823      	ldr	r3, [r4, #0]
 8007442:	07da      	lsls	r2, r3, #31
 8007444:	d437      	bmi.n	80074b6 <_printf_float+0x38a>
 8007446:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007448:	ebaa 0903 	sub.w	r9, sl, r3
 800744c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800744e:	ebaa 0303 	sub.w	r3, sl, r3
 8007452:	4599      	cmp	r9, r3
 8007454:	bfa8      	it	ge
 8007456:	4699      	movge	r9, r3
 8007458:	f1b9 0f00 	cmp.w	r9, #0
 800745c:	dc33      	bgt.n	80074c6 <_printf_float+0x39a>
 800745e:	f04f 0800 	mov.w	r8, #0
 8007462:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007466:	f104 0b1a 	add.w	fp, r4, #26
 800746a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800746c:	ebaa 0303 	sub.w	r3, sl, r3
 8007470:	eba3 0309 	sub.w	r3, r3, r9
 8007474:	4543      	cmp	r3, r8
 8007476:	f77f af7a 	ble.w	800736e <_printf_float+0x242>
 800747a:	2301      	movs	r3, #1
 800747c:	465a      	mov	r2, fp
 800747e:	4631      	mov	r1, r6
 8007480:	4628      	mov	r0, r5
 8007482:	47b8      	blx	r7
 8007484:	3001      	adds	r0, #1
 8007486:	f43f aeac 	beq.w	80071e2 <_printf_float+0xb6>
 800748a:	f108 0801 	add.w	r8, r8, #1
 800748e:	e7ec      	b.n	800746a <_printf_float+0x33e>
 8007490:	4642      	mov	r2, r8
 8007492:	4631      	mov	r1, r6
 8007494:	4628      	mov	r0, r5
 8007496:	47b8      	blx	r7
 8007498:	3001      	adds	r0, #1
 800749a:	d1c2      	bne.n	8007422 <_printf_float+0x2f6>
 800749c:	e6a1      	b.n	80071e2 <_printf_float+0xb6>
 800749e:	2301      	movs	r3, #1
 80074a0:	4631      	mov	r1, r6
 80074a2:	4628      	mov	r0, r5
 80074a4:	920a      	str	r2, [sp, #40]	@ 0x28
 80074a6:	47b8      	blx	r7
 80074a8:	3001      	adds	r0, #1
 80074aa:	f43f ae9a 	beq.w	80071e2 <_printf_float+0xb6>
 80074ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074b0:	f10b 0b01 	add.w	fp, fp, #1
 80074b4:	e7bb      	b.n	800742e <_printf_float+0x302>
 80074b6:	4631      	mov	r1, r6
 80074b8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80074bc:	4628      	mov	r0, r5
 80074be:	47b8      	blx	r7
 80074c0:	3001      	adds	r0, #1
 80074c2:	d1c0      	bne.n	8007446 <_printf_float+0x31a>
 80074c4:	e68d      	b.n	80071e2 <_printf_float+0xb6>
 80074c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074c8:	464b      	mov	r3, r9
 80074ca:	4631      	mov	r1, r6
 80074cc:	4628      	mov	r0, r5
 80074ce:	4442      	add	r2, r8
 80074d0:	47b8      	blx	r7
 80074d2:	3001      	adds	r0, #1
 80074d4:	d1c3      	bne.n	800745e <_printf_float+0x332>
 80074d6:	e684      	b.n	80071e2 <_printf_float+0xb6>
 80074d8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80074dc:	f1ba 0f01 	cmp.w	sl, #1
 80074e0:	dc01      	bgt.n	80074e6 <_printf_float+0x3ba>
 80074e2:	07db      	lsls	r3, r3, #31
 80074e4:	d536      	bpl.n	8007554 <_printf_float+0x428>
 80074e6:	2301      	movs	r3, #1
 80074e8:	4642      	mov	r2, r8
 80074ea:	4631      	mov	r1, r6
 80074ec:	4628      	mov	r0, r5
 80074ee:	47b8      	blx	r7
 80074f0:	3001      	adds	r0, #1
 80074f2:	f43f ae76 	beq.w	80071e2 <_printf_float+0xb6>
 80074f6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80074fa:	4631      	mov	r1, r6
 80074fc:	4628      	mov	r0, r5
 80074fe:	47b8      	blx	r7
 8007500:	3001      	adds	r0, #1
 8007502:	f43f ae6e 	beq.w	80071e2 <_printf_float+0xb6>
 8007506:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800750a:	2200      	movs	r2, #0
 800750c:	2300      	movs	r3, #0
 800750e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007512:	f7f9 fa49 	bl	80009a8 <__aeabi_dcmpeq>
 8007516:	b9c0      	cbnz	r0, 800754a <_printf_float+0x41e>
 8007518:	4653      	mov	r3, sl
 800751a:	f108 0201 	add.w	r2, r8, #1
 800751e:	4631      	mov	r1, r6
 8007520:	4628      	mov	r0, r5
 8007522:	47b8      	blx	r7
 8007524:	3001      	adds	r0, #1
 8007526:	d10c      	bne.n	8007542 <_printf_float+0x416>
 8007528:	e65b      	b.n	80071e2 <_printf_float+0xb6>
 800752a:	2301      	movs	r3, #1
 800752c:	465a      	mov	r2, fp
 800752e:	4631      	mov	r1, r6
 8007530:	4628      	mov	r0, r5
 8007532:	47b8      	blx	r7
 8007534:	3001      	adds	r0, #1
 8007536:	f43f ae54 	beq.w	80071e2 <_printf_float+0xb6>
 800753a:	f108 0801 	add.w	r8, r8, #1
 800753e:	45d0      	cmp	r8, sl
 8007540:	dbf3      	blt.n	800752a <_printf_float+0x3fe>
 8007542:	464b      	mov	r3, r9
 8007544:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007548:	e6e0      	b.n	800730c <_printf_float+0x1e0>
 800754a:	f04f 0800 	mov.w	r8, #0
 800754e:	f104 0b1a 	add.w	fp, r4, #26
 8007552:	e7f4      	b.n	800753e <_printf_float+0x412>
 8007554:	2301      	movs	r3, #1
 8007556:	4642      	mov	r2, r8
 8007558:	e7e1      	b.n	800751e <_printf_float+0x3f2>
 800755a:	2301      	movs	r3, #1
 800755c:	464a      	mov	r2, r9
 800755e:	4631      	mov	r1, r6
 8007560:	4628      	mov	r0, r5
 8007562:	47b8      	blx	r7
 8007564:	3001      	adds	r0, #1
 8007566:	f43f ae3c 	beq.w	80071e2 <_printf_float+0xb6>
 800756a:	f108 0801 	add.w	r8, r8, #1
 800756e:	68e3      	ldr	r3, [r4, #12]
 8007570:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007572:	1a5b      	subs	r3, r3, r1
 8007574:	4543      	cmp	r3, r8
 8007576:	dcf0      	bgt.n	800755a <_printf_float+0x42e>
 8007578:	e6fd      	b.n	8007376 <_printf_float+0x24a>
 800757a:	f04f 0800 	mov.w	r8, #0
 800757e:	f104 0919 	add.w	r9, r4, #25
 8007582:	e7f4      	b.n	800756e <_printf_float+0x442>

08007584 <_printf_common>:
 8007584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007588:	4616      	mov	r6, r2
 800758a:	4698      	mov	r8, r3
 800758c:	688a      	ldr	r2, [r1, #8]
 800758e:	690b      	ldr	r3, [r1, #16]
 8007590:	4607      	mov	r7, r0
 8007592:	4293      	cmp	r3, r2
 8007594:	bfb8      	it	lt
 8007596:	4613      	movlt	r3, r2
 8007598:	6033      	str	r3, [r6, #0]
 800759a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800759e:	460c      	mov	r4, r1
 80075a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80075a4:	b10a      	cbz	r2, 80075aa <_printf_common+0x26>
 80075a6:	3301      	adds	r3, #1
 80075a8:	6033      	str	r3, [r6, #0]
 80075aa:	6823      	ldr	r3, [r4, #0]
 80075ac:	0699      	lsls	r1, r3, #26
 80075ae:	bf42      	ittt	mi
 80075b0:	6833      	ldrmi	r3, [r6, #0]
 80075b2:	3302      	addmi	r3, #2
 80075b4:	6033      	strmi	r3, [r6, #0]
 80075b6:	6825      	ldr	r5, [r4, #0]
 80075b8:	f015 0506 	ands.w	r5, r5, #6
 80075bc:	d106      	bne.n	80075cc <_printf_common+0x48>
 80075be:	f104 0a19 	add.w	sl, r4, #25
 80075c2:	68e3      	ldr	r3, [r4, #12]
 80075c4:	6832      	ldr	r2, [r6, #0]
 80075c6:	1a9b      	subs	r3, r3, r2
 80075c8:	42ab      	cmp	r3, r5
 80075ca:	dc2b      	bgt.n	8007624 <_printf_common+0xa0>
 80075cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80075d0:	6822      	ldr	r2, [r4, #0]
 80075d2:	3b00      	subs	r3, #0
 80075d4:	bf18      	it	ne
 80075d6:	2301      	movne	r3, #1
 80075d8:	0692      	lsls	r2, r2, #26
 80075da:	d430      	bmi.n	800763e <_printf_common+0xba>
 80075dc:	4641      	mov	r1, r8
 80075de:	4638      	mov	r0, r7
 80075e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80075e4:	47c8      	blx	r9
 80075e6:	3001      	adds	r0, #1
 80075e8:	d023      	beq.n	8007632 <_printf_common+0xae>
 80075ea:	6823      	ldr	r3, [r4, #0]
 80075ec:	6922      	ldr	r2, [r4, #16]
 80075ee:	f003 0306 	and.w	r3, r3, #6
 80075f2:	2b04      	cmp	r3, #4
 80075f4:	bf14      	ite	ne
 80075f6:	2500      	movne	r5, #0
 80075f8:	6833      	ldreq	r3, [r6, #0]
 80075fa:	f04f 0600 	mov.w	r6, #0
 80075fe:	bf08      	it	eq
 8007600:	68e5      	ldreq	r5, [r4, #12]
 8007602:	f104 041a 	add.w	r4, r4, #26
 8007606:	bf08      	it	eq
 8007608:	1aed      	subeq	r5, r5, r3
 800760a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800760e:	bf08      	it	eq
 8007610:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007614:	4293      	cmp	r3, r2
 8007616:	bfc4      	itt	gt
 8007618:	1a9b      	subgt	r3, r3, r2
 800761a:	18ed      	addgt	r5, r5, r3
 800761c:	42b5      	cmp	r5, r6
 800761e:	d11a      	bne.n	8007656 <_printf_common+0xd2>
 8007620:	2000      	movs	r0, #0
 8007622:	e008      	b.n	8007636 <_printf_common+0xb2>
 8007624:	2301      	movs	r3, #1
 8007626:	4652      	mov	r2, sl
 8007628:	4641      	mov	r1, r8
 800762a:	4638      	mov	r0, r7
 800762c:	47c8      	blx	r9
 800762e:	3001      	adds	r0, #1
 8007630:	d103      	bne.n	800763a <_printf_common+0xb6>
 8007632:	f04f 30ff 	mov.w	r0, #4294967295
 8007636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800763a:	3501      	adds	r5, #1
 800763c:	e7c1      	b.n	80075c2 <_printf_common+0x3e>
 800763e:	2030      	movs	r0, #48	@ 0x30
 8007640:	18e1      	adds	r1, r4, r3
 8007642:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007646:	1c5a      	adds	r2, r3, #1
 8007648:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800764c:	4422      	add	r2, r4
 800764e:	3302      	adds	r3, #2
 8007650:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007654:	e7c2      	b.n	80075dc <_printf_common+0x58>
 8007656:	2301      	movs	r3, #1
 8007658:	4622      	mov	r2, r4
 800765a:	4641      	mov	r1, r8
 800765c:	4638      	mov	r0, r7
 800765e:	47c8      	blx	r9
 8007660:	3001      	adds	r0, #1
 8007662:	d0e6      	beq.n	8007632 <_printf_common+0xae>
 8007664:	3601      	adds	r6, #1
 8007666:	e7d9      	b.n	800761c <_printf_common+0x98>

08007668 <_printf_i>:
 8007668:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800766c:	7e0f      	ldrb	r7, [r1, #24]
 800766e:	4691      	mov	r9, r2
 8007670:	2f78      	cmp	r7, #120	@ 0x78
 8007672:	4680      	mov	r8, r0
 8007674:	460c      	mov	r4, r1
 8007676:	469a      	mov	sl, r3
 8007678:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800767a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800767e:	d807      	bhi.n	8007690 <_printf_i+0x28>
 8007680:	2f62      	cmp	r7, #98	@ 0x62
 8007682:	d80a      	bhi.n	800769a <_printf_i+0x32>
 8007684:	2f00      	cmp	r7, #0
 8007686:	f000 80d1 	beq.w	800782c <_printf_i+0x1c4>
 800768a:	2f58      	cmp	r7, #88	@ 0x58
 800768c:	f000 80b8 	beq.w	8007800 <_printf_i+0x198>
 8007690:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007694:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007698:	e03a      	b.n	8007710 <_printf_i+0xa8>
 800769a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800769e:	2b15      	cmp	r3, #21
 80076a0:	d8f6      	bhi.n	8007690 <_printf_i+0x28>
 80076a2:	a101      	add	r1, pc, #4	@ (adr r1, 80076a8 <_printf_i+0x40>)
 80076a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076a8:	08007701 	.word	0x08007701
 80076ac:	08007715 	.word	0x08007715
 80076b0:	08007691 	.word	0x08007691
 80076b4:	08007691 	.word	0x08007691
 80076b8:	08007691 	.word	0x08007691
 80076bc:	08007691 	.word	0x08007691
 80076c0:	08007715 	.word	0x08007715
 80076c4:	08007691 	.word	0x08007691
 80076c8:	08007691 	.word	0x08007691
 80076cc:	08007691 	.word	0x08007691
 80076d0:	08007691 	.word	0x08007691
 80076d4:	08007813 	.word	0x08007813
 80076d8:	0800773f 	.word	0x0800773f
 80076dc:	080077cd 	.word	0x080077cd
 80076e0:	08007691 	.word	0x08007691
 80076e4:	08007691 	.word	0x08007691
 80076e8:	08007835 	.word	0x08007835
 80076ec:	08007691 	.word	0x08007691
 80076f0:	0800773f 	.word	0x0800773f
 80076f4:	08007691 	.word	0x08007691
 80076f8:	08007691 	.word	0x08007691
 80076fc:	080077d5 	.word	0x080077d5
 8007700:	6833      	ldr	r3, [r6, #0]
 8007702:	1d1a      	adds	r2, r3, #4
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	6032      	str	r2, [r6, #0]
 8007708:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800770c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007710:	2301      	movs	r3, #1
 8007712:	e09c      	b.n	800784e <_printf_i+0x1e6>
 8007714:	6833      	ldr	r3, [r6, #0]
 8007716:	6820      	ldr	r0, [r4, #0]
 8007718:	1d19      	adds	r1, r3, #4
 800771a:	6031      	str	r1, [r6, #0]
 800771c:	0606      	lsls	r6, r0, #24
 800771e:	d501      	bpl.n	8007724 <_printf_i+0xbc>
 8007720:	681d      	ldr	r5, [r3, #0]
 8007722:	e003      	b.n	800772c <_printf_i+0xc4>
 8007724:	0645      	lsls	r5, r0, #25
 8007726:	d5fb      	bpl.n	8007720 <_printf_i+0xb8>
 8007728:	f9b3 5000 	ldrsh.w	r5, [r3]
 800772c:	2d00      	cmp	r5, #0
 800772e:	da03      	bge.n	8007738 <_printf_i+0xd0>
 8007730:	232d      	movs	r3, #45	@ 0x2d
 8007732:	426d      	negs	r5, r5
 8007734:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007738:	230a      	movs	r3, #10
 800773a:	4858      	ldr	r0, [pc, #352]	@ (800789c <_printf_i+0x234>)
 800773c:	e011      	b.n	8007762 <_printf_i+0xfa>
 800773e:	6821      	ldr	r1, [r4, #0]
 8007740:	6833      	ldr	r3, [r6, #0]
 8007742:	0608      	lsls	r0, r1, #24
 8007744:	f853 5b04 	ldr.w	r5, [r3], #4
 8007748:	d402      	bmi.n	8007750 <_printf_i+0xe8>
 800774a:	0649      	lsls	r1, r1, #25
 800774c:	bf48      	it	mi
 800774e:	b2ad      	uxthmi	r5, r5
 8007750:	2f6f      	cmp	r7, #111	@ 0x6f
 8007752:	6033      	str	r3, [r6, #0]
 8007754:	bf14      	ite	ne
 8007756:	230a      	movne	r3, #10
 8007758:	2308      	moveq	r3, #8
 800775a:	4850      	ldr	r0, [pc, #320]	@ (800789c <_printf_i+0x234>)
 800775c:	2100      	movs	r1, #0
 800775e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007762:	6866      	ldr	r6, [r4, #4]
 8007764:	2e00      	cmp	r6, #0
 8007766:	60a6      	str	r6, [r4, #8]
 8007768:	db05      	blt.n	8007776 <_printf_i+0x10e>
 800776a:	6821      	ldr	r1, [r4, #0]
 800776c:	432e      	orrs	r6, r5
 800776e:	f021 0104 	bic.w	r1, r1, #4
 8007772:	6021      	str	r1, [r4, #0]
 8007774:	d04b      	beq.n	800780e <_printf_i+0x1a6>
 8007776:	4616      	mov	r6, r2
 8007778:	fbb5 f1f3 	udiv	r1, r5, r3
 800777c:	fb03 5711 	mls	r7, r3, r1, r5
 8007780:	5dc7      	ldrb	r7, [r0, r7]
 8007782:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007786:	462f      	mov	r7, r5
 8007788:	42bb      	cmp	r3, r7
 800778a:	460d      	mov	r5, r1
 800778c:	d9f4      	bls.n	8007778 <_printf_i+0x110>
 800778e:	2b08      	cmp	r3, #8
 8007790:	d10b      	bne.n	80077aa <_printf_i+0x142>
 8007792:	6823      	ldr	r3, [r4, #0]
 8007794:	07df      	lsls	r7, r3, #31
 8007796:	d508      	bpl.n	80077aa <_printf_i+0x142>
 8007798:	6923      	ldr	r3, [r4, #16]
 800779a:	6861      	ldr	r1, [r4, #4]
 800779c:	4299      	cmp	r1, r3
 800779e:	bfde      	ittt	le
 80077a0:	2330      	movle	r3, #48	@ 0x30
 80077a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80077a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80077aa:	1b92      	subs	r2, r2, r6
 80077ac:	6122      	str	r2, [r4, #16]
 80077ae:	464b      	mov	r3, r9
 80077b0:	4621      	mov	r1, r4
 80077b2:	4640      	mov	r0, r8
 80077b4:	f8cd a000 	str.w	sl, [sp]
 80077b8:	aa03      	add	r2, sp, #12
 80077ba:	f7ff fee3 	bl	8007584 <_printf_common>
 80077be:	3001      	adds	r0, #1
 80077c0:	d14a      	bne.n	8007858 <_printf_i+0x1f0>
 80077c2:	f04f 30ff 	mov.w	r0, #4294967295
 80077c6:	b004      	add	sp, #16
 80077c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077cc:	6823      	ldr	r3, [r4, #0]
 80077ce:	f043 0320 	orr.w	r3, r3, #32
 80077d2:	6023      	str	r3, [r4, #0]
 80077d4:	2778      	movs	r7, #120	@ 0x78
 80077d6:	4832      	ldr	r0, [pc, #200]	@ (80078a0 <_printf_i+0x238>)
 80077d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80077dc:	6823      	ldr	r3, [r4, #0]
 80077de:	6831      	ldr	r1, [r6, #0]
 80077e0:	061f      	lsls	r7, r3, #24
 80077e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80077e6:	d402      	bmi.n	80077ee <_printf_i+0x186>
 80077e8:	065f      	lsls	r7, r3, #25
 80077ea:	bf48      	it	mi
 80077ec:	b2ad      	uxthmi	r5, r5
 80077ee:	6031      	str	r1, [r6, #0]
 80077f0:	07d9      	lsls	r1, r3, #31
 80077f2:	bf44      	itt	mi
 80077f4:	f043 0320 	orrmi.w	r3, r3, #32
 80077f8:	6023      	strmi	r3, [r4, #0]
 80077fa:	b11d      	cbz	r5, 8007804 <_printf_i+0x19c>
 80077fc:	2310      	movs	r3, #16
 80077fe:	e7ad      	b.n	800775c <_printf_i+0xf4>
 8007800:	4826      	ldr	r0, [pc, #152]	@ (800789c <_printf_i+0x234>)
 8007802:	e7e9      	b.n	80077d8 <_printf_i+0x170>
 8007804:	6823      	ldr	r3, [r4, #0]
 8007806:	f023 0320 	bic.w	r3, r3, #32
 800780a:	6023      	str	r3, [r4, #0]
 800780c:	e7f6      	b.n	80077fc <_printf_i+0x194>
 800780e:	4616      	mov	r6, r2
 8007810:	e7bd      	b.n	800778e <_printf_i+0x126>
 8007812:	6833      	ldr	r3, [r6, #0]
 8007814:	6825      	ldr	r5, [r4, #0]
 8007816:	1d18      	adds	r0, r3, #4
 8007818:	6961      	ldr	r1, [r4, #20]
 800781a:	6030      	str	r0, [r6, #0]
 800781c:	062e      	lsls	r6, r5, #24
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	d501      	bpl.n	8007826 <_printf_i+0x1be>
 8007822:	6019      	str	r1, [r3, #0]
 8007824:	e002      	b.n	800782c <_printf_i+0x1c4>
 8007826:	0668      	lsls	r0, r5, #25
 8007828:	d5fb      	bpl.n	8007822 <_printf_i+0x1ba>
 800782a:	8019      	strh	r1, [r3, #0]
 800782c:	2300      	movs	r3, #0
 800782e:	4616      	mov	r6, r2
 8007830:	6123      	str	r3, [r4, #16]
 8007832:	e7bc      	b.n	80077ae <_printf_i+0x146>
 8007834:	6833      	ldr	r3, [r6, #0]
 8007836:	2100      	movs	r1, #0
 8007838:	1d1a      	adds	r2, r3, #4
 800783a:	6032      	str	r2, [r6, #0]
 800783c:	681e      	ldr	r6, [r3, #0]
 800783e:	6862      	ldr	r2, [r4, #4]
 8007840:	4630      	mov	r0, r6
 8007842:	f000 f9fc 	bl	8007c3e <memchr>
 8007846:	b108      	cbz	r0, 800784c <_printf_i+0x1e4>
 8007848:	1b80      	subs	r0, r0, r6
 800784a:	6060      	str	r0, [r4, #4]
 800784c:	6863      	ldr	r3, [r4, #4]
 800784e:	6123      	str	r3, [r4, #16]
 8007850:	2300      	movs	r3, #0
 8007852:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007856:	e7aa      	b.n	80077ae <_printf_i+0x146>
 8007858:	4632      	mov	r2, r6
 800785a:	4649      	mov	r1, r9
 800785c:	4640      	mov	r0, r8
 800785e:	6923      	ldr	r3, [r4, #16]
 8007860:	47d0      	blx	sl
 8007862:	3001      	adds	r0, #1
 8007864:	d0ad      	beq.n	80077c2 <_printf_i+0x15a>
 8007866:	6823      	ldr	r3, [r4, #0]
 8007868:	079b      	lsls	r3, r3, #30
 800786a:	d413      	bmi.n	8007894 <_printf_i+0x22c>
 800786c:	68e0      	ldr	r0, [r4, #12]
 800786e:	9b03      	ldr	r3, [sp, #12]
 8007870:	4298      	cmp	r0, r3
 8007872:	bfb8      	it	lt
 8007874:	4618      	movlt	r0, r3
 8007876:	e7a6      	b.n	80077c6 <_printf_i+0x15e>
 8007878:	2301      	movs	r3, #1
 800787a:	4632      	mov	r2, r6
 800787c:	4649      	mov	r1, r9
 800787e:	4640      	mov	r0, r8
 8007880:	47d0      	blx	sl
 8007882:	3001      	adds	r0, #1
 8007884:	d09d      	beq.n	80077c2 <_printf_i+0x15a>
 8007886:	3501      	adds	r5, #1
 8007888:	68e3      	ldr	r3, [r4, #12]
 800788a:	9903      	ldr	r1, [sp, #12]
 800788c:	1a5b      	subs	r3, r3, r1
 800788e:	42ab      	cmp	r3, r5
 8007890:	dcf2      	bgt.n	8007878 <_printf_i+0x210>
 8007892:	e7eb      	b.n	800786c <_printf_i+0x204>
 8007894:	2500      	movs	r5, #0
 8007896:	f104 0619 	add.w	r6, r4, #25
 800789a:	e7f5      	b.n	8007888 <_printf_i+0x220>
 800789c:	08009e9c 	.word	0x08009e9c
 80078a0:	08009ead 	.word	0x08009ead

080078a4 <std>:
 80078a4:	2300      	movs	r3, #0
 80078a6:	b510      	push	{r4, lr}
 80078a8:	4604      	mov	r4, r0
 80078aa:	e9c0 3300 	strd	r3, r3, [r0]
 80078ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80078b2:	6083      	str	r3, [r0, #8]
 80078b4:	8181      	strh	r1, [r0, #12]
 80078b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80078b8:	81c2      	strh	r2, [r0, #14]
 80078ba:	6183      	str	r3, [r0, #24]
 80078bc:	4619      	mov	r1, r3
 80078be:	2208      	movs	r2, #8
 80078c0:	305c      	adds	r0, #92	@ 0x5c
 80078c2:	f000 f93c 	bl	8007b3e <memset>
 80078c6:	4b0d      	ldr	r3, [pc, #52]	@ (80078fc <std+0x58>)
 80078c8:	6224      	str	r4, [r4, #32]
 80078ca:	6263      	str	r3, [r4, #36]	@ 0x24
 80078cc:	4b0c      	ldr	r3, [pc, #48]	@ (8007900 <std+0x5c>)
 80078ce:	62a3      	str	r3, [r4, #40]	@ 0x28
 80078d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007904 <std+0x60>)
 80078d2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80078d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007908 <std+0x64>)
 80078d6:	6323      	str	r3, [r4, #48]	@ 0x30
 80078d8:	4b0c      	ldr	r3, [pc, #48]	@ (800790c <std+0x68>)
 80078da:	429c      	cmp	r4, r3
 80078dc:	d006      	beq.n	80078ec <std+0x48>
 80078de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80078e2:	4294      	cmp	r4, r2
 80078e4:	d002      	beq.n	80078ec <std+0x48>
 80078e6:	33d0      	adds	r3, #208	@ 0xd0
 80078e8:	429c      	cmp	r4, r3
 80078ea:	d105      	bne.n	80078f8 <std+0x54>
 80078ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80078f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078f4:	f000 b9a0 	b.w	8007c38 <__retarget_lock_init_recursive>
 80078f8:	bd10      	pop	{r4, pc}
 80078fa:	bf00      	nop
 80078fc:	08007ab9 	.word	0x08007ab9
 8007900:	08007adb 	.word	0x08007adb
 8007904:	08007b13 	.word	0x08007b13
 8007908:	08007b37 	.word	0x08007b37
 800790c:	200005b4 	.word	0x200005b4

08007910 <stdio_exit_handler>:
 8007910:	4a02      	ldr	r2, [pc, #8]	@ (800791c <stdio_exit_handler+0xc>)
 8007912:	4903      	ldr	r1, [pc, #12]	@ (8007920 <stdio_exit_handler+0x10>)
 8007914:	4803      	ldr	r0, [pc, #12]	@ (8007924 <stdio_exit_handler+0x14>)
 8007916:	f000 b87b 	b.w	8007a10 <_fwalk_sglue>
 800791a:	bf00      	nop
 800791c:	2000000c 	.word	0x2000000c
 8007920:	08009861 	.word	0x08009861
 8007924:	2000001c 	.word	0x2000001c

08007928 <cleanup_stdio>:
 8007928:	6841      	ldr	r1, [r0, #4]
 800792a:	4b0c      	ldr	r3, [pc, #48]	@ (800795c <cleanup_stdio+0x34>)
 800792c:	b510      	push	{r4, lr}
 800792e:	4299      	cmp	r1, r3
 8007930:	4604      	mov	r4, r0
 8007932:	d001      	beq.n	8007938 <cleanup_stdio+0x10>
 8007934:	f001 ff94 	bl	8009860 <_fflush_r>
 8007938:	68a1      	ldr	r1, [r4, #8]
 800793a:	4b09      	ldr	r3, [pc, #36]	@ (8007960 <cleanup_stdio+0x38>)
 800793c:	4299      	cmp	r1, r3
 800793e:	d002      	beq.n	8007946 <cleanup_stdio+0x1e>
 8007940:	4620      	mov	r0, r4
 8007942:	f001 ff8d 	bl	8009860 <_fflush_r>
 8007946:	68e1      	ldr	r1, [r4, #12]
 8007948:	4b06      	ldr	r3, [pc, #24]	@ (8007964 <cleanup_stdio+0x3c>)
 800794a:	4299      	cmp	r1, r3
 800794c:	d004      	beq.n	8007958 <cleanup_stdio+0x30>
 800794e:	4620      	mov	r0, r4
 8007950:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007954:	f001 bf84 	b.w	8009860 <_fflush_r>
 8007958:	bd10      	pop	{r4, pc}
 800795a:	bf00      	nop
 800795c:	200005b4 	.word	0x200005b4
 8007960:	2000061c 	.word	0x2000061c
 8007964:	20000684 	.word	0x20000684

08007968 <global_stdio_init.part.0>:
 8007968:	b510      	push	{r4, lr}
 800796a:	4b0b      	ldr	r3, [pc, #44]	@ (8007998 <global_stdio_init.part.0+0x30>)
 800796c:	4c0b      	ldr	r4, [pc, #44]	@ (800799c <global_stdio_init.part.0+0x34>)
 800796e:	4a0c      	ldr	r2, [pc, #48]	@ (80079a0 <global_stdio_init.part.0+0x38>)
 8007970:	4620      	mov	r0, r4
 8007972:	601a      	str	r2, [r3, #0]
 8007974:	2104      	movs	r1, #4
 8007976:	2200      	movs	r2, #0
 8007978:	f7ff ff94 	bl	80078a4 <std>
 800797c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007980:	2201      	movs	r2, #1
 8007982:	2109      	movs	r1, #9
 8007984:	f7ff ff8e 	bl	80078a4 <std>
 8007988:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800798c:	2202      	movs	r2, #2
 800798e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007992:	2112      	movs	r1, #18
 8007994:	f7ff bf86 	b.w	80078a4 <std>
 8007998:	200006ec 	.word	0x200006ec
 800799c:	200005b4 	.word	0x200005b4
 80079a0:	08007911 	.word	0x08007911

080079a4 <__sfp_lock_acquire>:
 80079a4:	4801      	ldr	r0, [pc, #4]	@ (80079ac <__sfp_lock_acquire+0x8>)
 80079a6:	f000 b948 	b.w	8007c3a <__retarget_lock_acquire_recursive>
 80079aa:	bf00      	nop
 80079ac:	200006f5 	.word	0x200006f5

080079b0 <__sfp_lock_release>:
 80079b0:	4801      	ldr	r0, [pc, #4]	@ (80079b8 <__sfp_lock_release+0x8>)
 80079b2:	f000 b943 	b.w	8007c3c <__retarget_lock_release_recursive>
 80079b6:	bf00      	nop
 80079b8:	200006f5 	.word	0x200006f5

080079bc <__sinit>:
 80079bc:	b510      	push	{r4, lr}
 80079be:	4604      	mov	r4, r0
 80079c0:	f7ff fff0 	bl	80079a4 <__sfp_lock_acquire>
 80079c4:	6a23      	ldr	r3, [r4, #32]
 80079c6:	b11b      	cbz	r3, 80079d0 <__sinit+0x14>
 80079c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079cc:	f7ff bff0 	b.w	80079b0 <__sfp_lock_release>
 80079d0:	4b04      	ldr	r3, [pc, #16]	@ (80079e4 <__sinit+0x28>)
 80079d2:	6223      	str	r3, [r4, #32]
 80079d4:	4b04      	ldr	r3, [pc, #16]	@ (80079e8 <__sinit+0x2c>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d1f5      	bne.n	80079c8 <__sinit+0xc>
 80079dc:	f7ff ffc4 	bl	8007968 <global_stdio_init.part.0>
 80079e0:	e7f2      	b.n	80079c8 <__sinit+0xc>
 80079e2:	bf00      	nop
 80079e4:	08007929 	.word	0x08007929
 80079e8:	200006ec 	.word	0x200006ec

080079ec <fiprintf>:
 80079ec:	b40e      	push	{r1, r2, r3}
 80079ee:	b503      	push	{r0, r1, lr}
 80079f0:	4601      	mov	r1, r0
 80079f2:	ab03      	add	r3, sp, #12
 80079f4:	4805      	ldr	r0, [pc, #20]	@ (8007a0c <fiprintf+0x20>)
 80079f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80079fa:	6800      	ldr	r0, [r0, #0]
 80079fc:	9301      	str	r3, [sp, #4]
 80079fe:	f001 fd97 	bl	8009530 <_vfiprintf_r>
 8007a02:	b002      	add	sp, #8
 8007a04:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a08:	b003      	add	sp, #12
 8007a0a:	4770      	bx	lr
 8007a0c:	20000018 	.word	0x20000018

08007a10 <_fwalk_sglue>:
 8007a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a14:	4607      	mov	r7, r0
 8007a16:	4688      	mov	r8, r1
 8007a18:	4614      	mov	r4, r2
 8007a1a:	2600      	movs	r6, #0
 8007a1c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a20:	f1b9 0901 	subs.w	r9, r9, #1
 8007a24:	d505      	bpl.n	8007a32 <_fwalk_sglue+0x22>
 8007a26:	6824      	ldr	r4, [r4, #0]
 8007a28:	2c00      	cmp	r4, #0
 8007a2a:	d1f7      	bne.n	8007a1c <_fwalk_sglue+0xc>
 8007a2c:	4630      	mov	r0, r6
 8007a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a32:	89ab      	ldrh	r3, [r5, #12]
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d907      	bls.n	8007a48 <_fwalk_sglue+0x38>
 8007a38:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	d003      	beq.n	8007a48 <_fwalk_sglue+0x38>
 8007a40:	4629      	mov	r1, r5
 8007a42:	4638      	mov	r0, r7
 8007a44:	47c0      	blx	r8
 8007a46:	4306      	orrs	r6, r0
 8007a48:	3568      	adds	r5, #104	@ 0x68
 8007a4a:	e7e9      	b.n	8007a20 <_fwalk_sglue+0x10>

08007a4c <sniprintf>:
 8007a4c:	b40c      	push	{r2, r3}
 8007a4e:	b530      	push	{r4, r5, lr}
 8007a50:	4b18      	ldr	r3, [pc, #96]	@ (8007ab4 <sniprintf+0x68>)
 8007a52:	1e0c      	subs	r4, r1, #0
 8007a54:	681d      	ldr	r5, [r3, #0]
 8007a56:	b09d      	sub	sp, #116	@ 0x74
 8007a58:	da08      	bge.n	8007a6c <sniprintf+0x20>
 8007a5a:	238b      	movs	r3, #139	@ 0x8b
 8007a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a60:	602b      	str	r3, [r5, #0]
 8007a62:	b01d      	add	sp, #116	@ 0x74
 8007a64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a68:	b002      	add	sp, #8
 8007a6a:	4770      	bx	lr
 8007a6c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007a70:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007a74:	f04f 0300 	mov.w	r3, #0
 8007a78:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007a7a:	bf0c      	ite	eq
 8007a7c:	4623      	moveq	r3, r4
 8007a7e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007a82:	9304      	str	r3, [sp, #16]
 8007a84:	9307      	str	r3, [sp, #28]
 8007a86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007a8a:	9002      	str	r0, [sp, #8]
 8007a8c:	9006      	str	r0, [sp, #24]
 8007a8e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007a92:	4628      	mov	r0, r5
 8007a94:	ab21      	add	r3, sp, #132	@ 0x84
 8007a96:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007a98:	a902      	add	r1, sp, #8
 8007a9a:	9301      	str	r3, [sp, #4]
 8007a9c:	f001 fc24 	bl	80092e8 <_svfiprintf_r>
 8007aa0:	1c43      	adds	r3, r0, #1
 8007aa2:	bfbc      	itt	lt
 8007aa4:	238b      	movlt	r3, #139	@ 0x8b
 8007aa6:	602b      	strlt	r3, [r5, #0]
 8007aa8:	2c00      	cmp	r4, #0
 8007aaa:	d0da      	beq.n	8007a62 <sniprintf+0x16>
 8007aac:	2200      	movs	r2, #0
 8007aae:	9b02      	ldr	r3, [sp, #8]
 8007ab0:	701a      	strb	r2, [r3, #0]
 8007ab2:	e7d6      	b.n	8007a62 <sniprintf+0x16>
 8007ab4:	20000018 	.word	0x20000018

08007ab8 <__sread>:
 8007ab8:	b510      	push	{r4, lr}
 8007aba:	460c      	mov	r4, r1
 8007abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac0:	f000 f86c 	bl	8007b9c <_read_r>
 8007ac4:	2800      	cmp	r0, #0
 8007ac6:	bfab      	itete	ge
 8007ac8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007aca:	89a3      	ldrhlt	r3, [r4, #12]
 8007acc:	181b      	addge	r3, r3, r0
 8007ace:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007ad2:	bfac      	ite	ge
 8007ad4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007ad6:	81a3      	strhlt	r3, [r4, #12]
 8007ad8:	bd10      	pop	{r4, pc}

08007ada <__swrite>:
 8007ada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ade:	461f      	mov	r7, r3
 8007ae0:	898b      	ldrh	r3, [r1, #12]
 8007ae2:	4605      	mov	r5, r0
 8007ae4:	05db      	lsls	r3, r3, #23
 8007ae6:	460c      	mov	r4, r1
 8007ae8:	4616      	mov	r6, r2
 8007aea:	d505      	bpl.n	8007af8 <__swrite+0x1e>
 8007aec:	2302      	movs	r3, #2
 8007aee:	2200      	movs	r2, #0
 8007af0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007af4:	f000 f840 	bl	8007b78 <_lseek_r>
 8007af8:	89a3      	ldrh	r3, [r4, #12]
 8007afa:	4632      	mov	r2, r6
 8007afc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b00:	81a3      	strh	r3, [r4, #12]
 8007b02:	4628      	mov	r0, r5
 8007b04:	463b      	mov	r3, r7
 8007b06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b0e:	f000 b857 	b.w	8007bc0 <_write_r>

08007b12 <__sseek>:
 8007b12:	b510      	push	{r4, lr}
 8007b14:	460c      	mov	r4, r1
 8007b16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b1a:	f000 f82d 	bl	8007b78 <_lseek_r>
 8007b1e:	1c43      	adds	r3, r0, #1
 8007b20:	89a3      	ldrh	r3, [r4, #12]
 8007b22:	bf15      	itete	ne
 8007b24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007b2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007b2e:	81a3      	strheq	r3, [r4, #12]
 8007b30:	bf18      	it	ne
 8007b32:	81a3      	strhne	r3, [r4, #12]
 8007b34:	bd10      	pop	{r4, pc}

08007b36 <__sclose>:
 8007b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b3a:	f000 b80d 	b.w	8007b58 <_close_r>

08007b3e <memset>:
 8007b3e:	4603      	mov	r3, r0
 8007b40:	4402      	add	r2, r0
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d100      	bne.n	8007b48 <memset+0xa>
 8007b46:	4770      	bx	lr
 8007b48:	f803 1b01 	strb.w	r1, [r3], #1
 8007b4c:	e7f9      	b.n	8007b42 <memset+0x4>
	...

08007b50 <_localeconv_r>:
 8007b50:	4800      	ldr	r0, [pc, #0]	@ (8007b54 <_localeconv_r+0x4>)
 8007b52:	4770      	bx	lr
 8007b54:	20000158 	.word	0x20000158

08007b58 <_close_r>:
 8007b58:	b538      	push	{r3, r4, r5, lr}
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	4d05      	ldr	r5, [pc, #20]	@ (8007b74 <_close_r+0x1c>)
 8007b5e:	4604      	mov	r4, r0
 8007b60:	4608      	mov	r0, r1
 8007b62:	602b      	str	r3, [r5, #0]
 8007b64:	f7fa fc23 	bl	80023ae <_close>
 8007b68:	1c43      	adds	r3, r0, #1
 8007b6a:	d102      	bne.n	8007b72 <_close_r+0x1a>
 8007b6c:	682b      	ldr	r3, [r5, #0]
 8007b6e:	b103      	cbz	r3, 8007b72 <_close_r+0x1a>
 8007b70:	6023      	str	r3, [r4, #0]
 8007b72:	bd38      	pop	{r3, r4, r5, pc}
 8007b74:	200006f0 	.word	0x200006f0

08007b78 <_lseek_r>:
 8007b78:	b538      	push	{r3, r4, r5, lr}
 8007b7a:	4604      	mov	r4, r0
 8007b7c:	4608      	mov	r0, r1
 8007b7e:	4611      	mov	r1, r2
 8007b80:	2200      	movs	r2, #0
 8007b82:	4d05      	ldr	r5, [pc, #20]	@ (8007b98 <_lseek_r+0x20>)
 8007b84:	602a      	str	r2, [r5, #0]
 8007b86:	461a      	mov	r2, r3
 8007b88:	f7fa fc35 	bl	80023f6 <_lseek>
 8007b8c:	1c43      	adds	r3, r0, #1
 8007b8e:	d102      	bne.n	8007b96 <_lseek_r+0x1e>
 8007b90:	682b      	ldr	r3, [r5, #0]
 8007b92:	b103      	cbz	r3, 8007b96 <_lseek_r+0x1e>
 8007b94:	6023      	str	r3, [r4, #0]
 8007b96:	bd38      	pop	{r3, r4, r5, pc}
 8007b98:	200006f0 	.word	0x200006f0

08007b9c <_read_r>:
 8007b9c:	b538      	push	{r3, r4, r5, lr}
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	4608      	mov	r0, r1
 8007ba2:	4611      	mov	r1, r2
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	4d05      	ldr	r5, [pc, #20]	@ (8007bbc <_read_r+0x20>)
 8007ba8:	602a      	str	r2, [r5, #0]
 8007baa:	461a      	mov	r2, r3
 8007bac:	f7fa fbc6 	bl	800233c <_read>
 8007bb0:	1c43      	adds	r3, r0, #1
 8007bb2:	d102      	bne.n	8007bba <_read_r+0x1e>
 8007bb4:	682b      	ldr	r3, [r5, #0]
 8007bb6:	b103      	cbz	r3, 8007bba <_read_r+0x1e>
 8007bb8:	6023      	str	r3, [r4, #0]
 8007bba:	bd38      	pop	{r3, r4, r5, pc}
 8007bbc:	200006f0 	.word	0x200006f0

08007bc0 <_write_r>:
 8007bc0:	b538      	push	{r3, r4, r5, lr}
 8007bc2:	4604      	mov	r4, r0
 8007bc4:	4608      	mov	r0, r1
 8007bc6:	4611      	mov	r1, r2
 8007bc8:	2200      	movs	r2, #0
 8007bca:	4d05      	ldr	r5, [pc, #20]	@ (8007be0 <_write_r+0x20>)
 8007bcc:	602a      	str	r2, [r5, #0]
 8007bce:	461a      	mov	r2, r3
 8007bd0:	f7fa fbd1 	bl	8002376 <_write>
 8007bd4:	1c43      	adds	r3, r0, #1
 8007bd6:	d102      	bne.n	8007bde <_write_r+0x1e>
 8007bd8:	682b      	ldr	r3, [r5, #0]
 8007bda:	b103      	cbz	r3, 8007bde <_write_r+0x1e>
 8007bdc:	6023      	str	r3, [r4, #0]
 8007bde:	bd38      	pop	{r3, r4, r5, pc}
 8007be0:	200006f0 	.word	0x200006f0

08007be4 <__errno>:
 8007be4:	4b01      	ldr	r3, [pc, #4]	@ (8007bec <__errno+0x8>)
 8007be6:	6818      	ldr	r0, [r3, #0]
 8007be8:	4770      	bx	lr
 8007bea:	bf00      	nop
 8007bec:	20000018 	.word	0x20000018

08007bf0 <__libc_init_array>:
 8007bf0:	b570      	push	{r4, r5, r6, lr}
 8007bf2:	2600      	movs	r6, #0
 8007bf4:	4d0c      	ldr	r5, [pc, #48]	@ (8007c28 <__libc_init_array+0x38>)
 8007bf6:	4c0d      	ldr	r4, [pc, #52]	@ (8007c2c <__libc_init_array+0x3c>)
 8007bf8:	1b64      	subs	r4, r4, r5
 8007bfa:	10a4      	asrs	r4, r4, #2
 8007bfc:	42a6      	cmp	r6, r4
 8007bfe:	d109      	bne.n	8007c14 <__libc_init_array+0x24>
 8007c00:	f002 f844 	bl	8009c8c <_init>
 8007c04:	2600      	movs	r6, #0
 8007c06:	4d0a      	ldr	r5, [pc, #40]	@ (8007c30 <__libc_init_array+0x40>)
 8007c08:	4c0a      	ldr	r4, [pc, #40]	@ (8007c34 <__libc_init_array+0x44>)
 8007c0a:	1b64      	subs	r4, r4, r5
 8007c0c:	10a4      	asrs	r4, r4, #2
 8007c0e:	42a6      	cmp	r6, r4
 8007c10:	d105      	bne.n	8007c1e <__libc_init_array+0x2e>
 8007c12:	bd70      	pop	{r4, r5, r6, pc}
 8007c14:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c18:	4798      	blx	r3
 8007c1a:	3601      	adds	r6, #1
 8007c1c:	e7ee      	b.n	8007bfc <__libc_init_array+0xc>
 8007c1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c22:	4798      	blx	r3
 8007c24:	3601      	adds	r6, #1
 8007c26:	e7f2      	b.n	8007c0e <__libc_init_array+0x1e>
 8007c28:	0800a1cc 	.word	0x0800a1cc
 8007c2c:	0800a1cc 	.word	0x0800a1cc
 8007c30:	0800a1cc 	.word	0x0800a1cc
 8007c34:	0800a1d0 	.word	0x0800a1d0

08007c38 <__retarget_lock_init_recursive>:
 8007c38:	4770      	bx	lr

08007c3a <__retarget_lock_acquire_recursive>:
 8007c3a:	4770      	bx	lr

08007c3c <__retarget_lock_release_recursive>:
 8007c3c:	4770      	bx	lr

08007c3e <memchr>:
 8007c3e:	4603      	mov	r3, r0
 8007c40:	b510      	push	{r4, lr}
 8007c42:	b2c9      	uxtb	r1, r1
 8007c44:	4402      	add	r2, r0
 8007c46:	4293      	cmp	r3, r2
 8007c48:	4618      	mov	r0, r3
 8007c4a:	d101      	bne.n	8007c50 <memchr+0x12>
 8007c4c:	2000      	movs	r0, #0
 8007c4e:	e003      	b.n	8007c58 <memchr+0x1a>
 8007c50:	7804      	ldrb	r4, [r0, #0]
 8007c52:	3301      	adds	r3, #1
 8007c54:	428c      	cmp	r4, r1
 8007c56:	d1f6      	bne.n	8007c46 <memchr+0x8>
 8007c58:	bd10      	pop	{r4, pc}

08007c5a <memcpy>:
 8007c5a:	440a      	add	r2, r1
 8007c5c:	4291      	cmp	r1, r2
 8007c5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c62:	d100      	bne.n	8007c66 <memcpy+0xc>
 8007c64:	4770      	bx	lr
 8007c66:	b510      	push	{r4, lr}
 8007c68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c6c:	4291      	cmp	r1, r2
 8007c6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c72:	d1f9      	bne.n	8007c68 <memcpy+0xe>
 8007c74:	bd10      	pop	{r4, pc}

08007c76 <abort>:
 8007c76:	2006      	movs	r0, #6
 8007c78:	b508      	push	{r3, lr}
 8007c7a:	f001 feef 	bl	8009a5c <raise>
 8007c7e:	2001      	movs	r0, #1
 8007c80:	f7fa fb51 	bl	8002326 <_exit>

08007c84 <quorem>:
 8007c84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c88:	6903      	ldr	r3, [r0, #16]
 8007c8a:	690c      	ldr	r4, [r1, #16]
 8007c8c:	4607      	mov	r7, r0
 8007c8e:	42a3      	cmp	r3, r4
 8007c90:	db7e      	blt.n	8007d90 <quorem+0x10c>
 8007c92:	3c01      	subs	r4, #1
 8007c94:	00a3      	lsls	r3, r4, #2
 8007c96:	f100 0514 	add.w	r5, r0, #20
 8007c9a:	f101 0814 	add.w	r8, r1, #20
 8007c9e:	9300      	str	r3, [sp, #0]
 8007ca0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ca4:	9301      	str	r3, [sp, #4]
 8007ca6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007caa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cae:	3301      	adds	r3, #1
 8007cb0:	429a      	cmp	r2, r3
 8007cb2:	fbb2 f6f3 	udiv	r6, r2, r3
 8007cb6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007cba:	d32e      	bcc.n	8007d1a <quorem+0x96>
 8007cbc:	f04f 0a00 	mov.w	sl, #0
 8007cc0:	46c4      	mov	ip, r8
 8007cc2:	46ae      	mov	lr, r5
 8007cc4:	46d3      	mov	fp, sl
 8007cc6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007cca:	b298      	uxth	r0, r3
 8007ccc:	fb06 a000 	mla	r0, r6, r0, sl
 8007cd0:	0c1b      	lsrs	r3, r3, #16
 8007cd2:	0c02      	lsrs	r2, r0, #16
 8007cd4:	fb06 2303 	mla	r3, r6, r3, r2
 8007cd8:	f8de 2000 	ldr.w	r2, [lr]
 8007cdc:	b280      	uxth	r0, r0
 8007cde:	b292      	uxth	r2, r2
 8007ce0:	1a12      	subs	r2, r2, r0
 8007ce2:	445a      	add	r2, fp
 8007ce4:	f8de 0000 	ldr.w	r0, [lr]
 8007ce8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007cf2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007cf6:	b292      	uxth	r2, r2
 8007cf8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007cfc:	45e1      	cmp	r9, ip
 8007cfe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007d02:	f84e 2b04 	str.w	r2, [lr], #4
 8007d06:	d2de      	bcs.n	8007cc6 <quorem+0x42>
 8007d08:	9b00      	ldr	r3, [sp, #0]
 8007d0a:	58eb      	ldr	r3, [r5, r3]
 8007d0c:	b92b      	cbnz	r3, 8007d1a <quorem+0x96>
 8007d0e:	9b01      	ldr	r3, [sp, #4]
 8007d10:	3b04      	subs	r3, #4
 8007d12:	429d      	cmp	r5, r3
 8007d14:	461a      	mov	r2, r3
 8007d16:	d32f      	bcc.n	8007d78 <quorem+0xf4>
 8007d18:	613c      	str	r4, [r7, #16]
 8007d1a:	4638      	mov	r0, r7
 8007d1c:	f001 f980 	bl	8009020 <__mcmp>
 8007d20:	2800      	cmp	r0, #0
 8007d22:	db25      	blt.n	8007d70 <quorem+0xec>
 8007d24:	4629      	mov	r1, r5
 8007d26:	2000      	movs	r0, #0
 8007d28:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d2c:	f8d1 c000 	ldr.w	ip, [r1]
 8007d30:	fa1f fe82 	uxth.w	lr, r2
 8007d34:	fa1f f38c 	uxth.w	r3, ip
 8007d38:	eba3 030e 	sub.w	r3, r3, lr
 8007d3c:	4403      	add	r3, r0
 8007d3e:	0c12      	lsrs	r2, r2, #16
 8007d40:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007d44:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d4e:	45c1      	cmp	r9, r8
 8007d50:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007d54:	f841 3b04 	str.w	r3, [r1], #4
 8007d58:	d2e6      	bcs.n	8007d28 <quorem+0xa4>
 8007d5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d62:	b922      	cbnz	r2, 8007d6e <quorem+0xea>
 8007d64:	3b04      	subs	r3, #4
 8007d66:	429d      	cmp	r5, r3
 8007d68:	461a      	mov	r2, r3
 8007d6a:	d30b      	bcc.n	8007d84 <quorem+0x100>
 8007d6c:	613c      	str	r4, [r7, #16]
 8007d6e:	3601      	adds	r6, #1
 8007d70:	4630      	mov	r0, r6
 8007d72:	b003      	add	sp, #12
 8007d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d78:	6812      	ldr	r2, [r2, #0]
 8007d7a:	3b04      	subs	r3, #4
 8007d7c:	2a00      	cmp	r2, #0
 8007d7e:	d1cb      	bne.n	8007d18 <quorem+0x94>
 8007d80:	3c01      	subs	r4, #1
 8007d82:	e7c6      	b.n	8007d12 <quorem+0x8e>
 8007d84:	6812      	ldr	r2, [r2, #0]
 8007d86:	3b04      	subs	r3, #4
 8007d88:	2a00      	cmp	r2, #0
 8007d8a:	d1ef      	bne.n	8007d6c <quorem+0xe8>
 8007d8c:	3c01      	subs	r4, #1
 8007d8e:	e7ea      	b.n	8007d66 <quorem+0xe2>
 8007d90:	2000      	movs	r0, #0
 8007d92:	e7ee      	b.n	8007d72 <quorem+0xee>
 8007d94:	0000      	movs	r0, r0
	...

08007d98 <_dtoa_r>:
 8007d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d9c:	4614      	mov	r4, r2
 8007d9e:	461d      	mov	r5, r3
 8007da0:	69c7      	ldr	r7, [r0, #28]
 8007da2:	b097      	sub	sp, #92	@ 0x5c
 8007da4:	4681      	mov	r9, r0
 8007da6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007daa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007dac:	b97f      	cbnz	r7, 8007dce <_dtoa_r+0x36>
 8007dae:	2010      	movs	r0, #16
 8007db0:	f000 fe0e 	bl	80089d0 <malloc>
 8007db4:	4602      	mov	r2, r0
 8007db6:	f8c9 001c 	str.w	r0, [r9, #28]
 8007dba:	b920      	cbnz	r0, 8007dc6 <_dtoa_r+0x2e>
 8007dbc:	21ef      	movs	r1, #239	@ 0xef
 8007dbe:	4bac      	ldr	r3, [pc, #688]	@ (8008070 <_dtoa_r+0x2d8>)
 8007dc0:	48ac      	ldr	r0, [pc, #688]	@ (8008074 <_dtoa_r+0x2dc>)
 8007dc2:	f7ff f8f7 	bl	8006fb4 <__assert_func>
 8007dc6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007dca:	6007      	str	r7, [r0, #0]
 8007dcc:	60c7      	str	r7, [r0, #12]
 8007dce:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007dd2:	6819      	ldr	r1, [r3, #0]
 8007dd4:	b159      	cbz	r1, 8007dee <_dtoa_r+0x56>
 8007dd6:	685a      	ldr	r2, [r3, #4]
 8007dd8:	2301      	movs	r3, #1
 8007dda:	4093      	lsls	r3, r2
 8007ddc:	604a      	str	r2, [r1, #4]
 8007dde:	608b      	str	r3, [r1, #8]
 8007de0:	4648      	mov	r0, r9
 8007de2:	f000 feeb 	bl	8008bbc <_Bfree>
 8007de6:	2200      	movs	r2, #0
 8007de8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007dec:	601a      	str	r2, [r3, #0]
 8007dee:	1e2b      	subs	r3, r5, #0
 8007df0:	bfaf      	iteee	ge
 8007df2:	2300      	movge	r3, #0
 8007df4:	2201      	movlt	r2, #1
 8007df6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007dfa:	9307      	strlt	r3, [sp, #28]
 8007dfc:	bfa8      	it	ge
 8007dfe:	6033      	strge	r3, [r6, #0]
 8007e00:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8007e04:	4b9c      	ldr	r3, [pc, #624]	@ (8008078 <_dtoa_r+0x2e0>)
 8007e06:	bfb8      	it	lt
 8007e08:	6032      	strlt	r2, [r6, #0]
 8007e0a:	ea33 0308 	bics.w	r3, r3, r8
 8007e0e:	d112      	bne.n	8007e36 <_dtoa_r+0x9e>
 8007e10:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007e14:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007e16:	6013      	str	r3, [r2, #0]
 8007e18:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007e1c:	4323      	orrs	r3, r4
 8007e1e:	f000 855e 	beq.w	80088de <_dtoa_r+0xb46>
 8007e22:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007e24:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800807c <_dtoa_r+0x2e4>
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	f000 8560 	beq.w	80088ee <_dtoa_r+0xb56>
 8007e2e:	f10a 0303 	add.w	r3, sl, #3
 8007e32:	f000 bd5a 	b.w	80088ea <_dtoa_r+0xb52>
 8007e36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007e3a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e42:	2200      	movs	r2, #0
 8007e44:	2300      	movs	r3, #0
 8007e46:	f7f8 fdaf 	bl	80009a8 <__aeabi_dcmpeq>
 8007e4a:	4607      	mov	r7, r0
 8007e4c:	b158      	cbz	r0, 8007e66 <_dtoa_r+0xce>
 8007e4e:	2301      	movs	r3, #1
 8007e50:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007e52:	6013      	str	r3, [r2, #0]
 8007e54:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007e56:	b113      	cbz	r3, 8007e5e <_dtoa_r+0xc6>
 8007e58:	4b89      	ldr	r3, [pc, #548]	@ (8008080 <_dtoa_r+0x2e8>)
 8007e5a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007e5c:	6013      	str	r3, [r2, #0]
 8007e5e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8008084 <_dtoa_r+0x2ec>
 8007e62:	f000 bd44 	b.w	80088ee <_dtoa_r+0xb56>
 8007e66:	ab14      	add	r3, sp, #80	@ 0x50
 8007e68:	9301      	str	r3, [sp, #4]
 8007e6a:	ab15      	add	r3, sp, #84	@ 0x54
 8007e6c:	9300      	str	r3, [sp, #0]
 8007e6e:	4648      	mov	r0, r9
 8007e70:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007e74:	f001 f984 	bl	8009180 <__d2b>
 8007e78:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007e7c:	9003      	str	r0, [sp, #12]
 8007e7e:	2e00      	cmp	r6, #0
 8007e80:	d078      	beq.n	8007f74 <_dtoa_r+0x1dc>
 8007e82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e88:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007e8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e90:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007e94:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007e98:	9712      	str	r7, [sp, #72]	@ 0x48
 8007e9a:	4619      	mov	r1, r3
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	4b7a      	ldr	r3, [pc, #488]	@ (8008088 <_dtoa_r+0x2f0>)
 8007ea0:	f7f8 f962 	bl	8000168 <__aeabi_dsub>
 8007ea4:	a36c      	add	r3, pc, #432	@ (adr r3, 8008058 <_dtoa_r+0x2c0>)
 8007ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eaa:	f7f8 fb15 	bl	80004d8 <__aeabi_dmul>
 8007eae:	a36c      	add	r3, pc, #432	@ (adr r3, 8008060 <_dtoa_r+0x2c8>)
 8007eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb4:	f7f8 f95a 	bl	800016c <__adddf3>
 8007eb8:	4604      	mov	r4, r0
 8007eba:	4630      	mov	r0, r6
 8007ebc:	460d      	mov	r5, r1
 8007ebe:	f7f8 faa1 	bl	8000404 <__aeabi_i2d>
 8007ec2:	a369      	add	r3, pc, #420	@ (adr r3, 8008068 <_dtoa_r+0x2d0>)
 8007ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec8:	f7f8 fb06 	bl	80004d8 <__aeabi_dmul>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	460b      	mov	r3, r1
 8007ed0:	4620      	mov	r0, r4
 8007ed2:	4629      	mov	r1, r5
 8007ed4:	f7f8 f94a 	bl	800016c <__adddf3>
 8007ed8:	4604      	mov	r4, r0
 8007eda:	460d      	mov	r5, r1
 8007edc:	f7f8 fdac 	bl	8000a38 <__aeabi_d2iz>
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	4607      	mov	r7, r0
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	4620      	mov	r0, r4
 8007ee8:	4629      	mov	r1, r5
 8007eea:	f7f8 fd67 	bl	80009bc <__aeabi_dcmplt>
 8007eee:	b140      	cbz	r0, 8007f02 <_dtoa_r+0x16a>
 8007ef0:	4638      	mov	r0, r7
 8007ef2:	f7f8 fa87 	bl	8000404 <__aeabi_i2d>
 8007ef6:	4622      	mov	r2, r4
 8007ef8:	462b      	mov	r3, r5
 8007efa:	f7f8 fd55 	bl	80009a8 <__aeabi_dcmpeq>
 8007efe:	b900      	cbnz	r0, 8007f02 <_dtoa_r+0x16a>
 8007f00:	3f01      	subs	r7, #1
 8007f02:	2f16      	cmp	r7, #22
 8007f04:	d854      	bhi.n	8007fb0 <_dtoa_r+0x218>
 8007f06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f0a:	4b60      	ldr	r3, [pc, #384]	@ (800808c <_dtoa_r+0x2f4>)
 8007f0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f14:	f7f8 fd52 	bl	80009bc <__aeabi_dcmplt>
 8007f18:	2800      	cmp	r0, #0
 8007f1a:	d04b      	beq.n	8007fb4 <_dtoa_r+0x21c>
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	3f01      	subs	r7, #1
 8007f20:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007f22:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f24:	1b9b      	subs	r3, r3, r6
 8007f26:	1e5a      	subs	r2, r3, #1
 8007f28:	bf49      	itett	mi
 8007f2a:	f1c3 0301 	rsbmi	r3, r3, #1
 8007f2e:	2300      	movpl	r3, #0
 8007f30:	9304      	strmi	r3, [sp, #16]
 8007f32:	2300      	movmi	r3, #0
 8007f34:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f36:	bf54      	ite	pl
 8007f38:	9304      	strpl	r3, [sp, #16]
 8007f3a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007f3c:	2f00      	cmp	r7, #0
 8007f3e:	db3b      	blt.n	8007fb8 <_dtoa_r+0x220>
 8007f40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f42:	970e      	str	r7, [sp, #56]	@ 0x38
 8007f44:	443b      	add	r3, r7
 8007f46:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f48:	2300      	movs	r3, #0
 8007f4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f4c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f4e:	2b09      	cmp	r3, #9
 8007f50:	d865      	bhi.n	800801e <_dtoa_r+0x286>
 8007f52:	2b05      	cmp	r3, #5
 8007f54:	bfc4      	itt	gt
 8007f56:	3b04      	subgt	r3, #4
 8007f58:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007f5a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f5c:	bfc8      	it	gt
 8007f5e:	2400      	movgt	r4, #0
 8007f60:	f1a3 0302 	sub.w	r3, r3, #2
 8007f64:	bfd8      	it	le
 8007f66:	2401      	movle	r4, #1
 8007f68:	2b03      	cmp	r3, #3
 8007f6a:	d864      	bhi.n	8008036 <_dtoa_r+0x29e>
 8007f6c:	e8df f003 	tbb	[pc, r3]
 8007f70:	2c385553 	.word	0x2c385553
 8007f74:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007f78:	441e      	add	r6, r3
 8007f7a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007f7e:	2b20      	cmp	r3, #32
 8007f80:	bfc1      	itttt	gt
 8007f82:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007f86:	fa08 f803 	lslgt.w	r8, r8, r3
 8007f8a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007f8e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007f92:	bfd6      	itet	le
 8007f94:	f1c3 0320 	rsble	r3, r3, #32
 8007f98:	ea48 0003 	orrgt.w	r0, r8, r3
 8007f9c:	fa04 f003 	lslle.w	r0, r4, r3
 8007fa0:	f7f8 fa20 	bl	80003e4 <__aeabi_ui2d>
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007faa:	3e01      	subs	r6, #1
 8007fac:	9212      	str	r2, [sp, #72]	@ 0x48
 8007fae:	e774      	b.n	8007e9a <_dtoa_r+0x102>
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	e7b5      	b.n	8007f20 <_dtoa_r+0x188>
 8007fb4:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007fb6:	e7b4      	b.n	8007f22 <_dtoa_r+0x18a>
 8007fb8:	9b04      	ldr	r3, [sp, #16]
 8007fba:	1bdb      	subs	r3, r3, r7
 8007fbc:	9304      	str	r3, [sp, #16]
 8007fbe:	427b      	negs	r3, r7
 8007fc0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	930e      	str	r3, [sp, #56]	@ 0x38
 8007fc6:	e7c1      	b.n	8007f4c <_dtoa_r+0x1b4>
 8007fc8:	2301      	movs	r3, #1
 8007fca:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007fcc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007fce:	eb07 0b03 	add.w	fp, r7, r3
 8007fd2:	f10b 0301 	add.w	r3, fp, #1
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	9308      	str	r3, [sp, #32]
 8007fda:	bfb8      	it	lt
 8007fdc:	2301      	movlt	r3, #1
 8007fde:	e006      	b.n	8007fee <_dtoa_r+0x256>
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007fe4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	dd28      	ble.n	800803c <_dtoa_r+0x2a4>
 8007fea:	469b      	mov	fp, r3
 8007fec:	9308      	str	r3, [sp, #32]
 8007fee:	2100      	movs	r1, #0
 8007ff0:	2204      	movs	r2, #4
 8007ff2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007ff6:	f102 0514 	add.w	r5, r2, #20
 8007ffa:	429d      	cmp	r5, r3
 8007ffc:	d926      	bls.n	800804c <_dtoa_r+0x2b4>
 8007ffe:	6041      	str	r1, [r0, #4]
 8008000:	4648      	mov	r0, r9
 8008002:	f000 fd9b 	bl	8008b3c <_Balloc>
 8008006:	4682      	mov	sl, r0
 8008008:	2800      	cmp	r0, #0
 800800a:	d143      	bne.n	8008094 <_dtoa_r+0x2fc>
 800800c:	4602      	mov	r2, r0
 800800e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008012:	4b1f      	ldr	r3, [pc, #124]	@ (8008090 <_dtoa_r+0x2f8>)
 8008014:	e6d4      	b.n	8007dc0 <_dtoa_r+0x28>
 8008016:	2300      	movs	r3, #0
 8008018:	e7e3      	b.n	8007fe2 <_dtoa_r+0x24a>
 800801a:	2300      	movs	r3, #0
 800801c:	e7d5      	b.n	8007fca <_dtoa_r+0x232>
 800801e:	2401      	movs	r4, #1
 8008020:	2300      	movs	r3, #0
 8008022:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008024:	9320      	str	r3, [sp, #128]	@ 0x80
 8008026:	f04f 3bff 	mov.w	fp, #4294967295
 800802a:	2200      	movs	r2, #0
 800802c:	2312      	movs	r3, #18
 800802e:	f8cd b020 	str.w	fp, [sp, #32]
 8008032:	9221      	str	r2, [sp, #132]	@ 0x84
 8008034:	e7db      	b.n	8007fee <_dtoa_r+0x256>
 8008036:	2301      	movs	r3, #1
 8008038:	930b      	str	r3, [sp, #44]	@ 0x2c
 800803a:	e7f4      	b.n	8008026 <_dtoa_r+0x28e>
 800803c:	f04f 0b01 	mov.w	fp, #1
 8008040:	465b      	mov	r3, fp
 8008042:	f8cd b020 	str.w	fp, [sp, #32]
 8008046:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800804a:	e7d0      	b.n	8007fee <_dtoa_r+0x256>
 800804c:	3101      	adds	r1, #1
 800804e:	0052      	lsls	r2, r2, #1
 8008050:	e7d1      	b.n	8007ff6 <_dtoa_r+0x25e>
 8008052:	bf00      	nop
 8008054:	f3af 8000 	nop.w
 8008058:	636f4361 	.word	0x636f4361
 800805c:	3fd287a7 	.word	0x3fd287a7
 8008060:	8b60c8b3 	.word	0x8b60c8b3
 8008064:	3fc68a28 	.word	0x3fc68a28
 8008068:	509f79fb 	.word	0x509f79fb
 800806c:	3fd34413 	.word	0x3fd34413
 8008070:	08009ecb 	.word	0x08009ecb
 8008074:	08009ee2 	.word	0x08009ee2
 8008078:	7ff00000 	.word	0x7ff00000
 800807c:	08009ec7 	.word	0x08009ec7
 8008080:	08009e9b 	.word	0x08009e9b
 8008084:	08009e9a 	.word	0x08009e9a
 8008088:	3ff80000 	.word	0x3ff80000
 800808c:	08009ff8 	.word	0x08009ff8
 8008090:	08009f3a 	.word	0x08009f3a
 8008094:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008098:	6018      	str	r0, [r3, #0]
 800809a:	9b08      	ldr	r3, [sp, #32]
 800809c:	2b0e      	cmp	r3, #14
 800809e:	f200 80a1 	bhi.w	80081e4 <_dtoa_r+0x44c>
 80080a2:	2c00      	cmp	r4, #0
 80080a4:	f000 809e 	beq.w	80081e4 <_dtoa_r+0x44c>
 80080a8:	2f00      	cmp	r7, #0
 80080aa:	dd33      	ble.n	8008114 <_dtoa_r+0x37c>
 80080ac:	4b9c      	ldr	r3, [pc, #624]	@ (8008320 <_dtoa_r+0x588>)
 80080ae:	f007 020f 	and.w	r2, r7, #15
 80080b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080b6:	05f8      	lsls	r0, r7, #23
 80080b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80080bc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80080c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80080c4:	d516      	bpl.n	80080f4 <_dtoa_r+0x35c>
 80080c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80080ca:	4b96      	ldr	r3, [pc, #600]	@ (8008324 <_dtoa_r+0x58c>)
 80080cc:	2603      	movs	r6, #3
 80080ce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80080d2:	f7f8 fb2b 	bl	800072c <__aeabi_ddiv>
 80080d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80080da:	f004 040f 	and.w	r4, r4, #15
 80080de:	4d91      	ldr	r5, [pc, #580]	@ (8008324 <_dtoa_r+0x58c>)
 80080e0:	b954      	cbnz	r4, 80080f8 <_dtoa_r+0x360>
 80080e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80080e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080ea:	f7f8 fb1f 	bl	800072c <__aeabi_ddiv>
 80080ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80080f2:	e028      	b.n	8008146 <_dtoa_r+0x3ae>
 80080f4:	2602      	movs	r6, #2
 80080f6:	e7f2      	b.n	80080de <_dtoa_r+0x346>
 80080f8:	07e1      	lsls	r1, r4, #31
 80080fa:	d508      	bpl.n	800810e <_dtoa_r+0x376>
 80080fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008100:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008104:	f7f8 f9e8 	bl	80004d8 <__aeabi_dmul>
 8008108:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800810c:	3601      	adds	r6, #1
 800810e:	1064      	asrs	r4, r4, #1
 8008110:	3508      	adds	r5, #8
 8008112:	e7e5      	b.n	80080e0 <_dtoa_r+0x348>
 8008114:	f000 80af 	beq.w	8008276 <_dtoa_r+0x4de>
 8008118:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800811c:	427c      	negs	r4, r7
 800811e:	4b80      	ldr	r3, [pc, #512]	@ (8008320 <_dtoa_r+0x588>)
 8008120:	f004 020f 	and.w	r2, r4, #15
 8008124:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812c:	f7f8 f9d4 	bl	80004d8 <__aeabi_dmul>
 8008130:	2602      	movs	r6, #2
 8008132:	2300      	movs	r3, #0
 8008134:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008138:	4d7a      	ldr	r5, [pc, #488]	@ (8008324 <_dtoa_r+0x58c>)
 800813a:	1124      	asrs	r4, r4, #4
 800813c:	2c00      	cmp	r4, #0
 800813e:	f040 808f 	bne.w	8008260 <_dtoa_r+0x4c8>
 8008142:	2b00      	cmp	r3, #0
 8008144:	d1d3      	bne.n	80080ee <_dtoa_r+0x356>
 8008146:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800814a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800814c:	2b00      	cmp	r3, #0
 800814e:	f000 8094 	beq.w	800827a <_dtoa_r+0x4e2>
 8008152:	2200      	movs	r2, #0
 8008154:	4620      	mov	r0, r4
 8008156:	4629      	mov	r1, r5
 8008158:	4b73      	ldr	r3, [pc, #460]	@ (8008328 <_dtoa_r+0x590>)
 800815a:	f7f8 fc2f 	bl	80009bc <__aeabi_dcmplt>
 800815e:	2800      	cmp	r0, #0
 8008160:	f000 808b 	beq.w	800827a <_dtoa_r+0x4e2>
 8008164:	9b08      	ldr	r3, [sp, #32]
 8008166:	2b00      	cmp	r3, #0
 8008168:	f000 8087 	beq.w	800827a <_dtoa_r+0x4e2>
 800816c:	f1bb 0f00 	cmp.w	fp, #0
 8008170:	dd34      	ble.n	80081dc <_dtoa_r+0x444>
 8008172:	4620      	mov	r0, r4
 8008174:	2200      	movs	r2, #0
 8008176:	4629      	mov	r1, r5
 8008178:	4b6c      	ldr	r3, [pc, #432]	@ (800832c <_dtoa_r+0x594>)
 800817a:	f7f8 f9ad 	bl	80004d8 <__aeabi_dmul>
 800817e:	465c      	mov	r4, fp
 8008180:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008184:	f107 38ff 	add.w	r8, r7, #4294967295
 8008188:	3601      	adds	r6, #1
 800818a:	4630      	mov	r0, r6
 800818c:	f7f8 f93a 	bl	8000404 <__aeabi_i2d>
 8008190:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008194:	f7f8 f9a0 	bl	80004d8 <__aeabi_dmul>
 8008198:	2200      	movs	r2, #0
 800819a:	4b65      	ldr	r3, [pc, #404]	@ (8008330 <_dtoa_r+0x598>)
 800819c:	f7f7 ffe6 	bl	800016c <__adddf3>
 80081a0:	4605      	mov	r5, r0
 80081a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80081a6:	2c00      	cmp	r4, #0
 80081a8:	d16a      	bne.n	8008280 <_dtoa_r+0x4e8>
 80081aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80081ae:	2200      	movs	r2, #0
 80081b0:	4b60      	ldr	r3, [pc, #384]	@ (8008334 <_dtoa_r+0x59c>)
 80081b2:	f7f7 ffd9 	bl	8000168 <__aeabi_dsub>
 80081b6:	4602      	mov	r2, r0
 80081b8:	460b      	mov	r3, r1
 80081ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80081be:	462a      	mov	r2, r5
 80081c0:	4633      	mov	r3, r6
 80081c2:	f7f8 fc19 	bl	80009f8 <__aeabi_dcmpgt>
 80081c6:	2800      	cmp	r0, #0
 80081c8:	f040 8298 	bne.w	80086fc <_dtoa_r+0x964>
 80081cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80081d0:	462a      	mov	r2, r5
 80081d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80081d6:	f7f8 fbf1 	bl	80009bc <__aeabi_dcmplt>
 80081da:	bb38      	cbnz	r0, 800822c <_dtoa_r+0x494>
 80081dc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80081e0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80081e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	f2c0 8157 	blt.w	800849a <_dtoa_r+0x702>
 80081ec:	2f0e      	cmp	r7, #14
 80081ee:	f300 8154 	bgt.w	800849a <_dtoa_r+0x702>
 80081f2:	4b4b      	ldr	r3, [pc, #300]	@ (8008320 <_dtoa_r+0x588>)
 80081f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80081f8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80081fc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008200:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008202:	2b00      	cmp	r3, #0
 8008204:	f280 80e5 	bge.w	80083d2 <_dtoa_r+0x63a>
 8008208:	9b08      	ldr	r3, [sp, #32]
 800820a:	2b00      	cmp	r3, #0
 800820c:	f300 80e1 	bgt.w	80083d2 <_dtoa_r+0x63a>
 8008210:	d10c      	bne.n	800822c <_dtoa_r+0x494>
 8008212:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008216:	2200      	movs	r2, #0
 8008218:	4b46      	ldr	r3, [pc, #280]	@ (8008334 <_dtoa_r+0x59c>)
 800821a:	f7f8 f95d 	bl	80004d8 <__aeabi_dmul>
 800821e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008222:	f7f8 fbdf 	bl	80009e4 <__aeabi_dcmpge>
 8008226:	2800      	cmp	r0, #0
 8008228:	f000 8266 	beq.w	80086f8 <_dtoa_r+0x960>
 800822c:	2400      	movs	r4, #0
 800822e:	4625      	mov	r5, r4
 8008230:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008232:	4656      	mov	r6, sl
 8008234:	ea6f 0803 	mvn.w	r8, r3
 8008238:	2700      	movs	r7, #0
 800823a:	4621      	mov	r1, r4
 800823c:	4648      	mov	r0, r9
 800823e:	f000 fcbd 	bl	8008bbc <_Bfree>
 8008242:	2d00      	cmp	r5, #0
 8008244:	f000 80bd 	beq.w	80083c2 <_dtoa_r+0x62a>
 8008248:	b12f      	cbz	r7, 8008256 <_dtoa_r+0x4be>
 800824a:	42af      	cmp	r7, r5
 800824c:	d003      	beq.n	8008256 <_dtoa_r+0x4be>
 800824e:	4639      	mov	r1, r7
 8008250:	4648      	mov	r0, r9
 8008252:	f000 fcb3 	bl	8008bbc <_Bfree>
 8008256:	4629      	mov	r1, r5
 8008258:	4648      	mov	r0, r9
 800825a:	f000 fcaf 	bl	8008bbc <_Bfree>
 800825e:	e0b0      	b.n	80083c2 <_dtoa_r+0x62a>
 8008260:	07e2      	lsls	r2, r4, #31
 8008262:	d505      	bpl.n	8008270 <_dtoa_r+0x4d8>
 8008264:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008268:	f7f8 f936 	bl	80004d8 <__aeabi_dmul>
 800826c:	2301      	movs	r3, #1
 800826e:	3601      	adds	r6, #1
 8008270:	1064      	asrs	r4, r4, #1
 8008272:	3508      	adds	r5, #8
 8008274:	e762      	b.n	800813c <_dtoa_r+0x3a4>
 8008276:	2602      	movs	r6, #2
 8008278:	e765      	b.n	8008146 <_dtoa_r+0x3ae>
 800827a:	46b8      	mov	r8, r7
 800827c:	9c08      	ldr	r4, [sp, #32]
 800827e:	e784      	b.n	800818a <_dtoa_r+0x3f2>
 8008280:	4b27      	ldr	r3, [pc, #156]	@ (8008320 <_dtoa_r+0x588>)
 8008282:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008284:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008288:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800828c:	4454      	add	r4, sl
 800828e:	2900      	cmp	r1, #0
 8008290:	d054      	beq.n	800833c <_dtoa_r+0x5a4>
 8008292:	2000      	movs	r0, #0
 8008294:	4928      	ldr	r1, [pc, #160]	@ (8008338 <_dtoa_r+0x5a0>)
 8008296:	f7f8 fa49 	bl	800072c <__aeabi_ddiv>
 800829a:	4633      	mov	r3, r6
 800829c:	462a      	mov	r2, r5
 800829e:	f7f7 ff63 	bl	8000168 <__aeabi_dsub>
 80082a2:	4656      	mov	r6, sl
 80082a4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80082a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082ac:	f7f8 fbc4 	bl	8000a38 <__aeabi_d2iz>
 80082b0:	4605      	mov	r5, r0
 80082b2:	f7f8 f8a7 	bl	8000404 <__aeabi_i2d>
 80082b6:	4602      	mov	r2, r0
 80082b8:	460b      	mov	r3, r1
 80082ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082be:	f7f7 ff53 	bl	8000168 <__aeabi_dsub>
 80082c2:	4602      	mov	r2, r0
 80082c4:	460b      	mov	r3, r1
 80082c6:	3530      	adds	r5, #48	@ 0x30
 80082c8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80082cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80082d0:	f806 5b01 	strb.w	r5, [r6], #1
 80082d4:	f7f8 fb72 	bl	80009bc <__aeabi_dcmplt>
 80082d8:	2800      	cmp	r0, #0
 80082da:	d172      	bne.n	80083c2 <_dtoa_r+0x62a>
 80082dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082e0:	2000      	movs	r0, #0
 80082e2:	4911      	ldr	r1, [pc, #68]	@ (8008328 <_dtoa_r+0x590>)
 80082e4:	f7f7 ff40 	bl	8000168 <__aeabi_dsub>
 80082e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80082ec:	f7f8 fb66 	bl	80009bc <__aeabi_dcmplt>
 80082f0:	2800      	cmp	r0, #0
 80082f2:	f040 80b4 	bne.w	800845e <_dtoa_r+0x6c6>
 80082f6:	42a6      	cmp	r6, r4
 80082f8:	f43f af70 	beq.w	80081dc <_dtoa_r+0x444>
 80082fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008300:	2200      	movs	r2, #0
 8008302:	4b0a      	ldr	r3, [pc, #40]	@ (800832c <_dtoa_r+0x594>)
 8008304:	f7f8 f8e8 	bl	80004d8 <__aeabi_dmul>
 8008308:	2200      	movs	r2, #0
 800830a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800830e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008312:	4b06      	ldr	r3, [pc, #24]	@ (800832c <_dtoa_r+0x594>)
 8008314:	f7f8 f8e0 	bl	80004d8 <__aeabi_dmul>
 8008318:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800831c:	e7c4      	b.n	80082a8 <_dtoa_r+0x510>
 800831e:	bf00      	nop
 8008320:	08009ff8 	.word	0x08009ff8
 8008324:	08009fd0 	.word	0x08009fd0
 8008328:	3ff00000 	.word	0x3ff00000
 800832c:	40240000 	.word	0x40240000
 8008330:	401c0000 	.word	0x401c0000
 8008334:	40140000 	.word	0x40140000
 8008338:	3fe00000 	.word	0x3fe00000
 800833c:	4631      	mov	r1, r6
 800833e:	4628      	mov	r0, r5
 8008340:	f7f8 f8ca 	bl	80004d8 <__aeabi_dmul>
 8008344:	4656      	mov	r6, sl
 8008346:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800834a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800834c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008350:	f7f8 fb72 	bl	8000a38 <__aeabi_d2iz>
 8008354:	4605      	mov	r5, r0
 8008356:	f7f8 f855 	bl	8000404 <__aeabi_i2d>
 800835a:	4602      	mov	r2, r0
 800835c:	460b      	mov	r3, r1
 800835e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008362:	f7f7 ff01 	bl	8000168 <__aeabi_dsub>
 8008366:	4602      	mov	r2, r0
 8008368:	460b      	mov	r3, r1
 800836a:	3530      	adds	r5, #48	@ 0x30
 800836c:	f806 5b01 	strb.w	r5, [r6], #1
 8008370:	42a6      	cmp	r6, r4
 8008372:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008376:	f04f 0200 	mov.w	r2, #0
 800837a:	d124      	bne.n	80083c6 <_dtoa_r+0x62e>
 800837c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008380:	4bae      	ldr	r3, [pc, #696]	@ (800863c <_dtoa_r+0x8a4>)
 8008382:	f7f7 fef3 	bl	800016c <__adddf3>
 8008386:	4602      	mov	r2, r0
 8008388:	460b      	mov	r3, r1
 800838a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800838e:	f7f8 fb33 	bl	80009f8 <__aeabi_dcmpgt>
 8008392:	2800      	cmp	r0, #0
 8008394:	d163      	bne.n	800845e <_dtoa_r+0x6c6>
 8008396:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800839a:	2000      	movs	r0, #0
 800839c:	49a7      	ldr	r1, [pc, #668]	@ (800863c <_dtoa_r+0x8a4>)
 800839e:	f7f7 fee3 	bl	8000168 <__aeabi_dsub>
 80083a2:	4602      	mov	r2, r0
 80083a4:	460b      	mov	r3, r1
 80083a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083aa:	f7f8 fb07 	bl	80009bc <__aeabi_dcmplt>
 80083ae:	2800      	cmp	r0, #0
 80083b0:	f43f af14 	beq.w	80081dc <_dtoa_r+0x444>
 80083b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80083b6:	1e73      	subs	r3, r6, #1
 80083b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80083ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80083be:	2b30      	cmp	r3, #48	@ 0x30
 80083c0:	d0f8      	beq.n	80083b4 <_dtoa_r+0x61c>
 80083c2:	4647      	mov	r7, r8
 80083c4:	e03b      	b.n	800843e <_dtoa_r+0x6a6>
 80083c6:	4b9e      	ldr	r3, [pc, #632]	@ (8008640 <_dtoa_r+0x8a8>)
 80083c8:	f7f8 f886 	bl	80004d8 <__aeabi_dmul>
 80083cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80083d0:	e7bc      	b.n	800834c <_dtoa_r+0x5b4>
 80083d2:	4656      	mov	r6, sl
 80083d4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80083d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083dc:	4620      	mov	r0, r4
 80083de:	4629      	mov	r1, r5
 80083e0:	f7f8 f9a4 	bl	800072c <__aeabi_ddiv>
 80083e4:	f7f8 fb28 	bl	8000a38 <__aeabi_d2iz>
 80083e8:	4680      	mov	r8, r0
 80083ea:	f7f8 f80b 	bl	8000404 <__aeabi_i2d>
 80083ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083f2:	f7f8 f871 	bl	80004d8 <__aeabi_dmul>
 80083f6:	4602      	mov	r2, r0
 80083f8:	460b      	mov	r3, r1
 80083fa:	4620      	mov	r0, r4
 80083fc:	4629      	mov	r1, r5
 80083fe:	f7f7 feb3 	bl	8000168 <__aeabi_dsub>
 8008402:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008406:	9d08      	ldr	r5, [sp, #32]
 8008408:	f806 4b01 	strb.w	r4, [r6], #1
 800840c:	eba6 040a 	sub.w	r4, r6, sl
 8008410:	42a5      	cmp	r5, r4
 8008412:	4602      	mov	r2, r0
 8008414:	460b      	mov	r3, r1
 8008416:	d133      	bne.n	8008480 <_dtoa_r+0x6e8>
 8008418:	f7f7 fea8 	bl	800016c <__adddf3>
 800841c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008420:	4604      	mov	r4, r0
 8008422:	460d      	mov	r5, r1
 8008424:	f7f8 fae8 	bl	80009f8 <__aeabi_dcmpgt>
 8008428:	b9c0      	cbnz	r0, 800845c <_dtoa_r+0x6c4>
 800842a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800842e:	4620      	mov	r0, r4
 8008430:	4629      	mov	r1, r5
 8008432:	f7f8 fab9 	bl	80009a8 <__aeabi_dcmpeq>
 8008436:	b110      	cbz	r0, 800843e <_dtoa_r+0x6a6>
 8008438:	f018 0f01 	tst.w	r8, #1
 800843c:	d10e      	bne.n	800845c <_dtoa_r+0x6c4>
 800843e:	4648      	mov	r0, r9
 8008440:	9903      	ldr	r1, [sp, #12]
 8008442:	f000 fbbb 	bl	8008bbc <_Bfree>
 8008446:	2300      	movs	r3, #0
 8008448:	7033      	strb	r3, [r6, #0]
 800844a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800844c:	3701      	adds	r7, #1
 800844e:	601f      	str	r7, [r3, #0]
 8008450:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008452:	2b00      	cmp	r3, #0
 8008454:	f000 824b 	beq.w	80088ee <_dtoa_r+0xb56>
 8008458:	601e      	str	r6, [r3, #0]
 800845a:	e248      	b.n	80088ee <_dtoa_r+0xb56>
 800845c:	46b8      	mov	r8, r7
 800845e:	4633      	mov	r3, r6
 8008460:	461e      	mov	r6, r3
 8008462:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008466:	2a39      	cmp	r2, #57	@ 0x39
 8008468:	d106      	bne.n	8008478 <_dtoa_r+0x6e0>
 800846a:	459a      	cmp	sl, r3
 800846c:	d1f8      	bne.n	8008460 <_dtoa_r+0x6c8>
 800846e:	2230      	movs	r2, #48	@ 0x30
 8008470:	f108 0801 	add.w	r8, r8, #1
 8008474:	f88a 2000 	strb.w	r2, [sl]
 8008478:	781a      	ldrb	r2, [r3, #0]
 800847a:	3201      	adds	r2, #1
 800847c:	701a      	strb	r2, [r3, #0]
 800847e:	e7a0      	b.n	80083c2 <_dtoa_r+0x62a>
 8008480:	2200      	movs	r2, #0
 8008482:	4b6f      	ldr	r3, [pc, #444]	@ (8008640 <_dtoa_r+0x8a8>)
 8008484:	f7f8 f828 	bl	80004d8 <__aeabi_dmul>
 8008488:	2200      	movs	r2, #0
 800848a:	2300      	movs	r3, #0
 800848c:	4604      	mov	r4, r0
 800848e:	460d      	mov	r5, r1
 8008490:	f7f8 fa8a 	bl	80009a8 <__aeabi_dcmpeq>
 8008494:	2800      	cmp	r0, #0
 8008496:	d09f      	beq.n	80083d8 <_dtoa_r+0x640>
 8008498:	e7d1      	b.n	800843e <_dtoa_r+0x6a6>
 800849a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800849c:	2a00      	cmp	r2, #0
 800849e:	f000 80ea 	beq.w	8008676 <_dtoa_r+0x8de>
 80084a2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80084a4:	2a01      	cmp	r2, #1
 80084a6:	f300 80cd 	bgt.w	8008644 <_dtoa_r+0x8ac>
 80084aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80084ac:	2a00      	cmp	r2, #0
 80084ae:	f000 80c1 	beq.w	8008634 <_dtoa_r+0x89c>
 80084b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80084b6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80084b8:	9e04      	ldr	r6, [sp, #16]
 80084ba:	9a04      	ldr	r2, [sp, #16]
 80084bc:	2101      	movs	r1, #1
 80084be:	441a      	add	r2, r3
 80084c0:	9204      	str	r2, [sp, #16]
 80084c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084c4:	4648      	mov	r0, r9
 80084c6:	441a      	add	r2, r3
 80084c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80084ca:	f000 fc2b 	bl	8008d24 <__i2b>
 80084ce:	4605      	mov	r5, r0
 80084d0:	b166      	cbz	r6, 80084ec <_dtoa_r+0x754>
 80084d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	dd09      	ble.n	80084ec <_dtoa_r+0x754>
 80084d8:	42b3      	cmp	r3, r6
 80084da:	bfa8      	it	ge
 80084dc:	4633      	movge	r3, r6
 80084de:	9a04      	ldr	r2, [sp, #16]
 80084e0:	1af6      	subs	r6, r6, r3
 80084e2:	1ad2      	subs	r2, r2, r3
 80084e4:	9204      	str	r2, [sp, #16]
 80084e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084e8:	1ad3      	subs	r3, r2, r3
 80084ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80084ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084ee:	b30b      	cbz	r3, 8008534 <_dtoa_r+0x79c>
 80084f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	f000 80c6 	beq.w	8008684 <_dtoa_r+0x8ec>
 80084f8:	2c00      	cmp	r4, #0
 80084fa:	f000 80c0 	beq.w	800867e <_dtoa_r+0x8e6>
 80084fe:	4629      	mov	r1, r5
 8008500:	4622      	mov	r2, r4
 8008502:	4648      	mov	r0, r9
 8008504:	f000 fcc6 	bl	8008e94 <__pow5mult>
 8008508:	9a03      	ldr	r2, [sp, #12]
 800850a:	4601      	mov	r1, r0
 800850c:	4605      	mov	r5, r0
 800850e:	4648      	mov	r0, r9
 8008510:	f000 fc1e 	bl	8008d50 <__multiply>
 8008514:	9903      	ldr	r1, [sp, #12]
 8008516:	4680      	mov	r8, r0
 8008518:	4648      	mov	r0, r9
 800851a:	f000 fb4f 	bl	8008bbc <_Bfree>
 800851e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008520:	1b1b      	subs	r3, r3, r4
 8008522:	930a      	str	r3, [sp, #40]	@ 0x28
 8008524:	f000 80b1 	beq.w	800868a <_dtoa_r+0x8f2>
 8008528:	4641      	mov	r1, r8
 800852a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800852c:	4648      	mov	r0, r9
 800852e:	f000 fcb1 	bl	8008e94 <__pow5mult>
 8008532:	9003      	str	r0, [sp, #12]
 8008534:	2101      	movs	r1, #1
 8008536:	4648      	mov	r0, r9
 8008538:	f000 fbf4 	bl	8008d24 <__i2b>
 800853c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800853e:	4604      	mov	r4, r0
 8008540:	2b00      	cmp	r3, #0
 8008542:	f000 81d8 	beq.w	80088f6 <_dtoa_r+0xb5e>
 8008546:	461a      	mov	r2, r3
 8008548:	4601      	mov	r1, r0
 800854a:	4648      	mov	r0, r9
 800854c:	f000 fca2 	bl	8008e94 <__pow5mult>
 8008550:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008552:	4604      	mov	r4, r0
 8008554:	2b01      	cmp	r3, #1
 8008556:	f300 809f 	bgt.w	8008698 <_dtoa_r+0x900>
 800855a:	9b06      	ldr	r3, [sp, #24]
 800855c:	2b00      	cmp	r3, #0
 800855e:	f040 8097 	bne.w	8008690 <_dtoa_r+0x8f8>
 8008562:	9b07      	ldr	r3, [sp, #28]
 8008564:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008568:	2b00      	cmp	r3, #0
 800856a:	f040 8093 	bne.w	8008694 <_dtoa_r+0x8fc>
 800856e:	9b07      	ldr	r3, [sp, #28]
 8008570:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008574:	0d1b      	lsrs	r3, r3, #20
 8008576:	051b      	lsls	r3, r3, #20
 8008578:	b133      	cbz	r3, 8008588 <_dtoa_r+0x7f0>
 800857a:	9b04      	ldr	r3, [sp, #16]
 800857c:	3301      	adds	r3, #1
 800857e:	9304      	str	r3, [sp, #16]
 8008580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008582:	3301      	adds	r3, #1
 8008584:	9309      	str	r3, [sp, #36]	@ 0x24
 8008586:	2301      	movs	r3, #1
 8008588:	930a      	str	r3, [sp, #40]	@ 0x28
 800858a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800858c:	2b00      	cmp	r3, #0
 800858e:	f000 81b8 	beq.w	8008902 <_dtoa_r+0xb6a>
 8008592:	6923      	ldr	r3, [r4, #16]
 8008594:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008598:	6918      	ldr	r0, [r3, #16]
 800859a:	f000 fb77 	bl	8008c8c <__hi0bits>
 800859e:	f1c0 0020 	rsb	r0, r0, #32
 80085a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085a4:	4418      	add	r0, r3
 80085a6:	f010 001f 	ands.w	r0, r0, #31
 80085aa:	f000 8082 	beq.w	80086b2 <_dtoa_r+0x91a>
 80085ae:	f1c0 0320 	rsb	r3, r0, #32
 80085b2:	2b04      	cmp	r3, #4
 80085b4:	dd73      	ble.n	800869e <_dtoa_r+0x906>
 80085b6:	9b04      	ldr	r3, [sp, #16]
 80085b8:	f1c0 001c 	rsb	r0, r0, #28
 80085bc:	4403      	add	r3, r0
 80085be:	9304      	str	r3, [sp, #16]
 80085c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085c2:	4406      	add	r6, r0
 80085c4:	4403      	add	r3, r0
 80085c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80085c8:	9b04      	ldr	r3, [sp, #16]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	dd05      	ble.n	80085da <_dtoa_r+0x842>
 80085ce:	461a      	mov	r2, r3
 80085d0:	4648      	mov	r0, r9
 80085d2:	9903      	ldr	r1, [sp, #12]
 80085d4:	f000 fcb8 	bl	8008f48 <__lshift>
 80085d8:	9003      	str	r0, [sp, #12]
 80085da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085dc:	2b00      	cmp	r3, #0
 80085de:	dd05      	ble.n	80085ec <_dtoa_r+0x854>
 80085e0:	4621      	mov	r1, r4
 80085e2:	461a      	mov	r2, r3
 80085e4:	4648      	mov	r0, r9
 80085e6:	f000 fcaf 	bl	8008f48 <__lshift>
 80085ea:	4604      	mov	r4, r0
 80085ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d061      	beq.n	80086b6 <_dtoa_r+0x91e>
 80085f2:	4621      	mov	r1, r4
 80085f4:	9803      	ldr	r0, [sp, #12]
 80085f6:	f000 fd13 	bl	8009020 <__mcmp>
 80085fa:	2800      	cmp	r0, #0
 80085fc:	da5b      	bge.n	80086b6 <_dtoa_r+0x91e>
 80085fe:	2300      	movs	r3, #0
 8008600:	220a      	movs	r2, #10
 8008602:	4648      	mov	r0, r9
 8008604:	9903      	ldr	r1, [sp, #12]
 8008606:	f000 fafb 	bl	8008c00 <__multadd>
 800860a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800860c:	f107 38ff 	add.w	r8, r7, #4294967295
 8008610:	9003      	str	r0, [sp, #12]
 8008612:	2b00      	cmp	r3, #0
 8008614:	f000 8177 	beq.w	8008906 <_dtoa_r+0xb6e>
 8008618:	4629      	mov	r1, r5
 800861a:	2300      	movs	r3, #0
 800861c:	220a      	movs	r2, #10
 800861e:	4648      	mov	r0, r9
 8008620:	f000 faee 	bl	8008c00 <__multadd>
 8008624:	f1bb 0f00 	cmp.w	fp, #0
 8008628:	4605      	mov	r5, r0
 800862a:	dc6f      	bgt.n	800870c <_dtoa_r+0x974>
 800862c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800862e:	2b02      	cmp	r3, #2
 8008630:	dc49      	bgt.n	80086c6 <_dtoa_r+0x92e>
 8008632:	e06b      	b.n	800870c <_dtoa_r+0x974>
 8008634:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008636:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800863a:	e73c      	b.n	80084b6 <_dtoa_r+0x71e>
 800863c:	3fe00000 	.word	0x3fe00000
 8008640:	40240000 	.word	0x40240000
 8008644:	9b08      	ldr	r3, [sp, #32]
 8008646:	1e5c      	subs	r4, r3, #1
 8008648:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800864a:	42a3      	cmp	r3, r4
 800864c:	db09      	blt.n	8008662 <_dtoa_r+0x8ca>
 800864e:	1b1c      	subs	r4, r3, r4
 8008650:	9b08      	ldr	r3, [sp, #32]
 8008652:	2b00      	cmp	r3, #0
 8008654:	f6bf af30 	bge.w	80084b8 <_dtoa_r+0x720>
 8008658:	9b04      	ldr	r3, [sp, #16]
 800865a:	9a08      	ldr	r2, [sp, #32]
 800865c:	1a9e      	subs	r6, r3, r2
 800865e:	2300      	movs	r3, #0
 8008660:	e72b      	b.n	80084ba <_dtoa_r+0x722>
 8008662:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008664:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008666:	1ae3      	subs	r3, r4, r3
 8008668:	441a      	add	r2, r3
 800866a:	940a      	str	r4, [sp, #40]	@ 0x28
 800866c:	9e04      	ldr	r6, [sp, #16]
 800866e:	2400      	movs	r4, #0
 8008670:	9b08      	ldr	r3, [sp, #32]
 8008672:	920e      	str	r2, [sp, #56]	@ 0x38
 8008674:	e721      	b.n	80084ba <_dtoa_r+0x722>
 8008676:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008678:	9e04      	ldr	r6, [sp, #16]
 800867a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800867c:	e728      	b.n	80084d0 <_dtoa_r+0x738>
 800867e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008682:	e751      	b.n	8008528 <_dtoa_r+0x790>
 8008684:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008686:	9903      	ldr	r1, [sp, #12]
 8008688:	e750      	b.n	800852c <_dtoa_r+0x794>
 800868a:	f8cd 800c 	str.w	r8, [sp, #12]
 800868e:	e751      	b.n	8008534 <_dtoa_r+0x79c>
 8008690:	2300      	movs	r3, #0
 8008692:	e779      	b.n	8008588 <_dtoa_r+0x7f0>
 8008694:	9b06      	ldr	r3, [sp, #24]
 8008696:	e777      	b.n	8008588 <_dtoa_r+0x7f0>
 8008698:	2300      	movs	r3, #0
 800869a:	930a      	str	r3, [sp, #40]	@ 0x28
 800869c:	e779      	b.n	8008592 <_dtoa_r+0x7fa>
 800869e:	d093      	beq.n	80085c8 <_dtoa_r+0x830>
 80086a0:	9a04      	ldr	r2, [sp, #16]
 80086a2:	331c      	adds	r3, #28
 80086a4:	441a      	add	r2, r3
 80086a6:	9204      	str	r2, [sp, #16]
 80086a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086aa:	441e      	add	r6, r3
 80086ac:	441a      	add	r2, r3
 80086ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80086b0:	e78a      	b.n	80085c8 <_dtoa_r+0x830>
 80086b2:	4603      	mov	r3, r0
 80086b4:	e7f4      	b.n	80086a0 <_dtoa_r+0x908>
 80086b6:	9b08      	ldr	r3, [sp, #32]
 80086b8:	46b8      	mov	r8, r7
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	dc20      	bgt.n	8008700 <_dtoa_r+0x968>
 80086be:	469b      	mov	fp, r3
 80086c0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80086c2:	2b02      	cmp	r3, #2
 80086c4:	dd1e      	ble.n	8008704 <_dtoa_r+0x96c>
 80086c6:	f1bb 0f00 	cmp.w	fp, #0
 80086ca:	f47f adb1 	bne.w	8008230 <_dtoa_r+0x498>
 80086ce:	4621      	mov	r1, r4
 80086d0:	465b      	mov	r3, fp
 80086d2:	2205      	movs	r2, #5
 80086d4:	4648      	mov	r0, r9
 80086d6:	f000 fa93 	bl	8008c00 <__multadd>
 80086da:	4601      	mov	r1, r0
 80086dc:	4604      	mov	r4, r0
 80086de:	9803      	ldr	r0, [sp, #12]
 80086e0:	f000 fc9e 	bl	8009020 <__mcmp>
 80086e4:	2800      	cmp	r0, #0
 80086e6:	f77f ada3 	ble.w	8008230 <_dtoa_r+0x498>
 80086ea:	4656      	mov	r6, sl
 80086ec:	2331      	movs	r3, #49	@ 0x31
 80086ee:	f108 0801 	add.w	r8, r8, #1
 80086f2:	f806 3b01 	strb.w	r3, [r6], #1
 80086f6:	e59f      	b.n	8008238 <_dtoa_r+0x4a0>
 80086f8:	46b8      	mov	r8, r7
 80086fa:	9c08      	ldr	r4, [sp, #32]
 80086fc:	4625      	mov	r5, r4
 80086fe:	e7f4      	b.n	80086ea <_dtoa_r+0x952>
 8008700:	f8dd b020 	ldr.w	fp, [sp, #32]
 8008704:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008706:	2b00      	cmp	r3, #0
 8008708:	f000 8101 	beq.w	800890e <_dtoa_r+0xb76>
 800870c:	2e00      	cmp	r6, #0
 800870e:	dd05      	ble.n	800871c <_dtoa_r+0x984>
 8008710:	4629      	mov	r1, r5
 8008712:	4632      	mov	r2, r6
 8008714:	4648      	mov	r0, r9
 8008716:	f000 fc17 	bl	8008f48 <__lshift>
 800871a:	4605      	mov	r5, r0
 800871c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800871e:	2b00      	cmp	r3, #0
 8008720:	d05c      	beq.n	80087dc <_dtoa_r+0xa44>
 8008722:	4648      	mov	r0, r9
 8008724:	6869      	ldr	r1, [r5, #4]
 8008726:	f000 fa09 	bl	8008b3c <_Balloc>
 800872a:	4606      	mov	r6, r0
 800872c:	b928      	cbnz	r0, 800873a <_dtoa_r+0x9a2>
 800872e:	4602      	mov	r2, r0
 8008730:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008734:	4b80      	ldr	r3, [pc, #512]	@ (8008938 <_dtoa_r+0xba0>)
 8008736:	f7ff bb43 	b.w	8007dc0 <_dtoa_r+0x28>
 800873a:	692a      	ldr	r2, [r5, #16]
 800873c:	f105 010c 	add.w	r1, r5, #12
 8008740:	3202      	adds	r2, #2
 8008742:	0092      	lsls	r2, r2, #2
 8008744:	300c      	adds	r0, #12
 8008746:	f7ff fa88 	bl	8007c5a <memcpy>
 800874a:	2201      	movs	r2, #1
 800874c:	4631      	mov	r1, r6
 800874e:	4648      	mov	r0, r9
 8008750:	f000 fbfa 	bl	8008f48 <__lshift>
 8008754:	462f      	mov	r7, r5
 8008756:	4605      	mov	r5, r0
 8008758:	f10a 0301 	add.w	r3, sl, #1
 800875c:	9304      	str	r3, [sp, #16]
 800875e:	eb0a 030b 	add.w	r3, sl, fp
 8008762:	930a      	str	r3, [sp, #40]	@ 0x28
 8008764:	9b06      	ldr	r3, [sp, #24]
 8008766:	f003 0301 	and.w	r3, r3, #1
 800876a:	9309      	str	r3, [sp, #36]	@ 0x24
 800876c:	9b04      	ldr	r3, [sp, #16]
 800876e:	4621      	mov	r1, r4
 8008770:	9803      	ldr	r0, [sp, #12]
 8008772:	f103 3bff 	add.w	fp, r3, #4294967295
 8008776:	f7ff fa85 	bl	8007c84 <quorem>
 800877a:	4603      	mov	r3, r0
 800877c:	4639      	mov	r1, r7
 800877e:	3330      	adds	r3, #48	@ 0x30
 8008780:	9006      	str	r0, [sp, #24]
 8008782:	9803      	ldr	r0, [sp, #12]
 8008784:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008786:	f000 fc4b 	bl	8009020 <__mcmp>
 800878a:	462a      	mov	r2, r5
 800878c:	9008      	str	r0, [sp, #32]
 800878e:	4621      	mov	r1, r4
 8008790:	4648      	mov	r0, r9
 8008792:	f000 fc61 	bl	8009058 <__mdiff>
 8008796:	68c2      	ldr	r2, [r0, #12]
 8008798:	4606      	mov	r6, r0
 800879a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800879c:	bb02      	cbnz	r2, 80087e0 <_dtoa_r+0xa48>
 800879e:	4601      	mov	r1, r0
 80087a0:	9803      	ldr	r0, [sp, #12]
 80087a2:	f000 fc3d 	bl	8009020 <__mcmp>
 80087a6:	4602      	mov	r2, r0
 80087a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087aa:	4631      	mov	r1, r6
 80087ac:	4648      	mov	r0, r9
 80087ae:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80087b2:	f000 fa03 	bl	8008bbc <_Bfree>
 80087b6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80087b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80087ba:	9e04      	ldr	r6, [sp, #16]
 80087bc:	ea42 0103 	orr.w	r1, r2, r3
 80087c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087c2:	4319      	orrs	r1, r3
 80087c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087c6:	d10d      	bne.n	80087e4 <_dtoa_r+0xa4c>
 80087c8:	2b39      	cmp	r3, #57	@ 0x39
 80087ca:	d027      	beq.n	800881c <_dtoa_r+0xa84>
 80087cc:	9a08      	ldr	r2, [sp, #32]
 80087ce:	2a00      	cmp	r2, #0
 80087d0:	dd01      	ble.n	80087d6 <_dtoa_r+0xa3e>
 80087d2:	9b06      	ldr	r3, [sp, #24]
 80087d4:	3331      	adds	r3, #49	@ 0x31
 80087d6:	f88b 3000 	strb.w	r3, [fp]
 80087da:	e52e      	b.n	800823a <_dtoa_r+0x4a2>
 80087dc:	4628      	mov	r0, r5
 80087de:	e7b9      	b.n	8008754 <_dtoa_r+0x9bc>
 80087e0:	2201      	movs	r2, #1
 80087e2:	e7e2      	b.n	80087aa <_dtoa_r+0xa12>
 80087e4:	9908      	ldr	r1, [sp, #32]
 80087e6:	2900      	cmp	r1, #0
 80087e8:	db04      	blt.n	80087f4 <_dtoa_r+0xa5c>
 80087ea:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80087ec:	4301      	orrs	r1, r0
 80087ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087f0:	4301      	orrs	r1, r0
 80087f2:	d120      	bne.n	8008836 <_dtoa_r+0xa9e>
 80087f4:	2a00      	cmp	r2, #0
 80087f6:	ddee      	ble.n	80087d6 <_dtoa_r+0xa3e>
 80087f8:	2201      	movs	r2, #1
 80087fa:	9903      	ldr	r1, [sp, #12]
 80087fc:	4648      	mov	r0, r9
 80087fe:	9304      	str	r3, [sp, #16]
 8008800:	f000 fba2 	bl	8008f48 <__lshift>
 8008804:	4621      	mov	r1, r4
 8008806:	9003      	str	r0, [sp, #12]
 8008808:	f000 fc0a 	bl	8009020 <__mcmp>
 800880c:	2800      	cmp	r0, #0
 800880e:	9b04      	ldr	r3, [sp, #16]
 8008810:	dc02      	bgt.n	8008818 <_dtoa_r+0xa80>
 8008812:	d1e0      	bne.n	80087d6 <_dtoa_r+0xa3e>
 8008814:	07da      	lsls	r2, r3, #31
 8008816:	d5de      	bpl.n	80087d6 <_dtoa_r+0xa3e>
 8008818:	2b39      	cmp	r3, #57	@ 0x39
 800881a:	d1da      	bne.n	80087d2 <_dtoa_r+0xa3a>
 800881c:	2339      	movs	r3, #57	@ 0x39
 800881e:	f88b 3000 	strb.w	r3, [fp]
 8008822:	4633      	mov	r3, r6
 8008824:	461e      	mov	r6, r3
 8008826:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800882a:	3b01      	subs	r3, #1
 800882c:	2a39      	cmp	r2, #57	@ 0x39
 800882e:	d04e      	beq.n	80088ce <_dtoa_r+0xb36>
 8008830:	3201      	adds	r2, #1
 8008832:	701a      	strb	r2, [r3, #0]
 8008834:	e501      	b.n	800823a <_dtoa_r+0x4a2>
 8008836:	2a00      	cmp	r2, #0
 8008838:	dd03      	ble.n	8008842 <_dtoa_r+0xaaa>
 800883a:	2b39      	cmp	r3, #57	@ 0x39
 800883c:	d0ee      	beq.n	800881c <_dtoa_r+0xa84>
 800883e:	3301      	adds	r3, #1
 8008840:	e7c9      	b.n	80087d6 <_dtoa_r+0xa3e>
 8008842:	9a04      	ldr	r2, [sp, #16]
 8008844:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008846:	f802 3c01 	strb.w	r3, [r2, #-1]
 800884a:	428a      	cmp	r2, r1
 800884c:	d028      	beq.n	80088a0 <_dtoa_r+0xb08>
 800884e:	2300      	movs	r3, #0
 8008850:	220a      	movs	r2, #10
 8008852:	9903      	ldr	r1, [sp, #12]
 8008854:	4648      	mov	r0, r9
 8008856:	f000 f9d3 	bl	8008c00 <__multadd>
 800885a:	42af      	cmp	r7, r5
 800885c:	9003      	str	r0, [sp, #12]
 800885e:	f04f 0300 	mov.w	r3, #0
 8008862:	f04f 020a 	mov.w	r2, #10
 8008866:	4639      	mov	r1, r7
 8008868:	4648      	mov	r0, r9
 800886a:	d107      	bne.n	800887c <_dtoa_r+0xae4>
 800886c:	f000 f9c8 	bl	8008c00 <__multadd>
 8008870:	4607      	mov	r7, r0
 8008872:	4605      	mov	r5, r0
 8008874:	9b04      	ldr	r3, [sp, #16]
 8008876:	3301      	adds	r3, #1
 8008878:	9304      	str	r3, [sp, #16]
 800887a:	e777      	b.n	800876c <_dtoa_r+0x9d4>
 800887c:	f000 f9c0 	bl	8008c00 <__multadd>
 8008880:	4629      	mov	r1, r5
 8008882:	4607      	mov	r7, r0
 8008884:	2300      	movs	r3, #0
 8008886:	220a      	movs	r2, #10
 8008888:	4648      	mov	r0, r9
 800888a:	f000 f9b9 	bl	8008c00 <__multadd>
 800888e:	4605      	mov	r5, r0
 8008890:	e7f0      	b.n	8008874 <_dtoa_r+0xadc>
 8008892:	f1bb 0f00 	cmp.w	fp, #0
 8008896:	bfcc      	ite	gt
 8008898:	465e      	movgt	r6, fp
 800889a:	2601      	movle	r6, #1
 800889c:	2700      	movs	r7, #0
 800889e:	4456      	add	r6, sl
 80088a0:	2201      	movs	r2, #1
 80088a2:	9903      	ldr	r1, [sp, #12]
 80088a4:	4648      	mov	r0, r9
 80088a6:	9304      	str	r3, [sp, #16]
 80088a8:	f000 fb4e 	bl	8008f48 <__lshift>
 80088ac:	4621      	mov	r1, r4
 80088ae:	9003      	str	r0, [sp, #12]
 80088b0:	f000 fbb6 	bl	8009020 <__mcmp>
 80088b4:	2800      	cmp	r0, #0
 80088b6:	dcb4      	bgt.n	8008822 <_dtoa_r+0xa8a>
 80088b8:	d102      	bne.n	80088c0 <_dtoa_r+0xb28>
 80088ba:	9b04      	ldr	r3, [sp, #16]
 80088bc:	07db      	lsls	r3, r3, #31
 80088be:	d4b0      	bmi.n	8008822 <_dtoa_r+0xa8a>
 80088c0:	4633      	mov	r3, r6
 80088c2:	461e      	mov	r6, r3
 80088c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088c8:	2a30      	cmp	r2, #48	@ 0x30
 80088ca:	d0fa      	beq.n	80088c2 <_dtoa_r+0xb2a>
 80088cc:	e4b5      	b.n	800823a <_dtoa_r+0x4a2>
 80088ce:	459a      	cmp	sl, r3
 80088d0:	d1a8      	bne.n	8008824 <_dtoa_r+0xa8c>
 80088d2:	2331      	movs	r3, #49	@ 0x31
 80088d4:	f108 0801 	add.w	r8, r8, #1
 80088d8:	f88a 3000 	strb.w	r3, [sl]
 80088dc:	e4ad      	b.n	800823a <_dtoa_r+0x4a2>
 80088de:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80088e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800893c <_dtoa_r+0xba4>
 80088e4:	b11b      	cbz	r3, 80088ee <_dtoa_r+0xb56>
 80088e6:	f10a 0308 	add.w	r3, sl, #8
 80088ea:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80088ec:	6013      	str	r3, [r2, #0]
 80088ee:	4650      	mov	r0, sl
 80088f0:	b017      	add	sp, #92	@ 0x5c
 80088f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088f6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	f77f ae2e 	ble.w	800855a <_dtoa_r+0x7c2>
 80088fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008900:	930a      	str	r3, [sp, #40]	@ 0x28
 8008902:	2001      	movs	r0, #1
 8008904:	e64d      	b.n	80085a2 <_dtoa_r+0x80a>
 8008906:	f1bb 0f00 	cmp.w	fp, #0
 800890a:	f77f aed9 	ble.w	80086c0 <_dtoa_r+0x928>
 800890e:	4656      	mov	r6, sl
 8008910:	4621      	mov	r1, r4
 8008912:	9803      	ldr	r0, [sp, #12]
 8008914:	f7ff f9b6 	bl	8007c84 <quorem>
 8008918:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800891c:	f806 3b01 	strb.w	r3, [r6], #1
 8008920:	eba6 020a 	sub.w	r2, r6, sl
 8008924:	4593      	cmp	fp, r2
 8008926:	ddb4      	ble.n	8008892 <_dtoa_r+0xafa>
 8008928:	2300      	movs	r3, #0
 800892a:	220a      	movs	r2, #10
 800892c:	4648      	mov	r0, r9
 800892e:	9903      	ldr	r1, [sp, #12]
 8008930:	f000 f966 	bl	8008c00 <__multadd>
 8008934:	9003      	str	r0, [sp, #12]
 8008936:	e7eb      	b.n	8008910 <_dtoa_r+0xb78>
 8008938:	08009f3a 	.word	0x08009f3a
 800893c:	08009ebe 	.word	0x08009ebe

08008940 <_free_r>:
 8008940:	b538      	push	{r3, r4, r5, lr}
 8008942:	4605      	mov	r5, r0
 8008944:	2900      	cmp	r1, #0
 8008946:	d040      	beq.n	80089ca <_free_r+0x8a>
 8008948:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800894c:	1f0c      	subs	r4, r1, #4
 800894e:	2b00      	cmp	r3, #0
 8008950:	bfb8      	it	lt
 8008952:	18e4      	addlt	r4, r4, r3
 8008954:	f000 f8e6 	bl	8008b24 <__malloc_lock>
 8008958:	4a1c      	ldr	r2, [pc, #112]	@ (80089cc <_free_r+0x8c>)
 800895a:	6813      	ldr	r3, [r2, #0]
 800895c:	b933      	cbnz	r3, 800896c <_free_r+0x2c>
 800895e:	6063      	str	r3, [r4, #4]
 8008960:	6014      	str	r4, [r2, #0]
 8008962:	4628      	mov	r0, r5
 8008964:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008968:	f000 b8e2 	b.w	8008b30 <__malloc_unlock>
 800896c:	42a3      	cmp	r3, r4
 800896e:	d908      	bls.n	8008982 <_free_r+0x42>
 8008970:	6820      	ldr	r0, [r4, #0]
 8008972:	1821      	adds	r1, r4, r0
 8008974:	428b      	cmp	r3, r1
 8008976:	bf01      	itttt	eq
 8008978:	6819      	ldreq	r1, [r3, #0]
 800897a:	685b      	ldreq	r3, [r3, #4]
 800897c:	1809      	addeq	r1, r1, r0
 800897e:	6021      	streq	r1, [r4, #0]
 8008980:	e7ed      	b.n	800895e <_free_r+0x1e>
 8008982:	461a      	mov	r2, r3
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	b10b      	cbz	r3, 800898c <_free_r+0x4c>
 8008988:	42a3      	cmp	r3, r4
 800898a:	d9fa      	bls.n	8008982 <_free_r+0x42>
 800898c:	6811      	ldr	r1, [r2, #0]
 800898e:	1850      	adds	r0, r2, r1
 8008990:	42a0      	cmp	r0, r4
 8008992:	d10b      	bne.n	80089ac <_free_r+0x6c>
 8008994:	6820      	ldr	r0, [r4, #0]
 8008996:	4401      	add	r1, r0
 8008998:	1850      	adds	r0, r2, r1
 800899a:	4283      	cmp	r3, r0
 800899c:	6011      	str	r1, [r2, #0]
 800899e:	d1e0      	bne.n	8008962 <_free_r+0x22>
 80089a0:	6818      	ldr	r0, [r3, #0]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	4408      	add	r0, r1
 80089a6:	6010      	str	r0, [r2, #0]
 80089a8:	6053      	str	r3, [r2, #4]
 80089aa:	e7da      	b.n	8008962 <_free_r+0x22>
 80089ac:	d902      	bls.n	80089b4 <_free_r+0x74>
 80089ae:	230c      	movs	r3, #12
 80089b0:	602b      	str	r3, [r5, #0]
 80089b2:	e7d6      	b.n	8008962 <_free_r+0x22>
 80089b4:	6820      	ldr	r0, [r4, #0]
 80089b6:	1821      	adds	r1, r4, r0
 80089b8:	428b      	cmp	r3, r1
 80089ba:	bf01      	itttt	eq
 80089bc:	6819      	ldreq	r1, [r3, #0]
 80089be:	685b      	ldreq	r3, [r3, #4]
 80089c0:	1809      	addeq	r1, r1, r0
 80089c2:	6021      	streq	r1, [r4, #0]
 80089c4:	6063      	str	r3, [r4, #4]
 80089c6:	6054      	str	r4, [r2, #4]
 80089c8:	e7cb      	b.n	8008962 <_free_r+0x22>
 80089ca:	bd38      	pop	{r3, r4, r5, pc}
 80089cc:	200006fc 	.word	0x200006fc

080089d0 <malloc>:
 80089d0:	4b02      	ldr	r3, [pc, #8]	@ (80089dc <malloc+0xc>)
 80089d2:	4601      	mov	r1, r0
 80089d4:	6818      	ldr	r0, [r3, #0]
 80089d6:	f000 b825 	b.w	8008a24 <_malloc_r>
 80089da:	bf00      	nop
 80089dc:	20000018 	.word	0x20000018

080089e0 <sbrk_aligned>:
 80089e0:	b570      	push	{r4, r5, r6, lr}
 80089e2:	4e0f      	ldr	r6, [pc, #60]	@ (8008a20 <sbrk_aligned+0x40>)
 80089e4:	460c      	mov	r4, r1
 80089e6:	6831      	ldr	r1, [r6, #0]
 80089e8:	4605      	mov	r5, r0
 80089ea:	b911      	cbnz	r1, 80089f2 <sbrk_aligned+0x12>
 80089ec:	f001 f852 	bl	8009a94 <_sbrk_r>
 80089f0:	6030      	str	r0, [r6, #0]
 80089f2:	4621      	mov	r1, r4
 80089f4:	4628      	mov	r0, r5
 80089f6:	f001 f84d 	bl	8009a94 <_sbrk_r>
 80089fa:	1c43      	adds	r3, r0, #1
 80089fc:	d103      	bne.n	8008a06 <sbrk_aligned+0x26>
 80089fe:	f04f 34ff 	mov.w	r4, #4294967295
 8008a02:	4620      	mov	r0, r4
 8008a04:	bd70      	pop	{r4, r5, r6, pc}
 8008a06:	1cc4      	adds	r4, r0, #3
 8008a08:	f024 0403 	bic.w	r4, r4, #3
 8008a0c:	42a0      	cmp	r0, r4
 8008a0e:	d0f8      	beq.n	8008a02 <sbrk_aligned+0x22>
 8008a10:	1a21      	subs	r1, r4, r0
 8008a12:	4628      	mov	r0, r5
 8008a14:	f001 f83e 	bl	8009a94 <_sbrk_r>
 8008a18:	3001      	adds	r0, #1
 8008a1a:	d1f2      	bne.n	8008a02 <sbrk_aligned+0x22>
 8008a1c:	e7ef      	b.n	80089fe <sbrk_aligned+0x1e>
 8008a1e:	bf00      	nop
 8008a20:	200006f8 	.word	0x200006f8

08008a24 <_malloc_r>:
 8008a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a28:	1ccd      	adds	r5, r1, #3
 8008a2a:	f025 0503 	bic.w	r5, r5, #3
 8008a2e:	3508      	adds	r5, #8
 8008a30:	2d0c      	cmp	r5, #12
 8008a32:	bf38      	it	cc
 8008a34:	250c      	movcc	r5, #12
 8008a36:	2d00      	cmp	r5, #0
 8008a38:	4606      	mov	r6, r0
 8008a3a:	db01      	blt.n	8008a40 <_malloc_r+0x1c>
 8008a3c:	42a9      	cmp	r1, r5
 8008a3e:	d904      	bls.n	8008a4a <_malloc_r+0x26>
 8008a40:	230c      	movs	r3, #12
 8008a42:	6033      	str	r3, [r6, #0]
 8008a44:	2000      	movs	r0, #0
 8008a46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b20 <_malloc_r+0xfc>
 8008a4e:	f000 f869 	bl	8008b24 <__malloc_lock>
 8008a52:	f8d8 3000 	ldr.w	r3, [r8]
 8008a56:	461c      	mov	r4, r3
 8008a58:	bb44      	cbnz	r4, 8008aac <_malloc_r+0x88>
 8008a5a:	4629      	mov	r1, r5
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	f7ff ffbf 	bl	80089e0 <sbrk_aligned>
 8008a62:	1c43      	adds	r3, r0, #1
 8008a64:	4604      	mov	r4, r0
 8008a66:	d158      	bne.n	8008b1a <_malloc_r+0xf6>
 8008a68:	f8d8 4000 	ldr.w	r4, [r8]
 8008a6c:	4627      	mov	r7, r4
 8008a6e:	2f00      	cmp	r7, #0
 8008a70:	d143      	bne.n	8008afa <_malloc_r+0xd6>
 8008a72:	2c00      	cmp	r4, #0
 8008a74:	d04b      	beq.n	8008b0e <_malloc_r+0xea>
 8008a76:	6823      	ldr	r3, [r4, #0]
 8008a78:	4639      	mov	r1, r7
 8008a7a:	4630      	mov	r0, r6
 8008a7c:	eb04 0903 	add.w	r9, r4, r3
 8008a80:	f001 f808 	bl	8009a94 <_sbrk_r>
 8008a84:	4581      	cmp	r9, r0
 8008a86:	d142      	bne.n	8008b0e <_malloc_r+0xea>
 8008a88:	6821      	ldr	r1, [r4, #0]
 8008a8a:	4630      	mov	r0, r6
 8008a8c:	1a6d      	subs	r5, r5, r1
 8008a8e:	4629      	mov	r1, r5
 8008a90:	f7ff ffa6 	bl	80089e0 <sbrk_aligned>
 8008a94:	3001      	adds	r0, #1
 8008a96:	d03a      	beq.n	8008b0e <_malloc_r+0xea>
 8008a98:	6823      	ldr	r3, [r4, #0]
 8008a9a:	442b      	add	r3, r5
 8008a9c:	6023      	str	r3, [r4, #0]
 8008a9e:	f8d8 3000 	ldr.w	r3, [r8]
 8008aa2:	685a      	ldr	r2, [r3, #4]
 8008aa4:	bb62      	cbnz	r2, 8008b00 <_malloc_r+0xdc>
 8008aa6:	f8c8 7000 	str.w	r7, [r8]
 8008aaa:	e00f      	b.n	8008acc <_malloc_r+0xa8>
 8008aac:	6822      	ldr	r2, [r4, #0]
 8008aae:	1b52      	subs	r2, r2, r5
 8008ab0:	d420      	bmi.n	8008af4 <_malloc_r+0xd0>
 8008ab2:	2a0b      	cmp	r2, #11
 8008ab4:	d917      	bls.n	8008ae6 <_malloc_r+0xc2>
 8008ab6:	1961      	adds	r1, r4, r5
 8008ab8:	42a3      	cmp	r3, r4
 8008aba:	6025      	str	r5, [r4, #0]
 8008abc:	bf18      	it	ne
 8008abe:	6059      	strne	r1, [r3, #4]
 8008ac0:	6863      	ldr	r3, [r4, #4]
 8008ac2:	bf08      	it	eq
 8008ac4:	f8c8 1000 	streq.w	r1, [r8]
 8008ac8:	5162      	str	r2, [r4, r5]
 8008aca:	604b      	str	r3, [r1, #4]
 8008acc:	4630      	mov	r0, r6
 8008ace:	f000 f82f 	bl	8008b30 <__malloc_unlock>
 8008ad2:	f104 000b 	add.w	r0, r4, #11
 8008ad6:	1d23      	adds	r3, r4, #4
 8008ad8:	f020 0007 	bic.w	r0, r0, #7
 8008adc:	1ac2      	subs	r2, r0, r3
 8008ade:	bf1c      	itt	ne
 8008ae0:	1a1b      	subne	r3, r3, r0
 8008ae2:	50a3      	strne	r3, [r4, r2]
 8008ae4:	e7af      	b.n	8008a46 <_malloc_r+0x22>
 8008ae6:	6862      	ldr	r2, [r4, #4]
 8008ae8:	42a3      	cmp	r3, r4
 8008aea:	bf0c      	ite	eq
 8008aec:	f8c8 2000 	streq.w	r2, [r8]
 8008af0:	605a      	strne	r2, [r3, #4]
 8008af2:	e7eb      	b.n	8008acc <_malloc_r+0xa8>
 8008af4:	4623      	mov	r3, r4
 8008af6:	6864      	ldr	r4, [r4, #4]
 8008af8:	e7ae      	b.n	8008a58 <_malloc_r+0x34>
 8008afa:	463c      	mov	r4, r7
 8008afc:	687f      	ldr	r7, [r7, #4]
 8008afe:	e7b6      	b.n	8008a6e <_malloc_r+0x4a>
 8008b00:	461a      	mov	r2, r3
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	42a3      	cmp	r3, r4
 8008b06:	d1fb      	bne.n	8008b00 <_malloc_r+0xdc>
 8008b08:	2300      	movs	r3, #0
 8008b0a:	6053      	str	r3, [r2, #4]
 8008b0c:	e7de      	b.n	8008acc <_malloc_r+0xa8>
 8008b0e:	230c      	movs	r3, #12
 8008b10:	4630      	mov	r0, r6
 8008b12:	6033      	str	r3, [r6, #0]
 8008b14:	f000 f80c 	bl	8008b30 <__malloc_unlock>
 8008b18:	e794      	b.n	8008a44 <_malloc_r+0x20>
 8008b1a:	6005      	str	r5, [r0, #0]
 8008b1c:	e7d6      	b.n	8008acc <_malloc_r+0xa8>
 8008b1e:	bf00      	nop
 8008b20:	200006fc 	.word	0x200006fc

08008b24 <__malloc_lock>:
 8008b24:	4801      	ldr	r0, [pc, #4]	@ (8008b2c <__malloc_lock+0x8>)
 8008b26:	f7ff b888 	b.w	8007c3a <__retarget_lock_acquire_recursive>
 8008b2a:	bf00      	nop
 8008b2c:	200006f4 	.word	0x200006f4

08008b30 <__malloc_unlock>:
 8008b30:	4801      	ldr	r0, [pc, #4]	@ (8008b38 <__malloc_unlock+0x8>)
 8008b32:	f7ff b883 	b.w	8007c3c <__retarget_lock_release_recursive>
 8008b36:	bf00      	nop
 8008b38:	200006f4 	.word	0x200006f4

08008b3c <_Balloc>:
 8008b3c:	b570      	push	{r4, r5, r6, lr}
 8008b3e:	69c6      	ldr	r6, [r0, #28]
 8008b40:	4604      	mov	r4, r0
 8008b42:	460d      	mov	r5, r1
 8008b44:	b976      	cbnz	r6, 8008b64 <_Balloc+0x28>
 8008b46:	2010      	movs	r0, #16
 8008b48:	f7ff ff42 	bl	80089d0 <malloc>
 8008b4c:	4602      	mov	r2, r0
 8008b4e:	61e0      	str	r0, [r4, #28]
 8008b50:	b920      	cbnz	r0, 8008b5c <_Balloc+0x20>
 8008b52:	216b      	movs	r1, #107	@ 0x6b
 8008b54:	4b17      	ldr	r3, [pc, #92]	@ (8008bb4 <_Balloc+0x78>)
 8008b56:	4818      	ldr	r0, [pc, #96]	@ (8008bb8 <_Balloc+0x7c>)
 8008b58:	f7fe fa2c 	bl	8006fb4 <__assert_func>
 8008b5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b60:	6006      	str	r6, [r0, #0]
 8008b62:	60c6      	str	r6, [r0, #12]
 8008b64:	69e6      	ldr	r6, [r4, #28]
 8008b66:	68f3      	ldr	r3, [r6, #12]
 8008b68:	b183      	cbz	r3, 8008b8c <_Balloc+0x50>
 8008b6a:	69e3      	ldr	r3, [r4, #28]
 8008b6c:	68db      	ldr	r3, [r3, #12]
 8008b6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b72:	b9b8      	cbnz	r0, 8008ba4 <_Balloc+0x68>
 8008b74:	2101      	movs	r1, #1
 8008b76:	fa01 f605 	lsl.w	r6, r1, r5
 8008b7a:	1d72      	adds	r2, r6, #5
 8008b7c:	4620      	mov	r0, r4
 8008b7e:	0092      	lsls	r2, r2, #2
 8008b80:	f000 ff98 	bl	8009ab4 <_calloc_r>
 8008b84:	b160      	cbz	r0, 8008ba0 <_Balloc+0x64>
 8008b86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b8a:	e00e      	b.n	8008baa <_Balloc+0x6e>
 8008b8c:	2221      	movs	r2, #33	@ 0x21
 8008b8e:	2104      	movs	r1, #4
 8008b90:	4620      	mov	r0, r4
 8008b92:	f000 ff8f 	bl	8009ab4 <_calloc_r>
 8008b96:	69e3      	ldr	r3, [r4, #28]
 8008b98:	60f0      	str	r0, [r6, #12]
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d1e4      	bne.n	8008b6a <_Balloc+0x2e>
 8008ba0:	2000      	movs	r0, #0
 8008ba2:	bd70      	pop	{r4, r5, r6, pc}
 8008ba4:	6802      	ldr	r2, [r0, #0]
 8008ba6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008baa:	2300      	movs	r3, #0
 8008bac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008bb0:	e7f7      	b.n	8008ba2 <_Balloc+0x66>
 8008bb2:	bf00      	nop
 8008bb4:	08009ecb 	.word	0x08009ecb
 8008bb8:	08009f4b 	.word	0x08009f4b

08008bbc <_Bfree>:
 8008bbc:	b570      	push	{r4, r5, r6, lr}
 8008bbe:	69c6      	ldr	r6, [r0, #28]
 8008bc0:	4605      	mov	r5, r0
 8008bc2:	460c      	mov	r4, r1
 8008bc4:	b976      	cbnz	r6, 8008be4 <_Bfree+0x28>
 8008bc6:	2010      	movs	r0, #16
 8008bc8:	f7ff ff02 	bl	80089d0 <malloc>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	61e8      	str	r0, [r5, #28]
 8008bd0:	b920      	cbnz	r0, 8008bdc <_Bfree+0x20>
 8008bd2:	218f      	movs	r1, #143	@ 0x8f
 8008bd4:	4b08      	ldr	r3, [pc, #32]	@ (8008bf8 <_Bfree+0x3c>)
 8008bd6:	4809      	ldr	r0, [pc, #36]	@ (8008bfc <_Bfree+0x40>)
 8008bd8:	f7fe f9ec 	bl	8006fb4 <__assert_func>
 8008bdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008be0:	6006      	str	r6, [r0, #0]
 8008be2:	60c6      	str	r6, [r0, #12]
 8008be4:	b13c      	cbz	r4, 8008bf6 <_Bfree+0x3a>
 8008be6:	69eb      	ldr	r3, [r5, #28]
 8008be8:	6862      	ldr	r2, [r4, #4]
 8008bea:	68db      	ldr	r3, [r3, #12]
 8008bec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008bf0:	6021      	str	r1, [r4, #0]
 8008bf2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008bf6:	bd70      	pop	{r4, r5, r6, pc}
 8008bf8:	08009ecb 	.word	0x08009ecb
 8008bfc:	08009f4b 	.word	0x08009f4b

08008c00 <__multadd>:
 8008c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c04:	4607      	mov	r7, r0
 8008c06:	460c      	mov	r4, r1
 8008c08:	461e      	mov	r6, r3
 8008c0a:	2000      	movs	r0, #0
 8008c0c:	690d      	ldr	r5, [r1, #16]
 8008c0e:	f101 0c14 	add.w	ip, r1, #20
 8008c12:	f8dc 3000 	ldr.w	r3, [ip]
 8008c16:	3001      	adds	r0, #1
 8008c18:	b299      	uxth	r1, r3
 8008c1a:	fb02 6101 	mla	r1, r2, r1, r6
 8008c1e:	0c1e      	lsrs	r6, r3, #16
 8008c20:	0c0b      	lsrs	r3, r1, #16
 8008c22:	fb02 3306 	mla	r3, r2, r6, r3
 8008c26:	b289      	uxth	r1, r1
 8008c28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c2c:	4285      	cmp	r5, r0
 8008c2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c32:	f84c 1b04 	str.w	r1, [ip], #4
 8008c36:	dcec      	bgt.n	8008c12 <__multadd+0x12>
 8008c38:	b30e      	cbz	r6, 8008c7e <__multadd+0x7e>
 8008c3a:	68a3      	ldr	r3, [r4, #8]
 8008c3c:	42ab      	cmp	r3, r5
 8008c3e:	dc19      	bgt.n	8008c74 <__multadd+0x74>
 8008c40:	6861      	ldr	r1, [r4, #4]
 8008c42:	4638      	mov	r0, r7
 8008c44:	3101      	adds	r1, #1
 8008c46:	f7ff ff79 	bl	8008b3c <_Balloc>
 8008c4a:	4680      	mov	r8, r0
 8008c4c:	b928      	cbnz	r0, 8008c5a <__multadd+0x5a>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	21ba      	movs	r1, #186	@ 0xba
 8008c52:	4b0c      	ldr	r3, [pc, #48]	@ (8008c84 <__multadd+0x84>)
 8008c54:	480c      	ldr	r0, [pc, #48]	@ (8008c88 <__multadd+0x88>)
 8008c56:	f7fe f9ad 	bl	8006fb4 <__assert_func>
 8008c5a:	6922      	ldr	r2, [r4, #16]
 8008c5c:	f104 010c 	add.w	r1, r4, #12
 8008c60:	3202      	adds	r2, #2
 8008c62:	0092      	lsls	r2, r2, #2
 8008c64:	300c      	adds	r0, #12
 8008c66:	f7fe fff8 	bl	8007c5a <memcpy>
 8008c6a:	4621      	mov	r1, r4
 8008c6c:	4638      	mov	r0, r7
 8008c6e:	f7ff ffa5 	bl	8008bbc <_Bfree>
 8008c72:	4644      	mov	r4, r8
 8008c74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c78:	3501      	adds	r5, #1
 8008c7a:	615e      	str	r6, [r3, #20]
 8008c7c:	6125      	str	r5, [r4, #16]
 8008c7e:	4620      	mov	r0, r4
 8008c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c84:	08009f3a 	.word	0x08009f3a
 8008c88:	08009f4b 	.word	0x08009f4b

08008c8c <__hi0bits>:
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008c92:	bf3a      	itte	cc
 8008c94:	0403      	lslcc	r3, r0, #16
 8008c96:	2010      	movcc	r0, #16
 8008c98:	2000      	movcs	r0, #0
 8008c9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c9e:	bf3c      	itt	cc
 8008ca0:	021b      	lslcc	r3, r3, #8
 8008ca2:	3008      	addcc	r0, #8
 8008ca4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ca8:	bf3c      	itt	cc
 8008caa:	011b      	lslcc	r3, r3, #4
 8008cac:	3004      	addcc	r0, #4
 8008cae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cb2:	bf3c      	itt	cc
 8008cb4:	009b      	lslcc	r3, r3, #2
 8008cb6:	3002      	addcc	r0, #2
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	db05      	blt.n	8008cc8 <__hi0bits+0x3c>
 8008cbc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008cc0:	f100 0001 	add.w	r0, r0, #1
 8008cc4:	bf08      	it	eq
 8008cc6:	2020      	moveq	r0, #32
 8008cc8:	4770      	bx	lr

08008cca <__lo0bits>:
 8008cca:	6803      	ldr	r3, [r0, #0]
 8008ccc:	4602      	mov	r2, r0
 8008cce:	f013 0007 	ands.w	r0, r3, #7
 8008cd2:	d00b      	beq.n	8008cec <__lo0bits+0x22>
 8008cd4:	07d9      	lsls	r1, r3, #31
 8008cd6:	d421      	bmi.n	8008d1c <__lo0bits+0x52>
 8008cd8:	0798      	lsls	r0, r3, #30
 8008cda:	bf49      	itett	mi
 8008cdc:	085b      	lsrmi	r3, r3, #1
 8008cde:	089b      	lsrpl	r3, r3, #2
 8008ce0:	2001      	movmi	r0, #1
 8008ce2:	6013      	strmi	r3, [r2, #0]
 8008ce4:	bf5c      	itt	pl
 8008ce6:	2002      	movpl	r0, #2
 8008ce8:	6013      	strpl	r3, [r2, #0]
 8008cea:	4770      	bx	lr
 8008cec:	b299      	uxth	r1, r3
 8008cee:	b909      	cbnz	r1, 8008cf4 <__lo0bits+0x2a>
 8008cf0:	2010      	movs	r0, #16
 8008cf2:	0c1b      	lsrs	r3, r3, #16
 8008cf4:	b2d9      	uxtb	r1, r3
 8008cf6:	b909      	cbnz	r1, 8008cfc <__lo0bits+0x32>
 8008cf8:	3008      	adds	r0, #8
 8008cfa:	0a1b      	lsrs	r3, r3, #8
 8008cfc:	0719      	lsls	r1, r3, #28
 8008cfe:	bf04      	itt	eq
 8008d00:	091b      	lsreq	r3, r3, #4
 8008d02:	3004      	addeq	r0, #4
 8008d04:	0799      	lsls	r1, r3, #30
 8008d06:	bf04      	itt	eq
 8008d08:	089b      	lsreq	r3, r3, #2
 8008d0a:	3002      	addeq	r0, #2
 8008d0c:	07d9      	lsls	r1, r3, #31
 8008d0e:	d403      	bmi.n	8008d18 <__lo0bits+0x4e>
 8008d10:	085b      	lsrs	r3, r3, #1
 8008d12:	f100 0001 	add.w	r0, r0, #1
 8008d16:	d003      	beq.n	8008d20 <__lo0bits+0x56>
 8008d18:	6013      	str	r3, [r2, #0]
 8008d1a:	4770      	bx	lr
 8008d1c:	2000      	movs	r0, #0
 8008d1e:	4770      	bx	lr
 8008d20:	2020      	movs	r0, #32
 8008d22:	4770      	bx	lr

08008d24 <__i2b>:
 8008d24:	b510      	push	{r4, lr}
 8008d26:	460c      	mov	r4, r1
 8008d28:	2101      	movs	r1, #1
 8008d2a:	f7ff ff07 	bl	8008b3c <_Balloc>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	b928      	cbnz	r0, 8008d3e <__i2b+0x1a>
 8008d32:	f240 1145 	movw	r1, #325	@ 0x145
 8008d36:	4b04      	ldr	r3, [pc, #16]	@ (8008d48 <__i2b+0x24>)
 8008d38:	4804      	ldr	r0, [pc, #16]	@ (8008d4c <__i2b+0x28>)
 8008d3a:	f7fe f93b 	bl	8006fb4 <__assert_func>
 8008d3e:	2301      	movs	r3, #1
 8008d40:	6144      	str	r4, [r0, #20]
 8008d42:	6103      	str	r3, [r0, #16]
 8008d44:	bd10      	pop	{r4, pc}
 8008d46:	bf00      	nop
 8008d48:	08009f3a 	.word	0x08009f3a
 8008d4c:	08009f4b 	.word	0x08009f4b

08008d50 <__multiply>:
 8008d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d54:	4617      	mov	r7, r2
 8008d56:	690a      	ldr	r2, [r1, #16]
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	4689      	mov	r9, r1
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	bfa2      	ittt	ge
 8008d60:	463b      	movge	r3, r7
 8008d62:	460f      	movge	r7, r1
 8008d64:	4699      	movge	r9, r3
 8008d66:	693d      	ldr	r5, [r7, #16]
 8008d68:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	6879      	ldr	r1, [r7, #4]
 8008d70:	eb05 060a 	add.w	r6, r5, sl
 8008d74:	42b3      	cmp	r3, r6
 8008d76:	b085      	sub	sp, #20
 8008d78:	bfb8      	it	lt
 8008d7a:	3101      	addlt	r1, #1
 8008d7c:	f7ff fede 	bl	8008b3c <_Balloc>
 8008d80:	b930      	cbnz	r0, 8008d90 <__multiply+0x40>
 8008d82:	4602      	mov	r2, r0
 8008d84:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008d88:	4b40      	ldr	r3, [pc, #256]	@ (8008e8c <__multiply+0x13c>)
 8008d8a:	4841      	ldr	r0, [pc, #260]	@ (8008e90 <__multiply+0x140>)
 8008d8c:	f7fe f912 	bl	8006fb4 <__assert_func>
 8008d90:	f100 0414 	add.w	r4, r0, #20
 8008d94:	4623      	mov	r3, r4
 8008d96:	2200      	movs	r2, #0
 8008d98:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008d9c:	4573      	cmp	r3, lr
 8008d9e:	d320      	bcc.n	8008de2 <__multiply+0x92>
 8008da0:	f107 0814 	add.w	r8, r7, #20
 8008da4:	f109 0114 	add.w	r1, r9, #20
 8008da8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008dac:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008db0:	9302      	str	r3, [sp, #8]
 8008db2:	1beb      	subs	r3, r5, r7
 8008db4:	3b15      	subs	r3, #21
 8008db6:	f023 0303 	bic.w	r3, r3, #3
 8008dba:	3304      	adds	r3, #4
 8008dbc:	3715      	adds	r7, #21
 8008dbe:	42bd      	cmp	r5, r7
 8008dc0:	bf38      	it	cc
 8008dc2:	2304      	movcc	r3, #4
 8008dc4:	9301      	str	r3, [sp, #4]
 8008dc6:	9b02      	ldr	r3, [sp, #8]
 8008dc8:	9103      	str	r1, [sp, #12]
 8008dca:	428b      	cmp	r3, r1
 8008dcc:	d80c      	bhi.n	8008de8 <__multiply+0x98>
 8008dce:	2e00      	cmp	r6, #0
 8008dd0:	dd03      	ble.n	8008dda <__multiply+0x8a>
 8008dd2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d055      	beq.n	8008e86 <__multiply+0x136>
 8008dda:	6106      	str	r6, [r0, #16]
 8008ddc:	b005      	add	sp, #20
 8008dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008de2:	f843 2b04 	str.w	r2, [r3], #4
 8008de6:	e7d9      	b.n	8008d9c <__multiply+0x4c>
 8008de8:	f8b1 a000 	ldrh.w	sl, [r1]
 8008dec:	f1ba 0f00 	cmp.w	sl, #0
 8008df0:	d01f      	beq.n	8008e32 <__multiply+0xe2>
 8008df2:	46c4      	mov	ip, r8
 8008df4:	46a1      	mov	r9, r4
 8008df6:	2700      	movs	r7, #0
 8008df8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008dfc:	f8d9 3000 	ldr.w	r3, [r9]
 8008e00:	fa1f fb82 	uxth.w	fp, r2
 8008e04:	b29b      	uxth	r3, r3
 8008e06:	fb0a 330b 	mla	r3, sl, fp, r3
 8008e0a:	443b      	add	r3, r7
 8008e0c:	f8d9 7000 	ldr.w	r7, [r9]
 8008e10:	0c12      	lsrs	r2, r2, #16
 8008e12:	0c3f      	lsrs	r7, r7, #16
 8008e14:	fb0a 7202 	mla	r2, sl, r2, r7
 8008e18:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008e1c:	b29b      	uxth	r3, r3
 8008e1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e22:	4565      	cmp	r5, ip
 8008e24:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008e28:	f849 3b04 	str.w	r3, [r9], #4
 8008e2c:	d8e4      	bhi.n	8008df8 <__multiply+0xa8>
 8008e2e:	9b01      	ldr	r3, [sp, #4]
 8008e30:	50e7      	str	r7, [r4, r3]
 8008e32:	9b03      	ldr	r3, [sp, #12]
 8008e34:	3104      	adds	r1, #4
 8008e36:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008e3a:	f1b9 0f00 	cmp.w	r9, #0
 8008e3e:	d020      	beq.n	8008e82 <__multiply+0x132>
 8008e40:	4647      	mov	r7, r8
 8008e42:	46a4      	mov	ip, r4
 8008e44:	f04f 0a00 	mov.w	sl, #0
 8008e48:	6823      	ldr	r3, [r4, #0]
 8008e4a:	f8b7 b000 	ldrh.w	fp, [r7]
 8008e4e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008e52:	b29b      	uxth	r3, r3
 8008e54:	fb09 220b 	mla	r2, r9, fp, r2
 8008e58:	4452      	add	r2, sl
 8008e5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e5e:	f84c 3b04 	str.w	r3, [ip], #4
 8008e62:	f857 3b04 	ldr.w	r3, [r7], #4
 8008e66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e6a:	f8bc 3000 	ldrh.w	r3, [ip]
 8008e6e:	42bd      	cmp	r5, r7
 8008e70:	fb09 330a 	mla	r3, r9, sl, r3
 8008e74:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008e78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e7c:	d8e5      	bhi.n	8008e4a <__multiply+0xfa>
 8008e7e:	9a01      	ldr	r2, [sp, #4]
 8008e80:	50a3      	str	r3, [r4, r2]
 8008e82:	3404      	adds	r4, #4
 8008e84:	e79f      	b.n	8008dc6 <__multiply+0x76>
 8008e86:	3e01      	subs	r6, #1
 8008e88:	e7a1      	b.n	8008dce <__multiply+0x7e>
 8008e8a:	bf00      	nop
 8008e8c:	08009f3a 	.word	0x08009f3a
 8008e90:	08009f4b 	.word	0x08009f4b

08008e94 <__pow5mult>:
 8008e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e98:	4615      	mov	r5, r2
 8008e9a:	f012 0203 	ands.w	r2, r2, #3
 8008e9e:	4607      	mov	r7, r0
 8008ea0:	460e      	mov	r6, r1
 8008ea2:	d007      	beq.n	8008eb4 <__pow5mult+0x20>
 8008ea4:	4c25      	ldr	r4, [pc, #148]	@ (8008f3c <__pow5mult+0xa8>)
 8008ea6:	3a01      	subs	r2, #1
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008eae:	f7ff fea7 	bl	8008c00 <__multadd>
 8008eb2:	4606      	mov	r6, r0
 8008eb4:	10ad      	asrs	r5, r5, #2
 8008eb6:	d03d      	beq.n	8008f34 <__pow5mult+0xa0>
 8008eb8:	69fc      	ldr	r4, [r7, #28]
 8008eba:	b97c      	cbnz	r4, 8008edc <__pow5mult+0x48>
 8008ebc:	2010      	movs	r0, #16
 8008ebe:	f7ff fd87 	bl	80089d0 <malloc>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	61f8      	str	r0, [r7, #28]
 8008ec6:	b928      	cbnz	r0, 8008ed4 <__pow5mult+0x40>
 8008ec8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8008f40 <__pow5mult+0xac>)
 8008ece:	481d      	ldr	r0, [pc, #116]	@ (8008f44 <__pow5mult+0xb0>)
 8008ed0:	f7fe f870 	bl	8006fb4 <__assert_func>
 8008ed4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ed8:	6004      	str	r4, [r0, #0]
 8008eda:	60c4      	str	r4, [r0, #12]
 8008edc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008ee0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ee4:	b94c      	cbnz	r4, 8008efa <__pow5mult+0x66>
 8008ee6:	f240 2171 	movw	r1, #625	@ 0x271
 8008eea:	4638      	mov	r0, r7
 8008eec:	f7ff ff1a 	bl	8008d24 <__i2b>
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	4604      	mov	r4, r0
 8008ef4:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ef8:	6003      	str	r3, [r0, #0]
 8008efa:	f04f 0900 	mov.w	r9, #0
 8008efe:	07eb      	lsls	r3, r5, #31
 8008f00:	d50a      	bpl.n	8008f18 <__pow5mult+0x84>
 8008f02:	4631      	mov	r1, r6
 8008f04:	4622      	mov	r2, r4
 8008f06:	4638      	mov	r0, r7
 8008f08:	f7ff ff22 	bl	8008d50 <__multiply>
 8008f0c:	4680      	mov	r8, r0
 8008f0e:	4631      	mov	r1, r6
 8008f10:	4638      	mov	r0, r7
 8008f12:	f7ff fe53 	bl	8008bbc <_Bfree>
 8008f16:	4646      	mov	r6, r8
 8008f18:	106d      	asrs	r5, r5, #1
 8008f1a:	d00b      	beq.n	8008f34 <__pow5mult+0xa0>
 8008f1c:	6820      	ldr	r0, [r4, #0]
 8008f1e:	b938      	cbnz	r0, 8008f30 <__pow5mult+0x9c>
 8008f20:	4622      	mov	r2, r4
 8008f22:	4621      	mov	r1, r4
 8008f24:	4638      	mov	r0, r7
 8008f26:	f7ff ff13 	bl	8008d50 <__multiply>
 8008f2a:	6020      	str	r0, [r4, #0]
 8008f2c:	f8c0 9000 	str.w	r9, [r0]
 8008f30:	4604      	mov	r4, r0
 8008f32:	e7e4      	b.n	8008efe <__pow5mult+0x6a>
 8008f34:	4630      	mov	r0, r6
 8008f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f3a:	bf00      	nop
 8008f3c:	08009fc0 	.word	0x08009fc0
 8008f40:	08009ecb 	.word	0x08009ecb
 8008f44:	08009f4b 	.word	0x08009f4b

08008f48 <__lshift>:
 8008f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f4c:	460c      	mov	r4, r1
 8008f4e:	4607      	mov	r7, r0
 8008f50:	4691      	mov	r9, r2
 8008f52:	6923      	ldr	r3, [r4, #16]
 8008f54:	6849      	ldr	r1, [r1, #4]
 8008f56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008f5a:	68a3      	ldr	r3, [r4, #8]
 8008f5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f60:	f108 0601 	add.w	r6, r8, #1
 8008f64:	42b3      	cmp	r3, r6
 8008f66:	db0b      	blt.n	8008f80 <__lshift+0x38>
 8008f68:	4638      	mov	r0, r7
 8008f6a:	f7ff fde7 	bl	8008b3c <_Balloc>
 8008f6e:	4605      	mov	r5, r0
 8008f70:	b948      	cbnz	r0, 8008f86 <__lshift+0x3e>
 8008f72:	4602      	mov	r2, r0
 8008f74:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008f78:	4b27      	ldr	r3, [pc, #156]	@ (8009018 <__lshift+0xd0>)
 8008f7a:	4828      	ldr	r0, [pc, #160]	@ (800901c <__lshift+0xd4>)
 8008f7c:	f7fe f81a 	bl	8006fb4 <__assert_func>
 8008f80:	3101      	adds	r1, #1
 8008f82:	005b      	lsls	r3, r3, #1
 8008f84:	e7ee      	b.n	8008f64 <__lshift+0x1c>
 8008f86:	2300      	movs	r3, #0
 8008f88:	f100 0114 	add.w	r1, r0, #20
 8008f8c:	f100 0210 	add.w	r2, r0, #16
 8008f90:	4618      	mov	r0, r3
 8008f92:	4553      	cmp	r3, sl
 8008f94:	db33      	blt.n	8008ffe <__lshift+0xb6>
 8008f96:	6920      	ldr	r0, [r4, #16]
 8008f98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f9c:	f104 0314 	add.w	r3, r4, #20
 8008fa0:	f019 091f 	ands.w	r9, r9, #31
 8008fa4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008fa8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008fac:	d02b      	beq.n	8009006 <__lshift+0xbe>
 8008fae:	468a      	mov	sl, r1
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	f1c9 0e20 	rsb	lr, r9, #32
 8008fb6:	6818      	ldr	r0, [r3, #0]
 8008fb8:	fa00 f009 	lsl.w	r0, r0, r9
 8008fbc:	4310      	orrs	r0, r2
 8008fbe:	f84a 0b04 	str.w	r0, [sl], #4
 8008fc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fc6:	459c      	cmp	ip, r3
 8008fc8:	fa22 f20e 	lsr.w	r2, r2, lr
 8008fcc:	d8f3      	bhi.n	8008fb6 <__lshift+0x6e>
 8008fce:	ebac 0304 	sub.w	r3, ip, r4
 8008fd2:	3b15      	subs	r3, #21
 8008fd4:	f023 0303 	bic.w	r3, r3, #3
 8008fd8:	3304      	adds	r3, #4
 8008fda:	f104 0015 	add.w	r0, r4, #21
 8008fde:	4560      	cmp	r0, ip
 8008fe0:	bf88      	it	hi
 8008fe2:	2304      	movhi	r3, #4
 8008fe4:	50ca      	str	r2, [r1, r3]
 8008fe6:	b10a      	cbz	r2, 8008fec <__lshift+0xa4>
 8008fe8:	f108 0602 	add.w	r6, r8, #2
 8008fec:	3e01      	subs	r6, #1
 8008fee:	4638      	mov	r0, r7
 8008ff0:	4621      	mov	r1, r4
 8008ff2:	612e      	str	r6, [r5, #16]
 8008ff4:	f7ff fde2 	bl	8008bbc <_Bfree>
 8008ff8:	4628      	mov	r0, r5
 8008ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ffe:	f842 0f04 	str.w	r0, [r2, #4]!
 8009002:	3301      	adds	r3, #1
 8009004:	e7c5      	b.n	8008f92 <__lshift+0x4a>
 8009006:	3904      	subs	r1, #4
 8009008:	f853 2b04 	ldr.w	r2, [r3], #4
 800900c:	459c      	cmp	ip, r3
 800900e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009012:	d8f9      	bhi.n	8009008 <__lshift+0xc0>
 8009014:	e7ea      	b.n	8008fec <__lshift+0xa4>
 8009016:	bf00      	nop
 8009018:	08009f3a 	.word	0x08009f3a
 800901c:	08009f4b 	.word	0x08009f4b

08009020 <__mcmp>:
 8009020:	4603      	mov	r3, r0
 8009022:	690a      	ldr	r2, [r1, #16]
 8009024:	6900      	ldr	r0, [r0, #16]
 8009026:	b530      	push	{r4, r5, lr}
 8009028:	1a80      	subs	r0, r0, r2
 800902a:	d10e      	bne.n	800904a <__mcmp+0x2a>
 800902c:	3314      	adds	r3, #20
 800902e:	3114      	adds	r1, #20
 8009030:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009034:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009038:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800903c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009040:	4295      	cmp	r5, r2
 8009042:	d003      	beq.n	800904c <__mcmp+0x2c>
 8009044:	d205      	bcs.n	8009052 <__mcmp+0x32>
 8009046:	f04f 30ff 	mov.w	r0, #4294967295
 800904a:	bd30      	pop	{r4, r5, pc}
 800904c:	42a3      	cmp	r3, r4
 800904e:	d3f3      	bcc.n	8009038 <__mcmp+0x18>
 8009050:	e7fb      	b.n	800904a <__mcmp+0x2a>
 8009052:	2001      	movs	r0, #1
 8009054:	e7f9      	b.n	800904a <__mcmp+0x2a>
	...

08009058 <__mdiff>:
 8009058:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800905c:	4689      	mov	r9, r1
 800905e:	4606      	mov	r6, r0
 8009060:	4611      	mov	r1, r2
 8009062:	4648      	mov	r0, r9
 8009064:	4614      	mov	r4, r2
 8009066:	f7ff ffdb 	bl	8009020 <__mcmp>
 800906a:	1e05      	subs	r5, r0, #0
 800906c:	d112      	bne.n	8009094 <__mdiff+0x3c>
 800906e:	4629      	mov	r1, r5
 8009070:	4630      	mov	r0, r6
 8009072:	f7ff fd63 	bl	8008b3c <_Balloc>
 8009076:	4602      	mov	r2, r0
 8009078:	b928      	cbnz	r0, 8009086 <__mdiff+0x2e>
 800907a:	f240 2137 	movw	r1, #567	@ 0x237
 800907e:	4b3e      	ldr	r3, [pc, #248]	@ (8009178 <__mdiff+0x120>)
 8009080:	483e      	ldr	r0, [pc, #248]	@ (800917c <__mdiff+0x124>)
 8009082:	f7fd ff97 	bl	8006fb4 <__assert_func>
 8009086:	2301      	movs	r3, #1
 8009088:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800908c:	4610      	mov	r0, r2
 800908e:	b003      	add	sp, #12
 8009090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009094:	bfbc      	itt	lt
 8009096:	464b      	movlt	r3, r9
 8009098:	46a1      	movlt	r9, r4
 800909a:	4630      	mov	r0, r6
 800909c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80090a0:	bfba      	itte	lt
 80090a2:	461c      	movlt	r4, r3
 80090a4:	2501      	movlt	r5, #1
 80090a6:	2500      	movge	r5, #0
 80090a8:	f7ff fd48 	bl	8008b3c <_Balloc>
 80090ac:	4602      	mov	r2, r0
 80090ae:	b918      	cbnz	r0, 80090b8 <__mdiff+0x60>
 80090b0:	f240 2145 	movw	r1, #581	@ 0x245
 80090b4:	4b30      	ldr	r3, [pc, #192]	@ (8009178 <__mdiff+0x120>)
 80090b6:	e7e3      	b.n	8009080 <__mdiff+0x28>
 80090b8:	f100 0b14 	add.w	fp, r0, #20
 80090bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80090c0:	f109 0310 	add.w	r3, r9, #16
 80090c4:	60c5      	str	r5, [r0, #12]
 80090c6:	f04f 0c00 	mov.w	ip, #0
 80090ca:	f109 0514 	add.w	r5, r9, #20
 80090ce:	46d9      	mov	r9, fp
 80090d0:	6926      	ldr	r6, [r4, #16]
 80090d2:	f104 0e14 	add.w	lr, r4, #20
 80090d6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80090da:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80090de:	9301      	str	r3, [sp, #4]
 80090e0:	9b01      	ldr	r3, [sp, #4]
 80090e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80090e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80090ea:	b281      	uxth	r1, r0
 80090ec:	9301      	str	r3, [sp, #4]
 80090ee:	fa1f f38a 	uxth.w	r3, sl
 80090f2:	1a5b      	subs	r3, r3, r1
 80090f4:	0c00      	lsrs	r0, r0, #16
 80090f6:	4463      	add	r3, ip
 80090f8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80090fc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009100:	b29b      	uxth	r3, r3
 8009102:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009106:	4576      	cmp	r6, lr
 8009108:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800910c:	f849 3b04 	str.w	r3, [r9], #4
 8009110:	d8e6      	bhi.n	80090e0 <__mdiff+0x88>
 8009112:	1b33      	subs	r3, r6, r4
 8009114:	3b15      	subs	r3, #21
 8009116:	f023 0303 	bic.w	r3, r3, #3
 800911a:	3415      	adds	r4, #21
 800911c:	3304      	adds	r3, #4
 800911e:	42a6      	cmp	r6, r4
 8009120:	bf38      	it	cc
 8009122:	2304      	movcc	r3, #4
 8009124:	441d      	add	r5, r3
 8009126:	445b      	add	r3, fp
 8009128:	461e      	mov	r6, r3
 800912a:	462c      	mov	r4, r5
 800912c:	4544      	cmp	r4, r8
 800912e:	d30e      	bcc.n	800914e <__mdiff+0xf6>
 8009130:	f108 0103 	add.w	r1, r8, #3
 8009134:	1b49      	subs	r1, r1, r5
 8009136:	f021 0103 	bic.w	r1, r1, #3
 800913a:	3d03      	subs	r5, #3
 800913c:	45a8      	cmp	r8, r5
 800913e:	bf38      	it	cc
 8009140:	2100      	movcc	r1, #0
 8009142:	440b      	add	r3, r1
 8009144:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009148:	b199      	cbz	r1, 8009172 <__mdiff+0x11a>
 800914a:	6117      	str	r7, [r2, #16]
 800914c:	e79e      	b.n	800908c <__mdiff+0x34>
 800914e:	46e6      	mov	lr, ip
 8009150:	f854 1b04 	ldr.w	r1, [r4], #4
 8009154:	fa1f fc81 	uxth.w	ip, r1
 8009158:	44f4      	add	ip, lr
 800915a:	0c08      	lsrs	r0, r1, #16
 800915c:	4471      	add	r1, lr
 800915e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009162:	b289      	uxth	r1, r1
 8009164:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009168:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800916c:	f846 1b04 	str.w	r1, [r6], #4
 8009170:	e7dc      	b.n	800912c <__mdiff+0xd4>
 8009172:	3f01      	subs	r7, #1
 8009174:	e7e6      	b.n	8009144 <__mdiff+0xec>
 8009176:	bf00      	nop
 8009178:	08009f3a 	.word	0x08009f3a
 800917c:	08009f4b 	.word	0x08009f4b

08009180 <__d2b>:
 8009180:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009184:	2101      	movs	r1, #1
 8009186:	4690      	mov	r8, r2
 8009188:	4699      	mov	r9, r3
 800918a:	9e08      	ldr	r6, [sp, #32]
 800918c:	f7ff fcd6 	bl	8008b3c <_Balloc>
 8009190:	4604      	mov	r4, r0
 8009192:	b930      	cbnz	r0, 80091a2 <__d2b+0x22>
 8009194:	4602      	mov	r2, r0
 8009196:	f240 310f 	movw	r1, #783	@ 0x30f
 800919a:	4b23      	ldr	r3, [pc, #140]	@ (8009228 <__d2b+0xa8>)
 800919c:	4823      	ldr	r0, [pc, #140]	@ (800922c <__d2b+0xac>)
 800919e:	f7fd ff09 	bl	8006fb4 <__assert_func>
 80091a2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80091a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80091aa:	b10d      	cbz	r5, 80091b0 <__d2b+0x30>
 80091ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80091b0:	9301      	str	r3, [sp, #4]
 80091b2:	f1b8 0300 	subs.w	r3, r8, #0
 80091b6:	d024      	beq.n	8009202 <__d2b+0x82>
 80091b8:	4668      	mov	r0, sp
 80091ba:	9300      	str	r3, [sp, #0]
 80091bc:	f7ff fd85 	bl	8008cca <__lo0bits>
 80091c0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80091c4:	b1d8      	cbz	r0, 80091fe <__d2b+0x7e>
 80091c6:	f1c0 0320 	rsb	r3, r0, #32
 80091ca:	fa02 f303 	lsl.w	r3, r2, r3
 80091ce:	430b      	orrs	r3, r1
 80091d0:	40c2      	lsrs	r2, r0
 80091d2:	6163      	str	r3, [r4, #20]
 80091d4:	9201      	str	r2, [sp, #4]
 80091d6:	9b01      	ldr	r3, [sp, #4]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	bf0c      	ite	eq
 80091dc:	2201      	moveq	r2, #1
 80091de:	2202      	movne	r2, #2
 80091e0:	61a3      	str	r3, [r4, #24]
 80091e2:	6122      	str	r2, [r4, #16]
 80091e4:	b1ad      	cbz	r5, 8009212 <__d2b+0x92>
 80091e6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80091ea:	4405      	add	r5, r0
 80091ec:	6035      	str	r5, [r6, #0]
 80091ee:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80091f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091f4:	6018      	str	r0, [r3, #0]
 80091f6:	4620      	mov	r0, r4
 80091f8:	b002      	add	sp, #8
 80091fa:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80091fe:	6161      	str	r1, [r4, #20]
 8009200:	e7e9      	b.n	80091d6 <__d2b+0x56>
 8009202:	a801      	add	r0, sp, #4
 8009204:	f7ff fd61 	bl	8008cca <__lo0bits>
 8009208:	9b01      	ldr	r3, [sp, #4]
 800920a:	2201      	movs	r2, #1
 800920c:	6163      	str	r3, [r4, #20]
 800920e:	3020      	adds	r0, #32
 8009210:	e7e7      	b.n	80091e2 <__d2b+0x62>
 8009212:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009216:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800921a:	6030      	str	r0, [r6, #0]
 800921c:	6918      	ldr	r0, [r3, #16]
 800921e:	f7ff fd35 	bl	8008c8c <__hi0bits>
 8009222:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009226:	e7e4      	b.n	80091f2 <__d2b+0x72>
 8009228:	08009f3a 	.word	0x08009f3a
 800922c:	08009f4b 	.word	0x08009f4b

08009230 <__ssputs_r>:
 8009230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009234:	461f      	mov	r7, r3
 8009236:	688e      	ldr	r6, [r1, #8]
 8009238:	4682      	mov	sl, r0
 800923a:	42be      	cmp	r6, r7
 800923c:	460c      	mov	r4, r1
 800923e:	4690      	mov	r8, r2
 8009240:	680b      	ldr	r3, [r1, #0]
 8009242:	d82d      	bhi.n	80092a0 <__ssputs_r+0x70>
 8009244:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009248:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800924c:	d026      	beq.n	800929c <__ssputs_r+0x6c>
 800924e:	6965      	ldr	r5, [r4, #20]
 8009250:	6909      	ldr	r1, [r1, #16]
 8009252:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009256:	eba3 0901 	sub.w	r9, r3, r1
 800925a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800925e:	1c7b      	adds	r3, r7, #1
 8009260:	444b      	add	r3, r9
 8009262:	106d      	asrs	r5, r5, #1
 8009264:	429d      	cmp	r5, r3
 8009266:	bf38      	it	cc
 8009268:	461d      	movcc	r5, r3
 800926a:	0553      	lsls	r3, r2, #21
 800926c:	d527      	bpl.n	80092be <__ssputs_r+0x8e>
 800926e:	4629      	mov	r1, r5
 8009270:	f7ff fbd8 	bl	8008a24 <_malloc_r>
 8009274:	4606      	mov	r6, r0
 8009276:	b360      	cbz	r0, 80092d2 <__ssputs_r+0xa2>
 8009278:	464a      	mov	r2, r9
 800927a:	6921      	ldr	r1, [r4, #16]
 800927c:	f7fe fced 	bl	8007c5a <memcpy>
 8009280:	89a3      	ldrh	r3, [r4, #12]
 8009282:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800928a:	81a3      	strh	r3, [r4, #12]
 800928c:	6126      	str	r6, [r4, #16]
 800928e:	444e      	add	r6, r9
 8009290:	6026      	str	r6, [r4, #0]
 8009292:	463e      	mov	r6, r7
 8009294:	6165      	str	r5, [r4, #20]
 8009296:	eba5 0509 	sub.w	r5, r5, r9
 800929a:	60a5      	str	r5, [r4, #8]
 800929c:	42be      	cmp	r6, r7
 800929e:	d900      	bls.n	80092a2 <__ssputs_r+0x72>
 80092a0:	463e      	mov	r6, r7
 80092a2:	4632      	mov	r2, r6
 80092a4:	4641      	mov	r1, r8
 80092a6:	6820      	ldr	r0, [r4, #0]
 80092a8:	f000 fb96 	bl	80099d8 <memmove>
 80092ac:	2000      	movs	r0, #0
 80092ae:	68a3      	ldr	r3, [r4, #8]
 80092b0:	1b9b      	subs	r3, r3, r6
 80092b2:	60a3      	str	r3, [r4, #8]
 80092b4:	6823      	ldr	r3, [r4, #0]
 80092b6:	4433      	add	r3, r6
 80092b8:	6023      	str	r3, [r4, #0]
 80092ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092be:	462a      	mov	r2, r5
 80092c0:	f000 fc1e 	bl	8009b00 <_realloc_r>
 80092c4:	4606      	mov	r6, r0
 80092c6:	2800      	cmp	r0, #0
 80092c8:	d1e0      	bne.n	800928c <__ssputs_r+0x5c>
 80092ca:	4650      	mov	r0, sl
 80092cc:	6921      	ldr	r1, [r4, #16]
 80092ce:	f7ff fb37 	bl	8008940 <_free_r>
 80092d2:	230c      	movs	r3, #12
 80092d4:	f8ca 3000 	str.w	r3, [sl]
 80092d8:	89a3      	ldrh	r3, [r4, #12]
 80092da:	f04f 30ff 	mov.w	r0, #4294967295
 80092de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092e2:	81a3      	strh	r3, [r4, #12]
 80092e4:	e7e9      	b.n	80092ba <__ssputs_r+0x8a>
	...

080092e8 <_svfiprintf_r>:
 80092e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ec:	4698      	mov	r8, r3
 80092ee:	898b      	ldrh	r3, [r1, #12]
 80092f0:	4607      	mov	r7, r0
 80092f2:	061b      	lsls	r3, r3, #24
 80092f4:	460d      	mov	r5, r1
 80092f6:	4614      	mov	r4, r2
 80092f8:	b09d      	sub	sp, #116	@ 0x74
 80092fa:	d510      	bpl.n	800931e <_svfiprintf_r+0x36>
 80092fc:	690b      	ldr	r3, [r1, #16]
 80092fe:	b973      	cbnz	r3, 800931e <_svfiprintf_r+0x36>
 8009300:	2140      	movs	r1, #64	@ 0x40
 8009302:	f7ff fb8f 	bl	8008a24 <_malloc_r>
 8009306:	6028      	str	r0, [r5, #0]
 8009308:	6128      	str	r0, [r5, #16]
 800930a:	b930      	cbnz	r0, 800931a <_svfiprintf_r+0x32>
 800930c:	230c      	movs	r3, #12
 800930e:	603b      	str	r3, [r7, #0]
 8009310:	f04f 30ff 	mov.w	r0, #4294967295
 8009314:	b01d      	add	sp, #116	@ 0x74
 8009316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800931a:	2340      	movs	r3, #64	@ 0x40
 800931c:	616b      	str	r3, [r5, #20]
 800931e:	2300      	movs	r3, #0
 8009320:	9309      	str	r3, [sp, #36]	@ 0x24
 8009322:	2320      	movs	r3, #32
 8009324:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009328:	2330      	movs	r3, #48	@ 0x30
 800932a:	f04f 0901 	mov.w	r9, #1
 800932e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009332:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80094cc <_svfiprintf_r+0x1e4>
 8009336:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800933a:	4623      	mov	r3, r4
 800933c:	469a      	mov	sl, r3
 800933e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009342:	b10a      	cbz	r2, 8009348 <_svfiprintf_r+0x60>
 8009344:	2a25      	cmp	r2, #37	@ 0x25
 8009346:	d1f9      	bne.n	800933c <_svfiprintf_r+0x54>
 8009348:	ebba 0b04 	subs.w	fp, sl, r4
 800934c:	d00b      	beq.n	8009366 <_svfiprintf_r+0x7e>
 800934e:	465b      	mov	r3, fp
 8009350:	4622      	mov	r2, r4
 8009352:	4629      	mov	r1, r5
 8009354:	4638      	mov	r0, r7
 8009356:	f7ff ff6b 	bl	8009230 <__ssputs_r>
 800935a:	3001      	adds	r0, #1
 800935c:	f000 80a7 	beq.w	80094ae <_svfiprintf_r+0x1c6>
 8009360:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009362:	445a      	add	r2, fp
 8009364:	9209      	str	r2, [sp, #36]	@ 0x24
 8009366:	f89a 3000 	ldrb.w	r3, [sl]
 800936a:	2b00      	cmp	r3, #0
 800936c:	f000 809f 	beq.w	80094ae <_svfiprintf_r+0x1c6>
 8009370:	2300      	movs	r3, #0
 8009372:	f04f 32ff 	mov.w	r2, #4294967295
 8009376:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800937a:	f10a 0a01 	add.w	sl, sl, #1
 800937e:	9304      	str	r3, [sp, #16]
 8009380:	9307      	str	r3, [sp, #28]
 8009382:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009386:	931a      	str	r3, [sp, #104]	@ 0x68
 8009388:	4654      	mov	r4, sl
 800938a:	2205      	movs	r2, #5
 800938c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009390:	484e      	ldr	r0, [pc, #312]	@ (80094cc <_svfiprintf_r+0x1e4>)
 8009392:	f7fe fc54 	bl	8007c3e <memchr>
 8009396:	9a04      	ldr	r2, [sp, #16]
 8009398:	b9d8      	cbnz	r0, 80093d2 <_svfiprintf_r+0xea>
 800939a:	06d0      	lsls	r0, r2, #27
 800939c:	bf44      	itt	mi
 800939e:	2320      	movmi	r3, #32
 80093a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093a4:	0711      	lsls	r1, r2, #28
 80093a6:	bf44      	itt	mi
 80093a8:	232b      	movmi	r3, #43	@ 0x2b
 80093aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093ae:	f89a 3000 	ldrb.w	r3, [sl]
 80093b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80093b4:	d015      	beq.n	80093e2 <_svfiprintf_r+0xfa>
 80093b6:	4654      	mov	r4, sl
 80093b8:	2000      	movs	r0, #0
 80093ba:	f04f 0c0a 	mov.w	ip, #10
 80093be:	9a07      	ldr	r2, [sp, #28]
 80093c0:	4621      	mov	r1, r4
 80093c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093c6:	3b30      	subs	r3, #48	@ 0x30
 80093c8:	2b09      	cmp	r3, #9
 80093ca:	d94b      	bls.n	8009464 <_svfiprintf_r+0x17c>
 80093cc:	b1b0      	cbz	r0, 80093fc <_svfiprintf_r+0x114>
 80093ce:	9207      	str	r2, [sp, #28]
 80093d0:	e014      	b.n	80093fc <_svfiprintf_r+0x114>
 80093d2:	eba0 0308 	sub.w	r3, r0, r8
 80093d6:	fa09 f303 	lsl.w	r3, r9, r3
 80093da:	4313      	orrs	r3, r2
 80093dc:	46a2      	mov	sl, r4
 80093de:	9304      	str	r3, [sp, #16]
 80093e0:	e7d2      	b.n	8009388 <_svfiprintf_r+0xa0>
 80093e2:	9b03      	ldr	r3, [sp, #12]
 80093e4:	1d19      	adds	r1, r3, #4
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	9103      	str	r1, [sp, #12]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	bfbb      	ittet	lt
 80093ee:	425b      	neglt	r3, r3
 80093f0:	f042 0202 	orrlt.w	r2, r2, #2
 80093f4:	9307      	strge	r3, [sp, #28]
 80093f6:	9307      	strlt	r3, [sp, #28]
 80093f8:	bfb8      	it	lt
 80093fa:	9204      	strlt	r2, [sp, #16]
 80093fc:	7823      	ldrb	r3, [r4, #0]
 80093fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8009400:	d10a      	bne.n	8009418 <_svfiprintf_r+0x130>
 8009402:	7863      	ldrb	r3, [r4, #1]
 8009404:	2b2a      	cmp	r3, #42	@ 0x2a
 8009406:	d132      	bne.n	800946e <_svfiprintf_r+0x186>
 8009408:	9b03      	ldr	r3, [sp, #12]
 800940a:	3402      	adds	r4, #2
 800940c:	1d1a      	adds	r2, r3, #4
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	9203      	str	r2, [sp, #12]
 8009412:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009416:	9305      	str	r3, [sp, #20]
 8009418:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80094d0 <_svfiprintf_r+0x1e8>
 800941c:	2203      	movs	r2, #3
 800941e:	4650      	mov	r0, sl
 8009420:	7821      	ldrb	r1, [r4, #0]
 8009422:	f7fe fc0c 	bl	8007c3e <memchr>
 8009426:	b138      	cbz	r0, 8009438 <_svfiprintf_r+0x150>
 8009428:	2240      	movs	r2, #64	@ 0x40
 800942a:	9b04      	ldr	r3, [sp, #16]
 800942c:	eba0 000a 	sub.w	r0, r0, sl
 8009430:	4082      	lsls	r2, r0
 8009432:	4313      	orrs	r3, r2
 8009434:	3401      	adds	r4, #1
 8009436:	9304      	str	r3, [sp, #16]
 8009438:	f814 1b01 	ldrb.w	r1, [r4], #1
 800943c:	2206      	movs	r2, #6
 800943e:	4825      	ldr	r0, [pc, #148]	@ (80094d4 <_svfiprintf_r+0x1ec>)
 8009440:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009444:	f7fe fbfb 	bl	8007c3e <memchr>
 8009448:	2800      	cmp	r0, #0
 800944a:	d036      	beq.n	80094ba <_svfiprintf_r+0x1d2>
 800944c:	4b22      	ldr	r3, [pc, #136]	@ (80094d8 <_svfiprintf_r+0x1f0>)
 800944e:	bb1b      	cbnz	r3, 8009498 <_svfiprintf_r+0x1b0>
 8009450:	9b03      	ldr	r3, [sp, #12]
 8009452:	3307      	adds	r3, #7
 8009454:	f023 0307 	bic.w	r3, r3, #7
 8009458:	3308      	adds	r3, #8
 800945a:	9303      	str	r3, [sp, #12]
 800945c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800945e:	4433      	add	r3, r6
 8009460:	9309      	str	r3, [sp, #36]	@ 0x24
 8009462:	e76a      	b.n	800933a <_svfiprintf_r+0x52>
 8009464:	460c      	mov	r4, r1
 8009466:	2001      	movs	r0, #1
 8009468:	fb0c 3202 	mla	r2, ip, r2, r3
 800946c:	e7a8      	b.n	80093c0 <_svfiprintf_r+0xd8>
 800946e:	2300      	movs	r3, #0
 8009470:	f04f 0c0a 	mov.w	ip, #10
 8009474:	4619      	mov	r1, r3
 8009476:	3401      	adds	r4, #1
 8009478:	9305      	str	r3, [sp, #20]
 800947a:	4620      	mov	r0, r4
 800947c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009480:	3a30      	subs	r2, #48	@ 0x30
 8009482:	2a09      	cmp	r2, #9
 8009484:	d903      	bls.n	800948e <_svfiprintf_r+0x1a6>
 8009486:	2b00      	cmp	r3, #0
 8009488:	d0c6      	beq.n	8009418 <_svfiprintf_r+0x130>
 800948a:	9105      	str	r1, [sp, #20]
 800948c:	e7c4      	b.n	8009418 <_svfiprintf_r+0x130>
 800948e:	4604      	mov	r4, r0
 8009490:	2301      	movs	r3, #1
 8009492:	fb0c 2101 	mla	r1, ip, r1, r2
 8009496:	e7f0      	b.n	800947a <_svfiprintf_r+0x192>
 8009498:	ab03      	add	r3, sp, #12
 800949a:	9300      	str	r3, [sp, #0]
 800949c:	462a      	mov	r2, r5
 800949e:	4638      	mov	r0, r7
 80094a0:	4b0e      	ldr	r3, [pc, #56]	@ (80094dc <_svfiprintf_r+0x1f4>)
 80094a2:	a904      	add	r1, sp, #16
 80094a4:	f7fd fe42 	bl	800712c <_printf_float>
 80094a8:	1c42      	adds	r2, r0, #1
 80094aa:	4606      	mov	r6, r0
 80094ac:	d1d6      	bne.n	800945c <_svfiprintf_r+0x174>
 80094ae:	89ab      	ldrh	r3, [r5, #12]
 80094b0:	065b      	lsls	r3, r3, #25
 80094b2:	f53f af2d 	bmi.w	8009310 <_svfiprintf_r+0x28>
 80094b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80094b8:	e72c      	b.n	8009314 <_svfiprintf_r+0x2c>
 80094ba:	ab03      	add	r3, sp, #12
 80094bc:	9300      	str	r3, [sp, #0]
 80094be:	462a      	mov	r2, r5
 80094c0:	4638      	mov	r0, r7
 80094c2:	4b06      	ldr	r3, [pc, #24]	@ (80094dc <_svfiprintf_r+0x1f4>)
 80094c4:	a904      	add	r1, sp, #16
 80094c6:	f7fe f8cf 	bl	8007668 <_printf_i>
 80094ca:	e7ed      	b.n	80094a8 <_svfiprintf_r+0x1c0>
 80094cc:	08009fa4 	.word	0x08009fa4
 80094d0:	08009faa 	.word	0x08009faa
 80094d4:	08009fae 	.word	0x08009fae
 80094d8:	0800712d 	.word	0x0800712d
 80094dc:	08009231 	.word	0x08009231

080094e0 <__sfputc_r>:
 80094e0:	6893      	ldr	r3, [r2, #8]
 80094e2:	b410      	push	{r4}
 80094e4:	3b01      	subs	r3, #1
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	6093      	str	r3, [r2, #8]
 80094ea:	da07      	bge.n	80094fc <__sfputc_r+0x1c>
 80094ec:	6994      	ldr	r4, [r2, #24]
 80094ee:	42a3      	cmp	r3, r4
 80094f0:	db01      	blt.n	80094f6 <__sfputc_r+0x16>
 80094f2:	290a      	cmp	r1, #10
 80094f4:	d102      	bne.n	80094fc <__sfputc_r+0x1c>
 80094f6:	bc10      	pop	{r4}
 80094f8:	f000 b9da 	b.w	80098b0 <__swbuf_r>
 80094fc:	6813      	ldr	r3, [r2, #0]
 80094fe:	1c58      	adds	r0, r3, #1
 8009500:	6010      	str	r0, [r2, #0]
 8009502:	7019      	strb	r1, [r3, #0]
 8009504:	4608      	mov	r0, r1
 8009506:	bc10      	pop	{r4}
 8009508:	4770      	bx	lr

0800950a <__sfputs_r>:
 800950a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800950c:	4606      	mov	r6, r0
 800950e:	460f      	mov	r7, r1
 8009510:	4614      	mov	r4, r2
 8009512:	18d5      	adds	r5, r2, r3
 8009514:	42ac      	cmp	r4, r5
 8009516:	d101      	bne.n	800951c <__sfputs_r+0x12>
 8009518:	2000      	movs	r0, #0
 800951a:	e007      	b.n	800952c <__sfputs_r+0x22>
 800951c:	463a      	mov	r2, r7
 800951e:	4630      	mov	r0, r6
 8009520:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009524:	f7ff ffdc 	bl	80094e0 <__sfputc_r>
 8009528:	1c43      	adds	r3, r0, #1
 800952a:	d1f3      	bne.n	8009514 <__sfputs_r+0xa>
 800952c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009530 <_vfiprintf_r>:
 8009530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009534:	460d      	mov	r5, r1
 8009536:	4614      	mov	r4, r2
 8009538:	4698      	mov	r8, r3
 800953a:	4606      	mov	r6, r0
 800953c:	b09d      	sub	sp, #116	@ 0x74
 800953e:	b118      	cbz	r0, 8009548 <_vfiprintf_r+0x18>
 8009540:	6a03      	ldr	r3, [r0, #32]
 8009542:	b90b      	cbnz	r3, 8009548 <_vfiprintf_r+0x18>
 8009544:	f7fe fa3a 	bl	80079bc <__sinit>
 8009548:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800954a:	07d9      	lsls	r1, r3, #31
 800954c:	d405      	bmi.n	800955a <_vfiprintf_r+0x2a>
 800954e:	89ab      	ldrh	r3, [r5, #12]
 8009550:	059a      	lsls	r2, r3, #22
 8009552:	d402      	bmi.n	800955a <_vfiprintf_r+0x2a>
 8009554:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009556:	f7fe fb70 	bl	8007c3a <__retarget_lock_acquire_recursive>
 800955a:	89ab      	ldrh	r3, [r5, #12]
 800955c:	071b      	lsls	r3, r3, #28
 800955e:	d501      	bpl.n	8009564 <_vfiprintf_r+0x34>
 8009560:	692b      	ldr	r3, [r5, #16]
 8009562:	b99b      	cbnz	r3, 800958c <_vfiprintf_r+0x5c>
 8009564:	4629      	mov	r1, r5
 8009566:	4630      	mov	r0, r6
 8009568:	f000 f9e0 	bl	800992c <__swsetup_r>
 800956c:	b170      	cbz	r0, 800958c <_vfiprintf_r+0x5c>
 800956e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009570:	07dc      	lsls	r4, r3, #31
 8009572:	d504      	bpl.n	800957e <_vfiprintf_r+0x4e>
 8009574:	f04f 30ff 	mov.w	r0, #4294967295
 8009578:	b01d      	add	sp, #116	@ 0x74
 800957a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800957e:	89ab      	ldrh	r3, [r5, #12]
 8009580:	0598      	lsls	r0, r3, #22
 8009582:	d4f7      	bmi.n	8009574 <_vfiprintf_r+0x44>
 8009584:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009586:	f7fe fb59 	bl	8007c3c <__retarget_lock_release_recursive>
 800958a:	e7f3      	b.n	8009574 <_vfiprintf_r+0x44>
 800958c:	2300      	movs	r3, #0
 800958e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009590:	2320      	movs	r3, #32
 8009592:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009596:	2330      	movs	r3, #48	@ 0x30
 8009598:	f04f 0901 	mov.w	r9, #1
 800959c:	f8cd 800c 	str.w	r8, [sp, #12]
 80095a0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800974c <_vfiprintf_r+0x21c>
 80095a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80095a8:	4623      	mov	r3, r4
 80095aa:	469a      	mov	sl, r3
 80095ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095b0:	b10a      	cbz	r2, 80095b6 <_vfiprintf_r+0x86>
 80095b2:	2a25      	cmp	r2, #37	@ 0x25
 80095b4:	d1f9      	bne.n	80095aa <_vfiprintf_r+0x7a>
 80095b6:	ebba 0b04 	subs.w	fp, sl, r4
 80095ba:	d00b      	beq.n	80095d4 <_vfiprintf_r+0xa4>
 80095bc:	465b      	mov	r3, fp
 80095be:	4622      	mov	r2, r4
 80095c0:	4629      	mov	r1, r5
 80095c2:	4630      	mov	r0, r6
 80095c4:	f7ff ffa1 	bl	800950a <__sfputs_r>
 80095c8:	3001      	adds	r0, #1
 80095ca:	f000 80a7 	beq.w	800971c <_vfiprintf_r+0x1ec>
 80095ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095d0:	445a      	add	r2, fp
 80095d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80095d4:	f89a 3000 	ldrb.w	r3, [sl]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	f000 809f 	beq.w	800971c <_vfiprintf_r+0x1ec>
 80095de:	2300      	movs	r3, #0
 80095e0:	f04f 32ff 	mov.w	r2, #4294967295
 80095e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095e8:	f10a 0a01 	add.w	sl, sl, #1
 80095ec:	9304      	str	r3, [sp, #16]
 80095ee:	9307      	str	r3, [sp, #28]
 80095f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80095f6:	4654      	mov	r4, sl
 80095f8:	2205      	movs	r2, #5
 80095fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095fe:	4853      	ldr	r0, [pc, #332]	@ (800974c <_vfiprintf_r+0x21c>)
 8009600:	f7fe fb1d 	bl	8007c3e <memchr>
 8009604:	9a04      	ldr	r2, [sp, #16]
 8009606:	b9d8      	cbnz	r0, 8009640 <_vfiprintf_r+0x110>
 8009608:	06d1      	lsls	r1, r2, #27
 800960a:	bf44      	itt	mi
 800960c:	2320      	movmi	r3, #32
 800960e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009612:	0713      	lsls	r3, r2, #28
 8009614:	bf44      	itt	mi
 8009616:	232b      	movmi	r3, #43	@ 0x2b
 8009618:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800961c:	f89a 3000 	ldrb.w	r3, [sl]
 8009620:	2b2a      	cmp	r3, #42	@ 0x2a
 8009622:	d015      	beq.n	8009650 <_vfiprintf_r+0x120>
 8009624:	4654      	mov	r4, sl
 8009626:	2000      	movs	r0, #0
 8009628:	f04f 0c0a 	mov.w	ip, #10
 800962c:	9a07      	ldr	r2, [sp, #28]
 800962e:	4621      	mov	r1, r4
 8009630:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009634:	3b30      	subs	r3, #48	@ 0x30
 8009636:	2b09      	cmp	r3, #9
 8009638:	d94b      	bls.n	80096d2 <_vfiprintf_r+0x1a2>
 800963a:	b1b0      	cbz	r0, 800966a <_vfiprintf_r+0x13a>
 800963c:	9207      	str	r2, [sp, #28]
 800963e:	e014      	b.n	800966a <_vfiprintf_r+0x13a>
 8009640:	eba0 0308 	sub.w	r3, r0, r8
 8009644:	fa09 f303 	lsl.w	r3, r9, r3
 8009648:	4313      	orrs	r3, r2
 800964a:	46a2      	mov	sl, r4
 800964c:	9304      	str	r3, [sp, #16]
 800964e:	e7d2      	b.n	80095f6 <_vfiprintf_r+0xc6>
 8009650:	9b03      	ldr	r3, [sp, #12]
 8009652:	1d19      	adds	r1, r3, #4
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	9103      	str	r1, [sp, #12]
 8009658:	2b00      	cmp	r3, #0
 800965a:	bfbb      	ittet	lt
 800965c:	425b      	neglt	r3, r3
 800965e:	f042 0202 	orrlt.w	r2, r2, #2
 8009662:	9307      	strge	r3, [sp, #28]
 8009664:	9307      	strlt	r3, [sp, #28]
 8009666:	bfb8      	it	lt
 8009668:	9204      	strlt	r2, [sp, #16]
 800966a:	7823      	ldrb	r3, [r4, #0]
 800966c:	2b2e      	cmp	r3, #46	@ 0x2e
 800966e:	d10a      	bne.n	8009686 <_vfiprintf_r+0x156>
 8009670:	7863      	ldrb	r3, [r4, #1]
 8009672:	2b2a      	cmp	r3, #42	@ 0x2a
 8009674:	d132      	bne.n	80096dc <_vfiprintf_r+0x1ac>
 8009676:	9b03      	ldr	r3, [sp, #12]
 8009678:	3402      	adds	r4, #2
 800967a:	1d1a      	adds	r2, r3, #4
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	9203      	str	r2, [sp, #12]
 8009680:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009684:	9305      	str	r3, [sp, #20]
 8009686:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009750 <_vfiprintf_r+0x220>
 800968a:	2203      	movs	r2, #3
 800968c:	4650      	mov	r0, sl
 800968e:	7821      	ldrb	r1, [r4, #0]
 8009690:	f7fe fad5 	bl	8007c3e <memchr>
 8009694:	b138      	cbz	r0, 80096a6 <_vfiprintf_r+0x176>
 8009696:	2240      	movs	r2, #64	@ 0x40
 8009698:	9b04      	ldr	r3, [sp, #16]
 800969a:	eba0 000a 	sub.w	r0, r0, sl
 800969e:	4082      	lsls	r2, r0
 80096a0:	4313      	orrs	r3, r2
 80096a2:	3401      	adds	r4, #1
 80096a4:	9304      	str	r3, [sp, #16]
 80096a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096aa:	2206      	movs	r2, #6
 80096ac:	4829      	ldr	r0, [pc, #164]	@ (8009754 <_vfiprintf_r+0x224>)
 80096ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80096b2:	f7fe fac4 	bl	8007c3e <memchr>
 80096b6:	2800      	cmp	r0, #0
 80096b8:	d03f      	beq.n	800973a <_vfiprintf_r+0x20a>
 80096ba:	4b27      	ldr	r3, [pc, #156]	@ (8009758 <_vfiprintf_r+0x228>)
 80096bc:	bb1b      	cbnz	r3, 8009706 <_vfiprintf_r+0x1d6>
 80096be:	9b03      	ldr	r3, [sp, #12]
 80096c0:	3307      	adds	r3, #7
 80096c2:	f023 0307 	bic.w	r3, r3, #7
 80096c6:	3308      	adds	r3, #8
 80096c8:	9303      	str	r3, [sp, #12]
 80096ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096cc:	443b      	add	r3, r7
 80096ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80096d0:	e76a      	b.n	80095a8 <_vfiprintf_r+0x78>
 80096d2:	460c      	mov	r4, r1
 80096d4:	2001      	movs	r0, #1
 80096d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80096da:	e7a8      	b.n	800962e <_vfiprintf_r+0xfe>
 80096dc:	2300      	movs	r3, #0
 80096de:	f04f 0c0a 	mov.w	ip, #10
 80096e2:	4619      	mov	r1, r3
 80096e4:	3401      	adds	r4, #1
 80096e6:	9305      	str	r3, [sp, #20]
 80096e8:	4620      	mov	r0, r4
 80096ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096ee:	3a30      	subs	r2, #48	@ 0x30
 80096f0:	2a09      	cmp	r2, #9
 80096f2:	d903      	bls.n	80096fc <_vfiprintf_r+0x1cc>
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d0c6      	beq.n	8009686 <_vfiprintf_r+0x156>
 80096f8:	9105      	str	r1, [sp, #20]
 80096fa:	e7c4      	b.n	8009686 <_vfiprintf_r+0x156>
 80096fc:	4604      	mov	r4, r0
 80096fe:	2301      	movs	r3, #1
 8009700:	fb0c 2101 	mla	r1, ip, r1, r2
 8009704:	e7f0      	b.n	80096e8 <_vfiprintf_r+0x1b8>
 8009706:	ab03      	add	r3, sp, #12
 8009708:	9300      	str	r3, [sp, #0]
 800970a:	462a      	mov	r2, r5
 800970c:	4630      	mov	r0, r6
 800970e:	4b13      	ldr	r3, [pc, #76]	@ (800975c <_vfiprintf_r+0x22c>)
 8009710:	a904      	add	r1, sp, #16
 8009712:	f7fd fd0b 	bl	800712c <_printf_float>
 8009716:	4607      	mov	r7, r0
 8009718:	1c78      	adds	r0, r7, #1
 800971a:	d1d6      	bne.n	80096ca <_vfiprintf_r+0x19a>
 800971c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800971e:	07d9      	lsls	r1, r3, #31
 8009720:	d405      	bmi.n	800972e <_vfiprintf_r+0x1fe>
 8009722:	89ab      	ldrh	r3, [r5, #12]
 8009724:	059a      	lsls	r2, r3, #22
 8009726:	d402      	bmi.n	800972e <_vfiprintf_r+0x1fe>
 8009728:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800972a:	f7fe fa87 	bl	8007c3c <__retarget_lock_release_recursive>
 800972e:	89ab      	ldrh	r3, [r5, #12]
 8009730:	065b      	lsls	r3, r3, #25
 8009732:	f53f af1f 	bmi.w	8009574 <_vfiprintf_r+0x44>
 8009736:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009738:	e71e      	b.n	8009578 <_vfiprintf_r+0x48>
 800973a:	ab03      	add	r3, sp, #12
 800973c:	9300      	str	r3, [sp, #0]
 800973e:	462a      	mov	r2, r5
 8009740:	4630      	mov	r0, r6
 8009742:	4b06      	ldr	r3, [pc, #24]	@ (800975c <_vfiprintf_r+0x22c>)
 8009744:	a904      	add	r1, sp, #16
 8009746:	f7fd ff8f 	bl	8007668 <_printf_i>
 800974a:	e7e4      	b.n	8009716 <_vfiprintf_r+0x1e6>
 800974c:	08009fa4 	.word	0x08009fa4
 8009750:	08009faa 	.word	0x08009faa
 8009754:	08009fae 	.word	0x08009fae
 8009758:	0800712d 	.word	0x0800712d
 800975c:	0800950b 	.word	0x0800950b

08009760 <__sflush_r>:
 8009760:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009766:	0716      	lsls	r6, r2, #28
 8009768:	4605      	mov	r5, r0
 800976a:	460c      	mov	r4, r1
 800976c:	d454      	bmi.n	8009818 <__sflush_r+0xb8>
 800976e:	684b      	ldr	r3, [r1, #4]
 8009770:	2b00      	cmp	r3, #0
 8009772:	dc02      	bgt.n	800977a <__sflush_r+0x1a>
 8009774:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009776:	2b00      	cmp	r3, #0
 8009778:	dd48      	ble.n	800980c <__sflush_r+0xac>
 800977a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800977c:	2e00      	cmp	r6, #0
 800977e:	d045      	beq.n	800980c <__sflush_r+0xac>
 8009780:	2300      	movs	r3, #0
 8009782:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009786:	682f      	ldr	r7, [r5, #0]
 8009788:	6a21      	ldr	r1, [r4, #32]
 800978a:	602b      	str	r3, [r5, #0]
 800978c:	d030      	beq.n	80097f0 <__sflush_r+0x90>
 800978e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009790:	89a3      	ldrh	r3, [r4, #12]
 8009792:	0759      	lsls	r1, r3, #29
 8009794:	d505      	bpl.n	80097a2 <__sflush_r+0x42>
 8009796:	6863      	ldr	r3, [r4, #4]
 8009798:	1ad2      	subs	r2, r2, r3
 800979a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800979c:	b10b      	cbz	r3, 80097a2 <__sflush_r+0x42>
 800979e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80097a0:	1ad2      	subs	r2, r2, r3
 80097a2:	2300      	movs	r3, #0
 80097a4:	4628      	mov	r0, r5
 80097a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80097a8:	6a21      	ldr	r1, [r4, #32]
 80097aa:	47b0      	blx	r6
 80097ac:	1c43      	adds	r3, r0, #1
 80097ae:	89a3      	ldrh	r3, [r4, #12]
 80097b0:	d106      	bne.n	80097c0 <__sflush_r+0x60>
 80097b2:	6829      	ldr	r1, [r5, #0]
 80097b4:	291d      	cmp	r1, #29
 80097b6:	d82b      	bhi.n	8009810 <__sflush_r+0xb0>
 80097b8:	4a28      	ldr	r2, [pc, #160]	@ (800985c <__sflush_r+0xfc>)
 80097ba:	40ca      	lsrs	r2, r1
 80097bc:	07d6      	lsls	r6, r2, #31
 80097be:	d527      	bpl.n	8009810 <__sflush_r+0xb0>
 80097c0:	2200      	movs	r2, #0
 80097c2:	6062      	str	r2, [r4, #4]
 80097c4:	6922      	ldr	r2, [r4, #16]
 80097c6:	04d9      	lsls	r1, r3, #19
 80097c8:	6022      	str	r2, [r4, #0]
 80097ca:	d504      	bpl.n	80097d6 <__sflush_r+0x76>
 80097cc:	1c42      	adds	r2, r0, #1
 80097ce:	d101      	bne.n	80097d4 <__sflush_r+0x74>
 80097d0:	682b      	ldr	r3, [r5, #0]
 80097d2:	b903      	cbnz	r3, 80097d6 <__sflush_r+0x76>
 80097d4:	6560      	str	r0, [r4, #84]	@ 0x54
 80097d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097d8:	602f      	str	r7, [r5, #0]
 80097da:	b1b9      	cbz	r1, 800980c <__sflush_r+0xac>
 80097dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097e0:	4299      	cmp	r1, r3
 80097e2:	d002      	beq.n	80097ea <__sflush_r+0x8a>
 80097e4:	4628      	mov	r0, r5
 80097e6:	f7ff f8ab 	bl	8008940 <_free_r>
 80097ea:	2300      	movs	r3, #0
 80097ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80097ee:	e00d      	b.n	800980c <__sflush_r+0xac>
 80097f0:	2301      	movs	r3, #1
 80097f2:	4628      	mov	r0, r5
 80097f4:	47b0      	blx	r6
 80097f6:	4602      	mov	r2, r0
 80097f8:	1c50      	adds	r0, r2, #1
 80097fa:	d1c9      	bne.n	8009790 <__sflush_r+0x30>
 80097fc:	682b      	ldr	r3, [r5, #0]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d0c6      	beq.n	8009790 <__sflush_r+0x30>
 8009802:	2b1d      	cmp	r3, #29
 8009804:	d001      	beq.n	800980a <__sflush_r+0xaa>
 8009806:	2b16      	cmp	r3, #22
 8009808:	d11d      	bne.n	8009846 <__sflush_r+0xe6>
 800980a:	602f      	str	r7, [r5, #0]
 800980c:	2000      	movs	r0, #0
 800980e:	e021      	b.n	8009854 <__sflush_r+0xf4>
 8009810:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009814:	b21b      	sxth	r3, r3
 8009816:	e01a      	b.n	800984e <__sflush_r+0xee>
 8009818:	690f      	ldr	r7, [r1, #16]
 800981a:	2f00      	cmp	r7, #0
 800981c:	d0f6      	beq.n	800980c <__sflush_r+0xac>
 800981e:	0793      	lsls	r3, r2, #30
 8009820:	bf18      	it	ne
 8009822:	2300      	movne	r3, #0
 8009824:	680e      	ldr	r6, [r1, #0]
 8009826:	bf08      	it	eq
 8009828:	694b      	ldreq	r3, [r1, #20]
 800982a:	1bf6      	subs	r6, r6, r7
 800982c:	600f      	str	r7, [r1, #0]
 800982e:	608b      	str	r3, [r1, #8]
 8009830:	2e00      	cmp	r6, #0
 8009832:	ddeb      	ble.n	800980c <__sflush_r+0xac>
 8009834:	4633      	mov	r3, r6
 8009836:	463a      	mov	r2, r7
 8009838:	4628      	mov	r0, r5
 800983a:	6a21      	ldr	r1, [r4, #32]
 800983c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009840:	47e0      	blx	ip
 8009842:	2800      	cmp	r0, #0
 8009844:	dc07      	bgt.n	8009856 <__sflush_r+0xf6>
 8009846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800984a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800984e:	f04f 30ff 	mov.w	r0, #4294967295
 8009852:	81a3      	strh	r3, [r4, #12]
 8009854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009856:	4407      	add	r7, r0
 8009858:	1a36      	subs	r6, r6, r0
 800985a:	e7e9      	b.n	8009830 <__sflush_r+0xd0>
 800985c:	20400001 	.word	0x20400001

08009860 <_fflush_r>:
 8009860:	b538      	push	{r3, r4, r5, lr}
 8009862:	690b      	ldr	r3, [r1, #16]
 8009864:	4605      	mov	r5, r0
 8009866:	460c      	mov	r4, r1
 8009868:	b913      	cbnz	r3, 8009870 <_fflush_r+0x10>
 800986a:	2500      	movs	r5, #0
 800986c:	4628      	mov	r0, r5
 800986e:	bd38      	pop	{r3, r4, r5, pc}
 8009870:	b118      	cbz	r0, 800987a <_fflush_r+0x1a>
 8009872:	6a03      	ldr	r3, [r0, #32]
 8009874:	b90b      	cbnz	r3, 800987a <_fflush_r+0x1a>
 8009876:	f7fe f8a1 	bl	80079bc <__sinit>
 800987a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d0f3      	beq.n	800986a <_fflush_r+0xa>
 8009882:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009884:	07d0      	lsls	r0, r2, #31
 8009886:	d404      	bmi.n	8009892 <_fflush_r+0x32>
 8009888:	0599      	lsls	r1, r3, #22
 800988a:	d402      	bmi.n	8009892 <_fflush_r+0x32>
 800988c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800988e:	f7fe f9d4 	bl	8007c3a <__retarget_lock_acquire_recursive>
 8009892:	4628      	mov	r0, r5
 8009894:	4621      	mov	r1, r4
 8009896:	f7ff ff63 	bl	8009760 <__sflush_r>
 800989a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800989c:	4605      	mov	r5, r0
 800989e:	07da      	lsls	r2, r3, #31
 80098a0:	d4e4      	bmi.n	800986c <_fflush_r+0xc>
 80098a2:	89a3      	ldrh	r3, [r4, #12]
 80098a4:	059b      	lsls	r3, r3, #22
 80098a6:	d4e1      	bmi.n	800986c <_fflush_r+0xc>
 80098a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098aa:	f7fe f9c7 	bl	8007c3c <__retarget_lock_release_recursive>
 80098ae:	e7dd      	b.n	800986c <_fflush_r+0xc>

080098b0 <__swbuf_r>:
 80098b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098b2:	460e      	mov	r6, r1
 80098b4:	4614      	mov	r4, r2
 80098b6:	4605      	mov	r5, r0
 80098b8:	b118      	cbz	r0, 80098c2 <__swbuf_r+0x12>
 80098ba:	6a03      	ldr	r3, [r0, #32]
 80098bc:	b90b      	cbnz	r3, 80098c2 <__swbuf_r+0x12>
 80098be:	f7fe f87d 	bl	80079bc <__sinit>
 80098c2:	69a3      	ldr	r3, [r4, #24]
 80098c4:	60a3      	str	r3, [r4, #8]
 80098c6:	89a3      	ldrh	r3, [r4, #12]
 80098c8:	071a      	lsls	r2, r3, #28
 80098ca:	d501      	bpl.n	80098d0 <__swbuf_r+0x20>
 80098cc:	6923      	ldr	r3, [r4, #16]
 80098ce:	b943      	cbnz	r3, 80098e2 <__swbuf_r+0x32>
 80098d0:	4621      	mov	r1, r4
 80098d2:	4628      	mov	r0, r5
 80098d4:	f000 f82a 	bl	800992c <__swsetup_r>
 80098d8:	b118      	cbz	r0, 80098e2 <__swbuf_r+0x32>
 80098da:	f04f 37ff 	mov.w	r7, #4294967295
 80098de:	4638      	mov	r0, r7
 80098e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098e2:	6823      	ldr	r3, [r4, #0]
 80098e4:	6922      	ldr	r2, [r4, #16]
 80098e6:	b2f6      	uxtb	r6, r6
 80098e8:	1a98      	subs	r0, r3, r2
 80098ea:	6963      	ldr	r3, [r4, #20]
 80098ec:	4637      	mov	r7, r6
 80098ee:	4283      	cmp	r3, r0
 80098f0:	dc05      	bgt.n	80098fe <__swbuf_r+0x4e>
 80098f2:	4621      	mov	r1, r4
 80098f4:	4628      	mov	r0, r5
 80098f6:	f7ff ffb3 	bl	8009860 <_fflush_r>
 80098fa:	2800      	cmp	r0, #0
 80098fc:	d1ed      	bne.n	80098da <__swbuf_r+0x2a>
 80098fe:	68a3      	ldr	r3, [r4, #8]
 8009900:	3b01      	subs	r3, #1
 8009902:	60a3      	str	r3, [r4, #8]
 8009904:	6823      	ldr	r3, [r4, #0]
 8009906:	1c5a      	adds	r2, r3, #1
 8009908:	6022      	str	r2, [r4, #0]
 800990a:	701e      	strb	r6, [r3, #0]
 800990c:	6962      	ldr	r2, [r4, #20]
 800990e:	1c43      	adds	r3, r0, #1
 8009910:	429a      	cmp	r2, r3
 8009912:	d004      	beq.n	800991e <__swbuf_r+0x6e>
 8009914:	89a3      	ldrh	r3, [r4, #12]
 8009916:	07db      	lsls	r3, r3, #31
 8009918:	d5e1      	bpl.n	80098de <__swbuf_r+0x2e>
 800991a:	2e0a      	cmp	r6, #10
 800991c:	d1df      	bne.n	80098de <__swbuf_r+0x2e>
 800991e:	4621      	mov	r1, r4
 8009920:	4628      	mov	r0, r5
 8009922:	f7ff ff9d 	bl	8009860 <_fflush_r>
 8009926:	2800      	cmp	r0, #0
 8009928:	d0d9      	beq.n	80098de <__swbuf_r+0x2e>
 800992a:	e7d6      	b.n	80098da <__swbuf_r+0x2a>

0800992c <__swsetup_r>:
 800992c:	b538      	push	{r3, r4, r5, lr}
 800992e:	4b29      	ldr	r3, [pc, #164]	@ (80099d4 <__swsetup_r+0xa8>)
 8009930:	4605      	mov	r5, r0
 8009932:	6818      	ldr	r0, [r3, #0]
 8009934:	460c      	mov	r4, r1
 8009936:	b118      	cbz	r0, 8009940 <__swsetup_r+0x14>
 8009938:	6a03      	ldr	r3, [r0, #32]
 800993a:	b90b      	cbnz	r3, 8009940 <__swsetup_r+0x14>
 800993c:	f7fe f83e 	bl	80079bc <__sinit>
 8009940:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009944:	0719      	lsls	r1, r3, #28
 8009946:	d422      	bmi.n	800998e <__swsetup_r+0x62>
 8009948:	06da      	lsls	r2, r3, #27
 800994a:	d407      	bmi.n	800995c <__swsetup_r+0x30>
 800994c:	2209      	movs	r2, #9
 800994e:	602a      	str	r2, [r5, #0]
 8009950:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009954:	f04f 30ff 	mov.w	r0, #4294967295
 8009958:	81a3      	strh	r3, [r4, #12]
 800995a:	e033      	b.n	80099c4 <__swsetup_r+0x98>
 800995c:	0758      	lsls	r0, r3, #29
 800995e:	d512      	bpl.n	8009986 <__swsetup_r+0x5a>
 8009960:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009962:	b141      	cbz	r1, 8009976 <__swsetup_r+0x4a>
 8009964:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009968:	4299      	cmp	r1, r3
 800996a:	d002      	beq.n	8009972 <__swsetup_r+0x46>
 800996c:	4628      	mov	r0, r5
 800996e:	f7fe ffe7 	bl	8008940 <_free_r>
 8009972:	2300      	movs	r3, #0
 8009974:	6363      	str	r3, [r4, #52]	@ 0x34
 8009976:	89a3      	ldrh	r3, [r4, #12]
 8009978:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800997c:	81a3      	strh	r3, [r4, #12]
 800997e:	2300      	movs	r3, #0
 8009980:	6063      	str	r3, [r4, #4]
 8009982:	6923      	ldr	r3, [r4, #16]
 8009984:	6023      	str	r3, [r4, #0]
 8009986:	89a3      	ldrh	r3, [r4, #12]
 8009988:	f043 0308 	orr.w	r3, r3, #8
 800998c:	81a3      	strh	r3, [r4, #12]
 800998e:	6923      	ldr	r3, [r4, #16]
 8009990:	b94b      	cbnz	r3, 80099a6 <__swsetup_r+0x7a>
 8009992:	89a3      	ldrh	r3, [r4, #12]
 8009994:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800999c:	d003      	beq.n	80099a6 <__swsetup_r+0x7a>
 800999e:	4621      	mov	r1, r4
 80099a0:	4628      	mov	r0, r5
 80099a2:	f000 f90d 	bl	8009bc0 <__smakebuf_r>
 80099a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099aa:	f013 0201 	ands.w	r2, r3, #1
 80099ae:	d00a      	beq.n	80099c6 <__swsetup_r+0x9a>
 80099b0:	2200      	movs	r2, #0
 80099b2:	60a2      	str	r2, [r4, #8]
 80099b4:	6962      	ldr	r2, [r4, #20]
 80099b6:	4252      	negs	r2, r2
 80099b8:	61a2      	str	r2, [r4, #24]
 80099ba:	6922      	ldr	r2, [r4, #16]
 80099bc:	b942      	cbnz	r2, 80099d0 <__swsetup_r+0xa4>
 80099be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80099c2:	d1c5      	bne.n	8009950 <__swsetup_r+0x24>
 80099c4:	bd38      	pop	{r3, r4, r5, pc}
 80099c6:	0799      	lsls	r1, r3, #30
 80099c8:	bf58      	it	pl
 80099ca:	6962      	ldrpl	r2, [r4, #20]
 80099cc:	60a2      	str	r2, [r4, #8]
 80099ce:	e7f4      	b.n	80099ba <__swsetup_r+0x8e>
 80099d0:	2000      	movs	r0, #0
 80099d2:	e7f7      	b.n	80099c4 <__swsetup_r+0x98>
 80099d4:	20000018 	.word	0x20000018

080099d8 <memmove>:
 80099d8:	4288      	cmp	r0, r1
 80099da:	b510      	push	{r4, lr}
 80099dc:	eb01 0402 	add.w	r4, r1, r2
 80099e0:	d902      	bls.n	80099e8 <memmove+0x10>
 80099e2:	4284      	cmp	r4, r0
 80099e4:	4623      	mov	r3, r4
 80099e6:	d807      	bhi.n	80099f8 <memmove+0x20>
 80099e8:	1e43      	subs	r3, r0, #1
 80099ea:	42a1      	cmp	r1, r4
 80099ec:	d008      	beq.n	8009a00 <memmove+0x28>
 80099ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099f6:	e7f8      	b.n	80099ea <memmove+0x12>
 80099f8:	4601      	mov	r1, r0
 80099fa:	4402      	add	r2, r0
 80099fc:	428a      	cmp	r2, r1
 80099fe:	d100      	bne.n	8009a02 <memmove+0x2a>
 8009a00:	bd10      	pop	{r4, pc}
 8009a02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a0a:	e7f7      	b.n	80099fc <memmove+0x24>

08009a0c <_raise_r>:
 8009a0c:	291f      	cmp	r1, #31
 8009a0e:	b538      	push	{r3, r4, r5, lr}
 8009a10:	4605      	mov	r5, r0
 8009a12:	460c      	mov	r4, r1
 8009a14:	d904      	bls.n	8009a20 <_raise_r+0x14>
 8009a16:	2316      	movs	r3, #22
 8009a18:	6003      	str	r3, [r0, #0]
 8009a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a1e:	bd38      	pop	{r3, r4, r5, pc}
 8009a20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009a22:	b112      	cbz	r2, 8009a2a <_raise_r+0x1e>
 8009a24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a28:	b94b      	cbnz	r3, 8009a3e <_raise_r+0x32>
 8009a2a:	4628      	mov	r0, r5
 8009a2c:	f000 f830 	bl	8009a90 <_getpid_r>
 8009a30:	4622      	mov	r2, r4
 8009a32:	4601      	mov	r1, r0
 8009a34:	4628      	mov	r0, r5
 8009a36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a3a:	f000 b817 	b.w	8009a6c <_kill_r>
 8009a3e:	2b01      	cmp	r3, #1
 8009a40:	d00a      	beq.n	8009a58 <_raise_r+0x4c>
 8009a42:	1c59      	adds	r1, r3, #1
 8009a44:	d103      	bne.n	8009a4e <_raise_r+0x42>
 8009a46:	2316      	movs	r3, #22
 8009a48:	6003      	str	r3, [r0, #0]
 8009a4a:	2001      	movs	r0, #1
 8009a4c:	e7e7      	b.n	8009a1e <_raise_r+0x12>
 8009a4e:	2100      	movs	r1, #0
 8009a50:	4620      	mov	r0, r4
 8009a52:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009a56:	4798      	blx	r3
 8009a58:	2000      	movs	r0, #0
 8009a5a:	e7e0      	b.n	8009a1e <_raise_r+0x12>

08009a5c <raise>:
 8009a5c:	4b02      	ldr	r3, [pc, #8]	@ (8009a68 <raise+0xc>)
 8009a5e:	4601      	mov	r1, r0
 8009a60:	6818      	ldr	r0, [r3, #0]
 8009a62:	f7ff bfd3 	b.w	8009a0c <_raise_r>
 8009a66:	bf00      	nop
 8009a68:	20000018 	.word	0x20000018

08009a6c <_kill_r>:
 8009a6c:	b538      	push	{r3, r4, r5, lr}
 8009a6e:	2300      	movs	r3, #0
 8009a70:	4d06      	ldr	r5, [pc, #24]	@ (8009a8c <_kill_r+0x20>)
 8009a72:	4604      	mov	r4, r0
 8009a74:	4608      	mov	r0, r1
 8009a76:	4611      	mov	r1, r2
 8009a78:	602b      	str	r3, [r5, #0]
 8009a7a:	f7f8 fc44 	bl	8002306 <_kill>
 8009a7e:	1c43      	adds	r3, r0, #1
 8009a80:	d102      	bne.n	8009a88 <_kill_r+0x1c>
 8009a82:	682b      	ldr	r3, [r5, #0]
 8009a84:	b103      	cbz	r3, 8009a88 <_kill_r+0x1c>
 8009a86:	6023      	str	r3, [r4, #0]
 8009a88:	bd38      	pop	{r3, r4, r5, pc}
 8009a8a:	bf00      	nop
 8009a8c:	200006f0 	.word	0x200006f0

08009a90 <_getpid_r>:
 8009a90:	f7f8 bc32 	b.w	80022f8 <_getpid>

08009a94 <_sbrk_r>:
 8009a94:	b538      	push	{r3, r4, r5, lr}
 8009a96:	2300      	movs	r3, #0
 8009a98:	4d05      	ldr	r5, [pc, #20]	@ (8009ab0 <_sbrk_r+0x1c>)
 8009a9a:	4604      	mov	r4, r0
 8009a9c:	4608      	mov	r0, r1
 8009a9e:	602b      	str	r3, [r5, #0]
 8009aa0:	f7f8 fcb6 	bl	8002410 <_sbrk>
 8009aa4:	1c43      	adds	r3, r0, #1
 8009aa6:	d102      	bne.n	8009aae <_sbrk_r+0x1a>
 8009aa8:	682b      	ldr	r3, [r5, #0]
 8009aaa:	b103      	cbz	r3, 8009aae <_sbrk_r+0x1a>
 8009aac:	6023      	str	r3, [r4, #0]
 8009aae:	bd38      	pop	{r3, r4, r5, pc}
 8009ab0:	200006f0 	.word	0x200006f0

08009ab4 <_calloc_r>:
 8009ab4:	b570      	push	{r4, r5, r6, lr}
 8009ab6:	fba1 5402 	umull	r5, r4, r1, r2
 8009aba:	b934      	cbnz	r4, 8009aca <_calloc_r+0x16>
 8009abc:	4629      	mov	r1, r5
 8009abe:	f7fe ffb1 	bl	8008a24 <_malloc_r>
 8009ac2:	4606      	mov	r6, r0
 8009ac4:	b928      	cbnz	r0, 8009ad2 <_calloc_r+0x1e>
 8009ac6:	4630      	mov	r0, r6
 8009ac8:	bd70      	pop	{r4, r5, r6, pc}
 8009aca:	220c      	movs	r2, #12
 8009acc:	2600      	movs	r6, #0
 8009ace:	6002      	str	r2, [r0, #0]
 8009ad0:	e7f9      	b.n	8009ac6 <_calloc_r+0x12>
 8009ad2:	462a      	mov	r2, r5
 8009ad4:	4621      	mov	r1, r4
 8009ad6:	f7fe f832 	bl	8007b3e <memset>
 8009ada:	e7f4      	b.n	8009ac6 <_calloc_r+0x12>

08009adc <__ascii_mbtowc>:
 8009adc:	b082      	sub	sp, #8
 8009ade:	b901      	cbnz	r1, 8009ae2 <__ascii_mbtowc+0x6>
 8009ae0:	a901      	add	r1, sp, #4
 8009ae2:	b142      	cbz	r2, 8009af6 <__ascii_mbtowc+0x1a>
 8009ae4:	b14b      	cbz	r3, 8009afa <__ascii_mbtowc+0x1e>
 8009ae6:	7813      	ldrb	r3, [r2, #0]
 8009ae8:	600b      	str	r3, [r1, #0]
 8009aea:	7812      	ldrb	r2, [r2, #0]
 8009aec:	1e10      	subs	r0, r2, #0
 8009aee:	bf18      	it	ne
 8009af0:	2001      	movne	r0, #1
 8009af2:	b002      	add	sp, #8
 8009af4:	4770      	bx	lr
 8009af6:	4610      	mov	r0, r2
 8009af8:	e7fb      	b.n	8009af2 <__ascii_mbtowc+0x16>
 8009afa:	f06f 0001 	mvn.w	r0, #1
 8009afe:	e7f8      	b.n	8009af2 <__ascii_mbtowc+0x16>

08009b00 <_realloc_r>:
 8009b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b04:	4607      	mov	r7, r0
 8009b06:	4614      	mov	r4, r2
 8009b08:	460d      	mov	r5, r1
 8009b0a:	b921      	cbnz	r1, 8009b16 <_realloc_r+0x16>
 8009b0c:	4611      	mov	r1, r2
 8009b0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b12:	f7fe bf87 	b.w	8008a24 <_malloc_r>
 8009b16:	b92a      	cbnz	r2, 8009b24 <_realloc_r+0x24>
 8009b18:	f7fe ff12 	bl	8008940 <_free_r>
 8009b1c:	4625      	mov	r5, r4
 8009b1e:	4628      	mov	r0, r5
 8009b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b24:	f000 f8aa 	bl	8009c7c <_malloc_usable_size_r>
 8009b28:	4284      	cmp	r4, r0
 8009b2a:	4606      	mov	r6, r0
 8009b2c:	d802      	bhi.n	8009b34 <_realloc_r+0x34>
 8009b2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b32:	d8f4      	bhi.n	8009b1e <_realloc_r+0x1e>
 8009b34:	4621      	mov	r1, r4
 8009b36:	4638      	mov	r0, r7
 8009b38:	f7fe ff74 	bl	8008a24 <_malloc_r>
 8009b3c:	4680      	mov	r8, r0
 8009b3e:	b908      	cbnz	r0, 8009b44 <_realloc_r+0x44>
 8009b40:	4645      	mov	r5, r8
 8009b42:	e7ec      	b.n	8009b1e <_realloc_r+0x1e>
 8009b44:	42b4      	cmp	r4, r6
 8009b46:	4622      	mov	r2, r4
 8009b48:	4629      	mov	r1, r5
 8009b4a:	bf28      	it	cs
 8009b4c:	4632      	movcs	r2, r6
 8009b4e:	f7fe f884 	bl	8007c5a <memcpy>
 8009b52:	4629      	mov	r1, r5
 8009b54:	4638      	mov	r0, r7
 8009b56:	f7fe fef3 	bl	8008940 <_free_r>
 8009b5a:	e7f1      	b.n	8009b40 <_realloc_r+0x40>

08009b5c <__ascii_wctomb>:
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	4608      	mov	r0, r1
 8009b60:	b141      	cbz	r1, 8009b74 <__ascii_wctomb+0x18>
 8009b62:	2aff      	cmp	r2, #255	@ 0xff
 8009b64:	d904      	bls.n	8009b70 <__ascii_wctomb+0x14>
 8009b66:	228a      	movs	r2, #138	@ 0x8a
 8009b68:	f04f 30ff 	mov.w	r0, #4294967295
 8009b6c:	601a      	str	r2, [r3, #0]
 8009b6e:	4770      	bx	lr
 8009b70:	2001      	movs	r0, #1
 8009b72:	700a      	strb	r2, [r1, #0]
 8009b74:	4770      	bx	lr

08009b76 <__swhatbuf_r>:
 8009b76:	b570      	push	{r4, r5, r6, lr}
 8009b78:	460c      	mov	r4, r1
 8009b7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b7e:	4615      	mov	r5, r2
 8009b80:	2900      	cmp	r1, #0
 8009b82:	461e      	mov	r6, r3
 8009b84:	b096      	sub	sp, #88	@ 0x58
 8009b86:	da0c      	bge.n	8009ba2 <__swhatbuf_r+0x2c>
 8009b88:	89a3      	ldrh	r3, [r4, #12]
 8009b8a:	2100      	movs	r1, #0
 8009b8c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009b90:	bf14      	ite	ne
 8009b92:	2340      	movne	r3, #64	@ 0x40
 8009b94:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009b98:	2000      	movs	r0, #0
 8009b9a:	6031      	str	r1, [r6, #0]
 8009b9c:	602b      	str	r3, [r5, #0]
 8009b9e:	b016      	add	sp, #88	@ 0x58
 8009ba0:	bd70      	pop	{r4, r5, r6, pc}
 8009ba2:	466a      	mov	r2, sp
 8009ba4:	f000 f848 	bl	8009c38 <_fstat_r>
 8009ba8:	2800      	cmp	r0, #0
 8009baa:	dbed      	blt.n	8009b88 <__swhatbuf_r+0x12>
 8009bac:	9901      	ldr	r1, [sp, #4]
 8009bae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009bb2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009bb6:	4259      	negs	r1, r3
 8009bb8:	4159      	adcs	r1, r3
 8009bba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009bbe:	e7eb      	b.n	8009b98 <__swhatbuf_r+0x22>

08009bc0 <__smakebuf_r>:
 8009bc0:	898b      	ldrh	r3, [r1, #12]
 8009bc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009bc4:	079d      	lsls	r5, r3, #30
 8009bc6:	4606      	mov	r6, r0
 8009bc8:	460c      	mov	r4, r1
 8009bca:	d507      	bpl.n	8009bdc <__smakebuf_r+0x1c>
 8009bcc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009bd0:	6023      	str	r3, [r4, #0]
 8009bd2:	6123      	str	r3, [r4, #16]
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	6163      	str	r3, [r4, #20]
 8009bd8:	b003      	add	sp, #12
 8009bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bdc:	466a      	mov	r2, sp
 8009bde:	ab01      	add	r3, sp, #4
 8009be0:	f7ff ffc9 	bl	8009b76 <__swhatbuf_r>
 8009be4:	9f00      	ldr	r7, [sp, #0]
 8009be6:	4605      	mov	r5, r0
 8009be8:	4639      	mov	r1, r7
 8009bea:	4630      	mov	r0, r6
 8009bec:	f7fe ff1a 	bl	8008a24 <_malloc_r>
 8009bf0:	b948      	cbnz	r0, 8009c06 <__smakebuf_r+0x46>
 8009bf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bf6:	059a      	lsls	r2, r3, #22
 8009bf8:	d4ee      	bmi.n	8009bd8 <__smakebuf_r+0x18>
 8009bfa:	f023 0303 	bic.w	r3, r3, #3
 8009bfe:	f043 0302 	orr.w	r3, r3, #2
 8009c02:	81a3      	strh	r3, [r4, #12]
 8009c04:	e7e2      	b.n	8009bcc <__smakebuf_r+0xc>
 8009c06:	89a3      	ldrh	r3, [r4, #12]
 8009c08:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009c0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c10:	81a3      	strh	r3, [r4, #12]
 8009c12:	9b01      	ldr	r3, [sp, #4]
 8009c14:	6020      	str	r0, [r4, #0]
 8009c16:	b15b      	cbz	r3, 8009c30 <__smakebuf_r+0x70>
 8009c18:	4630      	mov	r0, r6
 8009c1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c1e:	f000 f81d 	bl	8009c5c <_isatty_r>
 8009c22:	b128      	cbz	r0, 8009c30 <__smakebuf_r+0x70>
 8009c24:	89a3      	ldrh	r3, [r4, #12]
 8009c26:	f023 0303 	bic.w	r3, r3, #3
 8009c2a:	f043 0301 	orr.w	r3, r3, #1
 8009c2e:	81a3      	strh	r3, [r4, #12]
 8009c30:	89a3      	ldrh	r3, [r4, #12]
 8009c32:	431d      	orrs	r5, r3
 8009c34:	81a5      	strh	r5, [r4, #12]
 8009c36:	e7cf      	b.n	8009bd8 <__smakebuf_r+0x18>

08009c38 <_fstat_r>:
 8009c38:	b538      	push	{r3, r4, r5, lr}
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	4d06      	ldr	r5, [pc, #24]	@ (8009c58 <_fstat_r+0x20>)
 8009c3e:	4604      	mov	r4, r0
 8009c40:	4608      	mov	r0, r1
 8009c42:	4611      	mov	r1, r2
 8009c44:	602b      	str	r3, [r5, #0]
 8009c46:	f7f8 fbbd 	bl	80023c4 <_fstat>
 8009c4a:	1c43      	adds	r3, r0, #1
 8009c4c:	d102      	bne.n	8009c54 <_fstat_r+0x1c>
 8009c4e:	682b      	ldr	r3, [r5, #0]
 8009c50:	b103      	cbz	r3, 8009c54 <_fstat_r+0x1c>
 8009c52:	6023      	str	r3, [r4, #0]
 8009c54:	bd38      	pop	{r3, r4, r5, pc}
 8009c56:	bf00      	nop
 8009c58:	200006f0 	.word	0x200006f0

08009c5c <_isatty_r>:
 8009c5c:	b538      	push	{r3, r4, r5, lr}
 8009c5e:	2300      	movs	r3, #0
 8009c60:	4d05      	ldr	r5, [pc, #20]	@ (8009c78 <_isatty_r+0x1c>)
 8009c62:	4604      	mov	r4, r0
 8009c64:	4608      	mov	r0, r1
 8009c66:	602b      	str	r3, [r5, #0]
 8009c68:	f7f8 fbbb 	bl	80023e2 <_isatty>
 8009c6c:	1c43      	adds	r3, r0, #1
 8009c6e:	d102      	bne.n	8009c76 <_isatty_r+0x1a>
 8009c70:	682b      	ldr	r3, [r5, #0]
 8009c72:	b103      	cbz	r3, 8009c76 <_isatty_r+0x1a>
 8009c74:	6023      	str	r3, [r4, #0]
 8009c76:	bd38      	pop	{r3, r4, r5, pc}
 8009c78:	200006f0 	.word	0x200006f0

08009c7c <_malloc_usable_size_r>:
 8009c7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c80:	1f18      	subs	r0, r3, #4
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	bfbc      	itt	lt
 8009c86:	580b      	ldrlt	r3, [r1, r0]
 8009c88:	18c0      	addlt	r0, r0, r3
 8009c8a:	4770      	bx	lr

08009c8c <_init>:
 8009c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c8e:	bf00      	nop
 8009c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c92:	bc08      	pop	{r3}
 8009c94:	469e      	mov	lr, r3
 8009c96:	4770      	bx	lr

08009c98 <_fini>:
 8009c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c9a:	bf00      	nop
 8009c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c9e:	bc08      	pop	{r3}
 8009ca0:	469e      	mov	lr, r3
 8009ca2:	4770      	bx	lr
