{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712196247338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712196247338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 21:04:07 2024 " "Processing started: Wed Apr  3 21:04:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712196247338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196247338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw7p3 -c hw7p3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw7p3 -c hw7p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196247338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712196247760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712196247760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/dual_boot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dual_boot/synthesis/dual_boot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_boot-rtl " "Found design unit 1: dual_boot-rtl" {  } { { "dual_boot/synthesis/dual_boot.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/dual_boot.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256241 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_boot " "Found entity 1: dual_boot" {  } { { "dual_boot/synthesis/dual_boot.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/dual_boot.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dual_boot/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dual_boot/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/altera_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dual_boot " "Found entity 1: altera_dual_boot" {  } { { "dual_boot/synthesis/submodules/altera_dual_boot.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/altera_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot_avmm " "Found entity 1: alt_dual_boot_avmm" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot " "Found entity 1: alt_dual_boot" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256409 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "Components/spi.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712196256411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "Components/spi.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712196256412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "Components/spi.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adxl345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adxl345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "Components/ADXL345_controller.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/ADXL345_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256416 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "Components/ADXL345_controller.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/ADXL345_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256418 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256419 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256421 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7p3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw7p3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw7p3-vga " "Found design unit 1: hw7p3-vga" {  } { { "hw7p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256422 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw7p3 " "Found entity 1: hw7p3" {  } { { "hw7p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw7p3 " "Elaborating entity \"hw7p3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712196256514 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_z hw7p3.vhd(106) " "Verilog HDL or VHDL warning at hw7p3.vhd(106): object \"data_z\" assigned a value but never read" {  } { { "hw7p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712196256514 "|hw7p3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_boot dual_boot:u0 " "Elaborating entity \"dual_boot\" for hierarchy \"dual_boot:u0\"" {  } { { "hw7p3.vhd" "u0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dual_boot dual_boot:u0\|altera_dual_boot:dual_boot " "Elaborating entity \"altera_dual_boot\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\"" {  } { { "dual_boot/synthesis/dual_boot.vhd" "dual_boot" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/dual_boot.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot_avmm dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp " "Elaborating entity \"alt_dual_boot_avmm\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\"" {  } { { "dual_boot/synthesis/submodules/altera_dual_boot.v" "alt_dual_boot_avmm_comp" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/altera_dual_boot.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot " "Elaborating entity \"alt_dual_boot\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "alt_dual_boot" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "read_reg" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256667 ""}  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712196256667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "write_reg" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256671 ""}  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712196256671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "counter" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256700 ""}  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712196256700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d7i " "Found entity 1: cntr_d7i" {  } { { "db/cntr_d7i.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/cntr_d7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d7i dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated " "Elaborating entity \"cntr_d7i\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dual_boot:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\"" {  } { { "dual_boot/synthesis/dual_boot.vhd" "rst_controller" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/dual_boot.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "dual_boot/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "dual_boot/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 vga_pll_25_175:U1 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"vga_pll_25_175:U1\"" {  } { { "hw7p3.vhd" "U1" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll_25_175:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "altpll_component" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll_25_175:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll_25_175:U1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll_25_175:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196256790 ""}  } { { "vga_pll_25_175.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712196256790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/vga_pll_25_175_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196256835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196256835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:U2 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:U2\"" {  } { { "hw7p3.vhd" "U2" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADXL345_controller ADXL345_controller:U3 " "Elaborating entity \"ADXL345_controller\" for hierarchy \"ADXL345_controller:U3\"" {  } { { "hw7p3.vhd" "U3" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor ADXL345_controller:U3\|gsensor:U0 " "Elaborating entity \"gsensor\" for hierarchy \"ADXL345_controller:U3\|gsensor:U0\"" {  } { { "Components/ADXL345_controller.vhd" "U0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/ADXL345_controller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gsensor.sv(28) " "Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20)" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/gsensor.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712196256841 "|hw7p3|ADXL345_controller:U3|gsensor:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 gsensor.sv(266) " "Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6)" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/gsensor.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712196256841 "|hw7p3|ADXL345_controller:U3|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.opcode 0 gsensor.sv(84) " "Net \"spi_program.data_a.opcode\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712196256841 "|hw7p3|ADXL345_controller:U3|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.immediate 0 gsensor.sv(84) " "Net \"spi_program.data_a.immediate\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712196256841 "|hw7p3|ADXL345_controller:U3|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.waddr_a 0 gsensor.sv(84) " "Net \"spi_program.waddr_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712196256841 "|hw7p3|ADXL345_controller:U3|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.we_a 0 gsensor.sv(84) " "Net \"spi_program.we_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712196256841 "|hw7p3|ADXL345_controller:U3|gsensor:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi ADXL345_controller:U3\|gsensor:U0\|spi:u0 " "Elaborating entity \"spi\" for hierarchy \"ADXL345_controller:U3\|gsensor:U0\|spi:u0\"" {  } { { "Components/gsensor.sv" "u0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/gsensor.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.sv(47) " "Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "Components/spi.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/spi.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712196256842 "|hw7p3|ADXL345_controller:U3|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi.sv(156) " "Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "Components/spi.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/spi.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712196256842 "|hw7p3|ADXL345_controller:U3|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 spi.sv(204) " "Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4)" {  } { { "Components/spi.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/spi.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712196256842 "|hw7p3|ADXL345_controller:U3|gsensor:U0|spi:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:U4 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:U4\"" {  } { { "hw7p3.vhd" "U4" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196256843 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "align_col hw_image_generator.vhd(265) " "Verilog HDL or VHDL warning at hw_image_generator.vhd(265): object \"align_col\" assigned a value but never read" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712196256852 "|hw7p3|hw_image_generator:U4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "align_row hw_image_generator.vhd(265) " "Verilog HDL or VHDL warning at hw_image_generator.vhd(265): object \"align_row\" assigned a value but never read" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712196256852 "|hw7p3|hw_image_generator:U4"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/hw7p3.ram0_gsensor_889e66e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/hw7p3.ram0_gsensor_889e66e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1712196257298 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ADXL345_controller:U3\|gsensor:U0\|spi_program " "RAM logic \"ADXL345_controller:U3\|gsensor:U0\|spi_program\" is uninferred because MIF is not supported for the selected family" {  } { { "Components/gsensor.sv" "spi_program" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/Components/gsensor.sv" 84 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1712196257316 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1712196257316 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U4\|Mod0\"" {  } { { "hw_image_generator.vhd" "Mod0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196257836 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U4\|Div0\"" {  } { { "hw_image_generator.vhd" "Div0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196257836 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U4\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U4\|Mod1\"" {  } { { "hw_image_generator.vhd" "Mod1" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196257836 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U4\|Div1\"" {  } { { "hw_image_generator.vhd" "Div1" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196257836 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712196257836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U4\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"hw_image_generator:U4\|lpm_divide:Mod0\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196257873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U4\|lpm_divide:Mod0 " "Instantiated megafunction \"hw_image_generator:U4\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196257873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196257873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196257873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196257873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196257873 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712196257873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196257918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196257918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196257931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196257931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196258009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196258009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196258079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196258079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196258128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196258128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196258139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196258139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"hw_image_generator:U4\|lpm_divide:Div0\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196258147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U4\|lpm_divide:Div0 " "Instantiated megafunction \"hw_image_generator:U4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258147 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712196258147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebo " "Found entity 1: lpm_divide_ebo" {  } { { "db/lpm_divide_ebo.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/lpm_divide_ebo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196258192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196258192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196258206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196258206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196258246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196258246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_n99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_n99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_n99 " "Found entity 1: lpm_abs_n99" {  } { { "db/lpm_abs_n99.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/lpm_abs_n99.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196258266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196258266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U4\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"hw_image_generator:U4\|lpm_divide:Mod1\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196258273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U4\|lpm_divide:Mod1 " "Instantiated megafunction \"hw_image_generator:U4\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258273 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712196258273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U4\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"hw_image_generator:U4\|lpm_divide:Div1\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196258287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U4\|lpm_divide:Div1 " "Instantiated megafunction \"hw_image_generator:U4\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712196258287 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712196258287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196258339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196258339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196258351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196258351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196258392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196258392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712196258414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196258414 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "81 " "Ignored 81 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "81 " "Ignored 81 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1712196258997 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1712196258997 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G_SENSOR_SDI " "Inserted always-enabled tri-state buffer between \"G_SENSOR_SDI\" and its non-tri-state driver." {  } { { "hw7p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712196259005 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1712196259005 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "G_SENSOR_SDO " "bidirectional pin \"G_SENSOR_SDO\" has no driver" {  } { { "hw7p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712196259005 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1712196259005 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_controller.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_controller.vhd" 43 -1 0 } } { "vga_controller.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_controller.vhd" 44 -1 0 } } { "dual_boot/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712196259037 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712196259037 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "G_SENSOR_SDI~synth " "Node \"G_SENSOR_SDI~synth\"" {  } { { "hw7p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196263724 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712196263724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712196263839 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[31\] Low " "Register vga_controller:U2\|column\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[0\] Low " "Register vga_controller:U2\|column\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U4\|min_col\[31\] Low " "Register hw_image_generator:U4\|min_col\[31\] will power up to Low" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 268 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U4\|min_col\[8\] High " "Register hw_image_generator:U4\|min_col\[8\] will power up to High" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 268 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U4\|min_col\[5\] High " "Register hw_image_generator:U4\|min_col\[5\] will power up to High" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 268 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U4\|min_col\[4\] High " "Register hw_image_generator:U4\|min_col\[4\] will power up to High" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 268 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U4\|min_col\[0\] Low " "Register hw_image_generator:U4\|min_col\[0\] will power up to Low" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 268 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[31\] Low " "Register vga_controller:U2\|row\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U4\|min_row\[31\] Low " "Register hw_image_generator:U4\|min_row\[31\] will power up to Low" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 268 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U4\|min_row\[7\] High " "Register hw_image_generator:U4\|min_row\[7\] will power up to High" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 268 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U4\|min_row\[5\] High " "Register hw_image_generator:U4\|min_row\[5\] will power up to High" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 268 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U4\|min_row\[6\] High " "Register hw_image_generator:U4\|min_row\[6\] will power up to High" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 268 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[0\] Low " "Register vga_controller:U2\|row\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U4\|min_row\[0\] Low " "Register hw_image_generator:U4\|min_row\[0\] will power up to Low" {  } { { "hw_image_generator.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 268 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712196263957 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1712196263957 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712196265769 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_28_result_int\[3\]~52 " "Logic cell \"hw_image_generator:U4\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_28_result_int\[3\]~52\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_28_result_int\[3\]~52" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/alt_u_div_ske.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_28_result_int\[2\]~54 " "Logic cell \"hw_image_generator:U4\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_28_result_int\[2\]~54\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_28_result_int\[2\]~54" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/alt_u_div_ske.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_28_result_int\[1\]~56 " "Logic cell \"hw_image_generator:U4\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_28_result_int\[1\]~56\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_28_result_int\[1\]~56" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/alt_u_div_ske.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~0 " "Logic cell \"hw_image_generator:U4\|Add1~0\"" {  } { { "hw_image_generator.vhd" "Add1~0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~2 " "Logic cell \"hw_image_generator:U4\|Add1~2\"" {  } { { "hw_image_generator.vhd" "Add1~2" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~4 " "Logic cell \"hw_image_generator:U4\|Add1~4\"" {  } { { "hw_image_generator.vhd" "Add1~4" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~6 " "Logic cell \"hw_image_generator:U4\|Add1~6\"" {  } { { "hw_image_generator.vhd" "Add1~6" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~8 " "Logic cell \"hw_image_generator:U4\|Add1~8\"" {  } { { "hw_image_generator.vhd" "Add1~8" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~10 " "Logic cell \"hw_image_generator:U4\|Add1~10\"" {  } { { "hw_image_generator.vhd" "Add1~10" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~12 " "Logic cell \"hw_image_generator:U4\|Add1~12\"" {  } { { "hw_image_generator.vhd" "Add1~12" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~14 " "Logic cell \"hw_image_generator:U4\|Add1~14\"" {  } { { "hw_image_generator.vhd" "Add1~14" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~16 " "Logic cell \"hw_image_generator:U4\|Add1~16\"" {  } { { "hw_image_generator.vhd" "Add1~16" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~18 " "Logic cell \"hw_image_generator:U4\|Add1~18\"" {  } { { "hw_image_generator.vhd" "Add1~18" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~20 " "Logic cell \"hw_image_generator:U4\|Add1~20\"" {  } { { "hw_image_generator.vhd" "Add1~20" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~22 " "Logic cell \"hw_image_generator:U4\|Add1~22\"" {  } { { "hw_image_generator.vhd" "Add1~22" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~24 " "Logic cell \"hw_image_generator:U4\|Add1~24\"" {  } { { "hw_image_generator.vhd" "Add1~24" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~26 " "Logic cell \"hw_image_generator:U4\|Add1~26\"" {  } { { "hw_image_generator.vhd" "Add1~26" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~28 " "Logic cell \"hw_image_generator:U4\|Add1~28\"" {  } { { "hw_image_generator.vhd" "Add1~28" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~30 " "Logic cell \"hw_image_generator:U4\|Add1~30\"" {  } { { "hw_image_generator.vhd" "Add1~30" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~32 " "Logic cell \"hw_image_generator:U4\|Add1~32\"" {  } { { "hw_image_generator.vhd" "Add1~32" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~34 " "Logic cell \"hw_image_generator:U4\|Add1~34\"" {  } { { "hw_image_generator.vhd" "Add1~34" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~36 " "Logic cell \"hw_image_generator:U4\|Add1~36\"" {  } { { "hw_image_generator.vhd" "Add1~36" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~38 " "Logic cell \"hw_image_generator:U4\|Add1~38\"" {  } { { "hw_image_generator.vhd" "Add1~38" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~40 " "Logic cell \"hw_image_generator:U4\|Add1~40\"" {  } { { "hw_image_generator.vhd" "Add1~40" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~42 " "Logic cell \"hw_image_generator:U4\|Add1~42\"" {  } { { "hw_image_generator.vhd" "Add1~42" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~44 " "Logic cell \"hw_image_generator:U4\|Add1~44\"" {  } { { "hw_image_generator.vhd" "Add1~44" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~46 " "Logic cell \"hw_image_generator:U4\|Add1~46\"" {  } { { "hw_image_generator.vhd" "Add1~46" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~48 " "Logic cell \"hw_image_generator:U4\|Add1~48\"" {  } { { "hw_image_generator.vhd" "Add1~48" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~50 " "Logic cell \"hw_image_generator:U4\|Add1~50\"" {  } { { "hw_image_generator.vhd" "Add1~50" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~52 " "Logic cell \"hw_image_generator:U4\|Add1~52\"" {  } { { "hw_image_generator.vhd" "Add1~52" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add1~54 " "Logic cell \"hw_image_generator:U4\|Add1~54\"" {  } { { "hw_image_generator.vhd" "Add1~54" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_30_result_int\[3\]~56 " "Logic cell \"hw_image_generator:U4\|lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_30_result_int\[3\]~56\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_30_result_int\[3\]~56" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/alt_u_div_ske.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~0 " "Logic cell \"hw_image_generator:U4\|Add3~0\"" {  } { { "hw_image_generator.vhd" "Add3~0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_30_result_int\[1\]~58 " "Logic cell \"hw_image_generator:U4\|lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_30_result_int\[1\]~58\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_30_result_int\[1\]~58" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/alt_u_div_ske.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_30_result_int\[2\]~60 " "Logic cell \"hw_image_generator:U4\|lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_30_result_int\[2\]~60\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_30_result_int\[2\]~60" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/alt_u_div_ske.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~2 " "Logic cell \"hw_image_generator:U4\|Add3~2\"" {  } { { "hw_image_generator.vhd" "Add3~2" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~4 " "Logic cell \"hw_image_generator:U4\|Add3~4\"" {  } { { "hw_image_generator.vhd" "Add3~4" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~6 " "Logic cell \"hw_image_generator:U4\|Add3~6\"" {  } { { "hw_image_generator.vhd" "Add3~6" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~8 " "Logic cell \"hw_image_generator:U4\|Add3~8\"" {  } { { "hw_image_generator.vhd" "Add3~8" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~10 " "Logic cell \"hw_image_generator:U4\|Add3~10\"" {  } { { "hw_image_generator.vhd" "Add3~10" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~12 " "Logic cell \"hw_image_generator:U4\|Add3~12\"" {  } { { "hw_image_generator.vhd" "Add3~12" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~14 " "Logic cell \"hw_image_generator:U4\|Add3~14\"" {  } { { "hw_image_generator.vhd" "Add3~14" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~16 " "Logic cell \"hw_image_generator:U4\|Add3~16\"" {  } { { "hw_image_generator.vhd" "Add3~16" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~18 " "Logic cell \"hw_image_generator:U4\|Add3~18\"" {  } { { "hw_image_generator.vhd" "Add3~18" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~20 " "Logic cell \"hw_image_generator:U4\|Add3~20\"" {  } { { "hw_image_generator.vhd" "Add3~20" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~22 " "Logic cell \"hw_image_generator:U4\|Add3~22\"" {  } { { "hw_image_generator.vhd" "Add3~22" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~24 " "Logic cell \"hw_image_generator:U4\|Add3~24\"" {  } { { "hw_image_generator.vhd" "Add3~24" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~26 " "Logic cell \"hw_image_generator:U4\|Add3~26\"" {  } { { "hw_image_generator.vhd" "Add3~26" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~28 " "Logic cell \"hw_image_generator:U4\|Add3~28\"" {  } { { "hw_image_generator.vhd" "Add3~28" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~30 " "Logic cell \"hw_image_generator:U4\|Add3~30\"" {  } { { "hw_image_generator.vhd" "Add3~30" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~32 " "Logic cell \"hw_image_generator:U4\|Add3~32\"" {  } { { "hw_image_generator.vhd" "Add3~32" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~34 " "Logic cell \"hw_image_generator:U4\|Add3~34\"" {  } { { "hw_image_generator.vhd" "Add3~34" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~36 " "Logic cell \"hw_image_generator:U4\|Add3~36\"" {  } { { "hw_image_generator.vhd" "Add3~36" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~38 " "Logic cell \"hw_image_generator:U4\|Add3~38\"" {  } { { "hw_image_generator.vhd" "Add3~38" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~40 " "Logic cell \"hw_image_generator:U4\|Add3~40\"" {  } { { "hw_image_generator.vhd" "Add3~40" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~42 " "Logic cell \"hw_image_generator:U4\|Add3~42\"" {  } { { "hw_image_generator.vhd" "Add3~42" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~44 " "Logic cell \"hw_image_generator:U4\|Add3~44\"" {  } { { "hw_image_generator.vhd" "Add3~44" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~46 " "Logic cell \"hw_image_generator:U4\|Add3~46\"" {  } { { "hw_image_generator.vhd" "Add3~46" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~48 " "Logic cell \"hw_image_generator:U4\|Add3~48\"" {  } { { "hw_image_generator.vhd" "Add3~48" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~50 " "Logic cell \"hw_image_generator:U4\|Add3~50\"" {  } { { "hw_image_generator.vhd" "Add3~50" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~52 " "Logic cell \"hw_image_generator:U4\|Add3~52\"" {  } { { "hw_image_generator.vhd" "Add3~52" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U4\|Add3~54 " "Logic cell \"hw_image_generator:U4\|Add3~54\"" {  } { { "hw_image_generator.vhd" "Add3~54" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw_image_generator.vhd" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""} { "Info" "ISCL_SCL_CELL_NAME" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Logic cell \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "dual_boot_int_clk" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1712196265789 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1712196265789 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/output_files/hw7p3.map.smsg " "Generated suppressed messages file C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/output_files/hw7p3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196265931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712196266400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712196266400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2329 " "Implemented 2329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712196266536 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712196266536 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1712196266536 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2306 " "Implemented 2306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712196266536 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712196266536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712196266536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712196266578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 21:04:26 2024 " "Processing ended: Wed Apr  3 21:04:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712196266578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712196266578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712196266578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712196266578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712196267946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712196267947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 21:04:27 2024 " "Processing started: Wed Apr  3 21:04:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712196267947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712196267947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hw7p3 -c hw7p3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hw7p3 -c hw7p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712196267947 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712196268045 ""}
{ "Info" "0" "" "Project  = hw7p3" {  } {  } 0 0 "Project  = hw7p3" 0 0 "Fitter" 0 0 1712196268046 ""}
{ "Info" "0" "" "Revision = hw7p3" {  } {  } 0 0 "Revision = hw7p3" 0 0 "Fitter" 0 0 1712196268046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712196268168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712196268169 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hw7p3 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"hw7p3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712196268190 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712196268220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712196268220 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/vga_pll_25_175_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1712196268269 ""}  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/vga_pll_25_175_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1712196268269 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712196268440 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712196268445 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712196268579 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712196268579 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 4500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712196268584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 4502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712196268584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 4504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712196268584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 4506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712196268584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 4508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712196268584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 4510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712196268584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 4512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712196268584 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 4514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712196268584 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712196268584 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712196268585 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712196268585 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712196268585 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712196268585 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712196268586 ""}
{ "Info" "ISTA_SDC_FOUND" "dual_boot/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'dual_boot/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712196269690 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712196269701 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712196269701 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1712196269702 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712196269714 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712196269714 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712196269715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_clk_m~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node pixel_clk_m~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712196269869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Destination node dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712196269869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712196269869 ""}  } { { "hw7p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 4493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712196269869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712196269869 ""}  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/db/vga_pll_25_175_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712196269869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712196269870 ""}  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712196269870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712196270356 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712196270357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712196270357 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712196270359 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712196270361 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712196270364 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712196270364 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712196270365 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712196270427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712196270429 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712196270429 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712196270628 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712196270635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712196272063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712196272496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712196272527 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712196273344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712196273344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712196274073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712196275830 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712196275830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712196276091 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1712196276091 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712196276091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712196276096 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712196276330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712196276347 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712196277224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712196277224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712196278188 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712196278920 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G_SENSOR_SDI a permanently enabled " "Pin G_SENSOR_SDI has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_SDI } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDI" } } } } { "hw7p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712196279348 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G_SENSOR_SDO a permanently disabled " "Pin G_SENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_SDO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDO" } } } } { "hw7p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/hw7p3.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712196279348 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1712196279348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/output_files/hw7p3.fit.smsg " "Generated suppressed messages file C:/ECE3140_DSD/Tate_Finley_Hw7/problem_3/output_files/hw7p3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712196279478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5669 " "Peak virtual memory: 5669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712196280224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 21:04:40 2024 " "Processing ended: Wed Apr  3 21:04:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712196280224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712196280224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712196280224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712196280224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712196281425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712196281426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 21:04:41 2024 " "Processing started: Wed Apr  3 21:04:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712196281426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712196281426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hw7p3 -c hw7p3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hw7p3 -c hw7p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712196281426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712196281743 ""}
