$date
	Mon Sep 19 00:53:11 2016
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench_simple $end
$var wire 16 ! out4 [15:0] $end
$var wire 16 " out3 [15:0] $end
$var wire 16 # out2 [15:0] $end
$var wire 16 $ out1 [15:0] $end
$var reg 16 % in [15:0] $end
$var reg 2 & sel [1:0] $end
$scope module mymux $end
$var wire 16 ' in [15:0] $end
$var wire 2 ( sel [1:0] $end
$var reg 16 ) out1 [15:0] $end
$var reg 16 * out2 [15:0] $end
$var reg 16 + out3 [15:0] $end
$var reg 16 , out4 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
b0 *
b1111111111111111 )
b0 (
b1111111111111111 '
b0 &
b1111111111111111 %
b1111111111111111 $
b0 #
b0 "
b0 !
$end
#100
b0 $
b0 )
b1111111111111111 #
b1111111111111111 *
b1 &
b1 (
#200
b0 #
b0 *
b1111111111111111 "
b1111111111111111 +
b10 &
b10 (
#300
b0 "
b0 +
b1111111111111111 !
b1111111111111111 ,
b11 &
b11 (
#400
b0 !
b0 ,
b1111111111111111 $
b1111111111111111 )
b0 &
b0 (
