	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 09003382"
	.compiler_invocation	"ctc --dep-file=0_Src\\4_McHal\\Tricore\\Scu\\Std\\.IfxScuCcu.o.d --fp-model=c,l,f,z,n,r,S,T -D__CPU__=tc27xc -D__CPU_TC27XC__ --core=tc1.6.x --iso=99 -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\2_CDrv\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\_Reg -g2 --make-target=0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o 0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.src ..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c"
	.compiler_name		"ctc"
	;source	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c'

	
$TC16X
	.sdecl	'.zrodata.IfxScuCcu..1.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..1.cnt'
	.align	4
.1.cnt:	.type	object
	.size	.1.cnt,8
	.word	200000000,0
	.sdecl	'.zrodata.IfxScuCcu..2.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..2.cnt'
	.align	2
.2.cnt:	.type	object
	.size	.2.cnt,4
	.word	240000000
	.sdecl	'.zrodata.IfxScuCcu..3.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..3.cnt'
	.align	4
.3.cnt:	.type	object
	.size	.3.cnt,8
	.word	8000000,0
	.sdecl	'.zrodata.IfxScuCcu..4.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..4.cnt'
	.align	4
.4.cnt:	.type	object
	.size	.4.cnt,8
	.word	16000000,0
	.sdecl	'.zrodata.IfxScuCcu..5.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..5.cnt'
	.align	4
.5.cnt:	.type	object
	.size	.5.cnt,8
	.word	400000000,0
	.sdecl	'.zrodata.IfxScuCcu..6.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..6.cnt'
	.align	2
.6.cnt:	.type	object
	.size	.6.cnt,4
	.word	-268214224
	.sdecl	'.zrodata.IfxScuCcu..7.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..7.cnt'
	.align	2
.7.cnt:	.type	object
	.size	.7.cnt,4
	.word	-268214208
	.sdecl	'.zrodata.IfxScuCcu..8.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..8.cnt'
	.align	2
.8.cnt:	.type	object
	.size	.8.cnt,4
	.word	-268214196
	.sdecl	'.zrodata.IfxScuCcu..9.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..9.cnt'
	.align	2
.9.cnt:	.type	object
	.size	.9.cnt,4
	.word	-268214216
	.sdecl	'.zrodata.IfxScuCcu..10.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..10.cnt'
	.align	2
.10.cnt:	.type	object
	.size	.10.cnt,4
	.word	-268214217
	.sdecl	'.zrodata.IfxScuCcu..11.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..11.cnt'
	.align	2
.11.cnt:	.type	object
	.size	.11.cnt,4
	.word	1287568416
	.sdecl	'.zrodata.IfxScuCcu..12.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..12.cnt'
	.align	2
.12.cnt:	.type	object
	.size	.12.cnt,4
	.word	-268214236
	.sdecl	'.zrodata.IfxScuCcu..13.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..13.cnt'
	.align	2
.13.cnt:	.type	object
	.size	.13.cnt,4
	.word	-268214228
	.sdecl	'.zrodata.IfxScuCcu..14.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..14.cnt'
	.align	2
.14.cnt:	.type	object
	.size	.14.cnt,4
	.word	-268214252
	.sdecl	'.zrodata.IfxScuCcu..15.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..15.cnt'
	.align	2
.15.cnt:	.type	object
	.size	.15.cnt,4
	.word	-268214244
	.sdecl	'.zrodata.IfxScuCcu..16.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..16.cnt'
	.align	2
.16.cnt:	.type	object
	.size	.16.cnt,4
	.word	-268214222
	.sdecl	'.zrodata.IfxScuCcu..17.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..17.cnt'
	.align	2
.17.cnt:	.type	object
	.size	.17.cnt,4
	.word	-268214223
	.sdecl	'.zrodata.IfxScuCcu..18.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..18.cnt'
	.align	2
.18.cnt:	.type	object
	.size	.18.cnt,4
	.word	-268213968
	.sdecl	'.zrodata.IfxScuCcu..19.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..19.cnt'
	.align	2
.19.cnt:	.type	object
	.size	.19.cnt,4
	.word	-268214221
	.sdecl	'.zrodata.IfxScuCcu..20.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..20.cnt'
	.align	2
.20.cnt:	.type	object
	.size	.20.cnt,4
	.word	-268214248
	.sdecl	'.zrodata.IfxScuCcu..21.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..21.cnt'
	.align	2
.21.cnt:	.type	object
	.size	.21.cnt,4
	.word	-268214245
	.sdecl	'.zrodata.IfxScuCcu..22.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..22.cnt'
	.align	2
.22.cnt:	.type	object
	.size	.22.cnt,4
	.word	-268214247
	.sdecl	'.zrodata.IfxScuCcu..23.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..23.cnt'
	.align	2
.23.cnt:	.type	object
	.size	.23.cnt,4
	.word	-268214246
	.sdecl	'.zrodata.IfxScuCcu..24.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..24.cnt'
	.align	2
.24.cnt:	.type	object
	.size	.24.cnt,4
	.word	944879383
	.sdecl	'.zrodata.IfxScuCcu..25.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..25.cnt'
	.align	2
.25.cnt:	.type	object
	.size	.25.cnt,4
	.word	-268214220
	.sdecl	'.zrodata.IfxScuCcu..26.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..26.cnt'
	.align	2
.26.cnt:	.type	object
	.size	.26.cnt,4
	.word	-268214144
	.sdecl	'.zrodata.IfxScuCcu..27.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..27.cnt'
	.align	2
.27.cnt:	.type	object
	.size	.27.cnt,4
	.word	-268214140
	.sdecl	'.zrodata.IfxScuCcu..28.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..28.cnt'
	.align	2
.28.cnt:	.type	object
	.size	.28.cnt,4
	.word	-268214136
	.sdecl	'.zrodata.IfxScuCcu..29.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..29.cnt'
	.align	2
.29.cnt:	.type	object
	.size	.29.cnt,4
	.word	-134209516
	.sdecl	'.zrodata.IfxScuCcu..30.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..30.cnt'
	.align	2
.30.cnt:	.type	object
	.size	.30.cnt,4
	.word	-268213972
	.sdecl	'.zrodata.IfxScuCcu..31.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..31.cnt'
	.align	2
.31.cnt:	.type	object
	.size	.31.cnt,4
	.word	961656599
	.sdecl	'.zrodata.IfxScuCcu..32.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..32.cnt'
	.align	2
.32.cnt:	.type	object
	.size	.32.cnt,4
	.word	34734354
	.sdecl	'.zrodata.IfxScuCcu..33.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..33.cnt'
	.align	2
.33.cnt:	.type	object
	.size	.33.cnt,4
	.word	54464511
	.sdecl	'.zrodata.IfxScuCcu..34.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..34.cnt'
	.align	2
.34.cnt:	.type	object
	.size	.34.cnt,4
	.word	34873874
	.sdecl	'.zrodata.IfxScuCcu..35.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..35.cnt'
	.align	2
.35.cnt:	.type	object
	.size	.35.cnt,4
	.word	268435455
	.sdecl	'.zrodata.IfxScuCcu..36.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..36.cnt'
	.align	2
.36.cnt:	.type	object
	.size	.36.cnt,4
	.word	20000000
	.sdecl	'.zrodata.IfxScuCcu..37.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..37.cnt'
	.align	2
.37.cnt:	.type	object
	.size	.37.cnt,4
	.word	-268214230
	.sdecl	'.zrodata.IfxScuCcu..38.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..38.cnt'
	.align	2
.38.cnt:	.type	object
	.size	.38.cnt,4
	.word	-268214232
	.sdecl	'.zrodata.IfxScuCcu..39.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..39.cnt'
	.align	2
.39.cnt:	.type	object
	.size	.39.cnt,4
	.word	-268214226
	.sdecl	'.zrodata.IfxScuCcu..40.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..40.cnt'
	.align	2
.40.cnt:	.type	object
	.size	.40.cnt,4
	.word	-268214229
	.sdecl	'.zrodata.IfxScuCcu..41.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..41.cnt'
	.align	2
.41.cnt:	.type	object
	.size	.41.cnt,4
	.word	-268214231
	.sdecl	'.zrodata.IfxScuCcu..42.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..42.cnt'
	.align	2
.42.cnt:	.type	object
	.size	.42.cnt,4
	.word	-268214256
	.sdecl	'.zrodata.IfxScuCcu..43.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..43.cnt'
	.align	2
.43.cnt:	.type	object
	.size	.43.cnt,4
	.word	-268214254
	.sdecl	'.zrodata.IfxScuCcu..44.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..44.cnt'
	.align	2
.44.cnt:	.type	object
	.size	.44.cnt,4
	.word	2500000
	.sdecl	'.zrodata.IfxScuCcu..45.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..45.cnt'
	.align	2
.45.cnt:	.type	object
	.size	.45.cnt,4
	.word	-268214227
	.sdecl	'.zrodata.IfxScuCcu..46.cnt',data,rom
	.sect	'.zrodata.IfxScuCcu..46.cnt'
	.align	2
.46.cnt:	.type	object
	.size	.46.cnt,4
	.word	-268214243
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_calculateSysPllDividers',code,cluster('IfxScuCcu_calculateSysPllDividers')
	.sect	'.text.IfxScuCcu.IfxScuCcu_calculateSysPllDividers'
	.align	2
	
	.global	IfxScuCcu_calculateSysPllDividers

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	     1  /**
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	     2   * \file IfxScuCcu.c
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	     3   * \brief SCU  basic functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	     4   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	     5   * \version iLLD_1_0_0_11_0
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	     6   * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	     7   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	     8   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	     9   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    10   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    11   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    12   * Infineon Technologies AG (Infineon) is supplying this file for use
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    13   * exclusively with Infineon's microcontroller products. This file can be freely
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    14   * distributed within development tools that are supporting such microcontroller
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    15   * products.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    16   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    17   * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    18   * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    19   * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    20   * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    21   * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    22   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    23   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    24   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    25  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    26  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    27  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    28  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    29  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    30  #include "IfxScuCcu.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    31  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    32  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    33   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    34  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    35  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    36  /*-----------------------Private Function Prototypes--------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    37  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    38  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    39  /** \brief Check if oscillator is stable.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    40   * \return Status of oscillator stability
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    41   * \retval TRUE: Oscillator is unstable
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    42   * \retval FALSE: Oscillator is stable
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    43   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    44  static boolean IfxScuCcu_isOscillatorStable(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    45  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    46  /** \brief API to wait for requested duration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    47   * Note: IfxScuCcu_wait shall not use STM in future, because we can guarantee that STM is enabled after reset but  If PLL init is called for changing the frequency during runtime, there is no guarantee that STM is enabled
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    48   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    49   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    50  static void IfxScuCcu_wait(float32 timeSec);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    51  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    52  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    53  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    54  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    55  /*------------------------Private Variables/Constants-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    56  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    57  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    58  /** \brief Default configuration for the PLL initial steps
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    59   * This is a structure array and the values are defined at the Scu implementation as #define macro
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    60   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    61  static const IfxScuCcu_PllStepsConfig IfxScuCcu_aDefaultPllConfigSteps[] = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    62      IFXSCU_CFG_PLL_STEPS
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    63  };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    64  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    65  /** \brief Crystal Frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    66   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    67  static uint32                         IfxScuCcu_xtalFrequency = IFX_CFG_SCU_XTAL_FREQUENCY;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    68  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    69  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    70  /*-----------------------Exported Variables/Constants-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    71  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    72  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    73  const IfxScuCcu_Config        IfxScuCcu_defaultClockConfig = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    74      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    75          sizeof(IfxScuCcu_aDefaultPllConfigSteps) / sizeof(IfxScuCcu_PllStepsConfig),
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    76          (IfxScuCcu_PllStepsConfig *)IfxScuCcu_aDefaultPllConfigSteps,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    77          IFXSCU_CFG_PLL_INITIAL_STEP,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    78      },
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    79      IFXSCU_CFG_CLK_DISTRIBUTION,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    80      IFXSCU_CFG_FLASH_WAITSTATE,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    81      IFX_CFG_SCU_XTAL_FREQUENCY,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    82  };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    83  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    84  const IfxScuCcu_ErayPllConfig IfxScuCcu_defaultErayPllConfig = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    85  /*{	uint8 pDivider, uint8 nDivider, uint8 k2Initial, float32 waitTime	}*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    86      {(1 - 1), (24 - 1), (6 - 1), 0}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    87  };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    88  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    89  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    90  /*-------------------------Function Implementations---------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    91  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    92  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    93  boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll)
; Function IfxScuCcu_calculateSysPllDividers
.L188:
IfxScuCcu_calculateSysPllDividers:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    94  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    95      boolean retVal           = 0;
	mov	d15,#0
	sub.a	a10,#24
.L737:
	st.w	[a10]20,d15
.L633:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    96      uint8   deviationAllowed = 2;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    97      uint32  fOsc             = cfg->xtalFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    98  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	    99      // Dynamic PLL calculation Alg
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   100      /*
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   101       *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   102       *   fPLL = (N /( P * K2))  * fOSC
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   103       * */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   104      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   105          const uint32 fPllMax = 200000000;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   106          const uint32 fRefMax = 24000000;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   107          const uint32 fRefMin = 8000000;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   108          const uint32 fVcoMin = 400000000;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   109          const uint32 fVcoMax = 800000000;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   110          const uint8  pMin    = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   111          const uint8  pMax    = 16;  // '4 bits
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   112          const uint8  k2Min   = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   113          const uint8  k2Max   = 128; // '7bits
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   114          const uint8  nMin    = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   115          const uint8  nMax    = 128; // '7bits
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   116  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   117          uint32       p;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   118          uint32       n;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   119          uint32       k2;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   120          uint32       k2Steps;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   121          uint32       bestK2 = 0, bestN = 0, bestP = 0;
	st.w	[a10]12,d15
.L739:
	st.w	[a10],d15
.L634:
	mov	d8,d4
	st.w	[a10]8,d15
.L635:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   122  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   123          uint64       fRef, fVco;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   124          uint64       fPllLeastError;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   125  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   126          fPllLeastError = fPllMax;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   127  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   128          //' K2+1 div should be even for 50% duty cycle
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   129          k2Steps = 2;
	mov	d15,#2
	st.w	[a10]16,d15
.L738:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   130  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   131          if (fPll > 240000000)
	ld.w	d15,.2.cnt
.L741:
	ld.d	e0,.1.cnt
.L1193:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   132          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   133              k2Steps = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   134          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   135  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   136          for (p = pMax; p >= pMin; p--)
	mov	d14,#16
	mov.aa	a15,a4
.L742:
	mov	e10,d1,d0
	ld.w	d9,[a15]80
.L743:
	ge.u	d0,d15,d8
	ld.w	d15,[a10]16
.L744:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   137          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   138              fRef = (fOsc / p);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   139  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   140              if ((fRef >= fRefMin) && (fRef <= fRefMax))
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   141              {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   142                  for (k2 = k2Min; k2 <= k2Max; k2 += k2Steps)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   143                  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   144                      fVco = ((uint64)fPll) * k2;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   145  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   146                      if ((fVco >= fVcoMin) && (fVco <= fVcoMax))
	ld.d	e12,.5.cnt
.L1194:
	sel	d15,d0,d15,#1
	st.w	[a10]16,d15
.L3:
	div.u	e0,d9,d14
.L1195:
	mov	d1,#0
	ld.d	e2,.3.cnt
.L1196:
	subx	d0,d0,d2
.L1197:
	subc	d1,d1,d3
	ld.d	e2,.4.cnt
.L1198:
	lt.u	d15,d2,d0
	and.eq	d15,d1,d3
	or.lt.u	d15,d3,d1
	jne	d15,#0,.L4
.L1199:
	mov	d15,#1
	st.w	[a10]4,d15
.L5:
	mov	d4,d8
	ld.w	d6,[a10]4
.L745:
	mov	d5,#0
.L1200:
	mov	d7,#0
	call	__ll_mul64
.L746:
	subx	d0,d2,d12
	subc	d1,d3,d13
.L1201:
	lt.u	d15,d12,d0
	and.eq	d15,d1,d13
	or.lt.u	d15,d13,d1
	jne	d15,#0,.L6
.L1202:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   147                      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   148                          for (n = nMin; n <= nMax; n++)
	mov	d2,#1
	lea	a2,127
.L7:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   149                          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   150                              uint64 fPllError;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   151                              fPllError = ((((n) / (p * k2)) * fOsc) - fPll);
	ld.w	d15,[a10]4
.L747:
	mul	d15,d14
.L748:
	div.u	e0,d2,d15
.L1203:
	mov	d1,#0
.L1204:
	mul	d15,d0,d9
.L1205:
	sub	d0,d15,d8
.L749:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   152  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   153                              if (fPllError == 0)
	ne	d15,d0,#0
	or.ne	d15,d1,#0
.L1206:
	jne	d15,#0,.L8
.L1207:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   154                              {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   155                                  fPllLeastError = fPllError;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   156                                  bestK2         = k2;
	mov	e10,#0
	ld.w	d15,[a10]4
.L750:
	st.w	[a10]12,d15
.L1208:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   157                                  bestN          = n;
	st.w	[a10],d2
.L1209:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   158                                  bestP          = p;
	st.w	[a10]8,d14
.L1210:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   159  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   160                                  goto EXITCALC_LOOP;
	j	.L9
.L8:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   161                              }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   162  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   163                              if (fPllLeastError > fPllError)
	ge.u	d15,d0,d10
	and.eq	d15,d11,d1
	or.lt.u	d15,d11,d1
.L1211:
	jne	d15,#0,.L10
.L1212:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   164                              {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   165                                  fPllLeastError = fPllError;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   166                                  bestK2         = k2;
	mov	e10,d1,d0
	ld.w	d15,[a10]4
.L751:
	st.w	[a10]12,d15
.L1213:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   167                                  bestN          = n;
	st.w	[a10],d2
.L1214:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   168                                  bestP          = p;
	st.w	[a10]8,d14
.L10:
	add	d2,#1
	loop	a2,.L7
.L6:
	ld.w	d0,[a10]16
.L752:
	ld.w	d15,[a10]4
.L754:
	add	d15,d0
	st.w	[a10]4,d15
.L1215:
	mov	d0,#128
.L753:
	jge.u	d0,d15,.L5
.L4:
	add	d14,#-1
.L1216:
	jne	d14,#0,.L3

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   169                              }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   170                          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   171                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   172                  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   173              }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   174          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   175  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   176  EXITCALC_LOOP:
.L9:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   177  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   178          if ((fPllLeastError) < ((fPll * deviationAllowed) / 100)) // percent ALLOWED_DEVIATION error allowed
	sh	d8,#1
.L740:
	mov	d15,#100
.L1217:
	div.u	e0,d8,d15
	mov	d1,#0
.L1218:
	ge.u	d15,d10,d0
	and.eq	d15,d11,d1
	or.lt.u	d15,d1,d11
.L1219:
	jne	d15,#0,.L11
.L1220:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   179          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   180              cfg->sysPll.pllInitialStep.nDivider  = (uint8)(bestN - 1);
	ld.w	d15,[a10]
.L755:
	add	d15,#-1
	st.b	[a15]9,d15
.L756:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   181              cfg->sysPll.pllInitialStep.pDivider  = (uint8)(bestP - 1);
	ld.w	d15,[a10]8
.L757:
	add	d15,#-1
	st.b	[a15]8,d15
.L758:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   182              cfg->sysPll.pllInitialStep.k2Initial = (uint8)(bestK2 - 1);
	ld.w	d15,[a10]12
.L759:
	add	d15,#-1
	st.b	[a15]10,d15
.L760:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   183              cfg->sysPll.pllInitialStep.waitTime  = 0; // wait time = 0
	mov	d15,#0
	st.w	[a15]12,d15
.L1221:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   184              cfg->sysPll.numOfPllDividerSteps     = 0; // no step clock incr
	st.b	[a15],d15
.L1222:
	j	.L12
.L11:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   185          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   186          else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   187          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   188              retVal = 1;
	mov	d15,#1
	st.w	[a10]20,d15
.L12:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   189          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   190      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   191  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   192      return retVal;
	ld.w	d2,[a10]20
.L761:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   193  }
	ret
.L626:
	
__IfxScuCcu_calculateSysPllDividers_function_end:
	.size	IfxScuCcu_calculateSysPllDividers,__IfxScuCcu_calculateSysPllDividers_function_end-IfxScuCcu_calculateSysPllDividers
.L398:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getBaud1Frequency',code,cluster('IfxScuCcu_getBaud1Frequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getBaud1Frequency'
	.align	2
	
	.global	IfxScuCcu_getBaud1Frequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   194  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   195  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   196  float32 IfxScuCcu_getBaud1Frequency(void)
; Function IfxScuCcu_getBaud1Frequency
.L190:
IfxScuCcu_getBaud1Frequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   197  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   198      float32         frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   199      Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;
	ld.w	d15,.6.cnt
	mov.a	a15,d15
	ld.w	d15,[a15]
.L762:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   200  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   201      if (ccucon0.B.BAUD1DIV == 0)
	extr.u	d15,d15,#0,#4
.L763:
	jne	d15,#0,.L14
.L963:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   202      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   203          frequency = 0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   204      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   205      else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   206      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   207          frequency = IfxScuCcu_getMaxFrequency() / ccucon0.B.BAUD1DIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   208      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   209  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   210      return frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   211  }
	mov	d2,#0
	ret
.L14:
	call	IfxScuCcu_getMaxFrequency
.L964:
	fcall	.cocofun_47
.L965:
	ret
.L528:
	
__IfxScuCcu_getBaud1Frequency_function_end:
	.size	IfxScuCcu_getBaud1Frequency,__IfxScuCcu_getBaud1Frequency_function_end-IfxScuCcu_getBaud1Frequency
.L288:
	; End of function
	
	.sdecl	'.text.IfxScuCcu..cocofun_47',code,cluster('.cocofun_47')
	.sect	'.text.IfxScuCcu..cocofun_47'
	.align	2
; Function .cocofun_47
.L192:
.cocofun_47:	.type	func
; Function body .cocofun_47, coco_iter:0
	itof	d15,d15
.L766:
	div.f	d2,d2,d15
	fret
.L443:
	; End of function
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getBaud2Frequency',code,cluster('IfxScuCcu_getBaud2Frequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getBaud2Frequency'
	.align	2
	
	.global	IfxScuCcu_getBaud2Frequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   212  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   213  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   214  float32 IfxScuCcu_getBaud2Frequency(void)
; Function IfxScuCcu_getBaud2Frequency
.L194:
IfxScuCcu_getBaud2Frequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   215  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   216      float32         frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   217      Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;
	ld.w	d15,.6.cnt
	mov.a	a15,d15
	ld.w	d15,[a15]
.L764:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   218  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   219      if (ccucon0.B.BAUD2DIV == 0)
	extr.u	d15,d15,#4,#4
.L765:
	jne	d15,#0,.L17
.L970:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   220      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   221          frequency = 0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   222      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   223      else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   224      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   225          frequency = IfxScuCcu_getMaxFrequency() / ccucon0.B.BAUD2DIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   226      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   227  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   228      return frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   229  }
	mov	d2,#0
	ret
.L17:
	call	IfxScuCcu_getMaxFrequency
.L971:
	fcall	.cocofun_47
.L767:
	ret
.L533:
	
__IfxScuCcu_getBaud2Frequency_function_end:
	.size	IfxScuCcu_getBaud2Frequency,__IfxScuCcu_getBaud2Frequency_function_end-IfxScuCcu_getBaud2Frequency
.L293:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getBbbFrequency',code,cluster('IfxScuCcu_getBbbFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getBbbFrequency'
	.align	2
	
	.global	IfxScuCcu_getBbbFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   230  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   231  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   232  float32 IfxScuCcu_getBbbFrequency(void)
; Function IfxScuCcu_getBbbFrequency
.L196:
IfxScuCcu_getBbbFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   233  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   234      float32 bbbFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   235      float32 sourceFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   236      sourceFrequency = IfxScuCcu_getSourceFrequency();
	call	IfxScuCcu_getSourceFrequency
.L768:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   237  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   238      switch (SCU_CCUCON0.B.LPDIV)
	fcall	.cocofun_51
.L769:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   239      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   240      case 0:                    /*Not in low power mode */
	jeq	d15,#0,.L20
.L770:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   241  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   242          if (SCU_CCUCON2.B.BBBDIV == 0)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   243          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   244              bbbFrequency = 0.0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   245          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   246          else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   247          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   248              bbbFrequency = sourceFrequency / SCU_CCUCON2.B.BBBDIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   249          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   250  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   251          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   252      case 1:
	jeq	d15,#1,.L21
.L976:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   253          bbbFrequency = sourceFrequency / 30;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   254          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   255      case 2:
	jeq	d15,#2,.L22
.L977:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   256          bbbFrequency = sourceFrequency / 60;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   257          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   258      case 3:
	jeq	d15,#3,.L23
.L978:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   259          bbbFrequency = sourceFrequency / 120;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   260          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   261      case 4:
	jeq	d15,#4,.L24
.L979:
	j	.L25
.L20:
	ld.w	d15,.7.cnt
	mov.a	a15,d15
	ld.bu	d15,[a15]
	and	d15,#15
.L980:
	jeq	d15,#0,.L26
.L981:
	fcall	.cocofun_57
.L771:
	j	.L27
.L21:
	movh	d15,#16880
	j	.L28
.L22:
	movh	d15,#17008
	j	.L29
.L23:
	movh	d15,#17136
	j	.L30
.L24:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   262          bbbFrequency = sourceFrequency / 240;
	movh	d15,#17264

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   263          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   264      default:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   265          bbbFrequency = 0.0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   266          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   267      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   268  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   269      return bbbFrequency;
.L30:
.L29:
.L28:
.L27:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   270  }
	div.f	d2,d2,d15
	ret
.L26:
.L25:
	mov	d2,#0
	ret
.L536:
	
__IfxScuCcu_getBbbFrequency_function_end:
	.size	IfxScuCcu_getBbbFrequency,__IfxScuCcu_getBbbFrequency_function_end-IfxScuCcu_getBbbFrequency
.L298:
	; End of function
	
	.sdecl	'.text.IfxScuCcu..cocofun_57',code,cluster('.cocofun_57')
	.sect	'.text.IfxScuCcu..cocofun_57'
	.align	2
; Function .cocofun_57
.L198:
.cocofun_57:	.type	func
; Function body .cocofun_57, coco_iter:0
	ld.bu	d15,[a15]
	and	d15,#15
.L1557:
	itof	d15,d15
	fret
.L493:
	; End of function
	.sdecl	'.text.IfxScuCcu..cocofun_51',code,cluster('.cocofun_51')
	.sect	'.text.IfxScuCcu..cocofun_51'
	.align	2
; Function .cocofun_51
.L200:
.cocofun_51:	.type	func
; Function body .cocofun_51, coco_iter:0
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf0036031)
.L1520:
	extr.u	d15,d15,#4,#4
	fret
.L463:
	; End of function
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getCpuFrequency',code,cluster('IfxScuCcu_getCpuFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getCpuFrequency'
	.align	2
	
	.global	IfxScuCcu_getCpuFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   271  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   272  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   273  float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu)
; Function IfxScuCcu_getCpuFrequency
.L202:
IfxScuCcu_getCpuFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   274  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   275      float32 frequency = IfxScuCcu_getSriFrequency();
	mov	d15,d4
	call	IfxScuCcu_getSriFrequency
.L772:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   276      uint32  cpuDiv    = 0;
	mov	d0,#0
.L774:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   277  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   278      switch (cpu)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   279      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   280      case IfxCpu_ResourceCpu_0:
	jeq	d15,#0,.L33
.L986:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   281          cpuDiv = SCU_CCUCON6.U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   282          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   283      case IfxCpu_ResourceCpu_1:
	jeq	d15,#1,.L34
.L987:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   284          cpuDiv = SCU_CCUCON7.U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   285          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   286      case IfxCpu_ResourceCpu_2:
	jeq	d15,#2,.L35
.L988:
	j	.L36
.L33:
	movh.a	a15,#61443
	ld.w	d0,[a15]@los(0xf0036080)
.L989:
	j	.L37
.L34:
	movh.a	a15,#61443
	ld.w	d0,[a15]@los(0xf0036084)
.L990:
	j	.L38
.L35:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   287          cpuDiv = SCU_CCUCON8.U;
	movh.a	a15,#61443
	ld.w	d0,[a15]@los(0xf0036088)
.L991:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   288          break;
	j	.L39

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   289  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   290      default:
.L36:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   291          frequency = 0.0;
	mov	d2,#0

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   292          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   293      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   294  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   295      if (cpuDiv != 0)
.L39:
.L38:
.L37:
	jeq	d0,#0,.L40
.L992:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   296      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   297          frequency = frequency * (cpuDiv / 64);
	sh	d0,#-6
.L775:
	utof	d15,d0
.L773:
	mul.f	d2,d2,d15
.L40:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   298      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   299  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   300      return frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   301  }
	ret
.L540:
	
__IfxScuCcu_getCpuFrequency_function_end:
	.size	IfxScuCcu_getCpuFrequency,__IfxScuCcu_getCpuFrequency_function_end-IfxScuCcu_getCpuFrequency
.L303:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getFsi2Frequency',code,cluster('IfxScuCcu_getFsi2Frequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getFsi2Frequency'
	.align	2
	
	.global	IfxScuCcu_getFsi2Frequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   302  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   303  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   304  float32 IfxScuCcu_getFsi2Frequency(void)
; Function IfxScuCcu_getFsi2Frequency
.L204:
IfxScuCcu_getFsi2Frequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   305  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   306      float32         frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   307      Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;
	ld.w	d15,.6.cnt
	mov.a	a15,d15
	ld.w	d8,[a15]
.L776:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   308  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   309      if (ccucon0.B.FSI2DIV == 0)
	extr.u	d15,d8,#20,#2
.L997:
	jne	d15,#0,.L42
.L998:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   310      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   311          frequency = 0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   312      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   313      else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   314      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   315          frequency = IfxScuCcu_getSriFrequency();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   316  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   317          if ((ccucon0.B.SRIDIV == 1) || (ccucon0.B.SRIDIV == 2))
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   318          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   319              frequency = frequency / ccucon0.B.FSI2DIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   320          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   321      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   322  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   323      return frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   324  }
	mov	d2,#0
	ret
.L42:
	call	IfxScuCcu_getSriFrequency
.L777:
	extr.u	d15,d8,#8,#4
.L999:
	jeq	d15,#1,.L44
.L1000:
	jne	d15,#2,.L45
.L44:
	extr.u	d15,d8,#20,#2
	fcall	.cocofun_47
.L45:
	ret
.L546:
	
__IfxScuCcu_getFsi2Frequency_function_end:
	.size	IfxScuCcu_getFsi2Frequency,__IfxScuCcu_getFsi2Frequency_function_end-IfxScuCcu_getFsi2Frequency
.L308:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getFsiFrequency',code,cluster('IfxScuCcu_getFsiFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getFsiFrequency'
	.align	2
	
	.global	IfxScuCcu_getFsiFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   325  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   326  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   327  float32 IfxScuCcu_getFsiFrequency(void)
; Function IfxScuCcu_getFsiFrequency
.L206:
IfxScuCcu_getFsiFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   328  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   329      float32         frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   330      Ifx_SCU_CCUCON0 ccucon0 = SCU_CCUCON0;
	ld.w	d15,.6.cnt
	mov.a	a15,d15
	ld.w	d8,[a15]
.L778:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   331  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   332      if (ccucon0.B.FSIDIV == 0)
	extr.u	d15,d8,#24,#2
.L1005:
	jne	d15,#0,.L47
.L1006:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   333      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   334          frequency = 0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   335      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   336      else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   337      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   338          frequency = IfxScuCcu_getSriFrequency();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   339  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   340          if ((ccucon0.B.SRIDIV == 1) || (ccucon0.B.SRIDIV == 2))
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   341          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   342              frequency = frequency / ccucon0.B.FSIDIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   343          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   344      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   345  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   346      return frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   347  }
	mov	d2,#0
	ret
.L47:
	call	IfxScuCcu_getSriFrequency
.L779:
	extr.u	d15,d8,#8,#4
.L1007:
	jeq	d15,#1,.L49
.L1008:
	jne	d15,#2,.L50
.L49:
	extr.u	d15,d8,#24,#2
	fcall	.cocofun_47
.L50:
	ret
.L549:
	
__IfxScuCcu_getFsiFrequency_function_end:
	.size	IfxScuCcu_getFsiFrequency,__IfxScuCcu_getFsiFrequency_function_end-IfxScuCcu_getFsiFrequency
.L313:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getMaxFrequency',code,cluster('IfxScuCcu_getMaxFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getMaxFrequency'
	.align	2
	
	.global	IfxScuCcu_getMaxFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   348  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   349  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   350  float32 IfxScuCcu_getMaxFrequency(void)
; Function IfxScuCcu_getMaxFrequency
.L208:
IfxScuCcu_getMaxFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   351  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   352      float32 maxFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   353      float32 sourceFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   354      sourceFrequency = IfxScuCcu_getSourceFrequency();
	call	IfxScuCcu_getSourceFrequency
.L780:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   355  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   356      switch (SCU_CCUCON0.B.LPDIV)
	fcall	.cocofun_51
.L1013:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   357      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   358      case 0:                    /*Not in low power mode */
	jeq	d15,#0,.L52
.L1014:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   359  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   360          if (SCU_CCUCON5.B.MAXDIV == 0)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   361          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   362              maxFrequency = sourceFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   363          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   364          else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   365          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   366              maxFrequency = sourceFrequency / SCU_CCUCON5.B.MAXDIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   367          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   368  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   369          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   370      case 1:
	jeq	d15,#1,.L53
.L1015:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   371          maxFrequency = sourceFrequency / 15;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   372          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   373      case 2:
	jeq	d15,#2,.L54
.L1016:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   374          maxFrequency = sourceFrequency / 30;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   375          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   376      case 3:
	jeq	d15,#3,.L55
.L1017:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   377          maxFrequency = sourceFrequency / 60;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   378          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   379      case 4:
	jeq	d15,#4,.L56
.L1018:
	j	.L57
.L52:
	ld.w	d15,.8.cnt
	mov.a	a15,d15
	ld.bu	d15,[a15]
	and	d15,#15
.L1019:
	jeq	d15,#0,.L59
.L1020:
	fcall	.cocofun_57
.L1021:
	j	.L60
.L53:
	movh	d15,#16752
	j	.L61
.L54:
	movh	d15,#16880
	j	.L62
.L55:
	movh	d15,#17008
	j	.L63
.L56:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   380          maxFrequency = sourceFrequency / 120;
	movh	d15,#17136

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   381          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   382      default:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   383          maxFrequency = 0.0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   384          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   385      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   386  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   387      return maxFrequency;
.L63:
.L62:
.L61:
.L60:
	div.f	d2,d2,d15
.L59:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   388  }
	ret
.L57:
	mov	d2,#0
	ret
.L552:
	
__IfxScuCcu_getMaxFrequency_function_end:
	.size	IfxScuCcu_getMaxFrequency,__IfxScuCcu_getMaxFrequency_function_end-IfxScuCcu_getMaxFrequency
.L318:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getModuleFrequency',code,cluster('IfxScuCcu_getModuleFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getModuleFrequency'
	.align	2
	
	.global	IfxScuCcu_getModuleFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   389  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   390  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   391  float32 IfxScuCcu_getModuleFrequency(void)
; Function IfxScuCcu_getModuleFrequency
.L210:
IfxScuCcu_getModuleFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   392  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   393      float32     spbFreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   394      float32     moduleFreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   395      Ifx_SCU_FDR scuFdr;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   396      scuFdr  = SCU_FDR;
	ld.w	d15,.9.cnt
	mov.a	a15,d15
	ld.w	d8,[a15]
.L783:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   397      spbFreq = IfxScuCcu_getSpbFrequency();
	call	IfxScuCcu_getSpbFrequency
.L781:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   398  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   399      if (scuFdr.B.DM == 1)
	extr.u	d15,d8,#14,#2
.L1026:
	jne	d15,#1,.L66
.L1027:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   400      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   401          moduleFreq = spbFreq / (1024 - scuFdr.B.STEP);
	extr.u	d0,d8,#0,#10
.L1028:
	mov	d15,#1024
.L1029:
	sub	d15,d0
	fcall	.cocofun_47
.L782:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   402      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   403      else if (scuFdr.B.DM == 2)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   404      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   405          moduleFreq = (spbFreq * scuFdr.B.STEP) / 1024;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   406      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   407      else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   408      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   409          moduleFreq = 0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   410      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   411  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   412      return moduleFreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   413  }
	ret
.L66:
	jne	d15,#2,.L68
.L1030:
	extr.u	d15,d8,#0,#10
	itof	d15,d15
.L1031:
	mul.f	d15,d2,d15
.L1032:
	movh	d0,#14976
.L1033:
	mul.f	d2,d15,d0
	ret
.L68:
	mov	d2,#0
	ret
.L555:
	
__IfxScuCcu_getModuleFrequency_function_end:
	.size	IfxScuCcu_getModuleFrequency,__IfxScuCcu_getModuleFrequency_function_end-IfxScuCcu_getModuleFrequency
.L323:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getOsc0Frequency',code,cluster('IfxScuCcu_getOsc0Frequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getOsc0Frequency'
	.align	2
	
	.global	IfxScuCcu_getOsc0Frequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   414  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   415  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   416  float32 IfxScuCcu_getOsc0Frequency(void)
; Function IfxScuCcu_getOsc0Frequency
.L212:
IfxScuCcu_getOsc0Frequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   417  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   418      return (float32)IfxScuCcu_xtalFrequency;
	ld.w	d15,IfxScuCcu_xtalFrequency
.L1038:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   419  }
	utof	d2,d15
	ret
.L560:
	
__IfxScuCcu_getOsc0Frequency_function_end:
	.size	IfxScuCcu_getOsc0Frequency,__IfxScuCcu_getOsc0Frequency_function_end-IfxScuCcu_getOsc0Frequency
.L328:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getOscFrequency',code,cluster('IfxScuCcu_getOscFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getOscFrequency'
	.align	2
	
	.global	IfxScuCcu_getOscFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   420  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   421  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   422  float32 IfxScuCcu_getOscFrequency(void)
; Function IfxScuCcu_getOscFrequency
.L214:
IfxScuCcu_getOscFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   423  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   424      float32 freq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   425  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   426      if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc1)
	ld.w	d15,.10.cnt
	mov.a	a15,d15
	ld.bu	d15,[a15]
	extr.u	d15,d15,#4,#2
.L1043:
	jne	d15,#0,.L72
.L1044:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   427      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   428          freq = IFXSCU_EVR_OSC_FREQUENCY;
	ld.w	d2,.11.cnt
.L784:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   429      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   430      else if (SCU_CCUCON1.B.INSEL == IfxScu_CCUCON1_INSEL_fOsc0)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   431      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   432          freq = (float32)IfxScuCcu_xtalFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   433      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   434      else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   435      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   436          /* Reserved values, this */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   437          freq = 0.0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   438      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   439  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   440      return freq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   441  }
	ret
.L72:
	ld.bu	d15,[a15]
	extr.u	d15,d15,#4,#2
.L1045:
	jne	d15,#1,.L74
.L1046:
	ld.w	d15,IfxScuCcu_xtalFrequency
.L1047:
	utof	d2,d15
	ret
.L74:
	mov	d2,#0
	ret
.L561:
	
__IfxScuCcu_getOscFrequency_function_end:
	.size	IfxScuCcu_getOscFrequency,__IfxScuCcu_getOscFrequency_function_end-IfxScuCcu_getOscFrequency
.L333:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getPllErayFrequency',code,cluster('IfxScuCcu_getPllErayFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getPllErayFrequency'
	.align	2
	
	.global	IfxScuCcu_getPllErayFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   442  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   443  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   444  float32 IfxScuCcu_getPllErayFrequency(void)
; Function IfxScuCcu_getPllErayFrequency
.L216:
IfxScuCcu_getPllErayFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   445  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   446      Ifx_SCU *scu = &MODULE_SCU;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   447      float32  oscFreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   448      float32  freq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   449  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   450      oscFreq = IfxScuCcu_getOscFrequency();
	call	IfxScuCcu_getOscFrequency
.L785:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   451  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   452      if (scu->PLLERAYSTAT.B.VCOBYST == 1)
	ld.w	d15,.12.cnt
	mov.a	a15,d15
	ld.bu	d15,[a15]
.L1052:
	jz.t	d15:0,.L77
.L1053:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   453      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   454          /* Prescaler mode */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   455          freq = oscFreq / (scu->PLLERAYCON1.B.K1DIV + 1);
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf003602e)
	and	d15,#127
.L1054:
	add	d15,#1
	fcall	.cocofun_47
.L786:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   456      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   457      else if (scu->PLLERAYSTAT.B.FINDIS == 1)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   458      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   459          /* Free running mode */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   460          freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLERAYCON1.B.K2DIV + 1);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   461      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   462      else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   463      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   464          /* Normal mode */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   465          freq = (oscFreq * (scu->PLLERAYCON0.B.NDIV + 1)) / (scu->PLLERAYCON1.B.K2DIV + 1);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   466      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   467  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   468      return freq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   469  }
	ret
.L77:
	ld.w	d15,.13.cnt
.L1055:
	mov.a	a2,d15
.L1056:
	ld.bu	d15,[a15]
.L1057:
	jz.t	d15:3,.L79
.L1058:
	ld.w	d0,.11.cnt
.L1059:
	j	.L80
.L79:
	fcall	.cocofun_49
.L80:
	ld.bu	d15,[a2]
	and	d15,#127
.L1060:
	fcall	.cocofun_50
.L787:
	ret
.L563:
	
__IfxScuCcu_getPllErayFrequency_function_end:
	.size	IfxScuCcu_getPllErayFrequency,__IfxScuCcu_getPllErayFrequency_function_end-IfxScuCcu_getPllErayFrequency
.L338:
	; End of function
	
	.sdecl	'.text.IfxScuCcu..cocofun_50',code,cluster('.cocofun_50')
	.sect	'.text.IfxScuCcu..cocofun_50'
	.align	2
; Function .cocofun_50
.L218:
.cocofun_50:	.type	func
; Function body .cocofun_50, coco_iter:0
	add	d15,#1
	itof	d15,d15
.L789:
	div.f	d2,d0,d15
	fret
.L458:
	; End of function
	.sdecl	'.text.IfxScuCcu..cocofun_49',code,cluster('.cocofun_49')
	.sect	'.text.IfxScuCcu..cocofun_49'
	.align	2
; Function .cocofun_49
.L220:
.cocofun_49:	.type	func
; Function body .cocofun_49, coco_iter:0
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf0036029)
	extr.u	d15,d15,#1,#5
.L1510:
	add	d15,#1
	itof	d15,d15
.L1511:
	mul.f	d0,d2,d15
	fret
.L453:
	; End of function
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getPllErayVcoFrequency',code,cluster('IfxScuCcu_getPllErayVcoFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getPllErayVcoFrequency'
	.align	2
	
	.global	IfxScuCcu_getPllErayVcoFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   470  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   471  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   472  float32 IfxScuCcu_getPllErayVcoFrequency(void)
; Function IfxScuCcu_getPllErayVcoFrequency
.L222:
IfxScuCcu_getPllErayVcoFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   473  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   474      float32 vcoFreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   475  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   476      if (SCU_PLLERAYSTAT.B.FINDIS == 1)
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf0036024)
.L1065:
	jz.t	d15:3,.L82
.L1066:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   477      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   478          /* Free running mode */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   479          vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
	ld.w	d2,.11.cnt
.L788:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   480      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   481      else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   482      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   483          /* Normal mode */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   484          vcoFreq = (IfxScuCcu_getOscFrequency() * (SCU_PLLERAYCON0.B.NDIV + 1)) / (SCU_PLLERAYCON0.B.PDIV + 1);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   485      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   486  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   487      return vcoFreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   488  }
	ret
.L82:
	call	IfxScuCcu_getOscFrequency
.L1067:
	fcall	.cocofun_49
.L1068:
	ld.bu	d15,[a15]@los(0xf003602b)
	and	d15,#15
.L1069:
	fcall	.cocofun_50
.L790:
	ret
.L567:
	
__IfxScuCcu_getPllErayVcoFrequency_function_end:
	.size	IfxScuCcu_getPllErayVcoFrequency,__IfxScuCcu_getPllErayVcoFrequency_function_end-IfxScuCcu_getPllErayVcoFrequency
.L343:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getPllFrequency',code,cluster('IfxScuCcu_getPllFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getPllFrequency'
	.align	2
	
	.global	IfxScuCcu_getPllFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   489  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   490  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   491  float32 IfxScuCcu_getPllFrequency(void)
; Function IfxScuCcu_getPllFrequency
.L224:
IfxScuCcu_getPllFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   492  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   493      Ifx_SCU *scu = &MODULE_SCU;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   494      float32  oscFreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   495      float32  freq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   496  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   497      oscFreq = IfxScuCcu_getOscFrequency();
	call	IfxScuCcu_getOscFrequency
.L791:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   498  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   499      if (scu->PLLSTAT.B.VCOBYST == 1)
	ld.w	d15,.14.cnt
	mov.a	a15,d15
	ld.bu	d15,[a15]
.L1074:
	jz.t	d15:0,.L85
.L1075:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   500      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   501          /* Prescaler mode */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   502          freq = oscFreq / (scu->PLLCON1.B.K1DIV + 1);
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf003601e)
	and	d15,#127
.L1076:
	add	d15,#1
	fcall	.cocofun_47
.L792:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   503      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   504      else if (scu->PLLSTAT.B.FINDIS == 1)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   505      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   506          /* Free running mode */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   507          freq = IFXSCU_VCO_BASE_FREQUENCY / (scu->PLLCON1.B.K2DIV + 1);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   508      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   509      else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   510      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   511          /* Normal mode */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   512          freq = (oscFreq * (scu->PLLCON0.B.NDIV + 1)) / ((scu->PLLCON1.B.K2DIV + 1) * (scu->PLLCON0.B.PDIV + 1));
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   513      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   514  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   515      return freq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   516  }
	ret
.L85:
	ld.w	d15,.15.cnt
.L1077:
	mov.a	a2,d15
.L1078:
	ld.bu	d15,[a15]
.L1079:
	jz.t	d15:3,.L87
.L1080:
	ld.bu	d15,[a2]
.L1081:
	ld.w	d0,.11.cnt
.L1082:
	and	d15,#127
.L1083:
	fcall	.cocofun_50
.L793:
	ret
.L87:
	fcall	.cocofun_54
.L794:
	mul.f	d1,d2,d15
	ld.bu	d15,[a2]
.L795:
	and	d15,#127
.L1084:
	add	d0,d15,#1
	ld.bu	d15,[a15]@los(0xf003601b)
	and	d15,#15
.L1085:
	add	d15,#1
.L1086:
	mul	d0,d15
	itof	d15,d0
.L1087:
	div.f	d2,d1,d15
	ret
.L569:
	
__IfxScuCcu_getPllFrequency_function_end:
	.size	IfxScuCcu_getPllFrequency,__IfxScuCcu_getPllFrequency_function_end-IfxScuCcu_getPllFrequency
.L348:
	; End of function
	
	.sdecl	'.text.IfxScuCcu..cocofun_54',code,cluster('.cocofun_54')
	.sect	'.text.IfxScuCcu..cocofun_54'
	.align	2
; Function .cocofun_54
.L226:
.cocofun_54:	.type	func
; Function body .cocofun_54, coco_iter:0
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf0036019)
	extr.u	d15,d15,#1,#7
.L1537:
	add	d15,#1
.L1538:
	itof	d15,d15
	fret
.L478:
	; End of function
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getPllVcoFrequency',code,cluster('IfxScuCcu_getPllVcoFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getPllVcoFrequency'
	.align	2
	
	.global	IfxScuCcu_getPllVcoFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   517  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   518  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   519  float32 IfxScuCcu_getPllVcoFrequency(void)
; Function IfxScuCcu_getPllVcoFrequency
.L228:
IfxScuCcu_getPllVcoFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   520  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   521      float32 vcoFreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   522  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   523      if (SCU_PLLSTAT.B.FINDIS == 1)
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf0036014)
.L1092:
	jz.t	d15:3,.L90
.L1093:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   524      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   525          /* Free running mode */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   526          vcoFreq = IFXSCU_VCO_BASE_FREQUENCY;
	ld.w	d2,.11.cnt
.L796:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   527      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   528      else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   529      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   530          /* Normal mode */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   531          vcoFreq = (IfxScuCcu_getOscFrequency() * (SCU_PLLCON0.B.NDIV + 1)) / (SCU_PLLCON0.B.PDIV + 1);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   532      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   533  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   534      return vcoFreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   535  }
	ret
.L90:
	call	IfxScuCcu_getOscFrequency
.L1094:
	fcall	.cocofun_54
.L1095:
	mul.f	d0,d2,d15
	ld.bu	d15,[a15]@los(0xf003601b)
	and	d15,#15
.L1096:
	fcall	.cocofun_50
.L797:
	ret
.L573:
	
__IfxScuCcu_getPllVcoFrequency_function_end:
	.size	IfxScuCcu_getPllVcoFrequency,__IfxScuCcu_getPllVcoFrequency_function_end-IfxScuCcu_getPllVcoFrequency
.L353:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getSourceFrequency',code,cluster('IfxScuCcu_getSourceFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getSourceFrequency'
	.align	2
	
	.global	IfxScuCcu_getSourceFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   536  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   537  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   538  float32 IfxScuCcu_getSourceFrequency(void)
; Function IfxScuCcu_getSourceFrequency
.L230:
IfxScuCcu_getSourceFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   539  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   540      float32 sourcefreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   541  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   542      switch (SCU_CCUCON0.B.CLKSEL)
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf0036033)
	extr.u	d15,d15,#4,#2
.L1101:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   543      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   544      case IfxScu_CCUCON0_CLKSEL_fBack:
	jeq	d15,#0,.L93
.L1102:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   545          sourcefreq = IfxScuCcu_getEvrFrequency();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   546          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   547      case IfxScu_CCUCON0_CLKSEL_fPll:
	jeq	d15,#1,.L94
.L1103:
	j	.L95
.L93:
	ld.w	d2,.11.cnt
.L798:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   548          sourcefreq = IfxScuCcu_getPllFrequency();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   549          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   550      default:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   551          sourcefreq = 0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   552          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   553      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   554  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   555      return sourcefreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   556  }
	ret
.L94:
	j	IfxScuCcu_getPllFrequency
.L95:
	mov	d2,#0
	ret
.L575:
	
__IfxScuCcu_getSourceFrequency_function_end:
	.size	IfxScuCcu_getSourceFrequency,__IfxScuCcu_getSourceFrequency_function_end-IfxScuCcu_getSourceFrequency
.L358:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getSpbFrequency',code,cluster('IfxScuCcu_getSpbFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getSpbFrequency'
	.align	2
	
	.global	IfxScuCcu_getSpbFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   557  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   558  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   559  float32 IfxScuCcu_getSpbFrequency(void)
; Function IfxScuCcu_getSpbFrequency
.L232:
IfxScuCcu_getSpbFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   560  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   561      float32 spbFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   562      float32 sourceFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   563      sourceFrequency = IfxScuCcu_getSourceFrequency();
	call	IfxScuCcu_getSourceFrequency
.L799:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   564  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   565      switch (SCU_CCUCON0.B.LPDIV)
	fcall	.cocofun_51
.L1108:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   566      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   567      case 0:                    /*Not in low power mode */
	jeq	d15,#0,.L99
.L1109:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   568  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   569          if (SCU_CCUCON0.B.SPBDIV == 0)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   570          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   571              spbFrequency = 0.0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   572          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   573          else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   574          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   575              spbFrequency = sourceFrequency / SCU_CCUCON0.B.SPBDIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   576          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   577  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   578          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   579      case 1:
	jeq	d15,#1,.L100
.L1110:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   580          spbFrequency = sourceFrequency / 30;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   581          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   582      case 2:
	jeq	d15,#2,.L101
.L1111:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   583          spbFrequency = sourceFrequency / 60;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   584          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   585      case 3:
	jeq	d15,#3,.L102
.L1112:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   586          spbFrequency = sourceFrequency / 120;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   587          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   588      case 4:
	jeq	d15,#4,.L103
.L1113:
	j	.L104
.L99:
	ld.w	d15,.16.cnt
	mov.a	a15,d15
	ld.bu	d15,[a15]
	and	d15,#15
.L1114:
	jeq	d15,#0,.L105
.L1115:
	fcall	.cocofun_57
.L1116:
	j	.L106
.L100:
	movh	d15,#16880
	j	.L107
.L101:
	movh	d15,#17008
	j	.L108
.L102:
	movh	d15,#17136
	j	.L109
.L103:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   589          spbFrequency = sourceFrequency / 240;
	movh	d15,#17264

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   590          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   591      default:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   592          spbFrequency = 0.0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   593          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   594      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   595  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   596      return spbFrequency;
.L109:
.L108:
.L107:
.L106:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   597  }
	div.f	d2,d2,d15
	ret
.L105:
.L104:
	mov	d2,#0
	ret
.L577:
	
__IfxScuCcu_getSpbFrequency_function_end:
	.size	IfxScuCcu_getSpbFrequency,__IfxScuCcu_getSpbFrequency_function_end-IfxScuCcu_getSpbFrequency
.L363:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_getSriFrequency',code,cluster('IfxScuCcu_getSriFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_getSriFrequency'
	.align	2
	
	.global	IfxScuCcu_getSriFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   598  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   599  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   600  float32 IfxScuCcu_getSriFrequency(void)
; Function IfxScuCcu_getSriFrequency
.L234:
IfxScuCcu_getSriFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   601  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   602      float32 sriFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   603      float32 sourceFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   604      sourceFrequency = IfxScuCcu_getSourceFrequency();
	call	IfxScuCcu_getSourceFrequency
.L800:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   605  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   606      switch (SCU_CCUCON0.B.LPDIV)
	ld.w	d15,.17.cnt
	mov.a	a15,d15
	ld.bu	d15,[a15]
	extr.u	d15,d15,#4,#4
.L1121:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   607      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   608      case 0:                    /*Not in low power mode */
	jeq	d15,#0,.L112
.L1122:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   609  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   610          if (SCU_CCUCON0.B.SRIDIV == 0)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   611          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   612              sriFrequency = 0.0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   613          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   614          else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   615          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   616              sriFrequency = sourceFrequency / SCU_CCUCON0.B.SRIDIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   617          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   618  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   619          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   620      case 1:
	jeq	d15,#1,.L113
.L1123:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   621          sriFrequency = sourceFrequency / 30;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   622          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   623      case 2:
	jeq	d15,#2,.L114
.L1124:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   624          sriFrequency = sourceFrequency / 60;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   625          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   626      case 3:
	jeq	d15,#3,.L115
.L1125:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   627          sriFrequency = sourceFrequency / 120;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   628          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   629      case 4:
	jeq	d15,#4,.L116
.L1126:
	j	.L117
.L112:
	ld.bu	d15,[a15]
	and	d15,#15
.L1127:
	jeq	d15,#0,.L118
.L1128:
	fcall	.cocofun_57
.L1129:
	j	.L119
.L113:
	movh	d15,#16880
	j	.L120
.L114:
	movh	d15,#17008
	j	.L121
.L115:
	movh	d15,#17136
	j	.L122
.L116:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   630          sriFrequency = sourceFrequency / 240;
	movh	d15,#17264

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   631          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   632      default:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   633          sriFrequency = 0.0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   634          break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   635      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   636  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   637      return sriFrequency;
.L122:
.L121:
.L120:
.L119:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   638  }
	div.f	d2,d2,d15
	ret
.L118:
.L117:
	mov	d2,#0
	ret
.L580:
	
__IfxScuCcu_getSriFrequency_function_end:
	.size	IfxScuCcu_getSriFrequency,__IfxScuCcu_getSriFrequency_function_end-IfxScuCcu_getSriFrequency
.L368:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_init',code,cluster('IfxScuCcu_init')
	.sect	'.text.IfxScuCcu.IfxScuCcu_init'
	.align	2
	
	.global	IfxScuCcu_init

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   639  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   640  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   641  boolean IfxScuCcu_init(const IfxScuCcu_Config *cfg)
; Function IfxScuCcu_init
.L236:
IfxScuCcu_init:	.type	func
	sub.a	a10,#16
.L801:
	mov.aa	a15,a4
.L812:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   642  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   643      uint8   smuTrapEnable;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   644      uint16  endinit_pw, endinitSfty_pw;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   645      boolean status = 0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   646      /* Store the crystal frequency */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   647      IfxScuCcu_xtalFrequency = cfg->xtalFrequency;
	ld.w	d15,[a15]80
.L1227:
	st.w	IfxScuCcu_xtalFrequency,d15
.L1228:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   648  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   649      endinit_pw              = IfxScuWdt_getCpuWatchdogPassword();
	call	IfxScuWdt_getCpuWatchdogPassword
.L802:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   650      endinitSfty_pw          = IfxScuWdt_getSafetyWatchdogPassword();
	mov	d8,d2
	call	IfxScuWdt_getSafetyWatchdogPassword
.L803:
	mov	d9,d2
.L814:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   651  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   652      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   653          /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   654          IfxScuWdt_clearCpuEndinit(endinit_pw);
	mov	d4,d8
	call	IfxScuWdt_clearCpuEndinit
.L804:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   655          smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
	ld.w	d15,.18.cnt
	mov.a	a2,d15
	st.a	[a10]8,a2
	fcall	.cocofun_58
.L808:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   656          SCU_TRAPDIS.B.SMUT = 1U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   657          IfxScuWdt_setCpuEndinit(endinit_pw);
	call	IfxScuWdt_setCpuEndinit
.L809:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   658      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   659  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   660      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   661          /* Select fback (fosc-evr) as CCU input clock */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   662          IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
	mov	d4,d9
	call	IfxScuWdt_clearSafetyEndinit
.L1229:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   663  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   664          while (SCU_CCUCON0.B.LCK != 0U)
	ld.w	d15,.19.cnt
.L1230:
	mov.a	a12,d15
.L1231:
	fcall	.cocofun_52
.L1232:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   665          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   666              /*Wait till ccucon0 lock is set */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   667              /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   668          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   669  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   670          SCU_CCUCON0.B.CLKSEL = 0; /*Select the EVR as fOSC for the clock distribution */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   671          SCU_CCUCON0.B.UP     = 1; /*Update the ccucon0 register */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   672  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   673          /* Disconnet PLL (SETFINDIS=1): oscillator clock is disconnected from PLL */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   674          SCU_PLLCON0.B.SETFINDIS = 1;
	ld.w	d15,.20.cnt
	mov.a	a2,d15
	st.a	[a10]4,a2
	ld.bu	d15,[a2]
.L1233:
	or	d15,#16
	st.b	[a2],d15
.L813:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   675          /* Now PLL is in free running mode */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   676  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   677          /* Select Clock Source as PLL input clock */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   678          while (SCU_CCUCON0.B.LCK != 0U)
	fcall	.cocofun_62
.L815:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   679          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   680              /*Wait till ccucon0 lock is set */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   681              /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   682          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   683  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   684          SCU_CCUCON1.B.INSEL = 1; /*Select oscillator OSC0 as clock to PLL */
	ld.w	d15,.10.cnt
	mov.a	a14,d15
	ld.bu	d15,[a14]
.L1234:
	insert	d15,d15,#1,#4,#2
	st.b	[a14],d15
.L1235:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   685          SCU_CCUCON1.B.UP    = 1; /*Update the ccucon0 register */
	ld.bu	d15,[a14]
.L1236:
	or	d15,#64
	st.b	[a14],d15
.L1237:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   686  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   687          status             |= IfxScuCcu_isOscillatorStable();
	call	IfxScuCcu_isOscillatorStable
.L817:
	mov	d11,d2
.L819:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   688  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   689          IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
	mov	d4,d9
	call	IfxScuWdt_setSafetyEndinit
.L818:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   690      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   691  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   692      if (status == 0)
	jne	d11,#0,.L127
.L654:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   693      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   694          /*Start the PLL configuration sequence */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   695          uint8 pllStepsCount;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   696  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   697          /*Setting up P N and K2 values equate pll to evr osc freq */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   698          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   699              {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   700                  /*Set the K2 divider value for the step corresponding to step count */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   701                  IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
	mov	d4,d9
	call	IfxScuWdt_clearSafetyEndinit
.L1238:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   702  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   703                  while (SCU_PLLSTAT.B.K2RDY == 0U)
	ld.w	d15,.14.cnt
.L1239:
	mov.a	a13,d15
.L128:
	ld.bu	d15,[a13]
.L1240:
	jz.t	d15:5,.L128
.L1241:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   704                  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   705                      /*Wait until K2 divider is ready */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   706                      /*No "timeout" required because Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   707                  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   708  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   709                  SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllInitialStep.k2Initial;
	ld.w	d15,.15.cnt
	mov.a	a2,d15
	st.a	[a10],a2
.L1242:
	ld.bu	d15,[a15]10
.L1243:
	ld.bu	d0,[a2]
.L1244:
	insert	d15,d0,d15,#0,#7
	st.b	[a2],d15
.L1245:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   710  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   711                  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   712                      /*change P and N divider values */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   713                      SCU_PLLCON0.B.PDIV = cfg->sysPll.pllInitialStep.pDivider;
	ld.w	d15,.21.cnt
	mov.a	a2,d15
.L1246:
	ld.bu	d15,[a15]8
.L1247:
	ld.bu	d0,[a2]
.L1248:
	insert	d15,d0,d15,#0,#4
	st.b	[a2],d15
.L1249:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   714                      SCU_PLLCON0.B.NDIV = cfg->sysPll.pllInitialStep.nDivider;
	ld.w	d15,.22.cnt
	mov.a	a2,d15
.L1250:
	ld.bu	d15,[a15]9
.L1251:
	ld.bu	d0,[a2]
.L1252:
	insert	d15,d0,d15,#1,#7
	st.b	[a2],d15
.L1253:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   715  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   716                      /* Disable oscillator disconnect feature
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   717                       * in case of PLL unlock, PLL stays connected to fref */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   718                      SCU_PLLCON0.B.OSCDISCDIS = 1;
	ld.a	a4,[a10]4
	ld.bu	d15,[a4]
.L1254:
	or	d15,#64
	st.b	[a4],d15
.L1255:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   719                      //                    workaround for Errata: PLL TC 005
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   720                      SCU_PLLCON0.B.PLLPWD     = 0; // set PLL to power down
	ld.w	d15,.23.cnt
	mov.a	a2,d15
	ld.bu	d15,[a2]
.L1256:
	insert	d15,d15,#0,#0,#1
	st.b	[a2],d15
.L1257:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   721                      /* Connect PLL to fREF as oscillator clock is connected to PLL   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   722                      SCU_PLLCON0.B.CLRFINDIS  = 1;
	ld.bu	d15,[a4]
.L1258:
	or	d15,#32
	st.b	[a4],d15
.L1259:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   723                      SCU_PLLCON0.B.PLLPWD     = 1; // set PLL to normal
	ld.bu	d15,[a2]
.L1260:
	or	d15,#1
	st.b	[a2],d15
.L1261:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   724  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   725                      /* Restart PLL lock detection (RESLD = 1) */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   726                      SCU_PLLCON0.B.RESLD = 1;
	ld.bu	d15,[a2]
.L1262:
	or	d15,#4
	st.b	[a2],d15
.L1263:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   727  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   728                      IfxScuCcu_wait(0.000050F);  /*Wait for 50us */
	ld.w	d4,.24.cnt
	call	IfxScuCcu_wait

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   729  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   730                      while (SCU_PLLSTAT.B.VCOLOCK == 0U)
.L129:
	ld.bu	d15,[a13]
.L1264:
	jz.t	d15:2,.L129
.L1265:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   731                      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   732                          /* Wait for PLL lock */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   733                          /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   734                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   735  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   736                      SCU_PLLCON0.B.VCOBYP = 0; /*VCO bypass disabled */
	ld.a	a2,[a10]4
	ld.bu	d15,[a2]
.L1266:
	insert	d15,d15,#0,#0,#1
	st.b	[a2],d15
.L816:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   737  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   738                      while (SCU_CCUCON0.B.LCK != 0U)
	fcall	.cocofun_62
.L820:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   739                      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   740                          /*Wait till ccucon registers can be written with new value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   741                          /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   742                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   743  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   744                      SCU_CCUCON0.B.CLKSEL = 0x01;
	ld.bu	d15,[a12]
.L1267:
	insert	d15,d15,#1,#4,#2
	st.b	[a12],d15
.L821:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   745  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   746                      /*Configure the clock distribution */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   747                      while (SCU_CCUCON0.B.LCK != 0U)
	fcall	.cocofun_62
.L822:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   748                      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   749                          /*Wait till ccucon registers can be written with new value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   750                          /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   751                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   752  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   753                      /*Wait until the initial clock configurations take in to effect for the PLL*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   754                      IfxScuCcu_wait(cfg->sysPll.pllInitialStep.waitTime); /*Wait for configured initial time */
	ld.w	d4,[a15]12
	call	IfxScuCcu_wait
.L657:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   755  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   756                      {                                                    /*Write CCUCON0 configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   757                          Ifx_SCU_CCUCON0 ccucon0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   758                          ccucon0.U        = SCU_CCUCON0.U & ~cfg->clockDistribution.ccucon0.mask;
	mov	d15,#-1
	movh.a	a2,#61443
.L1268:
	ld.w	d1,[a15]20
.L1269:
	ld.w	d0,[a2]@los(0xf0036030)
.L1270:
	xor	d15,d1
.L824:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   759                          /*update with configured value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   760                          ccucon0.U       |= (cfg->clockDistribution.ccucon0.mask & cfg->clockDistribution.ccucon0.value);
	and	d0,d15
	ld.w	d15,[a15]16
.L823:
	fcall	.cocofun_55
.L1271:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   761                          ccucon0.B.CLKSEL = 0x01;    /*  Select fpll as CCU input clock, even if this was not selected by configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   762                          ccucon0.B.UP     = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   763                          SCU_CCUCON0      = ccucon0; /*Set update bit explicitly to make above configurations effective */
	ld.w	d15,.6.cnt
.L825:
	mov.a	a2,d15
.L1272:
	st.w	[a2],d0

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   764                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   765  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   766                      while (SCU_CCUCON1.B.LCK != 0U)
.L132:
	ld.bu	d15,[a14]
.L1273:
	jnz.t	d15:7,.L132
.L659:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   767                      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   768                          /*Wait till ccucon registers can be written with new value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   769                          /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   770                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   771  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   772                      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   773                          /*Write CCUCON1 configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   774                          Ifx_SCU_CCUCON1 ccucon1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   775                          ccucon1.U       = SCU_CCUCON1.U & ~cfg->clockDistribution.ccucon1.mask;
	mov	d15,#-1
	movh.a	a2,#61443
.L1274:
	ld.w	d1,[a15]28
.L1275:
	ld.w	d0,[a2]@los(0xf0036034)
.L826:
	xor	d15,d1
.L828:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   776                          /*update with configured value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   777                          ccucon1.U      |= (cfg->clockDistribution.ccucon1.mask & cfg->clockDistribution.ccucon1.value);
	and	d0,d15
	ld.w	d15,[a15]24
.L827:
	fcall	.cocofun_55
.L829:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   778                          ccucon1.B.INSEL = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   779                          ccucon1.B.UP    = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   780                          SCU_CCUCON1     = ccucon1;
	ld.w	d15,.25.cnt
	mov.a	a2,d15
.L1276:
	st.w	[a2],d0
.L660:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   781                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   782  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   783                      while (SCU_CCUCON2.B.LCK != 0U)
	movh.a	a2,#61443
.L133:
	ld.bu	d15,[a2]@los(0xf0036043)
.L1277:
	jnz.t	d15:7,.L133
.L663:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   784                      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   785                          /*Wait till ccucon registers can be written with new value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   786                          /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   787                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   788  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   789                      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   790                          /*Write CCUCON2 configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   791                          Ifx_SCU_CCUCON2 ccucon2;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   792                          ccucon2.U    = SCU_CCUCON2.U & ~cfg->clockDistribution.ccucon2.mask;
	mov	d15,#-1
	ld.w	d1,[a15]36
.L1278:
	ld.w	d0,[a2]@los(0xf0036040)
.L830:
	xor	d15,d1
.L833:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   793                          /*update with configured value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   794                          ccucon2.U   |= (cfg->clockDistribution.ccucon2.mask & cfg->clockDistribution.ccucon2.value);
	and	d0,d15
	ld.w	d15,[a15]32
.L1279:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   795                          ccucon2.B.UP = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   796                          SCU_CCUCON2  = ccucon2;
	and	d1,d15
	ld.w	d15,.7.cnt
.L1280:
	or	d0,d1
.L1281:
	mov.a	a2,d15
.L1282:
	insert	d0,d0,#1,#30,#1
.L1283:
	st.w	[a2],d0
.L664:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   797                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   798  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   799                      while (SCU_CCUCON5.B.LCK != 0U)
	movh.a	a2,#61443
.L134:
	ld.bu	d15,[a2]@los(0xf003604f)
.L1284:
	jnz.t	d15:7,.L134
.L668:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   800                      {           /*Wait till ccucon registers can be written with new value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   801                          /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   802                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   803  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   804                      {           /*Write CCUCON5 configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   805                          Ifx_SCU_CCUCON5 ccucon5;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   806                          ccucon5.U    = SCU_CCUCON5.U & ~cfg->clockDistribution.ccucon5.mask;
	mov	d2,#-1
	ld.w	d1,[a15]44
.L1285:
	ld.w	d0,[a2]@los(0xf003604c)
.L834:
	xor	d15,d1,d2
.L835:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   807                          /*update with configured value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   808                          ccucon5.U   |= (cfg->clockDistribution.ccucon5.mask & cfg->clockDistribution.ccucon5.value);
	and	d0,d15
	ld.w	d15,[a15]40
.L669:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   809                          ccucon5.B.UP = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   810                          SCU_CCUCON5  = ccucon5;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   811                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   812  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   813                      {           /*Write CCUCON6 configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   814                          Ifx_SCU_CCUCON6 ccucon6;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   815                          ccucon6.U   = SCU_CCUCON6.U & ~cfg->clockDistribution.ccucon6.mask;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   816                          /*update with configured value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   817                          ccucon6.U  |= (cfg->clockDistribution.ccucon6.mask & cfg->clockDistribution.ccucon6.value);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   818                          SCU_CCUCON6 = ccucon6;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   819                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   820  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   821                      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   822                          /*Write CCUCON7 configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   823                          Ifx_SCU_CCUCON7 ccucon7;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   824                          ccucon7.U   = SCU_CCUCON7.U & ~cfg->clockDistribution.ccucon7.mask;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   825                          /*update with configured value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   826                          ccucon7.U  |= (cfg->clockDistribution.ccucon7.mask & cfg->clockDistribution.ccucon7.value);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   827                          SCU_CCUCON7 = ccucon7;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   828                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   829  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   830                      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   831                          /*Write CCUCON8 configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   832                          Ifx_SCU_CCUCON8 ccucon8;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   833                          ccucon8.U   = SCU_CCUCON8.U & ~cfg->clockDistribution.ccucon8.mask;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   834                          /*update with configured value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   835                          ccucon8.U  |= (cfg->clockDistribution.ccucon8.mask & cfg->clockDistribution.ccucon8.value);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   836                          SCU_CCUCON8 = ccucon8;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   837                      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   838                  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   839  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   840                  IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
	mov	d4,d9
.L670:
	and	d1,d15
	ld.w	d15,.8.cnt
.L1286:
	or	d0,d1
.L1287:
	mov.a	a4,d15
.L1288:
	insert	d0,d0,#1,#30,#1
.L1289:
	st.w	[a4],d0
.L671:
	ld.w	d1,[a15]52
.L1290:
	ld.w	d0,[a2]@los(0xf0036080)
.L836:
	xor	d15,d1,d2
.L837:
	and	d0,d15
	ld.w	d15,[a15]48
.L1291:
	and	d1,d15
	ld.w	d15,.26.cnt
.L1292:
	or	d0,d1
.L1293:
	mov.a	a4,d15
.L1294:
	st.w	[a4],d0
.L674:
	ld.w	d1,[a15]60
.L1295:
	ld.w	d0,[a2]@los(0xf0036084)
.L838:
	xor	d15,d1,d2
.L839:
	and	d0,d15
	ld.w	d15,[a15]56
.L1296:
	and	d1,d15
	ld.w	d15,.27.cnt
.L1297:
	or	d0,d1
.L1298:
	mov.a	a4,d15
.L1299:
	st.w	[a4],d0
.L677:
	ld.w	d0,[a15]68
.L840:
	ld.w	d1,[a15]64
.L1300:
	xor	d2,d0
	ld.w	d15,[a2]@los(0xf0036088)
.L1301:
	and	d0,d1
.L841:
	and	d15,d2
.L1302:
	or	d15,d0
	ld.w	d0,.28.cnt
	mov.a	a2,d0
.L1303:
	st.w	[a2],d15
.L680:
	call	IfxScuWdt_setSafetyEndinit
.L683:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   841              }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   842          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   843  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   844          {           /*Write Flash waitstate configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   845              Ifx_FLASH_FCON fcon;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   846              fcon.U = FLASH0_FCON.U & ~cfg->flashFconWaitStateConfig.mask;
	mov	d1,#-1
	movh.a	a2,#63488
.L1304:
	ld.w	d0,[a15]76
.L1305:
	ld.w	d15,[a2]@los(0xf8002014)
.L842:
	xor	d1,d0
.L843:
	and	d15,d1
.L1306:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   847  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   848              /*update with configured value */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   849              fcon.U &= ~cfg->flashFconWaitStateConfig.mask;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   850              fcon.U |= (cfg->flashFconWaitStateConfig.mask & cfg->flashFconWaitStateConfig.value);
	and	d15,d1
	ld.w	d1,[a15]72
.L1307:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   851              {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   852                  IfxScuWdt_clearCpuEndinit(endinit_pw);
	mov	d4,d8
.L844:
	and	d0,d1
.L1308:
	or	d15,d0
	call	IfxScuWdt_clearCpuEndinit
.L845:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   853                  FLASH0_FCON = fcon;
	ld.w	d0,.29.cnt
.L1309:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   854                  IfxScuWdt_setCpuEndinit(endinit_pw);
	mov	d4,d8
.L846:
	mov.a	a2,d0
.L1310:
	st.w	[a2],d15
.L1311:
	call	IfxScuWdt_setCpuEndinit
.L684:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   855              }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   856          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   857  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   858          /*Start Pll ramp up sequence */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   859          for (pllStepsCount = 0; pllStepsCount < cfg->sysPll.numOfPllDividerSteps; pllStepsCount++)
	mov	d12,#0
	j	.L135
.L136:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   860          {                       /*iterate through number of pll steps */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   861              {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   862                  IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
	mov	d4,d9
	call	IfxScuWdt_clearSafetyEndinit

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   863  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   864                  /*Configure K2 divider */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   865                  while (SCU_PLLSTAT.B.K2RDY == 0U)
.L137:
	ld.bu	d15,[a13]
.L1312:
	jz.t	d15:5,.L137
.L1313:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   866                  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   867                      /*Wait until K2 divider is ready */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   868                      /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   869                  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   870  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   871                  /*Now set the K2 divider value for the step corresponding to step count */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   872                  SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllDividerStep[pllStepsCount].k2Step;
	ld.a	a2,[a10]
.L1314:
	mul	d15,d12,#12
.L1315:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   873                  IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
	mov	d4,d9
.L848:
	ld.bu	d0,[a2]
.L1316:
	ld.a	a2,[a15]4
.L1317:
	addsc.a	a2,a2,d15,#0
.L1318:
	ld.bu	d1,[a2]
.L1319:
	ld.a	a2,[a10]
	insert	d0,d0,d1,#0,#7
	st.b	[a2],d0
.L1320:
	call	IfxScuWdt_setSafetyEndinit
.L849:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   874              }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   875  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   876              /*call the hook function if configured */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   877              if (cfg->sysPll.pllDividerStep[pllStepsCount].hookFunction != (IfxScuCcu_PllStepsFunctionHook)0)
	ld.a	a2,[a15]4
.L1321:
	addsc.a	a2,a2,d15,#0
.L1322:
	ld.a	a2,[a2]8
.L1323:
	jz.a	a2,.L138
.L1324:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   878              {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   879                  cfg->sysPll.pllDividerStep[pllStepsCount].hookFunction();
	calli	a2
.L138:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   880              }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   881  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   882              /*Wait for waitCounter corresponding to the pll step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   883              IfxScuCcu_wait(cfg->sysPll.pllDividerStep[pllStepsCount].waitTime);
	ld.a	a2,[a15]4
.L1325:
	addsc.a	a2,a2,d15,#0
.L1326:
	ld.w	d4,[a2]2
	call	IfxScuCcu_wait
.L1327:
	add	d12,#1
.L847:
	extr.u	d12,d12,#0,#8
.L135:
	ld.bu	d15,[a15]
.L1328:
	jlt.u	d12,d15,.L136
.L127:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   884          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   885      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   886  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   887      {                           /* Enable oscillator disconnect feature */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   888          IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
	mov	d4,d9
	call	IfxScuWdt_clearSafetyEndinit
.L1329:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   889          SCU_PLLCON0.B.OSCDISCDIS = 0U;
	ld.a	a15,[a10]4
.L831:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   890          IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
	mov	d4,d9
.L850:
	ld.bu	d15,[a15]
.L1330:
	insert	d15,d15,#0,#6,#1
	st.b	[a15],d15
.L1331:
	call	IfxScuWdt_setSafetyEndinit
.L851:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   891      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   892      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   893          /* Enable VCO unlock Trap if it was disabled before */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   894          IfxScuWdt_clearCpuEndinit(endinit_pw);
	mov	d4,d8
	call	IfxScuWdt_clearCpuEndinit
.L832:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   895          SCU_TRAPCLR.B.SMUT = 1U;
	fcall	.cocofun_53
.L854:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   896          SCU_TRAPDIS.B.SMUT = smuTrapEnable;
	ld.a	a15,[a10]8
	fcall	.cocofun_59
.L1332:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   897          IfxScuWdt_setCpuEndinit(endinit_pw);
	mov	d4,d8
	call	IfxScuWdt_setCpuEndinit
.L1333:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   898      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   899      return status;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   900  }
	mov	d2,d11
	ret
.L646:
	
__IfxScuCcu_init_function_end:
	.size	IfxScuCcu_init,__IfxScuCcu_init_function_end-IfxScuCcu_init
.L403:
	; End of function
	
	.sdecl	'.text.IfxScuCcu..cocofun_62',code,cluster('.cocofun_62')
	.sect	'.text.IfxScuCcu..cocofun_62'
	.align	2
; Function .cocofun_62
.cocofun_62:	.type	func
; Function body .cocofun_62, coco_iter:1
.L126:
	ld.bu	d15,[a12]
.L1585:
	jnz.t	d15:7,.L126
.L1586:
	fret
.L518:
	; End of function
	.sdecl	'.text.IfxScuCcu..cocofun_59',code,cluster('.cocofun_59')
	.sect	'.text.IfxScuCcu..cocofun_59'
	.align	2
; Function .cocofun_59
.L239:
.cocofun_59:	.type	func
; Function body .cocofun_59, coco_iter:0
	ld.bu	d15,[a15]
.L1567:
	insert	d15,d15,d10,#3,#1
	st.b	[a15],d15
.L853:
	fret
.L503:
	; End of function
	.sdecl	'.text.IfxScuCcu..cocofun_58',code,cluster('.cocofun_58')
	.sect	'.text.IfxScuCcu..cocofun_58'
	.align	2
; Function .cocofun_58
.L241:
.cocofun_58:	.type	func
; Function body .cocofun_58, coco_iter:0
	ld.bu	d15,[a2]
.L1562:
	mov	d4,d8
.L806:
	extr.u	d10,d15,#3,#1
	ld.bu	d15,[a2]
.L807:
	or	d15,#8
	st.b	[a2],d15
.L805:
	fret
.L498:
	; End of function
	.sdecl	'.text.IfxScuCcu..cocofun_55',code,cluster('.cocofun_55')
	.sect	'.text.IfxScuCcu..cocofun_55'
	.align	2
; Function .cocofun_55
.L243:
.cocofun_55:	.type	func
; Function body .cocofun_55, coco_iter:0
	and	d1,d15
.L1543:
	or	d0,d1
.L1544:
	extr.u	d15,d0,#24,#8
.L1545:
	insert	d15,d15,#1,#4,#2
.L1546:
	or	d15,#64
.L1547:
	insert	d0,d0,d15,#24,#8
	fret
.L483:
	; End of function
	.sdecl	'.text.IfxScuCcu..cocofun_53',code,cluster('.cocofun_53')
	.sect	'.text.IfxScuCcu..cocofun_53'
	.align	2
; Function .cocofun_53
.L245:
.cocofun_53:	.type	func
; Function body .cocofun_53, coco_iter:0
	ld.w	d15,.30.cnt
	mov.a	a15,d15
.L866:
	ld.bu	d15,[a15]
.L1532:
	or	d15,#8
	st.b	[a15],d15
.L852:
	fret
.L473:
	; End of function
	.sdecl	'.text.IfxScuCcu..cocofun_52',code,cluster('.cocofun_52')
	.sect	'.text.IfxScuCcu..cocofun_52'
	.align	2
; Function .cocofun_52
.L247:
.cocofun_52:	.type	func
; Function body .cocofun_52, coco_iter:0
	fcall	.cocofun_62
.L810:
	ld.bu	d15,[a12]
.L1525:
	insert	d15,d15,#0,#4,#2
	st.b	[a12],d15
.L1526:
	ld.bu	d15,[a12]
.L1527:
	or	d15,#64
	st.b	[a12],d15
.L811:
	fret
.L468:
	; End of function
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_initConfig',code,cluster('IfxScuCcu_initConfig')
	.sect	'.text.IfxScuCcu.IfxScuCcu_initConfig'
	.align	2
	
	.global	IfxScuCcu_initConfig

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   901  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   902  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   903  void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg)
; Function IfxScuCcu_initConfig
.L249:
IfxScuCcu_initConfig:	.type	func
	mov	d15,#3
	movh.a	a15,#@his(IfxScuCcu_aDefaultPllConfigSteps)
.L1338:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   904  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   905      *cfg = IfxScuCcu_defaultClockConfig;
	st.b	[a4],d15
.L1339:
	lea	a15,[a15]@los(IfxScuCcu_aDefaultPllConfigSteps)
.L1340:
	mov	d0,#1
	st.a	[a4]4,a15
.L1341:
	mov	d15,#59
	st.b	[a4]8,d0
	st.b	[a4]9,d15
.L1342:
	mov	d15,#5
	st.b	[a4]10,d15
	lea	a15,[a4]36
.L1343:
	ld.w	d15,.31.cnt
.L1344:
	st.w	[a4]12,d15
.L1345:
	ld.w	d15,.32.cnt
.L1346:
	st.w	[a4]16,d15
.L1347:
	ld.w	d15,.33.cnt
.L1348:
	st.w	[a4]20,d15
.L1349:
	ld.w	d15,.34.cnt
.L1350:
	st.w	[a4]24,d15
.L1351:
	ld.w	d15,.35.cnt
.L1352:
	st.w	[a4]28,d15
.L1353:
	mov	d15,#2
	st.w	[a4]32,d15
.L1354:
	mov	d15,#15
	st.w	[a15+],d15
	st.w	[a15+],d0
	st.w	[a15+],d15
.L1355:
	mov	d15,#0
	st.w	[a4]48,d15
.L1356:
	mov	d0,#63
	lea	a15,[a4]52
	st.w	[a15+],d0
	st.w	[a15+],d15
	st.w	[a15+],d0
	st.w	[a15+],d15
.L1357:
	mov	d15,#5333
	st.w	[a15+],d0
	st.w	[a4]72,d15
.L1358:
	mov	d15,#32767
	st.w	[a4]76,d15
.L1359:
	ld.w	d15,.36.cnt
.L1360:
	st.w	[a4]80,d15
.L1361:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   906  }
	ret
.L687:
	
__IfxScuCcu_initConfig_function_end:
	.size	IfxScuCcu_initConfig,__IfxScuCcu_initConfig_function_end-IfxScuCcu_initConfig
.L408:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_initErayPll',code,cluster('IfxScuCcu_initErayPll')
	.sect	'.text.IfxScuCcu.IfxScuCcu_initErayPll'
	.align	2
	
	.global	IfxScuCcu_initErayPll

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   907  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   908  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   909  boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg)
; Function IfxScuCcu_initErayPll
.L251:
IfxScuCcu_initErayPll:	.type	func
	sub.a	a10,#8
.L855:
	mov.aa	a15,a4
.L859:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   910  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   911      uint8   smuTrapEnable;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   912      uint16  endinit_pw, endinitSfty_pw;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   913      boolean status = 0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   914  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   915      endinit_pw     = IfxScuWdt_getCpuWatchdogPassword();
	call	IfxScuWdt_getCpuWatchdogPassword
.L856:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   916      endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
	mov	d8,d2
	call	IfxScuWdt_getSafetyWatchdogPassword
.L857:
	mov	d9,d2
.L861:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   917  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   918      {                           /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   919          IfxScuWdt_clearCpuEndinit(endinit_pw);
	mov	d4,d8
	call	IfxScuWdt_clearCpuEndinit
.L858:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   920          smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
	ld.w	d15,.18.cnt
	mov.a	a2,d15
	st.a	[a10],a2
	fcall	.cocofun_58
.L862:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   921          SCU_TRAPDIS.B.SMUT = 1U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   922          IfxScuWdt_setCpuEndinit(endinit_pw);
	call	IfxScuWdt_setCpuEndinit
.L863:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   923      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   924      IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
	mov	d4,d9
	call	IfxScuWdt_clearSafetyEndinit
.L1366:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   925  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   926      // ensure that PLL enabled
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   927      if (!SCU_PLLERAYCON0.B.PLLPWD || SCU_PLLERAYCON0.B.VCOPWD || SCU_PLLERAYSTAT.B.PWDSTAT)
	ld.w	d15,.37.cnt
	mov.a	a12,d15
	ld.bu	d15,[a12]
.L1367:
	jz.t	d15:0,.L140
.L1368:
	ld.w	d15,.38.cnt
	mov.a	a13,d15
	ld.bu	d15,[a13]
	jnz.t	d15:1,.L141
.L1369:
	ld.w	d15,.12.cnt
	mov.a	a14,d15
	ld.bu	d15,[a14]
	jz.t	d15:1,.L142
.L141:
.L140:
	ld.w	d15,.38.cnt
.L1370:
	mov.a	a13,d15
.L1371:
	ld.w	d15,.12.cnt
.L1372:
	mov.a	a14,d15
.L1373:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   928      {   // PLLPWD=0 or VCOPWD=1 or PWDSTAT=1?
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   929          // enable PLL and leave power saving mode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   930          SCU_PLLERAYCON0.B.PLLPWD = 1;
	ld.bu	d15,[a12]
.L1374:
	or	d15,#1
	st.b	[a12],d15
.L1375:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   931          SCU_PLLERAYCON0.B.VCOPWD = 0;
	ld.bu	d15,[a13]
.L1376:
	insert	d15,d15,#0,#1,#1
	st.b	[a13],d15

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   932  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   933          while (SCU_PLLERAYSTAT.B.PWDSTAT)  // poll PWDSTAT
.L143:
	ld.bu	d15,[a14]
.L1377:
	jnz.t	d15:1,.L143
.L1378:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   934          {}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   935  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   936          /*Wait for waitCounter corresponding to the pll step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   937          IfxScuCcu_wait(cfg->pllInitialStep.waitTime);
	ld.w	d4,[a15]4
	call	IfxScuCcu_wait
.L142:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   938      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   939  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   940      /* Enter Prescalar mode */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   941      /* Update K and N dividers */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   942      if (!SCU_PLLERAYSTAT.B.VCOBYST)      // checking PLLERAYBYPST flag
	ld.bu	d15,[a14]
.L1379:
	jnz.t	d15:0,.L144

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   943      {                                    // select "secure" K1 value - please check @silicon if K1=4 is ok
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   944          while (!SCU_PLLERAYSTAT.B.K1RDY) // poll K1RDY before changing K
.L145:
	ld.bu	d15,[a14]
.L1380:
	jz.t	d15:4,.L145
.L1381:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   945          {}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   946  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   947          SCU_PLLERAYCON1.B.K1DIV = 3;
	ld.w	d15,.39.cnt
	mov.a	a2,d15
	ld.bu	d15,[a2]
.L1382:
	insert	d15,d15,#3,#0,#7
	st.b	[a2],d15
.L1383:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   948  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   949          // activate VCO bypass (bit 0: VCOBYP=1)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   950          SCU_PLLERAYCON0.B.VCOBYP = 1;
	ld.bu	d15,[a13]
.L1384:
	or	d15,#1
	st.b	[a13],d15
.L144:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   951      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   952  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   953      while (!SCU_PLLERAYSTAT.B.K2RDY)     // poll K1RDY before changing K
.L146:
	ld.bu	d15,[a14]
.L1385:
	jz.t	d15:5,.L146
.L1386:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   954      {}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   955  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   956      SCU_PLLERAYCON1.B.K2DIV = cfg->pllInitialStep.k2Initial;
	ld.w	d15,.13.cnt
.L1387:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   957      SCU_PLLERAYCON0.B.PDIV  = cfg->pllInitialStep.pDivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   958      SCU_PLLERAYCON0.B.NDIV  = cfg->pllInitialStep.nDivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   959      /*
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   960       *  RESLD = 1     ==> Restart VCO lock detection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   961       *  CLRFINDIS = 1 ==> Connect OSC to PLL
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   962       *  PLLPWD = 1    ==> PLL Power Saving Mode : Normal behaviour
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   963       *  NDIV = NDIV
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   964       */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   965  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   966      SCU_PLLERAYCON0.B.RESLD     = 1U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   967      SCU_PLLERAYCON0.B.CLRFINDIS = 1U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   968  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   969      IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
	mov	d4,d9
.L864:
	mov.a	a2,d15
.L1388:
	ld.bu	d15,[a15]2
.L1389:
	ld.bu	d0,[a2]
.L1390:
	insert	d15,d0,d15,#0,#7
	st.b	[a2],d15
.L1391:
	ld.w	d15,.40.cnt
.L1392:
	ld.bu	d0,[a15]
.L1393:
	mov.a	a2,d15
	ld.bu	d15,[a2]
.L1394:
	insert	d15,d15,d0,#0,#4
	st.b	[a2],d15
.L1395:
	ld.w	d15,.41.cnt
	mov.a	a2,d15
.L1396:
	ld.bu	d15,[a15]1
.L1397:
	ld.bu	d0,[a2]
.L1398:
	insert	d15,d0,d15,#1,#5
	st.b	[a2],d15
.L1399:
	ld.bu	d15,[a12]
.L1400:
	or	d15,#4
	st.b	[a12],d15
.L1401:
	ld.bu	d15,[a13]
.L1402:
	or	d15,#32
	st.b	[a13],d15
.L1403:
	call	IfxScuWdt_setSafetyEndinit
.L695:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   970  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   971      // Wait until VCO LOCK bit is set
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   972      uint32 time_out_ctr = 50000; // higher time out value as for clib_pll, since system is clocked much faster while polling the lock flag
	mov.u	d15,#50000

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   973  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   974      while (--time_out_ctr && !SCU_PLLERAYSTAT.B.VCOLOCK)
.L147:
	add	d15,#-1
	jeq	d15,#0,.L148
.L1404:
	ld.bu	d0,[a14]
.L1405:
	jz.t	d0:2,.L147
.L148:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   975      {}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   976  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   977      // check for timeout, exit immediately (don't disable VCO bypass) of not locked
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   978      if (!time_out_ctr)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   979      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   980          status = FALSE;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   981      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   982  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   983      IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
	mov	d4,d9
	call	IfxScuWdt_clearSafetyEndinit
.L1406:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   984      /*Bypass VCO*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   985      SCU_PLLERAYCON0.B.VCOBYP = 0U;
	ld.bu	d15,[a13]
.L865:
	insert	d15,d15,#0,#0,#1
	st.b	[a13],d15

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   986  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   987      // wait until bypass has been deactivated
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   988      while (SCU_PLLERAYSTAT.B.VCOBYST)         // poll VCOBYST
.L149:
	ld.bu	d15,[a14]
.L1407:
	jnz.t	d15:0,.L149
.L1408:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   989      {}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   990  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   991      if (!SCU_PLLERAYSTAT.B.VCOLOCK)
	ld.bu	d15,[a14]
.L1409:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   992      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   993          status = FALSE;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   994      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   995  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   996      IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
	mov	d4,d9
	call	IfxScuWdt_setSafetyEndinit
.L1410:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   997  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   998      {                           /* Enable VCO unlock Trap if it was disabled before */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	   999          IfxScuWdt_clearCpuEndinit(endinit_pw);
	mov	d4,d8
	call	IfxScuWdt_clearCpuEndinit
.L860:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1000          SCU_TRAPCLR.B.SMUT = 1U;
	fcall	.cocofun_53
.L867:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1001          SCU_TRAPDIS.B.SMUT = smuTrapEnable;
	ld.a	a15,[a10]
	fcall	.cocofun_59
.L1411:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1002          IfxScuWdt_setCpuEndinit(endinit_pw);
	mov	d4,d8
	call	IfxScuWdt_setCpuEndinit
.L1412:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1003      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1004      return status;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1005  }
	mov	d2,#0
	ret
.L689:
	
__IfxScuCcu_initErayPll_function_end:
	.size	IfxScuCcu_initErayPll,__IfxScuCcu_initErayPll_function_end-IfxScuCcu_initErayPll
.L413:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_initErayPllConfig',code,cluster('IfxScuCcu_initErayPllConfig')
	.sect	'.text.IfxScuCcu.IfxScuCcu_initErayPllConfig'
	.align	2
	
	.global	IfxScuCcu_initErayPllConfig

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1006  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1007  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1008  void IfxScuCcu_initErayPllConfig(IfxScuCcu_ErayPllConfig *cfg)
; Function IfxScuCcu_initErayPllConfig
.L253:
IfxScuCcu_initErayPllConfig:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1009  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1010      *cfg = IfxScuCcu_defaultErayPllConfig;
	mov	d0,#0
	st.b	[a4],d0
.L1417:
	mov	d15,#23
	st.b	[a4]1,d15
.L1418:
	mov	d15,#5
	st.b	[a4]2,d15
	st.w	[a4]4,d0
.L1419:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1011  }
	ret
.L697:
	
__IfxScuCcu_initErayPllConfig_function_end:
	.size	IfxScuCcu_initErayPllConfig,__IfxScuCcu_initErayPllConfig_function_end-IfxScuCcu_initErayPllConfig
.L418:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_isOscillatorStable',code,cluster('IfxScuCcu_isOscillatorStable')
	.sect	'.text.IfxScuCcu.IfxScuCcu_isOscillatorStable'
	.align	2
	

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1012  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1013  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1014  static boolean IfxScuCcu_isOscillatorStable(void)
; Function IfxScuCcu_isOscillatorStable
.L255:
IfxScuCcu_isOscillatorStable:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1015  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1016      sint32  TimeoutCtr = IFXSCUCCU_OSC_STABLECHK_TIME;
	mov	d8,#640
.L868:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1017      boolean status     = 0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1018      uint16  endinitPw  = IfxScuWdt_getCpuWatchdogPassword();
	mov	d9,#0
	call	IfxScuWdt_getCpuWatchdogPassword
.L870:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1019      /* Mode External Crystal / Ceramic Resonator Mode and External Input Clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1020       * The oscillator Power-Saving Mode is not entered
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1021       */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1022      SCU_OSCCON.B.MODE = 0U;
	ld.w	d0,.42.cnt
.L1468:
	mov	d10,d2
.L872:
	mov.a	a15,d0
	ld.bu	d0,[a15]
.L1469:
	insert	d0,d0,#0,#5,#2
	st.b	[a15],d0
.L1470:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1023  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1024      /* OSCVAL  defines the divider value that generates  the reference clock
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1025       *  that is supervised by the oscillator watchdog.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1026       *  fOSC / (OSCVAL + 1) ~ 2.5Mhz  => OSCVAL = (fOSC / 2.5Mhz) - 1 */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1027  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1028      SCU_OSCCON.B.OSCVAL = ((uint32)IfxScuCcu_xtalFrequency / 2500000) - 1;
	ld.w	d0,.43.cnt
.L1471:
	ld.w	d15,IfxScuCcu_xtalFrequency
.L1472:
	mov.a	a2,d0
.L1473:
	ld.w	d1,.44.cnt
.L1474:
	ld.bu	d0,[a2]
.L1475:
	div.u	e2,d15,d1
.L871:
	add	d15,d2,#-1
.L1476:
	insert	d15,d0,d15,#0,#5
	st.b	[a2],d15
.L1477:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1029      /* The Oscillator Watchdog of the PLL is cleared and restarted */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1030      SCU_OSCCON.B.OSCRES = 1U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1031  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1032      /* wait until PLLLV and PLLHV flags are set */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1033      while ((SCU_OSCCON.B.PLLLV == 0) || (SCU_OSCCON.B.PLLHV == 0))
	movh.a	a2,#61443
.L1478:
	ld.bu	d15,[a15]
.L1479:
	or	d15,#4
	st.b	[a15],d15
.L1480:
	j	.L151
.L152:
.L153:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1034      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1035          TimeoutCtr--;
	add	d8,#-1
.L1481:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1036  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1037          if (TimeoutCtr == 0)
	jne	d8,#0,.L154
.L1482:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1038          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1039              status = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1040              break;
	mov	d9,#1
	j	.L155
.L154:
.L151:
	ld.bu	d15,[a15]
.L1483:
	jz.t	d15:1,.L153
.L1484:
	ld.bu	d15,[a2]@los(0xf0036011)
.L1485:
	jz.t	d15:0,.L152

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1041          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1042      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1043  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1044      {
.L155:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1045          /* clear and then set SMU trap (oscillator watchdog and unlock detection) */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1046          IfxScuWdt_clearCpuEndinit(endinitPw);
	mov	d4,d10
	call	IfxScuWdt_clearCpuEndinit
.L869:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1047          SCU_TRAPCLR.B.SMUT = 1U;    /* TODO Can this be removed? */
	fcall	.cocofun_53
.L873:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1048          SCU_TRAPDIS.B.SMUT = 1U;    /* TODO Can this be removed? */
	ld.w	d15,.18.cnt
.L1486:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1049          IfxScuWdt_setCpuEndinit(endinitPw);
	mov	d4,d10
.L874:
	mov.a	a15,d15
	ld.bu	d15,[a15]
.L1487:
	or	d15,#8
	st.b	[a15],d15
.L1488:
	call	IfxScuWdt_setCpuEndinit
.L875:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1050      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1051      return status;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1052  }
	mov	d2,d9
	ret
.L718:
	
__IfxScuCcu_isOscillatorStable_function_end:
	.size	IfxScuCcu_isOscillatorStable,__IfxScuCcu_isOscillatorStable_function_end-IfxScuCcu_isOscillatorStable
.L433:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_setCpuFrequency',code,cluster('IfxScuCcu_setCpuFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_setCpuFrequency'
	.align	2
	
	.global	IfxScuCcu_setCpuFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1053  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1054  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1055  float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq)
; Function IfxScuCcu_setCpuFrequency
.L257:
IfxScuCcu_setCpuFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1056  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1057      uint16  endinitSfty_pw;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1058      float32 sriFreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1059      uint32  cpuDiv;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1060  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1061      sriFreq = IfxScuCcu_getSriFrequency();
	mov	e8,d4,d5
	call	IfxScuCcu_getSriFrequency
.L876:
	mov	d10,d2
.L878:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1062  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1063      if (cpuFreq >= sriFreq)
	cmp.f	d15,d8,d10
.L879:
	and	d15,#6
.L1134:
	jne	d15,#0,.L157
.L1135:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1064      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1065          cpuDiv = 0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1066      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1067      else
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1068      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1069          cpuDiv = (uint32)((cpuFreq * 64) / sriFreq);
	movh	d0,#17024
.L880:
	mul.f	d0,d8,d0
.L881:
	div.f	d0,d0,d10
.L1136:
	ftouz	d15,d0
	j	.L158
.L157:
	mov	d15,#0
.L158:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1070      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1071  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1072      endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
	call	IfxScuWdt_getSafetyWatchdogPassword
.L877:
	mov	d8,d2
.L884:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1073  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1074      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1075          IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
	mov	d4,d8
	call	IfxScuWdt_clearSafetyEndinit
.L883:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1076  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1077          switch (cpu)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1078          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1079          case IfxCpu_ResourceCpu_0:
	jeq	d9,#0,.L159
.L1137:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1080              SCU_CCUCON6.U = cpuDiv;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1081              break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1082          case IfxCpu_ResourceCpu_1:
	jeq	d9,#1,.L160
.L1138:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1083              SCU_CCUCON7.U = cpuDiv;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1084              break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1085          case IfxCpu_ResourceCpu_2:
	jeq	d9,#2,.L161
.L885:
	j	.L162
.L159:
	movh.a	a15,#61443
	st.w	[a15]@los(0xf0036080),d15
.L1139:
	j	.L163
.L160:
	movh.a	a15,#61443
	st.w	[a15]@los(0xf0036084),d15
.L1140:
	j	.L164
.L161:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1086              SCU_CCUCON8.U = cpuDiv;
	movh.a	a15,#61443
	st.w	[a15]@los(0xf0036088),d15

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1087              break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1088          default:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1089              break;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1090          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1091  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1092          IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
.L164:
.L163:
.L162:
	mov	d4,d8
	call	IfxScuWdt_setSafetyEndinit
.L1141:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1093      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1094  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1095      if (cpuDiv != 0)
	jeq	d15,#0,.L165
.L1142:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1096      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1097          sriFreq = sriFreq * (cpuDiv / 64);
	sh	d15,#-6
.L882:
	utof	d15,d15
.L1143:
	mul.f	d10,d10,d15
.L165:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1098      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1099  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1100      return sriFreq;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1101  }
	mov	d2,d10
	ret
.L583:
	
__IfxScuCcu_setCpuFrequency_function_end:
	.size	IfxScuCcu_setCpuFrequency,__IfxScuCcu_setCpuFrequency_function_end-IfxScuCcu_setCpuFrequency
.L373:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_setGtmFrequency',code,cluster('IfxScuCcu_setGtmFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_setGtmFrequency'
	.align	2
	
	.global	IfxScuCcu_setGtmFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1102  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1103  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1104  float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq)
; Function IfxScuCcu_setGtmFrequency
.L259:
IfxScuCcu_setGtmFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1105  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1106      uint16          l_SEndInitPW;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1107      Ifx_SCU_CCUCON1 ccucon1   = SCU_CCUCON1;
	ld.w	d0,.25.cnt
.L1456:
	mov	d15,d4
.L887:
	mov.a	a15,d0
	ld.w	d8,[a15]
.L888:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1108  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1109      float32         inputFreq = IfxScuCcu_getSourceFrequency();
	call	IfxScuCcu_getSourceFrequency
.L890:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1110      uint32          gtmDiv    = (uint32)__roundf(inputFreq / gtmFreq);
	fcall	.cocofun_48
.L886:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1111      gtmDiv = __maxu(gtmDiv, 1);
	max.u	d9,d15,#1
.L892:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1112  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1113      /*gtmDiv       = gtmDiv & 0x2U;*//* only even dividers */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1114      if ((gtmDiv >= 7) && (gtmDiv < 14) && ((gtmDiv & 1) == 1))
	add	d15,d9,#-7
.L1457:
	jge.u	d15,#7,.L167
.L1458:
	and	d15,d9,#1
.L1459:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1115      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1116          gtmDiv = gtmDiv - 1;
	cadd	d9,d15,#-1
.L167:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1117      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1118  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1119      if (gtmDiv == 14)
	eq	d15,d9,#14
.L1460:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1120      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1121          gtmDiv = 12;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1122      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1123  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1124      l_SEndInitPW     = IfxScuWdt_getSafetyWatchdogPassword();
	seln	d9,d15,d9,#12
	call	IfxScuWdt_getSafetyWatchdogPassword
.L893:
	mov	d15,d2
.L895:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1125      IfxScuWdt_clearSafetyEndinit(l_SEndInitPW);
	mov	d4,d15
	call	IfxScuWdt_clearSafetyEndinit
.L894:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1126      ccucon1.B.GTMDIV = gtmDiv;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1127      ccucon1.B.UP     = 1U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1128      SCU_CCUCON1.U    = ccucon1.U;
	insert	d8,d8,d9,#12,#4
	movh.a	a15,#61443
.L1461:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1129  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1130      IfxScuWdt_setSafetyEndinit(l_SEndInitPW);
	mov	d4,d15
.L897:
	insert	d8,d8,#1,#30,#1
	st.w	[a15]@los(0xf0036034),d8
.L1462:
	call	IfxScuWdt_setSafetyEndinit
.L715:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     2   * \file IfxScuCcu.h
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     3   * \brief SCU  basic functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     4   * \ingroup IfxLld_Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     5   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     6   * \version iLLD_1_0_0_11_0
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     7   * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     8   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     9   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    11   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    12   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    13   * Infineon Technologies AG (Infineon) is supplying this file for use
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    14   * exclusively with Infineon's microcontroller products. This file can be freely
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    15   * distributed within development tools that are supporting such microcontroller
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    16   * products.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    17   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    18   * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    19   * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    20   * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    21   * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    22   * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    23   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    24   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    25   * \defgroup IfxLld_Scu SCU
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    26   * \addtogroup IfxLld_Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    27   * \{
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    28   * \defgroup IfxLld_ScuCcu How to use the Scu Clock driver?
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    29   * \addtogroup IfxLld_ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    30   * \{
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    31   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    32   * The Scu Clock control unit driver provides a default configuration for pll and Clock initialisation and set of peripheral clock configuration functions.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    33   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    34   * In the following sections it will be described, how to integrate the driver into the application framework.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    35   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    36   * \section IfxLld_ScuCcu_Std_Preparation Preparation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    37   * \subsection IfxLld_ScuCcu_Std_Include Include Files
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    38   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    39   * Include following header file into your C code:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    40   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    41   * #include <Scu/Std/IfxScuCcu.h>
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    42   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    43   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    44   * \subsection IfxLld_ScuCcu_Std_Variables Variables
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    45   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    46   * Declare the Clock Configuration variables in your C code:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    47   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    48   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    49   * // used globally
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    50   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    51   * // configuration for the PLL  steps
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    52   * static IfxScuCcu_PllStepsConfig IfxScuCcu_testPllConfigSteps[] = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    53   *     IFXSCU_CFG_PLL_STEPS
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    54   * };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    55   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    56   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    57   * // Default configuration for the Clock Configuration
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    58   * IfxScuCcu_Config                      IfxScuCcu_testClockConfig = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    59   *     {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    60   *        sizeof(IfxScuCcu_testPllConfigSteps) / sizeof(IfxScuCcu_PllStepsConfig),
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    61   *        (IfxScuCcu_PllStepsConfig *)IfxScuCcu_testPllConfigSteps,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    62   *        IFXSCU_CFG_PLL_INITIAL_STEP,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    63   *     },
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    64   *     IFXSCU_CFG_CLK_DISTRIBUTION,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    65   *     IFXSCU_CFG_FLASH_WAITSTATE,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    66   *     IFX_CFG_SCU_XTAL_FREQUENCY
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    67   * };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    68   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    69   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    70   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    71   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    72   * \subsection IfxLld_ScuCcu_Std_Init Module Initialisation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    73   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    74   * The module initialisation can be done in the same function. Here an example:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    75   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    76   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    77   *        // standard PLL & clock initialisation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    78   *         IfxScuCcu_init(&IfxScuCcu_testClockConfig);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    79   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    80   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    81   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    82   *    The PLL and clocks are now initialised based on the IFXSCU_CFG_XTAL_FREQ and  IFXSCU_CFG_PLL_FREQ values configured in Ifx_Cfg.h.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    83   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    84   * \}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    85   * \}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    86   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    87   * \defgroup IfxLld_Scu_Std_Ccu Ccu Basic Functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    88   * \ingroup IfxLld_Scu_Std
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    89   * \defgroup IfxLld_Scu_Std_Ccu_Ccu Clock Control Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    90   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    91   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Operative Clock Control Operative Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    92   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    93   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Configuration Clock Control Configuration Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    94   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    95   * \defgroup IfxLld_Scu_Std_Ccu_Enum Enumerations
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    96   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    97   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    98  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    99  #ifndef IFXSCUCCU_H
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   100  #define IFXSCUCCU_H 1
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   101  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   102  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   103  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   104  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   105  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   106  #include "_Impl/IfxScu_cfg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   107  #include "Scu/Std/IfxScuWdt.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   108  #include "Cpu/Std/IfxCpu.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   109  #include "IfxStm_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   110  #include "IfxScu_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   111  #include "IfxFlash_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   112  #include "_PinMap/IfxScu_PinMap.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   113  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   114  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   115  /*-----------------------------------Macros-----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   116  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   117  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   118  /** \brief Oscillator stability check timeout count
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   119   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   120  #define IFXSCUCCU_OSC_STABLECHK_TIME (640)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   121  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   122  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   123  /*------------------------------Type Definitions------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   124  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   125  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   126  /** \brief Function pointer type for the hooks
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   127   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   128   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   129  typedef void (*IfxScuCcu_PllStepsFunctionHook)(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   130  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   131  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   132  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   133  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   134  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   135  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   136   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   137  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   138  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   139  /** \addtogroup IfxLld_Scu_Std_Ccu_Enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   140   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   141  /** \brief MODULE_SCU.PLLCON1.B.K1DIV, specifies the K1-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   142   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   143  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   144  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   145      IfxScuCcu_K1divider_1 = 0,      /**< \brief K1-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   146      IfxScuCcu_K1divider_2,          /**< \brief K1-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   147      IfxScuCcu_K1divider_3,          /**< \brief K1-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   148      IfxScuCcu_K1divider_4,          /**< \brief K1-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   149      IfxScuCcu_K1divider_5,          /**< \brief K1-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   150      IfxScuCcu_K1divider_6,          /**< \brief K1-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   151      IfxScuCcu_K1divider_7,          /**< \brief K1-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   152      IfxScuCcu_K1divider_8,          /**< \brief K1-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   153      IfxScuCcu_K1divider_9,          /**< \brief K1-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   154      IfxScuCcu_K1divider_10,         /**< \brief K1-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   155      IfxScuCcu_K1divider_11,         /**< \brief K1-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   156      IfxScuCcu_K1divider_12,         /**< \brief K1-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   157      IfxScuCcu_K1divider_13,         /**< \brief K1-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   158      IfxScuCcu_K1divider_14,         /**< \brief K1-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   159      IfxScuCcu_K1divider_15,         /**< \brief K1-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   160      IfxScuCcu_K1divider_16,         /**< \brief K1-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   161      IfxScuCcu_K1divider_17,         /**< \brief K1-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   162      IfxScuCcu_K1divider_18,         /**< \brief K1-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   163      IfxScuCcu_K1divider_19,         /**< \brief K1-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   164      IfxScuCcu_K1divider_20,         /**< \brief K1-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   165      IfxScuCcu_K1divider_21,         /**< \brief K1-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   166      IfxScuCcu_K1divider_22,         /**< \brief K1-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   167      IfxScuCcu_K1divider_23,         /**< \brief K1-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   168      IfxScuCcu_K1divider_24,         /**< \brief K1-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   169      IfxScuCcu_K1divider_25,         /**< \brief K1-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   170      IfxScuCcu_K1divider_26,         /**< \brief K1-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   171      IfxScuCcu_K1divider_27,         /**< \brief K1-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   172      IfxScuCcu_K1divider_28,         /**< \brief K1-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   173      IfxScuCcu_K1divider_29,         /**< \brief K1-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   174      IfxScuCcu_K1divider_30,         /**< \brief K1-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   175      IfxScuCcu_K1divider_31,         /**< \brief K1-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   176      IfxScuCcu_K1divider_32,         /**< \brief K1-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   177      IfxScuCcu_K1divider_33,         /**< \brief K1-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   178      IfxScuCcu_K1divider_34,         /**< \brief K1-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   179      IfxScuCcu_K1divider_35,         /**< \brief K1-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   180      IfxScuCcu_K1divider_36,         /**< \brief K1-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   181      IfxScuCcu_K1divider_37,         /**< \brief K1-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   182      IfxScuCcu_K1divider_38,         /**< \brief K1-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   183      IfxScuCcu_K1divider_39,         /**< \brief K1-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   184      IfxScuCcu_K1divider_40,         /**< \brief K1-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   185      IfxScuCcu_K1divider_41,         /**< \brief K1-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   186      IfxScuCcu_K1divider_42,         /**< \brief K1-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   187      IfxScuCcu_K1divider_43,         /**< \brief K1-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   188      IfxScuCcu_K1divider_44,         /**< \brief K1-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   189      IfxScuCcu_K1divider_45,         /**< \brief K1-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   190      IfxScuCcu_K1divider_46,         /**< \brief K1-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   191      IfxScuCcu_K1divider_47,         /**< \brief K1-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   192      IfxScuCcu_K1divider_48,         /**< \brief K1-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   193      IfxScuCcu_K1divider_49,         /**< \brief K1-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   194      IfxScuCcu_K1divider_50,         /**< \brief K1-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   195      IfxScuCcu_K1divider_51,         /**< \brief K1-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   196      IfxScuCcu_K1divider_52,         /**< \brief K1-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   197      IfxScuCcu_K1divider_53,         /**< \brief K1-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   198      IfxScuCcu_K1divider_54,         /**< \brief K1-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   199      IfxScuCcu_K1divider_55,         /**< \brief K1-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   200      IfxScuCcu_K1divider_56,         /**< \brief K1-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   201      IfxScuCcu_K1divider_57,         /**< \brief K1-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   202      IfxScuCcu_K1divider_58,         /**< \brief K1-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   203      IfxScuCcu_K1divider_59,         /**< \brief K1-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   204      IfxScuCcu_K1divider_60,         /**< \brief K1-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   205      IfxScuCcu_K1divider_61,         /**< \brief K1-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   206      IfxScuCcu_K1divider_62,         /**< \brief K1-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   207      IfxScuCcu_K1divider_63,         /**< \brief K1-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   208      IfxScuCcu_K1divider_64,         /**< \brief K1-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   209      IfxScuCcu_K1divider_65,         /**< \brief K1-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   210      IfxScuCcu_K1divider_66,         /**< \brief K1-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   211      IfxScuCcu_K1divider_67,         /**< \brief K1-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   212      IfxScuCcu_K1divider_68,         /**< \brief K1-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   213      IfxScuCcu_K1divider_69,         /**< \brief K1-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   214      IfxScuCcu_K1divider_70,         /**< \brief K1-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   215      IfxScuCcu_K1divider_71,         /**< \brief K1-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   216      IfxScuCcu_K1divider_72,         /**< \brief K1-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   217      IfxScuCcu_K1divider_73,         /**< \brief K1-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   218      IfxScuCcu_K1divider_74,         /**< \brief K1-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   219      IfxScuCcu_K1divider_75,         /**< \brief K1-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   220      IfxScuCcu_K1divider_76,         /**< \brief K1-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   221      IfxScuCcu_K1divider_77,         /**< \brief K1-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   222      IfxScuCcu_K1divider_78,         /**< \brief K1-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   223      IfxScuCcu_K1divider_79,         /**< \brief K1-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   224      IfxScuCcu_K1divider_80,         /**< \brief K1-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   225      IfxScuCcu_K1divider_81,         /**< \brief K1-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   226      IfxScuCcu_K1divider_82,         /**< \brief K1-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   227      IfxScuCcu_K1divider_83,         /**< \brief K1-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   228      IfxScuCcu_K1divider_84,         /**< \brief K1-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   229      IfxScuCcu_K1divider_85,         /**< \brief K1-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   230      IfxScuCcu_K1divider_86,         /**< \brief K1-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   231      IfxScuCcu_K1divider_87,         /**< \brief K1-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   232      IfxScuCcu_K1divider_88,         /**< \brief K1-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   233      IfxScuCcu_K1divider_89,         /**< \brief K1-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   234      IfxScuCcu_K1divider_90,         /**< \brief K1-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   235      IfxScuCcu_K1divider_91,         /**< \brief K1-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   236      IfxScuCcu_K1divider_92,         /**< \brief K1-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   237      IfxScuCcu_K1divider_93,         /**< \brief K1-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   238      IfxScuCcu_K1divider_94,         /**< \brief K1-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   239      IfxScuCcu_K1divider_95,         /**< \brief K1-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   240      IfxScuCcu_K1divider_96,         /**< \brief K1-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   241      IfxScuCcu_K1divider_97,         /**< \brief K1-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   242      IfxScuCcu_K1divider_98,         /**< \brief K1-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   243      IfxScuCcu_K1divider_99,         /**< \brief K1-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   244      IfxScuCcu_K1divider_100,        /**< \brief K1-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   245      IfxScuCcu_K1divider_101,        /**< \brief K1-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   246      IfxScuCcu_K1divider_102,        /**< \brief K1-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   247      IfxScuCcu_K1divider_103,        /**< \brief K1-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   248      IfxScuCcu_K1divider_104,        /**< \brief K1-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   249      IfxScuCcu_K1divider_105,        /**< \brief K1-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   250      IfxScuCcu_K1divider_106,        /**< \brief K1-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   251      IfxScuCcu_K1divider_107,        /**< \brief K1-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   252      IfxScuCcu_K1divider_108,        /**< \brief K1-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   253      IfxScuCcu_K1divider_109,        /**< \brief K1-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   254      IfxScuCcu_K1divider_110,        /**< \brief K1-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   255      IfxScuCcu_K1divider_111,        /**< \brief K1-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   256      IfxScuCcu_K1divider_112,        /**< \brief K1-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   257      IfxScuCcu_K1divider_113,        /**< \brief K1-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   258      IfxScuCcu_K1divider_114,        /**< \brief K1-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   259      IfxScuCcu_K1divider_115,        /**< \brief K1-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   260      IfxScuCcu_K1divider_116,        /**< \brief K1-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   261      IfxScuCcu_K1divider_117,        /**< \brief K1-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   262      IfxScuCcu_K1divider_118,        /**< \brief K1-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   263      IfxScuCcu_K1divider_119,        /**< \brief K1-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   264      IfxScuCcu_K1divider_120,        /**< \brief K1-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   265      IfxScuCcu_K1divider_121,        /**< \brief K1-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   266      IfxScuCcu_K1divider_122,        /**< \brief K1-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   267      IfxScuCcu_K1divider_123,        /**< \brief K1-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   268      IfxScuCcu_K1divider_124,        /**< \brief K1-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   269      IfxScuCcu_K1divider_125,        /**< \brief K1-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   270      IfxScuCcu_K1divider_126,        /**< \brief K1-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   271      IfxScuCcu_K1divider_127,        /**< \brief K1-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   272      IfxScuCcu_K1divider_128         /**< \brief K1-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   273  } IfxScuCcu_K1divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   274  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   275  /** \brief MODULE_SCU.PLLCON1.B.K2DIV, specifies the K2-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   276   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   277  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   278  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   279      IfxScuCcu_K2divider_1 = 0,      /**< \brief K2-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   280      IfxScuCcu_K2divider_2,          /**< \brief K2-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   281      IfxScuCcu_K2divider_3,          /**< \brief K2-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   282      IfxScuCcu_K2divider_4,          /**< \brief K2-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   283      IfxScuCcu_K2divider_5,          /**< \brief K2-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   284      IfxScuCcu_K2divider_6,          /**< \brief K2-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   285      IfxScuCcu_K2divider_7,          /**< \brief K2-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   286      IfxScuCcu_K2divider_8,          /**< \brief K2-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   287      IfxScuCcu_K2divider_9,          /**< \brief K2-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   288      IfxScuCcu_K2divider_10,         /**< \brief K2-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   289      IfxScuCcu_K2divider_11,         /**< \brief K2-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   290      IfxScuCcu_K2divider_12,         /**< \brief K2-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   291      IfxScuCcu_K2divider_13,         /**< \brief K2-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   292      IfxScuCcu_K2divider_14,         /**< \brief K2-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   293      IfxScuCcu_K2divider_15,         /**< \brief K2-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   294      IfxScuCcu_K2divider_16,         /**< \brief K2-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   295      IfxScuCcu_K2divider_17,         /**< \brief K2-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   296      IfxScuCcu_K2divider_18,         /**< \brief K2-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   297      IfxScuCcu_K2divider_19,         /**< \brief K2-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   298      IfxScuCcu_K2divider_20,         /**< \brief K2-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   299      IfxScuCcu_K2divider_21,         /**< \brief K2-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   300      IfxScuCcu_K2divider_22,         /**< \brief K2-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   301      IfxScuCcu_K2divider_23,         /**< \brief K2-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   302      IfxScuCcu_K2divider_24,         /**< \brief K2-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   303      IfxScuCcu_K2divider_25,         /**< \brief K2-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   304      IfxScuCcu_K2divider_26,         /**< \brief K2-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   305      IfxScuCcu_K2divider_27,         /**< \brief K2-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   306      IfxScuCcu_K2divider_28,         /**< \brief K2-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   307      IfxScuCcu_K2divider_29,         /**< \brief K2-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   308      IfxScuCcu_K2divider_30,         /**< \brief K2-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   309      IfxScuCcu_K2divider_31,         /**< \brief K2-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   310      IfxScuCcu_K2divider_32,         /**< \brief K2-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   311      IfxScuCcu_K2divider_33,         /**< \brief K2-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   312      IfxScuCcu_K2divider_34,         /**< \brief K2-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   313      IfxScuCcu_K2divider_35,         /**< \brief K2-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   314      IfxScuCcu_K2divider_36,         /**< \brief K2-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   315      IfxScuCcu_K2divider_37,         /**< \brief K2-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   316      IfxScuCcu_K2divider_38,         /**< \brief K2-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   317      IfxScuCcu_K2divider_39,         /**< \brief K2-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   318      IfxScuCcu_K2divider_40,         /**< \brief K2-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   319      IfxScuCcu_K2divider_41,         /**< \brief K2-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   320      IfxScuCcu_K2divider_42,         /**< \brief K2-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   321      IfxScuCcu_K2divider_43,         /**< \brief K2-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   322      IfxScuCcu_K2divider_44,         /**< \brief K2-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   323      IfxScuCcu_K2divider_45,         /**< \brief K2-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   324      IfxScuCcu_K2divider_46,         /**< \brief K2-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   325      IfxScuCcu_K2divider_47,         /**< \brief K2-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   326      IfxScuCcu_K2divider_48,         /**< \brief K2-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   327      IfxScuCcu_K2divider_49,         /**< \brief K2-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   328      IfxScuCcu_K2divider_50,         /**< \brief K2-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   329      IfxScuCcu_K2divider_51,         /**< \brief K2-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   330      IfxScuCcu_K2divider_52,         /**< \brief K2-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   331      IfxScuCcu_K2divider_53,         /**< \brief K2-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   332      IfxScuCcu_K2divider_54,         /**< \brief K2-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   333      IfxScuCcu_K2divider_55,         /**< \brief K2-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   334      IfxScuCcu_K2divider_56,         /**< \brief K2-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   335      IfxScuCcu_K2divider_57,         /**< \brief K2-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   336      IfxScuCcu_K2divider_58,         /**< \brief K2-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   337      IfxScuCcu_K2divider_59,         /**< \brief K2-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   338      IfxScuCcu_K2divider_60,         /**< \brief K2-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   339      IfxScuCcu_K2divider_61,         /**< \brief K2-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   340      IfxScuCcu_K2divider_62,         /**< \brief K2-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   341      IfxScuCcu_K2divider_63,         /**< \brief K2-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   342      IfxScuCcu_K2divider_64,         /**< \brief K2-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   343      IfxScuCcu_K2divider_65,         /**< \brief K2-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   344      IfxScuCcu_K2divider_66,         /**< \brief K2-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   345      IfxScuCcu_K2divider_67,         /**< \brief K2-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   346      IfxScuCcu_K2divider_68,         /**< \brief K2-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   347      IfxScuCcu_K2divider_69,         /**< \brief K2-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   348      IfxScuCcu_K2divider_70,         /**< \brief K2-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   349      IfxScuCcu_K2divider_71,         /**< \brief K2-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   350      IfxScuCcu_K2divider_72,         /**< \brief K2-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   351      IfxScuCcu_K2divider_73,         /**< \brief K2-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   352      IfxScuCcu_K2divider_74,         /**< \brief K2-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   353      IfxScuCcu_K2divider_75,         /**< \brief K2-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   354      IfxScuCcu_K2divider_76,         /**< \brief K2-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   355      IfxScuCcu_K2divider_77,         /**< \brief K2-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   356      IfxScuCcu_K2divider_78,         /**< \brief K2-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   357      IfxScuCcu_K2divider_79,         /**< \brief K2-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   358      IfxScuCcu_K2divider_80,         /**< \brief K2-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   359      IfxScuCcu_K2divider_81,         /**< \brief K2-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   360      IfxScuCcu_K2divider_82,         /**< \brief K2-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   361      IfxScuCcu_K2divider_83,         /**< \brief K2-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   362      IfxScuCcu_K2divider_84,         /**< \brief K2-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   363      IfxScuCcu_K2divider_85,         /**< \brief K2-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   364      IfxScuCcu_K2divider_86,         /**< \brief K2-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   365      IfxScuCcu_K2divider_87,         /**< \brief K2-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   366      IfxScuCcu_K2divider_88,         /**< \brief K2-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   367      IfxScuCcu_K2divider_89,         /**< \brief K2-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   368      IfxScuCcu_K2divider_90,         /**< \brief K2-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   369      IfxScuCcu_K2divider_91,         /**< \brief K2-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   370      IfxScuCcu_K2divider_92,         /**< \brief K2-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   371      IfxScuCcu_K2divider_93,         /**< \brief K2-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   372      IfxScuCcu_K2divider_94,         /**< \brief K2-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   373      IfxScuCcu_K2divider_95,         /**< \brief K2-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   374      IfxScuCcu_K2divider_96,         /**< \brief K2-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   375      IfxScuCcu_K2divider_97,         /**< \brief K2-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   376      IfxScuCcu_K2divider_98,         /**< \brief K2-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   377      IfxScuCcu_K2divider_99,         /**< \brief K2-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   378      IfxScuCcu_K2divider_100,        /**< \brief K2-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   379      IfxScuCcu_K2divider_101,        /**< \brief K2-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   380      IfxScuCcu_K2divider_102,        /**< \brief K2-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   381      IfxScuCcu_K2divider_103,        /**< \brief K2-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   382      IfxScuCcu_K2divider_104,        /**< \brief K2-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   383      IfxScuCcu_K2divider_105,        /**< \brief K2-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   384      IfxScuCcu_K2divider_106,        /**< \brief K2-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   385      IfxScuCcu_K2divider_107,        /**< \brief K2-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   386      IfxScuCcu_K2divider_108,        /**< \brief K2-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   387      IfxScuCcu_K2divider_109,        /**< \brief K2-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   388      IfxScuCcu_K2divider_110,        /**< \brief K2-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   389      IfxScuCcu_K2divider_111,        /**< \brief K2-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   390      IfxScuCcu_K2divider_112,        /**< \brief K2-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   391      IfxScuCcu_K2divider_113,        /**< \brief K2-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   392      IfxScuCcu_K2divider_114,        /**< \brief K2-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   393      IfxScuCcu_K2divider_115,        /**< \brief K2-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   394      IfxScuCcu_K2divider_116,        /**< \brief K2-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   395      IfxScuCcu_K2divider_117,        /**< \brief K2-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   396      IfxScuCcu_K2divider_118,        /**< \brief K2-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   397      IfxScuCcu_K2divider_119,        /**< \brief K2-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   398      IfxScuCcu_K2divider_120,        /**< \brief K2-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   399      IfxScuCcu_K2divider_121,        /**< \brief K2-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   400      IfxScuCcu_K2divider_122,        /**< \brief K2-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   401      IfxScuCcu_K2divider_123,        /**< \brief K2-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   402      IfxScuCcu_K2divider_124,        /**< \brief K2-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   403      IfxScuCcu_K2divider_125,        /**< \brief K2-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   404      IfxScuCcu_K2divider_126,        /**< \brief K2-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   405      IfxScuCcu_K2divider_127,        /**< \brief K2-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   406      IfxScuCcu_K2divider_128         /**< \brief K2-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   407  } IfxScuCcu_K2divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   408  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   409  /** \brief MODULE_SCU.PLLCON1.B.K3DIV, specifies the K3-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   410   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   411  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   412  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   413      IfxScuCcu_K3divider_1 = 0,      /**< \brief K3-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   414      IfxScuCcu_K3divider_2,          /**< \brief K3-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   415      IfxScuCcu_K3divider_3,          /**< \brief K3-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   416      IfxScuCcu_K3divider_4,          /**< \brief K3-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   417      IfxScuCcu_K3divider_5,          /**< \brief K3-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   418      IfxScuCcu_K3divider_6,          /**< \brief K3-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   419      IfxScuCcu_K3divider_7,          /**< \brief K3-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   420      IfxScuCcu_K3divider_8,          /**< \brief K3-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   421      IfxScuCcu_K3divider_9,          /**< \brief K3-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   422      IfxScuCcu_K3divider_10,         /**< \brief K3-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   423      IfxScuCcu_K3divider_11,         /**< \brief K3-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   424      IfxScuCcu_K3divider_12,         /**< \brief K3-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   425      IfxScuCcu_K3divider_13,         /**< \brief K3-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   426      IfxScuCcu_K3divider_14,         /**< \brief K3-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   427      IfxScuCcu_K3divider_15,         /**< \brief K3-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   428      IfxScuCcu_K3divider_16,         /**< \brief K3-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   429      IfxScuCcu_K3divider_17,         /**< \brief K3-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   430      IfxScuCcu_K3divider_18,         /**< \brief K3-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   431      IfxScuCcu_K3divider_19,         /**< \brief K3-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   432      IfxScuCcu_K3divider_20,         /**< \brief K3-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   433      IfxScuCcu_K3divider_21,         /**< \brief K3-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   434      IfxScuCcu_K3divider_22,         /**< \brief K3-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   435      IfxScuCcu_K3divider_23,         /**< \brief K3-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   436      IfxScuCcu_K3divider_24,         /**< \brief K3-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   437      IfxScuCcu_K3divider_25,         /**< \brief K3-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   438      IfxScuCcu_K3divider_26,         /**< \brief K3-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   439      IfxScuCcu_K3divider_27,         /**< \brief K3-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   440      IfxScuCcu_K3divider_28,         /**< \brief K3-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   441      IfxScuCcu_K3divider_29,         /**< \brief K3-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   442      IfxScuCcu_K3divider_30,         /**< \brief K3-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   443      IfxScuCcu_K3divider_31,         /**< \brief K3-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   444      IfxScuCcu_K3divider_32,         /**< \brief K3-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   445      IfxScuCcu_K3divider_33,         /**< \brief K3-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   446      IfxScuCcu_K3divider_34,         /**< \brief K3-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   447      IfxScuCcu_K3divider_35,         /**< \brief K3-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   448      IfxScuCcu_K3divider_36,         /**< \brief K3-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   449      IfxScuCcu_K3divider_37,         /**< \brief K3-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   450      IfxScuCcu_K3divider_38,         /**< \brief K3-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   451      IfxScuCcu_K3divider_39,         /**< \brief K3-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   452      IfxScuCcu_K3divider_40,         /**< \brief K3-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   453      IfxScuCcu_K3divider_41,         /**< \brief K3-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   454      IfxScuCcu_K3divider_42,         /**< \brief K3-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   455      IfxScuCcu_K3divider_43,         /**< \brief K3-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   456      IfxScuCcu_K3divider_44,         /**< \brief K3-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   457      IfxScuCcu_K3divider_45,         /**< \brief K3-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   458      IfxScuCcu_K3divider_46,         /**< \brief K3-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   459      IfxScuCcu_K3divider_47,         /**< \brief K3-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   460      IfxScuCcu_K3divider_48,         /**< \brief K3-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   461      IfxScuCcu_K3divider_49,         /**< \brief K3-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   462      IfxScuCcu_K3divider_50,         /**< \brief K3-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   463      IfxScuCcu_K3divider_51,         /**< \brief K3-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   464      IfxScuCcu_K3divider_52,         /**< \brief K3-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   465      IfxScuCcu_K3divider_53,         /**< \brief K3-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   466      IfxScuCcu_K3divider_54,         /**< \brief K3-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   467      IfxScuCcu_K3divider_55,         /**< \brief K3-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   468      IfxScuCcu_K3divider_56,         /**< \brief K3-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   469      IfxScuCcu_K3divider_57,         /**< \brief K3-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   470      IfxScuCcu_K3divider_58,         /**< \brief K3-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   471      IfxScuCcu_K3divider_59,         /**< \brief K3-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   472      IfxScuCcu_K3divider_60,         /**< \brief K3-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   473      IfxScuCcu_K3divider_61,         /**< \brief K3-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   474      IfxScuCcu_K3divider_62,         /**< \brief K3-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   475      IfxScuCcu_K3divider_63,         /**< \brief K3-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   476      IfxScuCcu_K3divider_64,         /**< \brief K3-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   477      IfxScuCcu_K3divider_65,         /**< \brief K3-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   478      IfxScuCcu_K3divider_66,         /**< \brief K3-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   479      IfxScuCcu_K3divider_67,         /**< \brief K3-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   480      IfxScuCcu_K3divider_68,         /**< \brief K3-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   481      IfxScuCcu_K3divider_69,         /**< \brief K3-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   482      IfxScuCcu_K3divider_70,         /**< \brief K3-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   483      IfxScuCcu_K3divider_71,         /**< \brief K3-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   484      IfxScuCcu_K3divider_72,         /**< \brief K3-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   485      IfxScuCcu_K3divider_73,         /**< \brief K3-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   486      IfxScuCcu_K3divider_74,         /**< \brief K3-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   487      IfxScuCcu_K3divider_75,         /**< \brief K3-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   488      IfxScuCcu_K3divider_76,         /**< \brief K3-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   489      IfxScuCcu_K3divider_77,         /**< \brief K3-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   490      IfxScuCcu_K3divider_78,         /**< \brief K3-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   491      IfxScuCcu_K3divider_79,         /**< \brief K3-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   492      IfxScuCcu_K3divider_80,         /**< \brief K3-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   493      IfxScuCcu_K3divider_81,         /**< \brief K3-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   494      IfxScuCcu_K3divider_82,         /**< \brief K3-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   495      IfxScuCcu_K3divider_83,         /**< \brief K3-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   496      IfxScuCcu_K3divider_84,         /**< \brief K3-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   497      IfxScuCcu_K3divider_85,         /**< \brief K3-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   498      IfxScuCcu_K3divider_86,         /**< \brief K3-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   499      IfxScuCcu_K3divider_87,         /**< \brief K3-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   500      IfxScuCcu_K3divider_88,         /**< \brief K3-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   501      IfxScuCcu_K3divider_89,         /**< \brief K3-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   502      IfxScuCcu_K3divider_90,         /**< \brief K3-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   503      IfxScuCcu_K3divider_91,         /**< \brief K3-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   504      IfxScuCcu_K3divider_92,         /**< \brief K3-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   505      IfxScuCcu_K3divider_93,         /**< \brief K3-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   506      IfxScuCcu_K3divider_94,         /**< \brief K3-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   507      IfxScuCcu_K3divider_95,         /**< \brief K3-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   508      IfxScuCcu_K3divider_96,         /**< \brief K3-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   509      IfxScuCcu_K3divider_97,         /**< \brief K3-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   510      IfxScuCcu_K3divider_98,         /**< \brief K3-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   511      IfxScuCcu_K3divider_99,         /**< \brief K3-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   512      IfxScuCcu_K3divider_100,        /**< \brief K3-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   513      IfxScuCcu_K3divider_101,        /**< \brief K3-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   514      IfxScuCcu_K3divider_102,        /**< \brief K3-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   515      IfxScuCcu_K3divider_103,        /**< \brief K3-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   516      IfxScuCcu_K3divider_104,        /**< \brief K3-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   517      IfxScuCcu_K3divider_105,        /**< \brief K3-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   518      IfxScuCcu_K3divider_106,        /**< \brief K3-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   519      IfxScuCcu_K3divider_107,        /**< \brief K3-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   520      IfxScuCcu_K3divider_108,        /**< \brief K3-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   521      IfxScuCcu_K3divider_109,        /**< \brief K3-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   522      IfxScuCcu_K3divider_110,        /**< \brief K3-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   523      IfxScuCcu_K3divider_111,        /**< \brief K3-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   524      IfxScuCcu_K3divider_112,        /**< \brief K3-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   525      IfxScuCcu_K3divider_113,        /**< \brief K3-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   526      IfxScuCcu_K3divider_114,        /**< \brief K3-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   527      IfxScuCcu_K3divider_115,        /**< \brief K3-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   528      IfxScuCcu_K3divider_116,        /**< \brief K3-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   529      IfxScuCcu_K3divider_117,        /**< \brief K3-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   530      IfxScuCcu_K3divider_118,        /**< \brief K3-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   531      IfxScuCcu_K3divider_119,        /**< \brief K3-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   532      IfxScuCcu_K3divider_120,        /**< \brief K3-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   533      IfxScuCcu_K3divider_121,        /**< \brief K3-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   534      IfxScuCcu_K3divider_122,        /**< \brief K3-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   535      IfxScuCcu_K3divider_123,        /**< \brief K3-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   536      IfxScuCcu_K3divider_124,        /**< \brief K3-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   537      IfxScuCcu_K3divider_125,        /**< \brief K3-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   538      IfxScuCcu_K3divider_126,        /**< \brief K3-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   539      IfxScuCcu_K3divider_127,        /**< \brief K3-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   540      IfxScuCcu_K3divider_128         /**< \brief K3-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   541  } IfxScuCcu_K3divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   542  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   543  /** \brief MODULE_SCU.PLLCON0.B.NDIV, specifies the N-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   544   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   545  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   546  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   547      IfxScuCcu_Ndivider_1 = 0,      /**< \brief  N-divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   548      IfxScuCcu_Ndivider_2,          /**< \brief  N-divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   549      IfxScuCcu_Ndivider_3,          /**< \brief  N-divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   550      IfxScuCcu_Ndivider_4,          /**< \brief  N-divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   551      IfxScuCcu_Ndivider_5,          /**< \brief  N-divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   552      IfxScuCcu_Ndivider_6,          /**< \brief  N-divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   553      IfxScuCcu_Ndivider_7,          /**< \brief  N-divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   554      IfxScuCcu_Ndivider_8,          /**< \brief  N-divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   555      IfxScuCcu_Ndivider_9,          /**< \brief  N-divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   556      IfxScuCcu_Ndivider_10,         /**< \brief  N-divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   557      IfxScuCcu_Ndivider_11,         /**< \brief  N-divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   558      IfxScuCcu_Ndivider_12,         /**< \brief  N-divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   559      IfxScuCcu_Ndivider_13,         /**< \brief  N-divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   560      IfxScuCcu_Ndivider_14,         /**< \brief  N-divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   561      IfxScuCcu_Ndivider_15,         /**< \brief  N-divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   562      IfxScuCcu_Ndivider_16,         /**< \brief  N-divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   563      IfxScuCcu_Ndivider_17,         /**< \brief  N-divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   564      IfxScuCcu_Ndivider_18,         /**< \brief  N-divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   565      IfxScuCcu_Ndivider_19,         /**< \brief  N-divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   566      IfxScuCcu_Ndivider_20,         /**< \brief  N-divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   567      IfxScuCcu_Ndivider_21,         /**< \brief  N-divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   568      IfxScuCcu_Ndivider_22,         /**< \brief  N-divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   569      IfxScuCcu_Ndivider_23,         /**< \brief  N-divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   570      IfxScuCcu_Ndivider_24,         /**< \brief  N-divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   571      IfxScuCcu_Ndivider_25,         /**< \brief  N-divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   572      IfxScuCcu_Ndivider_26,         /**< \brief  N-divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   573      IfxScuCcu_Ndivider_27,         /**< \brief  N-divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   574      IfxScuCcu_Ndivider_28,         /**< \brief  N-divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   575      IfxScuCcu_Ndivider_29,         /**< \brief  N-divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   576      IfxScuCcu_Ndivider_30,         /**< \brief  N-divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   577      IfxScuCcu_Ndivider_31,         /**< \brief  N-divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   578      IfxScuCcu_Ndivider_32,         /**< \brief  N-divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   579      IfxScuCcu_Ndivider_33,         /**< \brief  N-divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   580      IfxScuCcu_Ndivider_34,         /**< \brief  N-divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   581      IfxScuCcu_Ndivider_35,         /**< \brief  N-divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   582      IfxScuCcu_Ndivider_36,         /**< \brief  N-divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   583      IfxScuCcu_Ndivider_37,         /**< \brief  N-divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   584      IfxScuCcu_Ndivider_38,         /**< \brief  N-divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   585      IfxScuCcu_Ndivider_39,         /**< \brief  N-divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   586      IfxScuCcu_Ndivider_40,         /**< \brief  N-divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   587      IfxScuCcu_Ndivider_41,         /**< \brief  N-divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   588      IfxScuCcu_Ndivider_42,         /**< \brief  N-divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   589      IfxScuCcu_Ndivider_43,         /**< \brief  N-divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   590      IfxScuCcu_Ndivider_44,         /**< \brief  N-divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   591      IfxScuCcu_Ndivider_45,         /**< \brief  N-divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   592      IfxScuCcu_Ndivider_46,         /**< \brief  N-divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   593      IfxScuCcu_Ndivider_47,         /**< \brief  N-divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   594      IfxScuCcu_Ndivider_48,         /**< \brief  N-divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   595      IfxScuCcu_Ndivider_49,         /**< \brief  N-divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   596      IfxScuCcu_Ndivider_50,         /**< \brief  N-divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   597      IfxScuCcu_Ndivider_51,         /**< \brief  N-divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   598      IfxScuCcu_Ndivider_52,         /**< \brief  N-divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   599      IfxScuCcu_Ndivider_53,         /**< \brief  N-divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   600      IfxScuCcu_Ndivider_54,         /**< \brief  N-divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   601      IfxScuCcu_Ndivider_55,         /**< \brief  N-divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   602      IfxScuCcu_Ndivider_56,         /**< \brief  N-divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   603      IfxScuCcu_Ndivider_57,         /**< \brief  N-divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   604      IfxScuCcu_Ndivider_58,         /**< \brief  N-divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   605      IfxScuCcu_Ndivider_59,         /**< \brief  N-divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   606      IfxScuCcu_Ndivider_60,         /**< \brief  N-divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   607      IfxScuCcu_Ndivider_61,         /**< \brief  N-divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   608      IfxScuCcu_Ndivider_62,         /**< \brief  N-divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   609      IfxScuCcu_Ndivider_63,         /**< \brief  N-divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   610      IfxScuCcu_Ndivider_64,         /**< \brief  N-divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   611      IfxScuCcu_Ndivider_65,         /**< \brief  N-divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   612      IfxScuCcu_Ndivider_66,         /**< \brief  N-divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   613      IfxScuCcu_Ndivider_67,         /**< \brief  N-divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   614      IfxScuCcu_Ndivider_68,         /**< \brief  N-divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   615      IfxScuCcu_Ndivider_69,         /**< \brief  N-divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   616      IfxScuCcu_Ndivider_70,         /**< \brief  N-divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   617      IfxScuCcu_Ndivider_71,         /**< \brief  N-divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   618      IfxScuCcu_Ndivider_72,         /**< \brief  N-divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   619      IfxScuCcu_Ndivider_73,         /**< \brief  N-divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   620      IfxScuCcu_Ndivider_74,         /**< \brief  N-divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   621      IfxScuCcu_Ndivider_75,         /**< \brief  N-divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   622      IfxScuCcu_Ndivider_76,         /**< \brief  N-divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   623      IfxScuCcu_Ndivider_77,         /**< \brief  N-divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   624      IfxScuCcu_Ndivider_78,         /**< \brief  N-divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   625      IfxScuCcu_Ndivider_79,         /**< \brief  N-divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   626      IfxScuCcu_Ndivider_80,         /**< \brief  N-divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   627      IfxScuCcu_Ndivider_81,         /**< \brief  N-divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   628      IfxScuCcu_Ndivider_82,         /**< \brief  N-divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   629      IfxScuCcu_Ndivider_83,         /**< \brief  N-divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   630      IfxScuCcu_Ndivider_84,         /**< \brief  N-divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   631      IfxScuCcu_Ndivider_85,         /**< \brief  N-divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   632      IfxScuCcu_Ndivider_86,         /**< \brief  N-divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   633      IfxScuCcu_Ndivider_87,         /**< \brief  N-divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   634      IfxScuCcu_Ndivider_88,         /**< \brief  N-divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   635      IfxScuCcu_Ndivider_89,         /**< \brief  N-divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   636      IfxScuCcu_Ndivider_90,         /**< \brief  N-divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   637      IfxScuCcu_Ndivider_91,         /**< \brief  N-divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   638      IfxScuCcu_Ndivider_92,         /**< \brief  N-divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   639      IfxScuCcu_Ndivider_93,         /**< \brief  N-divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   640      IfxScuCcu_Ndivider_94,         /**< \brief  N-divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   641      IfxScuCcu_Ndivider_95,         /**< \brief  N-divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   642      IfxScuCcu_Ndivider_96,         /**< \brief  N-divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   643      IfxScuCcu_Ndivider_97,         /**< \brief  N-divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   644      IfxScuCcu_Ndivider_98,         /**< \brief  N-divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   645      IfxScuCcu_Ndivider_99,         /**< \brief  N-divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   646      IfxScuCcu_Ndivider_100,        /**< \brief  N-divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   647      IfxScuCcu_Ndivider_101,        /**< \brief  N-divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   648      IfxScuCcu_Ndivider_102,        /**< \brief  N-divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   649      IfxScuCcu_Ndivider_103,        /**< \brief  N-divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   650      IfxScuCcu_Ndivider_104,        /**< \brief  N-divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   651      IfxScuCcu_Ndivider_105,        /**< \brief  N-divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   652      IfxScuCcu_Ndivider_106,        /**< \brief  N-divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   653      IfxScuCcu_Ndivider_107,        /**< \brief  N-divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   654      IfxScuCcu_Ndivider_108,        /**< \brief  N-divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   655      IfxScuCcu_Ndivider_109,        /**< \brief  N-divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   656      IfxScuCcu_Ndivider_110,        /**< \brief  N-divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   657      IfxScuCcu_Ndivider_111,        /**< \brief  N-divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   658      IfxScuCcu_Ndivider_112,        /**< \brief  N-divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   659      IfxScuCcu_Ndivider_113,        /**< \brief  N-divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   660      IfxScuCcu_Ndivider_114,        /**< \brief  N-divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   661      IfxScuCcu_Ndivider_115,        /**< \brief  N-divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   662      IfxScuCcu_Ndivider_116,        /**< \brief  N-divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   663      IfxScuCcu_Ndivider_117,        /**< \brief  N-divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   664      IfxScuCcu_Ndivider_118,        /**< \brief  N-divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   665      IfxScuCcu_Ndivider_119,        /**< \brief  N-divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   666      IfxScuCcu_Ndivider_120,        /**< \brief  N-divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   667      IfxScuCcu_Ndivider_121,        /**< \brief  N-divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   668      IfxScuCcu_Ndivider_122,        /**< \brief  N-divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   669      IfxScuCcu_Ndivider_123,        /**< \brief  N-divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   670      IfxScuCcu_Ndivider_124,        /**< \brief  N-divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   671      IfxScuCcu_Ndivider_125,        /**< \brief  N-divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   672      IfxScuCcu_Ndivider_126,        /**< \brief  N-divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   673      IfxScuCcu_Ndivider_127,        /**< \brief  N-divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   674      IfxScuCcu_Ndivider_128         /**< \brief  N-divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   675  } IfxScuCcu_Ndivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   676  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   677  /** \brief MODULE_SCU.PLLCON0.B.PDIV, specifies the P-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   678   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   679  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   680  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   681      IfxScuCcu_Pdivider_1 = 0,      /**< \brief  P-divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   682      IfxScuCcu_Pdivider_2,          /**< \brief  P-divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   683      IfxScuCcu_Pdivider_3,          /**< \brief  P-divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   684      IfxScuCcu_Pdivider_4,          /**< \brief  P-divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   685      IfxScuCcu_Pdivider_5,          /**< \brief  P-divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   686      IfxScuCcu_Pdivider_6,          /**< \brief  P-divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   687      IfxScuCcu_Pdivider_7,          /**< \brief  P-divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   688      IfxScuCcu_Pdivider_8,          /**< \brief  P-divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   689      IfxScuCcu_Pdivider_9,          /**< \brief  P-divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   690      IfxScuCcu_Pdivider_10,         /**< \brief  P-divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   691      IfxScuCcu_Pdivider_11,         /**< \brief  P-divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   692      IfxScuCcu_Pdivider_12,         /**< \brief  P-divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   693      IfxScuCcu_Pdivider_13,         /**< \brief  P-divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   694      IfxScuCcu_Pdivider_14,         /**< \brief  P-divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   695      IfxScuCcu_Pdivider_15,         /**< \brief  P-divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   696      IfxScuCcu_Pdivider_16          /**< \brief  P-divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   697  } IfxScuCcu_Pdivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   698  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   699  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   700  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   701  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   702  /*-----------------------------Data Structures--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   703  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   704  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   705  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   706   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   707  /** \brief Configuration structure type for CCUCON registers.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   708   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   709  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   710  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   711      uint32 value;     /**< \brief CCUCON Register value to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   712      uint32 mask;      /**< \brief CCUCON Mask to select the bit fields to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   713  } IfxScuCcu_CcuconRegConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   714  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   715  /** \brief Configuration structure type for the Pll initial step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   716   * This structure must be used to configure the P, N and K2 dividers for initial step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   717   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   718  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   719  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   720      uint8   pDivider;      /**< \brief P divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   721      uint8   nDivider;      /**< \brief N divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   722      uint8   k2Initial;     /**< \brief K2 divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   723      float32 waitTime;      /**< \brief Wait time for for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   724  } IfxScuCcu_InitialStepConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   725  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   726  /** \brief Configuration structure type for the Pll Steps for current jump control.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   727   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   728  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   729  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   730      uint8                          k2Step;           /**< \brief K2 divider value for this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   731      float32                        waitTime;         /**< \brief Wait time for for this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   732      IfxScuCcu_PllStepsFunctionHook hookFunction;     /**< \brief Hook function called at the end of this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   733  } IfxScuCcu_PllStepsConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   734  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   735  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   736  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   737  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   738   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   739  /** \brief Configuration structure type for all the CCUCON registers to configure clock distribution.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   740   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   741  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   742  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   743      IfxScuCcu_CcuconRegConfig ccucon0;     /**< \brief CCUCON0 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   744      IfxScuCcu_CcuconRegConfig ccucon1;     /**< \brief CCUCON1 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   745      IfxScuCcu_CcuconRegConfig ccucon2;     /**< \brief CCUCON2 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   746      IfxScuCcu_CcuconRegConfig ccucon5;     /**< \brief CCUCON5 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   747      IfxScuCcu_CcuconRegConfig ccucon6;     /**< \brief CCUCON6 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   748      IfxScuCcu_CcuconRegConfig ccucon7;     /**< \brief CCUCON7 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   749      IfxScuCcu_CcuconRegConfig ccucon8;     /**< \brief CCUCON8 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   750  } IfxScuCcu_ClockDistributionConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   751  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   752  /** \brief Configuration structure type for the Flash waitstate configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   753   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   754  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   755  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   756      uint32 value;     /**< \brief FLASH.FCON Register value to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   757      uint32 mask;      /**< \brief FLASH.FCON Mask to select the bit fields to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   758  } IfxScuCcu_FlashWaitstateConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   759  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   760  /** \brief Configuration structure type for the System Pll step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   761   * This structure must be used to configure the P, N and K1 dividers .
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   762   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   763  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   764  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   765      uint8                       numOfPllDividerSteps;     /**< \brief Number of PLL divider steps during clock throttling. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   766      IfxScuCcu_PllStepsConfig   *pllDividerStep;           /**< \brief Pointer to the array of Pll divider step configuration. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   767      IfxScuCcu_InitialStepConfig pllInitialStep;           /**< \brief Configuration of first step which is same as internal osc frequency. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   768  } IfxScuCcu_SysPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   769  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   770  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   771  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   772  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   773   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   774  /** \brief Configuration structure SCU module
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   775   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   776  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   777  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   778      IfxScuCcu_SysPllConfig            sysPll;                       /**< \brief System PLL configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   779      IfxScuCcu_ClockDistributionConfig clockDistribution;            /**< \brief Configuration of of bus clocks and other module clock distribution. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   780      IfxScuCcu_FlashWaitstateConfig    flashFconWaitStateConfig;     /**< \brief Configuration of flash waitstate */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   781      uint32                            xtalFrequency;                /**< \brief Xtal Frequency */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   782  } IfxScuCcu_Config;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   783  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   784  /** \brief Configuration structure for E-ray PLL
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   785   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   786  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   787  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   788      IfxScuCcu_InitialStepConfig pllInitialStep;     /**< \brief Configuration of first step which is same as internal osc frequency. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   789  } IfxScuCcu_ErayPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   790  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   791  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   792  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   793  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Operative
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   794   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   795  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   796  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   797  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   798  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   799  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   800  /** \brief API to get EVR Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   801   * This API returns the constant which is specific to the ScuCcu of the controller.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   802   * \return EVR Oscillator frequency (fBACK or fEVR) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   803   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   804  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   805  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   806  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   807   * This API returns the  PLL2ERAY frequency based on the K3 divider value in PLLERAYCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   808   * \return PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   809   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   810  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   811  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   812  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   813   * This API returns the  PLL2 frequency based on the K3 divider value in PLLCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   814   * \return PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   815   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   816  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   817  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   818  /** \brief Returns the clock source selection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   819   * \return Clock source selection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   820   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   821  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   822  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   823  /** \brief API to get STM divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   824   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   825   * \return STM frequency (fSTM) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   826   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   827  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   828  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   829  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   830  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   831  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   832  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   833  /** \brief API to get BAUD1 divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   834   * This API returns the based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   835   * \return Baud1 frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   836   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   837  IFX_EXTERN float32 IfxScuCcu_getBaud1Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   838  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   839  /** \brief API to get BAUD2 divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   840   * This API returns the Baud2 frequency based on the divider value in CCUCON register and the fMAX.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   841   * \return Baud2 frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   842   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   843  IFX_EXTERN float32 IfxScuCcu_getBaud2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   844  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   845  /** \brief API to get BBB divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   846   * This API returns the BBBDivider frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   847   * \return BBB frequency (fBBB) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   848   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   849  IFX_EXTERN float32 IfxScuCcu_getBbbFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   850  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   851  /** \brief This API returns the Cpu frequency based on the divider value in CCUCON register and fSource frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   852   * \param cpu CPU number for which effective fCPU is sought
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   853   * \return Cpu[x] frequency in Hz, where x is cpu number passed as parameter
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   854   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   855  IFX_EXTERN float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   856  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   857  /** \brief API to get FSI2 divider frequency in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   858   * This API returns the fFSI2 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   859   * \return FSI2 frequency (fFSI2) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   860   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   861  IFX_EXTERN float32 IfxScuCcu_getFsi2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   862  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   863  /** \brief API to get FSI divider frequency in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   864   * This API returns the fFSI based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   865   * \return FSI frequency (fFSI) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   866   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   867  IFX_EXTERN float32 IfxScuCcu_getFsiFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   868  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   869  /** \brief API to get FMAX divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   870   * This API returns the fMax frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   871   * \return Max frequency (fMAX) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   872   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   873  IFX_EXTERN float32 IfxScuCcu_getMaxFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   874  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   875  /** \brief get source frequency fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   876   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   877   * \return Module frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   878   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   879  IFX_EXTERN float32 IfxScuCcu_getModuleFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   880  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   881  /** \brief API to get Oscillator 0 frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   882   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   883   * \return Osc0 frequency (fOSC0) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   884   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   885  IFX_EXTERN float32 IfxScuCcu_getOsc0Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   886  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   887  /** \brief API to get Oscillator 0 frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   888   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   889   * \return Osc frequency (fOSC) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   890   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   891  IFX_EXTERN float32 IfxScuCcu_getOscFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   892  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   893  /** \brief API to get actual PLL (Eray) frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   894   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   895   * \return frequency of Pll Eray (fPLLERAY) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   896   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   897  IFX_EXTERN float32 IfxScuCcu_getPllErayFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   898  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   899  /** \brief API to get actual ERAY PLL Voltage Controlled Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   900   * This API returns the based on the divider values in PLLERAYCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   901   * \return Pll (Eray) VCO frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   902   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   903  IFX_EXTERN float32 IfxScuCcu_getPllErayVcoFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   904  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   905  /** \brief API to get actual PLL output frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   906   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   907   * \return Pll (fPLL) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   908   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   909  IFX_EXTERN float32 IfxScuCcu_getPllFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   910  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   911  /** \brief API to get actual PLL Voltage Controlled Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   912   * This API returns the based on the divider values in PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   913   * \return Pll VCO frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   914   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   915  IFX_EXTERN float32 IfxScuCcu_getPllVcoFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   916  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   917  /** \brief get source frequency fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   918   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   919   * \return Effective fSOURCE in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   920   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   921  IFX_EXTERN float32 IfxScuCcu_getSourceFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   922  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   923  /** \brief API to get SPB divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   924   * This API returns the based on fSOURCE and also on Low power divider mode and/or SPBDIV divider value in CCUCON registers.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   925   * \return SPB frequency (fSPB) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   926   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   927  IFX_EXTERN float32 IfxScuCcu_getSpbFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   928  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   929  /** \brief API to get SRI divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   930   * This API returns the Sri frequency based on the divider values in CCUCON registers and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   931   * \return Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   932   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   933  IFX_EXTERN float32 IfxScuCcu_getSriFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   934  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   935  /** \brief API to set CPU frequency (with CPU divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   936   * This API configure CPU divider values in CCUCON registers. The actual frequency is always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   937   * \param cpu CPU number for which fCPU to be configured
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   938   * \param cpuFreq Desired CPU frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   939   * \return Actual CPU[x] frequency in Hz, where x is the cpu number passed as parameter
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   940   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   941  IFX_EXTERN float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   942  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   943  /** \brief API to configure PLL2ERAY (K3 Divider for ADC clock) for desired frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   944   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   945   * \param pll2ErayFreq PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   946   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   947   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   948  IFX_EXTERN float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   949  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   950  /** \brief API to configure PLL2 (K3 Divider for ADC clock) for desired frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   951   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   952   * \param pll2Freq PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   953   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   954   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   955  IFX_EXTERN float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   956  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   957  /** \brief API to set SPB frequency (with SPB divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   958   * This API configure SPB divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   959   * \param spbFreq Desired SPB frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   960   * \return Actual SPB frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   961   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   962  IFX_EXTERN float32 IfxScuCcu_setSpbFrequency(float32 spbFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   963  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   964  /** \brief API to set SRI frequency (with SRI divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   965   * This API configure Sri divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   966   * \param sriFreq Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   967   * \return Actual Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   968   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   969  IFX_EXTERN float32 IfxScuCcu_setSriFrequency(float32 sriFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   970  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   971  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   972  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   973  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Configuration
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   974   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   975  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   976  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   977  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   978  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   979  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   980  /** \brief The api calculates the system PLL divider values P, N, K based on given xtal frequency and PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   981   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   982   * \param fPll Desired PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   983   * \return 0- Success, 1 - Failure
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   984   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   985  IFX_EXTERN boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   986  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   987  /** \brief API to initialize the SCU Clock Control Unit.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   988   * This API initialize the PLL with ramp steps, BUS dividers for the configuration provided by the configuration structure.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   989   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   990   * \return Error status of the ScuCcu initialization process.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   991   * \retval TRUE: If an error occurred during initialization.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   992   * \retval FALSE: If initialization was successful.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   993   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   994  IFX_EXTERN boolean IfxScuCcu_init(const IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   995  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   996  /** \brief Initializes the clock configuration with default values
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   997   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   998   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   999   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1000  IFX_EXTERN void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1001  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1002  /** \brief API to initialize the SCU Eray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1003   * This API initialize the Eray PLL for the configuration provided by the configuration structure.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1004   * \param cfg Pointer to the configuration structure of the Eray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1005   * \return Error status of the ScuCcu Eray Pll initialization process.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1006   * \retval TRUE: If an error occurred during initialization.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1007   * \retval FALSE: If initialization was successful.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1008   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1009  IFX_EXTERN boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1010  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1011  /** \brief Initializes the clock configuration with default values
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1012   * \param cfg Pointer to the configuration structure of the ScuCcuEray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1013   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1014   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1015  IFX_EXTERN void IfxScuCcu_initErayPllConfig(IfxScuCcu_ErayPllConfig *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1016  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1017  /** \brief API to switch to Backup clock from the current PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1018   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1019   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1020   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1021  IFX_EXTERN void IfxScuCcu_switchToBackupClock(const IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1022  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1023  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1024  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1025  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1026  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1027  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1028  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1029  /** \brief API to get GTMdivider frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1030   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1031   * return GTM frequency (fGTM) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1032   * \return Gtm Frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1033   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1034  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1035  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1036  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1037  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1038  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1039  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1040  /** \brief API to set GTM frequency (with GTM divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1041   * This API configure GTM divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1042   * \param gtmFreq Desired GTM frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1043   * \return Actual GTM frequency in HZ
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1044   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1045  IFX_EXTERN float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1046  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1047  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1048  /*-------------------Global Exported Variables/Constants----------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1049  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1050  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1051  /** \brief Configuration structure for SCU CCU driver.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1052   * The values of this structure are defined as # defined macros in the implementation of Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1053   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1054  IFX_EXTERN const IfxScuCcu_Config IfxScuCcu_defaultClockConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1055  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1056  /** \brief Configuration structure for SCU CCU driver.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1057   * The values of this structure are defined as # defined macros in the implementation of Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1058   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1059  IFX_EXTERN const IfxScuCcu_ErayPllConfig IfxScuCcu_defaultErayPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1060  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1061  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1062  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1063  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1064  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1065  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1066  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1067      return IFXSCU_EVR_OSC_FREQUENCY;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1068  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1069  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1070  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1071  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1072  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1073      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.GTMDIV;
	call	IfxScuCcu_getSourceFrequency
.L1463:
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf0036035)
.L896:
	extr.u	d15,d15,#4,#4
	fcall	.cocofun_47
.L716:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1131  ncy();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1132  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1133  
	ret
.L707:
	
__IfxScuCcu_setGtmFrequency_function_end:
	.size	IfxScuCcu_setGtmFrequency,__IfxScuCcu_setGtmFrequency_function_end-IfxScuCcu_setGtmFrequency
.L428:
	; End of function
	
	.sdecl	'.text.IfxScuCcu..cocofun_48',code,cluster('.cocofun_48')
	.sect	'.text.IfxScuCcu..cocofun_48'
	.align	2
; Function .cocofun_48
.L261:
.cocofun_48:	.type	func
; Function body .cocofun_48, coco_iter:0
	div.f	d0,d2,d15
	ftoiz	d15,d0
.L889:
	itof	d1,d15
	sub.f	d0,d0,d1
	movh	d1,#16128
	cmp.f	d0,d0,d1
	extr.u	d0,d0,#2,#1
.L891:
	add	d15,d0
	fret
.L448:
	; End of function
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_setPll2ErayFrequency',code,cluster('IfxScuCcu_setPll2ErayFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_setPll2ErayFrequency'
	.align	2
	
	.global	IfxScuCcu_setPll2ErayFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1134  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1135  float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1136  {
; Function IfxScuCcu_setPll2ErayFrequency
.L263:
IfxScuCcu_setPll2ErayFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1137      uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1138      uint32 pll2Div  = (uint32)((IfxScuCcu_getPllErayVcoFrequency() / pll2ErayFreq) - 1);
	mov	d15,d4
	call	IfxScuWdt_getSafetyWatchdogPassword
.L898:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1139      {
	mov	d8,d2
	call	IfxScuCcu_getPllErayVcoFrequency
.L899:
	fcall	.cocofun_56
.L1148:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1140          IfxScuWdt_clearSafetyEndinit(password);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1141          SCU_PLLERAYCON1.B.K3DIV = pll2Div;
	call	IfxScuWdt_clearSafetyEndinit
.L903:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1142          IfxScuWdt_setSafetyEndinit(password);
	ld.w	d0,.45.cnt
.L1149:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1143      }
	mov	d4,d8
.L905:
	mov.a	a15,d0
	ld.bu	d0,[a15]
.L1150:
	insert	d15,d0,d15,#0,#4
	st.b	[a15],d15
.L904:
	call	IfxScuWdt_setSafetyEndinit
.L597:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     2   * \file IfxScuCcu.h
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     3   * \brief SCU  basic functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     4   * \ingroup IfxLld_Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     5   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     6   * \version iLLD_1_0_0_11_0
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     7   * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     8   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     9   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    11   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    12   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    13   * Infineon Technologies AG (Infineon) is supplying this file for use
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    14   * exclusively with Infineon's microcontroller products. This file can be freely
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    15   * distributed within development tools that are supporting such microcontroller
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    16   * products.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    17   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    18   * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    19   * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    20   * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    21   * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    22   * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    23   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    24   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    25   * \defgroup IfxLld_Scu SCU
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    26   * \addtogroup IfxLld_Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    27   * \{
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    28   * \defgroup IfxLld_ScuCcu How to use the Scu Clock driver?
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    29   * \addtogroup IfxLld_ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    30   * \{
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    31   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    32   * The Scu Clock control unit driver provides a default configuration for pll and Clock initialisation and set of peripheral clock configuration functions.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    33   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    34   * In the following sections it will be described, how to integrate the driver into the application framework.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    35   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    36   * \section IfxLld_ScuCcu_Std_Preparation Preparation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    37   * \subsection IfxLld_ScuCcu_Std_Include Include Files
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    38   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    39   * Include following header file into your C code:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    40   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    41   * #include <Scu/Std/IfxScuCcu.h>
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    42   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    43   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    44   * \subsection IfxLld_ScuCcu_Std_Variables Variables
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    45   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    46   * Declare the Clock Configuration variables in your C code:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    47   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    48   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    49   * // used globally
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    50   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    51   * // configuration for the PLL  steps
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    52   * static IfxScuCcu_PllStepsConfig IfxScuCcu_testPllConfigSteps[] = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    53   *     IFXSCU_CFG_PLL_STEPS
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    54   * };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    55   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    56   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    57   * // Default configuration for the Clock Configuration
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    58   * IfxScuCcu_Config                      IfxScuCcu_testClockConfig = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    59   *     {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    60   *        sizeof(IfxScuCcu_testPllConfigSteps) / sizeof(IfxScuCcu_PllStepsConfig),
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    61   *        (IfxScuCcu_PllStepsConfig *)IfxScuCcu_testPllConfigSteps,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    62   *        IFXSCU_CFG_PLL_INITIAL_STEP,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    63   *     },
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    64   *     IFXSCU_CFG_CLK_DISTRIBUTION,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    65   *     IFXSCU_CFG_FLASH_WAITSTATE,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    66   *     IFX_CFG_SCU_XTAL_FREQUENCY
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    67   * };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    68   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    69   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    70   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    71   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    72   * \subsection IfxLld_ScuCcu_Std_Init Module Initialisation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    73   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    74   * The module initialisation can be done in the same function. Here an example:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    75   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    76   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    77   *        // standard PLL & clock initialisation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    78   *         IfxScuCcu_init(&IfxScuCcu_testClockConfig);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    79   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    80   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    81   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    82   *    The PLL and clocks are now initialised based on the IFXSCU_CFG_XTAL_FREQ and  IFXSCU_CFG_PLL_FREQ values configured in Ifx_Cfg.h.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    83   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    84   * \}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    85   * \}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    86   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    87   * \defgroup IfxLld_Scu_Std_Ccu Ccu Basic Functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    88   * \ingroup IfxLld_Scu_Std
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    89   * \defgroup IfxLld_Scu_Std_Ccu_Ccu Clock Control Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    90   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    91   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Operative Clock Control Operative Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    92   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    93   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Configuration Clock Control Configuration Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    94   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    95   * \defgroup IfxLld_Scu_Std_Ccu_Enum Enumerations
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    96   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    97   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    98  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    99  #ifndef IFXSCUCCU_H
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   100  #define IFXSCUCCU_H 1
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   101  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   102  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   103  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   104  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   105  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   106  #include "_Impl/IfxScu_cfg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   107  #include "Scu/Std/IfxScuWdt.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   108  #include "Cpu/Std/IfxCpu.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   109  #include "IfxStm_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   110  #include "IfxScu_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   111  #include "IfxFlash_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   112  #include "_PinMap/IfxScu_PinMap.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   113  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   114  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   115  /*-----------------------------------Macros-----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   116  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   117  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   118  /** \brief Oscillator stability check timeout count
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   119   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   120  #define IFXSCUCCU_OSC_STABLECHK_TIME (640)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   121  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   122  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   123  /*------------------------------Type Definitions------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   124  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   125  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   126  /** \brief Function pointer type for the hooks
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   127   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   128   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   129  typedef void (*IfxScuCcu_PllStepsFunctionHook)(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   130  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   131  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   132  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   133  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   134  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   135  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   136   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   137  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   138  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   139  /** \addtogroup IfxLld_Scu_Std_Ccu_Enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   140   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   141  /** \brief MODULE_SCU.PLLCON1.B.K1DIV, specifies the K1-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   142   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   143  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   144  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   145      IfxScuCcu_K1divider_1 = 0,      /**< \brief K1-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   146      IfxScuCcu_K1divider_2,          /**< \brief K1-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   147      IfxScuCcu_K1divider_3,          /**< \brief K1-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   148      IfxScuCcu_K1divider_4,          /**< \brief K1-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   149      IfxScuCcu_K1divider_5,          /**< \brief K1-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   150      IfxScuCcu_K1divider_6,          /**< \brief K1-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   151      IfxScuCcu_K1divider_7,          /**< \brief K1-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   152      IfxScuCcu_K1divider_8,          /**< \brief K1-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   153      IfxScuCcu_K1divider_9,          /**< \brief K1-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   154      IfxScuCcu_K1divider_10,         /**< \brief K1-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   155      IfxScuCcu_K1divider_11,         /**< \brief K1-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   156      IfxScuCcu_K1divider_12,         /**< \brief K1-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   157      IfxScuCcu_K1divider_13,         /**< \brief K1-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   158      IfxScuCcu_K1divider_14,         /**< \brief K1-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   159      IfxScuCcu_K1divider_15,         /**< \brief K1-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   160      IfxScuCcu_K1divider_16,         /**< \brief K1-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   161      IfxScuCcu_K1divider_17,         /**< \brief K1-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   162      IfxScuCcu_K1divider_18,         /**< \brief K1-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   163      IfxScuCcu_K1divider_19,         /**< \brief K1-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   164      IfxScuCcu_K1divider_20,         /**< \brief K1-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   165      IfxScuCcu_K1divider_21,         /**< \brief K1-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   166      IfxScuCcu_K1divider_22,         /**< \brief K1-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   167      IfxScuCcu_K1divider_23,         /**< \brief K1-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   168      IfxScuCcu_K1divider_24,         /**< \brief K1-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   169      IfxScuCcu_K1divider_25,         /**< \brief K1-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   170      IfxScuCcu_K1divider_26,         /**< \brief K1-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   171      IfxScuCcu_K1divider_27,         /**< \brief K1-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   172      IfxScuCcu_K1divider_28,         /**< \brief K1-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   173      IfxScuCcu_K1divider_29,         /**< \brief K1-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   174      IfxScuCcu_K1divider_30,         /**< \brief K1-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   175      IfxScuCcu_K1divider_31,         /**< \brief K1-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   176      IfxScuCcu_K1divider_32,         /**< \brief K1-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   177      IfxScuCcu_K1divider_33,         /**< \brief K1-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   178      IfxScuCcu_K1divider_34,         /**< \brief K1-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   179      IfxScuCcu_K1divider_35,         /**< \brief K1-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   180      IfxScuCcu_K1divider_36,         /**< \brief K1-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   181      IfxScuCcu_K1divider_37,         /**< \brief K1-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   182      IfxScuCcu_K1divider_38,         /**< \brief K1-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   183      IfxScuCcu_K1divider_39,         /**< \brief K1-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   184      IfxScuCcu_K1divider_40,         /**< \brief K1-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   185      IfxScuCcu_K1divider_41,         /**< \brief K1-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   186      IfxScuCcu_K1divider_42,         /**< \brief K1-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   187      IfxScuCcu_K1divider_43,         /**< \brief K1-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   188      IfxScuCcu_K1divider_44,         /**< \brief K1-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   189      IfxScuCcu_K1divider_45,         /**< \brief K1-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   190      IfxScuCcu_K1divider_46,         /**< \brief K1-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   191      IfxScuCcu_K1divider_47,         /**< \brief K1-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   192      IfxScuCcu_K1divider_48,         /**< \brief K1-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   193      IfxScuCcu_K1divider_49,         /**< \brief K1-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   194      IfxScuCcu_K1divider_50,         /**< \brief K1-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   195      IfxScuCcu_K1divider_51,         /**< \brief K1-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   196      IfxScuCcu_K1divider_52,         /**< \brief K1-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   197      IfxScuCcu_K1divider_53,         /**< \brief K1-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   198      IfxScuCcu_K1divider_54,         /**< \brief K1-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   199      IfxScuCcu_K1divider_55,         /**< \brief K1-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   200      IfxScuCcu_K1divider_56,         /**< \brief K1-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   201      IfxScuCcu_K1divider_57,         /**< \brief K1-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   202      IfxScuCcu_K1divider_58,         /**< \brief K1-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   203      IfxScuCcu_K1divider_59,         /**< \brief K1-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   204      IfxScuCcu_K1divider_60,         /**< \brief K1-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   205      IfxScuCcu_K1divider_61,         /**< \brief K1-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   206      IfxScuCcu_K1divider_62,         /**< \brief K1-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   207      IfxScuCcu_K1divider_63,         /**< \brief K1-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   208      IfxScuCcu_K1divider_64,         /**< \brief K1-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   209      IfxScuCcu_K1divider_65,         /**< \brief K1-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   210      IfxScuCcu_K1divider_66,         /**< \brief K1-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   211      IfxScuCcu_K1divider_67,         /**< \brief K1-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   212      IfxScuCcu_K1divider_68,         /**< \brief K1-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   213      IfxScuCcu_K1divider_69,         /**< \brief K1-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   214      IfxScuCcu_K1divider_70,         /**< \brief K1-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   215      IfxScuCcu_K1divider_71,         /**< \brief K1-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   216      IfxScuCcu_K1divider_72,         /**< \brief K1-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   217      IfxScuCcu_K1divider_73,         /**< \brief K1-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   218      IfxScuCcu_K1divider_74,         /**< \brief K1-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   219      IfxScuCcu_K1divider_75,         /**< \brief K1-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   220      IfxScuCcu_K1divider_76,         /**< \brief K1-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   221      IfxScuCcu_K1divider_77,         /**< \brief K1-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   222      IfxScuCcu_K1divider_78,         /**< \brief K1-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   223      IfxScuCcu_K1divider_79,         /**< \brief K1-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   224      IfxScuCcu_K1divider_80,         /**< \brief K1-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   225      IfxScuCcu_K1divider_81,         /**< \brief K1-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   226      IfxScuCcu_K1divider_82,         /**< \brief K1-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   227      IfxScuCcu_K1divider_83,         /**< \brief K1-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   228      IfxScuCcu_K1divider_84,         /**< \brief K1-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   229      IfxScuCcu_K1divider_85,         /**< \brief K1-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   230      IfxScuCcu_K1divider_86,         /**< \brief K1-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   231      IfxScuCcu_K1divider_87,         /**< \brief K1-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   232      IfxScuCcu_K1divider_88,         /**< \brief K1-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   233      IfxScuCcu_K1divider_89,         /**< \brief K1-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   234      IfxScuCcu_K1divider_90,         /**< \brief K1-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   235      IfxScuCcu_K1divider_91,         /**< \brief K1-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   236      IfxScuCcu_K1divider_92,         /**< \brief K1-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   237      IfxScuCcu_K1divider_93,         /**< \brief K1-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   238      IfxScuCcu_K1divider_94,         /**< \brief K1-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   239      IfxScuCcu_K1divider_95,         /**< \brief K1-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   240      IfxScuCcu_K1divider_96,         /**< \brief K1-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   241      IfxScuCcu_K1divider_97,         /**< \brief K1-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   242      IfxScuCcu_K1divider_98,         /**< \brief K1-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   243      IfxScuCcu_K1divider_99,         /**< \brief K1-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   244      IfxScuCcu_K1divider_100,        /**< \brief K1-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   245      IfxScuCcu_K1divider_101,        /**< \brief K1-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   246      IfxScuCcu_K1divider_102,        /**< \brief K1-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   247      IfxScuCcu_K1divider_103,        /**< \brief K1-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   248      IfxScuCcu_K1divider_104,        /**< \brief K1-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   249      IfxScuCcu_K1divider_105,        /**< \brief K1-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   250      IfxScuCcu_K1divider_106,        /**< \brief K1-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   251      IfxScuCcu_K1divider_107,        /**< \brief K1-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   252      IfxScuCcu_K1divider_108,        /**< \brief K1-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   253      IfxScuCcu_K1divider_109,        /**< \brief K1-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   254      IfxScuCcu_K1divider_110,        /**< \brief K1-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   255      IfxScuCcu_K1divider_111,        /**< \brief K1-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   256      IfxScuCcu_K1divider_112,        /**< \brief K1-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   257      IfxScuCcu_K1divider_113,        /**< \brief K1-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   258      IfxScuCcu_K1divider_114,        /**< \brief K1-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   259      IfxScuCcu_K1divider_115,        /**< \brief K1-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   260      IfxScuCcu_K1divider_116,        /**< \brief K1-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   261      IfxScuCcu_K1divider_117,        /**< \brief K1-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   262      IfxScuCcu_K1divider_118,        /**< \brief K1-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   263      IfxScuCcu_K1divider_119,        /**< \brief K1-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   264      IfxScuCcu_K1divider_120,        /**< \brief K1-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   265      IfxScuCcu_K1divider_121,        /**< \brief K1-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   266      IfxScuCcu_K1divider_122,        /**< \brief K1-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   267      IfxScuCcu_K1divider_123,        /**< \brief K1-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   268      IfxScuCcu_K1divider_124,        /**< \brief K1-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   269      IfxScuCcu_K1divider_125,        /**< \brief K1-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   270      IfxScuCcu_K1divider_126,        /**< \brief K1-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   271      IfxScuCcu_K1divider_127,        /**< \brief K1-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   272      IfxScuCcu_K1divider_128         /**< \brief K1-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   273  } IfxScuCcu_K1divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   274  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   275  /** \brief MODULE_SCU.PLLCON1.B.K2DIV, specifies the K2-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   276   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   277  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   278  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   279      IfxScuCcu_K2divider_1 = 0,      /**< \brief K2-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   280      IfxScuCcu_K2divider_2,          /**< \brief K2-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   281      IfxScuCcu_K2divider_3,          /**< \brief K2-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   282      IfxScuCcu_K2divider_4,          /**< \brief K2-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   283      IfxScuCcu_K2divider_5,          /**< \brief K2-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   284      IfxScuCcu_K2divider_6,          /**< \brief K2-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   285      IfxScuCcu_K2divider_7,          /**< \brief K2-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   286      IfxScuCcu_K2divider_8,          /**< \brief K2-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   287      IfxScuCcu_K2divider_9,          /**< \brief K2-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   288      IfxScuCcu_K2divider_10,         /**< \brief K2-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   289      IfxScuCcu_K2divider_11,         /**< \brief K2-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   290      IfxScuCcu_K2divider_12,         /**< \brief K2-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   291      IfxScuCcu_K2divider_13,         /**< \brief K2-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   292      IfxScuCcu_K2divider_14,         /**< \brief K2-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   293      IfxScuCcu_K2divider_15,         /**< \brief K2-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   294      IfxScuCcu_K2divider_16,         /**< \brief K2-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   295      IfxScuCcu_K2divider_17,         /**< \brief K2-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   296      IfxScuCcu_K2divider_18,         /**< \brief K2-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   297      IfxScuCcu_K2divider_19,         /**< \brief K2-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   298      IfxScuCcu_K2divider_20,         /**< \brief K2-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   299      IfxScuCcu_K2divider_21,         /**< \brief K2-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   300      IfxScuCcu_K2divider_22,         /**< \brief K2-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   301      IfxScuCcu_K2divider_23,         /**< \brief K2-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   302      IfxScuCcu_K2divider_24,         /**< \brief K2-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   303      IfxScuCcu_K2divider_25,         /**< \brief K2-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   304      IfxScuCcu_K2divider_26,         /**< \brief K2-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   305      IfxScuCcu_K2divider_27,         /**< \brief K2-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   306      IfxScuCcu_K2divider_28,         /**< \brief K2-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   307      IfxScuCcu_K2divider_29,         /**< \brief K2-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   308      IfxScuCcu_K2divider_30,         /**< \brief K2-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   309      IfxScuCcu_K2divider_31,         /**< \brief K2-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   310      IfxScuCcu_K2divider_32,         /**< \brief K2-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   311      IfxScuCcu_K2divider_33,         /**< \brief K2-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   312      IfxScuCcu_K2divider_34,         /**< \brief K2-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   313      IfxScuCcu_K2divider_35,         /**< \brief K2-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   314      IfxScuCcu_K2divider_36,         /**< \brief K2-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   315      IfxScuCcu_K2divider_37,         /**< \brief K2-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   316      IfxScuCcu_K2divider_38,         /**< \brief K2-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   317      IfxScuCcu_K2divider_39,         /**< \brief K2-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   318      IfxScuCcu_K2divider_40,         /**< \brief K2-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   319      IfxScuCcu_K2divider_41,         /**< \brief K2-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   320      IfxScuCcu_K2divider_42,         /**< \brief K2-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   321      IfxScuCcu_K2divider_43,         /**< \brief K2-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   322      IfxScuCcu_K2divider_44,         /**< \brief K2-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   323      IfxScuCcu_K2divider_45,         /**< \brief K2-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   324      IfxScuCcu_K2divider_46,         /**< \brief K2-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   325      IfxScuCcu_K2divider_47,         /**< \brief K2-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   326      IfxScuCcu_K2divider_48,         /**< \brief K2-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   327      IfxScuCcu_K2divider_49,         /**< \brief K2-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   328      IfxScuCcu_K2divider_50,         /**< \brief K2-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   329      IfxScuCcu_K2divider_51,         /**< \brief K2-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   330      IfxScuCcu_K2divider_52,         /**< \brief K2-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   331      IfxScuCcu_K2divider_53,         /**< \brief K2-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   332      IfxScuCcu_K2divider_54,         /**< \brief K2-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   333      IfxScuCcu_K2divider_55,         /**< \brief K2-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   334      IfxScuCcu_K2divider_56,         /**< \brief K2-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   335      IfxScuCcu_K2divider_57,         /**< \brief K2-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   336      IfxScuCcu_K2divider_58,         /**< \brief K2-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   337      IfxScuCcu_K2divider_59,         /**< \brief K2-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   338      IfxScuCcu_K2divider_60,         /**< \brief K2-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   339      IfxScuCcu_K2divider_61,         /**< \brief K2-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   340      IfxScuCcu_K2divider_62,         /**< \brief K2-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   341      IfxScuCcu_K2divider_63,         /**< \brief K2-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   342      IfxScuCcu_K2divider_64,         /**< \brief K2-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   343      IfxScuCcu_K2divider_65,         /**< \brief K2-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   344      IfxScuCcu_K2divider_66,         /**< \brief K2-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   345      IfxScuCcu_K2divider_67,         /**< \brief K2-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   346      IfxScuCcu_K2divider_68,         /**< \brief K2-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   347      IfxScuCcu_K2divider_69,         /**< \brief K2-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   348      IfxScuCcu_K2divider_70,         /**< \brief K2-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   349      IfxScuCcu_K2divider_71,         /**< \brief K2-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   350      IfxScuCcu_K2divider_72,         /**< \brief K2-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   351      IfxScuCcu_K2divider_73,         /**< \brief K2-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   352      IfxScuCcu_K2divider_74,         /**< \brief K2-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   353      IfxScuCcu_K2divider_75,         /**< \brief K2-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   354      IfxScuCcu_K2divider_76,         /**< \brief K2-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   355      IfxScuCcu_K2divider_77,         /**< \brief K2-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   356      IfxScuCcu_K2divider_78,         /**< \brief K2-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   357      IfxScuCcu_K2divider_79,         /**< \brief K2-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   358      IfxScuCcu_K2divider_80,         /**< \brief K2-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   359      IfxScuCcu_K2divider_81,         /**< \brief K2-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   360      IfxScuCcu_K2divider_82,         /**< \brief K2-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   361      IfxScuCcu_K2divider_83,         /**< \brief K2-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   362      IfxScuCcu_K2divider_84,         /**< \brief K2-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   363      IfxScuCcu_K2divider_85,         /**< \brief K2-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   364      IfxScuCcu_K2divider_86,         /**< \brief K2-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   365      IfxScuCcu_K2divider_87,         /**< \brief K2-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   366      IfxScuCcu_K2divider_88,         /**< \brief K2-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   367      IfxScuCcu_K2divider_89,         /**< \brief K2-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   368      IfxScuCcu_K2divider_90,         /**< \brief K2-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   369      IfxScuCcu_K2divider_91,         /**< \brief K2-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   370      IfxScuCcu_K2divider_92,         /**< \brief K2-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   371      IfxScuCcu_K2divider_93,         /**< \brief K2-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   372      IfxScuCcu_K2divider_94,         /**< \brief K2-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   373      IfxScuCcu_K2divider_95,         /**< \brief K2-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   374      IfxScuCcu_K2divider_96,         /**< \brief K2-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   375      IfxScuCcu_K2divider_97,         /**< \brief K2-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   376      IfxScuCcu_K2divider_98,         /**< \brief K2-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   377      IfxScuCcu_K2divider_99,         /**< \brief K2-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   378      IfxScuCcu_K2divider_100,        /**< \brief K2-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   379      IfxScuCcu_K2divider_101,        /**< \brief K2-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   380      IfxScuCcu_K2divider_102,        /**< \brief K2-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   381      IfxScuCcu_K2divider_103,        /**< \brief K2-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   382      IfxScuCcu_K2divider_104,        /**< \brief K2-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   383      IfxScuCcu_K2divider_105,        /**< \brief K2-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   384      IfxScuCcu_K2divider_106,        /**< \brief K2-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   385      IfxScuCcu_K2divider_107,        /**< \brief K2-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   386      IfxScuCcu_K2divider_108,        /**< \brief K2-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   387      IfxScuCcu_K2divider_109,        /**< \brief K2-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   388      IfxScuCcu_K2divider_110,        /**< \brief K2-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   389      IfxScuCcu_K2divider_111,        /**< \brief K2-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   390      IfxScuCcu_K2divider_112,        /**< \brief K2-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   391      IfxScuCcu_K2divider_113,        /**< \brief K2-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   392      IfxScuCcu_K2divider_114,        /**< \brief K2-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   393      IfxScuCcu_K2divider_115,        /**< \brief K2-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   394      IfxScuCcu_K2divider_116,        /**< \brief K2-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   395      IfxScuCcu_K2divider_117,        /**< \brief K2-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   396      IfxScuCcu_K2divider_118,        /**< \brief K2-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   397      IfxScuCcu_K2divider_119,        /**< \brief K2-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   398      IfxScuCcu_K2divider_120,        /**< \brief K2-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   399      IfxScuCcu_K2divider_121,        /**< \brief K2-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   400      IfxScuCcu_K2divider_122,        /**< \brief K2-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   401      IfxScuCcu_K2divider_123,        /**< \brief K2-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   402      IfxScuCcu_K2divider_124,        /**< \brief K2-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   403      IfxScuCcu_K2divider_125,        /**< \brief K2-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   404      IfxScuCcu_K2divider_126,        /**< \brief K2-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   405      IfxScuCcu_K2divider_127,        /**< \brief K2-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   406      IfxScuCcu_K2divider_128         /**< \brief K2-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   407  } IfxScuCcu_K2divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   408  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   409  /** \brief MODULE_SCU.PLLCON1.B.K3DIV, specifies the K3-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   410   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   411  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   412  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   413      IfxScuCcu_K3divider_1 = 0,      /**< \brief K3-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   414      IfxScuCcu_K3divider_2,          /**< \brief K3-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   415      IfxScuCcu_K3divider_3,          /**< \brief K3-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   416      IfxScuCcu_K3divider_4,          /**< \brief K3-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   417      IfxScuCcu_K3divider_5,          /**< \brief K3-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   418      IfxScuCcu_K3divider_6,          /**< \brief K3-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   419      IfxScuCcu_K3divider_7,          /**< \brief K3-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   420      IfxScuCcu_K3divider_8,          /**< \brief K3-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   421      IfxScuCcu_K3divider_9,          /**< \brief K3-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   422      IfxScuCcu_K3divider_10,         /**< \brief K3-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   423      IfxScuCcu_K3divider_11,         /**< \brief K3-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   424      IfxScuCcu_K3divider_12,         /**< \brief K3-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   425      IfxScuCcu_K3divider_13,         /**< \brief K3-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   426      IfxScuCcu_K3divider_14,         /**< \brief K3-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   427      IfxScuCcu_K3divider_15,         /**< \brief K3-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   428      IfxScuCcu_K3divider_16,         /**< \brief K3-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   429      IfxScuCcu_K3divider_17,         /**< \brief K3-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   430      IfxScuCcu_K3divider_18,         /**< \brief K3-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   431      IfxScuCcu_K3divider_19,         /**< \brief K3-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   432      IfxScuCcu_K3divider_20,         /**< \brief K3-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   433      IfxScuCcu_K3divider_21,         /**< \brief K3-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   434      IfxScuCcu_K3divider_22,         /**< \brief K3-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   435      IfxScuCcu_K3divider_23,         /**< \brief K3-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   436      IfxScuCcu_K3divider_24,         /**< \brief K3-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   437      IfxScuCcu_K3divider_25,         /**< \brief K3-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   438      IfxScuCcu_K3divider_26,         /**< \brief K3-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   439      IfxScuCcu_K3divider_27,         /**< \brief K3-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   440      IfxScuCcu_K3divider_28,         /**< \brief K3-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   441      IfxScuCcu_K3divider_29,         /**< \brief K3-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   442      IfxScuCcu_K3divider_30,         /**< \brief K3-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   443      IfxScuCcu_K3divider_31,         /**< \brief K3-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   444      IfxScuCcu_K3divider_32,         /**< \brief K3-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   445      IfxScuCcu_K3divider_33,         /**< \brief K3-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   446      IfxScuCcu_K3divider_34,         /**< \brief K3-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   447      IfxScuCcu_K3divider_35,         /**< \brief K3-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   448      IfxScuCcu_K3divider_36,         /**< \brief K3-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   449      IfxScuCcu_K3divider_37,         /**< \brief K3-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   450      IfxScuCcu_K3divider_38,         /**< \brief K3-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   451      IfxScuCcu_K3divider_39,         /**< \brief K3-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   452      IfxScuCcu_K3divider_40,         /**< \brief K3-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   453      IfxScuCcu_K3divider_41,         /**< \brief K3-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   454      IfxScuCcu_K3divider_42,         /**< \brief K3-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   455      IfxScuCcu_K3divider_43,         /**< \brief K3-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   456      IfxScuCcu_K3divider_44,         /**< \brief K3-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   457      IfxScuCcu_K3divider_45,         /**< \brief K3-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   458      IfxScuCcu_K3divider_46,         /**< \brief K3-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   459      IfxScuCcu_K3divider_47,         /**< \brief K3-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   460      IfxScuCcu_K3divider_48,         /**< \brief K3-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   461      IfxScuCcu_K3divider_49,         /**< \brief K3-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   462      IfxScuCcu_K3divider_50,         /**< \brief K3-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   463      IfxScuCcu_K3divider_51,         /**< \brief K3-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   464      IfxScuCcu_K3divider_52,         /**< \brief K3-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   465      IfxScuCcu_K3divider_53,         /**< \brief K3-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   466      IfxScuCcu_K3divider_54,         /**< \brief K3-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   467      IfxScuCcu_K3divider_55,         /**< \brief K3-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   468      IfxScuCcu_K3divider_56,         /**< \brief K3-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   469      IfxScuCcu_K3divider_57,         /**< \brief K3-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   470      IfxScuCcu_K3divider_58,         /**< \brief K3-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   471      IfxScuCcu_K3divider_59,         /**< \brief K3-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   472      IfxScuCcu_K3divider_60,         /**< \brief K3-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   473      IfxScuCcu_K3divider_61,         /**< \brief K3-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   474      IfxScuCcu_K3divider_62,         /**< \brief K3-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   475      IfxScuCcu_K3divider_63,         /**< \brief K3-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   476      IfxScuCcu_K3divider_64,         /**< \brief K3-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   477      IfxScuCcu_K3divider_65,         /**< \brief K3-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   478      IfxScuCcu_K3divider_66,         /**< \brief K3-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   479      IfxScuCcu_K3divider_67,         /**< \brief K3-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   480      IfxScuCcu_K3divider_68,         /**< \brief K3-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   481      IfxScuCcu_K3divider_69,         /**< \brief K3-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   482      IfxScuCcu_K3divider_70,         /**< \brief K3-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   483      IfxScuCcu_K3divider_71,         /**< \brief K3-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   484      IfxScuCcu_K3divider_72,         /**< \brief K3-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   485      IfxScuCcu_K3divider_73,         /**< \brief K3-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   486      IfxScuCcu_K3divider_74,         /**< \brief K3-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   487      IfxScuCcu_K3divider_75,         /**< \brief K3-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   488      IfxScuCcu_K3divider_76,         /**< \brief K3-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   489      IfxScuCcu_K3divider_77,         /**< \brief K3-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   490      IfxScuCcu_K3divider_78,         /**< \brief K3-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   491      IfxScuCcu_K3divider_79,         /**< \brief K3-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   492      IfxScuCcu_K3divider_80,         /**< \brief K3-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   493      IfxScuCcu_K3divider_81,         /**< \brief K3-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   494      IfxScuCcu_K3divider_82,         /**< \brief K3-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   495      IfxScuCcu_K3divider_83,         /**< \brief K3-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   496      IfxScuCcu_K3divider_84,         /**< \brief K3-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   497      IfxScuCcu_K3divider_85,         /**< \brief K3-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   498      IfxScuCcu_K3divider_86,         /**< \brief K3-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   499      IfxScuCcu_K3divider_87,         /**< \brief K3-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   500      IfxScuCcu_K3divider_88,         /**< \brief K3-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   501      IfxScuCcu_K3divider_89,         /**< \brief K3-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   502      IfxScuCcu_K3divider_90,         /**< \brief K3-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   503      IfxScuCcu_K3divider_91,         /**< \brief K3-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   504      IfxScuCcu_K3divider_92,         /**< \brief K3-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   505      IfxScuCcu_K3divider_93,         /**< \brief K3-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   506      IfxScuCcu_K3divider_94,         /**< \brief K3-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   507      IfxScuCcu_K3divider_95,         /**< \brief K3-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   508      IfxScuCcu_K3divider_96,         /**< \brief K3-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   509      IfxScuCcu_K3divider_97,         /**< \brief K3-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   510      IfxScuCcu_K3divider_98,         /**< \brief K3-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   511      IfxScuCcu_K3divider_99,         /**< \brief K3-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   512      IfxScuCcu_K3divider_100,        /**< \brief K3-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   513      IfxScuCcu_K3divider_101,        /**< \brief K3-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   514      IfxScuCcu_K3divider_102,        /**< \brief K3-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   515      IfxScuCcu_K3divider_103,        /**< \brief K3-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   516      IfxScuCcu_K3divider_104,        /**< \brief K3-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   517      IfxScuCcu_K3divider_105,        /**< \brief K3-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   518      IfxScuCcu_K3divider_106,        /**< \brief K3-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   519      IfxScuCcu_K3divider_107,        /**< \brief K3-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   520      IfxScuCcu_K3divider_108,        /**< \brief K3-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   521      IfxScuCcu_K3divider_109,        /**< \brief K3-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   522      IfxScuCcu_K3divider_110,        /**< \brief K3-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   523      IfxScuCcu_K3divider_111,        /**< \brief K3-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   524      IfxScuCcu_K3divider_112,        /**< \brief K3-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   525      IfxScuCcu_K3divider_113,        /**< \brief K3-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   526      IfxScuCcu_K3divider_114,        /**< \brief K3-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   527      IfxScuCcu_K3divider_115,        /**< \brief K3-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   528      IfxScuCcu_K3divider_116,        /**< \brief K3-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   529      IfxScuCcu_K3divider_117,        /**< \brief K3-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   530      IfxScuCcu_K3divider_118,        /**< \brief K3-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   531      IfxScuCcu_K3divider_119,        /**< \brief K3-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   532      IfxScuCcu_K3divider_120,        /**< \brief K3-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   533      IfxScuCcu_K3divider_121,        /**< \brief K3-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   534      IfxScuCcu_K3divider_122,        /**< \brief K3-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   535      IfxScuCcu_K3divider_123,        /**< \brief K3-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   536      IfxScuCcu_K3divider_124,        /**< \brief K3-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   537      IfxScuCcu_K3divider_125,        /**< \brief K3-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   538      IfxScuCcu_K3divider_126,        /**< \brief K3-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   539      IfxScuCcu_K3divider_127,        /**< \brief K3-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   540      IfxScuCcu_K3divider_128         /**< \brief K3-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   541  } IfxScuCcu_K3divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   542  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   543  /** \brief MODULE_SCU.PLLCON0.B.NDIV, specifies the N-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   544   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   545  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   546  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   547      IfxScuCcu_Ndivider_1 = 0,      /**< \brief  N-divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   548      IfxScuCcu_Ndivider_2,          /**< \brief  N-divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   549      IfxScuCcu_Ndivider_3,          /**< \brief  N-divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   550      IfxScuCcu_Ndivider_4,          /**< \brief  N-divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   551      IfxScuCcu_Ndivider_5,          /**< \brief  N-divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   552      IfxScuCcu_Ndivider_6,          /**< \brief  N-divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   553      IfxScuCcu_Ndivider_7,          /**< \brief  N-divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   554      IfxScuCcu_Ndivider_8,          /**< \brief  N-divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   555      IfxScuCcu_Ndivider_9,          /**< \brief  N-divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   556      IfxScuCcu_Ndivider_10,         /**< \brief  N-divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   557      IfxScuCcu_Ndivider_11,         /**< \brief  N-divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   558      IfxScuCcu_Ndivider_12,         /**< \brief  N-divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   559      IfxScuCcu_Ndivider_13,         /**< \brief  N-divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   560      IfxScuCcu_Ndivider_14,         /**< \brief  N-divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   561      IfxScuCcu_Ndivider_15,         /**< \brief  N-divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   562      IfxScuCcu_Ndivider_16,         /**< \brief  N-divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   563      IfxScuCcu_Ndivider_17,         /**< \brief  N-divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   564      IfxScuCcu_Ndivider_18,         /**< \brief  N-divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   565      IfxScuCcu_Ndivider_19,         /**< \brief  N-divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   566      IfxScuCcu_Ndivider_20,         /**< \brief  N-divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   567      IfxScuCcu_Ndivider_21,         /**< \brief  N-divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   568      IfxScuCcu_Ndivider_22,         /**< \brief  N-divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   569      IfxScuCcu_Ndivider_23,         /**< \brief  N-divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   570      IfxScuCcu_Ndivider_24,         /**< \brief  N-divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   571      IfxScuCcu_Ndivider_25,         /**< \brief  N-divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   572      IfxScuCcu_Ndivider_26,         /**< \brief  N-divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   573      IfxScuCcu_Ndivider_27,         /**< \brief  N-divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   574      IfxScuCcu_Ndivider_28,         /**< \brief  N-divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   575      IfxScuCcu_Ndivider_29,         /**< \brief  N-divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   576      IfxScuCcu_Ndivider_30,         /**< \brief  N-divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   577      IfxScuCcu_Ndivider_31,         /**< \brief  N-divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   578      IfxScuCcu_Ndivider_32,         /**< \brief  N-divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   579      IfxScuCcu_Ndivider_33,         /**< \brief  N-divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   580      IfxScuCcu_Ndivider_34,         /**< \brief  N-divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   581      IfxScuCcu_Ndivider_35,         /**< \brief  N-divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   582      IfxScuCcu_Ndivider_36,         /**< \brief  N-divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   583      IfxScuCcu_Ndivider_37,         /**< \brief  N-divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   584      IfxScuCcu_Ndivider_38,         /**< \brief  N-divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   585      IfxScuCcu_Ndivider_39,         /**< \brief  N-divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   586      IfxScuCcu_Ndivider_40,         /**< \brief  N-divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   587      IfxScuCcu_Ndivider_41,         /**< \brief  N-divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   588      IfxScuCcu_Ndivider_42,         /**< \brief  N-divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   589      IfxScuCcu_Ndivider_43,         /**< \brief  N-divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   590      IfxScuCcu_Ndivider_44,         /**< \brief  N-divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   591      IfxScuCcu_Ndivider_45,         /**< \brief  N-divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   592      IfxScuCcu_Ndivider_46,         /**< \brief  N-divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   593      IfxScuCcu_Ndivider_47,         /**< \brief  N-divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   594      IfxScuCcu_Ndivider_48,         /**< \brief  N-divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   595      IfxScuCcu_Ndivider_49,         /**< \brief  N-divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   596      IfxScuCcu_Ndivider_50,         /**< \brief  N-divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   597      IfxScuCcu_Ndivider_51,         /**< \brief  N-divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   598      IfxScuCcu_Ndivider_52,         /**< \brief  N-divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   599      IfxScuCcu_Ndivider_53,         /**< \brief  N-divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   600      IfxScuCcu_Ndivider_54,         /**< \brief  N-divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   601      IfxScuCcu_Ndivider_55,         /**< \brief  N-divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   602      IfxScuCcu_Ndivider_56,         /**< \brief  N-divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   603      IfxScuCcu_Ndivider_57,         /**< \brief  N-divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   604      IfxScuCcu_Ndivider_58,         /**< \brief  N-divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   605      IfxScuCcu_Ndivider_59,         /**< \brief  N-divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   606      IfxScuCcu_Ndivider_60,         /**< \brief  N-divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   607      IfxScuCcu_Ndivider_61,         /**< \brief  N-divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   608      IfxScuCcu_Ndivider_62,         /**< \brief  N-divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   609      IfxScuCcu_Ndivider_63,         /**< \brief  N-divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   610      IfxScuCcu_Ndivider_64,         /**< \brief  N-divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   611      IfxScuCcu_Ndivider_65,         /**< \brief  N-divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   612      IfxScuCcu_Ndivider_66,         /**< \brief  N-divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   613      IfxScuCcu_Ndivider_67,         /**< \brief  N-divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   614      IfxScuCcu_Ndivider_68,         /**< \brief  N-divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   615      IfxScuCcu_Ndivider_69,         /**< \brief  N-divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   616      IfxScuCcu_Ndivider_70,         /**< \brief  N-divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   617      IfxScuCcu_Ndivider_71,         /**< \brief  N-divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   618      IfxScuCcu_Ndivider_72,         /**< \brief  N-divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   619      IfxScuCcu_Ndivider_73,         /**< \brief  N-divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   620      IfxScuCcu_Ndivider_74,         /**< \brief  N-divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   621      IfxScuCcu_Ndivider_75,         /**< \brief  N-divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   622      IfxScuCcu_Ndivider_76,         /**< \brief  N-divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   623      IfxScuCcu_Ndivider_77,         /**< \brief  N-divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   624      IfxScuCcu_Ndivider_78,         /**< \brief  N-divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   625      IfxScuCcu_Ndivider_79,         /**< \brief  N-divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   626      IfxScuCcu_Ndivider_80,         /**< \brief  N-divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   627      IfxScuCcu_Ndivider_81,         /**< \brief  N-divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   628      IfxScuCcu_Ndivider_82,         /**< \brief  N-divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   629      IfxScuCcu_Ndivider_83,         /**< \brief  N-divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   630      IfxScuCcu_Ndivider_84,         /**< \brief  N-divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   631      IfxScuCcu_Ndivider_85,         /**< \brief  N-divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   632      IfxScuCcu_Ndivider_86,         /**< \brief  N-divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   633      IfxScuCcu_Ndivider_87,         /**< \brief  N-divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   634      IfxScuCcu_Ndivider_88,         /**< \brief  N-divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   635      IfxScuCcu_Ndivider_89,         /**< \brief  N-divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   636      IfxScuCcu_Ndivider_90,         /**< \brief  N-divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   637      IfxScuCcu_Ndivider_91,         /**< \brief  N-divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   638      IfxScuCcu_Ndivider_92,         /**< \brief  N-divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   639      IfxScuCcu_Ndivider_93,         /**< \brief  N-divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   640      IfxScuCcu_Ndivider_94,         /**< \brief  N-divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   641      IfxScuCcu_Ndivider_95,         /**< \brief  N-divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   642      IfxScuCcu_Ndivider_96,         /**< \brief  N-divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   643      IfxScuCcu_Ndivider_97,         /**< \brief  N-divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   644      IfxScuCcu_Ndivider_98,         /**< \brief  N-divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   645      IfxScuCcu_Ndivider_99,         /**< \brief  N-divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   646      IfxScuCcu_Ndivider_100,        /**< \brief  N-divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   647      IfxScuCcu_Ndivider_101,        /**< \brief  N-divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   648      IfxScuCcu_Ndivider_102,        /**< \brief  N-divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   649      IfxScuCcu_Ndivider_103,        /**< \brief  N-divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   650      IfxScuCcu_Ndivider_104,        /**< \brief  N-divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   651      IfxScuCcu_Ndivider_105,        /**< \brief  N-divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   652      IfxScuCcu_Ndivider_106,        /**< \brief  N-divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   653      IfxScuCcu_Ndivider_107,        /**< \brief  N-divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   654      IfxScuCcu_Ndivider_108,        /**< \brief  N-divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   655      IfxScuCcu_Ndivider_109,        /**< \brief  N-divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   656      IfxScuCcu_Ndivider_110,        /**< \brief  N-divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   657      IfxScuCcu_Ndivider_111,        /**< \brief  N-divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   658      IfxScuCcu_Ndivider_112,        /**< \brief  N-divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   659      IfxScuCcu_Ndivider_113,        /**< \brief  N-divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   660      IfxScuCcu_Ndivider_114,        /**< \brief  N-divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   661      IfxScuCcu_Ndivider_115,        /**< \brief  N-divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   662      IfxScuCcu_Ndivider_116,        /**< \brief  N-divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   663      IfxScuCcu_Ndivider_117,        /**< \brief  N-divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   664      IfxScuCcu_Ndivider_118,        /**< \brief  N-divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   665      IfxScuCcu_Ndivider_119,        /**< \brief  N-divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   666      IfxScuCcu_Ndivider_120,        /**< \brief  N-divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   667      IfxScuCcu_Ndivider_121,        /**< \brief  N-divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   668      IfxScuCcu_Ndivider_122,        /**< \brief  N-divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   669      IfxScuCcu_Ndivider_123,        /**< \brief  N-divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   670      IfxScuCcu_Ndivider_124,        /**< \brief  N-divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   671      IfxScuCcu_Ndivider_125,        /**< \brief  N-divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   672      IfxScuCcu_Ndivider_126,        /**< \brief  N-divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   673      IfxScuCcu_Ndivider_127,        /**< \brief  N-divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   674      IfxScuCcu_Ndivider_128         /**< \brief  N-divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   675  } IfxScuCcu_Ndivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   676  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   677  /** \brief MODULE_SCU.PLLCON0.B.PDIV, specifies the P-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   678   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   679  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   680  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   681      IfxScuCcu_Pdivider_1 = 0,      /**< \brief  P-divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   682      IfxScuCcu_Pdivider_2,          /**< \brief  P-divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   683      IfxScuCcu_Pdivider_3,          /**< \brief  P-divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   684      IfxScuCcu_Pdivider_4,          /**< \brief  P-divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   685      IfxScuCcu_Pdivider_5,          /**< \brief  P-divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   686      IfxScuCcu_Pdivider_6,          /**< \brief  P-divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   687      IfxScuCcu_Pdivider_7,          /**< \brief  P-divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   688      IfxScuCcu_Pdivider_8,          /**< \brief  P-divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   689      IfxScuCcu_Pdivider_9,          /**< \brief  P-divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   690      IfxScuCcu_Pdivider_10,         /**< \brief  P-divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   691      IfxScuCcu_Pdivider_11,         /**< \brief  P-divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   692      IfxScuCcu_Pdivider_12,         /**< \brief  P-divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   693      IfxScuCcu_Pdivider_13,         /**< \brief  P-divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   694      IfxScuCcu_Pdivider_14,         /**< \brief  P-divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   695      IfxScuCcu_Pdivider_15,         /**< \brief  P-divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   696      IfxScuCcu_Pdivider_16          /**< \brief  P-divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   697  } IfxScuCcu_Pdivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   698  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   699  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   700  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   701  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   702  /*-----------------------------Data Structures--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   703  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   704  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   705  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   706   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   707  /** \brief Configuration structure type for CCUCON registers.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   708   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   709  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   710  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   711      uint32 value;     /**< \brief CCUCON Register value to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   712      uint32 mask;      /**< \brief CCUCON Mask to select the bit fields to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   713  } IfxScuCcu_CcuconRegConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   714  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   715  /** \brief Configuration structure type for the Pll initial step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   716   * This structure must be used to configure the P, N and K2 dividers for initial step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   717   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   718  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   719  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   720      uint8   pDivider;      /**< \brief P divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   721      uint8   nDivider;      /**< \brief N divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   722      uint8   k2Initial;     /**< \brief K2 divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   723      float32 waitTime;      /**< \brief Wait time for for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   724  } IfxScuCcu_InitialStepConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   725  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   726  /** \brief Configuration structure type for the Pll Steps for current jump control.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   727   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   728  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   729  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   730      uint8                          k2Step;           /**< \brief K2 divider value for this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   731      float32                        waitTime;         /**< \brief Wait time for for this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   732      IfxScuCcu_PllStepsFunctionHook hookFunction;     /**< \brief Hook function called at the end of this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   733  } IfxScuCcu_PllStepsConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   734  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   735  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   736  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   737  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   738   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   739  /** \brief Configuration structure type for all the CCUCON registers to configure clock distribution.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   740   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   741  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   742  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   743      IfxScuCcu_CcuconRegConfig ccucon0;     /**< \brief CCUCON0 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   744      IfxScuCcu_CcuconRegConfig ccucon1;     /**< \brief CCUCON1 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   745      IfxScuCcu_CcuconRegConfig ccucon2;     /**< \brief CCUCON2 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   746      IfxScuCcu_CcuconRegConfig ccucon5;     /**< \brief CCUCON5 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   747      IfxScuCcu_CcuconRegConfig ccucon6;     /**< \brief CCUCON6 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   748      IfxScuCcu_CcuconRegConfig ccucon7;     /**< \brief CCUCON7 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   749      IfxScuCcu_CcuconRegConfig ccucon8;     /**< \brief CCUCON8 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   750  } IfxScuCcu_ClockDistributionConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   751  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   752  /** \brief Configuration structure type for the Flash waitstate configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   753   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   754  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   755  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   756      uint32 value;     /**< \brief FLASH.FCON Register value to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   757      uint32 mask;      /**< \brief FLASH.FCON Mask to select the bit fields to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   758  } IfxScuCcu_FlashWaitstateConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   759  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   760  /** \brief Configuration structure type for the System Pll step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   761   * This structure must be used to configure the P, N and K1 dividers .
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   762   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   763  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   764  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   765      uint8                       numOfPllDividerSteps;     /**< \brief Number of PLL divider steps during clock throttling. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   766      IfxScuCcu_PllStepsConfig   *pllDividerStep;           /**< \brief Pointer to the array of Pll divider step configuration. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   767      IfxScuCcu_InitialStepConfig pllInitialStep;           /**< \brief Configuration of first step which is same as internal osc frequency. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   768  } IfxScuCcu_SysPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   769  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   770  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   771  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   772  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   773   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   774  /** \brief Configuration structure SCU module
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   775   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   776  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   777  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   778      IfxScuCcu_SysPllConfig            sysPll;                       /**< \brief System PLL configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   779      IfxScuCcu_ClockDistributionConfig clockDistribution;            /**< \brief Configuration of of bus clocks and other module clock distribution. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   780      IfxScuCcu_FlashWaitstateConfig    flashFconWaitStateConfig;     /**< \brief Configuration of flash waitstate */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   781      uint32                            xtalFrequency;                /**< \brief Xtal Frequency */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   782  } IfxScuCcu_Config;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   783  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   784  /** \brief Configuration structure for E-ray PLL
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   785   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   786  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   787  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   788      IfxScuCcu_InitialStepConfig pllInitialStep;     /**< \brief Configuration of first step which is same as internal osc frequency. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   789  } IfxScuCcu_ErayPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   790  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   791  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   792  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   793  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Operative
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   794   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   795  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   796  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   797  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   798  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   799  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   800  /** \brief API to get EVR Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   801   * This API returns the constant which is specific to the ScuCcu of the controller.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   802   * \return EVR Oscillator frequency (fBACK or fEVR) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   803   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   804  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   805  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   806  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   807   * This API returns the  PLL2ERAY frequency based on the K3 divider value in PLLERAYCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   808   * \return PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   809   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   810  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   811  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   812  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   813   * This API returns the  PLL2 frequency based on the K3 divider value in PLLCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   814   * \return PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   815   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   816  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   817  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   818  /** \brief Returns the clock source selection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   819   * \return Clock source selection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   820   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   821  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   822  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   823  /** \brief API to get STM divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   824   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   825   * \return STM frequency (fSTM) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   826   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   827  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   828  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   829  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   830  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   831  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   832  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   833  /** \brief API to get BAUD1 divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   834   * This API returns the based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   835   * \return Baud1 frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   836   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   837  IFX_EXTERN float32 IfxScuCcu_getBaud1Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   838  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   839  /** \brief API to get BAUD2 divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   840   * This API returns the Baud2 frequency based on the divider value in CCUCON register and the fMAX.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   841   * \return Baud2 frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   842   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   843  IFX_EXTERN float32 IfxScuCcu_getBaud2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   844  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   845  /** \brief API to get BBB divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   846   * This API returns the BBBDivider frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   847   * \return BBB frequency (fBBB) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   848   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   849  IFX_EXTERN float32 IfxScuCcu_getBbbFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   850  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   851  /** \brief This API returns the Cpu frequency based on the divider value in CCUCON register and fSource frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   852   * \param cpu CPU number for which effective fCPU is sought
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   853   * \return Cpu[x] frequency in Hz, where x is cpu number passed as parameter
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   854   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   855  IFX_EXTERN float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   856  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   857  /** \brief API to get FSI2 divider frequency in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   858   * This API returns the fFSI2 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   859   * \return FSI2 frequency (fFSI2) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   860   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   861  IFX_EXTERN float32 IfxScuCcu_getFsi2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   862  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   863  /** \brief API to get FSI divider frequency in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   864   * This API returns the fFSI based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   865   * \return FSI frequency (fFSI) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   866   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   867  IFX_EXTERN float32 IfxScuCcu_getFsiFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   868  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   869  /** \brief API to get FMAX divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   870   * This API returns the fMax frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   871   * \return Max frequency (fMAX) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   872   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   873  IFX_EXTERN float32 IfxScuCcu_getMaxFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   874  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   875  /** \brief get source frequency fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   876   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   877   * \return Module frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   878   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   879  IFX_EXTERN float32 IfxScuCcu_getModuleFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   880  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   881  /** \brief API to get Oscillator 0 frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   882   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   883   * \return Osc0 frequency (fOSC0) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   884   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   885  IFX_EXTERN float32 IfxScuCcu_getOsc0Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   886  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   887  /** \brief API to get Oscillator 0 frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   888   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   889   * \return Osc frequency (fOSC) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   890   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   891  IFX_EXTERN float32 IfxScuCcu_getOscFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   892  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   893  /** \brief API to get actual PLL (Eray) frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   894   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   895   * \return frequency of Pll Eray (fPLLERAY) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   896   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   897  IFX_EXTERN float32 IfxScuCcu_getPllErayFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   898  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   899  /** \brief API to get actual ERAY PLL Voltage Controlled Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   900   * This API returns the based on the divider values in PLLERAYCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   901   * \return Pll (Eray) VCO frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   902   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   903  IFX_EXTERN float32 IfxScuCcu_getPllErayVcoFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   904  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   905  /** \brief API to get actual PLL output frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   906   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   907   * \return Pll (fPLL) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   908   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   909  IFX_EXTERN float32 IfxScuCcu_getPllFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   910  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   911  /** \brief API to get actual PLL Voltage Controlled Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   912   * This API returns the based on the divider values in PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   913   * \return Pll VCO frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   914   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   915  IFX_EXTERN float32 IfxScuCcu_getPllVcoFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   916  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   917  /** \brief get source frequency fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   918   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   919   * \return Effective fSOURCE in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   920   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   921  IFX_EXTERN float32 IfxScuCcu_getSourceFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   922  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   923  /** \brief API to get SPB divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   924   * This API returns the based on fSOURCE and also on Low power divider mode and/or SPBDIV divider value in CCUCON registers.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   925   * \return SPB frequency (fSPB) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   926   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   927  IFX_EXTERN float32 IfxScuCcu_getSpbFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   928  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   929  /** \brief API to get SRI divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   930   * This API returns the Sri frequency based on the divider values in CCUCON registers and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   931   * \return Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   932   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   933  IFX_EXTERN float32 IfxScuCcu_getSriFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   934  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   935  /** \brief API to set CPU frequency (with CPU divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   936   * This API configure CPU divider values in CCUCON registers. The actual frequency is always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   937   * \param cpu CPU number for which fCPU to be configured
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   938   * \param cpuFreq Desired CPU frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   939   * \return Actual CPU[x] frequency in Hz, where x is the cpu number passed as parameter
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   940   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   941  IFX_EXTERN float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   942  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   943  /** \brief API to configure PLL2ERAY (K3 Divider for ADC clock) for desired frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   944   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   945   * \param pll2ErayFreq PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   946   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   947   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   948  IFX_EXTERN float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   949  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   950  /** \brief API to configure PLL2 (K3 Divider for ADC clock) for desired frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   951   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   952   * \param pll2Freq PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   953   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   954   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   955  IFX_EXTERN float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   956  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   957  /** \brief API to set SPB frequency (with SPB divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   958   * This API configure SPB divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   959   * \param spbFreq Desired SPB frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   960   * \return Actual SPB frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   961   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   962  IFX_EXTERN float32 IfxScuCcu_setSpbFrequency(float32 spbFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   963  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   964  /** \brief API to set SRI frequency (with SRI divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   965   * This API configure Sri divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   966   * \param sriFreq Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   967   * \return Actual Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   968   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   969  IFX_EXTERN float32 IfxScuCcu_setSriFrequency(float32 sriFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   970  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   971  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   972  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   973  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Configuration
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   974   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   975  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   976  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   977  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   978  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   979  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   980  /** \brief The api calculates the system PLL divider values P, N, K based on given xtal frequency and PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   981   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   982   * \param fPll Desired PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   983   * \return 0- Success, 1 - Failure
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   984   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   985  IFX_EXTERN boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   986  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   987  /** \brief API to initialize the SCU Clock Control Unit.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   988   * This API initialize the PLL with ramp steps, BUS dividers for the configuration provided by the configuration structure.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   989   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   990   * \return Error status of the ScuCcu initialization process.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   991   * \retval TRUE: If an error occurred during initialization.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   992   * \retval FALSE: If initialization was successful.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   993   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   994  IFX_EXTERN boolean IfxScuCcu_init(const IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   995  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   996  /** \brief Initializes the clock configuration with default values
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   997   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   998   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   999   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1000  IFX_EXTERN void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1001  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1002  /** \brief API to initialize the SCU Eray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1003   * This API initialize the Eray PLL for the configuration provided by the configuration structure.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1004   * \param cfg Pointer to the configuration structure of the Eray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1005   * \return Error status of the ScuCcu Eray Pll initialization process.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1006   * \retval TRUE: If an error occurred during initialization.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1007   * \retval FALSE: If initialization was successful.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1008   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1009  IFX_EXTERN boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1010  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1011  /** \brief Initializes the clock configuration with default values
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1012   * \param cfg Pointer to the configuration structure of the ScuCcuEray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1013   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1014   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1015  IFX_EXTERN void IfxScuCcu_initErayPllConfig(IfxScuCcu_ErayPllConfig *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1016  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1017  /** \brief API to switch to Backup clock from the current PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1018   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1019   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1020   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1021  IFX_EXTERN void IfxScuCcu_switchToBackupClock(const IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1022  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1023  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1024  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1025  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1026  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1027  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1028  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1029  /** \brief API to get GTMdivider frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1030   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1031   * return GTM frequency (fGTM) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1032   * \return Gtm Frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1033   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1034  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1035  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1036  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1037  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1038  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1039  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1040  /** \brief API to set GTM frequency (with GTM divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1041   * This API configure GTM divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1042   * \param gtmFreq Desired GTM frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1043   * \return Actual GTM frequency in HZ
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1044   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1045  IFX_EXTERN float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1046  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1047  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1048  /*-------------------Global Exported Variables/Constants----------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1049  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1050  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1051  /** \brief Configuration structure for SCU CCU driver.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1052   * The values of this structure are defined as # defined macros in the implementation of Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1053   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1054  IFX_EXTERN const IfxScuCcu_Config IfxScuCcu_defaultClockConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1055  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1056  /** \brief Configuration structure for SCU CCU driver.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1057   * The values of this structure are defined as # defined macros in the implementation of Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1058   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1059  IFX_EXTERN const IfxScuCcu_ErayPllConfig IfxScuCcu_defaultErayPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1060  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1061  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1062  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1063  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1064  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1065  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1066  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1067      return IFXSCU_EVR_OSC_FREQUENCY;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1068  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1069  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1070  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1071  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1072  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1073      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.GTMDIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1074  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1075  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1076  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1077  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1078  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1079      float32 pll2ErayFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1080  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1081      pll2ErayFrequency = IfxScuCcu_getPllErayVcoFrequency() / (SCU_PLLERAYCON1.B.K3DIV + 1);
	call	IfxScuCcu_getPllErayVcoFrequency
.L1151:
	ld.bu	d15,[a15]
	and	d15,#15
.L1152:
	add	d15,#1
	fcall	.cocofun_47
.L598:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1144  xScuCcu_getPll2ErayFrequency();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1145  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1146  
	ret
.L591:
	
__IfxScuCcu_setPll2ErayFrequency_function_end:
	.size	IfxScuCcu_setPll2ErayFrequency,__IfxScuCcu_setPll2ErayFrequency_function_end-IfxScuCcu_setPll2ErayFrequency
.L378:
	; End of function
	
	.sdecl	'.text.IfxScuCcu..cocofun_56',code,cluster('.cocofun_56')
	.sect	'.text.IfxScuCcu..cocofun_56'
	.align	2
; Function .cocofun_56
.L265:
.cocofun_56:	.type	func
; Function body .cocofun_56, coco_iter:0
	div.f	d15,d2,d15
.L900:
	movh	d0,#16256
.L1552:
	mov	d4,d8
.L901:
	sub.f	d15,d15,d0
.L902:
	ftouz	d15,d15
	fret
.L488:
	; End of function
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_setPll2Frequency',code,cluster('IfxScuCcu_setPll2Frequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_setPll2Frequency'
	.align	2
	
	.global	IfxScuCcu_setPll2Frequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1147  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1148  float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1149  {
; Function IfxScuCcu_setPll2Frequency
.L267:
IfxScuCcu_setPll2Frequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1150      uint16 endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1151      uint32 pll2Div        = (uint32)((IfxScuCcu_getPllVcoFrequency() / pll2Freq) - 1);
	mov	d15,d4
	call	IfxScuWdt_getSafetyWatchdogPassword
.L906:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1152      {
	mov	d8,d2
	call	IfxScuCcu_getPllVcoFrequency
.L907:
	fcall	.cocofun_56
.L908:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1153          IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1154          SCU_PLLCON1.B.K3DIV = pll2Div;
	call	IfxScuWdt_clearSafetyEndinit
.L909:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1155          IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
	ld.w	d0,.46.cnt
.L1157:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1156      }
	mov	d4,d8
.L911:
	mov.a	a15,d0
	ld.bu	d0,[a15]
.L1158:
	insert	d15,d0,d15,#0,#7
	st.b	[a15],d15
.L910:
	call	IfxScuWdt_setSafetyEndinit
.L606:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     2   * \file IfxScuCcu.h
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     3   * \brief SCU  basic functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     4   * \ingroup IfxLld_Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     5   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     6   * \version iLLD_1_0_0_11_0
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     7   * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     8   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     9   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    11   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    12   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    13   * Infineon Technologies AG (Infineon) is supplying this file for use
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    14   * exclusively with Infineon's microcontroller products. This file can be freely
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    15   * distributed within development tools that are supporting such microcontroller
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    16   * products.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    17   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    18   * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    19   * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    20   * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    21   * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    22   * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    23   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    24   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    25   * \defgroup IfxLld_Scu SCU
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    26   * \addtogroup IfxLld_Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    27   * \{
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    28   * \defgroup IfxLld_ScuCcu How to use the Scu Clock driver?
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    29   * \addtogroup IfxLld_ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    30   * \{
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    31   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    32   * The Scu Clock control unit driver provides a default configuration for pll and Clock initialisation and set of peripheral clock configuration functions.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    33   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    34   * In the following sections it will be described, how to integrate the driver into the application framework.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    35   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    36   * \section IfxLld_ScuCcu_Std_Preparation Preparation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    37   * \subsection IfxLld_ScuCcu_Std_Include Include Files
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    38   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    39   * Include following header file into your C code:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    40   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    41   * #include <Scu/Std/IfxScuCcu.h>
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    42   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    43   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    44   * \subsection IfxLld_ScuCcu_Std_Variables Variables
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    45   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    46   * Declare the Clock Configuration variables in your C code:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    47   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    48   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    49   * // used globally
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    50   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    51   * // configuration for the PLL  steps
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    52   * static IfxScuCcu_PllStepsConfig IfxScuCcu_testPllConfigSteps[] = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    53   *     IFXSCU_CFG_PLL_STEPS
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    54   * };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    55   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    56   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    57   * // Default configuration for the Clock Configuration
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    58   * IfxScuCcu_Config                      IfxScuCcu_testClockConfig = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    59   *     {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    60   *        sizeof(IfxScuCcu_testPllConfigSteps) / sizeof(IfxScuCcu_PllStepsConfig),
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    61   *        (IfxScuCcu_PllStepsConfig *)IfxScuCcu_testPllConfigSteps,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    62   *        IFXSCU_CFG_PLL_INITIAL_STEP,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    63   *     },
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    64   *     IFXSCU_CFG_CLK_DISTRIBUTION,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    65   *     IFXSCU_CFG_FLASH_WAITSTATE,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    66   *     IFX_CFG_SCU_XTAL_FREQUENCY
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    67   * };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    68   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    69   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    70   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    71   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    72   * \subsection IfxLld_ScuCcu_Std_Init Module Initialisation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    73   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    74   * The module initialisation can be done in the same function. Here an example:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    75   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    76   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    77   *        // standard PLL & clock initialisation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    78   *         IfxScuCcu_init(&IfxScuCcu_testClockConfig);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    79   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    80   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    81   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    82   *    The PLL and clocks are now initialised based on the IFXSCU_CFG_XTAL_FREQ and  IFXSCU_CFG_PLL_FREQ values configured in Ifx_Cfg.h.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    83   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    84   * \}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    85   * \}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    86   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    87   * \defgroup IfxLld_Scu_Std_Ccu Ccu Basic Functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    88   * \ingroup IfxLld_Scu_Std
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    89   * \defgroup IfxLld_Scu_Std_Ccu_Ccu Clock Control Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    90   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    91   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Operative Clock Control Operative Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    92   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    93   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Configuration Clock Control Configuration Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    94   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    95   * \defgroup IfxLld_Scu_Std_Ccu_Enum Enumerations
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    96   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    97   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    98  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    99  #ifndef IFXSCUCCU_H
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   100  #define IFXSCUCCU_H 1
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   101  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   102  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   103  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   104  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   105  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   106  #include "_Impl/IfxScu_cfg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   107  #include "Scu/Std/IfxScuWdt.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   108  #include "Cpu/Std/IfxCpu.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   109  #include "IfxStm_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   110  #include "IfxScu_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   111  #include "IfxFlash_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   112  #include "_PinMap/IfxScu_PinMap.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   113  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   114  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   115  /*-----------------------------------Macros-----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   116  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   117  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   118  /** \brief Oscillator stability check timeout count
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   119   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   120  #define IFXSCUCCU_OSC_STABLECHK_TIME (640)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   121  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   122  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   123  /*------------------------------Type Definitions------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   124  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   125  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   126  /** \brief Function pointer type for the hooks
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   127   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   128   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   129  typedef void (*IfxScuCcu_PllStepsFunctionHook)(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   130  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   131  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   132  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   133  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   134  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   135  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   136   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   137  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   138  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   139  /** \addtogroup IfxLld_Scu_Std_Ccu_Enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   140   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   141  /** \brief MODULE_SCU.PLLCON1.B.K1DIV, specifies the K1-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   142   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   143  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   144  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   145      IfxScuCcu_K1divider_1 = 0,      /**< \brief K1-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   146      IfxScuCcu_K1divider_2,          /**< \brief K1-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   147      IfxScuCcu_K1divider_3,          /**< \brief K1-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   148      IfxScuCcu_K1divider_4,          /**< \brief K1-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   149      IfxScuCcu_K1divider_5,          /**< \brief K1-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   150      IfxScuCcu_K1divider_6,          /**< \brief K1-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   151      IfxScuCcu_K1divider_7,          /**< \brief K1-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   152      IfxScuCcu_K1divider_8,          /**< \brief K1-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   153      IfxScuCcu_K1divider_9,          /**< \brief K1-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   154      IfxScuCcu_K1divider_10,         /**< \brief K1-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   155      IfxScuCcu_K1divider_11,         /**< \brief K1-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   156      IfxScuCcu_K1divider_12,         /**< \brief K1-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   157      IfxScuCcu_K1divider_13,         /**< \brief K1-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   158      IfxScuCcu_K1divider_14,         /**< \brief K1-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   159      IfxScuCcu_K1divider_15,         /**< \brief K1-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   160      IfxScuCcu_K1divider_16,         /**< \brief K1-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   161      IfxScuCcu_K1divider_17,         /**< \brief K1-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   162      IfxScuCcu_K1divider_18,         /**< \brief K1-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   163      IfxScuCcu_K1divider_19,         /**< \brief K1-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   164      IfxScuCcu_K1divider_20,         /**< \brief K1-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   165      IfxScuCcu_K1divider_21,         /**< \brief K1-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   166      IfxScuCcu_K1divider_22,         /**< \brief K1-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   167      IfxScuCcu_K1divider_23,         /**< \brief K1-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   168      IfxScuCcu_K1divider_24,         /**< \brief K1-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   169      IfxScuCcu_K1divider_25,         /**< \brief K1-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   170      IfxScuCcu_K1divider_26,         /**< \brief K1-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   171      IfxScuCcu_K1divider_27,         /**< \brief K1-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   172      IfxScuCcu_K1divider_28,         /**< \brief K1-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   173      IfxScuCcu_K1divider_29,         /**< \brief K1-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   174      IfxScuCcu_K1divider_30,         /**< \brief K1-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   175      IfxScuCcu_K1divider_31,         /**< \brief K1-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   176      IfxScuCcu_K1divider_32,         /**< \brief K1-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   177      IfxScuCcu_K1divider_33,         /**< \brief K1-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   178      IfxScuCcu_K1divider_34,         /**< \brief K1-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   179      IfxScuCcu_K1divider_35,         /**< \brief K1-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   180      IfxScuCcu_K1divider_36,         /**< \brief K1-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   181      IfxScuCcu_K1divider_37,         /**< \brief K1-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   182      IfxScuCcu_K1divider_38,         /**< \brief K1-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   183      IfxScuCcu_K1divider_39,         /**< \brief K1-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   184      IfxScuCcu_K1divider_40,         /**< \brief K1-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   185      IfxScuCcu_K1divider_41,         /**< \brief K1-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   186      IfxScuCcu_K1divider_42,         /**< \brief K1-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   187      IfxScuCcu_K1divider_43,         /**< \brief K1-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   188      IfxScuCcu_K1divider_44,         /**< \brief K1-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   189      IfxScuCcu_K1divider_45,         /**< \brief K1-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   190      IfxScuCcu_K1divider_46,         /**< \brief K1-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   191      IfxScuCcu_K1divider_47,         /**< \brief K1-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   192      IfxScuCcu_K1divider_48,         /**< \brief K1-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   193      IfxScuCcu_K1divider_49,         /**< \brief K1-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   194      IfxScuCcu_K1divider_50,         /**< \brief K1-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   195      IfxScuCcu_K1divider_51,         /**< \brief K1-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   196      IfxScuCcu_K1divider_52,         /**< \brief K1-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   197      IfxScuCcu_K1divider_53,         /**< \brief K1-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   198      IfxScuCcu_K1divider_54,         /**< \brief K1-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   199      IfxScuCcu_K1divider_55,         /**< \brief K1-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   200      IfxScuCcu_K1divider_56,         /**< \brief K1-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   201      IfxScuCcu_K1divider_57,         /**< \brief K1-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   202      IfxScuCcu_K1divider_58,         /**< \brief K1-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   203      IfxScuCcu_K1divider_59,         /**< \brief K1-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   204      IfxScuCcu_K1divider_60,         /**< \brief K1-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   205      IfxScuCcu_K1divider_61,         /**< \brief K1-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   206      IfxScuCcu_K1divider_62,         /**< \brief K1-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   207      IfxScuCcu_K1divider_63,         /**< \brief K1-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   208      IfxScuCcu_K1divider_64,         /**< \brief K1-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   209      IfxScuCcu_K1divider_65,         /**< \brief K1-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   210      IfxScuCcu_K1divider_66,         /**< \brief K1-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   211      IfxScuCcu_K1divider_67,         /**< \brief K1-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   212      IfxScuCcu_K1divider_68,         /**< \brief K1-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   213      IfxScuCcu_K1divider_69,         /**< \brief K1-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   214      IfxScuCcu_K1divider_70,         /**< \brief K1-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   215      IfxScuCcu_K1divider_71,         /**< \brief K1-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   216      IfxScuCcu_K1divider_72,         /**< \brief K1-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   217      IfxScuCcu_K1divider_73,         /**< \brief K1-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   218      IfxScuCcu_K1divider_74,         /**< \brief K1-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   219      IfxScuCcu_K1divider_75,         /**< \brief K1-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   220      IfxScuCcu_K1divider_76,         /**< \brief K1-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   221      IfxScuCcu_K1divider_77,         /**< \brief K1-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   222      IfxScuCcu_K1divider_78,         /**< \brief K1-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   223      IfxScuCcu_K1divider_79,         /**< \brief K1-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   224      IfxScuCcu_K1divider_80,         /**< \brief K1-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   225      IfxScuCcu_K1divider_81,         /**< \brief K1-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   226      IfxScuCcu_K1divider_82,         /**< \brief K1-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   227      IfxScuCcu_K1divider_83,         /**< \brief K1-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   228      IfxScuCcu_K1divider_84,         /**< \brief K1-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   229      IfxScuCcu_K1divider_85,         /**< \brief K1-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   230      IfxScuCcu_K1divider_86,         /**< \brief K1-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   231      IfxScuCcu_K1divider_87,         /**< \brief K1-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   232      IfxScuCcu_K1divider_88,         /**< \brief K1-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   233      IfxScuCcu_K1divider_89,         /**< \brief K1-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   234      IfxScuCcu_K1divider_90,         /**< \brief K1-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   235      IfxScuCcu_K1divider_91,         /**< \brief K1-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   236      IfxScuCcu_K1divider_92,         /**< \brief K1-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   237      IfxScuCcu_K1divider_93,         /**< \brief K1-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   238      IfxScuCcu_K1divider_94,         /**< \brief K1-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   239      IfxScuCcu_K1divider_95,         /**< \brief K1-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   240      IfxScuCcu_K1divider_96,         /**< \brief K1-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   241      IfxScuCcu_K1divider_97,         /**< \brief K1-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   242      IfxScuCcu_K1divider_98,         /**< \brief K1-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   243      IfxScuCcu_K1divider_99,         /**< \brief K1-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   244      IfxScuCcu_K1divider_100,        /**< \brief K1-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   245      IfxScuCcu_K1divider_101,        /**< \brief K1-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   246      IfxScuCcu_K1divider_102,        /**< \brief K1-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   247      IfxScuCcu_K1divider_103,        /**< \brief K1-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   248      IfxScuCcu_K1divider_104,        /**< \brief K1-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   249      IfxScuCcu_K1divider_105,        /**< \brief K1-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   250      IfxScuCcu_K1divider_106,        /**< \brief K1-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   251      IfxScuCcu_K1divider_107,        /**< \brief K1-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   252      IfxScuCcu_K1divider_108,        /**< \brief K1-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   253      IfxScuCcu_K1divider_109,        /**< \brief K1-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   254      IfxScuCcu_K1divider_110,        /**< \brief K1-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   255      IfxScuCcu_K1divider_111,        /**< \brief K1-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   256      IfxScuCcu_K1divider_112,        /**< \brief K1-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   257      IfxScuCcu_K1divider_113,        /**< \brief K1-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   258      IfxScuCcu_K1divider_114,        /**< \brief K1-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   259      IfxScuCcu_K1divider_115,        /**< \brief K1-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   260      IfxScuCcu_K1divider_116,        /**< \brief K1-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   261      IfxScuCcu_K1divider_117,        /**< \brief K1-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   262      IfxScuCcu_K1divider_118,        /**< \brief K1-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   263      IfxScuCcu_K1divider_119,        /**< \brief K1-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   264      IfxScuCcu_K1divider_120,        /**< \brief K1-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   265      IfxScuCcu_K1divider_121,        /**< \brief K1-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   266      IfxScuCcu_K1divider_122,        /**< \brief K1-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   267      IfxScuCcu_K1divider_123,        /**< \brief K1-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   268      IfxScuCcu_K1divider_124,        /**< \brief K1-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   269      IfxScuCcu_K1divider_125,        /**< \brief K1-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   270      IfxScuCcu_K1divider_126,        /**< \brief K1-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   271      IfxScuCcu_K1divider_127,        /**< \brief K1-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   272      IfxScuCcu_K1divider_128         /**< \brief K1-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   273  } IfxScuCcu_K1divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   274  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   275  /** \brief MODULE_SCU.PLLCON1.B.K2DIV, specifies the K2-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   276   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   277  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   278  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   279      IfxScuCcu_K2divider_1 = 0,      /**< \brief K2-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   280      IfxScuCcu_K2divider_2,          /**< \brief K2-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   281      IfxScuCcu_K2divider_3,          /**< \brief K2-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   282      IfxScuCcu_K2divider_4,          /**< \brief K2-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   283      IfxScuCcu_K2divider_5,          /**< \brief K2-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   284      IfxScuCcu_K2divider_6,          /**< \brief K2-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   285      IfxScuCcu_K2divider_7,          /**< \brief K2-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   286      IfxScuCcu_K2divider_8,          /**< \brief K2-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   287      IfxScuCcu_K2divider_9,          /**< \brief K2-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   288      IfxScuCcu_K2divider_10,         /**< \brief K2-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   289      IfxScuCcu_K2divider_11,         /**< \brief K2-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   290      IfxScuCcu_K2divider_12,         /**< \brief K2-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   291      IfxScuCcu_K2divider_13,         /**< \brief K2-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   292      IfxScuCcu_K2divider_14,         /**< \brief K2-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   293      IfxScuCcu_K2divider_15,         /**< \brief K2-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   294      IfxScuCcu_K2divider_16,         /**< \brief K2-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   295      IfxScuCcu_K2divider_17,         /**< \brief K2-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   296      IfxScuCcu_K2divider_18,         /**< \brief K2-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   297      IfxScuCcu_K2divider_19,         /**< \brief K2-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   298      IfxScuCcu_K2divider_20,         /**< \brief K2-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   299      IfxScuCcu_K2divider_21,         /**< \brief K2-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   300      IfxScuCcu_K2divider_22,         /**< \brief K2-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   301      IfxScuCcu_K2divider_23,         /**< \brief K2-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   302      IfxScuCcu_K2divider_24,         /**< \brief K2-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   303      IfxScuCcu_K2divider_25,         /**< \brief K2-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   304      IfxScuCcu_K2divider_26,         /**< \brief K2-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   305      IfxScuCcu_K2divider_27,         /**< \brief K2-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   306      IfxScuCcu_K2divider_28,         /**< \brief K2-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   307      IfxScuCcu_K2divider_29,         /**< \brief K2-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   308      IfxScuCcu_K2divider_30,         /**< \brief K2-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   309      IfxScuCcu_K2divider_31,         /**< \brief K2-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   310      IfxScuCcu_K2divider_32,         /**< \brief K2-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   311      IfxScuCcu_K2divider_33,         /**< \brief K2-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   312      IfxScuCcu_K2divider_34,         /**< \brief K2-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   313      IfxScuCcu_K2divider_35,         /**< \brief K2-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   314      IfxScuCcu_K2divider_36,         /**< \brief K2-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   315      IfxScuCcu_K2divider_37,         /**< \brief K2-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   316      IfxScuCcu_K2divider_38,         /**< \brief K2-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   317      IfxScuCcu_K2divider_39,         /**< \brief K2-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   318      IfxScuCcu_K2divider_40,         /**< \brief K2-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   319      IfxScuCcu_K2divider_41,         /**< \brief K2-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   320      IfxScuCcu_K2divider_42,         /**< \brief K2-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   321      IfxScuCcu_K2divider_43,         /**< \brief K2-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   322      IfxScuCcu_K2divider_44,         /**< \brief K2-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   323      IfxScuCcu_K2divider_45,         /**< \brief K2-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   324      IfxScuCcu_K2divider_46,         /**< \brief K2-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   325      IfxScuCcu_K2divider_47,         /**< \brief K2-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   326      IfxScuCcu_K2divider_48,         /**< \brief K2-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   327      IfxScuCcu_K2divider_49,         /**< \brief K2-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   328      IfxScuCcu_K2divider_50,         /**< \brief K2-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   329      IfxScuCcu_K2divider_51,         /**< \brief K2-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   330      IfxScuCcu_K2divider_52,         /**< \brief K2-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   331      IfxScuCcu_K2divider_53,         /**< \brief K2-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   332      IfxScuCcu_K2divider_54,         /**< \brief K2-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   333      IfxScuCcu_K2divider_55,         /**< \brief K2-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   334      IfxScuCcu_K2divider_56,         /**< \brief K2-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   335      IfxScuCcu_K2divider_57,         /**< \brief K2-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   336      IfxScuCcu_K2divider_58,         /**< \brief K2-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   337      IfxScuCcu_K2divider_59,         /**< \brief K2-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   338      IfxScuCcu_K2divider_60,         /**< \brief K2-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   339      IfxScuCcu_K2divider_61,         /**< \brief K2-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   340      IfxScuCcu_K2divider_62,         /**< \brief K2-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   341      IfxScuCcu_K2divider_63,         /**< \brief K2-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   342      IfxScuCcu_K2divider_64,         /**< \brief K2-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   343      IfxScuCcu_K2divider_65,         /**< \brief K2-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   344      IfxScuCcu_K2divider_66,         /**< \brief K2-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   345      IfxScuCcu_K2divider_67,         /**< \brief K2-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   346      IfxScuCcu_K2divider_68,         /**< \brief K2-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   347      IfxScuCcu_K2divider_69,         /**< \brief K2-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   348      IfxScuCcu_K2divider_70,         /**< \brief K2-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   349      IfxScuCcu_K2divider_71,         /**< \brief K2-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   350      IfxScuCcu_K2divider_72,         /**< \brief K2-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   351      IfxScuCcu_K2divider_73,         /**< \brief K2-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   352      IfxScuCcu_K2divider_74,         /**< \brief K2-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   353      IfxScuCcu_K2divider_75,         /**< \brief K2-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   354      IfxScuCcu_K2divider_76,         /**< \brief K2-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   355      IfxScuCcu_K2divider_77,         /**< \brief K2-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   356      IfxScuCcu_K2divider_78,         /**< \brief K2-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   357      IfxScuCcu_K2divider_79,         /**< \brief K2-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   358      IfxScuCcu_K2divider_80,         /**< \brief K2-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   359      IfxScuCcu_K2divider_81,         /**< \brief K2-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   360      IfxScuCcu_K2divider_82,         /**< \brief K2-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   361      IfxScuCcu_K2divider_83,         /**< \brief K2-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   362      IfxScuCcu_K2divider_84,         /**< \brief K2-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   363      IfxScuCcu_K2divider_85,         /**< \brief K2-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   364      IfxScuCcu_K2divider_86,         /**< \brief K2-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   365      IfxScuCcu_K2divider_87,         /**< \brief K2-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   366      IfxScuCcu_K2divider_88,         /**< \brief K2-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   367      IfxScuCcu_K2divider_89,         /**< \brief K2-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   368      IfxScuCcu_K2divider_90,         /**< \brief K2-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   369      IfxScuCcu_K2divider_91,         /**< \brief K2-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   370      IfxScuCcu_K2divider_92,         /**< \brief K2-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   371      IfxScuCcu_K2divider_93,         /**< \brief K2-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   372      IfxScuCcu_K2divider_94,         /**< \brief K2-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   373      IfxScuCcu_K2divider_95,         /**< \brief K2-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   374      IfxScuCcu_K2divider_96,         /**< \brief K2-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   375      IfxScuCcu_K2divider_97,         /**< \brief K2-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   376      IfxScuCcu_K2divider_98,         /**< \brief K2-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   377      IfxScuCcu_K2divider_99,         /**< \brief K2-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   378      IfxScuCcu_K2divider_100,        /**< \brief K2-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   379      IfxScuCcu_K2divider_101,        /**< \brief K2-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   380      IfxScuCcu_K2divider_102,        /**< \brief K2-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   381      IfxScuCcu_K2divider_103,        /**< \brief K2-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   382      IfxScuCcu_K2divider_104,        /**< \brief K2-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   383      IfxScuCcu_K2divider_105,        /**< \brief K2-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   384      IfxScuCcu_K2divider_106,        /**< \brief K2-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   385      IfxScuCcu_K2divider_107,        /**< \brief K2-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   386      IfxScuCcu_K2divider_108,        /**< \brief K2-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   387      IfxScuCcu_K2divider_109,        /**< \brief K2-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   388      IfxScuCcu_K2divider_110,        /**< \brief K2-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   389      IfxScuCcu_K2divider_111,        /**< \brief K2-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   390      IfxScuCcu_K2divider_112,        /**< \brief K2-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   391      IfxScuCcu_K2divider_113,        /**< \brief K2-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   392      IfxScuCcu_K2divider_114,        /**< \brief K2-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   393      IfxScuCcu_K2divider_115,        /**< \brief K2-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   394      IfxScuCcu_K2divider_116,        /**< \brief K2-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   395      IfxScuCcu_K2divider_117,        /**< \brief K2-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   396      IfxScuCcu_K2divider_118,        /**< \brief K2-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   397      IfxScuCcu_K2divider_119,        /**< \brief K2-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   398      IfxScuCcu_K2divider_120,        /**< \brief K2-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   399      IfxScuCcu_K2divider_121,        /**< \brief K2-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   400      IfxScuCcu_K2divider_122,        /**< \brief K2-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   401      IfxScuCcu_K2divider_123,        /**< \brief K2-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   402      IfxScuCcu_K2divider_124,        /**< \brief K2-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   403      IfxScuCcu_K2divider_125,        /**< \brief K2-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   404      IfxScuCcu_K2divider_126,        /**< \brief K2-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   405      IfxScuCcu_K2divider_127,        /**< \brief K2-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   406      IfxScuCcu_K2divider_128         /**< \brief K2-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   407  } IfxScuCcu_K2divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   408  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   409  /** \brief MODULE_SCU.PLLCON1.B.K3DIV, specifies the K3-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   410   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   411  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   412  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   413      IfxScuCcu_K3divider_1 = 0,      /**< \brief K3-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   414      IfxScuCcu_K3divider_2,          /**< \brief K3-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   415      IfxScuCcu_K3divider_3,          /**< \brief K3-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   416      IfxScuCcu_K3divider_4,          /**< \brief K3-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   417      IfxScuCcu_K3divider_5,          /**< \brief K3-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   418      IfxScuCcu_K3divider_6,          /**< \brief K3-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   419      IfxScuCcu_K3divider_7,          /**< \brief K3-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   420      IfxScuCcu_K3divider_8,          /**< \brief K3-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   421      IfxScuCcu_K3divider_9,          /**< \brief K3-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   422      IfxScuCcu_K3divider_10,         /**< \brief K3-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   423      IfxScuCcu_K3divider_11,         /**< \brief K3-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   424      IfxScuCcu_K3divider_12,         /**< \brief K3-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   425      IfxScuCcu_K3divider_13,         /**< \brief K3-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   426      IfxScuCcu_K3divider_14,         /**< \brief K3-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   427      IfxScuCcu_K3divider_15,         /**< \brief K3-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   428      IfxScuCcu_K3divider_16,         /**< \brief K3-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   429      IfxScuCcu_K3divider_17,         /**< \brief K3-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   430      IfxScuCcu_K3divider_18,         /**< \brief K3-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   431      IfxScuCcu_K3divider_19,         /**< \brief K3-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   432      IfxScuCcu_K3divider_20,         /**< \brief K3-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   433      IfxScuCcu_K3divider_21,         /**< \brief K3-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   434      IfxScuCcu_K3divider_22,         /**< \brief K3-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   435      IfxScuCcu_K3divider_23,         /**< \brief K3-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   436      IfxScuCcu_K3divider_24,         /**< \brief K3-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   437      IfxScuCcu_K3divider_25,         /**< \brief K3-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   438      IfxScuCcu_K3divider_26,         /**< \brief K3-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   439      IfxScuCcu_K3divider_27,         /**< \brief K3-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   440      IfxScuCcu_K3divider_28,         /**< \brief K3-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   441      IfxScuCcu_K3divider_29,         /**< \brief K3-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   442      IfxScuCcu_K3divider_30,         /**< \brief K3-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   443      IfxScuCcu_K3divider_31,         /**< \brief K3-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   444      IfxScuCcu_K3divider_32,         /**< \brief K3-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   445      IfxScuCcu_K3divider_33,         /**< \brief K3-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   446      IfxScuCcu_K3divider_34,         /**< \brief K3-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   447      IfxScuCcu_K3divider_35,         /**< \brief K3-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   448      IfxScuCcu_K3divider_36,         /**< \brief K3-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   449      IfxScuCcu_K3divider_37,         /**< \brief K3-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   450      IfxScuCcu_K3divider_38,         /**< \brief K3-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   451      IfxScuCcu_K3divider_39,         /**< \brief K3-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   452      IfxScuCcu_K3divider_40,         /**< \brief K3-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   453      IfxScuCcu_K3divider_41,         /**< \brief K3-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   454      IfxScuCcu_K3divider_42,         /**< \brief K3-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   455      IfxScuCcu_K3divider_43,         /**< \brief K3-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   456      IfxScuCcu_K3divider_44,         /**< \brief K3-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   457      IfxScuCcu_K3divider_45,         /**< \brief K3-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   458      IfxScuCcu_K3divider_46,         /**< \brief K3-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   459      IfxScuCcu_K3divider_47,         /**< \brief K3-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   460      IfxScuCcu_K3divider_48,         /**< \brief K3-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   461      IfxScuCcu_K3divider_49,         /**< \brief K3-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   462      IfxScuCcu_K3divider_50,         /**< \brief K3-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   463      IfxScuCcu_K3divider_51,         /**< \brief K3-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   464      IfxScuCcu_K3divider_52,         /**< \brief K3-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   465      IfxScuCcu_K3divider_53,         /**< \brief K3-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   466      IfxScuCcu_K3divider_54,         /**< \brief K3-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   467      IfxScuCcu_K3divider_55,         /**< \brief K3-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   468      IfxScuCcu_K3divider_56,         /**< \brief K3-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   469      IfxScuCcu_K3divider_57,         /**< \brief K3-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   470      IfxScuCcu_K3divider_58,         /**< \brief K3-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   471      IfxScuCcu_K3divider_59,         /**< \brief K3-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   472      IfxScuCcu_K3divider_60,         /**< \brief K3-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   473      IfxScuCcu_K3divider_61,         /**< \brief K3-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   474      IfxScuCcu_K3divider_62,         /**< \brief K3-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   475      IfxScuCcu_K3divider_63,         /**< \brief K3-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   476      IfxScuCcu_K3divider_64,         /**< \brief K3-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   477      IfxScuCcu_K3divider_65,         /**< \brief K3-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   478      IfxScuCcu_K3divider_66,         /**< \brief K3-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   479      IfxScuCcu_K3divider_67,         /**< \brief K3-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   480      IfxScuCcu_K3divider_68,         /**< \brief K3-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   481      IfxScuCcu_K3divider_69,         /**< \brief K3-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   482      IfxScuCcu_K3divider_70,         /**< \brief K3-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   483      IfxScuCcu_K3divider_71,         /**< \brief K3-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   484      IfxScuCcu_K3divider_72,         /**< \brief K3-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   485      IfxScuCcu_K3divider_73,         /**< \brief K3-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   486      IfxScuCcu_K3divider_74,         /**< \brief K3-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   487      IfxScuCcu_K3divider_75,         /**< \brief K3-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   488      IfxScuCcu_K3divider_76,         /**< \brief K3-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   489      IfxScuCcu_K3divider_77,         /**< \brief K3-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   490      IfxScuCcu_K3divider_78,         /**< \brief K3-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   491      IfxScuCcu_K3divider_79,         /**< \brief K3-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   492      IfxScuCcu_K3divider_80,         /**< \brief K3-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   493      IfxScuCcu_K3divider_81,         /**< \brief K3-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   494      IfxScuCcu_K3divider_82,         /**< \brief K3-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   495      IfxScuCcu_K3divider_83,         /**< \brief K3-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   496      IfxScuCcu_K3divider_84,         /**< \brief K3-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   497      IfxScuCcu_K3divider_85,         /**< \brief K3-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   498      IfxScuCcu_K3divider_86,         /**< \brief K3-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   499      IfxScuCcu_K3divider_87,         /**< \brief K3-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   500      IfxScuCcu_K3divider_88,         /**< \brief K3-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   501      IfxScuCcu_K3divider_89,         /**< \brief K3-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   502      IfxScuCcu_K3divider_90,         /**< \brief K3-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   503      IfxScuCcu_K3divider_91,         /**< \brief K3-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   504      IfxScuCcu_K3divider_92,         /**< \brief K3-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   505      IfxScuCcu_K3divider_93,         /**< \brief K3-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   506      IfxScuCcu_K3divider_94,         /**< \brief K3-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   507      IfxScuCcu_K3divider_95,         /**< \brief K3-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   508      IfxScuCcu_K3divider_96,         /**< \brief K3-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   509      IfxScuCcu_K3divider_97,         /**< \brief K3-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   510      IfxScuCcu_K3divider_98,         /**< \brief K3-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   511      IfxScuCcu_K3divider_99,         /**< \brief K3-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   512      IfxScuCcu_K3divider_100,        /**< \brief K3-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   513      IfxScuCcu_K3divider_101,        /**< \brief K3-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   514      IfxScuCcu_K3divider_102,        /**< \brief K3-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   515      IfxScuCcu_K3divider_103,        /**< \brief K3-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   516      IfxScuCcu_K3divider_104,        /**< \brief K3-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   517      IfxScuCcu_K3divider_105,        /**< \brief K3-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   518      IfxScuCcu_K3divider_106,        /**< \brief K3-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   519      IfxScuCcu_K3divider_107,        /**< \brief K3-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   520      IfxScuCcu_K3divider_108,        /**< \brief K3-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   521      IfxScuCcu_K3divider_109,        /**< \brief K3-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   522      IfxScuCcu_K3divider_110,        /**< \brief K3-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   523      IfxScuCcu_K3divider_111,        /**< \brief K3-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   524      IfxScuCcu_K3divider_112,        /**< \brief K3-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   525      IfxScuCcu_K3divider_113,        /**< \brief K3-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   526      IfxScuCcu_K3divider_114,        /**< \brief K3-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   527      IfxScuCcu_K3divider_115,        /**< \brief K3-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   528      IfxScuCcu_K3divider_116,        /**< \brief K3-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   529      IfxScuCcu_K3divider_117,        /**< \brief K3-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   530      IfxScuCcu_K3divider_118,        /**< \brief K3-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   531      IfxScuCcu_K3divider_119,        /**< \brief K3-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   532      IfxScuCcu_K3divider_120,        /**< \brief K3-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   533      IfxScuCcu_K3divider_121,        /**< \brief K3-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   534      IfxScuCcu_K3divider_122,        /**< \brief K3-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   535      IfxScuCcu_K3divider_123,        /**< \brief K3-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   536      IfxScuCcu_K3divider_124,        /**< \brief K3-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   537      IfxScuCcu_K3divider_125,        /**< \brief K3-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   538      IfxScuCcu_K3divider_126,        /**< \brief K3-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   539      IfxScuCcu_K3divider_127,        /**< \brief K3-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   540      IfxScuCcu_K3divider_128         /**< \brief K3-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   541  } IfxScuCcu_K3divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   542  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   543  /** \brief MODULE_SCU.PLLCON0.B.NDIV, specifies the N-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   544   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   545  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   546  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   547      IfxScuCcu_Ndivider_1 = 0,      /**< \brief  N-divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   548      IfxScuCcu_Ndivider_2,          /**< \brief  N-divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   549      IfxScuCcu_Ndivider_3,          /**< \brief  N-divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   550      IfxScuCcu_Ndivider_4,          /**< \brief  N-divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   551      IfxScuCcu_Ndivider_5,          /**< \brief  N-divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   552      IfxScuCcu_Ndivider_6,          /**< \brief  N-divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   553      IfxScuCcu_Ndivider_7,          /**< \brief  N-divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   554      IfxScuCcu_Ndivider_8,          /**< \brief  N-divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   555      IfxScuCcu_Ndivider_9,          /**< \brief  N-divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   556      IfxScuCcu_Ndivider_10,         /**< \brief  N-divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   557      IfxScuCcu_Ndivider_11,         /**< \brief  N-divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   558      IfxScuCcu_Ndivider_12,         /**< \brief  N-divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   559      IfxScuCcu_Ndivider_13,         /**< \brief  N-divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   560      IfxScuCcu_Ndivider_14,         /**< \brief  N-divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   561      IfxScuCcu_Ndivider_15,         /**< \brief  N-divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   562      IfxScuCcu_Ndivider_16,         /**< \brief  N-divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   563      IfxScuCcu_Ndivider_17,         /**< \brief  N-divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   564      IfxScuCcu_Ndivider_18,         /**< \brief  N-divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   565      IfxScuCcu_Ndivider_19,         /**< \brief  N-divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   566      IfxScuCcu_Ndivider_20,         /**< \brief  N-divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   567      IfxScuCcu_Ndivider_21,         /**< \brief  N-divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   568      IfxScuCcu_Ndivider_22,         /**< \brief  N-divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   569      IfxScuCcu_Ndivider_23,         /**< \brief  N-divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   570      IfxScuCcu_Ndivider_24,         /**< \brief  N-divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   571      IfxScuCcu_Ndivider_25,         /**< \brief  N-divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   572      IfxScuCcu_Ndivider_26,         /**< \brief  N-divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   573      IfxScuCcu_Ndivider_27,         /**< \brief  N-divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   574      IfxScuCcu_Ndivider_28,         /**< \brief  N-divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   575      IfxScuCcu_Ndivider_29,         /**< \brief  N-divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   576      IfxScuCcu_Ndivider_30,         /**< \brief  N-divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   577      IfxScuCcu_Ndivider_31,         /**< \brief  N-divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   578      IfxScuCcu_Ndivider_32,         /**< \brief  N-divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   579      IfxScuCcu_Ndivider_33,         /**< \brief  N-divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   580      IfxScuCcu_Ndivider_34,         /**< \brief  N-divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   581      IfxScuCcu_Ndivider_35,         /**< \brief  N-divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   582      IfxScuCcu_Ndivider_36,         /**< \brief  N-divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   583      IfxScuCcu_Ndivider_37,         /**< \brief  N-divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   584      IfxScuCcu_Ndivider_38,         /**< \brief  N-divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   585      IfxScuCcu_Ndivider_39,         /**< \brief  N-divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   586      IfxScuCcu_Ndivider_40,         /**< \brief  N-divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   587      IfxScuCcu_Ndivider_41,         /**< \brief  N-divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   588      IfxScuCcu_Ndivider_42,         /**< \brief  N-divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   589      IfxScuCcu_Ndivider_43,         /**< \brief  N-divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   590      IfxScuCcu_Ndivider_44,         /**< \brief  N-divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   591      IfxScuCcu_Ndivider_45,         /**< \brief  N-divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   592      IfxScuCcu_Ndivider_46,         /**< \brief  N-divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   593      IfxScuCcu_Ndivider_47,         /**< \brief  N-divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   594      IfxScuCcu_Ndivider_48,         /**< \brief  N-divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   595      IfxScuCcu_Ndivider_49,         /**< \brief  N-divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   596      IfxScuCcu_Ndivider_50,         /**< \brief  N-divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   597      IfxScuCcu_Ndivider_51,         /**< \brief  N-divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   598      IfxScuCcu_Ndivider_52,         /**< \brief  N-divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   599      IfxScuCcu_Ndivider_53,         /**< \brief  N-divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   600      IfxScuCcu_Ndivider_54,         /**< \brief  N-divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   601      IfxScuCcu_Ndivider_55,         /**< \brief  N-divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   602      IfxScuCcu_Ndivider_56,         /**< \brief  N-divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   603      IfxScuCcu_Ndivider_57,         /**< \brief  N-divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   604      IfxScuCcu_Ndivider_58,         /**< \brief  N-divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   605      IfxScuCcu_Ndivider_59,         /**< \brief  N-divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   606      IfxScuCcu_Ndivider_60,         /**< \brief  N-divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   607      IfxScuCcu_Ndivider_61,         /**< \brief  N-divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   608      IfxScuCcu_Ndivider_62,         /**< \brief  N-divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   609      IfxScuCcu_Ndivider_63,         /**< \brief  N-divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   610      IfxScuCcu_Ndivider_64,         /**< \brief  N-divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   611      IfxScuCcu_Ndivider_65,         /**< \brief  N-divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   612      IfxScuCcu_Ndivider_66,         /**< \brief  N-divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   613      IfxScuCcu_Ndivider_67,         /**< \brief  N-divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   614      IfxScuCcu_Ndivider_68,         /**< \brief  N-divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   615      IfxScuCcu_Ndivider_69,         /**< \brief  N-divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   616      IfxScuCcu_Ndivider_70,         /**< \brief  N-divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   617      IfxScuCcu_Ndivider_71,         /**< \brief  N-divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   618      IfxScuCcu_Ndivider_72,         /**< \brief  N-divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   619      IfxScuCcu_Ndivider_73,         /**< \brief  N-divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   620      IfxScuCcu_Ndivider_74,         /**< \brief  N-divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   621      IfxScuCcu_Ndivider_75,         /**< \brief  N-divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   622      IfxScuCcu_Ndivider_76,         /**< \brief  N-divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   623      IfxScuCcu_Ndivider_77,         /**< \brief  N-divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   624      IfxScuCcu_Ndivider_78,         /**< \brief  N-divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   625      IfxScuCcu_Ndivider_79,         /**< \brief  N-divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   626      IfxScuCcu_Ndivider_80,         /**< \brief  N-divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   627      IfxScuCcu_Ndivider_81,         /**< \brief  N-divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   628      IfxScuCcu_Ndivider_82,         /**< \brief  N-divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   629      IfxScuCcu_Ndivider_83,         /**< \brief  N-divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   630      IfxScuCcu_Ndivider_84,         /**< \brief  N-divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   631      IfxScuCcu_Ndivider_85,         /**< \brief  N-divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   632      IfxScuCcu_Ndivider_86,         /**< \brief  N-divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   633      IfxScuCcu_Ndivider_87,         /**< \brief  N-divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   634      IfxScuCcu_Ndivider_88,         /**< \brief  N-divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   635      IfxScuCcu_Ndivider_89,         /**< \brief  N-divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   636      IfxScuCcu_Ndivider_90,         /**< \brief  N-divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   637      IfxScuCcu_Ndivider_91,         /**< \brief  N-divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   638      IfxScuCcu_Ndivider_92,         /**< \brief  N-divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   639      IfxScuCcu_Ndivider_93,         /**< \brief  N-divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   640      IfxScuCcu_Ndivider_94,         /**< \brief  N-divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   641      IfxScuCcu_Ndivider_95,         /**< \brief  N-divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   642      IfxScuCcu_Ndivider_96,         /**< \brief  N-divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   643      IfxScuCcu_Ndivider_97,         /**< \brief  N-divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   644      IfxScuCcu_Ndivider_98,         /**< \brief  N-divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   645      IfxScuCcu_Ndivider_99,         /**< \brief  N-divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   646      IfxScuCcu_Ndivider_100,        /**< \brief  N-divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   647      IfxScuCcu_Ndivider_101,        /**< \brief  N-divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   648      IfxScuCcu_Ndivider_102,        /**< \brief  N-divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   649      IfxScuCcu_Ndivider_103,        /**< \brief  N-divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   650      IfxScuCcu_Ndivider_104,        /**< \brief  N-divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   651      IfxScuCcu_Ndivider_105,        /**< \brief  N-divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   652      IfxScuCcu_Ndivider_106,        /**< \brief  N-divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   653      IfxScuCcu_Ndivider_107,        /**< \brief  N-divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   654      IfxScuCcu_Ndivider_108,        /**< \brief  N-divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   655      IfxScuCcu_Ndivider_109,        /**< \brief  N-divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   656      IfxScuCcu_Ndivider_110,        /**< \brief  N-divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   657      IfxScuCcu_Ndivider_111,        /**< \brief  N-divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   658      IfxScuCcu_Ndivider_112,        /**< \brief  N-divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   659      IfxScuCcu_Ndivider_113,        /**< \brief  N-divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   660      IfxScuCcu_Ndivider_114,        /**< \brief  N-divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   661      IfxScuCcu_Ndivider_115,        /**< \brief  N-divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   662      IfxScuCcu_Ndivider_116,        /**< \brief  N-divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   663      IfxScuCcu_Ndivider_117,        /**< \brief  N-divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   664      IfxScuCcu_Ndivider_118,        /**< \brief  N-divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   665      IfxScuCcu_Ndivider_119,        /**< \brief  N-divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   666      IfxScuCcu_Ndivider_120,        /**< \brief  N-divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   667      IfxScuCcu_Ndivider_121,        /**< \brief  N-divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   668      IfxScuCcu_Ndivider_122,        /**< \brief  N-divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   669      IfxScuCcu_Ndivider_123,        /**< \brief  N-divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   670      IfxScuCcu_Ndivider_124,        /**< \brief  N-divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   671      IfxScuCcu_Ndivider_125,        /**< \brief  N-divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   672      IfxScuCcu_Ndivider_126,        /**< \brief  N-divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   673      IfxScuCcu_Ndivider_127,        /**< \brief  N-divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   674      IfxScuCcu_Ndivider_128         /**< \brief  N-divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   675  } IfxScuCcu_Ndivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   676  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   677  /** \brief MODULE_SCU.PLLCON0.B.PDIV, specifies the P-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   678   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   679  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   680  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   681      IfxScuCcu_Pdivider_1 = 0,      /**< \brief  P-divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   682      IfxScuCcu_Pdivider_2,          /**< \brief  P-divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   683      IfxScuCcu_Pdivider_3,          /**< \brief  P-divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   684      IfxScuCcu_Pdivider_4,          /**< \brief  P-divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   685      IfxScuCcu_Pdivider_5,          /**< \brief  P-divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   686      IfxScuCcu_Pdivider_6,          /**< \brief  P-divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   687      IfxScuCcu_Pdivider_7,          /**< \brief  P-divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   688      IfxScuCcu_Pdivider_8,          /**< \brief  P-divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   689      IfxScuCcu_Pdivider_9,          /**< \brief  P-divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   690      IfxScuCcu_Pdivider_10,         /**< \brief  P-divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   691      IfxScuCcu_Pdivider_11,         /**< \brief  P-divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   692      IfxScuCcu_Pdivider_12,         /**< \brief  P-divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   693      IfxScuCcu_Pdivider_13,         /**< \brief  P-divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   694      IfxScuCcu_Pdivider_14,         /**< \brief  P-divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   695      IfxScuCcu_Pdivider_15,         /**< \brief  P-divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   696      IfxScuCcu_Pdivider_16          /**< \brief  P-divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   697  } IfxScuCcu_Pdivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   698  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   699  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   700  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   701  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   702  /*-----------------------------Data Structures--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   703  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   704  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   705  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   706   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   707  /** \brief Configuration structure type for CCUCON registers.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   708   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   709  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   710  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   711      uint32 value;     /**< \brief CCUCON Register value to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   712      uint32 mask;      /**< \brief CCUCON Mask to select the bit fields to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   713  } IfxScuCcu_CcuconRegConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   714  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   715  /** \brief Configuration structure type for the Pll initial step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   716   * This structure must be used to configure the P, N and K2 dividers for initial step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   717   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   718  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   719  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   720      uint8   pDivider;      /**< \brief P divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   721      uint8   nDivider;      /**< \brief N divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   722      uint8   k2Initial;     /**< \brief K2 divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   723      float32 waitTime;      /**< \brief Wait time for for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   724  } IfxScuCcu_InitialStepConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   725  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   726  /** \brief Configuration structure type for the Pll Steps for current jump control.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   727   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   728  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   729  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   730      uint8                          k2Step;           /**< \brief K2 divider value for this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   731      float32                        waitTime;         /**< \brief Wait time for for this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   732      IfxScuCcu_PllStepsFunctionHook hookFunction;     /**< \brief Hook function called at the end of this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   733  } IfxScuCcu_PllStepsConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   734  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   735  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   736  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   737  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   738   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   739  /** \brief Configuration structure type for all the CCUCON registers to configure clock distribution.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   740   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   741  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   742  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   743      IfxScuCcu_CcuconRegConfig ccucon0;     /**< \brief CCUCON0 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   744      IfxScuCcu_CcuconRegConfig ccucon1;     /**< \brief CCUCON1 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   745      IfxScuCcu_CcuconRegConfig ccucon2;     /**< \brief CCUCON2 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   746      IfxScuCcu_CcuconRegConfig ccucon5;     /**< \brief CCUCON5 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   747      IfxScuCcu_CcuconRegConfig ccucon6;     /**< \brief CCUCON6 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   748      IfxScuCcu_CcuconRegConfig ccucon7;     /**< \brief CCUCON7 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   749      IfxScuCcu_CcuconRegConfig ccucon8;     /**< \brief CCUCON8 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   750  } IfxScuCcu_ClockDistributionConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   751  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   752  /** \brief Configuration structure type for the Flash waitstate configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   753   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   754  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   755  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   756      uint32 value;     /**< \brief FLASH.FCON Register value to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   757      uint32 mask;      /**< \brief FLASH.FCON Mask to select the bit fields to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   758  } IfxScuCcu_FlashWaitstateConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   759  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   760  /** \brief Configuration structure type for the System Pll step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   761   * This structure must be used to configure the P, N and K1 dividers .
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   762   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   763  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   764  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   765      uint8                       numOfPllDividerSteps;     /**< \brief Number of PLL divider steps during clock throttling. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   766      IfxScuCcu_PllStepsConfig   *pllDividerStep;           /**< \brief Pointer to the array of Pll divider step configuration. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   767      IfxScuCcu_InitialStepConfig pllInitialStep;           /**< \brief Configuration of first step which is same as internal osc frequency. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   768  } IfxScuCcu_SysPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   769  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   770  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   771  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   772  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   773   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   774  /** \brief Configuration structure SCU module
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   775   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   776  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   777  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   778      IfxScuCcu_SysPllConfig            sysPll;                       /**< \brief System PLL configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   779      IfxScuCcu_ClockDistributionConfig clockDistribution;            /**< \brief Configuration of of bus clocks and other module clock distribution. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   780      IfxScuCcu_FlashWaitstateConfig    flashFconWaitStateConfig;     /**< \brief Configuration of flash waitstate */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   781      uint32                            xtalFrequency;                /**< \brief Xtal Frequency */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   782  } IfxScuCcu_Config;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   783  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   784  /** \brief Configuration structure for E-ray PLL
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   785   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   786  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   787  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   788      IfxScuCcu_InitialStepConfig pllInitialStep;     /**< \brief Configuration of first step which is same as internal osc frequency. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   789  } IfxScuCcu_ErayPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   790  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   791  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   792  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   793  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Operative
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   794   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   795  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   796  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   797  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   798  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   799  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   800  /** \brief API to get EVR Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   801   * This API returns the constant which is specific to the ScuCcu of the controller.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   802   * \return EVR Oscillator frequency (fBACK or fEVR) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   803   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   804  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   805  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   806  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   807   * This API returns the  PLL2ERAY frequency based on the K3 divider value in PLLERAYCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   808   * \return PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   809   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   810  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   811  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   812  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   813   * This API returns the  PLL2 frequency based on the K3 divider value in PLLCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   814   * \return PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   815   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   816  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   817  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   818  /** \brief Returns the clock source selection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   819   * \return Clock source selection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   820   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   821  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   822  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   823  /** \brief API to get STM divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   824   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   825   * \return STM frequency (fSTM) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   826   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   827  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   828  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   829  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   830  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   831  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   832  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   833  /** \brief API to get BAUD1 divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   834   * This API returns the based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   835   * \return Baud1 frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   836   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   837  IFX_EXTERN float32 IfxScuCcu_getBaud1Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   838  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   839  /** \brief API to get BAUD2 divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   840   * This API returns the Baud2 frequency based on the divider value in CCUCON register and the fMAX.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   841   * \return Baud2 frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   842   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   843  IFX_EXTERN float32 IfxScuCcu_getBaud2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   844  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   845  /** \brief API to get BBB divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   846   * This API returns the BBBDivider frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   847   * \return BBB frequency (fBBB) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   848   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   849  IFX_EXTERN float32 IfxScuCcu_getBbbFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   850  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   851  /** \brief This API returns the Cpu frequency based on the divider value in CCUCON register and fSource frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   852   * \param cpu CPU number for which effective fCPU is sought
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   853   * \return Cpu[x] frequency in Hz, where x is cpu number passed as parameter
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   854   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   855  IFX_EXTERN float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   856  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   857  /** \brief API to get FSI2 divider frequency in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   858   * This API returns the fFSI2 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   859   * \return FSI2 frequency (fFSI2) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   860   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   861  IFX_EXTERN float32 IfxScuCcu_getFsi2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   862  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   863  /** \brief API to get FSI divider frequency in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   864   * This API returns the fFSI based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   865   * \return FSI frequency (fFSI) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   866   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   867  IFX_EXTERN float32 IfxScuCcu_getFsiFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   868  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   869  /** \brief API to get FMAX divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   870   * This API returns the fMax frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   871   * \return Max frequency (fMAX) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   872   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   873  IFX_EXTERN float32 IfxScuCcu_getMaxFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   874  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   875  /** \brief get source frequency fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   876   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   877   * \return Module frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   878   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   879  IFX_EXTERN float32 IfxScuCcu_getModuleFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   880  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   881  /** \brief API to get Oscillator 0 frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   882   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   883   * \return Osc0 frequency (fOSC0) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   884   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   885  IFX_EXTERN float32 IfxScuCcu_getOsc0Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   886  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   887  /** \brief API to get Oscillator 0 frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   888   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   889   * \return Osc frequency (fOSC) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   890   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   891  IFX_EXTERN float32 IfxScuCcu_getOscFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   892  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   893  /** \brief API to get actual PLL (Eray) frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   894   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   895   * \return frequency of Pll Eray (fPLLERAY) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   896   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   897  IFX_EXTERN float32 IfxScuCcu_getPllErayFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   898  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   899  /** \brief API to get actual ERAY PLL Voltage Controlled Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   900   * This API returns the based on the divider values in PLLERAYCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   901   * \return Pll (Eray) VCO frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   902   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   903  IFX_EXTERN float32 IfxScuCcu_getPllErayVcoFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   904  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   905  /** \brief API to get actual PLL output frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   906   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   907   * \return Pll (fPLL) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   908   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   909  IFX_EXTERN float32 IfxScuCcu_getPllFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   910  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   911  /** \brief API to get actual PLL Voltage Controlled Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   912   * This API returns the based on the divider values in PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   913   * \return Pll VCO frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   914   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   915  IFX_EXTERN float32 IfxScuCcu_getPllVcoFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   916  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   917  /** \brief get source frequency fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   918   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   919   * \return Effective fSOURCE in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   920   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   921  IFX_EXTERN float32 IfxScuCcu_getSourceFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   922  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   923  /** \brief API to get SPB divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   924   * This API returns the based on fSOURCE and also on Low power divider mode and/or SPBDIV divider value in CCUCON registers.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   925   * \return SPB frequency (fSPB) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   926   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   927  IFX_EXTERN float32 IfxScuCcu_getSpbFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   928  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   929  /** \brief API to get SRI divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   930   * This API returns the Sri frequency based on the divider values in CCUCON registers and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   931   * \return Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   932   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   933  IFX_EXTERN float32 IfxScuCcu_getSriFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   934  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   935  /** \brief API to set CPU frequency (with CPU divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   936   * This API configure CPU divider values in CCUCON registers. The actual frequency is always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   937   * \param cpu CPU number for which fCPU to be configured
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   938   * \param cpuFreq Desired CPU frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   939   * \return Actual CPU[x] frequency in Hz, where x is the cpu number passed as parameter
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   940   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   941  IFX_EXTERN float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   942  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   943  /** \brief API to configure PLL2ERAY (K3 Divider for ADC clock) for desired frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   944   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   945   * \param pll2ErayFreq PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   946   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   947   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   948  IFX_EXTERN float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   949  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   950  /** \brief API to configure PLL2 (K3 Divider for ADC clock) for desired frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   951   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   952   * \param pll2Freq PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   953   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   954   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   955  IFX_EXTERN float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   956  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   957  /** \brief API to set SPB frequency (with SPB divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   958   * This API configure SPB divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   959   * \param spbFreq Desired SPB frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   960   * \return Actual SPB frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   961   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   962  IFX_EXTERN float32 IfxScuCcu_setSpbFrequency(float32 spbFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   963  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   964  /** \brief API to set SRI frequency (with SRI divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   965   * This API configure Sri divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   966   * \param sriFreq Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   967   * \return Actual Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   968   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   969  IFX_EXTERN float32 IfxScuCcu_setSriFrequency(float32 sriFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   970  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   971  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   972  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   973  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Configuration
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   974   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   975  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   976  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   977  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   978  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   979  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   980  /** \brief The api calculates the system PLL divider values P, N, K based on given xtal frequency and PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   981   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   982   * \param fPll Desired PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   983   * \return 0- Success, 1 - Failure
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   984   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   985  IFX_EXTERN boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   986  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   987  /** \brief API to initialize the SCU Clock Control Unit.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   988   * This API initialize the PLL with ramp steps, BUS dividers for the configuration provided by the configuration structure.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   989   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   990   * \return Error status of the ScuCcu initialization process.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   991   * \retval TRUE: If an error occurred during initialization.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   992   * \retval FALSE: If initialization was successful.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   993   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   994  IFX_EXTERN boolean IfxScuCcu_init(const IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   995  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   996  /** \brief Initializes the clock configuration with default values
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   997   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   998   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   999   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1000  IFX_EXTERN void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1001  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1002  /** \brief API to initialize the SCU Eray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1003   * This API initialize the Eray PLL for the configuration provided by the configuration structure.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1004   * \param cfg Pointer to the configuration structure of the Eray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1005   * \return Error status of the ScuCcu Eray Pll initialization process.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1006   * \retval TRUE: If an error occurred during initialization.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1007   * \retval FALSE: If initialization was successful.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1008   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1009  IFX_EXTERN boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1010  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1011  /** \brief Initializes the clock configuration with default values
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1012   * \param cfg Pointer to the configuration structure of the ScuCcuEray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1013   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1014   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1015  IFX_EXTERN void IfxScuCcu_initErayPllConfig(IfxScuCcu_ErayPllConfig *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1016  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1017  /** \brief API to switch to Backup clock from the current PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1018   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1019   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1020   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1021  IFX_EXTERN void IfxScuCcu_switchToBackupClock(const IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1022  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1023  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1024  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1025  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1026  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1027  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1028  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1029  /** \brief API to get GTMdivider frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1030   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1031   * return GTM frequency (fGTM) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1032   * \return Gtm Frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1033   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1034  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1035  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1036  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1037  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1038  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1039  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1040  /** \brief API to set GTM frequency (with GTM divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1041   * This API configure GTM divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1042   * \param gtmFreq Desired GTM frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1043   * \return Actual GTM frequency in HZ
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1044   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1045  IFX_EXTERN float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1046  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1047  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1048  /*-------------------Global Exported Variables/Constants----------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1049  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1050  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1051  /** \brief Configuration structure for SCU CCU driver.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1052   * The values of this structure are defined as # defined macros in the implementation of Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1053   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1054  IFX_EXTERN const IfxScuCcu_Config IfxScuCcu_defaultClockConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1055  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1056  /** \brief Configuration structure for SCU CCU driver.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1057   * The values of this structure are defined as # defined macros in the implementation of Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1058   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1059  IFX_EXTERN const IfxScuCcu_ErayPllConfig IfxScuCcu_defaultErayPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1060  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1061  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1062  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1063  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1064  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1065  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1066  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1067      return IFXSCU_EVR_OSC_FREQUENCY;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1068  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1069  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1070  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1071  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1072  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1073      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.GTMDIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1074  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1075  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1076  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1077  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1078  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1079      float32 pll2ErayFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1080  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1081      pll2ErayFrequency = IfxScuCcu_getPllErayVcoFrequency() / (SCU_PLLERAYCON1.B.K3DIV + 1);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1082  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1083      return pll2ErayFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1084  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1085  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1086  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1087  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1088  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1089      float32 pll2Frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1090      pll2Frequency = IfxScuCcu_getPllVcoFrequency() / (SCU_PLLCON1.B.K3DIV + 1);
	call	IfxScuCcu_getPllVcoFrequency
.L1159:
	ld.bu	d15,[a15]
	and	d15,#127
.L1160:
	add	d15,#1
	fcall	.cocofun_47
.L607:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1157  xScuCcu_getPll2Frequency();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1158  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1159  
	ret
.L601:
	
__IfxScuCcu_setPll2Frequency_function_end:
	.size	IfxScuCcu_setPll2Frequency,__IfxScuCcu_setPll2Frequency_function_end-IfxScuCcu_setPll2Frequency
.L383:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_setSpbFrequency',code,cluster('IfxScuCcu_setSpbFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_setSpbFrequency'
	.align	2
	
	.global	IfxScuCcu_setSpbFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1160  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1161  float32 IfxScuCcu_setSpbFrequency(float32 spbFreq)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1162  {
; Function IfxScuCcu_setSpbFrequency
.L269:
IfxScuCcu_setSpbFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1163      /* TODO: check whether it is necessary to disable trap and/or the safety */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1164      uint16          l_EndInitPW;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1165      uint16          l_SEndInitPW;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1166      Ifx_SCU_CCUCON0 ccucon0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1167      float32         inputFreq = IfxScuCcu_getSourceFrequency();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1168      uint32          spbDiv    = (uint32)(inputFreq / spbFreq);
	mov	d15,d4
	call	IfxScuCcu_getSourceFrequency
.L912:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1169      spbDiv = __maxu(spbDiv, 2);
	div.f	d15,d2,d15
.L913:
	ftouz	d15,d15
.L1165:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1170  
	max.u	d8,d15,#2
.L915:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1171      if ((spbDiv >= 7) && (spbDiv < 14) && ((spbDiv & 1) == 1))
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1172      {
	fcall	.cocofun_60
.L1166:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1173          spbDiv = spbDiv - 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1174      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1175  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1176      if (spbDiv == 14)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1177      {
	eq	d0,d8,#14
.L1167:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1178          spbDiv = 12;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1179      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1180  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1181      l_EndInitPW  = IfxScuWdt_getCpuWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1182      l_SEndInitPW = IfxScuWdt_getSafetyWatchdogPassword();
	seln	d8,d0,d8,#12
	call	IfxScuWdt_getCpuWatchdogPassword
.L914:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1183  
	mov	d9,d2
	call	IfxScuWdt_getSafetyWatchdogPassword
.L917:
	mov	d10,d2
.L919:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1184      IfxScuWdt_clearCpuEndinit(l_EndInitPW);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1185      SCU_TRAPDIS.U = SCU_TRAPDIS.U | 0x3E0U;
	mov	d4,d9
	call	IfxScuWdt_clearCpuEndinit
.L918:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1186      IfxScuWdt_setCpuEndinit(l_EndInitPW);
	ld.w	d0,.18.cnt
.L1168:
	mov	d1,#992
.L1169:
	mov.a	a15,d0
.L1170:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1187  
	mov	d4,d9
.L920:
	ld.w	d0,[a15]
.L1171:
	or	d0,d1
	st.w	[a15],d0
.L1172:
	call	IfxScuWdt_setCpuEndinit
.L921:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1188      IfxScuWdt_clearSafetyEndinit(l_SEndInitPW);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1189      ccucon0.U        = SCU_CCUCON0.U;
	mov	d4,d10
	call	IfxScuWdt_clearSafetyEndinit
.L1173:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1190      ccucon0.B.SPBDIV = spbDiv;
	ld.w	d15,.6.cnt
.L1174:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1191      ccucon0.B.UP     = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1192      SCU_CCUCON0.U    = ccucon0.U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1193      IfxScuWdt_setSafetyEndinit(l_SEndInitPW);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1194  
	mov	d4,d10
.L922:
	mov.a	a2,d15
	ld.w	d15,[a2]
.L924:
	insert	d15,d15,d8,#16,#4
.L1175:
	insert	d15,d15,#1,#30,#1
	st.w	[a2],d15
.L1176:
	call	IfxScuWdt_setSafetyEndinit
.L923:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1195      IfxScuWdt_clearCpuEndinit(l_EndInitPW);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1196      SCU_TRAPDIS.U = SCU_TRAPDIS.U & (uint32)~0x3E0UL;
	mov	d4,d9
	call	IfxScuWdt_clearCpuEndinit
.L1177:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1197      IfxScuWdt_setCpuEndinit(l_EndInitPW);
	ld.w	d15,[a15]
.L925:
	insert	d15,d15,#0,#5,#5
	st.w	[a15],d15
.L1178:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1198  
	mov	d4,d9
	call	IfxScuWdt_setCpuEndinit
.L916:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1199      while (SCU_CCUCON0.B.LCK != 0U)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1200      {}
	fcall	.cocofun_61
.L926:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1201  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1202      return IfxScuCcu_getSpbFrequency();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1203  }
	j	IfxScuCcu_getSpbFrequency
.L610:
	
__IfxScuCcu_setSpbFrequency_function_end:
	.size	IfxScuCcu_setSpbFrequency,__IfxScuCcu_setSpbFrequency_function_end-IfxScuCcu_setSpbFrequency
.L388:
	; End of function
	
	.sdecl	'.text.IfxScuCcu..cocofun_61',code,cluster('.cocofun_61')
	.sect	'.text.IfxScuCcu..cocofun_61'
	.align	2
; Function .cocofun_61
.L271:
.cocofun_61:	.type	func
; Function body .cocofun_61, coco_iter:0
	movh.a	a15,#61443
.L174:
	ld.bu	d15,[a15]@los(0xf0036033)
.L1579:
	jnz.t	d15:7,.L174
.L1580:
	fret
.L513:
	; End of function
	.sdecl	'.text.IfxScuCcu..cocofun_60',code,cluster('.cocofun_60')
	.sect	'.text.IfxScuCcu..cocofun_60'
	.align	2
; Function .cocofun_60
.L273:
.cocofun_60:	.type	func
; Function body .cocofun_60, coco_iter:0
	add	d15,d8,#-7
.L1572:
	jge.u	d15,#7,.L172
.L1573:
	and	d15,d8,#1
.L1574:
	cadd	d8,d15,#-1
.L172:
	fret
.L508:
	; End of function
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_setSriFrequency',code,cluster('IfxScuCcu_setSriFrequency')
	.sect	'.text.IfxScuCcu.IfxScuCcu_setSriFrequency'
	.align	2
	
	.global	IfxScuCcu_setSriFrequency

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1204  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1205  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1206  float32 IfxScuCcu_setSriFrequency(float32 sriFreq)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1207  {
; Function IfxScuCcu_setSriFrequency
.L275:
IfxScuCcu_setSriFrequency:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1208      float32         freq   = 0;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1209      float32         source = IfxScuCcu_getSourceFrequency();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1210      Ifx_SCU_CCUCON0 ccucon0;
	mov	d15,d4
	call	IfxScuCcu_getSourceFrequency
.L927:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1211      uint16          l_SEndInitPW;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1212      uint32          sriDiv = (uint32)__roundf(source / sriFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1213      sriDiv = __maxu(sriDiv, 1);
	fcall	.cocofun_48
.L928:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1214  
	max.u	d8,d15,#1
.L935:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1215      if ((sriDiv >= 7) && (sriDiv < 14) && ((sriDiv & 1) == 1))
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1216      {
	fcall	.cocofun_60
.L1183:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1217          sriDiv = sriDiv - 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1218      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1219  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1220      if (sriDiv == 14)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1221      {
	eq	d15,d8,#14
.L1184:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1222          sriDiv = 12;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1223      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1224  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1225      l_SEndInitPW = IfxScuWdt_getSafetyWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1226      IfxScuWdt_clearSafetyEndinit(l_SEndInitPW);
	seln	d8,d15,d8,#12
	call	IfxScuWdt_getSafetyWatchdogPassword
.L929:
	mov	d15,d2
.L931:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1227  
	mov	d4,d15
	call	IfxScuWdt_clearSafetyEndinit
.L930:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1228      ccucon0.U        = SCU_CCUCON0.U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1229      ccucon0.B.SRIDIV = sriDiv;
	ld.w	d0,.6.cnt
.L1185:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1230      ccucon0.B.UP     = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1231      SCU_CCUCON0.U    = ccucon0.U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1232  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1233      IfxScuWdt_setSafetyEndinit(l_SEndInitPW);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1234  
	mov	d4,d15
.L933:
	mov.a	a15,d0
	ld.w	d0,[a15]
.L934:
	insert	d0,d0,d8,#8,#4
.L1186:
	insert	d0,d0,#1,#30,#1
	st.w	[a15],d0
.L1187:
	call	IfxScuWdt_setSafetyEndinit
.L1188:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1235      while (SCU_CCUCON0.B.LCK != 0U)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1236      {}
	fcall	.cocofun_61
.L932:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1237  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1238      freq = IfxScuCcu_getSriFrequency();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1239      return freq;
	j	IfxScuCcu_getSriFrequency
.L618:
	
__IfxScuCcu_setSriFrequency_function_end:
	.size	IfxScuCcu_setSriFrequency,__IfxScuCcu_setSriFrequency_function_end-IfxScuCcu_setSriFrequency
.L393:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_switchToBackupClock',code,cluster('IfxScuCcu_switchToBackupClock')
	.sect	'.text.IfxScuCcu.IfxScuCcu_switchToBackupClock'
	.align	2
	
	.global	IfxScuCcu_switchToBackupClock

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1240  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1241  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1242  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1243  void IfxScuCcu_switchToBackupClock(const IfxScuCcu_Config *cfg)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1244  {
; Function IfxScuCcu_switchToBackupClock
.L277:
IfxScuCcu_switchToBackupClock:	.type	func

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1245      uint16 endinit_pw, endinitSfty_pw;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1246      int    pllStepsCount;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1247      uint8  smuTrapEnable;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1248  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1249      if (SCU_CCUCON0.B.CLKSEL == 0) /* Already source is backup clock */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1250      {
	ld.w	d15,.19.cnt
.L1424:
	mov.aa	a15,a4
.L937:
	mov.a	a12,d15
	ld.bu	d15,[a12]
	extr.u	d15,d15,#4,#2
.L1425:
	jeq	d15,#0,.L180
.L1426:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1251          return;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1252      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1253  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1254      endinitSfty_pw = IfxScuWdt_getSafetyWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1255      endinit_pw     = IfxScuWdt_getCpuWatchdogPassword();
	call	IfxScuWdt_getSafetyWatchdogPassword
.L936:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1256  
	mov	d8,d2
	call	IfxScuWdt_getCpuWatchdogPassword
.L939:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1257      /*Start Pll ramp down sequence */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1258      for (pllStepsCount = cfg->sysPll.numOfPllDividerSteps; pllStepsCount > 0; pllStepsCount--)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1259      {                       /*iterate through number of pll steps */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1260          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1261              IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1262  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1263              /*Configure K2 divider */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1264              while (SCU_PLLSTAT.B.K2RDY == 0U)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1265              {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1266                  /*Wait until K2 divider is ready */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1267                  /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1268              }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1269  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1270              /*Now set the K2 divider value for the step corresponding to step count */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1271              SCU_PLLCON1.B.K2DIV = cfg->sysPll.pllDividerStep[pllStepsCount - 1].k2Step;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1272              IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
	mov	d9,d2
	ld.w	d15,.15.cnt
.L940:
	ld.bu	d10,[a15]
.L941:
	mov.a	a13,d15
.L1427:
	j	.L181

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1273  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1274              /*Wait for waitCounter corresponding to the pll step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1275              IfxScuCcu_wait(cfg->sysPll.pllDividerStep[pllStepsCount - 1].waitTime);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1276          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1277      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1278  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1279      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1280          /* Disable TRAP for SMU (oscillator watchdog and unlock detection) */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1281          IfxScuWdt_clearCpuEndinit(endinit_pw);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1282          smuTrapEnable      = SCU_TRAPDIS.B.SMUT;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1283          SCU_TRAPDIS.B.SMUT = 1U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1284          IfxScuWdt_setCpuEndinit(endinit_pw);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1285      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1286  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1287      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1288          /* Select fback (fosc-evr) as CCU input clock */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1289          IfxScuWdt_clearSafetyEndinit(endinitSfty_pw);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1290  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1291          while (SCU_CCUCON0.B.LCK != 0U)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1292          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1293              /*Wait till ccucon0 lock is set */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1294              /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1295          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1296  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1297          SCU_CCUCON0.B.CLKSEL = 0; /*Select the EVR as fOSC for the clock distribution */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1298          SCU_CCUCON0.B.UP     = 1; /*Update the ccucon0 register */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1299  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1300          while (SCU_CCUCON0.B.LCK != 0U)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1301          {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1302              /*Wait till ccucon0 lock is set */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1303              /*No "timeout" required, because if it hangs, Safety Endinit will give a trap */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1304          }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1305  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1306          /* Disconnet PLL (SETFINDIS=1): oscillator clock is disconnected from PLL */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1307          SCU_PLLCON0.B.SETFINDIS = 1;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1308  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1309          /* Enable oscillator disconnect feature */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1310          SCU_PLLCON0.B.OSCDISCDIS = 0U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1311          IfxScuWdt_setSafetyEndinit(endinitSfty_pw);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1312      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1313      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1314          /* Enable VCO unlock Trap if it was disabled before */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1315          IfxScuWdt_clearCpuEndinit(endinit_pw);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1316          SCU_TRAPCLR.B.SMUT = 1U;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1317          SCU_TRAPDIS.B.SMUT = smuTrapEnable;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1318          IfxScuWdt_setCpuEndinit(endinit_pw);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1319      }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1320  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1321  
.L180:
	ret
.L182:
	mov	d4,d8
	call	IfxScuWdt_clearSafetyEndinit
.L1428:
	movh.a	a2,#61443
.L183:
	ld.bu	d15,[a2]@los(0xf0036014)
.L1429:
	jz.t	d15:5,.L183
.L1430:
	mul	d15,d10,#12
	ld.a	a2,[a15]4
.L1431:
	mov	d4,d8
	ld.bu	d0,[a13]
.L944:
	add	d15,d15,#-12
.L1432:
	addsc.a	a2,a2,d15,#0
.L1433:
	ld.bu	d1,[a2]
.L1434:
	insert	d0,d0,d1,#0,#7
	st.b	[a13],d0
.L1435:
	call	IfxScuWdt_setSafetyEndinit
.L945:
	ld.a	a2,[a15]4
.L1436:
	addsc.a	a2,a2,d15,#0
.L1437:
	ld.w	d4,[a2]2
	call	IfxScuCcu_wait
.L1438:
	add	d10,#-1
.L181:
	jge	d10,#1,.L182
.L1439:
	mov	d4,d9
	call	IfxScuWdt_clearCpuEndinit
.L1440:
	ld.w	d15,.18.cnt
.L1441:
	mov	d4,d9
.L946:
	mov.a	a15,d15
.L938:
	ld.bu	d15,[a15]
.L1442:
	extr.u	d10,d15,#3,#1
	ld.bu	d15,[a15]
.L943:
	or	d15,#8
	st.b	[a15],d15
.L1443:
	call	IfxScuWdt_setCpuEndinit
.L947:
	mov	d4,d8
	call	IfxScuWdt_clearSafetyEndinit
.L942:
	fcall	.cocofun_52
.L1444:
	fcall	.cocofun_62
.L948:
	ld.w	d15,.20.cnt
.L1445:
	mov	d4,d8
.L950:
	mov.a	a2,d15
	ld.bu	d15,[a2]
.L1446:
	or	d15,#16
	st.b	[a2],d15
.L1447:
	ld.bu	d15,[a2]
.L1448:
	insert	d15,d15,#0,#6,#1
	st.b	[a2],d15
.L1449:
	call	IfxScuWdt_setSafetyEndinit
.L951:
	mov	d4,d9
	call	IfxScuWdt_clearCpuEndinit
.L1450:
	ld.w	d15,.30.cnt
	mov.a	a2,d15
	ld.bu	d15,[a2]
.L1451:
	or	d15,#8
	st.b	[a2],d15
.L949:
	fcall	.cocofun_59
.L952:
	mov	d4,d9
.L953:
	j	IfxScuWdt_setCpuEndinit
.L700:
	
__IfxScuCcu_switchToBackupClock_function_end:
	.size	IfxScuCcu_switchToBackupClock,__IfxScuCcu_switchToBackupClock_function_end-IfxScuCcu_switchToBackupClock
.L423:
	; End of function
	
	.sdecl	'.text.IfxScuCcu.IfxScuCcu_wait',code,cluster('IfxScuCcu_wait')
	.sect	'.text.IfxScuCcu.IfxScuCcu_wait'
	.align	2
	

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1322  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1323  static void IfxScuCcu_wait(float32 timeSec)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1324  {
; Function IfxScuCcu_wait
.L279:
IfxScuCcu_wait:	.type	func
	mov	d8,d4

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     2   * \file IfxScuCcu.h
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     3   * \brief SCU  basic functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     4   * \ingroup IfxLld_Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     5   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     6   * \version iLLD_1_0_0_11_0
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     7   * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     8   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     9   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    11   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    12   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    13   * Infineon Technologies AG (Infineon) is supplying this file for use
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    14   * exclusively with Infineon's microcontroller products. This file can be freely
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    15   * distributed within development tools that are supporting such microcontroller
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    16   * products.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    17   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    18   * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    19   * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    20   * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    21   * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    22   * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    23   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    24   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    25   * \defgroup IfxLld_Scu SCU
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    26   * \addtogroup IfxLld_Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    27   * \{
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    28   * \defgroup IfxLld_ScuCcu How to use the Scu Clock driver?
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    29   * \addtogroup IfxLld_ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    30   * \{
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    31   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    32   * The Scu Clock control unit driver provides a default configuration for pll and Clock initialisation and set of peripheral clock configuration functions.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    33   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    34   * In the following sections it will be described, how to integrate the driver into the application framework.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    35   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    36   * \section IfxLld_ScuCcu_Std_Preparation Preparation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    37   * \subsection IfxLld_ScuCcu_Std_Include Include Files
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    38   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    39   * Include following header file into your C code:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    40   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    41   * #include <Scu/Std/IfxScuCcu.h>
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    42   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    43   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    44   * \subsection IfxLld_ScuCcu_Std_Variables Variables
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    45   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    46   * Declare the Clock Configuration variables in your C code:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    47   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    48   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    49   * // used globally
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    50   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    51   * // configuration for the PLL  steps
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    52   * static IfxScuCcu_PllStepsConfig IfxScuCcu_testPllConfigSteps[] = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    53   *     IFXSCU_CFG_PLL_STEPS
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    54   * };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    55   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    56   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    57   * // Default configuration for the Clock Configuration
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    58   * IfxScuCcu_Config                      IfxScuCcu_testClockConfig = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    59   *     {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    60   *        sizeof(IfxScuCcu_testPllConfigSteps) / sizeof(IfxScuCcu_PllStepsConfig),
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    61   *        (IfxScuCcu_PllStepsConfig *)IfxScuCcu_testPllConfigSteps,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    62   *        IFXSCU_CFG_PLL_INITIAL_STEP,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    63   *     },
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    64   *     IFXSCU_CFG_CLK_DISTRIBUTION,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    65   *     IFXSCU_CFG_FLASH_WAITSTATE,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    66   *     IFX_CFG_SCU_XTAL_FREQUENCY
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    67   * };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    68   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    69   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    70   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    71   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    72   * \subsection IfxLld_ScuCcu_Std_Init Module Initialisation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    73   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    74   * The module initialisation can be done in the same function. Here an example:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    75   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    76   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    77   *        // standard PLL & clock initialisation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    78   *         IfxScuCcu_init(&IfxScuCcu_testClockConfig);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    79   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    80   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    81   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    82   *    The PLL and clocks are now initialised based on the IFXSCU_CFG_XTAL_FREQ and  IFXSCU_CFG_PLL_FREQ values configured in Ifx_Cfg.h.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    83   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    84   * \}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    85   * \}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    86   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    87   * \defgroup IfxLld_Scu_Std_Ccu Ccu Basic Functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    88   * \ingroup IfxLld_Scu_Std
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    89   * \defgroup IfxLld_Scu_Std_Ccu_Ccu Clock Control Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    90   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    91   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Operative Clock Control Operative Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    92   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    93   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Configuration Clock Control Configuration Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    94   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    95   * \defgroup IfxLld_Scu_Std_Ccu_Enum Enumerations
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    96   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    97   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    98  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    99  #ifndef IFXSCUCCU_H
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   100  #define IFXSCUCCU_H 1
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   101  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   102  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   103  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   104  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   105  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   106  #include "_Impl/IfxScu_cfg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   107  #include "Scu/Std/IfxScuWdt.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   108  #include "Cpu/Std/IfxCpu.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   109  #include "IfxStm_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   110  #include "IfxScu_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   111  #include "IfxFlash_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   112  #include "_PinMap/IfxScu_PinMap.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   113  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   114  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   115  /*-----------------------------------Macros-----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   116  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   117  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   118  /** \brief Oscillator stability check timeout count
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   119   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   120  #define IFXSCUCCU_OSC_STABLECHK_TIME (640)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   121  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   122  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   123  /*------------------------------Type Definitions------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   124  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   125  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   126  /** \brief Function pointer type for the hooks
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   127   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   128   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   129  typedef void (*IfxScuCcu_PllStepsFunctionHook)(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   130  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   131  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   132  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   133  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   134  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   135  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   136   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   137  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   138  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   139  /** \addtogroup IfxLld_Scu_Std_Ccu_Enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   140   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   141  /** \brief MODULE_SCU.PLLCON1.B.K1DIV, specifies the K1-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   142   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   143  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   144  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   145      IfxScuCcu_K1divider_1 = 0,      /**< \brief K1-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   146      IfxScuCcu_K1divider_2,          /**< \brief K1-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   147      IfxScuCcu_K1divider_3,          /**< \brief K1-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   148      IfxScuCcu_K1divider_4,          /**< \brief K1-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   149      IfxScuCcu_K1divider_5,          /**< \brief K1-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   150      IfxScuCcu_K1divider_6,          /**< \brief K1-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   151      IfxScuCcu_K1divider_7,          /**< \brief K1-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   152      IfxScuCcu_K1divider_8,          /**< \brief K1-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   153      IfxScuCcu_K1divider_9,          /**< \brief K1-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   154      IfxScuCcu_K1divider_10,         /**< \brief K1-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   155      IfxScuCcu_K1divider_11,         /**< \brief K1-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   156      IfxScuCcu_K1divider_12,         /**< \brief K1-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   157      IfxScuCcu_K1divider_13,         /**< \brief K1-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   158      IfxScuCcu_K1divider_14,         /**< \brief K1-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   159      IfxScuCcu_K1divider_15,         /**< \brief K1-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   160      IfxScuCcu_K1divider_16,         /**< \brief K1-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   161      IfxScuCcu_K1divider_17,         /**< \brief K1-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   162      IfxScuCcu_K1divider_18,         /**< \brief K1-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   163      IfxScuCcu_K1divider_19,         /**< \brief K1-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   164      IfxScuCcu_K1divider_20,         /**< \brief K1-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   165      IfxScuCcu_K1divider_21,         /**< \brief K1-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   166      IfxScuCcu_K1divider_22,         /**< \brief K1-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   167      IfxScuCcu_K1divider_23,         /**< \brief K1-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   168      IfxScuCcu_K1divider_24,         /**< \brief K1-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   169      IfxScuCcu_K1divider_25,         /**< \brief K1-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   170      IfxScuCcu_K1divider_26,         /**< \brief K1-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   171      IfxScuCcu_K1divider_27,         /**< \brief K1-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   172      IfxScuCcu_K1divider_28,         /**< \brief K1-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   173      IfxScuCcu_K1divider_29,         /**< \brief K1-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   174      IfxScuCcu_K1divider_30,         /**< \brief K1-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   175      IfxScuCcu_K1divider_31,         /**< \brief K1-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   176      IfxScuCcu_K1divider_32,         /**< \brief K1-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   177      IfxScuCcu_K1divider_33,         /**< \brief K1-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   178      IfxScuCcu_K1divider_34,         /**< \brief K1-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   179      IfxScuCcu_K1divider_35,         /**< \brief K1-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   180      IfxScuCcu_K1divider_36,         /**< \brief K1-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   181      IfxScuCcu_K1divider_37,         /**< \brief K1-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   182      IfxScuCcu_K1divider_38,         /**< \brief K1-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   183      IfxScuCcu_K1divider_39,         /**< \brief K1-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   184      IfxScuCcu_K1divider_40,         /**< \brief K1-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   185      IfxScuCcu_K1divider_41,         /**< \brief K1-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   186      IfxScuCcu_K1divider_42,         /**< \brief K1-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   187      IfxScuCcu_K1divider_43,         /**< \brief K1-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   188      IfxScuCcu_K1divider_44,         /**< \brief K1-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   189      IfxScuCcu_K1divider_45,         /**< \brief K1-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   190      IfxScuCcu_K1divider_46,         /**< \brief K1-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   191      IfxScuCcu_K1divider_47,         /**< \brief K1-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   192      IfxScuCcu_K1divider_48,         /**< \brief K1-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   193      IfxScuCcu_K1divider_49,         /**< \brief K1-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   194      IfxScuCcu_K1divider_50,         /**< \brief K1-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   195      IfxScuCcu_K1divider_51,         /**< \brief K1-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   196      IfxScuCcu_K1divider_52,         /**< \brief K1-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   197      IfxScuCcu_K1divider_53,         /**< \brief K1-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   198      IfxScuCcu_K1divider_54,         /**< \brief K1-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   199      IfxScuCcu_K1divider_55,         /**< \brief K1-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   200      IfxScuCcu_K1divider_56,         /**< \brief K1-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   201      IfxScuCcu_K1divider_57,         /**< \brief K1-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   202      IfxScuCcu_K1divider_58,         /**< \brief K1-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   203      IfxScuCcu_K1divider_59,         /**< \brief K1-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   204      IfxScuCcu_K1divider_60,         /**< \brief K1-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   205      IfxScuCcu_K1divider_61,         /**< \brief K1-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   206      IfxScuCcu_K1divider_62,         /**< \brief K1-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   207      IfxScuCcu_K1divider_63,         /**< \brief K1-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   208      IfxScuCcu_K1divider_64,         /**< \brief K1-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   209      IfxScuCcu_K1divider_65,         /**< \brief K1-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   210      IfxScuCcu_K1divider_66,         /**< \brief K1-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   211      IfxScuCcu_K1divider_67,         /**< \brief K1-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   212      IfxScuCcu_K1divider_68,         /**< \brief K1-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   213      IfxScuCcu_K1divider_69,         /**< \brief K1-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   214      IfxScuCcu_K1divider_70,         /**< \brief K1-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   215      IfxScuCcu_K1divider_71,         /**< \brief K1-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   216      IfxScuCcu_K1divider_72,         /**< \brief K1-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   217      IfxScuCcu_K1divider_73,         /**< \brief K1-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   218      IfxScuCcu_K1divider_74,         /**< \brief K1-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   219      IfxScuCcu_K1divider_75,         /**< \brief K1-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   220      IfxScuCcu_K1divider_76,         /**< \brief K1-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   221      IfxScuCcu_K1divider_77,         /**< \brief K1-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   222      IfxScuCcu_K1divider_78,         /**< \brief K1-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   223      IfxScuCcu_K1divider_79,         /**< \brief K1-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   224      IfxScuCcu_K1divider_80,         /**< \brief K1-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   225      IfxScuCcu_K1divider_81,         /**< \brief K1-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   226      IfxScuCcu_K1divider_82,         /**< \brief K1-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   227      IfxScuCcu_K1divider_83,         /**< \brief K1-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   228      IfxScuCcu_K1divider_84,         /**< \brief K1-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   229      IfxScuCcu_K1divider_85,         /**< \brief K1-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   230      IfxScuCcu_K1divider_86,         /**< \brief K1-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   231      IfxScuCcu_K1divider_87,         /**< \brief K1-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   232      IfxScuCcu_K1divider_88,         /**< \brief K1-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   233      IfxScuCcu_K1divider_89,         /**< \brief K1-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   234      IfxScuCcu_K1divider_90,         /**< \brief K1-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   235      IfxScuCcu_K1divider_91,         /**< \brief K1-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   236      IfxScuCcu_K1divider_92,         /**< \brief K1-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   237      IfxScuCcu_K1divider_93,         /**< \brief K1-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   238      IfxScuCcu_K1divider_94,         /**< \brief K1-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   239      IfxScuCcu_K1divider_95,         /**< \brief K1-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   240      IfxScuCcu_K1divider_96,         /**< \brief K1-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   241      IfxScuCcu_K1divider_97,         /**< \brief K1-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   242      IfxScuCcu_K1divider_98,         /**< \brief K1-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   243      IfxScuCcu_K1divider_99,         /**< \brief K1-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   244      IfxScuCcu_K1divider_100,        /**< \brief K1-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   245      IfxScuCcu_K1divider_101,        /**< \brief K1-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   246      IfxScuCcu_K1divider_102,        /**< \brief K1-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   247      IfxScuCcu_K1divider_103,        /**< \brief K1-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   248      IfxScuCcu_K1divider_104,        /**< \brief K1-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   249      IfxScuCcu_K1divider_105,        /**< \brief K1-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   250      IfxScuCcu_K1divider_106,        /**< \brief K1-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   251      IfxScuCcu_K1divider_107,        /**< \brief K1-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   252      IfxScuCcu_K1divider_108,        /**< \brief K1-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   253      IfxScuCcu_K1divider_109,        /**< \brief K1-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   254      IfxScuCcu_K1divider_110,        /**< \brief K1-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   255      IfxScuCcu_K1divider_111,        /**< \brief K1-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   256      IfxScuCcu_K1divider_112,        /**< \brief K1-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   257      IfxScuCcu_K1divider_113,        /**< \brief K1-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   258      IfxScuCcu_K1divider_114,        /**< \brief K1-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   259      IfxScuCcu_K1divider_115,        /**< \brief K1-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   260      IfxScuCcu_K1divider_116,        /**< \brief K1-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   261      IfxScuCcu_K1divider_117,        /**< \brief K1-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   262      IfxScuCcu_K1divider_118,        /**< \brief K1-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   263      IfxScuCcu_K1divider_119,        /**< \brief K1-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   264      IfxScuCcu_K1divider_120,        /**< \brief K1-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   265      IfxScuCcu_K1divider_121,        /**< \brief K1-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   266      IfxScuCcu_K1divider_122,        /**< \brief K1-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   267      IfxScuCcu_K1divider_123,        /**< \brief K1-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   268      IfxScuCcu_K1divider_124,        /**< \brief K1-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   269      IfxScuCcu_K1divider_125,        /**< \brief K1-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   270      IfxScuCcu_K1divider_126,        /**< \brief K1-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   271      IfxScuCcu_K1divider_127,        /**< \brief K1-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   272      IfxScuCcu_K1divider_128         /**< \brief K1-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   273  } IfxScuCcu_K1divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   274  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   275  /** \brief MODULE_SCU.PLLCON1.B.K2DIV, specifies the K2-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   276   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   277  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   278  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   279      IfxScuCcu_K2divider_1 = 0,      /**< \brief K2-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   280      IfxScuCcu_K2divider_2,          /**< \brief K2-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   281      IfxScuCcu_K2divider_3,          /**< \brief K2-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   282      IfxScuCcu_K2divider_4,          /**< \brief K2-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   283      IfxScuCcu_K2divider_5,          /**< \brief K2-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   284      IfxScuCcu_K2divider_6,          /**< \brief K2-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   285      IfxScuCcu_K2divider_7,          /**< \brief K2-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   286      IfxScuCcu_K2divider_8,          /**< \brief K2-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   287      IfxScuCcu_K2divider_9,          /**< \brief K2-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   288      IfxScuCcu_K2divider_10,         /**< \brief K2-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   289      IfxScuCcu_K2divider_11,         /**< \brief K2-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   290      IfxScuCcu_K2divider_12,         /**< \brief K2-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   291      IfxScuCcu_K2divider_13,         /**< \brief K2-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   292      IfxScuCcu_K2divider_14,         /**< \brief K2-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   293      IfxScuCcu_K2divider_15,         /**< \brief K2-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   294      IfxScuCcu_K2divider_16,         /**< \brief K2-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   295      IfxScuCcu_K2divider_17,         /**< \brief K2-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   296      IfxScuCcu_K2divider_18,         /**< \brief K2-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   297      IfxScuCcu_K2divider_19,         /**< \brief K2-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   298      IfxScuCcu_K2divider_20,         /**< \brief K2-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   299      IfxScuCcu_K2divider_21,         /**< \brief K2-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   300      IfxScuCcu_K2divider_22,         /**< \brief K2-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   301      IfxScuCcu_K2divider_23,         /**< \brief K2-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   302      IfxScuCcu_K2divider_24,         /**< \brief K2-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   303      IfxScuCcu_K2divider_25,         /**< \brief K2-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   304      IfxScuCcu_K2divider_26,         /**< \brief K2-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   305      IfxScuCcu_K2divider_27,         /**< \brief K2-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   306      IfxScuCcu_K2divider_28,         /**< \brief K2-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   307      IfxScuCcu_K2divider_29,         /**< \brief K2-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   308      IfxScuCcu_K2divider_30,         /**< \brief K2-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   309      IfxScuCcu_K2divider_31,         /**< \brief K2-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   310      IfxScuCcu_K2divider_32,         /**< \brief K2-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   311      IfxScuCcu_K2divider_33,         /**< \brief K2-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   312      IfxScuCcu_K2divider_34,         /**< \brief K2-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   313      IfxScuCcu_K2divider_35,         /**< \brief K2-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   314      IfxScuCcu_K2divider_36,         /**< \brief K2-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   315      IfxScuCcu_K2divider_37,         /**< \brief K2-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   316      IfxScuCcu_K2divider_38,         /**< \brief K2-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   317      IfxScuCcu_K2divider_39,         /**< \brief K2-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   318      IfxScuCcu_K2divider_40,         /**< \brief K2-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   319      IfxScuCcu_K2divider_41,         /**< \brief K2-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   320      IfxScuCcu_K2divider_42,         /**< \brief K2-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   321      IfxScuCcu_K2divider_43,         /**< \brief K2-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   322      IfxScuCcu_K2divider_44,         /**< \brief K2-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   323      IfxScuCcu_K2divider_45,         /**< \brief K2-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   324      IfxScuCcu_K2divider_46,         /**< \brief K2-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   325      IfxScuCcu_K2divider_47,         /**< \brief K2-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   326      IfxScuCcu_K2divider_48,         /**< \brief K2-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   327      IfxScuCcu_K2divider_49,         /**< \brief K2-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   328      IfxScuCcu_K2divider_50,         /**< \brief K2-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   329      IfxScuCcu_K2divider_51,         /**< \brief K2-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   330      IfxScuCcu_K2divider_52,         /**< \brief K2-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   331      IfxScuCcu_K2divider_53,         /**< \brief K2-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   332      IfxScuCcu_K2divider_54,         /**< \brief K2-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   333      IfxScuCcu_K2divider_55,         /**< \brief K2-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   334      IfxScuCcu_K2divider_56,         /**< \brief K2-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   335      IfxScuCcu_K2divider_57,         /**< \brief K2-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   336      IfxScuCcu_K2divider_58,         /**< \brief K2-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   337      IfxScuCcu_K2divider_59,         /**< \brief K2-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   338      IfxScuCcu_K2divider_60,         /**< \brief K2-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   339      IfxScuCcu_K2divider_61,         /**< \brief K2-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   340      IfxScuCcu_K2divider_62,         /**< \brief K2-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   341      IfxScuCcu_K2divider_63,         /**< \brief K2-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   342      IfxScuCcu_K2divider_64,         /**< \brief K2-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   343      IfxScuCcu_K2divider_65,         /**< \brief K2-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   344      IfxScuCcu_K2divider_66,         /**< \brief K2-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   345      IfxScuCcu_K2divider_67,         /**< \brief K2-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   346      IfxScuCcu_K2divider_68,         /**< \brief K2-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   347      IfxScuCcu_K2divider_69,         /**< \brief K2-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   348      IfxScuCcu_K2divider_70,         /**< \brief K2-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   349      IfxScuCcu_K2divider_71,         /**< \brief K2-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   350      IfxScuCcu_K2divider_72,         /**< \brief K2-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   351      IfxScuCcu_K2divider_73,         /**< \brief K2-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   352      IfxScuCcu_K2divider_74,         /**< \brief K2-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   353      IfxScuCcu_K2divider_75,         /**< \brief K2-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   354      IfxScuCcu_K2divider_76,         /**< \brief K2-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   355      IfxScuCcu_K2divider_77,         /**< \brief K2-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   356      IfxScuCcu_K2divider_78,         /**< \brief K2-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   357      IfxScuCcu_K2divider_79,         /**< \brief K2-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   358      IfxScuCcu_K2divider_80,         /**< \brief K2-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   359      IfxScuCcu_K2divider_81,         /**< \brief K2-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   360      IfxScuCcu_K2divider_82,         /**< \brief K2-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   361      IfxScuCcu_K2divider_83,         /**< \brief K2-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   362      IfxScuCcu_K2divider_84,         /**< \brief K2-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   363      IfxScuCcu_K2divider_85,         /**< \brief K2-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   364      IfxScuCcu_K2divider_86,         /**< \brief K2-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   365      IfxScuCcu_K2divider_87,         /**< \brief K2-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   366      IfxScuCcu_K2divider_88,         /**< \brief K2-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   367      IfxScuCcu_K2divider_89,         /**< \brief K2-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   368      IfxScuCcu_K2divider_90,         /**< \brief K2-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   369      IfxScuCcu_K2divider_91,         /**< \brief K2-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   370      IfxScuCcu_K2divider_92,         /**< \brief K2-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   371      IfxScuCcu_K2divider_93,         /**< \brief K2-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   372      IfxScuCcu_K2divider_94,         /**< \brief K2-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   373      IfxScuCcu_K2divider_95,         /**< \brief K2-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   374      IfxScuCcu_K2divider_96,         /**< \brief K2-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   375      IfxScuCcu_K2divider_97,         /**< \brief K2-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   376      IfxScuCcu_K2divider_98,         /**< \brief K2-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   377      IfxScuCcu_K2divider_99,         /**< \brief K2-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   378      IfxScuCcu_K2divider_100,        /**< \brief K2-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   379      IfxScuCcu_K2divider_101,        /**< \brief K2-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   380      IfxScuCcu_K2divider_102,        /**< \brief K2-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   381      IfxScuCcu_K2divider_103,        /**< \brief K2-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   382      IfxScuCcu_K2divider_104,        /**< \brief K2-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   383      IfxScuCcu_K2divider_105,        /**< \brief K2-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   384      IfxScuCcu_K2divider_106,        /**< \brief K2-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   385      IfxScuCcu_K2divider_107,        /**< \brief K2-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   386      IfxScuCcu_K2divider_108,        /**< \brief K2-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   387      IfxScuCcu_K2divider_109,        /**< \brief K2-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   388      IfxScuCcu_K2divider_110,        /**< \brief K2-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   389      IfxScuCcu_K2divider_111,        /**< \brief K2-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   390      IfxScuCcu_K2divider_112,        /**< \brief K2-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   391      IfxScuCcu_K2divider_113,        /**< \brief K2-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   392      IfxScuCcu_K2divider_114,        /**< \brief K2-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   393      IfxScuCcu_K2divider_115,        /**< \brief K2-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   394      IfxScuCcu_K2divider_116,        /**< \brief K2-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   395      IfxScuCcu_K2divider_117,        /**< \brief K2-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   396      IfxScuCcu_K2divider_118,        /**< \brief K2-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   397      IfxScuCcu_K2divider_119,        /**< \brief K2-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   398      IfxScuCcu_K2divider_120,        /**< \brief K2-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   399      IfxScuCcu_K2divider_121,        /**< \brief K2-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   400      IfxScuCcu_K2divider_122,        /**< \brief K2-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   401      IfxScuCcu_K2divider_123,        /**< \brief K2-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   402      IfxScuCcu_K2divider_124,        /**< \brief K2-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   403      IfxScuCcu_K2divider_125,        /**< \brief K2-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   404      IfxScuCcu_K2divider_126,        /**< \brief K2-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   405      IfxScuCcu_K2divider_127,        /**< \brief K2-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   406      IfxScuCcu_K2divider_128         /**< \brief K2-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   407  } IfxScuCcu_K2divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   408  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   409  /** \brief MODULE_SCU.PLLCON1.B.K3DIV, specifies the K3-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   410   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   411  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   412  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   413      IfxScuCcu_K3divider_1 = 0,      /**< \brief K3-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   414      IfxScuCcu_K3divider_2,          /**< \brief K3-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   415      IfxScuCcu_K3divider_3,          /**< \brief K3-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   416      IfxScuCcu_K3divider_4,          /**< \brief K3-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   417      IfxScuCcu_K3divider_5,          /**< \brief K3-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   418      IfxScuCcu_K3divider_6,          /**< \brief K3-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   419      IfxScuCcu_K3divider_7,          /**< \brief K3-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   420      IfxScuCcu_K3divider_8,          /**< \brief K3-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   421      IfxScuCcu_K3divider_9,          /**< \brief K3-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   422      IfxScuCcu_K3divider_10,         /**< \brief K3-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   423      IfxScuCcu_K3divider_11,         /**< \brief K3-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   424      IfxScuCcu_K3divider_12,         /**< \brief K3-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   425      IfxScuCcu_K3divider_13,         /**< \brief K3-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   426      IfxScuCcu_K3divider_14,         /**< \brief K3-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   427      IfxScuCcu_K3divider_15,         /**< \brief K3-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   428      IfxScuCcu_K3divider_16,         /**< \brief K3-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   429      IfxScuCcu_K3divider_17,         /**< \brief K3-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   430      IfxScuCcu_K3divider_18,         /**< \brief K3-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   431      IfxScuCcu_K3divider_19,         /**< \brief K3-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   432      IfxScuCcu_K3divider_20,         /**< \brief K3-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   433      IfxScuCcu_K3divider_21,         /**< \brief K3-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   434      IfxScuCcu_K3divider_22,         /**< \brief K3-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   435      IfxScuCcu_K3divider_23,         /**< \brief K3-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   436      IfxScuCcu_K3divider_24,         /**< \brief K3-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   437      IfxScuCcu_K3divider_25,         /**< \brief K3-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   438      IfxScuCcu_K3divider_26,         /**< \brief K3-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   439      IfxScuCcu_K3divider_27,         /**< \brief K3-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   440      IfxScuCcu_K3divider_28,         /**< \brief K3-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   441      IfxScuCcu_K3divider_29,         /**< \brief K3-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   442      IfxScuCcu_K3divider_30,         /**< \brief K3-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   443      IfxScuCcu_K3divider_31,         /**< \brief K3-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   444      IfxScuCcu_K3divider_32,         /**< \brief K3-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   445      IfxScuCcu_K3divider_33,         /**< \brief K3-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   446      IfxScuCcu_K3divider_34,         /**< \brief K3-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   447      IfxScuCcu_K3divider_35,         /**< \brief K3-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   448      IfxScuCcu_K3divider_36,         /**< \brief K3-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   449      IfxScuCcu_K3divider_37,         /**< \brief K3-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   450      IfxScuCcu_K3divider_38,         /**< \brief K3-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   451      IfxScuCcu_K3divider_39,         /**< \brief K3-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   452      IfxScuCcu_K3divider_40,         /**< \brief K3-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   453      IfxScuCcu_K3divider_41,         /**< \brief K3-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   454      IfxScuCcu_K3divider_42,         /**< \brief K3-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   455      IfxScuCcu_K3divider_43,         /**< \brief K3-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   456      IfxScuCcu_K3divider_44,         /**< \brief K3-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   457      IfxScuCcu_K3divider_45,         /**< \brief K3-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   458      IfxScuCcu_K3divider_46,         /**< \brief K3-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   459      IfxScuCcu_K3divider_47,         /**< \brief K3-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   460      IfxScuCcu_K3divider_48,         /**< \brief K3-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   461      IfxScuCcu_K3divider_49,         /**< \brief K3-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   462      IfxScuCcu_K3divider_50,         /**< \brief K3-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   463      IfxScuCcu_K3divider_51,         /**< \brief K3-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   464      IfxScuCcu_K3divider_52,         /**< \brief K3-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   465      IfxScuCcu_K3divider_53,         /**< \brief K3-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   466      IfxScuCcu_K3divider_54,         /**< \brief K3-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   467      IfxScuCcu_K3divider_55,         /**< \brief K3-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   468      IfxScuCcu_K3divider_56,         /**< \brief K3-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   469      IfxScuCcu_K3divider_57,         /**< \brief K3-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   470      IfxScuCcu_K3divider_58,         /**< \brief K3-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   471      IfxScuCcu_K3divider_59,         /**< \brief K3-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   472      IfxScuCcu_K3divider_60,         /**< \brief K3-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   473      IfxScuCcu_K3divider_61,         /**< \brief K3-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   474      IfxScuCcu_K3divider_62,         /**< \brief K3-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   475      IfxScuCcu_K3divider_63,         /**< \brief K3-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   476      IfxScuCcu_K3divider_64,         /**< \brief K3-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   477      IfxScuCcu_K3divider_65,         /**< \brief K3-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   478      IfxScuCcu_K3divider_66,         /**< \brief K3-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   479      IfxScuCcu_K3divider_67,         /**< \brief K3-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   480      IfxScuCcu_K3divider_68,         /**< \brief K3-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   481      IfxScuCcu_K3divider_69,         /**< \brief K3-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   482      IfxScuCcu_K3divider_70,         /**< \brief K3-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   483      IfxScuCcu_K3divider_71,         /**< \brief K3-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   484      IfxScuCcu_K3divider_72,         /**< \brief K3-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   485      IfxScuCcu_K3divider_73,         /**< \brief K3-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   486      IfxScuCcu_K3divider_74,         /**< \brief K3-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   487      IfxScuCcu_K3divider_75,         /**< \brief K3-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   488      IfxScuCcu_K3divider_76,         /**< \brief K3-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   489      IfxScuCcu_K3divider_77,         /**< \brief K3-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   490      IfxScuCcu_K3divider_78,         /**< \brief K3-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   491      IfxScuCcu_K3divider_79,         /**< \brief K3-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   492      IfxScuCcu_K3divider_80,         /**< \brief K3-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   493      IfxScuCcu_K3divider_81,         /**< \brief K3-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   494      IfxScuCcu_K3divider_82,         /**< \brief K3-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   495      IfxScuCcu_K3divider_83,         /**< \brief K3-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   496      IfxScuCcu_K3divider_84,         /**< \brief K3-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   497      IfxScuCcu_K3divider_85,         /**< \brief K3-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   498      IfxScuCcu_K3divider_86,         /**< \brief K3-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   499      IfxScuCcu_K3divider_87,         /**< \brief K3-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   500      IfxScuCcu_K3divider_88,         /**< \brief K3-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   501      IfxScuCcu_K3divider_89,         /**< \brief K3-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   502      IfxScuCcu_K3divider_90,         /**< \brief K3-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   503      IfxScuCcu_K3divider_91,         /**< \brief K3-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   504      IfxScuCcu_K3divider_92,         /**< \brief K3-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   505      IfxScuCcu_K3divider_93,         /**< \brief K3-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   506      IfxScuCcu_K3divider_94,         /**< \brief K3-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   507      IfxScuCcu_K3divider_95,         /**< \brief K3-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   508      IfxScuCcu_K3divider_96,         /**< \brief K3-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   509      IfxScuCcu_K3divider_97,         /**< \brief K3-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   510      IfxScuCcu_K3divider_98,         /**< \brief K3-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   511      IfxScuCcu_K3divider_99,         /**< \brief K3-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   512      IfxScuCcu_K3divider_100,        /**< \brief K3-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   513      IfxScuCcu_K3divider_101,        /**< \brief K3-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   514      IfxScuCcu_K3divider_102,        /**< \brief K3-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   515      IfxScuCcu_K3divider_103,        /**< \brief K3-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   516      IfxScuCcu_K3divider_104,        /**< \brief K3-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   517      IfxScuCcu_K3divider_105,        /**< \brief K3-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   518      IfxScuCcu_K3divider_106,        /**< \brief K3-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   519      IfxScuCcu_K3divider_107,        /**< \brief K3-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   520      IfxScuCcu_K3divider_108,        /**< \brief K3-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   521      IfxScuCcu_K3divider_109,        /**< \brief K3-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   522      IfxScuCcu_K3divider_110,        /**< \brief K3-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   523      IfxScuCcu_K3divider_111,        /**< \brief K3-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   524      IfxScuCcu_K3divider_112,        /**< \brief K3-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   525      IfxScuCcu_K3divider_113,        /**< \brief K3-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   526      IfxScuCcu_K3divider_114,        /**< \brief K3-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   527      IfxScuCcu_K3divider_115,        /**< \brief K3-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   528      IfxScuCcu_K3divider_116,        /**< \brief K3-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   529      IfxScuCcu_K3divider_117,        /**< \brief K3-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   530      IfxScuCcu_K3divider_118,        /**< \brief K3-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   531      IfxScuCcu_K3divider_119,        /**< \brief K3-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   532      IfxScuCcu_K3divider_120,        /**< \brief K3-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   533      IfxScuCcu_K3divider_121,        /**< \brief K3-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   534      IfxScuCcu_K3divider_122,        /**< \brief K3-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   535      IfxScuCcu_K3divider_123,        /**< \brief K3-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   536      IfxScuCcu_K3divider_124,        /**< \brief K3-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   537      IfxScuCcu_K3divider_125,        /**< \brief K3-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   538      IfxScuCcu_K3divider_126,        /**< \brief K3-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   539      IfxScuCcu_K3divider_127,        /**< \brief K3-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   540      IfxScuCcu_K3divider_128         /**< \brief K3-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   541  } IfxScuCcu_K3divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   542  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   543  /** \brief MODULE_SCU.PLLCON0.B.NDIV, specifies the N-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   544   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   545  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   546  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   547      IfxScuCcu_Ndivider_1 = 0,      /**< \brief  N-divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   548      IfxScuCcu_Ndivider_2,          /**< \brief  N-divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   549      IfxScuCcu_Ndivider_3,          /**< \brief  N-divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   550      IfxScuCcu_Ndivider_4,          /**< \brief  N-divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   551      IfxScuCcu_Ndivider_5,          /**< \brief  N-divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   552      IfxScuCcu_Ndivider_6,          /**< \brief  N-divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   553      IfxScuCcu_Ndivider_7,          /**< \brief  N-divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   554      IfxScuCcu_Ndivider_8,          /**< \brief  N-divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   555      IfxScuCcu_Ndivider_9,          /**< \brief  N-divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   556      IfxScuCcu_Ndivider_10,         /**< \brief  N-divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   557      IfxScuCcu_Ndivider_11,         /**< \brief  N-divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   558      IfxScuCcu_Ndivider_12,         /**< \brief  N-divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   559      IfxScuCcu_Ndivider_13,         /**< \brief  N-divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   560      IfxScuCcu_Ndivider_14,         /**< \brief  N-divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   561      IfxScuCcu_Ndivider_15,         /**< \brief  N-divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   562      IfxScuCcu_Ndivider_16,         /**< \brief  N-divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   563      IfxScuCcu_Ndivider_17,         /**< \brief  N-divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   564      IfxScuCcu_Ndivider_18,         /**< \brief  N-divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   565      IfxScuCcu_Ndivider_19,         /**< \brief  N-divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   566      IfxScuCcu_Ndivider_20,         /**< \brief  N-divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   567      IfxScuCcu_Ndivider_21,         /**< \brief  N-divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   568      IfxScuCcu_Ndivider_22,         /**< \brief  N-divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   569      IfxScuCcu_Ndivider_23,         /**< \brief  N-divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   570      IfxScuCcu_Ndivider_24,         /**< \brief  N-divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   571      IfxScuCcu_Ndivider_25,         /**< \brief  N-divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   572      IfxScuCcu_Ndivider_26,         /**< \brief  N-divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   573      IfxScuCcu_Ndivider_27,         /**< \brief  N-divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   574      IfxScuCcu_Ndivider_28,         /**< \brief  N-divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   575      IfxScuCcu_Ndivider_29,         /**< \brief  N-divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   576      IfxScuCcu_Ndivider_30,         /**< \brief  N-divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   577      IfxScuCcu_Ndivider_31,         /**< \brief  N-divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   578      IfxScuCcu_Ndivider_32,         /**< \brief  N-divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   579      IfxScuCcu_Ndivider_33,         /**< \brief  N-divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   580      IfxScuCcu_Ndivider_34,         /**< \brief  N-divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   581      IfxScuCcu_Ndivider_35,         /**< \brief  N-divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   582      IfxScuCcu_Ndivider_36,         /**< \brief  N-divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   583      IfxScuCcu_Ndivider_37,         /**< \brief  N-divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   584      IfxScuCcu_Ndivider_38,         /**< \brief  N-divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   585      IfxScuCcu_Ndivider_39,         /**< \brief  N-divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   586      IfxScuCcu_Ndivider_40,         /**< \brief  N-divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   587      IfxScuCcu_Ndivider_41,         /**< \brief  N-divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   588      IfxScuCcu_Ndivider_42,         /**< \brief  N-divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   589      IfxScuCcu_Ndivider_43,         /**< \brief  N-divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   590      IfxScuCcu_Ndivider_44,         /**< \brief  N-divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   591      IfxScuCcu_Ndivider_45,         /**< \brief  N-divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   592      IfxScuCcu_Ndivider_46,         /**< \brief  N-divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   593      IfxScuCcu_Ndivider_47,         /**< \brief  N-divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   594      IfxScuCcu_Ndivider_48,         /**< \brief  N-divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   595      IfxScuCcu_Ndivider_49,         /**< \brief  N-divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   596      IfxScuCcu_Ndivider_50,         /**< \brief  N-divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   597      IfxScuCcu_Ndivider_51,         /**< \brief  N-divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   598      IfxScuCcu_Ndivider_52,         /**< \brief  N-divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   599      IfxScuCcu_Ndivider_53,         /**< \brief  N-divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   600      IfxScuCcu_Ndivider_54,         /**< \brief  N-divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   601      IfxScuCcu_Ndivider_55,         /**< \brief  N-divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   602      IfxScuCcu_Ndivider_56,         /**< \brief  N-divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   603      IfxScuCcu_Ndivider_57,         /**< \brief  N-divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   604      IfxScuCcu_Ndivider_58,         /**< \brief  N-divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   605      IfxScuCcu_Ndivider_59,         /**< \brief  N-divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   606      IfxScuCcu_Ndivider_60,         /**< \brief  N-divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   607      IfxScuCcu_Ndivider_61,         /**< \brief  N-divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   608      IfxScuCcu_Ndivider_62,         /**< \brief  N-divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   609      IfxScuCcu_Ndivider_63,         /**< \brief  N-divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   610      IfxScuCcu_Ndivider_64,         /**< \brief  N-divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   611      IfxScuCcu_Ndivider_65,         /**< \brief  N-divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   612      IfxScuCcu_Ndivider_66,         /**< \brief  N-divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   613      IfxScuCcu_Ndivider_67,         /**< \brief  N-divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   614      IfxScuCcu_Ndivider_68,         /**< \brief  N-divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   615      IfxScuCcu_Ndivider_69,         /**< \brief  N-divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   616      IfxScuCcu_Ndivider_70,         /**< \brief  N-divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   617      IfxScuCcu_Ndivider_71,         /**< \brief  N-divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   618      IfxScuCcu_Ndivider_72,         /**< \brief  N-divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   619      IfxScuCcu_Ndivider_73,         /**< \brief  N-divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   620      IfxScuCcu_Ndivider_74,         /**< \brief  N-divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   621      IfxScuCcu_Ndivider_75,         /**< \brief  N-divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   622      IfxScuCcu_Ndivider_76,         /**< \brief  N-divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   623      IfxScuCcu_Ndivider_77,         /**< \brief  N-divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   624      IfxScuCcu_Ndivider_78,         /**< \brief  N-divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   625      IfxScuCcu_Ndivider_79,         /**< \brief  N-divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   626      IfxScuCcu_Ndivider_80,         /**< \brief  N-divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   627      IfxScuCcu_Ndivider_81,         /**< \brief  N-divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   628      IfxScuCcu_Ndivider_82,         /**< \brief  N-divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   629      IfxScuCcu_Ndivider_83,         /**< \brief  N-divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   630      IfxScuCcu_Ndivider_84,         /**< \brief  N-divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   631      IfxScuCcu_Ndivider_85,         /**< \brief  N-divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   632      IfxScuCcu_Ndivider_86,         /**< \brief  N-divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   633      IfxScuCcu_Ndivider_87,         /**< \brief  N-divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   634      IfxScuCcu_Ndivider_88,         /**< \brief  N-divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   635      IfxScuCcu_Ndivider_89,         /**< \brief  N-divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   636      IfxScuCcu_Ndivider_90,         /**< \brief  N-divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   637      IfxScuCcu_Ndivider_91,         /**< \brief  N-divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   638      IfxScuCcu_Ndivider_92,         /**< \brief  N-divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   639      IfxScuCcu_Ndivider_93,         /**< \brief  N-divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   640      IfxScuCcu_Ndivider_94,         /**< \brief  N-divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   641      IfxScuCcu_Ndivider_95,         /**< \brief  N-divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   642      IfxScuCcu_Ndivider_96,         /**< \brief  N-divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   643      IfxScuCcu_Ndivider_97,         /**< \brief  N-divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   644      IfxScuCcu_Ndivider_98,         /**< \brief  N-divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   645      IfxScuCcu_Ndivider_99,         /**< \brief  N-divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   646      IfxScuCcu_Ndivider_100,        /**< \brief  N-divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   647      IfxScuCcu_Ndivider_101,        /**< \brief  N-divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   648      IfxScuCcu_Ndivider_102,        /**< \brief  N-divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   649      IfxScuCcu_Ndivider_103,        /**< \brief  N-divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   650      IfxScuCcu_Ndivider_104,        /**< \brief  N-divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   651      IfxScuCcu_Ndivider_105,        /**< \brief  N-divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   652      IfxScuCcu_Ndivider_106,        /**< \brief  N-divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   653      IfxScuCcu_Ndivider_107,        /**< \brief  N-divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   654      IfxScuCcu_Ndivider_108,        /**< \brief  N-divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   655      IfxScuCcu_Ndivider_109,        /**< \brief  N-divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   656      IfxScuCcu_Ndivider_110,        /**< \brief  N-divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   657      IfxScuCcu_Ndivider_111,        /**< \brief  N-divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   658      IfxScuCcu_Ndivider_112,        /**< \brief  N-divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   659      IfxScuCcu_Ndivider_113,        /**< \brief  N-divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   660      IfxScuCcu_Ndivider_114,        /**< \brief  N-divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   661      IfxScuCcu_Ndivider_115,        /**< \brief  N-divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   662      IfxScuCcu_Ndivider_116,        /**< \brief  N-divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   663      IfxScuCcu_Ndivider_117,        /**< \brief  N-divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   664      IfxScuCcu_Ndivider_118,        /**< \brief  N-divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   665      IfxScuCcu_Ndivider_119,        /**< \brief  N-divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   666      IfxScuCcu_Ndivider_120,        /**< \brief  N-divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   667      IfxScuCcu_Ndivider_121,        /**< \brief  N-divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   668      IfxScuCcu_Ndivider_122,        /**< \brief  N-divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   669      IfxScuCcu_Ndivider_123,        /**< \brief  N-divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   670      IfxScuCcu_Ndivider_124,        /**< \brief  N-divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   671      IfxScuCcu_Ndivider_125,        /**< \brief  N-divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   672      IfxScuCcu_Ndivider_126,        /**< \brief  N-divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   673      IfxScuCcu_Ndivider_127,        /**< \brief  N-divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   674      IfxScuCcu_Ndivider_128         /**< \brief  N-divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   675  } IfxScuCcu_Ndivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   676  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   677  /** \brief MODULE_SCU.PLLCON0.B.PDIV, specifies the P-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   678   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   679  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   680  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   681      IfxScuCcu_Pdivider_1 = 0,      /**< \brief  P-divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   682      IfxScuCcu_Pdivider_2,          /**< \brief  P-divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   683      IfxScuCcu_Pdivider_3,          /**< \brief  P-divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   684      IfxScuCcu_Pdivider_4,          /**< \brief  P-divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   685      IfxScuCcu_Pdivider_5,          /**< \brief  P-divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   686      IfxScuCcu_Pdivider_6,          /**< \brief  P-divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   687      IfxScuCcu_Pdivider_7,          /**< \brief  P-divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   688      IfxScuCcu_Pdivider_8,          /**< \brief  P-divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   689      IfxScuCcu_Pdivider_9,          /**< \brief  P-divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   690      IfxScuCcu_Pdivider_10,         /**< \brief  P-divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   691      IfxScuCcu_Pdivider_11,         /**< \brief  P-divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   692      IfxScuCcu_Pdivider_12,         /**< \brief  P-divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   693      IfxScuCcu_Pdivider_13,         /**< \brief  P-divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   694      IfxScuCcu_Pdivider_14,         /**< \brief  P-divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   695      IfxScuCcu_Pdivider_15,         /**< \brief  P-divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   696      IfxScuCcu_Pdivider_16          /**< \brief  P-divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   697  } IfxScuCcu_Pdivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   698  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   699  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   700  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   701  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   702  /*-----------------------------Data Structures--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   703  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   704  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   705  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   706   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   707  /** \brief Configuration structure type for CCUCON registers.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   708   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   709  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   710  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   711      uint32 value;     /**< \brief CCUCON Register value to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   712      uint32 mask;      /**< \brief CCUCON Mask to select the bit fields to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   713  } IfxScuCcu_CcuconRegConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   714  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   715  /** \brief Configuration structure type for the Pll initial step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   716   * This structure must be used to configure the P, N and K2 dividers for initial step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   717   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   718  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   719  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   720      uint8   pDivider;      /**< \brief P divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   721      uint8   nDivider;      /**< \brief N divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   722      uint8   k2Initial;     /**< \brief K2 divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   723      float32 waitTime;      /**< \brief Wait time for for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   724  } IfxScuCcu_InitialStepConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   725  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   726  /** \brief Configuration structure type for the Pll Steps for current jump control.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   727   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   728  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   729  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   730      uint8                          k2Step;           /**< \brief K2 divider value for this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   731      float32                        waitTime;         /**< \brief Wait time for for this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   732      IfxScuCcu_PllStepsFunctionHook hookFunction;     /**< \brief Hook function called at the end of this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   733  } IfxScuCcu_PllStepsConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   734  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   735  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   736  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   737  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   738   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   739  /** \brief Configuration structure type for all the CCUCON registers to configure clock distribution.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   740   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   741  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   742  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   743      IfxScuCcu_CcuconRegConfig ccucon0;     /**< \brief CCUCON0 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   744      IfxScuCcu_CcuconRegConfig ccucon1;     /**< \brief CCUCON1 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   745      IfxScuCcu_CcuconRegConfig ccucon2;     /**< \brief CCUCON2 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   746      IfxScuCcu_CcuconRegConfig ccucon5;     /**< \brief CCUCON5 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   747      IfxScuCcu_CcuconRegConfig ccucon6;     /**< \brief CCUCON6 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   748      IfxScuCcu_CcuconRegConfig ccucon7;     /**< \brief CCUCON7 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   749      IfxScuCcu_CcuconRegConfig ccucon8;     /**< \brief CCUCON8 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   750  } IfxScuCcu_ClockDistributionConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   751  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   752  /** \brief Configuration structure type for the Flash waitstate configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   753   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   754  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   755  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   756      uint32 value;     /**< \brief FLASH.FCON Register value to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   757      uint32 mask;      /**< \brief FLASH.FCON Mask to select the bit fields to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   758  } IfxScuCcu_FlashWaitstateConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   759  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   760  /** \brief Configuration structure type for the System Pll step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   761   * This structure must be used to configure the P, N and K1 dividers .
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   762   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   763  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   764  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   765      uint8                       numOfPllDividerSteps;     /**< \brief Number of PLL divider steps during clock throttling. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   766      IfxScuCcu_PllStepsConfig   *pllDividerStep;           /**< \brief Pointer to the array of Pll divider step configuration. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   767      IfxScuCcu_InitialStepConfig pllInitialStep;           /**< \brief Configuration of first step which is same as internal osc frequency. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   768  } IfxScuCcu_SysPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   769  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   770  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   771  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   772  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   773   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   774  /** \brief Configuration structure SCU module
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   775   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   776  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   777  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   778      IfxScuCcu_SysPllConfig            sysPll;                       /**< \brief System PLL configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   779      IfxScuCcu_ClockDistributionConfig clockDistribution;            /**< \brief Configuration of of bus clocks and other module clock distribution. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   780      IfxScuCcu_FlashWaitstateConfig    flashFconWaitStateConfig;     /**< \brief Configuration of flash waitstate */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   781      uint32                            xtalFrequency;                /**< \brief Xtal Frequency */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   782  } IfxScuCcu_Config;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   783  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   784  /** \brief Configuration structure for E-ray PLL
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   785   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   786  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   787  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   788      IfxScuCcu_InitialStepConfig pllInitialStep;     /**< \brief Configuration of first step which is same as internal osc frequency. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   789  } IfxScuCcu_ErayPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   790  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   791  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   792  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   793  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Operative
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   794   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   795  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   796  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   797  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   798  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   799  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   800  /** \brief API to get EVR Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   801   * This API returns the constant which is specific to the ScuCcu of the controller.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   802   * \return EVR Oscillator frequency (fBACK or fEVR) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   803   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   804  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   805  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   806  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   807   * This API returns the  PLL2ERAY frequency based on the K3 divider value in PLLERAYCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   808   * \return PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   809   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   810  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   811  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   812  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   813   * This API returns the  PLL2 frequency based on the K3 divider value in PLLCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   814   * \return PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   815   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   816  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   817  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   818  /** \brief Returns the clock source selection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   819   * \return Clock source selection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   820   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   821  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   822  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   823  /** \brief API to get STM divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   824   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   825   * \return STM frequency (fSTM) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   826   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   827  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   828  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   829  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   830  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   831  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   832  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   833  /** \brief API to get BAUD1 divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   834   * This API returns the based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   835   * \return Baud1 frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   836   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   837  IFX_EXTERN float32 IfxScuCcu_getBaud1Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   838  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   839  /** \brief API to get BAUD2 divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   840   * This API returns the Baud2 frequency based on the divider value in CCUCON register and the fMAX.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   841   * \return Baud2 frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   842   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   843  IFX_EXTERN float32 IfxScuCcu_getBaud2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   844  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   845  /** \brief API to get BBB divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   846   * This API returns the BBBDivider frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   847   * \return BBB frequency (fBBB) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   848   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   849  IFX_EXTERN float32 IfxScuCcu_getBbbFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   850  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   851  /** \brief This API returns the Cpu frequency based on the divider value in CCUCON register and fSource frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   852   * \param cpu CPU number for which effective fCPU is sought
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   853   * \return Cpu[x] frequency in Hz, where x is cpu number passed as parameter
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   854   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   855  IFX_EXTERN float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   856  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   857  /** \brief API to get FSI2 divider frequency in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   858   * This API returns the fFSI2 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   859   * \return FSI2 frequency (fFSI2) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   860   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   861  IFX_EXTERN float32 IfxScuCcu_getFsi2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   862  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   863  /** \brief API to get FSI divider frequency in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   864   * This API returns the fFSI based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   865   * \return FSI frequency (fFSI) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   866   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   867  IFX_EXTERN float32 IfxScuCcu_getFsiFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   868  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   869  /** \brief API to get FMAX divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   870   * This API returns the fMax frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   871   * \return Max frequency (fMAX) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   872   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   873  IFX_EXTERN float32 IfxScuCcu_getMaxFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   874  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   875  /** \brief get source frequency fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   876   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   877   * \return Module frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   878   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   879  IFX_EXTERN float32 IfxScuCcu_getModuleFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   880  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   881  /** \brief API to get Oscillator 0 frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   882   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   883   * \return Osc0 frequency (fOSC0) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   884   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   885  IFX_EXTERN float32 IfxScuCcu_getOsc0Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   886  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   887  /** \brief API to get Oscillator 0 frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   888   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   889   * \return Osc frequency (fOSC) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   890   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   891  IFX_EXTERN float32 IfxScuCcu_getOscFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   892  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   893  /** \brief API to get actual PLL (Eray) frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   894   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   895   * \return frequency of Pll Eray (fPLLERAY) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   896   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   897  IFX_EXTERN float32 IfxScuCcu_getPllErayFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   898  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   899  /** \brief API to get actual ERAY PLL Voltage Controlled Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   900   * This API returns the based on the divider values in PLLERAYCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   901   * \return Pll (Eray) VCO frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   902   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   903  IFX_EXTERN float32 IfxScuCcu_getPllErayVcoFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   904  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   905  /** \brief API to get actual PLL output frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   906   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   907   * \return Pll (fPLL) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   908   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   909  IFX_EXTERN float32 IfxScuCcu_getPllFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   910  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   911  /** \brief API to get actual PLL Voltage Controlled Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   912   * This API returns the based on the divider values in PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   913   * \return Pll VCO frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   914   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   915  IFX_EXTERN float32 IfxScuCcu_getPllVcoFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   916  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   917  /** \brief get source frequency fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   918   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   919   * \return Effective fSOURCE in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   920   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   921  IFX_EXTERN float32 IfxScuCcu_getSourceFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   922  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   923  /** \brief API to get SPB divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   924   * This API returns the based on fSOURCE and also on Low power divider mode and/or SPBDIV divider value in CCUCON registers.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   925   * \return SPB frequency (fSPB) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   926   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   927  IFX_EXTERN float32 IfxScuCcu_getSpbFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   928  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   929  /** \brief API to get SRI divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   930   * This API returns the Sri frequency based on the divider values in CCUCON registers and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   931   * \return Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   932   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   933  IFX_EXTERN float32 IfxScuCcu_getSriFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   934  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   935  /** \brief API to set CPU frequency (with CPU divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   936   * This API configure CPU divider values in CCUCON registers. The actual frequency is always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   937   * \param cpu CPU number for which fCPU to be configured
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   938   * \param cpuFreq Desired CPU frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   939   * \return Actual CPU[x] frequency in Hz, where x is the cpu number passed as parameter
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   940   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   941  IFX_EXTERN float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   942  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   943  /** \brief API to configure PLL2ERAY (K3 Divider for ADC clock) for desired frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   944   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   945   * \param pll2ErayFreq PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   946   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   947   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   948  IFX_EXTERN float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   949  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   950  /** \brief API to configure PLL2 (K3 Divider for ADC clock) for desired frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   951   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   952   * \param pll2Freq PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   953   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   954   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   955  IFX_EXTERN float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   956  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   957  /** \brief API to set SPB frequency (with SPB divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   958   * This API configure SPB divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   959   * \param spbFreq Desired SPB frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   960   * \return Actual SPB frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   961   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   962  IFX_EXTERN float32 IfxScuCcu_setSpbFrequency(float32 spbFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   963  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   964  /** \brief API to set SRI frequency (with SRI divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   965   * This API configure Sri divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   966   * \param sriFreq Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   967   * \return Actual Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   968   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   969  IFX_EXTERN float32 IfxScuCcu_setSriFrequency(float32 sriFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   970  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   971  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   972  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   973  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Configuration
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   974   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   975  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   976  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   977  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   978  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   979  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   980  /** \brief The api calculates the system PLL divider values P, N, K based on given xtal frequency and PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   981   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   982   * \param fPll Desired PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   983   * \return 0- Success, 1 - Failure
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   984   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   985  IFX_EXTERN boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   986  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   987  /** \brief API to initialize the SCU Clock Control Unit.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   988   * This API initialize the PLL with ramp steps, BUS dividers for the configuration provided by the configuration structure.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   989   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   990   * \return Error status of the ScuCcu initialization process.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   991   * \retval TRUE: If an error occurred during initialization.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   992   * \retval FALSE: If initialization was successful.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   993   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   994  IFX_EXTERN boolean IfxScuCcu_init(const IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   995  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   996  /** \brief Initializes the clock configuration with default values
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   997   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   998   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   999   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1000  IFX_EXTERN void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1001  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1002  /** \brief API to initialize the SCU Eray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1003   * This API initialize the Eray PLL for the configuration provided by the configuration structure.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1004   * \param cfg Pointer to the configuration structure of the Eray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1005   * \return Error status of the ScuCcu Eray Pll initialization process.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1006   * \retval TRUE: If an error occurred during initialization.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1007   * \retval FALSE: If initialization was successful.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1008   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1009  IFX_EXTERN boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1010  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1011  /** \brief Initializes the clock configuration with default values
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1012   * \param cfg Pointer to the configuration structure of the ScuCcuEray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1013   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1014   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1015  IFX_EXTERN void IfxScuCcu_initErayPllConfig(IfxScuCcu_ErayPllConfig *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1016  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1017  /** \brief API to switch to Backup clock from the current PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1018   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1019   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1020   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1021  IFX_EXTERN void IfxScuCcu_switchToBackupClock(const IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1022  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1023  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1024  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1025  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1026  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1027  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1028  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1029  /** \brief API to get GTMdivider frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1030   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1031   * return GTM frequency (fGTM) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1032   * \return Gtm Frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1033   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1034  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1035  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1036  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1037  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1038  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1039  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1040  /** \brief API to set GTM frequency (with GTM divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1041   * This API configure GTM divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1042   * \param gtmFreq Desired GTM frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1043   * \return Actual GTM frequency in HZ
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1044   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1045  IFX_EXTERN float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1046  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1047  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1048  /*-------------------Global Exported Variables/Constants----------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1049  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1050  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1051  /** \brief Configuration structure for SCU CCU driver.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1052   * The values of this structure are defined as # defined macros in the implementation of Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1053   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1054  IFX_EXTERN const IfxScuCcu_Config IfxScuCcu_defaultClockConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1055  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1056  /** \brief Configuration structure for SCU CCU driver.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1057   * The values of this structure are defined as # defined macros in the implementation of Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1058   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1059  IFX_EXTERN const IfxScuCcu_ErayPllConfig IfxScuCcu_defaultErayPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1060  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1061  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1062  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1063  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1064  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1065  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1066  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1067      return IFXSCU_EVR_OSC_FREQUENCY;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1068  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1069  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1070  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1071  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1072  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1073      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.GTMDIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1074  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1075  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1076  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1077  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1078  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1079      float32 pll2ErayFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1080  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1081      pll2ErayFrequency = IfxScuCcu_getPllErayVcoFrequency() / (SCU_PLLERAYCON1.B.K3DIV + 1);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1082  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1083      return pll2ErayFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1084  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1085  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1086  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1087  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1088  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1089      float32 pll2Frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1090      pll2Frequency = IfxScuCcu_getPllVcoFrequency() / (SCU_PLLCON1.B.K3DIV + 1);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1091  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1092      return pll2Frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1093  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1094  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1095  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1096  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1097  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1098      return (IfxScu_CCUCON0_CLKSEL)SCU_CCUCON0.B.CLKSEL;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1099  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1100  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1101  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1102  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1103  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1104      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.STMDIV;
	call	IfxScuCcu_getSourceFrequency
.L728:
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf0036035)
.L729:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1325  2 timeSec)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1326  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1327      uint32 stmCount      = (uint32)(IfxScuCcu_getStmFrequency() * timeSec);
	lea	a15,0xf0000010
.L732:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     2   * \file IfxScuCcu.h
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     3   * \brief SCU  basic functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     4   * \ingroup IfxLld_Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     5   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     6   * \version iLLD_1_0_0_11_0
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     7   * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     8   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     9   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    11   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    12   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    13   * Infineon Technologies AG (Infineon) is supplying this file for use
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    14   * exclusively with Infineon's microcontroller products. This file can be freely
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    15   * distributed within development tools that are supporting such microcontroller
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    16   * products.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    17   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    18   * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    19   * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    20   * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    21   * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    22   * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    23   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    24   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    25   * \defgroup IfxLld_Scu SCU
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    26   * \addtogroup IfxLld_Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    27   * \{
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    28   * \defgroup IfxLld_ScuCcu How to use the Scu Clock driver?
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    29   * \addtogroup IfxLld_ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    30   * \{
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    31   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    32   * The Scu Clock control unit driver provides a default configuration for pll and Clock initialisation and set of peripheral clock configuration functions.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    33   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    34   * In the following sections it will be described, how to integrate the driver into the application framework.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    35   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    36   * \section IfxLld_ScuCcu_Std_Preparation Preparation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    37   * \subsection IfxLld_ScuCcu_Std_Include Include Files
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    38   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    39   * Include following header file into your C code:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    40   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    41   * #include <Scu/Std/IfxScuCcu.h>
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    42   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    43   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    44   * \subsection IfxLld_ScuCcu_Std_Variables Variables
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    45   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    46   * Declare the Clock Configuration variables in your C code:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    47   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    48   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    49   * // used globally
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    50   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    51   * // configuration for the PLL  steps
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    52   * static IfxScuCcu_PllStepsConfig IfxScuCcu_testPllConfigSteps[] = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    53   *     IFXSCU_CFG_PLL_STEPS
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    54   * };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    55   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    56   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    57   * // Default configuration for the Clock Configuration
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    58   * IfxScuCcu_Config                      IfxScuCcu_testClockConfig = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    59   *     {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    60   *        sizeof(IfxScuCcu_testPllConfigSteps) / sizeof(IfxScuCcu_PllStepsConfig),
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    61   *        (IfxScuCcu_PllStepsConfig *)IfxScuCcu_testPllConfigSteps,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    62   *        IFXSCU_CFG_PLL_INITIAL_STEP,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    63   *     },
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    64   *     IFXSCU_CFG_CLK_DISTRIBUTION,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    65   *     IFXSCU_CFG_FLASH_WAITSTATE,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    66   *     IFX_CFG_SCU_XTAL_FREQUENCY
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    67   * };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    68   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    69   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    70   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    71   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    72   * \subsection IfxLld_ScuCcu_Std_Init Module Initialisation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    73   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    74   * The module initialisation can be done in the same function. Here an example:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    75   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    76   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    77   *        // standard PLL & clock initialisation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    78   *         IfxScuCcu_init(&IfxScuCcu_testClockConfig);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    79   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    80   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    81   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    82   *    The PLL and clocks are now initialised based on the IFXSCU_CFG_XTAL_FREQ and  IFXSCU_CFG_PLL_FREQ values configured in Ifx_Cfg.h.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    83   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    84   * \}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    85   * \}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    86   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    87   * \defgroup IfxLld_Scu_Std_Ccu Ccu Basic Functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    88   * \ingroup IfxLld_Scu_Std
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    89   * \defgroup IfxLld_Scu_Std_Ccu_Ccu Clock Control Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    90   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    91   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Operative Clock Control Operative Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    92   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    93   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Configuration Clock Control Configuration Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    94   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    95   * \defgroup IfxLld_Scu_Std_Ccu_Enum Enumerations
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    96   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    97   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    98  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    99  #ifndef IFXSCUCCU_H
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   100  #define IFXSCUCCU_H 1
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   101  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   102  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   103  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   104  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   105  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   106  #include "_Impl/IfxScu_cfg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   107  #include "Scu/Std/IfxScuWdt.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   108  #include "Cpu/Std/IfxCpu.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   109  #include "IfxStm_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   110  #include "IfxScu_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   111  #include "IfxFlash_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   112  #include "_PinMap/IfxScu_PinMap.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   113  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   114  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   115  /*-----------------------------------Macros-----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   116  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   117  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   118  /** \brief Oscillator stability check timeout count
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   119   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   120  #define IFXSCUCCU_OSC_STABLECHK_TIME (640)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   121  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   122  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   123  /*------------------------------Type Definitions------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   124  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   125  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   126  /** \brief Function pointer type for the hooks
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   127   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   128   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   129  typedef void (*IfxScuCcu_PllStepsFunctionHook)(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   130  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   131  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   132  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   133  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   134  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   135  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   136   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   137  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   138  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   139  /** \addtogroup IfxLld_Scu_Std_Ccu_Enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   140   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   141  /** \brief MODULE_SCU.PLLCON1.B.K1DIV, specifies the K1-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   142   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   143  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   144  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   145      IfxScuCcu_K1divider_1 = 0,      /**< \brief K1-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   146      IfxScuCcu_K1divider_2,          /**< \brief K1-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   147      IfxScuCcu_K1divider_3,          /**< \brief K1-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   148      IfxScuCcu_K1divider_4,          /**< \brief K1-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   149      IfxScuCcu_K1divider_5,          /**< \brief K1-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   150      IfxScuCcu_K1divider_6,          /**< \brief K1-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   151      IfxScuCcu_K1divider_7,          /**< \brief K1-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   152      IfxScuCcu_K1divider_8,          /**< \brief K1-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   153      IfxScuCcu_K1divider_9,          /**< \brief K1-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   154      IfxScuCcu_K1divider_10,         /**< \brief K1-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   155      IfxScuCcu_K1divider_11,         /**< \brief K1-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   156      IfxScuCcu_K1divider_12,         /**< \brief K1-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   157      IfxScuCcu_K1divider_13,         /**< \brief K1-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   158      IfxScuCcu_K1divider_14,         /**< \brief K1-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   159      IfxScuCcu_K1divider_15,         /**< \brief K1-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   160      IfxScuCcu_K1divider_16,         /**< \brief K1-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   161      IfxScuCcu_K1divider_17,         /**< \brief K1-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   162      IfxScuCcu_K1divider_18,         /**< \brief K1-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   163      IfxScuCcu_K1divider_19,         /**< \brief K1-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   164      IfxScuCcu_K1divider_20,         /**< \brief K1-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   165      IfxScuCcu_K1divider_21,         /**< \brief K1-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   166      IfxScuCcu_K1divider_22,         /**< \brief K1-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   167      IfxScuCcu_K1divider_23,         /**< \brief K1-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   168      IfxScuCcu_K1divider_24,         /**< \brief K1-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   169      IfxScuCcu_K1divider_25,         /**< \brief K1-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   170      IfxScuCcu_K1divider_26,         /**< \brief K1-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   171      IfxScuCcu_K1divider_27,         /**< \brief K1-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   172      IfxScuCcu_K1divider_28,         /**< \brief K1-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   173      IfxScuCcu_K1divider_29,         /**< \brief K1-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   174      IfxScuCcu_K1divider_30,         /**< \brief K1-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   175      IfxScuCcu_K1divider_31,         /**< \brief K1-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   176      IfxScuCcu_K1divider_32,         /**< \brief K1-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   177      IfxScuCcu_K1divider_33,         /**< \brief K1-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   178      IfxScuCcu_K1divider_34,         /**< \brief K1-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   179      IfxScuCcu_K1divider_35,         /**< \brief K1-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   180      IfxScuCcu_K1divider_36,         /**< \brief K1-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   181      IfxScuCcu_K1divider_37,         /**< \brief K1-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   182      IfxScuCcu_K1divider_38,         /**< \brief K1-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   183      IfxScuCcu_K1divider_39,         /**< \brief K1-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   184      IfxScuCcu_K1divider_40,         /**< \brief K1-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   185      IfxScuCcu_K1divider_41,         /**< \brief K1-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   186      IfxScuCcu_K1divider_42,         /**< \brief K1-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   187      IfxScuCcu_K1divider_43,         /**< \brief K1-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   188      IfxScuCcu_K1divider_44,         /**< \brief K1-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   189      IfxScuCcu_K1divider_45,         /**< \brief K1-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   190      IfxScuCcu_K1divider_46,         /**< \brief K1-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   191      IfxScuCcu_K1divider_47,         /**< \brief K1-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   192      IfxScuCcu_K1divider_48,         /**< \brief K1-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   193      IfxScuCcu_K1divider_49,         /**< \brief K1-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   194      IfxScuCcu_K1divider_50,         /**< \brief K1-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   195      IfxScuCcu_K1divider_51,         /**< \brief K1-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   196      IfxScuCcu_K1divider_52,         /**< \brief K1-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   197      IfxScuCcu_K1divider_53,         /**< \brief K1-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   198      IfxScuCcu_K1divider_54,         /**< \brief K1-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   199      IfxScuCcu_K1divider_55,         /**< \brief K1-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   200      IfxScuCcu_K1divider_56,         /**< \brief K1-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   201      IfxScuCcu_K1divider_57,         /**< \brief K1-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   202      IfxScuCcu_K1divider_58,         /**< \brief K1-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   203      IfxScuCcu_K1divider_59,         /**< \brief K1-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   204      IfxScuCcu_K1divider_60,         /**< \brief K1-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   205      IfxScuCcu_K1divider_61,         /**< \brief K1-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   206      IfxScuCcu_K1divider_62,         /**< \brief K1-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   207      IfxScuCcu_K1divider_63,         /**< \brief K1-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   208      IfxScuCcu_K1divider_64,         /**< \brief K1-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   209      IfxScuCcu_K1divider_65,         /**< \brief K1-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   210      IfxScuCcu_K1divider_66,         /**< \brief K1-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   211      IfxScuCcu_K1divider_67,         /**< \brief K1-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   212      IfxScuCcu_K1divider_68,         /**< \brief K1-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   213      IfxScuCcu_K1divider_69,         /**< \brief K1-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   214      IfxScuCcu_K1divider_70,         /**< \brief K1-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   215      IfxScuCcu_K1divider_71,         /**< \brief K1-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   216      IfxScuCcu_K1divider_72,         /**< \brief K1-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   217      IfxScuCcu_K1divider_73,         /**< \brief K1-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   218      IfxScuCcu_K1divider_74,         /**< \brief K1-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   219      IfxScuCcu_K1divider_75,         /**< \brief K1-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   220      IfxScuCcu_K1divider_76,         /**< \brief K1-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   221      IfxScuCcu_K1divider_77,         /**< \brief K1-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   222      IfxScuCcu_K1divider_78,         /**< \brief K1-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   223      IfxScuCcu_K1divider_79,         /**< \brief K1-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   224      IfxScuCcu_K1divider_80,         /**< \brief K1-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   225      IfxScuCcu_K1divider_81,         /**< \brief K1-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   226      IfxScuCcu_K1divider_82,         /**< \brief K1-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   227      IfxScuCcu_K1divider_83,         /**< \brief K1-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   228      IfxScuCcu_K1divider_84,         /**< \brief K1-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   229      IfxScuCcu_K1divider_85,         /**< \brief K1-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   230      IfxScuCcu_K1divider_86,         /**< \brief K1-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   231      IfxScuCcu_K1divider_87,         /**< \brief K1-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   232      IfxScuCcu_K1divider_88,         /**< \brief K1-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   233      IfxScuCcu_K1divider_89,         /**< \brief K1-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   234      IfxScuCcu_K1divider_90,         /**< \brief K1-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   235      IfxScuCcu_K1divider_91,         /**< \brief K1-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   236      IfxScuCcu_K1divider_92,         /**< \brief K1-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   237      IfxScuCcu_K1divider_93,         /**< \brief K1-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   238      IfxScuCcu_K1divider_94,         /**< \brief K1-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   239      IfxScuCcu_K1divider_95,         /**< \brief K1-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   240      IfxScuCcu_K1divider_96,         /**< \brief K1-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   241      IfxScuCcu_K1divider_97,         /**< \brief K1-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   242      IfxScuCcu_K1divider_98,         /**< \brief K1-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   243      IfxScuCcu_K1divider_99,         /**< \brief K1-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   244      IfxScuCcu_K1divider_100,        /**< \brief K1-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   245      IfxScuCcu_K1divider_101,        /**< \brief K1-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   246      IfxScuCcu_K1divider_102,        /**< \brief K1-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   247      IfxScuCcu_K1divider_103,        /**< \brief K1-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   248      IfxScuCcu_K1divider_104,        /**< \brief K1-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   249      IfxScuCcu_K1divider_105,        /**< \brief K1-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   250      IfxScuCcu_K1divider_106,        /**< \brief K1-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   251      IfxScuCcu_K1divider_107,        /**< \brief K1-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   252      IfxScuCcu_K1divider_108,        /**< \brief K1-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   253      IfxScuCcu_K1divider_109,        /**< \brief K1-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   254      IfxScuCcu_K1divider_110,        /**< \brief K1-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   255      IfxScuCcu_K1divider_111,        /**< \brief K1-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   256      IfxScuCcu_K1divider_112,        /**< \brief K1-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   257      IfxScuCcu_K1divider_113,        /**< \brief K1-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   258      IfxScuCcu_K1divider_114,        /**< \brief K1-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   259      IfxScuCcu_K1divider_115,        /**< \brief K1-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   260      IfxScuCcu_K1divider_116,        /**< \brief K1-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   261      IfxScuCcu_K1divider_117,        /**< \brief K1-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   262      IfxScuCcu_K1divider_118,        /**< \brief K1-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   263      IfxScuCcu_K1divider_119,        /**< \brief K1-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   264      IfxScuCcu_K1divider_120,        /**< \brief K1-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   265      IfxScuCcu_K1divider_121,        /**< \brief K1-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   266      IfxScuCcu_K1divider_122,        /**< \brief K1-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   267      IfxScuCcu_K1divider_123,        /**< \brief K1-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   268      IfxScuCcu_K1divider_124,        /**< \brief K1-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   269      IfxScuCcu_K1divider_125,        /**< \brief K1-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   270      IfxScuCcu_K1divider_126,        /**< \brief K1-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   271      IfxScuCcu_K1divider_127,        /**< \brief K1-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   272      IfxScuCcu_K1divider_128         /**< \brief K1-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   273  } IfxScuCcu_K1divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   274  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   275  /** \brief MODULE_SCU.PLLCON1.B.K2DIV, specifies the K2-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   276   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   277  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   278  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   279      IfxScuCcu_K2divider_1 = 0,      /**< \brief K2-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   280      IfxScuCcu_K2divider_2,          /**< \brief K2-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   281      IfxScuCcu_K2divider_3,          /**< \brief K2-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   282      IfxScuCcu_K2divider_4,          /**< \brief K2-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   283      IfxScuCcu_K2divider_5,          /**< \brief K2-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   284      IfxScuCcu_K2divider_6,          /**< \brief K2-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   285      IfxScuCcu_K2divider_7,          /**< \brief K2-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   286      IfxScuCcu_K2divider_8,          /**< \brief K2-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   287      IfxScuCcu_K2divider_9,          /**< \brief K2-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   288      IfxScuCcu_K2divider_10,         /**< \brief K2-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   289      IfxScuCcu_K2divider_11,         /**< \brief K2-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   290      IfxScuCcu_K2divider_12,         /**< \brief K2-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   291      IfxScuCcu_K2divider_13,         /**< \brief K2-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   292      IfxScuCcu_K2divider_14,         /**< \brief K2-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   293      IfxScuCcu_K2divider_15,         /**< \brief K2-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   294      IfxScuCcu_K2divider_16,         /**< \brief K2-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   295      IfxScuCcu_K2divider_17,         /**< \brief K2-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   296      IfxScuCcu_K2divider_18,         /**< \brief K2-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   297      IfxScuCcu_K2divider_19,         /**< \brief K2-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   298      IfxScuCcu_K2divider_20,         /**< \brief K2-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   299      IfxScuCcu_K2divider_21,         /**< \brief K2-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   300      IfxScuCcu_K2divider_22,         /**< \brief K2-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   301      IfxScuCcu_K2divider_23,         /**< \brief K2-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   302      IfxScuCcu_K2divider_24,         /**< \brief K2-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   303      IfxScuCcu_K2divider_25,         /**< \brief K2-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   304      IfxScuCcu_K2divider_26,         /**< \brief K2-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   305      IfxScuCcu_K2divider_27,         /**< \brief K2-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   306      IfxScuCcu_K2divider_28,         /**< \brief K2-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   307      IfxScuCcu_K2divider_29,         /**< \brief K2-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   308      IfxScuCcu_K2divider_30,         /**< \brief K2-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   309      IfxScuCcu_K2divider_31,         /**< \brief K2-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   310      IfxScuCcu_K2divider_32,         /**< \brief K2-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   311      IfxScuCcu_K2divider_33,         /**< \brief K2-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   312      IfxScuCcu_K2divider_34,         /**< \brief K2-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   313      IfxScuCcu_K2divider_35,         /**< \brief K2-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   314      IfxScuCcu_K2divider_36,         /**< \brief K2-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   315      IfxScuCcu_K2divider_37,         /**< \brief K2-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   316      IfxScuCcu_K2divider_38,         /**< \brief K2-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   317      IfxScuCcu_K2divider_39,         /**< \brief K2-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   318      IfxScuCcu_K2divider_40,         /**< \brief K2-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   319      IfxScuCcu_K2divider_41,         /**< \brief K2-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   320      IfxScuCcu_K2divider_42,         /**< \brief K2-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   321      IfxScuCcu_K2divider_43,         /**< \brief K2-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   322      IfxScuCcu_K2divider_44,         /**< \brief K2-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   323      IfxScuCcu_K2divider_45,         /**< \brief K2-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   324      IfxScuCcu_K2divider_46,         /**< \brief K2-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   325      IfxScuCcu_K2divider_47,         /**< \brief K2-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   326      IfxScuCcu_K2divider_48,         /**< \brief K2-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   327      IfxScuCcu_K2divider_49,         /**< \brief K2-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   328      IfxScuCcu_K2divider_50,         /**< \brief K2-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   329      IfxScuCcu_K2divider_51,         /**< \brief K2-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   330      IfxScuCcu_K2divider_52,         /**< \brief K2-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   331      IfxScuCcu_K2divider_53,         /**< \brief K2-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   332      IfxScuCcu_K2divider_54,         /**< \brief K2-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   333      IfxScuCcu_K2divider_55,         /**< \brief K2-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   334      IfxScuCcu_K2divider_56,         /**< \brief K2-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   335      IfxScuCcu_K2divider_57,         /**< \brief K2-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   336      IfxScuCcu_K2divider_58,         /**< \brief K2-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   337      IfxScuCcu_K2divider_59,         /**< \brief K2-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   338      IfxScuCcu_K2divider_60,         /**< \brief K2-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   339      IfxScuCcu_K2divider_61,         /**< \brief K2-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   340      IfxScuCcu_K2divider_62,         /**< \brief K2-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   341      IfxScuCcu_K2divider_63,         /**< \brief K2-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   342      IfxScuCcu_K2divider_64,         /**< \brief K2-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   343      IfxScuCcu_K2divider_65,         /**< \brief K2-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   344      IfxScuCcu_K2divider_66,         /**< \brief K2-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   345      IfxScuCcu_K2divider_67,         /**< \brief K2-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   346      IfxScuCcu_K2divider_68,         /**< \brief K2-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   347      IfxScuCcu_K2divider_69,         /**< \brief K2-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   348      IfxScuCcu_K2divider_70,         /**< \brief K2-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   349      IfxScuCcu_K2divider_71,         /**< \brief K2-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   350      IfxScuCcu_K2divider_72,         /**< \brief K2-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   351      IfxScuCcu_K2divider_73,         /**< \brief K2-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   352      IfxScuCcu_K2divider_74,         /**< \brief K2-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   353      IfxScuCcu_K2divider_75,         /**< \brief K2-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   354      IfxScuCcu_K2divider_76,         /**< \brief K2-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   355      IfxScuCcu_K2divider_77,         /**< \brief K2-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   356      IfxScuCcu_K2divider_78,         /**< \brief K2-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   357      IfxScuCcu_K2divider_79,         /**< \brief K2-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   358      IfxScuCcu_K2divider_80,         /**< \brief K2-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   359      IfxScuCcu_K2divider_81,         /**< \brief K2-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   360      IfxScuCcu_K2divider_82,         /**< \brief K2-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   361      IfxScuCcu_K2divider_83,         /**< \brief K2-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   362      IfxScuCcu_K2divider_84,         /**< \brief K2-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   363      IfxScuCcu_K2divider_85,         /**< \brief K2-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   364      IfxScuCcu_K2divider_86,         /**< \brief K2-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   365      IfxScuCcu_K2divider_87,         /**< \brief K2-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   366      IfxScuCcu_K2divider_88,         /**< \brief K2-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   367      IfxScuCcu_K2divider_89,         /**< \brief K2-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   368      IfxScuCcu_K2divider_90,         /**< \brief K2-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   369      IfxScuCcu_K2divider_91,         /**< \brief K2-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   370      IfxScuCcu_K2divider_92,         /**< \brief K2-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   371      IfxScuCcu_K2divider_93,         /**< \brief K2-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   372      IfxScuCcu_K2divider_94,         /**< \brief K2-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   373      IfxScuCcu_K2divider_95,         /**< \brief K2-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   374      IfxScuCcu_K2divider_96,         /**< \brief K2-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   375      IfxScuCcu_K2divider_97,         /**< \brief K2-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   376      IfxScuCcu_K2divider_98,         /**< \brief K2-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   377      IfxScuCcu_K2divider_99,         /**< \brief K2-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   378      IfxScuCcu_K2divider_100,        /**< \brief K2-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   379      IfxScuCcu_K2divider_101,        /**< \brief K2-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   380      IfxScuCcu_K2divider_102,        /**< \brief K2-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   381      IfxScuCcu_K2divider_103,        /**< \brief K2-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   382      IfxScuCcu_K2divider_104,        /**< \brief K2-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   383      IfxScuCcu_K2divider_105,        /**< \brief K2-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   384      IfxScuCcu_K2divider_106,        /**< \brief K2-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   385      IfxScuCcu_K2divider_107,        /**< \brief K2-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   386      IfxScuCcu_K2divider_108,        /**< \brief K2-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   387      IfxScuCcu_K2divider_109,        /**< \brief K2-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   388      IfxScuCcu_K2divider_110,        /**< \brief K2-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   389      IfxScuCcu_K2divider_111,        /**< \brief K2-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   390      IfxScuCcu_K2divider_112,        /**< \brief K2-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   391      IfxScuCcu_K2divider_113,        /**< \brief K2-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   392      IfxScuCcu_K2divider_114,        /**< \brief K2-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   393      IfxScuCcu_K2divider_115,        /**< \brief K2-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   394      IfxScuCcu_K2divider_116,        /**< \brief K2-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   395      IfxScuCcu_K2divider_117,        /**< \brief K2-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   396      IfxScuCcu_K2divider_118,        /**< \brief K2-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   397      IfxScuCcu_K2divider_119,        /**< \brief K2-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   398      IfxScuCcu_K2divider_120,        /**< \brief K2-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   399      IfxScuCcu_K2divider_121,        /**< \brief K2-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   400      IfxScuCcu_K2divider_122,        /**< \brief K2-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   401      IfxScuCcu_K2divider_123,        /**< \brief K2-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   402      IfxScuCcu_K2divider_124,        /**< \brief K2-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   403      IfxScuCcu_K2divider_125,        /**< \brief K2-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   404      IfxScuCcu_K2divider_126,        /**< \brief K2-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   405      IfxScuCcu_K2divider_127,        /**< \brief K2-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   406      IfxScuCcu_K2divider_128         /**< \brief K2-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   407  } IfxScuCcu_K2divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   408  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   409  /** \brief MODULE_SCU.PLLCON1.B.K3DIV, specifies the K3-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   410   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   411  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   412  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   413      IfxScuCcu_K3divider_1 = 0,      /**< \brief K3-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   414      IfxScuCcu_K3divider_2,          /**< \brief K3-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   415      IfxScuCcu_K3divider_3,          /**< \brief K3-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   416      IfxScuCcu_K3divider_4,          /**< \brief K3-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   417      IfxScuCcu_K3divider_5,          /**< \brief K3-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   418      IfxScuCcu_K3divider_6,          /**< \brief K3-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   419      IfxScuCcu_K3divider_7,          /**< \brief K3-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   420      IfxScuCcu_K3divider_8,          /**< \brief K3-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   421      IfxScuCcu_K3divider_9,          /**< \brief K3-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   422      IfxScuCcu_K3divider_10,         /**< \brief K3-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   423      IfxScuCcu_K3divider_11,         /**< \brief K3-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   424      IfxScuCcu_K3divider_12,         /**< \brief K3-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   425      IfxScuCcu_K3divider_13,         /**< \brief K3-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   426      IfxScuCcu_K3divider_14,         /**< \brief K3-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   427      IfxScuCcu_K3divider_15,         /**< \brief K3-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   428      IfxScuCcu_K3divider_16,         /**< \brief K3-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   429      IfxScuCcu_K3divider_17,         /**< \brief K3-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   430      IfxScuCcu_K3divider_18,         /**< \brief K3-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   431      IfxScuCcu_K3divider_19,         /**< \brief K3-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   432      IfxScuCcu_K3divider_20,         /**< \brief K3-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   433      IfxScuCcu_K3divider_21,         /**< \brief K3-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   434      IfxScuCcu_K3divider_22,         /**< \brief K3-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   435      IfxScuCcu_K3divider_23,         /**< \brief K3-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   436      IfxScuCcu_K3divider_24,         /**< \brief K3-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   437      IfxScuCcu_K3divider_25,         /**< \brief K3-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   438      IfxScuCcu_K3divider_26,         /**< \brief K3-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   439      IfxScuCcu_K3divider_27,         /**< \brief K3-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   440      IfxScuCcu_K3divider_28,         /**< \brief K3-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   441      IfxScuCcu_K3divider_29,         /**< \brief K3-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   442      IfxScuCcu_K3divider_30,         /**< \brief K3-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   443      IfxScuCcu_K3divider_31,         /**< \brief K3-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   444      IfxScuCcu_K3divider_32,         /**< \brief K3-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   445      IfxScuCcu_K3divider_33,         /**< \brief K3-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   446      IfxScuCcu_K3divider_34,         /**< \brief K3-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   447      IfxScuCcu_K3divider_35,         /**< \brief K3-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   448      IfxScuCcu_K3divider_36,         /**< \brief K3-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   449      IfxScuCcu_K3divider_37,         /**< \brief K3-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   450      IfxScuCcu_K3divider_38,         /**< \brief K3-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   451      IfxScuCcu_K3divider_39,         /**< \brief K3-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   452      IfxScuCcu_K3divider_40,         /**< \brief K3-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   453      IfxScuCcu_K3divider_41,         /**< \brief K3-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   454      IfxScuCcu_K3divider_42,         /**< \brief K3-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   455      IfxScuCcu_K3divider_43,         /**< \brief K3-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   456      IfxScuCcu_K3divider_44,         /**< \brief K3-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   457      IfxScuCcu_K3divider_45,         /**< \brief K3-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   458      IfxScuCcu_K3divider_46,         /**< \brief K3-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   459      IfxScuCcu_K3divider_47,         /**< \brief K3-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   460      IfxScuCcu_K3divider_48,         /**< \brief K3-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   461      IfxScuCcu_K3divider_49,         /**< \brief K3-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   462      IfxScuCcu_K3divider_50,         /**< \brief K3-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   463      IfxScuCcu_K3divider_51,         /**< \brief K3-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   464      IfxScuCcu_K3divider_52,         /**< \brief K3-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   465      IfxScuCcu_K3divider_53,         /**< \brief K3-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   466      IfxScuCcu_K3divider_54,         /**< \brief K3-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   467      IfxScuCcu_K3divider_55,         /**< \brief K3-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   468      IfxScuCcu_K3divider_56,         /**< \brief K3-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   469      IfxScuCcu_K3divider_57,         /**< \brief K3-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   470      IfxScuCcu_K3divider_58,         /**< \brief K3-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   471      IfxScuCcu_K3divider_59,         /**< \brief K3-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   472      IfxScuCcu_K3divider_60,         /**< \brief K3-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   473      IfxScuCcu_K3divider_61,         /**< \brief K3-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   474      IfxScuCcu_K3divider_62,         /**< \brief K3-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   475      IfxScuCcu_K3divider_63,         /**< \brief K3-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   476      IfxScuCcu_K3divider_64,         /**< \brief K3-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   477      IfxScuCcu_K3divider_65,         /**< \brief K3-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   478      IfxScuCcu_K3divider_66,         /**< \brief K3-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   479      IfxScuCcu_K3divider_67,         /**< \brief K3-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   480      IfxScuCcu_K3divider_68,         /**< \brief K3-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   481      IfxScuCcu_K3divider_69,         /**< \brief K3-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   482      IfxScuCcu_K3divider_70,         /**< \brief K3-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   483      IfxScuCcu_K3divider_71,         /**< \brief K3-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   484      IfxScuCcu_K3divider_72,         /**< \brief K3-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   485      IfxScuCcu_K3divider_73,         /**< \brief K3-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   486      IfxScuCcu_K3divider_74,         /**< \brief K3-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   487      IfxScuCcu_K3divider_75,         /**< \brief K3-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   488      IfxScuCcu_K3divider_76,         /**< \brief K3-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   489      IfxScuCcu_K3divider_77,         /**< \brief K3-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   490      IfxScuCcu_K3divider_78,         /**< \brief K3-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   491      IfxScuCcu_K3divider_79,         /**< \brief K3-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   492      IfxScuCcu_K3divider_80,         /**< \brief K3-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   493      IfxScuCcu_K3divider_81,         /**< \brief K3-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   494      IfxScuCcu_K3divider_82,         /**< \brief K3-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   495      IfxScuCcu_K3divider_83,         /**< \brief K3-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   496      IfxScuCcu_K3divider_84,         /**< \brief K3-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   497      IfxScuCcu_K3divider_85,         /**< \brief K3-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   498      IfxScuCcu_K3divider_86,         /**< \brief K3-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   499      IfxScuCcu_K3divider_87,         /**< \brief K3-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   500      IfxScuCcu_K3divider_88,         /**< \brief K3-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   501      IfxScuCcu_K3divider_89,         /**< \brief K3-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   502      IfxScuCcu_K3divider_90,         /**< \brief K3-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   503      IfxScuCcu_K3divider_91,         /**< \brief K3-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   504      IfxScuCcu_K3divider_92,         /**< \brief K3-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   505      IfxScuCcu_K3divider_93,         /**< \brief K3-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   506      IfxScuCcu_K3divider_94,         /**< \brief K3-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   507      IfxScuCcu_K3divider_95,         /**< \brief K3-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   508      IfxScuCcu_K3divider_96,         /**< \brief K3-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   509      IfxScuCcu_K3divider_97,         /**< \brief K3-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   510      IfxScuCcu_K3divider_98,         /**< \brief K3-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   511      IfxScuCcu_K3divider_99,         /**< \brief K3-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   512      IfxScuCcu_K3divider_100,        /**< \brief K3-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   513      IfxScuCcu_K3divider_101,        /**< \brief K3-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   514      IfxScuCcu_K3divider_102,        /**< \brief K3-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   515      IfxScuCcu_K3divider_103,        /**< \brief K3-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   516      IfxScuCcu_K3divider_104,        /**< \brief K3-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   517      IfxScuCcu_K3divider_105,        /**< \brief K3-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   518      IfxScuCcu_K3divider_106,        /**< \brief K3-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   519      IfxScuCcu_K3divider_107,        /**< \brief K3-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   520      IfxScuCcu_K3divider_108,        /**< \brief K3-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   521      IfxScuCcu_K3divider_109,        /**< \brief K3-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   522      IfxScuCcu_K3divider_110,        /**< \brief K3-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   523      IfxScuCcu_K3divider_111,        /**< \brief K3-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   524      IfxScuCcu_K3divider_112,        /**< \brief K3-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   525      IfxScuCcu_K3divider_113,        /**< \brief K3-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   526      IfxScuCcu_K3divider_114,        /**< \brief K3-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   527      IfxScuCcu_K3divider_115,        /**< \brief K3-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   528      IfxScuCcu_K3divider_116,        /**< \brief K3-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   529      IfxScuCcu_K3divider_117,        /**< \brief K3-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   530      IfxScuCcu_K3divider_118,        /**< \brief K3-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   531      IfxScuCcu_K3divider_119,        /**< \brief K3-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   532      IfxScuCcu_K3divider_120,        /**< \brief K3-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   533      IfxScuCcu_K3divider_121,        /**< \brief K3-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   534      IfxScuCcu_K3divider_122,        /**< \brief K3-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   535      IfxScuCcu_K3divider_123,        /**< \brief K3-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   536      IfxScuCcu_K3divider_124,        /**< \brief K3-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   537      IfxScuCcu_K3divider_125,        /**< \brief K3-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   538      IfxScuCcu_K3divider_126,        /**< \brief K3-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   539      IfxScuCcu_K3divider_127,        /**< \brief K3-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   540      IfxScuCcu_K3divider_128         /**< \brief K3-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   541  } IfxScuCcu_K3divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   542  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   543  /** \brief MODULE_SCU.PLLCON0.B.NDIV, specifies the N-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   544   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   545  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   546  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   547      IfxScuCcu_Ndivider_1 = 0,      /**< \brief  N-divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   548      IfxScuCcu_Ndivider_2,          /**< \brief  N-divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   549      IfxScuCcu_Ndivider_3,          /**< \brief  N-divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   550      IfxScuCcu_Ndivider_4,          /**< \brief  N-divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   551      IfxScuCcu_Ndivider_5,          /**< \brief  N-divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   552      IfxScuCcu_Ndivider_6,          /**< \brief  N-divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   553      IfxScuCcu_Ndivider_7,          /**< \brief  N-divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   554      IfxScuCcu_Ndivider_8,          /**< \brief  N-divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   555      IfxScuCcu_Ndivider_9,          /**< \brief  N-divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   556      IfxScuCcu_Ndivider_10,         /**< \brief  N-divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   557      IfxScuCcu_Ndivider_11,         /**< \brief  N-divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   558      IfxScuCcu_Ndivider_12,         /**< \brief  N-divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   559      IfxScuCcu_Ndivider_13,         /**< \brief  N-divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   560      IfxScuCcu_Ndivider_14,         /**< \brief  N-divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   561      IfxScuCcu_Ndivider_15,         /**< \brief  N-divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   562      IfxScuCcu_Ndivider_16,         /**< \brief  N-divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   563      IfxScuCcu_Ndivider_17,         /**< \brief  N-divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   564      IfxScuCcu_Ndivider_18,         /**< \brief  N-divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   565      IfxScuCcu_Ndivider_19,         /**< \brief  N-divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   566      IfxScuCcu_Ndivider_20,         /**< \brief  N-divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   567      IfxScuCcu_Ndivider_21,         /**< \brief  N-divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   568      IfxScuCcu_Ndivider_22,         /**< \brief  N-divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   569      IfxScuCcu_Ndivider_23,         /**< \brief  N-divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   570      IfxScuCcu_Ndivider_24,         /**< \brief  N-divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   571      IfxScuCcu_Ndivider_25,         /**< \brief  N-divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   572      IfxScuCcu_Ndivider_26,         /**< \brief  N-divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   573      IfxScuCcu_Ndivider_27,         /**< \brief  N-divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   574      IfxScuCcu_Ndivider_28,         /**< \brief  N-divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   575      IfxScuCcu_Ndivider_29,         /**< \brief  N-divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   576      IfxScuCcu_Ndivider_30,         /**< \brief  N-divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   577      IfxScuCcu_Ndivider_31,         /**< \brief  N-divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   578      IfxScuCcu_Ndivider_32,         /**< \brief  N-divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   579      IfxScuCcu_Ndivider_33,         /**< \brief  N-divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   580      IfxScuCcu_Ndivider_34,         /**< \brief  N-divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   581      IfxScuCcu_Ndivider_35,         /**< \brief  N-divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   582      IfxScuCcu_Ndivider_36,         /**< \brief  N-divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   583      IfxScuCcu_Ndivider_37,         /**< \brief  N-divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   584      IfxScuCcu_Ndivider_38,         /**< \brief  N-divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   585      IfxScuCcu_Ndivider_39,         /**< \brief  N-divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   586      IfxScuCcu_Ndivider_40,         /**< \brief  N-divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   587      IfxScuCcu_Ndivider_41,         /**< \brief  N-divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   588      IfxScuCcu_Ndivider_42,         /**< \brief  N-divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   589      IfxScuCcu_Ndivider_43,         /**< \brief  N-divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   590      IfxScuCcu_Ndivider_44,         /**< \brief  N-divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   591      IfxScuCcu_Ndivider_45,         /**< \brief  N-divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   592      IfxScuCcu_Ndivider_46,         /**< \brief  N-divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   593      IfxScuCcu_Ndivider_47,         /**< \brief  N-divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   594      IfxScuCcu_Ndivider_48,         /**< \brief  N-divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   595      IfxScuCcu_Ndivider_49,         /**< \brief  N-divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   596      IfxScuCcu_Ndivider_50,         /**< \brief  N-divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   597      IfxScuCcu_Ndivider_51,         /**< \brief  N-divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   598      IfxScuCcu_Ndivider_52,         /**< \brief  N-divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   599      IfxScuCcu_Ndivider_53,         /**< \brief  N-divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   600      IfxScuCcu_Ndivider_54,         /**< \brief  N-divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   601      IfxScuCcu_Ndivider_55,         /**< \brief  N-divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   602      IfxScuCcu_Ndivider_56,         /**< \brief  N-divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   603      IfxScuCcu_Ndivider_57,         /**< \brief  N-divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   604      IfxScuCcu_Ndivider_58,         /**< \brief  N-divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   605      IfxScuCcu_Ndivider_59,         /**< \brief  N-divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   606      IfxScuCcu_Ndivider_60,         /**< \brief  N-divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   607      IfxScuCcu_Ndivider_61,         /**< \brief  N-divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   608      IfxScuCcu_Ndivider_62,         /**< \brief  N-divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   609      IfxScuCcu_Ndivider_63,         /**< \brief  N-divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   610      IfxScuCcu_Ndivider_64,         /**< \brief  N-divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   611      IfxScuCcu_Ndivider_65,         /**< \brief  N-divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   612      IfxScuCcu_Ndivider_66,         /**< \brief  N-divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   613      IfxScuCcu_Ndivider_67,         /**< \brief  N-divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   614      IfxScuCcu_Ndivider_68,         /**< \brief  N-divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   615      IfxScuCcu_Ndivider_69,         /**< \brief  N-divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   616      IfxScuCcu_Ndivider_70,         /**< \brief  N-divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   617      IfxScuCcu_Ndivider_71,         /**< \brief  N-divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   618      IfxScuCcu_Ndivider_72,         /**< \brief  N-divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   619      IfxScuCcu_Ndivider_73,         /**< \brief  N-divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   620      IfxScuCcu_Ndivider_74,         /**< \brief  N-divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   621      IfxScuCcu_Ndivider_75,         /**< \brief  N-divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   622      IfxScuCcu_Ndivider_76,         /**< \brief  N-divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   623      IfxScuCcu_Ndivider_77,         /**< \brief  N-divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   624      IfxScuCcu_Ndivider_78,         /**< \brief  N-divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   625      IfxScuCcu_Ndivider_79,         /**< \brief  N-divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   626      IfxScuCcu_Ndivider_80,         /**< \brief  N-divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   627      IfxScuCcu_Ndivider_81,         /**< \brief  N-divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   628      IfxScuCcu_Ndivider_82,         /**< \brief  N-divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   629      IfxScuCcu_Ndivider_83,         /**< \brief  N-divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   630      IfxScuCcu_Ndivider_84,         /**< \brief  N-divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   631      IfxScuCcu_Ndivider_85,         /**< \brief  N-divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   632      IfxScuCcu_Ndivider_86,         /**< \brief  N-divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   633      IfxScuCcu_Ndivider_87,         /**< \brief  N-divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   634      IfxScuCcu_Ndivider_88,         /**< \brief  N-divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   635      IfxScuCcu_Ndivider_89,         /**< \brief  N-divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   636      IfxScuCcu_Ndivider_90,         /**< \brief  N-divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   637      IfxScuCcu_Ndivider_91,         /**< \brief  N-divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   638      IfxScuCcu_Ndivider_92,         /**< \brief  N-divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   639      IfxScuCcu_Ndivider_93,         /**< \brief  N-divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   640      IfxScuCcu_Ndivider_94,         /**< \brief  N-divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   641      IfxScuCcu_Ndivider_95,         /**< \brief  N-divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   642      IfxScuCcu_Ndivider_96,         /**< \brief  N-divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   643      IfxScuCcu_Ndivider_97,         /**< \brief  N-divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   644      IfxScuCcu_Ndivider_98,         /**< \brief  N-divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   645      IfxScuCcu_Ndivider_99,         /**< \brief  N-divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   646      IfxScuCcu_Ndivider_100,        /**< \brief  N-divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   647      IfxScuCcu_Ndivider_101,        /**< \brief  N-divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   648      IfxScuCcu_Ndivider_102,        /**< \brief  N-divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   649      IfxScuCcu_Ndivider_103,        /**< \brief  N-divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   650      IfxScuCcu_Ndivider_104,        /**< \brief  N-divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   651      IfxScuCcu_Ndivider_105,        /**< \brief  N-divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   652      IfxScuCcu_Ndivider_106,        /**< \brief  N-divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   653      IfxScuCcu_Ndivider_107,        /**< \brief  N-divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   654      IfxScuCcu_Ndivider_108,        /**< \brief  N-divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   655      IfxScuCcu_Ndivider_109,        /**< \brief  N-divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   656      IfxScuCcu_Ndivider_110,        /**< \brief  N-divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   657      IfxScuCcu_Ndivider_111,        /**< \brief  N-divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   658      IfxScuCcu_Ndivider_112,        /**< \brief  N-divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   659      IfxScuCcu_Ndivider_113,        /**< \brief  N-divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   660      IfxScuCcu_Ndivider_114,        /**< \brief  N-divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   661      IfxScuCcu_Ndivider_115,        /**< \brief  N-divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   662      IfxScuCcu_Ndivider_116,        /**< \brief  N-divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   663      IfxScuCcu_Ndivider_117,        /**< \brief  N-divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   664      IfxScuCcu_Ndivider_118,        /**< \brief  N-divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   665      IfxScuCcu_Ndivider_119,        /**< \brief  N-divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   666      IfxScuCcu_Ndivider_120,        /**< \brief  N-divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   667      IfxScuCcu_Ndivider_121,        /**< \brief  N-divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   668      IfxScuCcu_Ndivider_122,        /**< \brief  N-divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   669      IfxScuCcu_Ndivider_123,        /**< \brief  N-divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   670      IfxScuCcu_Ndivider_124,        /**< \brief  N-divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   671      IfxScuCcu_Ndivider_125,        /**< \brief  N-divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   672      IfxScuCcu_Ndivider_126,        /**< \brief  N-divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   673      IfxScuCcu_Ndivider_127,        /**< \brief  N-divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   674      IfxScuCcu_Ndivider_128         /**< \brief  N-divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   675  } IfxScuCcu_Ndivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   676  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   677  /** \brief MODULE_SCU.PLLCON0.B.PDIV, specifies the P-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   678   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   679  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   680  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   681      IfxScuCcu_Pdivider_1 = 0,      /**< \brief  P-divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   682      IfxScuCcu_Pdivider_2,          /**< \brief  P-divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   683      IfxScuCcu_Pdivider_3,          /**< \brief  P-divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   684      IfxScuCcu_Pdivider_4,          /**< \brief  P-divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   685      IfxScuCcu_Pdivider_5,          /**< \brief  P-divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   686      IfxScuCcu_Pdivider_6,          /**< \brief  P-divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   687      IfxScuCcu_Pdivider_7,          /**< \brief  P-divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   688      IfxScuCcu_Pdivider_8,          /**< \brief  P-divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   689      IfxScuCcu_Pdivider_9,          /**< \brief  P-divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   690      IfxScuCcu_Pdivider_10,         /**< \brief  P-divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   691      IfxScuCcu_Pdivider_11,         /**< \brief  P-divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   692      IfxScuCcu_Pdivider_12,         /**< \brief  P-divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   693      IfxScuCcu_Pdivider_13,         /**< \brief  P-divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   694      IfxScuCcu_Pdivider_14,         /**< \brief  P-divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   695      IfxScuCcu_Pdivider_15,         /**< \brief  P-divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   696      IfxScuCcu_Pdivider_16          /**< \brief  P-divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   697  } IfxScuCcu_Pdivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   698  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   699  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   700  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   701  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   702  /*-----------------------------Data Structures--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   703  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   704  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   705  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   706   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   707  /** \brief Configuration structure type for CCUCON registers.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   708   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   709  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   710  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   711      uint32 value;     /**< \brief CCUCON Register value to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   712      uint32 mask;      /**< \brief CCUCON Mask to select the bit fields to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   713  } IfxScuCcu_CcuconRegConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   714  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   715  /** \brief Configuration structure type for the Pll initial step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   716   * This structure must be used to configure the P, N and K2 dividers for initial step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   717   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   718  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   719  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   720      uint8   pDivider;      /**< \brief P divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   721      uint8   nDivider;      /**< \brief N divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   722      uint8   k2Initial;     /**< \brief K2 divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   723      float32 waitTime;      /**< \brief Wait time for for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   724  } IfxScuCcu_InitialStepConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   725  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   726  /** \brief Configuration structure type for the Pll Steps for current jump control.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   727   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   728  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   729  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   730      uint8                          k2Step;           /**< \brief K2 divider value for this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   731      float32                        waitTime;         /**< \brief Wait time for for this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   732      IfxScuCcu_PllStepsFunctionHook hookFunction;     /**< \brief Hook function called at the end of this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   733  } IfxScuCcu_PllStepsConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   734  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   735  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   736  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   737  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   738   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   739  /** \brief Configuration structure type for all the CCUCON registers to configure clock distribution.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   740   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   741  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   742  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   743      IfxScuCcu_CcuconRegConfig ccucon0;     /**< \brief CCUCON0 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   744      IfxScuCcu_CcuconRegConfig ccucon1;     /**< \brief CCUCON1 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   745      IfxScuCcu_CcuconRegConfig ccucon2;     /**< \brief CCUCON2 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   746      IfxScuCcu_CcuconRegConfig ccucon5;     /**< \brief CCUCON5 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   747      IfxScuCcu_CcuconRegConfig ccucon6;     /**< \brief CCUCON6 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   748      IfxScuCcu_CcuconRegConfig ccucon7;     /**< \brief CCUCON7 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   749      IfxScuCcu_CcuconRegConfig ccucon8;     /**< \brief CCUCON8 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   750  } IfxScuCcu_ClockDistributionConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   751  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   752  /** \brief Configuration structure type for the Flash waitstate configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   753   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   754  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   755  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   756      uint32 value;     /**< \brief FLASH.FCON Register value to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   757      uint32 mask;      /**< \brief FLASH.FCON Mask to select the bit fields to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   758  } IfxScuCcu_FlashWaitstateConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   759  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   760  /** \brief Configuration structure type for the System Pll step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   761   * This structure must be used to configure the P, N and K1 dividers .
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   762   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   763  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   764  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   765      uint8                       numOfPllDividerSteps;     /**< \brief Number of PLL divider steps during clock throttling. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   766      IfxScuCcu_PllStepsConfig   *pllDividerStep;           /**< \brief Pointer to the array of Pll divider step configuration. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   767      IfxScuCcu_InitialStepConfig pllInitialStep;           /**< \brief Configuration of first step which is same as internal osc frequency. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   768  } IfxScuCcu_SysPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   769  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   770  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   771  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   772  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   773   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   774  /** \brief Configuration structure SCU module
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   775   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   776  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   777  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   778      IfxScuCcu_SysPllConfig            sysPll;                       /**< \brief System PLL configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   779      IfxScuCcu_ClockDistributionConfig clockDistribution;            /**< \brief Configuration of of bus clocks and other module clock distribution. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   780      IfxScuCcu_FlashWaitstateConfig    flashFconWaitStateConfig;     /**< \brief Configuration of flash waitstate */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   781      uint32                            xtalFrequency;                /**< \brief Xtal Frequency */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   782  } IfxScuCcu_Config;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   783  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   784  /** \brief Configuration structure for E-ray PLL
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   785   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   786  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   787  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   788      IfxScuCcu_InitialStepConfig pllInitialStep;     /**< \brief Configuration of first step which is same as internal osc frequency. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   789  } IfxScuCcu_ErayPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   790  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   791  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   792  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   793  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Operative
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   794   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   795  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   796  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   797  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   798  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   799  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   800  /** \brief API to get EVR Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   801   * This API returns the constant which is specific to the ScuCcu of the controller.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   802   * \return EVR Oscillator frequency (fBACK or fEVR) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   803   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   804  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   805  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   806  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   807   * This API returns the  PLL2ERAY frequency based on the K3 divider value in PLLERAYCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   808   * \return PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   809   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   810  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   811  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   812  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   813   * This API returns the  PLL2 frequency based on the K3 divider value in PLLCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   814   * \return PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   815   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   816  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   817  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   818  /** \brief Returns the clock source selection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   819   * \return Clock source selection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   820   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   821  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   822  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   823  /** \brief API to get STM divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   824   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   825   * \return STM frequency (fSTM) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   826   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   827  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   828  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   829  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   830  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   831  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   832  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   833  /** \brief API to get BAUD1 divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   834   * This API returns the based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   835   * \return Baud1 frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   836   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   837  IFX_EXTERN float32 IfxScuCcu_getBaud1Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   838  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   839  /** \brief API to get BAUD2 divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   840   * This API returns the Baud2 frequency based on the divider value in CCUCON register and the fMAX.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   841   * \return Baud2 frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   842   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   843  IFX_EXTERN float32 IfxScuCcu_getBaud2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   844  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   845  /** \brief API to get BBB divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   846   * This API returns the BBBDivider frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   847   * \return BBB frequency (fBBB) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   848   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   849  IFX_EXTERN float32 IfxScuCcu_getBbbFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   850  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   851  /** \brief This API returns the Cpu frequency based on the divider value in CCUCON register and fSource frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   852   * \param cpu CPU number for which effective fCPU is sought
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   853   * \return Cpu[x] frequency in Hz, where x is cpu number passed as parameter
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   854   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   855  IFX_EXTERN float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   856  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   857  /** \brief API to get FSI2 divider frequency in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   858   * This API returns the fFSI2 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   859   * \return FSI2 frequency (fFSI2) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   860   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   861  IFX_EXTERN float32 IfxScuCcu_getFsi2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   862  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   863  /** \brief API to get FSI divider frequency in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   864   * This API returns the fFSI based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   865   * \return FSI frequency (fFSI) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   866   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   867  IFX_EXTERN float32 IfxScuCcu_getFsiFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   868  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   869  /** \brief API to get FMAX divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   870   * This API returns the fMax frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   871   * \return Max frequency (fMAX) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   872   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   873  IFX_EXTERN float32 IfxScuCcu_getMaxFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   874  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   875  /** \brief get source frequency fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   876   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   877   * \return Module frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   878   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   879  IFX_EXTERN float32 IfxScuCcu_getModuleFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   880  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   881  /** \brief API to get Oscillator 0 frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   882   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   883   * \return Osc0 frequency (fOSC0) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   884   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   885  IFX_EXTERN float32 IfxScuCcu_getOsc0Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   886  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   887  /** \brief API to get Oscillator 0 frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   888   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   889   * \return Osc frequency (fOSC) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   890   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   891  IFX_EXTERN float32 IfxScuCcu_getOscFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   892  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   893  /** \brief API to get actual PLL (Eray) frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   894   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   895   * \return frequency of Pll Eray (fPLLERAY) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   896   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   897  IFX_EXTERN float32 IfxScuCcu_getPllErayFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   898  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   899  /** \brief API to get actual ERAY PLL Voltage Controlled Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   900   * This API returns the based on the divider values in PLLERAYCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   901   * \return Pll (Eray) VCO frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   902   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   903  IFX_EXTERN float32 IfxScuCcu_getPllErayVcoFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   904  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   905  /** \brief API to get actual PLL output frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   906   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   907   * \return Pll (fPLL) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   908   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   909  IFX_EXTERN float32 IfxScuCcu_getPllFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   910  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   911  /** \brief API to get actual PLL Voltage Controlled Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   912   * This API returns the based on the divider values in PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   913   * \return Pll VCO frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   914   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   915  IFX_EXTERN float32 IfxScuCcu_getPllVcoFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   916  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   917  /** \brief get source frequency fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   918   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   919   * \return Effective fSOURCE in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   920   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   921  IFX_EXTERN float32 IfxScuCcu_getSourceFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   922  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   923  /** \brief API to get SPB divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   924   * This API returns the based on fSOURCE and also on Low power divider mode and/or SPBDIV divider value in CCUCON registers.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   925   * \return SPB frequency (fSPB) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   926   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   927  IFX_EXTERN float32 IfxScuCcu_getSpbFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   928  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   929  /** \brief API to get SRI divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   930   * This API returns the Sri frequency based on the divider values in CCUCON registers and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   931   * \return Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   932   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   933  IFX_EXTERN float32 IfxScuCcu_getSriFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   934  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   935  /** \brief API to set CPU frequency (with CPU divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   936   * This API configure CPU divider values in CCUCON registers. The actual frequency is always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   937   * \param cpu CPU number for which fCPU to be configured
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   938   * \param cpuFreq Desired CPU frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   939   * \return Actual CPU[x] frequency in Hz, where x is the cpu number passed as parameter
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   940   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   941  IFX_EXTERN float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   942  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   943  /** \brief API to configure PLL2ERAY (K3 Divider for ADC clock) for desired frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   944   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   945   * \param pll2ErayFreq PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   946   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   947   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   948  IFX_EXTERN float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   949  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   950  /** \brief API to configure PLL2 (K3 Divider for ADC clock) for desired frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   951   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   952   * \param pll2Freq PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   953   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   954   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   955  IFX_EXTERN float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   956  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   957  /** \brief API to set SPB frequency (with SPB divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   958   * This API configure SPB divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   959   * \param spbFreq Desired SPB frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   960   * \return Actual SPB frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   961   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   962  IFX_EXTERN float32 IfxScuCcu_setSpbFrequency(float32 spbFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   963  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   964  /** \brief API to set SRI frequency (with SRI divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   965   * This API configure Sri divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   966   * \param sriFreq Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   967   * \return Actual Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   968   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   969  IFX_EXTERN float32 IfxScuCcu_setSriFrequency(float32 sriFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   970  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   971  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   972  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   973  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Configuration
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   974   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   975  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   976  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   977  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   978  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   979  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   980  /** \brief The api calculates the system PLL divider values P, N, K based on given xtal frequency and PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   981   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   982   * \param fPll Desired PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   983   * \return 0- Success, 1 - Failure
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   984   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   985  IFX_EXTERN boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   986  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   987  /** \brief API to initialize the SCU Clock Control Unit.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   988   * This API initialize the PLL with ramp steps, BUS dividers for the configuration provided by the configuration structure.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   989   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   990   * \return Error status of the ScuCcu initialization process.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   991   * \retval TRUE: If an error occurred during initialization.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   992   * \retval FALSE: If initialization was successful.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   993   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   994  IFX_EXTERN boolean IfxScuCcu_init(const IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   995  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   996  /** \brief Initializes the clock configuration with default values
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   997   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   998   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   999   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1000  IFX_EXTERN void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1001  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1002  /** \brief API to initialize the SCU Eray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1003   * This API initialize the Eray PLL for the configuration provided by the configuration structure.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1004   * \param cfg Pointer to the configuration structure of the Eray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1005   * \return Error status of the ScuCcu Eray Pll initialization process.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1006   * \retval TRUE: If an error occurred during initialization.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1007   * \retval FALSE: If initialization was successful.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1008   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1009  IFX_EXTERN boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1010  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1011  /** \brief Initializes the clock configuration with default values
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1012   * \param cfg Pointer to the configuration structure of the ScuCcuEray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1013   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1014   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1015  IFX_EXTERN void IfxScuCcu_initErayPllConfig(IfxScuCcu_ErayPllConfig *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1016  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1017  /** \brief API to switch to Backup clock from the current PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1018   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1019   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1020   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1021  IFX_EXTERN void IfxScuCcu_switchToBackupClock(const IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1022  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1023  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1024  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1025  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1026  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1027  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1028  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1029  /** \brief API to get GTMdivider frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1030   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1031   * return GTM frequency (fGTM) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1032   * \return Gtm Frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1033   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1034  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1035  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1036  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1037  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1038  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1039  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1040  /** \brief API to set GTM frequency (with GTM divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1041   * This API configure GTM divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1042   * \param gtmFreq Desired GTM frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1043   * \return Actual GTM frequency in HZ
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1044   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1045  IFX_EXTERN float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1046  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1047  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1048  /*-------------------Global Exported Variables/Constants----------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1049  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1050  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1051  /** \brief Configuration structure for SCU CCU driver.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1052   * The values of this structure are defined as # defined macros in the implementation of Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1053   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1054  IFX_EXTERN const IfxScuCcu_Config IfxScuCcu_defaultClockConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1055  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1056  /** \brief Configuration structure for SCU CCU driver.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1057   * The values of this structure are defined as # defined macros in the implementation of Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1058   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1059  IFX_EXTERN const IfxScuCcu_ErayPllConfig IfxScuCcu_defaultErayPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1060  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1061  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1062  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1063  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1064  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1065  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1066  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1067      return IFXSCU_EVR_OSC_FREQUENCY;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1068  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1069  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1070  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1071  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1072  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1073      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.GTMDIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1074  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1075  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1076  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1077  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1078  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1079      float32 pll2ErayFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1080  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1081      pll2ErayFrequency = IfxScuCcu_getPllErayVcoFrequency() / (SCU_PLLERAYCON1.B.K3DIV + 1);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1082  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1083      return pll2ErayFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1084  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1085  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1086  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1087  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1088  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1089      float32 pll2Frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1090      pll2Frequency = IfxScuCcu_getPllVcoFrequency() / (SCU_PLLCON1.B.K3DIV + 1);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1091  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1092      return pll2Frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1093  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1094  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1095  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1096  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1097  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1098      return (IfxScu_CCUCON0_CLKSEL)SCU_CCUCON0.B.CLKSEL;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1099  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1100  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1101  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1102  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1103  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1104      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.STMDIV;
	and	d15,#15
	ld.w	d1,[a15]
.L954:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     2   * \file IfxScuCcu.h
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     3   * \brief SCU  basic functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     4   * \ingroup IfxLld_Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     5   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     6   * \version iLLD_1_0_0_11_0
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     7   * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     8   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	     9   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    11   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    12   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    13   * Infineon Technologies AG (Infineon) is supplying this file for use
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    14   * exclusively with Infineon's microcontroller products. This file can be freely
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    15   * distributed within development tools that are supporting such microcontroller
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    16   * products.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    17   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    18   * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    19   * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    20   * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    21   * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    22   * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    23   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    24   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    25   * \defgroup IfxLld_Scu SCU
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    26   * \addtogroup IfxLld_Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    27   * \{
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    28   * \defgroup IfxLld_ScuCcu How to use the Scu Clock driver?
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    29   * \addtogroup IfxLld_ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    30   * \{
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    31   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    32   * The Scu Clock control unit driver provides a default configuration for pll and Clock initialisation and set of peripheral clock configuration functions.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    33   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    34   * In the following sections it will be described, how to integrate the driver into the application framework.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    35   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    36   * \section IfxLld_ScuCcu_Std_Preparation Preparation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    37   * \subsection IfxLld_ScuCcu_Std_Include Include Files
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    38   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    39   * Include following header file into your C code:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    40   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    41   * #include <Scu/Std/IfxScuCcu.h>
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    42   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    43   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    44   * \subsection IfxLld_ScuCcu_Std_Variables Variables
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    45   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    46   * Declare the Clock Configuration variables in your C code:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    47   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    48   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    49   * // used globally
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    50   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    51   * // configuration for the PLL  steps
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    52   * static IfxScuCcu_PllStepsConfig IfxScuCcu_testPllConfigSteps[] = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    53   *     IFXSCU_CFG_PLL_STEPS
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    54   * };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    55   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    56   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    57   * // Default configuration for the Clock Configuration
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    58   * IfxScuCcu_Config                      IfxScuCcu_testClockConfig = {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    59   *     {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    60   *        sizeof(IfxScuCcu_testPllConfigSteps) / sizeof(IfxScuCcu_PllStepsConfig),
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    61   *        (IfxScuCcu_PllStepsConfig *)IfxScuCcu_testPllConfigSteps,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    62   *        IFXSCU_CFG_PLL_INITIAL_STEP,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    63   *     },
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    64   *     IFXSCU_CFG_CLK_DISTRIBUTION,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    65   *     IFXSCU_CFG_FLASH_WAITSTATE,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    66   *     IFX_CFG_SCU_XTAL_FREQUENCY
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    67   * };
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    68   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    69   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    70   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    71   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    72   * \subsection IfxLld_ScuCcu_Std_Init Module Initialisation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    73   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    74   * The module initialisation can be done in the same function. Here an example:
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    75   * \code
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    76   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    77   *        // standard PLL & clock initialisation
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    78   *         IfxScuCcu_init(&IfxScuCcu_testClockConfig);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    79   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    80   * \endcode
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    81   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    82   *    The PLL and clocks are now initialised based on the IFXSCU_CFG_XTAL_FREQ and  IFXSCU_CFG_PLL_FREQ values configured in Ifx_Cfg.h.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    83   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    84   * \}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    85   * \}
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    86   *
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    87   * \defgroup IfxLld_Scu_Std_Ccu Ccu Basic Functionality
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    88   * \ingroup IfxLld_Scu_Std
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    89   * \defgroup IfxLld_Scu_Std_Ccu_Ccu Clock Control Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    90   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    91   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Operative Clock Control Operative Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    92   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    93   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Configuration Clock Control Configuration Functions
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    94   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    95   * \defgroup IfxLld_Scu_Std_Ccu_Enum Enumerations
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    96   * \ingroup IfxLld_Scu_Std_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    97   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    98  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	    99  #ifndef IFXSCUCCU_H
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   100  #define IFXSCUCCU_H 1
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   101  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   102  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   103  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   104  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   105  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   106  #include "_Impl/IfxScu_cfg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   107  #include "Scu/Std/IfxScuWdt.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   108  #include "Cpu/Std/IfxCpu.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   109  #include "IfxStm_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   110  #include "IfxScu_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   111  #include "IfxFlash_reg.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   112  #include "_PinMap/IfxScu_PinMap.h"
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   113  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   114  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   115  /*-----------------------------------Macros-----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   116  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   117  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   118  /** \brief Oscillator stability check timeout count
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   119   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   120  #define IFXSCUCCU_OSC_STABLECHK_TIME (640)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   121  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   122  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   123  /*------------------------------Type Definitions------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   124  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   125  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   126  /** \brief Function pointer type for the hooks
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   127   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   128   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   129  typedef void (*IfxScuCcu_PllStepsFunctionHook)(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   130  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   131  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   132  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   133  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   134  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   135  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   136   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   137  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   138  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   139  /** \addtogroup IfxLld_Scu_Std_Ccu_Enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   140   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   141  /** \brief MODULE_SCU.PLLCON1.B.K1DIV, specifies the K1-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   142   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   143  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   144  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   145      IfxScuCcu_K1divider_1 = 0,      /**< \brief K1-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   146      IfxScuCcu_K1divider_2,          /**< \brief K1-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   147      IfxScuCcu_K1divider_3,          /**< \brief K1-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   148      IfxScuCcu_K1divider_4,          /**< \brief K1-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   149      IfxScuCcu_K1divider_5,          /**< \brief K1-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   150      IfxScuCcu_K1divider_6,          /**< \brief K1-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   151      IfxScuCcu_K1divider_7,          /**< \brief K1-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   152      IfxScuCcu_K1divider_8,          /**< \brief K1-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   153      IfxScuCcu_K1divider_9,          /**< \brief K1-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   154      IfxScuCcu_K1divider_10,         /**< \brief K1-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   155      IfxScuCcu_K1divider_11,         /**< \brief K1-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   156      IfxScuCcu_K1divider_12,         /**< \brief K1-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   157      IfxScuCcu_K1divider_13,         /**< \brief K1-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   158      IfxScuCcu_K1divider_14,         /**< \brief K1-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   159      IfxScuCcu_K1divider_15,         /**< \brief K1-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   160      IfxScuCcu_K1divider_16,         /**< \brief K1-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   161      IfxScuCcu_K1divider_17,         /**< \brief K1-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   162      IfxScuCcu_K1divider_18,         /**< \brief K1-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   163      IfxScuCcu_K1divider_19,         /**< \brief K1-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   164      IfxScuCcu_K1divider_20,         /**< \brief K1-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   165      IfxScuCcu_K1divider_21,         /**< \brief K1-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   166      IfxScuCcu_K1divider_22,         /**< \brief K1-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   167      IfxScuCcu_K1divider_23,         /**< \brief K1-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   168      IfxScuCcu_K1divider_24,         /**< \brief K1-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   169      IfxScuCcu_K1divider_25,         /**< \brief K1-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   170      IfxScuCcu_K1divider_26,         /**< \brief K1-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   171      IfxScuCcu_K1divider_27,         /**< \brief K1-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   172      IfxScuCcu_K1divider_28,         /**< \brief K1-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   173      IfxScuCcu_K1divider_29,         /**< \brief K1-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   174      IfxScuCcu_K1divider_30,         /**< \brief K1-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   175      IfxScuCcu_K1divider_31,         /**< \brief K1-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   176      IfxScuCcu_K1divider_32,         /**< \brief K1-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   177      IfxScuCcu_K1divider_33,         /**< \brief K1-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   178      IfxScuCcu_K1divider_34,         /**< \brief K1-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   179      IfxScuCcu_K1divider_35,         /**< \brief K1-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   180      IfxScuCcu_K1divider_36,         /**< \brief K1-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   181      IfxScuCcu_K1divider_37,         /**< \brief K1-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   182      IfxScuCcu_K1divider_38,         /**< \brief K1-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   183      IfxScuCcu_K1divider_39,         /**< \brief K1-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   184      IfxScuCcu_K1divider_40,         /**< \brief K1-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   185      IfxScuCcu_K1divider_41,         /**< \brief K1-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   186      IfxScuCcu_K1divider_42,         /**< \brief K1-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   187      IfxScuCcu_K1divider_43,         /**< \brief K1-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   188      IfxScuCcu_K1divider_44,         /**< \brief K1-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   189      IfxScuCcu_K1divider_45,         /**< \brief K1-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   190      IfxScuCcu_K1divider_46,         /**< \brief K1-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   191      IfxScuCcu_K1divider_47,         /**< \brief K1-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   192      IfxScuCcu_K1divider_48,         /**< \brief K1-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   193      IfxScuCcu_K1divider_49,         /**< \brief K1-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   194      IfxScuCcu_K1divider_50,         /**< \brief K1-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   195      IfxScuCcu_K1divider_51,         /**< \brief K1-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   196      IfxScuCcu_K1divider_52,         /**< \brief K1-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   197      IfxScuCcu_K1divider_53,         /**< \brief K1-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   198      IfxScuCcu_K1divider_54,         /**< \brief K1-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   199      IfxScuCcu_K1divider_55,         /**< \brief K1-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   200      IfxScuCcu_K1divider_56,         /**< \brief K1-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   201      IfxScuCcu_K1divider_57,         /**< \brief K1-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   202      IfxScuCcu_K1divider_58,         /**< \brief K1-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   203      IfxScuCcu_K1divider_59,         /**< \brief K1-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   204      IfxScuCcu_K1divider_60,         /**< \brief K1-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   205      IfxScuCcu_K1divider_61,         /**< \brief K1-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   206      IfxScuCcu_K1divider_62,         /**< \brief K1-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   207      IfxScuCcu_K1divider_63,         /**< \brief K1-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   208      IfxScuCcu_K1divider_64,         /**< \brief K1-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   209      IfxScuCcu_K1divider_65,         /**< \brief K1-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   210      IfxScuCcu_K1divider_66,         /**< \brief K1-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   211      IfxScuCcu_K1divider_67,         /**< \brief K1-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   212      IfxScuCcu_K1divider_68,         /**< \brief K1-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   213      IfxScuCcu_K1divider_69,         /**< \brief K1-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   214      IfxScuCcu_K1divider_70,         /**< \brief K1-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   215      IfxScuCcu_K1divider_71,         /**< \brief K1-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   216      IfxScuCcu_K1divider_72,         /**< \brief K1-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   217      IfxScuCcu_K1divider_73,         /**< \brief K1-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   218      IfxScuCcu_K1divider_74,         /**< \brief K1-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   219      IfxScuCcu_K1divider_75,         /**< \brief K1-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   220      IfxScuCcu_K1divider_76,         /**< \brief K1-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   221      IfxScuCcu_K1divider_77,         /**< \brief K1-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   222      IfxScuCcu_K1divider_78,         /**< \brief K1-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   223      IfxScuCcu_K1divider_79,         /**< \brief K1-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   224      IfxScuCcu_K1divider_80,         /**< \brief K1-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   225      IfxScuCcu_K1divider_81,         /**< \brief K1-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   226      IfxScuCcu_K1divider_82,         /**< \brief K1-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   227      IfxScuCcu_K1divider_83,         /**< \brief K1-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   228      IfxScuCcu_K1divider_84,         /**< \brief K1-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   229      IfxScuCcu_K1divider_85,         /**< \brief K1-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   230      IfxScuCcu_K1divider_86,         /**< \brief K1-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   231      IfxScuCcu_K1divider_87,         /**< \brief K1-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   232      IfxScuCcu_K1divider_88,         /**< \brief K1-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   233      IfxScuCcu_K1divider_89,         /**< \brief K1-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   234      IfxScuCcu_K1divider_90,         /**< \brief K1-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   235      IfxScuCcu_K1divider_91,         /**< \brief K1-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   236      IfxScuCcu_K1divider_92,         /**< \brief K1-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   237      IfxScuCcu_K1divider_93,         /**< \brief K1-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   238      IfxScuCcu_K1divider_94,         /**< \brief K1-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   239      IfxScuCcu_K1divider_95,         /**< \brief K1-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   240      IfxScuCcu_K1divider_96,         /**< \brief K1-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   241      IfxScuCcu_K1divider_97,         /**< \brief K1-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   242      IfxScuCcu_K1divider_98,         /**< \brief K1-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   243      IfxScuCcu_K1divider_99,         /**< \brief K1-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   244      IfxScuCcu_K1divider_100,        /**< \brief K1-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   245      IfxScuCcu_K1divider_101,        /**< \brief K1-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   246      IfxScuCcu_K1divider_102,        /**< \brief K1-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   247      IfxScuCcu_K1divider_103,        /**< \brief K1-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   248      IfxScuCcu_K1divider_104,        /**< \brief K1-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   249      IfxScuCcu_K1divider_105,        /**< \brief K1-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   250      IfxScuCcu_K1divider_106,        /**< \brief K1-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   251      IfxScuCcu_K1divider_107,        /**< \brief K1-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   252      IfxScuCcu_K1divider_108,        /**< \brief K1-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   253      IfxScuCcu_K1divider_109,        /**< \brief K1-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   254      IfxScuCcu_K1divider_110,        /**< \brief K1-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   255      IfxScuCcu_K1divider_111,        /**< \brief K1-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   256      IfxScuCcu_K1divider_112,        /**< \brief K1-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   257      IfxScuCcu_K1divider_113,        /**< \brief K1-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   258      IfxScuCcu_K1divider_114,        /**< \brief K1-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   259      IfxScuCcu_K1divider_115,        /**< \brief K1-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   260      IfxScuCcu_K1divider_116,        /**< \brief K1-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   261      IfxScuCcu_K1divider_117,        /**< \brief K1-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   262      IfxScuCcu_K1divider_118,        /**< \brief K1-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   263      IfxScuCcu_K1divider_119,        /**< \brief K1-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   264      IfxScuCcu_K1divider_120,        /**< \brief K1-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   265      IfxScuCcu_K1divider_121,        /**< \brief K1-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   266      IfxScuCcu_K1divider_122,        /**< \brief K1-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   267      IfxScuCcu_K1divider_123,        /**< \brief K1-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   268      IfxScuCcu_K1divider_124,        /**< \brief K1-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   269      IfxScuCcu_K1divider_125,        /**< \brief K1-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   270      IfxScuCcu_K1divider_126,        /**< \brief K1-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   271      IfxScuCcu_K1divider_127,        /**< \brief K1-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   272      IfxScuCcu_K1divider_128         /**< \brief K1-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   273  } IfxScuCcu_K1divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   274  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   275  /** \brief MODULE_SCU.PLLCON1.B.K2DIV, specifies the K2-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   276   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   277  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   278  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   279      IfxScuCcu_K2divider_1 = 0,      /**< \brief K2-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   280      IfxScuCcu_K2divider_2,          /**< \brief K2-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   281      IfxScuCcu_K2divider_3,          /**< \brief K2-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   282      IfxScuCcu_K2divider_4,          /**< \brief K2-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   283      IfxScuCcu_K2divider_5,          /**< \brief K2-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   284      IfxScuCcu_K2divider_6,          /**< \brief K2-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   285      IfxScuCcu_K2divider_7,          /**< \brief K2-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   286      IfxScuCcu_K2divider_8,          /**< \brief K2-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   287      IfxScuCcu_K2divider_9,          /**< \brief K2-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   288      IfxScuCcu_K2divider_10,         /**< \brief K2-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   289      IfxScuCcu_K2divider_11,         /**< \brief K2-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   290      IfxScuCcu_K2divider_12,         /**< \brief K2-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   291      IfxScuCcu_K2divider_13,         /**< \brief K2-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   292      IfxScuCcu_K2divider_14,         /**< \brief K2-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   293      IfxScuCcu_K2divider_15,         /**< \brief K2-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   294      IfxScuCcu_K2divider_16,         /**< \brief K2-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   295      IfxScuCcu_K2divider_17,         /**< \brief K2-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   296      IfxScuCcu_K2divider_18,         /**< \brief K2-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   297      IfxScuCcu_K2divider_19,         /**< \brief K2-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   298      IfxScuCcu_K2divider_20,         /**< \brief K2-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   299      IfxScuCcu_K2divider_21,         /**< \brief K2-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   300      IfxScuCcu_K2divider_22,         /**< \brief K2-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   301      IfxScuCcu_K2divider_23,         /**< \brief K2-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   302      IfxScuCcu_K2divider_24,         /**< \brief K2-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   303      IfxScuCcu_K2divider_25,         /**< \brief K2-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   304      IfxScuCcu_K2divider_26,         /**< \brief K2-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   305      IfxScuCcu_K2divider_27,         /**< \brief K2-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   306      IfxScuCcu_K2divider_28,         /**< \brief K2-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   307      IfxScuCcu_K2divider_29,         /**< \brief K2-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   308      IfxScuCcu_K2divider_30,         /**< \brief K2-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   309      IfxScuCcu_K2divider_31,         /**< \brief K2-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   310      IfxScuCcu_K2divider_32,         /**< \brief K2-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   311      IfxScuCcu_K2divider_33,         /**< \brief K2-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   312      IfxScuCcu_K2divider_34,         /**< \brief K2-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   313      IfxScuCcu_K2divider_35,         /**< \brief K2-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   314      IfxScuCcu_K2divider_36,         /**< \brief K2-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   315      IfxScuCcu_K2divider_37,         /**< \brief K2-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   316      IfxScuCcu_K2divider_38,         /**< \brief K2-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   317      IfxScuCcu_K2divider_39,         /**< \brief K2-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   318      IfxScuCcu_K2divider_40,         /**< \brief K2-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   319      IfxScuCcu_K2divider_41,         /**< \brief K2-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   320      IfxScuCcu_K2divider_42,         /**< \brief K2-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   321      IfxScuCcu_K2divider_43,         /**< \brief K2-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   322      IfxScuCcu_K2divider_44,         /**< \brief K2-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   323      IfxScuCcu_K2divider_45,         /**< \brief K2-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   324      IfxScuCcu_K2divider_46,         /**< \brief K2-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   325      IfxScuCcu_K2divider_47,         /**< \brief K2-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   326      IfxScuCcu_K2divider_48,         /**< \brief K2-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   327      IfxScuCcu_K2divider_49,         /**< \brief K2-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   328      IfxScuCcu_K2divider_50,         /**< \brief K2-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   329      IfxScuCcu_K2divider_51,         /**< \brief K2-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   330      IfxScuCcu_K2divider_52,         /**< \brief K2-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   331      IfxScuCcu_K2divider_53,         /**< \brief K2-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   332      IfxScuCcu_K2divider_54,         /**< \brief K2-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   333      IfxScuCcu_K2divider_55,         /**< \brief K2-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   334      IfxScuCcu_K2divider_56,         /**< \brief K2-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   335      IfxScuCcu_K2divider_57,         /**< \brief K2-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   336      IfxScuCcu_K2divider_58,         /**< \brief K2-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   337      IfxScuCcu_K2divider_59,         /**< \brief K2-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   338      IfxScuCcu_K2divider_60,         /**< \brief K2-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   339      IfxScuCcu_K2divider_61,         /**< \brief K2-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   340      IfxScuCcu_K2divider_62,         /**< \brief K2-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   341      IfxScuCcu_K2divider_63,         /**< \brief K2-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   342      IfxScuCcu_K2divider_64,         /**< \brief K2-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   343      IfxScuCcu_K2divider_65,         /**< \brief K2-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   344      IfxScuCcu_K2divider_66,         /**< \brief K2-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   345      IfxScuCcu_K2divider_67,         /**< \brief K2-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   346      IfxScuCcu_K2divider_68,         /**< \brief K2-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   347      IfxScuCcu_K2divider_69,         /**< \brief K2-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   348      IfxScuCcu_K2divider_70,         /**< \brief K2-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   349      IfxScuCcu_K2divider_71,         /**< \brief K2-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   350      IfxScuCcu_K2divider_72,         /**< \brief K2-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   351      IfxScuCcu_K2divider_73,         /**< \brief K2-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   352      IfxScuCcu_K2divider_74,         /**< \brief K2-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   353      IfxScuCcu_K2divider_75,         /**< \brief K2-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   354      IfxScuCcu_K2divider_76,         /**< \brief K2-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   355      IfxScuCcu_K2divider_77,         /**< \brief K2-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   356      IfxScuCcu_K2divider_78,         /**< \brief K2-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   357      IfxScuCcu_K2divider_79,         /**< \brief K2-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   358      IfxScuCcu_K2divider_80,         /**< \brief K2-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   359      IfxScuCcu_K2divider_81,         /**< \brief K2-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   360      IfxScuCcu_K2divider_82,         /**< \brief K2-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   361      IfxScuCcu_K2divider_83,         /**< \brief K2-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   362      IfxScuCcu_K2divider_84,         /**< \brief K2-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   363      IfxScuCcu_K2divider_85,         /**< \brief K2-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   364      IfxScuCcu_K2divider_86,         /**< \brief K2-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   365      IfxScuCcu_K2divider_87,         /**< \brief K2-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   366      IfxScuCcu_K2divider_88,         /**< \brief K2-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   367      IfxScuCcu_K2divider_89,         /**< \brief K2-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   368      IfxScuCcu_K2divider_90,         /**< \brief K2-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   369      IfxScuCcu_K2divider_91,         /**< \brief K2-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   370      IfxScuCcu_K2divider_92,         /**< \brief K2-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   371      IfxScuCcu_K2divider_93,         /**< \brief K2-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   372      IfxScuCcu_K2divider_94,         /**< \brief K2-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   373      IfxScuCcu_K2divider_95,         /**< \brief K2-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   374      IfxScuCcu_K2divider_96,         /**< \brief K2-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   375      IfxScuCcu_K2divider_97,         /**< \brief K2-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   376      IfxScuCcu_K2divider_98,         /**< \brief K2-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   377      IfxScuCcu_K2divider_99,         /**< \brief K2-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   378      IfxScuCcu_K2divider_100,        /**< \brief K2-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   379      IfxScuCcu_K2divider_101,        /**< \brief K2-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   380      IfxScuCcu_K2divider_102,        /**< \brief K2-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   381      IfxScuCcu_K2divider_103,        /**< \brief K2-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   382      IfxScuCcu_K2divider_104,        /**< \brief K2-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   383      IfxScuCcu_K2divider_105,        /**< \brief K2-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   384      IfxScuCcu_K2divider_106,        /**< \brief K2-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   385      IfxScuCcu_K2divider_107,        /**< \brief K2-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   386      IfxScuCcu_K2divider_108,        /**< \brief K2-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   387      IfxScuCcu_K2divider_109,        /**< \brief K2-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   388      IfxScuCcu_K2divider_110,        /**< \brief K2-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   389      IfxScuCcu_K2divider_111,        /**< \brief K2-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   390      IfxScuCcu_K2divider_112,        /**< \brief K2-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   391      IfxScuCcu_K2divider_113,        /**< \brief K2-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   392      IfxScuCcu_K2divider_114,        /**< \brief K2-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   393      IfxScuCcu_K2divider_115,        /**< \brief K2-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   394      IfxScuCcu_K2divider_116,        /**< \brief K2-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   395      IfxScuCcu_K2divider_117,        /**< \brief K2-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   396      IfxScuCcu_K2divider_118,        /**< \brief K2-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   397      IfxScuCcu_K2divider_119,        /**< \brief K2-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   398      IfxScuCcu_K2divider_120,        /**< \brief K2-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   399      IfxScuCcu_K2divider_121,        /**< \brief K2-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   400      IfxScuCcu_K2divider_122,        /**< \brief K2-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   401      IfxScuCcu_K2divider_123,        /**< \brief K2-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   402      IfxScuCcu_K2divider_124,        /**< \brief K2-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   403      IfxScuCcu_K2divider_125,        /**< \brief K2-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   404      IfxScuCcu_K2divider_126,        /**< \brief K2-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   405      IfxScuCcu_K2divider_127,        /**< \brief K2-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   406      IfxScuCcu_K2divider_128         /**< \brief K2-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   407  } IfxScuCcu_K2divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   408  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   409  /** \brief MODULE_SCU.PLLCON1.B.K3DIV, specifies the K3-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   410   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   411  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   412  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   413      IfxScuCcu_K3divider_1 = 0,      /**< \brief K3-Divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   414      IfxScuCcu_K3divider_2,          /**< \brief K3-Divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   415      IfxScuCcu_K3divider_3,          /**< \brief K3-Divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   416      IfxScuCcu_K3divider_4,          /**< \brief K3-Divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   417      IfxScuCcu_K3divider_5,          /**< \brief K3-Divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   418      IfxScuCcu_K3divider_6,          /**< \brief K3-Divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   419      IfxScuCcu_K3divider_7,          /**< \brief K3-Divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   420      IfxScuCcu_K3divider_8,          /**< \brief K3-Divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   421      IfxScuCcu_K3divider_9,          /**< \brief K3-Divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   422      IfxScuCcu_K3divider_10,         /**< \brief K3-Divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   423      IfxScuCcu_K3divider_11,         /**< \brief K3-Divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   424      IfxScuCcu_K3divider_12,         /**< \brief K3-Divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   425      IfxScuCcu_K3divider_13,         /**< \brief K3-Divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   426      IfxScuCcu_K3divider_14,         /**< \brief K3-Divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   427      IfxScuCcu_K3divider_15,         /**< \brief K3-Divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   428      IfxScuCcu_K3divider_16,         /**< \brief K3-Divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   429      IfxScuCcu_K3divider_17,         /**< \brief K3-Divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   430      IfxScuCcu_K3divider_18,         /**< \brief K3-Divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   431      IfxScuCcu_K3divider_19,         /**< \brief K3-Divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   432      IfxScuCcu_K3divider_20,         /**< \brief K3-Divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   433      IfxScuCcu_K3divider_21,         /**< \brief K3-Divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   434      IfxScuCcu_K3divider_22,         /**< \brief K3-Divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   435      IfxScuCcu_K3divider_23,         /**< \brief K3-Divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   436      IfxScuCcu_K3divider_24,         /**< \brief K3-Divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   437      IfxScuCcu_K3divider_25,         /**< \brief K3-Divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   438      IfxScuCcu_K3divider_26,         /**< \brief K3-Divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   439      IfxScuCcu_K3divider_27,         /**< \brief K3-Divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   440      IfxScuCcu_K3divider_28,         /**< \brief K3-Divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   441      IfxScuCcu_K3divider_29,         /**< \brief K3-Divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   442      IfxScuCcu_K3divider_30,         /**< \brief K3-Divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   443      IfxScuCcu_K3divider_31,         /**< \brief K3-Divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   444      IfxScuCcu_K3divider_32,         /**< \brief K3-Divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   445      IfxScuCcu_K3divider_33,         /**< \brief K3-Divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   446      IfxScuCcu_K3divider_34,         /**< \brief K3-Divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   447      IfxScuCcu_K3divider_35,         /**< \brief K3-Divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   448      IfxScuCcu_K3divider_36,         /**< \brief K3-Divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   449      IfxScuCcu_K3divider_37,         /**< \brief K3-Divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   450      IfxScuCcu_K3divider_38,         /**< \brief K3-Divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   451      IfxScuCcu_K3divider_39,         /**< \brief K3-Divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   452      IfxScuCcu_K3divider_40,         /**< \brief K3-Divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   453      IfxScuCcu_K3divider_41,         /**< \brief K3-Divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   454      IfxScuCcu_K3divider_42,         /**< \brief K3-Divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   455      IfxScuCcu_K3divider_43,         /**< \brief K3-Divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   456      IfxScuCcu_K3divider_44,         /**< \brief K3-Divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   457      IfxScuCcu_K3divider_45,         /**< \brief K3-Divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   458      IfxScuCcu_K3divider_46,         /**< \brief K3-Divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   459      IfxScuCcu_K3divider_47,         /**< \brief K3-Divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   460      IfxScuCcu_K3divider_48,         /**< \brief K3-Divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   461      IfxScuCcu_K3divider_49,         /**< \brief K3-Divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   462      IfxScuCcu_K3divider_50,         /**< \brief K3-Divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   463      IfxScuCcu_K3divider_51,         /**< \brief K3-Divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   464      IfxScuCcu_K3divider_52,         /**< \brief K3-Divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   465      IfxScuCcu_K3divider_53,         /**< \brief K3-Divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   466      IfxScuCcu_K3divider_54,         /**< \brief K3-Divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   467      IfxScuCcu_K3divider_55,         /**< \brief K3-Divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   468      IfxScuCcu_K3divider_56,         /**< \brief K3-Divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   469      IfxScuCcu_K3divider_57,         /**< \brief K3-Divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   470      IfxScuCcu_K3divider_58,         /**< \brief K3-Divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   471      IfxScuCcu_K3divider_59,         /**< \brief K3-Divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   472      IfxScuCcu_K3divider_60,         /**< \brief K3-Divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   473      IfxScuCcu_K3divider_61,         /**< \brief K3-Divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   474      IfxScuCcu_K3divider_62,         /**< \brief K3-Divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   475      IfxScuCcu_K3divider_63,         /**< \brief K3-Divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   476      IfxScuCcu_K3divider_64,         /**< \brief K3-Divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   477      IfxScuCcu_K3divider_65,         /**< \brief K3-Divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   478      IfxScuCcu_K3divider_66,         /**< \brief K3-Divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   479      IfxScuCcu_K3divider_67,         /**< \brief K3-Divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   480      IfxScuCcu_K3divider_68,         /**< \brief K3-Divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   481      IfxScuCcu_K3divider_69,         /**< \brief K3-Divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   482      IfxScuCcu_K3divider_70,         /**< \brief K3-Divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   483      IfxScuCcu_K3divider_71,         /**< \brief K3-Divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   484      IfxScuCcu_K3divider_72,         /**< \brief K3-Divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   485      IfxScuCcu_K3divider_73,         /**< \brief K3-Divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   486      IfxScuCcu_K3divider_74,         /**< \brief K3-Divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   487      IfxScuCcu_K3divider_75,         /**< \brief K3-Divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   488      IfxScuCcu_K3divider_76,         /**< \brief K3-Divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   489      IfxScuCcu_K3divider_77,         /**< \brief K3-Divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   490      IfxScuCcu_K3divider_78,         /**< \brief K3-Divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   491      IfxScuCcu_K3divider_79,         /**< \brief K3-Divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   492      IfxScuCcu_K3divider_80,         /**< \brief K3-Divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   493      IfxScuCcu_K3divider_81,         /**< \brief K3-Divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   494      IfxScuCcu_K3divider_82,         /**< \brief K3-Divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   495      IfxScuCcu_K3divider_83,         /**< \brief K3-Divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   496      IfxScuCcu_K3divider_84,         /**< \brief K3-Divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   497      IfxScuCcu_K3divider_85,         /**< \brief K3-Divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   498      IfxScuCcu_K3divider_86,         /**< \brief K3-Divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   499      IfxScuCcu_K3divider_87,         /**< \brief K3-Divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   500      IfxScuCcu_K3divider_88,         /**< \brief K3-Divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   501      IfxScuCcu_K3divider_89,         /**< \brief K3-Divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   502      IfxScuCcu_K3divider_90,         /**< \brief K3-Divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   503      IfxScuCcu_K3divider_91,         /**< \brief K3-Divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   504      IfxScuCcu_K3divider_92,         /**< \brief K3-Divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   505      IfxScuCcu_K3divider_93,         /**< \brief K3-Divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   506      IfxScuCcu_K3divider_94,         /**< \brief K3-Divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   507      IfxScuCcu_K3divider_95,         /**< \brief K3-Divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   508      IfxScuCcu_K3divider_96,         /**< \brief K3-Divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   509      IfxScuCcu_K3divider_97,         /**< \brief K3-Divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   510      IfxScuCcu_K3divider_98,         /**< \brief K3-Divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   511      IfxScuCcu_K3divider_99,         /**< \brief K3-Divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   512      IfxScuCcu_K3divider_100,        /**< \brief K3-Divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   513      IfxScuCcu_K3divider_101,        /**< \brief K3-Divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   514      IfxScuCcu_K3divider_102,        /**< \brief K3-Divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   515      IfxScuCcu_K3divider_103,        /**< \brief K3-Divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   516      IfxScuCcu_K3divider_104,        /**< \brief K3-Divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   517      IfxScuCcu_K3divider_105,        /**< \brief K3-Divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   518      IfxScuCcu_K3divider_106,        /**< \brief K3-Divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   519      IfxScuCcu_K3divider_107,        /**< \brief K3-Divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   520      IfxScuCcu_K3divider_108,        /**< \brief K3-Divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   521      IfxScuCcu_K3divider_109,        /**< \brief K3-Divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   522      IfxScuCcu_K3divider_110,        /**< \brief K3-Divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   523      IfxScuCcu_K3divider_111,        /**< \brief K3-Divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   524      IfxScuCcu_K3divider_112,        /**< \brief K3-Divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   525      IfxScuCcu_K3divider_113,        /**< \brief K3-Divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   526      IfxScuCcu_K3divider_114,        /**< \brief K3-Divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   527      IfxScuCcu_K3divider_115,        /**< \brief K3-Divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   528      IfxScuCcu_K3divider_116,        /**< \brief K3-Divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   529      IfxScuCcu_K3divider_117,        /**< \brief K3-Divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   530      IfxScuCcu_K3divider_118,        /**< \brief K3-Divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   531      IfxScuCcu_K3divider_119,        /**< \brief K3-Divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   532      IfxScuCcu_K3divider_120,        /**< \brief K3-Divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   533      IfxScuCcu_K3divider_121,        /**< \brief K3-Divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   534      IfxScuCcu_K3divider_122,        /**< \brief K3-Divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   535      IfxScuCcu_K3divider_123,        /**< \brief K3-Divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   536      IfxScuCcu_K3divider_124,        /**< \brief K3-Divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   537      IfxScuCcu_K3divider_125,        /**< \brief K3-Divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   538      IfxScuCcu_K3divider_126,        /**< \brief K3-Divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   539      IfxScuCcu_K3divider_127,        /**< \brief K3-Divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   540      IfxScuCcu_K3divider_128         /**< \brief K3-Divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   541  } IfxScuCcu_K3divider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   542  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   543  /** \brief MODULE_SCU.PLLCON0.B.NDIV, specifies the N-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   544   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   545  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   546  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   547      IfxScuCcu_Ndivider_1 = 0,      /**< \brief  N-divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   548      IfxScuCcu_Ndivider_2,          /**< \brief  N-divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   549      IfxScuCcu_Ndivider_3,          /**< \brief  N-divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   550      IfxScuCcu_Ndivider_4,          /**< \brief  N-divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   551      IfxScuCcu_Ndivider_5,          /**< \brief  N-divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   552      IfxScuCcu_Ndivider_6,          /**< \brief  N-divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   553      IfxScuCcu_Ndivider_7,          /**< \brief  N-divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   554      IfxScuCcu_Ndivider_8,          /**< \brief  N-divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   555      IfxScuCcu_Ndivider_9,          /**< \brief  N-divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   556      IfxScuCcu_Ndivider_10,         /**< \brief  N-divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   557      IfxScuCcu_Ndivider_11,         /**< \brief  N-divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   558      IfxScuCcu_Ndivider_12,         /**< \brief  N-divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   559      IfxScuCcu_Ndivider_13,         /**< \brief  N-divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   560      IfxScuCcu_Ndivider_14,         /**< \brief  N-divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   561      IfxScuCcu_Ndivider_15,         /**< \brief  N-divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   562      IfxScuCcu_Ndivider_16,         /**< \brief  N-divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   563      IfxScuCcu_Ndivider_17,         /**< \brief  N-divider 17  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   564      IfxScuCcu_Ndivider_18,         /**< \brief  N-divider 18  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   565      IfxScuCcu_Ndivider_19,         /**< \brief  N-divider 19  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   566      IfxScuCcu_Ndivider_20,         /**< \brief  N-divider 20  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   567      IfxScuCcu_Ndivider_21,         /**< \brief  N-divider 21  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   568      IfxScuCcu_Ndivider_22,         /**< \brief  N-divider 22  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   569      IfxScuCcu_Ndivider_23,         /**< \brief  N-divider 23  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   570      IfxScuCcu_Ndivider_24,         /**< \brief  N-divider 24  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   571      IfxScuCcu_Ndivider_25,         /**< \brief  N-divider 25  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   572      IfxScuCcu_Ndivider_26,         /**< \brief  N-divider 26  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   573      IfxScuCcu_Ndivider_27,         /**< \brief  N-divider 27  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   574      IfxScuCcu_Ndivider_28,         /**< \brief  N-divider 28  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   575      IfxScuCcu_Ndivider_29,         /**< \brief  N-divider 29  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   576      IfxScuCcu_Ndivider_30,         /**< \brief  N-divider 30  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   577      IfxScuCcu_Ndivider_31,         /**< \brief  N-divider 31  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   578      IfxScuCcu_Ndivider_32,         /**< \brief  N-divider 32  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   579      IfxScuCcu_Ndivider_33,         /**< \brief  N-divider 33  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   580      IfxScuCcu_Ndivider_34,         /**< \brief  N-divider 34  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   581      IfxScuCcu_Ndivider_35,         /**< \brief  N-divider 35  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   582      IfxScuCcu_Ndivider_36,         /**< \brief  N-divider 36  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   583      IfxScuCcu_Ndivider_37,         /**< \brief  N-divider 37  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   584      IfxScuCcu_Ndivider_38,         /**< \brief  N-divider 38  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   585      IfxScuCcu_Ndivider_39,         /**< \brief  N-divider 39  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   586      IfxScuCcu_Ndivider_40,         /**< \brief  N-divider 40  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   587      IfxScuCcu_Ndivider_41,         /**< \brief  N-divider 41  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   588      IfxScuCcu_Ndivider_42,         /**< \brief  N-divider 42  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   589      IfxScuCcu_Ndivider_43,         /**< \brief  N-divider 43  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   590      IfxScuCcu_Ndivider_44,         /**< \brief  N-divider 44  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   591      IfxScuCcu_Ndivider_45,         /**< \brief  N-divider 45  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   592      IfxScuCcu_Ndivider_46,         /**< \brief  N-divider 46  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   593      IfxScuCcu_Ndivider_47,         /**< \brief  N-divider 47  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   594      IfxScuCcu_Ndivider_48,         /**< \brief  N-divider 48  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   595      IfxScuCcu_Ndivider_49,         /**< \brief  N-divider 49  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   596      IfxScuCcu_Ndivider_50,         /**< \brief  N-divider 50  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   597      IfxScuCcu_Ndivider_51,         /**< \brief  N-divider 51  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   598      IfxScuCcu_Ndivider_52,         /**< \brief  N-divider 52  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   599      IfxScuCcu_Ndivider_53,         /**< \brief  N-divider 53  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   600      IfxScuCcu_Ndivider_54,         /**< \brief  N-divider 54  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   601      IfxScuCcu_Ndivider_55,         /**< \brief  N-divider 55  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   602      IfxScuCcu_Ndivider_56,         /**< \brief  N-divider 56  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   603      IfxScuCcu_Ndivider_57,         /**< \brief  N-divider 57  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   604      IfxScuCcu_Ndivider_58,         /**< \brief  N-divider 58  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   605      IfxScuCcu_Ndivider_59,         /**< \brief  N-divider 59  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   606      IfxScuCcu_Ndivider_60,         /**< \brief  N-divider 60  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   607      IfxScuCcu_Ndivider_61,         /**< \brief  N-divider 61  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   608      IfxScuCcu_Ndivider_62,         /**< \brief  N-divider 62  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   609      IfxScuCcu_Ndivider_63,         /**< \brief  N-divider 63  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   610      IfxScuCcu_Ndivider_64,         /**< \brief  N-divider 64  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   611      IfxScuCcu_Ndivider_65,         /**< \brief  N-divider 65  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   612      IfxScuCcu_Ndivider_66,         /**< \brief  N-divider 66  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   613      IfxScuCcu_Ndivider_67,         /**< \brief  N-divider 67  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   614      IfxScuCcu_Ndivider_68,         /**< \brief  N-divider 68  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   615      IfxScuCcu_Ndivider_69,         /**< \brief  N-divider 69  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   616      IfxScuCcu_Ndivider_70,         /**< \brief  N-divider 70  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   617      IfxScuCcu_Ndivider_71,         /**< \brief  N-divider 71  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   618      IfxScuCcu_Ndivider_72,         /**< \brief  N-divider 72  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   619      IfxScuCcu_Ndivider_73,         /**< \brief  N-divider 73  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   620      IfxScuCcu_Ndivider_74,         /**< \brief  N-divider 74  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   621      IfxScuCcu_Ndivider_75,         /**< \brief  N-divider 75  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   622      IfxScuCcu_Ndivider_76,         /**< \brief  N-divider 76  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   623      IfxScuCcu_Ndivider_77,         /**< \brief  N-divider 77  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   624      IfxScuCcu_Ndivider_78,         /**< \brief  N-divider 78  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   625      IfxScuCcu_Ndivider_79,         /**< \brief  N-divider 79  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   626      IfxScuCcu_Ndivider_80,         /**< \brief  N-divider 80  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   627      IfxScuCcu_Ndivider_81,         /**< \brief  N-divider 81  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   628      IfxScuCcu_Ndivider_82,         /**< \brief  N-divider 82  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   629      IfxScuCcu_Ndivider_83,         /**< \brief  N-divider 83  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   630      IfxScuCcu_Ndivider_84,         /**< \brief  N-divider 84  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   631      IfxScuCcu_Ndivider_85,         /**< \brief  N-divider 85  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   632      IfxScuCcu_Ndivider_86,         /**< \brief  N-divider 86  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   633      IfxScuCcu_Ndivider_87,         /**< \brief  N-divider 87  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   634      IfxScuCcu_Ndivider_88,         /**< \brief  N-divider 88  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   635      IfxScuCcu_Ndivider_89,         /**< \brief  N-divider 89  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   636      IfxScuCcu_Ndivider_90,         /**< \brief  N-divider 90  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   637      IfxScuCcu_Ndivider_91,         /**< \brief  N-divider 91  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   638      IfxScuCcu_Ndivider_92,         /**< \brief  N-divider 92  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   639      IfxScuCcu_Ndivider_93,         /**< \brief  N-divider 93  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   640      IfxScuCcu_Ndivider_94,         /**< \brief  N-divider 94  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   641      IfxScuCcu_Ndivider_95,         /**< \brief  N-divider 95  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   642      IfxScuCcu_Ndivider_96,         /**< \brief  N-divider 96  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   643      IfxScuCcu_Ndivider_97,         /**< \brief  N-divider 97  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   644      IfxScuCcu_Ndivider_98,         /**< \brief  N-divider 98  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   645      IfxScuCcu_Ndivider_99,         /**< \brief  N-divider 99  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   646      IfxScuCcu_Ndivider_100,        /**< \brief  N-divider 100  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   647      IfxScuCcu_Ndivider_101,        /**< \brief  N-divider 101  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   648      IfxScuCcu_Ndivider_102,        /**< \brief  N-divider 102  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   649      IfxScuCcu_Ndivider_103,        /**< \brief  N-divider 103  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   650      IfxScuCcu_Ndivider_104,        /**< \brief  N-divider 104  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   651      IfxScuCcu_Ndivider_105,        /**< \brief  N-divider 105  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   652      IfxScuCcu_Ndivider_106,        /**< \brief  N-divider 106  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   653      IfxScuCcu_Ndivider_107,        /**< \brief  N-divider 107  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   654      IfxScuCcu_Ndivider_108,        /**< \brief  N-divider 108  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   655      IfxScuCcu_Ndivider_109,        /**< \brief  N-divider 109  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   656      IfxScuCcu_Ndivider_110,        /**< \brief  N-divider 110  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   657      IfxScuCcu_Ndivider_111,        /**< \brief  N-divider 111  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   658      IfxScuCcu_Ndivider_112,        /**< \brief  N-divider 112  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   659      IfxScuCcu_Ndivider_113,        /**< \brief  N-divider 113  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   660      IfxScuCcu_Ndivider_114,        /**< \brief  N-divider 114  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   661      IfxScuCcu_Ndivider_115,        /**< \brief  N-divider 115  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   662      IfxScuCcu_Ndivider_116,        /**< \brief  N-divider 116  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   663      IfxScuCcu_Ndivider_117,        /**< \brief  N-divider 117  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   664      IfxScuCcu_Ndivider_118,        /**< \brief  N-divider 118  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   665      IfxScuCcu_Ndivider_119,        /**< \brief  N-divider 119  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   666      IfxScuCcu_Ndivider_120,        /**< \brief  N-divider 120  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   667      IfxScuCcu_Ndivider_121,        /**< \brief  N-divider 121  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   668      IfxScuCcu_Ndivider_122,        /**< \brief  N-divider 122  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   669      IfxScuCcu_Ndivider_123,        /**< \brief  N-divider 123  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   670      IfxScuCcu_Ndivider_124,        /**< \brief  N-divider 124  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   671      IfxScuCcu_Ndivider_125,        /**< \brief  N-divider 125  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   672      IfxScuCcu_Ndivider_126,        /**< \brief  N-divider 126  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   673      IfxScuCcu_Ndivider_127,        /**< \brief  N-divider 127  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   674      IfxScuCcu_Ndivider_128         /**< \brief  N-divider 128  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   675  } IfxScuCcu_Ndivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   676  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   677  /** \brief MODULE_SCU.PLLCON0.B.PDIV, specifies the P-Divider
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   678   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   679  typedef enum
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   680  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   681      IfxScuCcu_Pdivider_1 = 0,      /**< \brief  P-divider 1  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   682      IfxScuCcu_Pdivider_2,          /**< \brief  P-divider 2  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   683      IfxScuCcu_Pdivider_3,          /**< \brief  P-divider 3  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   684      IfxScuCcu_Pdivider_4,          /**< \brief  P-divider 4  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   685      IfxScuCcu_Pdivider_5,          /**< \brief  P-divider 5  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   686      IfxScuCcu_Pdivider_6,          /**< \brief  P-divider 6  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   687      IfxScuCcu_Pdivider_7,          /**< \brief  P-divider 7  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   688      IfxScuCcu_Pdivider_8,          /**< \brief  P-divider 8  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   689      IfxScuCcu_Pdivider_9,          /**< \brief  P-divider 9  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   690      IfxScuCcu_Pdivider_10,         /**< \brief  P-divider 10  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   691      IfxScuCcu_Pdivider_11,         /**< \brief  P-divider 11  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   692      IfxScuCcu_Pdivider_12,         /**< \brief  P-divider 12  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   693      IfxScuCcu_Pdivider_13,         /**< \brief  P-divider 13  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   694      IfxScuCcu_Pdivider_14,         /**< \brief  P-divider 14  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   695      IfxScuCcu_Pdivider_15,         /**< \brief  P-divider 15  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   696      IfxScuCcu_Pdivider_16          /**< \brief  P-divider 16  */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   697  } IfxScuCcu_Pdivider;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   698  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   699  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   700  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   701  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   702  /*-----------------------------Data Structures--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   703  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   704  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   705  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   706   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   707  /** \brief Configuration structure type for CCUCON registers.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   708   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   709  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   710  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   711      uint32 value;     /**< \brief CCUCON Register value to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   712      uint32 mask;      /**< \brief CCUCON Mask to select the bit fields to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   713  } IfxScuCcu_CcuconRegConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   714  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   715  /** \brief Configuration structure type for the Pll initial step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   716   * This structure must be used to configure the P, N and K2 dividers for initial step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   717   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   718  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   719  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   720      uint8   pDivider;      /**< \brief P divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   721      uint8   nDivider;      /**< \brief N divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   722      uint8   k2Initial;     /**< \brief K2 divider value for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   723      float32 waitTime;      /**< \brief Wait time for for basic (initial) step */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   724  } IfxScuCcu_InitialStepConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   725  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   726  /** \brief Configuration structure type for the Pll Steps for current jump control.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   727   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   728  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   729  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   730      uint8                          k2Step;           /**< \brief K2 divider value for this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   731      float32                        waitTime;         /**< \brief Wait time for for this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   732      IfxScuCcu_PllStepsFunctionHook hookFunction;     /**< \brief Hook function called at the end of this step. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   733  } IfxScuCcu_PllStepsConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   734  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   735  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   736  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   737  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   738   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   739  /** \brief Configuration structure type for all the CCUCON registers to configure clock distribution.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   740   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   741  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   742  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   743      IfxScuCcu_CcuconRegConfig ccucon0;     /**< \brief CCUCON0 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   744      IfxScuCcu_CcuconRegConfig ccucon1;     /**< \brief CCUCON1 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   745      IfxScuCcu_CcuconRegConfig ccucon2;     /**< \brief CCUCON2 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   746      IfxScuCcu_CcuconRegConfig ccucon5;     /**< \brief CCUCON5 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   747      IfxScuCcu_CcuconRegConfig ccucon6;     /**< \brief CCUCON6 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   748      IfxScuCcu_CcuconRegConfig ccucon7;     /**< \brief CCUCON7 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   749      IfxScuCcu_CcuconRegConfig ccucon8;     /**< \brief CCUCON8 Register configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   750  } IfxScuCcu_ClockDistributionConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   751  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   752  /** \brief Configuration structure type for the Flash waitstate configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   753   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   754  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   755  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   756      uint32 value;     /**< \brief FLASH.FCON Register value to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   757      uint32 mask;      /**< \brief FLASH.FCON Mask to select the bit fields to be updated. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   758  } IfxScuCcu_FlashWaitstateConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   759  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   760  /** \brief Configuration structure type for the System Pll step.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   761   * This structure must be used to configure the P, N and K1 dividers .
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   762   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   763  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   764  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   765      uint8                       numOfPllDividerSteps;     /**< \brief Number of PLL divider steps during clock throttling. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   766      IfxScuCcu_PllStepsConfig   *pllDividerStep;           /**< \brief Pointer to the array of Pll divider step configuration. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   767      IfxScuCcu_InitialStepConfig pllInitialStep;           /**< \brief Configuration of first step which is same as internal osc frequency. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   768  } IfxScuCcu_SysPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   769  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   770  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   771  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   772  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   773   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   774  /** \brief Configuration structure SCU module
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   775   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   776  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   777  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   778      IfxScuCcu_SysPllConfig            sysPll;                       /**< \brief System PLL configuration */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   779      IfxScuCcu_ClockDistributionConfig clockDistribution;            /**< \brief Configuration of of bus clocks and other module clock distribution. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   780      IfxScuCcu_FlashWaitstateConfig    flashFconWaitStateConfig;     /**< \brief Configuration of flash waitstate */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   781      uint32                            xtalFrequency;                /**< \brief Xtal Frequency */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   782  } IfxScuCcu_Config;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   783  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   784  /** \brief Configuration structure for E-ray PLL
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   785   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   786  typedef struct
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   787  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   788      IfxScuCcu_InitialStepConfig pllInitialStep;     /**< \brief Configuration of first step which is same as internal osc frequency. */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   789  } IfxScuCcu_ErayPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   790  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   791  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   792  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   793  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Operative
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   794   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   795  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   796  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   797  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   798  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   799  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   800  /** \brief API to get EVR Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   801   * This API returns the constant which is specific to the ScuCcu of the controller.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   802   * \return EVR Oscillator frequency (fBACK or fEVR) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   803   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   804  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   805  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   806  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   807   * This API returns the  PLL2ERAY frequency based on the K3 divider value in PLLERAYCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   808   * \return PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   809   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   810  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   811  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   812  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   813   * This API returns the  PLL2 frequency based on the K3 divider value in PLLCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   814   * \return PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   815   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   816  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   817  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   818  /** \brief Returns the clock source selection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   819   * \return Clock source selection
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   820   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   821  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   822  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   823  /** \brief API to get STM divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   824   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   825   * \return STM frequency (fSTM) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   826   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   827  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   828  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   829  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   830  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   831  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   832  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   833  /** \brief API to get BAUD1 divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   834   * This API returns the based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   835   * \return Baud1 frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   836   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   837  IFX_EXTERN float32 IfxScuCcu_getBaud1Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   838  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   839  /** \brief API to get BAUD2 divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   840   * This API returns the Baud2 frequency based on the divider value in CCUCON register and the fMAX.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   841   * \return Baud2 frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   842   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   843  IFX_EXTERN float32 IfxScuCcu_getBaud2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   844  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   845  /** \brief API to get BBB divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   846   * This API returns the BBBDivider frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   847   * \return BBB frequency (fBBB) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   848   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   849  IFX_EXTERN float32 IfxScuCcu_getBbbFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   850  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   851  /** \brief This API returns the Cpu frequency based on the divider value in CCUCON register and fSource frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   852   * \param cpu CPU number for which effective fCPU is sought
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   853   * \return Cpu[x] frequency in Hz, where x is cpu number passed as parameter
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   854   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   855  IFX_EXTERN float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   856  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   857  /** \brief API to get FSI2 divider frequency in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   858   * This API returns the fFSI2 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   859   * \return FSI2 frequency (fFSI2) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   860   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   861  IFX_EXTERN float32 IfxScuCcu_getFsi2Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   862  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   863  /** \brief API to get FSI divider frequency in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   864   * This API returns the fFSI based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   865   * \return FSI frequency (fFSI) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   866   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   867  IFX_EXTERN float32 IfxScuCcu_getFsiFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   868  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   869  /** \brief API to get FMAX divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   870   * This API returns the fMax frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   871   * \return Max frequency (fMAX) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   872   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   873  IFX_EXTERN float32 IfxScuCcu_getMaxFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   874  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   875  /** \brief get source frequency fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   876   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   877   * \return Module frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   878   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   879  IFX_EXTERN float32 IfxScuCcu_getModuleFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   880  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   881  /** \brief API to get Oscillator 0 frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   882   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   883   * \return Osc0 frequency (fOSC0) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   884   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   885  IFX_EXTERN float32 IfxScuCcu_getOsc0Frequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   886  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   887  /** \brief API to get Oscillator 0 frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   888   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   889   * \return Osc frequency (fOSC) in Hz.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   890   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   891  IFX_EXTERN float32 IfxScuCcu_getOscFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   892  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   893  /** \brief API to get actual PLL (Eray) frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   894   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   895   * \return frequency of Pll Eray (fPLLERAY) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   896   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   897  IFX_EXTERN float32 IfxScuCcu_getPllErayFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   898  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   899  /** \brief API to get actual ERAY PLL Voltage Controlled Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   900   * This API returns the based on the divider values in PLLERAYCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   901   * \return Pll (Eray) VCO frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   902   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   903  IFX_EXTERN float32 IfxScuCcu_getPllErayVcoFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   904  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   905  /** \brief API to get actual PLL output frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   906   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   907   * \return Pll (fPLL) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   908   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   909  IFX_EXTERN float32 IfxScuCcu_getPllFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   910  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   911  /** \brief API to get actual PLL Voltage Controlled Oscillator frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   912   * This API returns the based on the divider values in PLLCON registers and the input oscillator.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   913   * \return Pll VCO frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   914   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   915  IFX_EXTERN float32 IfxScuCcu_getPllVcoFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   916  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   917  /** \brief get source frequency fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   918   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   919   * \return Effective fSOURCE in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   920   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   921  IFX_EXTERN float32 IfxScuCcu_getSourceFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   922  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   923  /** \brief API to get SPB divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   924   * This API returns the based on fSOURCE and also on Low power divider mode and/or SPBDIV divider value in CCUCON registers.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   925   * \return SPB frequency (fSPB) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   926   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   927  IFX_EXTERN float32 IfxScuCcu_getSpbFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   928  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   929  /** \brief API to get SRI divider frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   930   * This API returns the Sri frequency based on the divider values in CCUCON registers and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   931   * \return Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   932   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   933  IFX_EXTERN float32 IfxScuCcu_getSriFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   934  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   935  /** \brief API to set CPU frequency (with CPU divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   936   * This API configure CPU divider values in CCUCON registers. The actual frequency is always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   937   * \param cpu CPU number for which fCPU to be configured
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   938   * \param cpuFreq Desired CPU frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   939   * \return Actual CPU[x] frequency in Hz, where x is the cpu number passed as parameter
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   940   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   941  IFX_EXTERN float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   942  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   943  /** \brief API to configure PLL2ERAY (K3 Divider for ADC clock) for desired frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   944   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   945   * \param pll2ErayFreq PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   946   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   947   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   948  IFX_EXTERN float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   949  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   950  /** \brief API to configure PLL2 (K3 Divider for ADC clock) for desired frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   951   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   952   * \param pll2Freq PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   953   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   954   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   955  IFX_EXTERN float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   956  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   957  /** \brief API to set SPB frequency (with SPB divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   958   * This API configure SPB divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   959   * \param spbFreq Desired SPB frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   960   * \return Actual SPB frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   961   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   962  IFX_EXTERN float32 IfxScuCcu_setSpbFrequency(float32 spbFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   963  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   964  /** \brief API to set SRI frequency (with SRI divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   965   * This API configure Sri divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   966   * \param sriFreq Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   967   * \return Actual Sri frequency (fSRI) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   968   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   969  IFX_EXTERN float32 IfxScuCcu_setSriFrequency(float32 sriFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   970  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   971  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   972  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   973  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Configuration
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   974   * \{ */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   975  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   976  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   977  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   978  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   979  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   980  /** \brief The api calculates the system PLL divider values P, N, K based on given xtal frequency and PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   981   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   982   * \param fPll Desired PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   983   * \return 0- Success, 1 - Failure
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   984   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   985  IFX_EXTERN boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   986  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   987  /** \brief API to initialize the SCU Clock Control Unit.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   988   * This API initialize the PLL with ramp steps, BUS dividers for the configuration provided by the configuration structure.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   989   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   990   * \return Error status of the ScuCcu initialization process.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   991   * \retval TRUE: If an error occurred during initialization.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   992   * \retval FALSE: If initialization was successful.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   993   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   994  IFX_EXTERN boolean IfxScuCcu_init(const IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   995  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   996  /** \brief Initializes the clock configuration with default values
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   997   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   998   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	   999   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1000  IFX_EXTERN void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1001  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1002  /** \brief API to initialize the SCU Eray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1003   * This API initialize the Eray PLL for the configuration provided by the configuration structure.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1004   * \param cfg Pointer to the configuration structure of the Eray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1005   * \return Error status of the ScuCcu Eray Pll initialization process.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1006   * \retval TRUE: If an error occurred during initialization.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1007   * \retval FALSE: If initialization was successful.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1008   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1009  IFX_EXTERN boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1010  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1011  /** \brief Initializes the clock configuration with default values
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1012   * \param cfg Pointer to the configuration structure of the ScuCcuEray Pll
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1013   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1014   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1015  IFX_EXTERN void IfxScuCcu_initErayPllConfig(IfxScuCcu_ErayPllConfig *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1016  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1017  /** \brief API to switch to Backup clock from the current PLL frequency.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1018   * \param cfg Pointer to the configuration structure of the ScuCcu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1019   * \return None
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1020   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1021  IFX_EXTERN void IfxScuCcu_switchToBackupClock(const IfxScuCcu_Config *cfg);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1022  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1023  /** \} */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1024  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1025  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1026  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1027  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1028  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1029  /** \brief API to get GTMdivider frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1030   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1031   * return GTM frequency (fGTM) in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1032   * \return Gtm Frequency
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1033   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1034  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1035  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1036  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1037  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1038  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1039  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1040  /** \brief API to set GTM frequency (with GTM divider)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1041   * This API configure GTM divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1042   * \param gtmFreq Desired GTM frequency in Hz
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1043   * \return Actual GTM frequency in HZ
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1044   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1045  IFX_EXTERN float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1046  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1047  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1048  /*-------------------Global Exported Variables/Constants----------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1049  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1050  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1051  /** \brief Configuration structure for SCU CCU driver.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1052   * The values of this structure are defined as # defined macros in the implementation of Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1053   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1054  IFX_EXTERN const IfxScuCcu_Config IfxScuCcu_defaultClockConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1055  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1056  /** \brief Configuration structure for SCU CCU driver.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1057   * The values of this structure are defined as # defined macros in the implementation of Scu
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1058   */
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1059  IFX_EXTERN const IfxScuCcu_ErayPllConfig IfxScuCcu_defaultErayPllConfig;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1060  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1061  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1062  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1063  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1064  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1065  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1066  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1067      return IFXSCU_EVR_OSC_FREQUENCY;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1068  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1069  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1070  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1071  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1072  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1073      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.GTMDIV;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1074  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1075  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1076  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1077  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1078  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1079      float32 pll2ErayFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1080  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1081      pll2ErayFrequency = IfxScuCcu_getPllErayVcoFrequency() / (SCU_PLLERAYCON1.B.K3DIV + 1);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1082  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1083      return pll2ErayFrequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1084  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1085  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1086  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1087  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1088  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1089      float32 pll2Frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1090      pll2Frequency = IfxScuCcu_getPllVcoFrequency() / (SCU_PLLCON1.B.K3DIV + 1);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1091  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1092      return pll2Frequency;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1093  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1094  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1095  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1096  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1097  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1098      return (IfxScu_CCUCON0_CLKSEL)SCU_CCUCON0.B.CLKSEL;
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1099  }
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1100  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1101  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1102  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1103  {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.h	  1104      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.STMDIV;
	itof	d15,d15
.L1493:
	div.f	d15,d2,d15
.L733:
	mul.f	d15,d15,d8
.L1494:
	ftouz	d15,d15

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1328  * timeSec);
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1329      uint32 stmCountBegin = STM0_TIM0.U;
.L186:
	ld.w	d0,[a15]
.L1495:
	sub	d0,d1
.L1496:
	jlt.u	d0,d15,.L186
.L1497:

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1330  
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1331      while ((uint32)(STM0_TIM0.U - stmCountBegin) < stmCount)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1332      {
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1333          /* There is no need to check overflow of the STM timer.
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1334           * When counter after overflow subtracted with counter before overflow,
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1335           * the subtraction result will be as expected, as long as both are unsigned 32 bits
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1336           * eg: stmCountBegin= 0xFFFFFFFE (before overflow)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1337           *     stmCountNow = 0x00000002 (before overflow)
; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1338           *     diff= stmCountNow - stmCountBegin = 4 as expected.*/
	ret
.L723:
	
__IfxScuCcu_wait_function_end:
	.size	IfxScuCcu_wait,__IfxScuCcu_wait_function_end-IfxScuCcu_wait
.L438:
	; End of function
	
	.sdecl	'.rodata.IfxScuCcu.IfxScuCcu_aDefaultPllConfigSteps',data,rom,cluster('IfxScuCcu_aDefaultPllConfigSteps')
	.sect	'.rodata.IfxScuCcu.IfxScuCcu_aDefaultPllConfigSteps'
	.align	4
IfxScuCcu_aDefaultPllConfigSteps:	.type	object
	.size	IfxScuCcu_aDefaultPllConfigSteps,36
	.byte	4
	.space	1
	.word	953267991
	.space	6
	.byte	3
	.space	1
	.word	953267991
	.space	6
	.byte	2
	.space	1
	.word	953267991
	.space	6
	.sdecl	'.zdata.IfxScuCcu.IfxScuCcu_xtalFrequency',data,cluster('IfxScuCcu_xtalFrequency')
	.sect	'.zdata.IfxScuCcu.IfxScuCcu_xtalFrequency'
	.align	2
IfxScuCcu_xtalFrequency:	.type	object
	.size	IfxScuCcu_xtalFrequency,4
	.word	20000000
	.sdecl	'.rodata.IfxScuCcu.IfxScuCcu_defaultClockConfig',data,rom,cluster('IfxScuCcu_defaultClockConfig')
	.sect	'.rodata.IfxScuCcu.IfxScuCcu_defaultClockConfig'
	.global	IfxScuCcu_defaultClockConfig
	.align	4
IfxScuCcu_defaultClockConfig:	.type	object
	.size	IfxScuCcu_defaultClockConfig,84
	.byte	3
	.space	3
	.word	IfxScuCcu_aDefaultPllConfigSteps
	.byte	1,59,5
	.space	1
	.word	961656599,34734354,54464511,34873874
	.word	268435455,2,15,1
	.word	15
	.space	4
	.word	63
	.space	4
	.word	63
	.space	4
	.word	63,5333,32767,20000000
	.sdecl	'.zrodata.IfxScuCcu.IfxScuCcu_defaultErayPllConfig',data,rom,cluster('IfxScuCcu_defaultErayPllConfig')
	.sect	'.zrodata.IfxScuCcu.IfxScuCcu_defaultErayPllConfig'
	.global	IfxScuCcu_defaultErayPllConfig
	.align	4
IfxScuCcu_defaultErayPllConfig:	.type	object
	.size	IfxScuCcu_defaultErayPllConfig,8
	.space	1
	.byte	23,5
	.space	5
	.calls	'IfxScuCcu_calculateSysPllDividers','__ll_mul64'
	.calls	'IfxScuCcu_getBaud1Frequency','IfxScuCcu_getMaxFrequency'
	.calls	'IfxScuCcu_getBaud2Frequency','IfxScuCcu_getMaxFrequency'
	.calls	'IfxScuCcu_getBbbFrequency','IfxScuCcu_getSourceFrequency'
	.calls	'IfxScuCcu_getCpuFrequency','IfxScuCcu_getSriFrequency'
	.calls	'IfxScuCcu_getFsi2Frequency','IfxScuCcu_getSriFrequency'
	.calls	'IfxScuCcu_getFsiFrequency','IfxScuCcu_getSriFrequency'
	.calls	'IfxScuCcu_getMaxFrequency','IfxScuCcu_getSourceFrequency'
	.calls	'IfxScuCcu_getModuleFrequency','IfxScuCcu_getSpbFrequency'
	.calls	'IfxScuCcu_getPllErayFrequency','IfxScuCcu_getOscFrequency'
	.calls	'IfxScuCcu_getPllErayVcoFrequency','IfxScuCcu_getOscFrequency'
	.calls	'IfxScuCcu_getPllFrequency','IfxScuCcu_getOscFrequency'
	.calls	'IfxScuCcu_getPllVcoFrequency','IfxScuCcu_getOscFrequency'
	.calls	'IfxScuCcu_getSourceFrequency','IfxScuCcu_getPllFrequency'
	.calls	'IfxScuCcu_getSpbFrequency','IfxScuCcu_getSourceFrequency'
	.calls	'IfxScuCcu_getSriFrequency','IfxScuCcu_getSourceFrequency'
	.calls	'IfxScuCcu_init','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxScuCcu_init','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxScuCcu_init','IfxScuWdt_clearCpuEndinit'
	.calls	'IfxScuCcu_init','IfxScuWdt_setCpuEndinit'
	.calls	'IfxScuCcu_init','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxScuCcu_init','IfxScuCcu_isOscillatorStable'
	.calls	'IfxScuCcu_init','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxScuCcu_init','IfxScuCcu_wait'
	.calls	'IfxScuCcu_init','__INDIRECT__'
	.calls	'IfxScuCcu_initErayPll','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxScuCcu_initErayPll','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxScuCcu_initErayPll','IfxScuWdt_clearCpuEndinit'
	.calls	'IfxScuCcu_initErayPll','IfxScuWdt_setCpuEndinit'
	.calls	'IfxScuCcu_initErayPll','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxScuCcu_initErayPll','IfxScuCcu_wait'
	.calls	'IfxScuCcu_initErayPll','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxScuCcu_isOscillatorStable','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxScuCcu_isOscillatorStable','IfxScuWdt_clearCpuEndinit'
	.calls	'IfxScuCcu_isOscillatorStable','IfxScuWdt_setCpuEndinit'
	.calls	'IfxScuCcu_setCpuFrequency','IfxScuCcu_getSriFrequency'
	.calls	'IfxScuCcu_setCpuFrequency','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxScuCcu_setCpuFrequency','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxScuCcu_setCpuFrequency','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxScuCcu_setGtmFrequency','IfxScuCcu_getSourceFrequency'
	.calls	'IfxScuCcu_setGtmFrequency','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxScuCcu_setGtmFrequency','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxScuCcu_setGtmFrequency','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxScuCcu_setPll2ErayFrequency','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxScuCcu_setPll2ErayFrequency','IfxScuCcu_getPllErayVcoFrequency'
	.calls	'IfxScuCcu_setPll2ErayFrequency','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxScuCcu_setPll2ErayFrequency','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxScuCcu_setPll2Frequency','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxScuCcu_setPll2Frequency','IfxScuCcu_getPllVcoFrequency'
	.calls	'IfxScuCcu_setPll2Frequency','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxScuCcu_setPll2Frequency','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxScuCcu_setSpbFrequency','IfxScuCcu_getSourceFrequency'
	.calls	'IfxScuCcu_setSpbFrequency','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxScuCcu_setSpbFrequency','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxScuCcu_setSpbFrequency','IfxScuWdt_clearCpuEndinit'
	.calls	'IfxScuCcu_setSpbFrequency','IfxScuWdt_setCpuEndinit'
	.calls	'IfxScuCcu_setSpbFrequency','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxScuCcu_setSpbFrequency','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxScuCcu_setSpbFrequency','IfxScuCcu_getSpbFrequency'
	.calls	'IfxScuCcu_setSriFrequency','IfxScuCcu_getSourceFrequency'
	.calls	'IfxScuCcu_setSriFrequency','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxScuCcu_setSriFrequency','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxScuCcu_setSriFrequency','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxScuCcu_setSriFrequency','IfxScuCcu_getSriFrequency'
	.calls	'IfxScuCcu_switchToBackupClock','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxScuCcu_switchToBackupClock','IfxScuWdt_getCpuWatchdogPassword'
	.calls	'IfxScuCcu_switchToBackupClock','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxScuCcu_switchToBackupClock','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxScuCcu_switchToBackupClock','IfxScuCcu_wait'
	.calls	'IfxScuCcu_switchToBackupClock','IfxScuWdt_clearCpuEndinit'
	.calls	'IfxScuCcu_switchToBackupClock','IfxScuWdt_setCpuEndinit'
	.calls	'IfxScuCcu_wait','IfxScuCcu_getSourceFrequency'
	.calls	'IfxScuCcu_getBaud1Frequency','.cocofun_47'
	.calls	'IfxScuCcu_getBaud2Frequency','.cocofun_47'
	.calls	'IfxScuCcu_getBbbFrequency','.cocofun_51'
	.calls	'IfxScuCcu_getBbbFrequency','.cocofun_57'
	.calls	'IfxScuCcu_getFsi2Frequency','.cocofun_47'
	.calls	'IfxScuCcu_getFsiFrequency','.cocofun_47'
	.calls	'IfxScuCcu_getMaxFrequency','.cocofun_51'
	.calls	'IfxScuCcu_getMaxFrequency','.cocofun_57'
	.calls	'IfxScuCcu_getModuleFrequency','.cocofun_47'
	.calls	'IfxScuCcu_getPllErayFrequency','.cocofun_47'
	.calls	'IfxScuCcu_getPllErayFrequency','.cocofun_49'
	.calls	'IfxScuCcu_getPllErayFrequency','.cocofun_50'
	.calls	'IfxScuCcu_getPllErayVcoFrequency','.cocofun_49'
	.calls	'IfxScuCcu_getPllErayVcoFrequency','.cocofun_50'
	.calls	'IfxScuCcu_getPllFrequency','.cocofun_47'
	.calls	'IfxScuCcu_getPllFrequency','.cocofun_50'
	.calls	'IfxScuCcu_getPllFrequency','.cocofun_54'
	.calls	'IfxScuCcu_getPllVcoFrequency','.cocofun_54'
	.calls	'IfxScuCcu_getPllVcoFrequency','.cocofun_50'
	.calls	'IfxScuCcu_getSpbFrequency','.cocofun_51'
	.calls	'IfxScuCcu_getSpbFrequency','.cocofun_57'
	.calls	'IfxScuCcu_getSriFrequency','.cocofun_57'
	.calls	'IfxScuCcu_init','.cocofun_58'
	.calls	'IfxScuCcu_init','.cocofun_52'
	.calls	'IfxScuCcu_init','.cocofun_62'
	.calls	'IfxScuCcu_init','.cocofun_55'
	.calls	'IfxScuCcu_init','.cocofun_53'
	.calls	'IfxScuCcu_init','.cocofun_59'
	.calls	'.cocofun_52','.cocofun_62'
	.calls	'IfxScuCcu_initErayPll','.cocofun_58'
	.calls	'IfxScuCcu_initErayPll','.cocofun_53'
	.calls	'IfxScuCcu_initErayPll','.cocofun_59'
	.calls	'IfxScuCcu_isOscillatorStable','.cocofun_53'
	.calls	'IfxScuCcu_setGtmFrequency','.cocofun_48'
	.calls	'IfxScuCcu_setGtmFrequency','.cocofun_47'
	.calls	'IfxScuCcu_setPll2ErayFrequency','.cocofun_56'
	.calls	'IfxScuCcu_setPll2ErayFrequency','.cocofun_47'
	.calls	'IfxScuCcu_setPll2Frequency','.cocofun_56'
	.calls	'IfxScuCcu_setPll2Frequency','.cocofun_47'
	.calls	'IfxScuCcu_setSpbFrequency','.cocofun_60'
	.calls	'IfxScuCcu_setSpbFrequency','.cocofun_61'
	.calls	'IfxScuCcu_setSriFrequency','.cocofun_48'
	.calls	'IfxScuCcu_setSriFrequency','.cocofun_60'
	.calls	'IfxScuCcu_setSriFrequency','.cocofun_61'
	.calls	'IfxScuCcu_switchToBackupClock','.cocofun_52'
	.calls	'IfxScuCcu_switchToBackupClock','.cocofun_62'
	.calls	'IfxScuCcu_switchToBackupClock','.cocofun_59'
	.calls	'IfxScuCcu_calculateSysPllDividers','',24
	.calls	'IfxScuCcu_getBaud1Frequency','',0
	.calls	'.cocofun_47','',0
	.calls	'IfxScuCcu_getBaud2Frequency','',0
	.calls	'IfxScuCcu_getBbbFrequency','',0
	.calls	'.cocofun_57','',0
	.calls	'.cocofun_51','',0
	.calls	'IfxScuCcu_getCpuFrequency','',0
	.calls	'IfxScuCcu_getFsi2Frequency','',0
	.calls	'IfxScuCcu_getFsiFrequency','',0
	.calls	'IfxScuCcu_getMaxFrequency','',0
	.calls	'IfxScuCcu_getModuleFrequency','',0
	.calls	'IfxScuCcu_getOsc0Frequency','',0
	.calls	'IfxScuCcu_getOscFrequency','',0
	.calls	'IfxScuCcu_getPllErayFrequency','',0
	.calls	'.cocofun_50','',0
	.calls	'.cocofun_49','',0
	.calls	'IfxScuCcu_getPllErayVcoFrequency','',0
	.calls	'IfxScuCcu_getPllFrequency','',0
	.calls	'.cocofun_54','',0
	.calls	'IfxScuCcu_getPllVcoFrequency','',0
	.calls	'IfxScuCcu_getSourceFrequency','',0
	.calls	'IfxScuCcu_getSpbFrequency','',0
	.calls	'IfxScuCcu_getSriFrequency','',0
	.calls	'IfxScuCcu_init','',16
	.calls	'.cocofun_62','',0
	.calls	'.cocofun_59','',0
	.calls	'.cocofun_58','',0
	.calls	'.cocofun_55','',0
	.calls	'.cocofun_53','',0
	.calls	'.cocofun_52','',0
	.calls	'IfxScuCcu_initConfig','',0
	.calls	'IfxScuCcu_initErayPll','',8
	.calls	'IfxScuCcu_initErayPllConfig','',0
	.calls	'IfxScuCcu_isOscillatorStable','',0
	.calls	'IfxScuCcu_setCpuFrequency','',0
	.calls	'IfxScuCcu_setGtmFrequency','',0
	.calls	'.cocofun_48','',0
	.calls	'IfxScuCcu_setPll2ErayFrequency','',0
	.calls	'.cocofun_56','',0
	.calls	'IfxScuCcu_setPll2Frequency','',0
	.calls	'IfxScuCcu_setSpbFrequency','',0
	.calls	'.cocofun_61','',0
	.calls	'.cocofun_60','',0
	.calls	'IfxScuCcu_setSriFrequency','',0
	.calls	'IfxScuCcu_switchToBackupClock','',0
	.extern	IfxScuWdt_clearCpuEndinit
	.extern	IfxScuWdt_clearSafetyEndinit
	.extern	IfxScuWdt_setCpuEndinit
	.extern	IfxScuWdt_setSafetyEndinit
	.extern	IfxScuWdt_getCpuWatchdogPassword
	.extern	IfxScuWdt_getSafetyWatchdogPassword
	.extern	__ll_mul64
	.extern	__INDIRECT__
	.calls	'IfxScuCcu_wait','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L281:
	.word	77440
	.half	3
	.word	.L282
	.byte	4
.L280:
	.byte	1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L283
	.byte	2
	.byte	'unsigned int',0,4,7
.L704:
	.byte	2
	.byte	'int',0,4,5
.L625:
	.byte	2
	.byte	'unsigned char',0,1,8
.L587:
	.byte	2
	.byte	'unsigned short int',0,2,7,3
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,2,239,8,16,4,4
	.byte	'ENDINIT',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'PW',0,2
	.word	193
	.byte	14,0,2,35,0,4
	.byte	'REL',0,2
	.word	193
	.byte	16,0,2,35,2,0,5,2,130,17,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	215
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,2,248,8,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	2,6,2,35,0,4
	.byte	'IR0',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'DR',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'reserved_4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'IR1',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'UR',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'PAR',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'TCR',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'TCTR',0,1
	.word	176
	.byte	7,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,5,2,141,17,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	351
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,2,135,9,16,4,4
	.byte	'AE',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'OE',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'IS0',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'DS',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'TO',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'IS1',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'US',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'PAS',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'TCS',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'TCT',0,1
	.word	176
	.byte	7,0,2,35,1,4
	.byte	'TIM',0,2
	.word	193
	.byte	16,0,2,35,2,0,5,2,152,17,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	595
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_SCU_WDTCPU',0,2,204,17,25,12,6
	.byte	'CON0',0
	.word	311
	.byte	4,2,35,0,6
	.byte	'CON1',0
	.word	555
	.byte	4,2,35,4,6
	.byte	'SR',0
	.word	786
	.byte	4,2,35,8,0,7
	.word	826
	.byte	8
	.word	889
	.byte	9
	.byte	'IfxScuWdt_clearCpuEndinitInline',0,3,1,130,3,17,1,1,10
	.byte	'watchdog',0,1,130,3,65
	.word	894
	.byte	10
	.byte	'password',0,1,130,3,82
	.word	193
	.byte	11,0,9
	.byte	'IfxScuWdt_setCpuEndinitInline',0,3,1,222,3,17,1,1,10
	.byte	'watchdog',0,1,222,3,63
	.word	894
	.byte	10
	.byte	'password',0,1,222,3,80
	.word	193
	.byte	11,0,12
	.byte	'IfxScuWdt_getCpuWatchdogPasswordInline',0,3,1,187,3,19
	.word	193
	.byte	1,1,10
	.byte	'watchdog',0,1,187,3,74
	.word	894
	.byte	11,0,9
	.byte	'__stopPerfCounters',0,3,3,217,1,17,1,1,11,0
.L643:
	.byte	2
	.byte	'unsigned long long int',0,8,7,13
	.byte	'void',0,8
	.word	1179
	.byte	12
	.byte	'__ld64',0,3,4,110,19
	.word	1153
	.byte	1,1,10
	.byte	'addr',0,4,110,32
	.word	1185
	.byte	11,0,9
	.byte	'__st64',0,3,4,118,17,1,1,10
	.byte	'addr',0,4,118,30
	.word	1185
	.byte	10
	.byte	'value',0,4,118,43
	.word	1153
	.byte	11,0
.L584:
	.byte	14,6,83,9,1,15
	.byte	'IfxCpu_ResourceCpu_0',0,0,15
	.byte	'IfxCpu_ResourceCpu_1',0,1,15
	.byte	'IfxCpu_ResourceCpu_2',0,2,15
	.byte	'IfxCpu_ResourceCpu_none',0,3,0,12
	.byte	'IfxCpu_getCoreIndex',0,3,5,170,5,31
	.word	1266
	.byte	1,1,11,0,12
	.byte	'IfxCpu_areInterruptsEnabled',0,3,5,185,4,20
	.word	176
	.byte	1,1,11,0
.L544:
	.byte	2
	.byte	'unsigned long int',0,4,7,12
	.byte	'IfxCpu_getPerformanceCounter',0,3,5,190,5,19
	.word	1443
	.byte	1,1,10
	.byte	'address',0,5,190,5,55
	.word	1443
	.byte	11,0,12
	.byte	'IfxCpu_getPerformanceCounterStickyOverflow',0,3,5,198,5,20
	.word	176
	.byte	1,1,10
	.byte	'address',0,5,198,5,70
	.word	1443
	.byte	11,0,9
	.byte	'IfxCpu_updatePerformanceCounter',0,3,5,153,7,17,1,1,10
	.byte	'address',0,5,153,7,56
	.word	1443
	.byte	10
	.byte	'count',0,5,153,7,72
	.word	1443
	.byte	11,0,3
	.byte	'_Ifx_P_OUT_Bits',0,8,143,3,16,4,4
	.byte	'P0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'P1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'P2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'P3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'P4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'P5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'P6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'P7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'P8',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'P9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'P10',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'P11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'P12',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'P13',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'P14',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'P15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,5,8,250,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	1672
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_OMR_Bits',0,8,169,2,16,4,4
	.byte	'PS0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'PS1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'PS2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'PS3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'PS4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'PS5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'PS6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'PS7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'PS8',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'PS9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'PS10',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'PS11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'PS12',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'PS13',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'PS14',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'PS15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'PCL0',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'PCL1',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'PCL2',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'PCL3',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'PCL4',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'PCL5',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'PCL6',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'PCL7',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'PCL8',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'PCL9',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'PCL10',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'PCL11',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'PCL12',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'PCL13',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'PCL14',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'PCL15',0,1
	.word	176
	.byte	1,0,2,35,3,0,5,8,184,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	1988
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_ID_Bits',0,8,110,16,4,4
	.byte	'MODREV',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'MODTYPE',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'MODNUMBER',0,2
	.word	193
	.byte	16,0,2,35,2,0,5,8,156,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	2559
	.byte	4,2,35,0,0,16,4
	.word	176
	.byte	17,3,0,3
	.byte	'_Ifx_P_IOCR0_Bits',0,8,140,1,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	3,5,2,35,0,4
	.byte	'PC0',0,1
	.word	176
	.byte	5,0,2,35,0,4
	.byte	'reserved_8',0,1
	.word	176
	.byte	3,5,2,35,1,4
	.byte	'PC1',0,1
	.word	176
	.byte	5,0,2,35,1,4
	.byte	'reserved_16',0,1
	.word	176
	.byte	3,5,2,35,2,4
	.byte	'PC2',0,1
	.word	176
	.byte	5,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	3,5,2,35,3,4
	.byte	'PC3',0,1
	.word	176
	.byte	5,0,2,35,3,0,5,8,178,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	2687
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_IOCR4_Bits',0,8,166,1,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	3,5,2,35,0,4
	.byte	'PC4',0,1
	.word	176
	.byte	5,0,2,35,0,4
	.byte	'reserved_8',0,1
	.word	176
	.byte	3,5,2,35,1,4
	.byte	'PC5',0,1
	.word	176
	.byte	5,0,2,35,1,4
	.byte	'reserved_16',0,1
	.word	176
	.byte	3,5,2,35,2,4
	.byte	'PC6',0,1
	.word	176
	.byte	5,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	3,5,2,35,3,4
	.byte	'PC7',0,1
	.word	176
	.byte	5,0,2,35,3,0,5,8,200,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	2902
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_IOCR8_Bits',0,8,179,1,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	3,5,2,35,0,4
	.byte	'PC8',0,1
	.word	176
	.byte	5,0,2,35,0,4
	.byte	'reserved_8',0,1
	.word	176
	.byte	3,5,2,35,1,4
	.byte	'PC9',0,1
	.word	176
	.byte	5,0,2,35,1,4
	.byte	'reserved_16',0,1
	.word	176
	.byte	3,5,2,35,2,4
	.byte	'PC10',0,1
	.word	176
	.byte	5,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	3,5,2,35,3,4
	.byte	'PC11',0,1
	.word	176
	.byte	5,0,2,35,3,0,5,8,211,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	3117
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_IOCR12_Bits',0,8,153,1,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	3,5,2,35,0,4
	.byte	'PC12',0,1
	.word	176
	.byte	5,0,2,35,0,4
	.byte	'reserved_8',0,1
	.word	176
	.byte	3,5,2,35,1,4
	.byte	'PC13',0,1
	.word	176
	.byte	5,0,2,35,1,4
	.byte	'reserved_16',0,1
	.word	176
	.byte	3,5,2,35,2,4
	.byte	'PC14',0,1
	.word	176
	.byte	5,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	3,5,2,35,3,4
	.byte	'PC15',0,1
	.word	176
	.byte	5,0,2,35,3,0,5,8,189,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	3334
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_IN_Bits',0,8,118,16,4,4
	.byte	'P0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'P1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'P2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'P3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'P4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'P5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'P6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'P7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'P8',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'P9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'P10',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'P11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'P12',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'P13',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'P14',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'P15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,5,8,167,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	3554
	.byte	4,2,35,0,0,16,24
	.word	176
	.byte	17,23,0,3
	.byte	'_Ifx_P_PDR0_Bits',0,8,204,3,16,4,4
	.byte	'PD0',0,1
	.word	176
	.byte	3,5,2,35,0,4
	.byte	'PL0',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'PD1',0,1
	.word	176
	.byte	3,1,2,35,0,4
	.byte	'PL1',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'PD2',0,1
	.word	176
	.byte	3,5,2,35,1,4
	.byte	'PL2',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'PD3',0,1
	.word	176
	.byte	3,1,2,35,1,4
	.byte	'PL3',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'PD4',0,1
	.word	176
	.byte	3,5,2,35,2,4
	.byte	'PL4',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'PD5',0,1
	.word	176
	.byte	3,1,2,35,2,4
	.byte	'PL5',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'PD6',0,1
	.word	176
	.byte	3,5,2,35,3,4
	.byte	'PL6',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'PD7',0,1
	.word	176
	.byte	3,1,2,35,3,4
	.byte	'PL7',0,1
	.word	176
	.byte	1,0,2,35,3,0,5,8,155,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	3877
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_PDR1_Bits',0,8,225,3,16,4,4
	.byte	'PD8',0,1
	.word	176
	.byte	3,5,2,35,0,4
	.byte	'PL8',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'PD9',0,1
	.word	176
	.byte	3,1,2,35,0,4
	.byte	'PL9',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'PD10',0,1
	.word	176
	.byte	3,5,2,35,1,4
	.byte	'PL10',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'PD11',0,1
	.word	176
	.byte	3,1,2,35,1,4
	.byte	'PL11',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'PD12',0,1
	.word	176
	.byte	3,5,2,35,2,4
	.byte	'PL12',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'PD13',0,1
	.word	176
	.byte	3,1,2,35,2,4
	.byte	'PL13',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'PD14',0,1
	.word	176
	.byte	3,5,2,35,3,4
	.byte	'PL14',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'PD15',0,1
	.word	176
	.byte	3,1,2,35,3,4
	.byte	'PL15',0,1
	.word	176
	.byte	1,0,2,35,3,0,5,8,166,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	4181
	.byte	4,2,35,0,0,16,8
	.word	176
	.byte	17,7,0,3
	.byte	'_Ifx_P_ESR_Bits',0,8,88,16,4,4
	.byte	'EN0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'EN1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'EN2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'EN3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'EN4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'EN5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'EN6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'EN7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'EN8',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'EN9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'EN10',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'EN11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'EN12',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'EN13',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'EN14',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'EN15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,5,8,145,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	4506
	.byte	4,2,35,0,0,16,12
	.word	176
	.byte	17,11,0,3
	.byte	'_Ifx_P_PDISC_Bits',0,8,182,3,16,4,4
	.byte	'PDIS0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'PDIS1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'PDIS2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'PDIS3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'PDIS4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'PDIS5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'PDIS6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'PDIS7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'PDIS8',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'PDIS9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'PDIS10',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'PDIS11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'PDIS12',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'PDIS13',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'PDIS14',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'PDIS15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,5,8,144,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	4846
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_PCSR_Bits',0,8,165,3,16,4,4
	.byte	'SEL0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'SEL1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'SEL2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'SEL3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'SEL4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'SEL5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'SEL6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'reserved_7',0,2
	.word	193
	.byte	3,6,2,35,0,4
	.byte	'SEL10',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'SEL11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'reserved_12',0,4
	.word	153
	.byte	19,1,2,35,0,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,5,8,133,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	5212
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_OMSR0_Bits',0,8,206,2,16,4,4
	.byte	'PS0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'PS1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'PS2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'PS3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'reserved_4',0,4
	.word	153
	.byte	28,0,2,35,0,0,5,8,206,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	5482
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_OMSR4_Bits',0,8,227,2,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	4,4,2,35,0,4
	.byte	'PS4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'PS5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'PS6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'PS7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'reserved_8',0,4
	.word	153
	.byte	24,0,2,35,0,0,5,8,228,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	5629
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_OMSR8_Bits',0,8,238,2,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'PS8',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'PS9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'PS10',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'PS11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'reserved_12',0,4
	.word	153
	.byte	20,0,2,35,0,0,5,8,239,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	5798
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_OMSR12_Bits',0,8,216,2,16,4,4
	.byte	'reserved_0',0,2
	.word	193
	.byte	12,4,2,35,0,4
	.byte	'PS12',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'PS13',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'PS14',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'PS15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,5,8,217,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	5970
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_OMCR0_Bits',0,8,232,1,16,4,4
	.byte	'reserved_0',0,2
	.word	193
	.byte	16,0,2,35,0,4
	.byte	'PCL0',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'PCL1',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'PCL2',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'PCL3',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'reserved_20',0,2
	.word	193
	.byte	12,0,2,35,2,0,5,8,140,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	6145
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_OMCR4_Bits',0,8,253,1,16,4,4
	.byte	'reserved_0',0,4
	.word	153
	.byte	20,12,2,35,0,4
	.byte	'PCL4',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'PCL5',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'PCL6',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'PCL7',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	8,0,2,35,3,0,5,8,162,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	6319
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_OMCR8_Bits',0,8,136,2,16,4,4
	.byte	'reserved_0',0,4
	.word	153
	.byte	24,8,2,35,0,4
	.byte	'PCL8',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'PCL9',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'PCL10',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'PCL11',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'reserved_28',0,1
	.word	176
	.byte	4,0,2,35,3,0,5,8,173,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	6493
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_OMCR12_Bits',0,8,243,1,16,4,4
	.byte	'reserved_0',0,4
	.word	153
	.byte	28,4,2,35,0,4
	.byte	'PCL12',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'PCL13',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'PCL14',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'PCL15',0,1
	.word	176
	.byte	1,0,2,35,3,0,5,8,151,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	6669
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_OMSR_Bits',0,8,249,2,16,4,4
	.byte	'PS0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'PS1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'PS2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'PS3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'PS4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'PS5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'PS6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'PS7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'PS8',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'PS9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'PS10',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'PS11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'PS12',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'PS13',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'PS14',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'PS15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,5,8,195,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	6825
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_OMCR_Bits',0,8,147,2,16,4,4
	.byte	'reserved_0',0,2
	.word	193
	.byte	16,0,2,35,0,4
	.byte	'PCL0',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'PCL1',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'PCL2',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'PCL3',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'PCL4',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'PCL5',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'PCL6',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'PCL7',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'PCL8',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'PCL9',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'PCL10',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'PCL11',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'PCL12',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'PCL13',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'PCL14',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'PCL15',0,1
	.word	176
	.byte	1,0,2,35,3,0,5,8,129,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	7158
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_LPCR0_Bits',0,8,192,1,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'PS1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,4
	.word	153
	.byte	30,0,2,35,0,0,5,8,222,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	7506
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_LPCR1_Bits',0,8,200,1,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'PS1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,4
	.word	153
	.byte	30,0,2,35,0,0,3
	.byte	'_Ifx_P_LPCR1_P21_Bits',0,8,208,1,16,4,4
	.byte	'RDIS_CTRL',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'RX_DIS',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'TERM',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'LRXTERM',0,1
	.word	176
	.byte	5,0,2,35,0,4
	.byte	'reserved_8',0,4
	.word	153
	.byte	24,0,2,35,0,0,5,8,233,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	7630
	.byte	4,2,35,0,6
	.byte	'B_P21',0
	.word	7714
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_LPCR2_Bits',0,8,218,1,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'LVDSR',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'LVDSRL',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'reserved_10',0,1
	.word	176
	.byte	2,4,2,35,1,4
	.byte	'TDIS_CTRL',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'TX_DIS',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'TX_PD',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'TX_PWDPD',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,5,8,246,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	7894
	.byte	4,2,35,0,0,16,76
	.word	176
	.byte	17,75,0,3
	.byte	'_Ifx_P_ACCEN1_Bits',0,8,82,16,4,4
	.byte	'reserved_0',0,4
	.word	153
	.byte	32,0,2,35,0,0,5,8,134,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	8147
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P_ACCEN0_Bits',0,8,45,16,4,4
	.byte	'EN0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'EN1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'EN2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'EN3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'EN4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'EN5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'EN6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'EN7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'EN8',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'EN9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'EN10',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'EN11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'EN12',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'EN13',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'EN14',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'EN15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'EN16',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'EN17',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'EN18',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'EN19',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'EN20',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'EN21',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'EN22',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'EN23',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'EN24',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'EN25',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'EN26',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'EN27',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'EN28',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'EN29',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'EN30',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'EN31',0,1
	.word	176
	.byte	1,0,2,35,3,0,5,8,251,3,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	8234
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_P',0,8,185,6,25,128,2,6
	.byte	'OUT',0
	.word	1948
	.byte	4,2,35,0,6
	.byte	'OMR',0
	.word	2519
	.byte	4,2,35,4,6
	.byte	'ID',0
	.word	2638
	.byte	4,2,35,8,6
	.byte	'reserved_C',0
	.word	2678
	.byte	4,2,35,12,6
	.byte	'IOCR0',0
	.word	2862
	.byte	4,2,35,16,6
	.byte	'IOCR4',0
	.word	3077
	.byte	4,2,35,20,6
	.byte	'IOCR8',0
	.word	3294
	.byte	4,2,35,24,6
	.byte	'IOCR12',0
	.word	3514
	.byte	4,2,35,28,6
	.byte	'reserved_20',0
	.word	2678
	.byte	4,2,35,32,6
	.byte	'IN',0
	.word	3828
	.byte	4,2,35,36,6
	.byte	'reserved_28',0
	.word	3868
	.byte	24,2,35,40,6
	.byte	'PDR0',0
	.word	4141
	.byte	4,2,35,64,6
	.byte	'PDR1',0
	.word	4457
	.byte	4,2,35,68,6
	.byte	'reserved_48',0
	.word	4497
	.byte	8,2,35,72,6
	.byte	'ESR',0
	.word	4797
	.byte	4,2,35,80,6
	.byte	'reserved_54',0
	.word	4837
	.byte	12,2,35,84,6
	.byte	'PDISC',0
	.word	5172
	.byte	4,2,35,96,6
	.byte	'PCSR',0
	.word	5442
	.byte	4,2,35,100,6
	.byte	'reserved_68',0
	.word	4497
	.byte	8,2,35,104,6
	.byte	'OMSR0',0
	.word	5589
	.byte	4,2,35,112,6
	.byte	'OMSR4',0
	.word	5758
	.byte	4,2,35,116,6
	.byte	'OMSR8',0
	.word	5930
	.byte	4,2,35,120,6
	.byte	'OMSR12',0
	.word	6105
	.byte	4,2,35,124,6
	.byte	'OMCR0',0
	.word	6279
	.byte	4,3,35,128,1,6
	.byte	'OMCR4',0
	.word	6453
	.byte	4,3,35,132,1,6
	.byte	'OMCR8',0
	.word	6629
	.byte	4,3,35,136,1,6
	.byte	'OMCR12',0
	.word	6785
	.byte	4,3,35,140,1,6
	.byte	'OMSR',0
	.word	7118
	.byte	4,3,35,144,1,6
	.byte	'OMCR',0
	.word	7466
	.byte	4,3,35,148,1,6
	.byte	'reserved_98',0
	.word	4497
	.byte	8,3,35,152,1,6
	.byte	'LPCR0',0
	.word	7590
	.byte	4,3,35,160,1,6
	.byte	'LPCR1',0
	.word	7839
	.byte	4,3,35,164,1,6
	.byte	'LPCR2',0
	.word	8098
	.byte	4,3,35,168,1,6
	.byte	'reserved_A4',0
	.word	8138
	.byte	76,3,35,172,1,6
	.byte	'ACCEN1',0
	.word	8194
	.byte	4,3,35,248,1,6
	.byte	'ACCEN0',0
	.word	8761
	.byte	4,3,35,252,1,0,7
	.word	8801
	.byte	8
	.word	9404
	.byte	14,7,152,1,9,4,15
	.byte	'IfxPort_State_notChanged',0,0,15
	.byte	'IfxPort_State_high',0,1,15
	.byte	'IfxPort_State_low',0,128,128,4,15
	.byte	'IfxPort_State_toggled',0,129,128,4,0,9
	.byte	'IfxPort_setPinState',0,3,7,182,4,17,1,1,10
	.byte	'port',0,7,182,4,44
	.word	9409
	.byte	10
	.byte	'pinIndex',0,7,182,4,56
	.word	176
	.byte	10
	.byte	'action',0,7,182,4,80
	.word	9414
	.byte	11,0
.L527:
	.byte	2
	.byte	'float',0,4,4
.L596:
	.byte	12
	.byte	'IfxScuCcu_getPll2ErayFrequency',0,3,9,181,8,20
	.word	9595
	.byte	1,1
.L599:
	.byte	11,0
.L605:
	.byte	12
	.byte	'IfxScuCcu_getPll2Frequency',0,3,9,191,8,20
	.word	9595
	.byte	1,1
.L608:
	.byte	11,0
.L727:
	.byte	12
	.byte	'IfxScuCcu_getStmFrequency',0,3,9,206,8,20
	.word	9595
	.byte	1,1
.L730:
	.byte	11,0
.L714:
	.byte	12
	.byte	'IfxScuCcu_getGtmFrequency',0,3,9,175,8,20
	.word	9595
	.byte	1,1
.L717:
	.byte	11,0,18
	.word	169
	.byte	19
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,20
	.word	9770
	.byte	0,7
	.word	153
	.byte	8
	.word	153
	.byte	21
	.byte	'__cmpswapw',0
	.word	9812
	.byte	1,1,1,1,22
	.byte	'p',0
	.word	9817
	.byte	22
	.byte	'value',0
	.word	153
	.byte	22
	.byte	'compare',0
	.word	153
	.byte	0,21
	.byte	'__maxu',0
	.word	153
	.byte	1,1,1,1,20
	.word	153
	.byte	20
	.word	153
	.byte	0,23
	.word	899
	.byte	24
	.word	939
	.byte	24
	.word	957
	.byte	11,0,23
	.word	977
	.byte	24
	.word	1015
	.byte	24
	.word	1033
	.byte	11,0,25
	.byte	'IfxScuWdt_clearCpuEndinit',0,1,187,1,17,1,1,1,1,10
	.byte	'password',0,1,187,1,50
	.word	193
	.byte	0,25
	.byte	'IfxScuWdt_clearSafetyEndinit',0,1,199,1,17,1,1,1,1,10
	.byte	'password',0,1,199,1,53
	.word	193
	.byte	0,25
	.byte	'IfxScuWdt_setCpuEndinit',0,1,209,1,17,1,1,1,1,10
	.byte	'password',0,1,209,1,48
	.word	193
	.byte	0,25
	.byte	'IfxScuWdt_setSafetyEndinit',0,1,219,1,17,1,1,1,1,10
	.byte	'password',0,1,219,1,51
	.word	193
	.byte	0,23
	.word	1053
	.byte	24
	.word	1104
	.byte	11,0,26
	.byte	'IfxScuWdt_getCpuWatchdogPassword',0,1,221,2,19
	.word	193
	.byte	1,1,1,1,26
	.byte	'IfxScuWdt_getSafetyWatchdogPassword',0,1,230,2,19
	.word	193
	.byte	1,1,1,1,23
	.word	1124
	.byte	11,0,23
	.word	1190
	.byte	24
	.word	1208
	.byte	11,0,23
	.word	1223
	.byte	24
	.word	1237
	.byte	24
	.word	1250
	.byte	11,0,23
	.word	1367
	.byte	11,0,23
	.word	1401
	.byte	11,0,23
	.word	1464
	.byte	24
	.word	1505
	.byte	11,0,23
	.word	1524
	.byte	24
	.word	1579
	.byte	11,0,23
	.word	1598
	.byte	24
	.word	1638
	.byte	24
	.word	1655
	.byte	11,0,23
	.word	9517
	.byte	24
	.word	9545
	.byte	24
	.word	9559
	.byte	24
	.word	9577
	.byte	11,0,23
	.word	9604
	.byte	11,0,23
	.word	9649
	.byte	11,0,23
	.word	9690
	.byte	11,0,3
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,2,97,16,4,4
	.byte	'BAUD1DIV',0,1
	.word	176
	.byte	4,4,2,35,0,4
	.byte	'BAUD2DIV',0,1
	.word	176
	.byte	4,0,2,35,0,4
	.byte	'SRIDIV',0,1
	.word	176
	.byte	4,4,2,35,1,4
	.byte	'LPDIV',0,1
	.word	176
	.byte	4,0,2,35,1,4
	.byte	'SPBDIV',0,1
	.word	176
	.byte	4,4,2,35,2,4
	.byte	'FSI2DIV',0,1
	.word	176
	.byte	2,2,2,35,2,4
	.byte	'reserved_22',0,1
	.word	176
	.byte	2,0,2,35,2,4
	.byte	'FSIDIV',0,1
	.word	176
	.byte	2,6,2,35,3,4
	.byte	'ADCCLKSEL',0,1
	.word	176
	.byte	2,4,2,35,3,4
	.byte	'CLKSEL',0,1
	.word	176
	.byte	2,2,2,35,3,4
	.byte	'UP',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0
.L531:
	.byte	5,2,230,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	10394
	.byte	4,2,35,0,0
.L541:
	.byte	18
	.word	1266
	.byte	3
	.byte	'_Ifx_SCU_FDR_Bits',0,2,189,4,16,4,4
	.byte	'STEP',0,2
	.word	193
	.byte	10,6,2,35,0,4
	.byte	'reserved_10',0,1
	.word	176
	.byte	4,2,2,35,1,4
	.byte	'DM',0,1
	.word	176
	.byte	2,0,2,35,1,4
	.byte	'RESULT',0,2
	.word	193
	.byte	10,6,2,35,2,4
	.byte	'reserved_26',0,1
	.word	176
	.byte	5,1,2,35,3,4
	.byte	'DISCLK',0,1
	.word	176
	.byte	1,0,2,35,3,0
.L558:
	.byte	5,2,169,13,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	10688
	.byte	4,2,35,0,0,27,1,1,8
	.word	10865
	.byte	28
	.byte	'IfxScuCcu_PllStepsFunctionHook',0,9,129,1,16
	.word	10868
	.byte	29,9,216,5,9,12,6
	.byte	'k2Step',0
	.word	176
	.byte	1,2,35,0,6
	.byte	'waitTime',0
	.word	9595
	.byte	4,2,35,2,6
	.byte	'hookFunction',0
	.word	10873
	.byte	4,2,35,8,0,8
	.word	10913
	.byte	29,9,206,5,9,8,6
	.byte	'pDivider',0
	.word	176
	.byte	1,2,35,0,6
	.byte	'nDivider',0
	.word	176
	.byte	1,2,35,1,6
	.byte	'k2Initial',0
	.word	176
	.byte	1,2,35,2,6
	.byte	'waitTime',0
	.word	9595
	.byte	4,2,35,4,0,29,9,251,5,9,16,6
	.byte	'numOfPllDividerSteps',0
	.word	176
	.byte	1,2,35,0,6
	.byte	'pllDividerStep',0
	.word	10976
	.byte	4,2,35,4,6
	.byte	'pllInitialStep',0
	.word	10981
	.byte	8,2,35,8,0,29,9,197,5,9,8,6
	.byte	'value',0
	.word	1443
	.byte	4,2,35,0,6
	.byte	'mask',0
	.word	1443
	.byte	4,2,35,4,0,29,9,229,5,9,56,6
	.byte	'ccucon0',0
	.word	11146
	.byte	8,2,35,0,6
	.byte	'ccucon1',0
	.word	11146
	.byte	8,2,35,8,6
	.byte	'ccucon2',0
	.word	11146
	.byte	8,2,35,16,6
	.byte	'ccucon5',0
	.word	11146
	.byte	8,2,35,24,6
	.byte	'ccucon6',0
	.word	11146
	.byte	8,2,35,32,6
	.byte	'ccucon7',0
	.word	11146
	.byte	8,2,35,40,6
	.byte	'ccucon8',0
	.word	11146
	.byte	8,2,35,48,0,29,9,242,5,9,8,6
	.byte	'value',0
	.word	1443
	.byte	4,2,35,0,6
	.byte	'mask',0
	.word	1443
	.byte	4,2,35,4,0,29,9,136,6,9,84,6
	.byte	'sysPll',0
	.word	11061
	.byte	16,2,35,0,6
	.byte	'clockDistribution',0
	.word	11182
	.byte	56,2,35,16,6
	.byte	'flashFconWaitStateConfig',0
	.word	11308
	.byte	8,2,35,72,6
	.byte	'xtalFrequency',0
	.word	1443
	.byte	4,2,35,80,0
.L627:
	.byte	8
	.word	11344
	.byte	8
	.word	10865
	.byte	18
	.word	11344
.L647:
	.byte	8
	.word	11461
	.byte	3
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,2,114,16,4,4
	.byte	'CANDIV',0,1
	.word	176
	.byte	4,4,2,35,0,4
	.byte	'ERAYDIV',0,1
	.word	176
	.byte	4,0,2,35,0,4
	.byte	'STMDIV',0,1
	.word	176
	.byte	4,4,2,35,1,4
	.byte	'GTMDIV',0,1
	.word	176
	.byte	4,0,2,35,1,4
	.byte	'ETHDIV',0,1
	.word	176
	.byte	4,4,2,35,2,4
	.byte	'ASCLINFDIV',0,1
	.word	176
	.byte	4,0,2,35,2,4
	.byte	'ASCLINSDIV',0,1
	.word	176
	.byte	4,4,2,35,3,4
	.byte	'INSEL',0,1
	.word	176
	.byte	2,2,2,35,3,4
	.byte	'UP',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0
.L661:
	.byte	5,2,241,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	11471
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,2,129,1,16,4,4
	.byte	'BBBDIV',0,1
	.word	176
	.byte	4,4,2,35,0,4
	.byte	'reserved_4',0,4
	.word	153
	.byte	26,2,2,35,0,4
	.byte	'UP',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0
.L665:
	.byte	5,2,252,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	11720
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,2,168,1,16,4,4
	.byte	'MAXDIV',0,1
	.word	176
	.byte	4,4,2,35,0,4
	.byte	'reserved_4',0,4
	.word	153
	.byte	26,2,2,35,0,4
	.byte	'UP',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0
.L672:
	.byte	5,2,157,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	11858
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,2,177,1,16,4,4
	.byte	'CPU0DIV',0,1
	.word	176
	.byte	6,2,2,35,0,4
	.byte	'reserved_6',0,4
	.word	153
	.byte	26,0,2,35,0,0
.L675:
	.byte	5,2,168,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	11996
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,2,184,1,16,4,4
	.byte	'CPU1DIV',0,1
	.word	176
	.byte	6,2,2,35,0,4
	.byte	'reserved_6',0,4
	.word	153
	.byte	26,0,2,35,0,0
.L678:
	.byte	5,2,179,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	12106
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,2,191,1,16,4,4
	.byte	'CPU2DIV',0,1
	.word	176
	.byte	6,2,2,35,0,4
	.byte	'reserved_6',0,4
	.word	153
	.byte	26,0,2,35,0,0
.L681:
	.byte	5,2,190,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	12216
	.byte	4,2,35,0,0,3
	.byte	'_Ifx_FLASH_FCON_Bits',0,10,174,1,16,4,4
	.byte	'WSPFLASH',0,1
	.word	176
	.byte	4,4,2,35,0,4
	.byte	'WSECPF',0,1
	.word	176
	.byte	2,2,2,35,0,4
	.byte	'WSDFLASH',0,2
	.word	193
	.byte	6,4,2,35,0,4
	.byte	'WSECDF',0,1
	.word	176
	.byte	3,1,2,35,1,4
	.byte	'IDLE',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'ESLDIS',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'SLEEP',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'NSAFECC',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'STALL',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'RES21',0,1
	.word	176
	.byte	2,2,2,35,2,4
	.byte	'RES23',0,1
	.word	176
	.byte	2,0,2,35,2,4
	.byte	'VOPERM',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'SQERM',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'PROERM',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'reserved_27',0,1
	.word	176
	.byte	3,2,2,35,3,4
	.byte	'PR5V',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'EOBM',0,1
	.word	176
	.byte	1,0,2,35,3,0
.L685:
	.byte	5,10,222,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	12326
	.byte	4,2,35,0,0,29,9,146,6,9,8,6
	.byte	'pllInitialStep',0
	.word	10981
	.byte	8,2,35,0,0,18
	.word	12699
.L690:
	.byte	8
	.word	12730
.L698:
	.byte	8
	.word	12699
	.byte	23
	.word	9730
	.byte	11,0
.L719:
	.byte	2
	.byte	'long int',0,4,5,30
	.byte	'__INDIRECT__',0,11,1,1,1,1,1,2
	.byte	'short int',0,2,5,28
	.byte	'__wchar_t',0,11,1,1
	.word	12784
	.byte	28
	.byte	'__size_t',0,11,1,1
	.word	153
	.byte	28
	.byte	'__ptrdiff_t',0,11,1,1
	.word	169
	.byte	31,1,8
	.word	12852
	.byte	28
	.byte	'__codeptr',0,11,1,1
	.word	12854
	.byte	14,12,131,11,9,1,15
	.byte	'IfxScu_CCUCON0_CLKSEL_fBack',0,0,15
	.byte	'IfxScu_CCUCON0_CLKSEL_fPll',0,1,0,28
	.byte	'IfxScu_CCUCON0_CLKSEL',0,12,135,11,3
	.word	12877
	.byte	14,12,145,11,9,1,15
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,15
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,15
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,28
	.byte	'IfxScu_WDTCON1_IR',0,12,150,11,3
	.word	12974
	.byte	28
	.byte	'uint8',0,13,89,24
	.word	176
	.byte	28
	.byte	'sint16',0,13,90,24
	.word	12784
	.byte	28
	.byte	'uint16',0,13,91,24
	.word	193
	.byte	28
	.byte	'sint32',0,13,92,24
	.word	12752
	.byte	28
	.byte	'uint32',0,13,93,24
	.word	1443
	.byte	28
	.byte	'float32',0,13,94,24
	.word	9595
	.byte	28
	.byte	'boolean',0,13,104,24
	.word	176
	.byte	2
	.byte	'long long int',0,8,5,28
	.byte	'sint64',0,14,36,28
	.word	13202
	.byte	28
	.byte	'uint64',0,14,37,28
	.word	1153
	.byte	28
	.byte	'pvoid',0,14,40,28
	.word	1185
	.byte	28
	.byte	'Ifx_TickTime',0,14,43,28
	.word	13202
	.byte	14,14,94,9,1,15
	.byte	'Ifx_RxSel_a',0,0,15
	.byte	'Ifx_RxSel_b',0,1,15
	.byte	'Ifx_RxSel_c',0,2,15
	.byte	'Ifx_RxSel_d',0,3,15
	.byte	'Ifx_RxSel_e',0,4,15
	.byte	'Ifx_RxSel_f',0,5,15
	.byte	'Ifx_RxSel_g',0,6,15
	.byte	'Ifx_RxSel_h',0,7,0,28
	.byte	'Ifx_RxSel',0,14,104,3
	.word	13284
	.byte	3
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,2,45,16,4,4
	.byte	'EN0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'EN1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'EN2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'EN3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'EN4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'EN5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'EN6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'EN7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'EN8',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'EN9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'EN10',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'EN11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'EN12',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'EN13',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'EN14',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'EN15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'EN16',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'EN17',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'EN18',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'EN19',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'EN20',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'EN21',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'EN22',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'EN23',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'EN24',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'EN25',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'EN26',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'EN27',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'EN28',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'EN29',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'EN30',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'EN31',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_ACCEN0_Bits',0,2,79,3
	.word	13420
	.byte	3
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,2,82,16,4,4
	.byte	'reserved_0',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_SCU_ACCEN1_Bits',0,2,85,3
	.word	13977
	.byte	3
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,2,88,16,4,4
	.byte	'STM0DIS',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'STM1DIS',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'STM2DIS',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'reserved_3',0,4
	.word	153
	.byte	29,0,2,35,0,0,28
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,2,94,3
	.word	14054
	.byte	28
	.byte	'Ifx_SCU_CCUCON0_Bits',0,2,111,3
	.word	10394
	.byte	28
	.byte	'Ifx_SCU_CCUCON1_Bits',0,2,126,3
	.word	11471
	.byte	28
	.byte	'Ifx_SCU_CCUCON2_Bits',0,2,135,1,3
	.word	11720
	.byte	3
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,2,138,1,16,4,4
	.byte	'PLLDIV',0,1
	.word	176
	.byte	6,2,2,35,0,4
	.byte	'PLLSEL',0,1
	.word	176
	.byte	2,0,2,35,0,4
	.byte	'PLLERAYDIV',0,1
	.word	176
	.byte	6,2,2,35,1,4
	.byte	'PLLERAYSEL',0,1
	.word	176
	.byte	2,0,2,35,1,4
	.byte	'SRIDIV',0,1
	.word	176
	.byte	6,2,2,35,2,4
	.byte	'SRISEL',0,1
	.word	176
	.byte	2,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	5,3,2,35,3,4
	.byte	'SLCK',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'UP',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_CCUCON3_Bits',0,2,150,1,3
	.word	14278
	.byte	3
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,2,153,1,16,4,4
	.byte	'SPBDIV',0,1
	.word	176
	.byte	6,2,2,35,0,4
	.byte	'SPBSEL',0,1
	.word	176
	.byte	2,0,2,35,0,4
	.byte	'GTMDIV',0,1
	.word	176
	.byte	6,2,2,35,1,4
	.byte	'GTMSEL',0,1
	.word	176
	.byte	2,0,2,35,1,4
	.byte	'STMDIV',0,1
	.word	176
	.byte	6,2,2,35,2,4
	.byte	'STMSEL',0,1
	.word	176
	.byte	2,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	5,3,2,35,3,4
	.byte	'SLCK',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'UP',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_CCUCON4_Bits',0,2,165,1,3
	.word	14521
	.byte	28
	.byte	'Ifx_SCU_CCUCON5_Bits',0,2,174,1,3
	.word	11858
	.byte	28
	.byte	'Ifx_SCU_CCUCON6_Bits',0,2,181,1,3
	.word	11996
	.byte	28
	.byte	'Ifx_SCU_CCUCON7_Bits',0,2,188,1,3
	.word	12106
	.byte	28
	.byte	'Ifx_SCU_CCUCON8_Bits',0,2,195,1,3
	.word	12216
	.byte	3
	.byte	'_Ifx_SCU_CCUCON9_Bits',0,2,198,1,16,4,4
	.byte	'ADCDIV',0,1
	.word	176
	.byte	6,2,2,35,0,4
	.byte	'ADCSEL',0,1
	.word	176
	.byte	2,0,2,35,0,4
	.byte	'reserved_8',0,4
	.word	153
	.byte	21,3,2,35,0,4
	.byte	'SLCK',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'UP',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_CCUCON9_Bits',0,2,206,1,3
	.word	14876
	.byte	3
	.byte	'_Ifx_SCU_CHIPID_Bits',0,2,209,1,16,4,4
	.byte	'CHREV',0,1
	.word	176
	.byte	6,2,2,35,0,4
	.byte	'CHTEC',0,1
	.word	176
	.byte	2,0,2,35,0,4
	.byte	'CHID',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'EEA',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'UCODE',0,1
	.word	176
	.byte	7,0,2,35,2,4
	.byte	'FSIZE',0,1
	.word	176
	.byte	4,4,2,35,3,4
	.byte	'SP',0,1
	.word	176
	.byte	2,2,2,35,3,4
	.byte	'SEC',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'reserved_31',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_CHIPID_Bits',0,2,220,1,3
	.word	15038
	.byte	3
	.byte	'_Ifx_SCU_DTSCON_Bits',0,2,223,1,16,4,4
	.byte	'PWD',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'START',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,1
	.word	176
	.byte	2,4,2,35,0,4
	.byte	'CAL',0,4
	.word	153
	.byte	20,8,2,35,0,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	7,1,2,35,3,4
	.byte	'SLCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_DTSCON_Bits',0,2,231,1,3
	.word	15246
	.byte	3
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,2,234,1,16,4,4
	.byte	'LOWER',0,2
	.word	193
	.byte	10,6,2,35,0,4
	.byte	'reserved_10',0,1
	.word	176
	.byte	5,1,2,35,1,4
	.byte	'LLU',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'UPPER',0,2
	.word	193
	.byte	10,6,2,35,2,4
	.byte	'reserved_26',0,1
	.word	176
	.byte	4,2,2,35,3,4
	.byte	'SLCK',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'UOF',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_DTSLIM_Bits',0,2,243,1,3
	.word	15411
	.byte	3
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,2,246,1,16,4,4
	.byte	'RESULT',0,2
	.word	193
	.byte	10,6,2,35,0,4
	.byte	'reserved_10',0,1
	.word	176
	.byte	4,2,2,35,1,4
	.byte	'RDY',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'BUSY',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,2,253,1,3
	.word	15594
	.byte	3
	.byte	'_Ifx_SCU_EICR_Bits',0,2,128,2,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	4,4,2,35,0,4
	.byte	'EXIS0',0,1
	.word	176
	.byte	3,1,2,35,0,4
	.byte	'reserved_7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'FEN0',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'REN0',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'LDEN0',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'EIEN0',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'INP0',0,1
	.word	176
	.byte	3,1,2,35,1,4
	.byte	'reserved_15',0,4
	.word	153
	.byte	5,12,2,35,0,4
	.byte	'EXIS1',0,1
	.word	176
	.byte	3,1,2,35,2,4
	.byte	'reserved_23',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'FEN1',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'REN1',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'LDEN1',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'EIEN1',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'INP1',0,1
	.word	176
	.byte	3,1,2,35,3,4
	.byte	'reserved_31',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EICR_Bits',0,2,147,2,3
	.word	15748
	.byte	3
	.byte	'_Ifx_SCU_EIFR_Bits',0,2,150,2,16,4,4
	.byte	'INTF0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'INTF1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'INTF2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'INTF3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'INTF4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'INTF5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'INTF6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'INTF7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'reserved_8',0,4
	.word	153
	.byte	24,0,2,35,0,0,28
	.byte	'Ifx_SCU_EIFR_Bits',0,2,161,2,3
	.word	16112
	.byte	3
	.byte	'_Ifx_SCU_EMSR_Bits',0,2,164,2,16,4,4
	.byte	'POL',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'MODE',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'ENON',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'PSEL',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'reserved_4',0,2
	.word	193
	.byte	12,0,2,35,0,4
	.byte	'EMSF',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'SEMSF',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'reserved_18',0,1
	.word	176
	.byte	6,0,2,35,2,4
	.byte	'EMSFM',0,1
	.word	176
	.byte	2,6,2,35,3,4
	.byte	'SEMSFM',0,1
	.word	176
	.byte	2,4,2,35,3,4
	.byte	'reserved_28',0,1
	.word	176
	.byte	4,0,2,35,3,0,28
	.byte	'Ifx_SCU_EMSR_Bits',0,2,177,2,3
	.word	16323
	.byte	3
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,2,180,2,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	7,1,2,35,0,4
	.byte	'EDCON',0,2
	.word	193
	.byte	2,7,2,35,0,4
	.byte	'reserved_9',0,4
	.word	153
	.byte	23,0,2,35,0,0,28
	.byte	'Ifx_SCU_ESRCFG_Bits',0,2,185,2,3
	.word	16575
	.byte	3
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,2,188,2,16,4,4
	.byte	'ARI',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'ARC',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,4
	.word	153
	.byte	30,0,2,35,0,0,28
	.byte	'Ifx_SCU_ESROCFG_Bits',0,2,193,2,3
	.word	16693
	.byte	3
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,2,196,2,16,4,4
	.byte	'reserved_0',0,4
	.word	153
	.byte	28,4,2,35,0,4
	.byte	'EVR13OFF',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'BPEVR13OFF',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'reserved_30',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVR13CON_Bits',0,2,203,2,3
	.word	16804
	.byte	3
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,2,206,2,16,4,4
	.byte	'reserved_0',0,4
	.word	153
	.byte	28,4,2,35,0,4
	.byte	'EVR33OFF',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'BPEVR33OFF',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'reserved_30',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVR33CON_Bits',0,2,213,2,3
	.word	16967
	.byte	3
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,2,216,2,16,4,4
	.byte	'ADC13V',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'ADC33V',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'ADCSWDV',0,1
	.word	176
	.byte	8,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	7,1,2,35,3,4
	.byte	'VAL',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,2,223,2,3
	.word	17130
	.byte	3
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,2,226,2,16,4,4
	.byte	'DVS13TRIM',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'reserved_8',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'DVS33TRIM',0,1
	.word	176
	.byte	8,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	7,1,2,35,3,4
	.byte	'VAL',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,2,233,2,3
	.word	17288
	.byte	3
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,2,236,2,16,4,4
	.byte	'EVR13OVMOD',0,1
	.word	176
	.byte	2,6,2,35,0,4
	.byte	'reserved_2',0,1
	.word	176
	.byte	2,4,2,35,0,4
	.byte	'EVR13UVMOD',0,1
	.word	176
	.byte	2,2,2,35,0,4
	.byte	'reserved_6',0,1
	.word	176
	.byte	2,0,2,35,0,4
	.byte	'EVR33OVMOD',0,1
	.word	176
	.byte	2,6,2,35,1,4
	.byte	'reserved_10',0,1
	.word	176
	.byte	2,4,2,35,1,4
	.byte	'EVR33UVMOD',0,1
	.word	176
	.byte	2,2,2,35,1,4
	.byte	'reserved_14',0,1
	.word	176
	.byte	2,0,2,35,1,4
	.byte	'SWDOVMOD',0,1
	.word	176
	.byte	2,6,2,35,2,4
	.byte	'reserved_18',0,1
	.word	176
	.byte	2,4,2,35,2,4
	.byte	'SWDUVMOD',0,1
	.word	176
	.byte	2,2,2,35,2,4
	.byte	'reserved_22',0,2
	.word	193
	.byte	8,2,2,35,2,4
	.byte	'SLCK',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'reserved_31',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,2,252,2,3
	.word	17453
	.byte	3
	.byte	'_Ifx_SCU_EVROSCCTRL_Bits',0,2,255,2,16,4,4
	.byte	'OSCTRIM',0,2
	.word	193
	.byte	10,6,2,35,0,4
	.byte	'OSCPTAT',0,1
	.word	176
	.byte	6,0,2,35,1,4
	.byte	'OSCANASEL',0,1
	.word	176
	.byte	4,4,2,35,2,4
	.byte	'HPBGTRIM',0,2
	.word	193
	.byte	7,5,2,35,2,4
	.byte	'HPBGCLKEN',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'OSC3V3',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'reserved_29',0,1
	.word	176
	.byte	2,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVROSCCTRL_Bits',0,2,137,3,3
	.word	17821
	.byte	3
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,2,140,3,16,4,4
	.byte	'EVR13OVVAL',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'EVR33OVVAL',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'SWDOVVAL',0,1
	.word	176
	.byte	8,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	6,2,2,35,3,4
	.byte	'SLCK',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVROVMON_Bits',0,2,148,3,3
	.word	18042
	.byte	3
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,2,151,3,16,4,4
	.byte	'RST13TRIM',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'reserved_8',0,4
	.word	153
	.byte	16,8,2,35,0,4
	.byte	'RST13OFF',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'BPRST13OFF',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'RST33OFF',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'BPRST33OFF',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'RSTSWDOFF',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'BPRSTSWDOFF',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'SLCK',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,2,163,3,3
	.word	18221
	.byte	3
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,2,166,3,16,4,4
	.byte	'SD5P',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'SD5I',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'SD5D',0,1
	.word	176
	.byte	8,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	7,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,2,173,3,3
	.word	18486
	.byte	3
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,2,176,3,16,4,4
	.byte	'SD33P',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'SD33I',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'SD33D',0,1
	.word	176
	.byte	8,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	7,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,2,183,3,3
	.word	18639
	.byte	3
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,2,186,3,16,4,4
	.byte	'CT5REG0',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'CT5REG1',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'CT5REG2',0,1
	.word	176
	.byte	8,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	7,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,2,193,3,3
	.word	18795
	.byte	3
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,2,196,3,16,4,4
	.byte	'CT5REG3',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'CT5REG4',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	15,1,2,35,2,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,2,202,3,3
	.word	18957
	.byte	3
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,2,205,3,16,4,4
	.byte	'CT33REG0',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'CT33REG1',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'CT33REG2',0,1
	.word	176
	.byte	8,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	7,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,2,212,3,3
	.word	19100
	.byte	3
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,2,215,3,16,4,4
	.byte	'CT33REG3',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'CT33REG4',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	15,1,2,35,2,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,2,221,3,3
	.word	19265
	.byte	3
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,2,224,3,16,4,4
	.byte	'SDFREQSPRD',0,2
	.word	193
	.byte	16,0,2,35,0,4
	.byte	'SDFREQ',0,1
	.word	176
	.byte	8,0,2,35,2,4
	.byte	'SDSTEP',0,1
	.word	176
	.byte	4,4,2,35,3,4
	.byte	'reserved_28',0,1
	.word	176
	.byte	2,2,2,35,3,4
	.byte	'SDSAMPLE',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,2,232,3,3
	.word	19410
	.byte	3
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,2,235,3,16,4,4
	.byte	'DRVP',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'SDMINMAXDC',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'DRVN',0,1
	.word	176
	.byte	8,0,2,35,2,4
	.byte	'SDLUT',0,1
	.word	176
	.byte	6,2,2,35,3,4
	.byte	'reserved_30',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,2,243,3,3
	.word	19591
	.byte	3
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,2,246,3,16,4,4
	.byte	'SDPWMPRE',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'SDPID',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'SDVOKLVL',0,1
	.word	176
	.byte	8,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	7,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,2,253,3,3
	.word	19765
	.byte	3
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,2,128,4,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'SYNCDIV',0,1
	.word	176
	.byte	3,5,2,35,1,4
	.byte	'reserved_11',0,4
	.word	153
	.byte	20,1,2,35,0,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,2,134,4,3
	.word	19925
	.byte	3
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,2,137,4,16,4,4
	.byte	'EVR13',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'OV13',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'EVR33',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'OV33',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'OVSWD',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'UV13',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'UV33',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'UVSWD',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'EXTPASS13',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'EXTPASS33',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'BGPROK',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'reserved_11',0,4
	.word	153
	.byte	21,0,2,35,0,0,28
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,2,151,4,3
	.word	20069
	.byte	3
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,2,154,4,16,4,4
	.byte	'EVR13TRIM',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'SDVOUTSEL',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	14,2,2,35,2,4
	.byte	'SLCK',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,2,161,4,3
	.word	20343
	.byte	3
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,2,164,4,16,4,4
	.byte	'EVR13UVVAL',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'EVR33UVVAL',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'SWDUVVAL',0,1
	.word	176
	.byte	8,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	6,2,2,35,3,4
	.byte	'SLCK',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,2,172,4,3
	.word	20498
	.byte	3
	.byte	'_Ifx_SCU_EXTCON_Bits',0,2,175,4,16,4,4
	.byte	'EN0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'reserved_1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'SEL0',0,1
	.word	176
	.byte	4,2,2,35,0,4
	.byte	'reserved_6',0,2
	.word	193
	.byte	10,0,2,35,0,4
	.byte	'EN1',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'NSEL',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'SEL1',0,1
	.word	176
	.byte	4,2,2,35,2,4
	.byte	'reserved_22',0,1
	.word	176
	.byte	2,0,2,35,2,4
	.byte	'DIV1',0,1
	.word	176
	.byte	8,0,2,35,3,0,28
	.byte	'Ifx_SCU_EXTCON_Bits',0,2,186,4,3
	.word	20677
	.byte	28
	.byte	'Ifx_SCU_FDR_Bits',0,2,197,4,3
	.word	10688
	.byte	3
	.byte	'_Ifx_SCU_FMR_Bits',0,2,200,4,16,4,4
	.byte	'FS0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'FS1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'FS2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'FS3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'FS4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'FS5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'FS6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'FS7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'reserved_8',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'FC0',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'FC1',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'FC2',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'FC3',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'FC4',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'FC5',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'FC6',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'FC7',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	8,0,2,35,3,0,28
	.byte	'Ifx_SCU_FMR_Bits',0,2,220,4,3
	.word	20921
	.byte	3
	.byte	'_Ifx_SCU_ID_Bits',0,2,223,4,16,4,4
	.byte	'MODREV',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'MODTYPE',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'MODNUMBER',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_SCU_ID_Bits',0,2,228,4,3
	.word	21257
	.byte	3
	.byte	'_Ifx_SCU_IGCR_Bits',0,2,231,4,16,4,4
	.byte	'IPEN00',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'IPEN01',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'IPEN02',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'IPEN03',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'IPEN04',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'IPEN05',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'IPEN06',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'IPEN07',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'reserved_8',0,1
	.word	176
	.byte	5,3,2,35,1,4
	.byte	'GEEN0',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'IGP0',0,1
	.word	176
	.byte	2,0,2,35,1,4
	.byte	'IPEN10',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'IPEN11',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'IPEN12',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'IPEN13',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'IPEN14',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'IPEN15',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'IPEN16',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'IPEN17',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	5,3,2,35,3,4
	.byte	'GEEN1',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'IGP1',0,1
	.word	176
	.byte	2,0,2,35,3,0,28
	.byte	'Ifx_SCU_IGCR_Bits',0,2,255,4,3
	.word	21364
	.byte	3
	.byte	'_Ifx_SCU_IN_Bits',0,2,130,5,16,4,4
	.byte	'P0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'P1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,4
	.word	153
	.byte	30,0,2,35,0,0,28
	.byte	'Ifx_SCU_IN_Bits',0,2,135,5,3
	.word	21816
	.byte	3
	.byte	'_Ifx_SCU_IOCR_Bits',0,2,138,5,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	4,4,2,35,0,4
	.byte	'PC0',0,1
	.word	176
	.byte	4,0,2,35,0,4
	.byte	'reserved_8',0,1
	.word	176
	.byte	4,4,2,35,1,4
	.byte	'PC1',0,1
	.word	176
	.byte	4,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_SCU_IOCR_Bits',0,2,145,5,3
	.word	21915
	.byte	3
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,2,148,5,16,4,4
	.byte	'LBISTREQ',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'LBISTREQP',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'PATTERNS',0,2
	.word	193
	.byte	14,0,2,35,0,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,2,154,5,3
	.word	22065
	.byte	3
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,2,157,5,16,4,4
	.byte	'SEED',0,4
	.word	153
	.byte	23,9,2,35,0,4
	.byte	'reserved_23',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'SPLITSH',0,1
	.word	176
	.byte	3,5,2,35,3,4
	.byte	'BODY',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'LBISTFREQU',0,1
	.word	176
	.byte	4,0,2,35,3,0,28
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,2,164,5,3
	.word	22214
	.byte	3
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,2,167,5,16,4,4
	.byte	'SIGNATURE',0,4
	.word	153
	.byte	24,8,2,35,0,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	7,1,2,35,3,4
	.byte	'LBISTDONE',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,2,172,5,3
	.word	22375
	.byte	3
	.byte	'_Ifx_SCU_LCLCON_Bits',0,2,175,5,16,4,4
	.byte	'reserved_0',0,2
	.word	193
	.byte	16,0,2,35,0,4
	.byte	'LS',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'reserved_17',0,2
	.word	193
	.byte	14,1,2,35,2,4
	.byte	'LSEN',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_LCLCON_Bits',0,2,181,5,3
	.word	22505
	.byte	3
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,2,184,5,16,4,4
	.byte	'LCLT0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'LCLT1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,4
	.word	153
	.byte	30,0,2,35,0,0,28
	.byte	'Ifx_SCU_LCLTEST_Bits',0,2,189,5,3
	.word	22637
	.byte	3
	.byte	'_Ifx_SCU_MANID_Bits',0,2,192,5,16,4,4
	.byte	'DEPT',0,1
	.word	176
	.byte	5,3,2,35,0,4
	.byte	'MANUF',0,2
	.word	193
	.byte	11,0,2,35,0,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_SCU_MANID_Bits',0,2,197,5,3
	.word	22752
	.byte	3
	.byte	'_Ifx_SCU_OMR_Bits',0,2,200,5,16,4,4
	.byte	'PS0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'PS1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,2
	.word	193
	.byte	14,0,2,35,0,4
	.byte	'PCL0',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'PCL1',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'reserved_18',0,2
	.word	193
	.byte	14,0,2,35,2,0,28
	.byte	'Ifx_SCU_OMR_Bits',0,2,208,5,3
	.word	22863
	.byte	3
	.byte	'_Ifx_SCU_OSCCON_Bits',0,2,211,5,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'PLLLV',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'OSCRES',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'GAINSEL',0,1
	.word	176
	.byte	2,3,2,35,0,4
	.byte	'MODE',0,1
	.word	176
	.byte	2,1,2,35,0,4
	.byte	'SHBY',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'PLLHV',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'reserved_9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'X1D',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'X1DEN',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'reserved_12',0,1
	.word	176
	.byte	4,0,2,35,1,4
	.byte	'OSCVAL',0,1
	.word	176
	.byte	5,3,2,35,2,4
	.byte	'reserved_21',0,1
	.word	176
	.byte	2,1,2,35,2,4
	.byte	'APREN',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'CAP0EN',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'CAP1EN',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'CAP2EN',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'CAP3EN',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'reserved_28',0,1
	.word	176
	.byte	4,0,2,35,3,0,28
	.byte	'Ifx_SCU_OSCCON_Bits',0,2,232,5,3
	.word	23021
	.byte	3
	.byte	'_Ifx_SCU_OUT_Bits',0,2,235,5,16,4,4
	.byte	'P0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'P1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,4
	.word	153
	.byte	30,0,2,35,0,0,28
	.byte	'Ifx_SCU_OUT_Bits',0,2,240,5,3
	.word	23433
	.byte	3
	.byte	'_Ifx_SCU_OVCCON_Bits',0,2,243,5,16,4,4
	.byte	'CSEL0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'CSEL1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'CSEL2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'reserved_3',0,2
	.word	193
	.byte	13,0,2,35,0,4
	.byte	'OVSTRT',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'OVSTP',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'DCINVAL',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'reserved_19',0,1
	.word	176
	.byte	5,0,2,35,2,4
	.byte	'OVCONF',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'POVCONF',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'reserved_26',0,1
	.word	176
	.byte	6,0,2,35,3,0,28
	.byte	'Ifx_SCU_OVCCON_Bits',0,2,128,6,3
	.word	23534
	.byte	3
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,2,131,6,16,4,4
	.byte	'OVEN0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'OVEN1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'OVEN2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'reserved_3',0,4
	.word	153
	.byte	29,0,2,35,0,0,28
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,2,137,6,3
	.word	23801
	.byte	3
	.byte	'_Ifx_SCU_PDISC_Bits',0,2,140,6,16,4,4
	.byte	'PDIS0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'PDIS1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,4
	.word	153
	.byte	30,0,2,35,0,0,28
	.byte	'Ifx_SCU_PDISC_Bits',0,2,145,6,3
	.word	23937
	.byte	3
	.byte	'_Ifx_SCU_PDR_Bits',0,2,148,6,16,4,4
	.byte	'PD0',0,1
	.word	176
	.byte	3,5,2,35,0,4
	.byte	'PL0',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'PD1',0,1
	.word	176
	.byte	3,1,2,35,0,4
	.byte	'PL1',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'reserved_8',0,4
	.word	153
	.byte	24,0,2,35,0,0,28
	.byte	'Ifx_SCU_PDR_Bits',0,2,155,6,3
	.word	24048
	.byte	3
	.byte	'_Ifx_SCU_PDRR_Bits',0,2,158,6,16,4,4
	.byte	'PDR0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'PDR1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'PDR2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'PDR3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'PDR4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'PDR5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'PDR6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'PDR7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'reserved_8',0,4
	.word	153
	.byte	24,0,2,35,0,0,28
	.byte	'Ifx_SCU_PDRR_Bits',0,2,169,6,3
	.word	24181
	.byte	3
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,2,172,6,16,4,4
	.byte	'VCOBYP',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'VCOPWD',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'MODEN',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'reserved_3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'SETFINDIS',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'CLRFINDIS',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'OSCDISCDIS',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'reserved_7',0,2
	.word	193
	.byte	2,7,2,35,0,4
	.byte	'NDIV',0,1
	.word	176
	.byte	7,0,2,35,1,4
	.byte	'PLLPWD',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'reserved_17',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'RESLD',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'reserved_19',0,1
	.word	176
	.byte	5,0,2,35,2,4
	.byte	'PDIV',0,1
	.word	176
	.byte	4,4,2,35,3,4
	.byte	'reserved_28',0,1
	.word	176
	.byte	4,0,2,35,3,0,28
	.byte	'Ifx_SCU_PLLCON0_Bits',0,2,189,6,3
	.word	24384
	.byte	3
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,2,192,6,16,4,4
	.byte	'K2DIV',0,1
	.word	176
	.byte	7,1,2,35,0,4
	.byte	'reserved_7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'K3DIV',0,1
	.word	176
	.byte	7,1,2,35,1,4
	.byte	'reserved_15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'K1DIV',0,1
	.word	176
	.byte	7,1,2,35,2,4
	.byte	'reserved_23',0,2
	.word	193
	.byte	9,0,2,35,2,0,28
	.byte	'Ifx_SCU_PLLCON1_Bits',0,2,200,6,3
	.word	24740
	.byte	3
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,2,203,6,16,4,4
	.byte	'MODCFG',0,2
	.word	193
	.byte	16,0,2,35,0,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_SCU_PLLCON2_Bits',0,2,207,6,3
	.word	24918
	.byte	3
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,2,210,6,16,4,4
	.byte	'VCOBYP',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'VCOPWD',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,1
	.word	176
	.byte	2,4,2,35,0,4
	.byte	'SETFINDIS',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'CLRFINDIS',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'OSCDISCDIS',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'reserved_7',0,2
	.word	193
	.byte	2,7,2,35,0,4
	.byte	'NDIV',0,1
	.word	176
	.byte	5,2,2,35,1,4
	.byte	'reserved_14',0,1
	.word	176
	.byte	2,0,2,35,1,4
	.byte	'PLLPWD',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'reserved_17',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'RESLD',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'reserved_19',0,1
	.word	176
	.byte	5,0,2,35,2,4
	.byte	'PDIV',0,1
	.word	176
	.byte	4,4,2,35,3,4
	.byte	'reserved_28',0,1
	.word	176
	.byte	4,0,2,35,3,0,28
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,2,227,6,3
	.word	25018
	.byte	3
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,2,230,6,16,4,4
	.byte	'K2DIV',0,1
	.word	176
	.byte	7,1,2,35,0,4
	.byte	'reserved_7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'K3DIV',0,1
	.word	176
	.byte	4,4,2,35,1,4
	.byte	'reserved_12',0,1
	.word	176
	.byte	4,0,2,35,1,4
	.byte	'K1DIV',0,1
	.word	176
	.byte	7,1,2,35,2,4
	.byte	'reserved_23',0,2
	.word	193
	.byte	9,0,2,35,2,0,28
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,2,238,6,3
	.word	25388
	.byte	3
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,2,241,6,16,4,4
	.byte	'VCOBYST',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'PWDSTAT',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'VCOLOCK',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'FINDIS',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'K1RDY',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'K2RDY',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'reserved_6',0,4
	.word	153
	.byte	26,0,2,35,0,0,28
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,2,250,6,3
	.word	25574
	.byte	3
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,2,253,6,16,4,4
	.byte	'VCOBYST',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'reserved_1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'VCOLOCK',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'FINDIS',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'K1RDY',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'K2RDY',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'reserved_6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'MODRUN',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'reserved_8',0,4
	.word	153
	.byte	24,0,2,35,0,0,28
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,2,136,7,3
	.word	25772
	.byte	3
	.byte	'_Ifx_SCU_PMCSR_Bits',0,2,139,7,16,4,4
	.byte	'REQSLP',0,1
	.word	176
	.byte	2,6,2,35,0,4
	.byte	'SMUSLP',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'reserved_3',0,1
	.word	176
	.byte	5,0,2,35,0,4
	.byte	'PMST',0,1
	.word	176
	.byte	3,5,2,35,1,4
	.byte	'reserved_11',0,4
	.word	153
	.byte	21,0,2,35,0,0,28
	.byte	'Ifx_SCU_PMCSR_Bits',0,2,146,7,3
	.word	26005
	.byte	3
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,2,149,7,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'ESR1WKEN',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'PINAWKEN',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'PINBWKEN',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'ESR0DFEN',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'ESR0EDCON',0,1
	.word	176
	.byte	2,1,2,35,0,4
	.byte	'ESR1DFEN',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'ESR1EDCON',0,1
	.word	176
	.byte	2,6,2,35,1,4
	.byte	'PINADFEN',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'PINAEDCON',0,1
	.word	176
	.byte	2,3,2,35,1,4
	.byte	'PINBDFEN',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'PINBEDCON',0,1
	.word	176
	.byte	2,0,2,35,1,4
	.byte	'reserved_16',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'STBYRAMSEL',0,1
	.word	176
	.byte	2,5,2,35,2,4
	.byte	'reserved_19',0,1
	.word	176
	.byte	2,3,2,35,2,4
	.byte	'TRISTEN',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'TRISTREQ',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'PORSTDF',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'PWRWKEN',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'DCDCSYNC',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'BLNKFIL',0,1
	.word	176
	.byte	3,3,2,35,3,4
	.byte	'ESR0TRIST',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'reserved_30',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,2,175,7,3
	.word	26157
	.byte	3
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,2,178,7,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'CPUIDLSEL',0,1
	.word	176
	.byte	3,5,2,35,1,4
	.byte	'reserved_11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'IRADIS',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'reserved_13',0,4
	.word	153
	.byte	11,8,2,35,0,4
	.byte	'CPUSEL',0,1
	.word	176
	.byte	3,5,2,35,3,4
	.byte	'STBYEVEN',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'STBYEV',0,1
	.word	176
	.byte	3,1,2,35,3,4
	.byte	'reserved_31',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,2,189,7,3
	.word	26705
	.byte	3
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,2,192,7,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	2,6,2,35,0,4
	.byte	'ESR1WKP',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'ESR1OVRUN',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'PINAWKP',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'PINAOVRUN',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'PINBWKP',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'PINBOVRUN',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'PWRWKP',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'PORSTDF',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'HWCFGEVR',0,1
	.word	176
	.byte	3,3,2,35,1,4
	.byte	'STBYRAM',0,1
	.word	176
	.byte	2,1,2,35,1,4
	.byte	'TRIST',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'reserved_16',0,1
	.word	176
	.byte	4,4,2,35,2,4
	.byte	'ESR1WKEN',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'PINAWKEN',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'PINBWKEN',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'PWRWKEN',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'BLNKFIL',0,1
	.word	176
	.byte	3,5,2,35,3,4
	.byte	'ESR0TRIST',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'reserved_28',0,1
	.word	176
	.byte	4,0,2,35,3,0,28
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,2,214,7,3
	.word	26950
	.byte	3
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,2,217,7,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	2,6,2,35,0,4
	.byte	'ESR1WKPCLR',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'ESR1OVRUNCLR',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'PINAWKPCLR',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'PINAOVRUNCLR',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'PINBWKPCLR',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'PINBOVRUNCLR',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'PWRWKPCLR',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'reserved_9',0,4
	.word	153
	.byte	23,0,2,35,0,0,28
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,2,228,7,3
	.word	27411
	.byte	3
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,2,231,7,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'CLRC',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,2
	.word	193
	.byte	10,4,2,35,0,4
	.byte	'CSS0',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'CSS1',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'CSS2',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'reserved_15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'USRINFO',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_SCU_RSTCON2_Bits',0,2,241,7,3
	.word	27681
	.byte	3
	.byte	'_Ifx_SCU_RSTCON_Bits',0,2,244,7,16,4,4
	.byte	'ESR0',0,1
	.word	176
	.byte	2,6,2,35,0,4
	.byte	'ESR1',0,1
	.word	176
	.byte	2,4,2,35,0,4
	.byte	'reserved_4',0,1
	.word	176
	.byte	2,2,2,35,0,4
	.byte	'SMU',0,1
	.word	176
	.byte	2,0,2,35,0,4
	.byte	'SW',0,1
	.word	176
	.byte	2,6,2,35,1,4
	.byte	'STM0',0,1
	.word	176
	.byte	2,4,2,35,1,4
	.byte	'STM1',0,1
	.word	176
	.byte	2,2,2,35,1,4
	.byte	'STM2',0,1
	.word	176
	.byte	2,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_SCU_RSTCON_Bits',0,2,255,7,3
	.word	27890
	.byte	3
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,2,130,8,16,4,4
	.byte	'ESR0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'ESR1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'SMU',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'SW',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'STM0',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'STM1',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'STM2',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'reserved_8',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'PORST',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'reserved_17',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'CB0',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'CB1',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'CB3',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'reserved_21',0,1
	.word	176
	.byte	2,1,2,35,2,4
	.byte	'EVR13',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'EVR33',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'SWD',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'reserved_26',0,1
	.word	176
	.byte	2,4,2,35,3,4
	.byte	'STBYR',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'reserved_29',0,1
	.word	176
	.byte	3,0,2,35,3,0,28
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,2,153,8,3
	.word	28101
	.byte	3
	.byte	'_Ifx_SCU_SAFECON_Bits',0,2,156,8,16,4,4
	.byte	'HBT',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'reserved_1',0,4
	.word	153
	.byte	31,0,2,35,0,0,28
	.byte	'Ifx_SCU_SAFECON_Bits',0,2,160,8,3
	.word	28533
	.byte	3
	.byte	'_Ifx_SCU_STSTAT_Bits',0,2,163,8,16,4,4
	.byte	'HWCFG',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'FTM',0,1
	.word	176
	.byte	7,1,2,35,1,4
	.byte	'MODE',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'FCBAE',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'LUDIS',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'reserved_18',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'TRSTL',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'SPDEN',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'reserved_21',0,1
	.word	176
	.byte	3,0,2,35,2,4
	.byte	'RAMINT',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'reserved_25',0,1
	.word	176
	.byte	7,0,2,35,3,0,28
	.byte	'Ifx_SCU_STSTAT_Bits',0,2,176,8,3
	.word	28629
	.byte	3
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,2,179,8,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'SWRSTREQ',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,4
	.word	153
	.byte	30,0,2,35,0,0,28
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,2,184,8,3
	.word	28889
	.byte	3
	.byte	'_Ifx_SCU_SYSCON_Bits',0,2,187,8,16,4,4
	.byte	'CCTRIG0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'reserved_1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'RAMINTM',0,1
	.word	176
	.byte	2,4,2,35,0,4
	.byte	'SETLUDIS',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'reserved_5',0,1
	.word	176
	.byte	3,0,2,35,0,4
	.byte	'DATM',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'reserved_9',0,4
	.word	153
	.byte	23,0,2,35,0,0,28
	.byte	'Ifx_SCU_SYSCON_Bits',0,2,196,8,3
	.word	29014
	.byte	3
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,2,199,8,16,4,4
	.byte	'ESR0T',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'ESR1T',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'SMUT',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'reserved_4',0,4
	.word	153
	.byte	28,0,2,35,0,0,28
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,2,206,8,3
	.word	29211
	.byte	3
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,2,209,8,16,4,4
	.byte	'ESR0T',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'ESR1T',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'SMUT',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'reserved_4',0,4
	.word	153
	.byte	28,0,2,35,0,0,28
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,2,216,8,3
	.word	29364
	.byte	3
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,2,219,8,16,4,4
	.byte	'ESR0T',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'ESR1T',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'SMUT',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'reserved_4',0,4
	.word	153
	.byte	28,0,2,35,0,0,28
	.byte	'Ifx_SCU_TRAPSET_Bits',0,2,226,8,3
	.word	29517
	.byte	3
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,2,229,8,16,4,4
	.byte	'ESR0T',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'ESR1T',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'SMUT',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'reserved_4',0,4
	.word	153
	.byte	28,0,2,35,0,0,28
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,2,236,8,3
	.word	29670
	.byte	28
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,2,245,8,3
	.word	215
	.byte	28
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,2,132,9,3
	.word	351
	.byte	28
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,2,148,9,3
	.word	595
	.byte	3
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,2,151,9,16,4,4
	.byte	'ENDINIT',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'LCK',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'PW',0,2
	.word	193
	.byte	14,0,2,35,0,4
	.byte	'REL',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,2,157,9,3
	.word	29925
	.byte	3
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,2,160,9,16,4,4
	.byte	'CLRIRF',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'reserved_1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'IR0',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'DR',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'reserved_4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'IR1',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'UR',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'PAR',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'TCR',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'TCTR',0,1
	.word	176
	.byte	7,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,2,173,9,3
	.word	30051
	.byte	3
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,2,176,9,16,4,4
	.byte	'AE',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'OE',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'IS0',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'DS',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'TO',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'IS1',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'US',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'PAS',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'TCS',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'TCT',0,1
	.word	176
	.byte	7,0,2,35,1,4
	.byte	'TIM',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,2,189,9,3
	.word	30303
	.byte	5,2,197,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	13420
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_ACCEN0',0,2,205,9,3
	.word	30522
	.byte	5,2,208,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	13977
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_ACCEN1',0,2,216,9,3
	.word	30586
	.byte	5,2,219,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	14054
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_ARSTDIS',0,2,227,9,3
	.word	30650
	.byte	28
	.byte	'Ifx_SCU_CCUCON0',0,2,238,9,3
	.word	10643
	.byte	28
	.byte	'Ifx_SCU_CCUCON1',0,2,249,9,3
	.word	11680
	.byte	28
	.byte	'Ifx_SCU_CCUCON2',0,2,132,10,3
	.word	11818
	.byte	5,2,135,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	14278
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_CCUCON3',0,2,143,10,3
	.word	30790
	.byte	5,2,146,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	14521
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_CCUCON4',0,2,154,10,3
	.word	30855
	.byte	28
	.byte	'Ifx_SCU_CCUCON5',0,2,165,10,3
	.word	11956
	.byte	28
	.byte	'Ifx_SCU_CCUCON6',0,2,176,10,3
	.word	12066
	.byte	28
	.byte	'Ifx_SCU_CCUCON7',0,2,187,10,3
	.word	12176
	.byte	28
	.byte	'Ifx_SCU_CCUCON8',0,2,198,10,3
	.word	12286
	.byte	5,2,201,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	14876
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_CCUCON9',0,2,209,10,3
	.word	31020
	.byte	5,2,212,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	15038
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_CHIPID',0,2,220,10,3
	.word	31085
	.byte	5,2,223,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	15246
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_DTSCON',0,2,231,10,3
	.word	31149
	.byte	5,2,234,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	15411
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_DTSLIM',0,2,242,10,3
	.word	31213
	.byte	5,2,245,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	15594
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_DTSSTAT',0,2,253,10,3
	.word	31277
	.byte	5,2,128,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	15748
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EICR',0,2,136,11,3
	.word	31342
	.byte	5,2,139,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	16112
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EIFR',0,2,147,11,3
	.word	31404
	.byte	5,2,150,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	16323
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EMSR',0,2,158,11,3
	.word	31466
	.byte	5,2,161,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	16575
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_ESRCFG',0,2,169,11,3
	.word	31528
	.byte	5,2,172,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	16693
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_ESROCFG',0,2,180,11,3
	.word	31592
	.byte	5,2,183,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	16804
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVR13CON',0,2,191,11,3
	.word	31657
	.byte	5,2,194,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	16967
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVR33CON',0,2,202,11,3
	.word	31723
	.byte	5,2,205,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	17130
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRADCSTAT',0,2,213,11,3
	.word	31789
	.byte	5,2,216,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	17288
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRDVSTAT',0,2,224,11,3
	.word	31857
	.byte	5,2,227,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	17453
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRMONCTRL',0,2,235,11,3
	.word	31924
	.byte	5,2,238,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	17821
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVROSCCTRL',0,2,246,11,3
	.word	31992
	.byte	5,2,249,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	18042
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVROVMON',0,2,129,12,3
	.word	32060
	.byte	5,2,132,12,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	18221
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRRSTCON',0,2,140,12,3
	.word	32126
	.byte	5,2,143,12,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	18486
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,2,151,12,3
	.word	32193
	.byte	5,2,154,12,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	18639
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,2,162,12,3
	.word	32262
	.byte	5,2,165,12,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	18795
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,2,173,12,3
	.word	32331
	.byte	5,2,176,12,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	18957
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,2,184,12,3
	.word	32400
	.byte	5,2,187,12,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	19100
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,2,195,12,3
	.word	32469
	.byte	5,2,198,12,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	19265
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,2,206,12,3
	.word	32538
	.byte	5,2,209,12,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	19410
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRSDCTRL1',0,2,217,12,3
	.word	32607
	.byte	5,2,220,12,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	19591
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRSDCTRL2',0,2,228,12,3
	.word	32675
	.byte	5,2,231,12,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	19765
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRSDCTRL3',0,2,239,12,3
	.word	32743
	.byte	5,2,242,12,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	19925
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRSDCTRL4',0,2,250,12,3
	.word	32811
	.byte	5,2,253,12,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	20069
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRSTAT',0,2,133,13,3
	.word	32879
	.byte	5,2,136,13,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	20343
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRTRIM',0,2,144,13,3
	.word	32944
	.byte	5,2,147,13,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	20498
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EVRUVMON',0,2,155,13,3
	.word	33009
	.byte	5,2,158,13,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	20677
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_EXTCON',0,2,166,13,3
	.word	33075
	.byte	28
	.byte	'Ifx_SCU_FDR',0,2,177,13,3
	.word	10825
	.byte	5,2,180,13,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	20921
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_FMR',0,2,188,13,3
	.word	33160
	.byte	5,2,191,13,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	21257
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_ID',0,2,199,13,3
	.word	33221
	.byte	5,2,202,13,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	21364
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_IGCR',0,2,210,13,3
	.word	33281
	.byte	5,2,213,13,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	21816
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_IN',0,2,221,13,3
	.word	33343
	.byte	5,2,224,13,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	21915
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_IOCR',0,2,232,13,3
	.word	33403
	.byte	5,2,235,13,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	22065
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_LBISTCTRL0',0,2,243,13,3
	.word	33465
	.byte	5,2,246,13,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	22214
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_LBISTCTRL1',0,2,254,13,3
	.word	33533
	.byte	5,2,129,14,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	22375
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_LBISTCTRL2',0,2,137,14,3
	.word	33601
	.byte	5,2,140,14,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	22505
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_LCLCON',0,2,148,14,3
	.word	33669
	.byte	5,2,151,14,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	22637
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_LCLTEST',0,2,159,14,3
	.word	33733
	.byte	5,2,162,14,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	22752
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_MANID',0,2,170,14,3
	.word	33798
	.byte	5,2,173,14,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	22863
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_OMR',0,2,181,14,3
	.word	33861
	.byte	5,2,184,14,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	23021
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_OSCCON',0,2,192,14,3
	.word	33922
	.byte	5,2,195,14,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	23433
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_OUT',0,2,203,14,3
	.word	33986
	.byte	5,2,206,14,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	23534
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_OVCCON',0,2,214,14,3
	.word	34047
	.byte	5,2,217,14,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	23801
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_OVCENABLE',0,2,225,14,3
	.word	34111
	.byte	5,2,228,14,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	23937
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PDISC',0,2,236,14,3
	.word	34178
	.byte	5,2,239,14,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	24048
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PDR',0,2,247,14,3
	.word	34241
	.byte	5,2,250,14,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	24181
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PDRR',0,2,130,15,3
	.word	34302
	.byte	5,2,133,15,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	24384
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PLLCON0',0,2,141,15,3
	.word	34364
	.byte	5,2,144,15,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	24740
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PLLCON1',0,2,152,15,3
	.word	34429
	.byte	5,2,155,15,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	24918
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PLLCON2',0,2,163,15,3
	.word	34494
	.byte	5,2,166,15,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	25018
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PLLERAYCON0',0,2,174,15,3
	.word	34559
	.byte	5,2,177,15,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	25388
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PLLERAYCON1',0,2,185,15,3
	.word	34628
	.byte	5,2,188,15,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	25574
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PLLERAYSTAT',0,2,196,15,3
	.word	34697
	.byte	5,2,199,15,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	25772
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PLLSTAT',0,2,207,15,3
	.word	34766
	.byte	5,2,210,15,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	26005
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PMCSR',0,2,218,15,3
	.word	34831
	.byte	5,2,221,15,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	26157
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PMSWCR0',0,2,229,15,3
	.word	34894
	.byte	5,2,232,15,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	26705
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PMSWCR1',0,2,240,15,3
	.word	34959
	.byte	5,2,243,15,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	26950
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PMSWSTAT',0,2,251,15,3
	.word	35024
	.byte	5,2,254,15,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	27411
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_PMSWSTATCLR',0,2,134,16,3
	.word	35090
	.byte	5,2,137,16,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	27890
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_RSTCON',0,2,145,16,3
	.word	35159
	.byte	5,2,148,16,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	27681
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_RSTCON2',0,2,156,16,3
	.word	35223
	.byte	5,2,159,16,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	28101
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_RSTSTAT',0,2,167,16,3
	.word	35288
	.byte	5,2,170,16,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	28533
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_SAFECON',0,2,178,16,3
	.word	35353
	.byte	5,2,181,16,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	28629
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_STSTAT',0,2,189,16,3
	.word	35418
	.byte	5,2,192,16,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	28889
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_SWRSTCON',0,2,200,16,3
	.word	35482
	.byte	5,2,203,16,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	29014
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_SYSCON',0,2,211,16,3
	.word	35548
	.byte	5,2,214,16,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	29211
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_TRAPCLR',0,2,222,16,3
	.word	35612
	.byte	5,2,225,16,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	29364
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_TRAPDIS',0,2,233,16,3
	.word	35677
	.byte	5,2,236,16,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	29517
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_TRAPSET',0,2,244,16,3
	.word	35742
	.byte	5,2,247,16,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	29670
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_TRAPSTAT',0,2,255,16,3
	.word	35807
	.byte	28
	.byte	'Ifx_SCU_WDTCPU_CON0',0,2,138,17,3
	.word	311
	.byte	28
	.byte	'Ifx_SCU_WDTCPU_CON1',0,2,149,17,3
	.word	555
	.byte	28
	.byte	'Ifx_SCU_WDTCPU_SR',0,2,160,17,3
	.word	786
	.byte	5,2,163,17,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	29925
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_WDTS_CON0',0,2,171,17,3
	.word	35958
	.byte	5,2,174,17,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	30051
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_WDTS_CON1',0,2,182,17,3
	.word	36025
	.byte	5,2,185,17,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	30303
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SCU_WDTS_SR',0,2,193,17,3
	.word	36092
	.byte	7
	.word	826
	.byte	28
	.byte	'Ifx_SCU_WDTCPU',0,2,209,17,3
	.word	36157
	.byte	3
	.byte	'_Ifx_SCU_WDTS',0,2,212,17,25,12,6
	.byte	'CON0',0
	.word	35958
	.byte	4,2,35,0,6
	.byte	'CON1',0
	.word	36025
	.byte	4,2,35,4,6
	.byte	'SR',0
	.word	36092
	.byte	4,2,35,8,0,7
	.word	36186
	.byte	28
	.byte	'Ifx_SCU_WDTS',0,2,217,17,3
	.word	36247
	.byte	16,8
	.word	31528
	.byte	17,1,0,16,12
	.word	34831
	.byte	17,2,0,7
	.word	36186
	.byte	16,36
	.word	826
	.byte	17,2,0,7
	.word	36297
	.byte	16,16
	.word	176
	.byte	17,15,0,16,28
	.word	176
	.byte	17,27,0,16,40
	.word	176
	.byte	17,39,0,16,16
	.word	31342
	.byte	17,3,0,16,16
	.word	33281
	.byte	17,3,0,16,180,3
	.word	176
	.byte	17,179,3,0,3
	.byte	'_Ifx_SCU',0,2,230,17,25,128,8,6
	.byte	'reserved_0',0
	.word	4497
	.byte	8,2,35,0,6
	.byte	'ID',0
	.word	33221
	.byte	4,2,35,8,6
	.byte	'reserved_C',0
	.word	2678
	.byte	4,2,35,12,6
	.byte	'OSCCON',0
	.word	33922
	.byte	4,2,35,16,6
	.byte	'PLLSTAT',0
	.word	34766
	.byte	4,2,35,20,6
	.byte	'PLLCON0',0
	.word	34364
	.byte	4,2,35,24,6
	.byte	'PLLCON1',0
	.word	34429
	.byte	4,2,35,28,6
	.byte	'PLLCON2',0
	.word	34494
	.byte	4,2,35,32,6
	.byte	'PLLERAYSTAT',0
	.word	34697
	.byte	4,2,35,36,6
	.byte	'PLLERAYCON0',0
	.word	34559
	.byte	4,2,35,40,6
	.byte	'PLLERAYCON1',0
	.word	34628
	.byte	4,2,35,44,6
	.byte	'CCUCON0',0
	.word	10643
	.byte	4,2,35,48,6
	.byte	'CCUCON1',0
	.word	11680
	.byte	4,2,35,52,6
	.byte	'FDR',0
	.word	10825
	.byte	4,2,35,56,6
	.byte	'EXTCON',0
	.word	33075
	.byte	4,2,35,60,6
	.byte	'CCUCON2',0
	.word	11818
	.byte	4,2,35,64,6
	.byte	'CCUCON3',0
	.word	30790
	.byte	4,2,35,68,6
	.byte	'CCUCON4',0
	.word	30855
	.byte	4,2,35,72,6
	.byte	'CCUCON5',0
	.word	11956
	.byte	4,2,35,76,6
	.byte	'RSTSTAT',0
	.word	35288
	.byte	4,2,35,80,6
	.byte	'reserved_54',0
	.word	2678
	.byte	4,2,35,84,6
	.byte	'RSTCON',0
	.word	35159
	.byte	4,2,35,88,6
	.byte	'ARSTDIS',0
	.word	30650
	.byte	4,2,35,92,6
	.byte	'SWRSTCON',0
	.word	35482
	.byte	4,2,35,96,6
	.byte	'RSTCON2',0
	.word	35223
	.byte	4,2,35,100,6
	.byte	'reserved_68',0
	.word	2678
	.byte	4,2,35,104,6
	.byte	'EVRRSTCON',0
	.word	32126
	.byte	4,2,35,108,6
	.byte	'ESRCFG',0
	.word	36274
	.byte	8,2,35,112,6
	.byte	'ESROCFG',0
	.word	31592
	.byte	4,2,35,120,6
	.byte	'SYSCON',0
	.word	35548
	.byte	4,2,35,124,6
	.byte	'CCUCON6',0
	.word	12066
	.byte	4,3,35,128,1,6
	.byte	'CCUCON7',0
	.word	12176
	.byte	4,3,35,132,1,6
	.byte	'CCUCON8',0
	.word	12286
	.byte	4,3,35,136,1,6
	.byte	'CCUCON9',0
	.word	31020
	.byte	4,3,35,140,1,6
	.byte	'reserved_90',0
	.word	4837
	.byte	12,3,35,144,1,6
	.byte	'PDR',0
	.word	34241
	.byte	4,3,35,156,1,6
	.byte	'IOCR',0
	.word	33403
	.byte	4,3,35,160,1,6
	.byte	'OUT',0
	.word	33986
	.byte	4,3,35,164,1,6
	.byte	'OMR',0
	.word	33861
	.byte	4,3,35,168,1,6
	.byte	'IN',0
	.word	33343
	.byte	4,3,35,172,1,6
	.byte	'EVRSTAT',0
	.word	32879
	.byte	4,3,35,176,1,6
	.byte	'EVRDVSTAT',0
	.word	31857
	.byte	4,3,35,180,1,6
	.byte	'EVR13CON',0
	.word	31657
	.byte	4,3,35,184,1,6
	.byte	'EVR33CON',0
	.word	31723
	.byte	4,3,35,188,1,6
	.byte	'STSTAT',0
	.word	35418
	.byte	4,3,35,192,1,6
	.byte	'reserved_C4',0
	.word	2678
	.byte	4,3,35,196,1,6
	.byte	'PMSWCR0',0
	.word	34894
	.byte	4,3,35,200,1,6
	.byte	'PMSWSTAT',0
	.word	35024
	.byte	4,3,35,204,1,6
	.byte	'PMSWSTATCLR',0
	.word	35090
	.byte	4,3,35,208,1,6
	.byte	'PMCSR',0
	.word	36283
	.byte	12,3,35,212,1,6
	.byte	'DTSSTAT',0
	.word	31277
	.byte	4,3,35,224,1,6
	.byte	'DTSCON',0
	.word	31149
	.byte	4,3,35,228,1,6
	.byte	'PMSWCR1',0
	.word	34959
	.byte	4,3,35,232,1,6
	.byte	'reserved_EC',0
	.word	2678
	.byte	4,3,35,236,1,6
	.byte	'WDTS',0
	.word	36292
	.byte	12,3,35,240,1,6
	.byte	'EMSR',0
	.word	31466
	.byte	4,3,35,252,1,6
	.byte	'WDTCPU',0
	.word	36306
	.byte	36,3,35,128,2,6
	.byte	'TRAPSTAT',0
	.word	35807
	.byte	4,3,35,164,2,6
	.byte	'TRAPSET',0
	.word	35742
	.byte	4,3,35,168,2,6
	.byte	'TRAPCLR',0
	.word	35612
	.byte	4,3,35,172,2,6
	.byte	'TRAPDIS',0
	.word	35677
	.byte	4,3,35,176,2,6
	.byte	'LCLCON0',0
	.word	33669
	.byte	4,3,35,180,2,6
	.byte	'LCLCON1',0
	.word	33669
	.byte	4,3,35,184,2,6
	.byte	'LCLTEST',0
	.word	33733
	.byte	4,3,35,188,2,6
	.byte	'CHIPID',0
	.word	31085
	.byte	4,3,35,192,2,6
	.byte	'MANID',0
	.word	33798
	.byte	4,3,35,196,2,6
	.byte	'reserved_148',0
	.word	4497
	.byte	8,3,35,200,2,6
	.byte	'SAFECON',0
	.word	35353
	.byte	4,3,35,208,2,6
	.byte	'reserved_154',0
	.word	36311
	.byte	16,3,35,212,2,6
	.byte	'LBISTCTRL0',0
	.word	33465
	.byte	4,3,35,228,2,6
	.byte	'LBISTCTRL1',0
	.word	33533
	.byte	4,3,35,232,2,6
	.byte	'LBISTCTRL2',0
	.word	33601
	.byte	4,3,35,236,2,6
	.byte	'reserved_170',0
	.word	36320
	.byte	28,3,35,240,2,6
	.byte	'PDISC',0
	.word	34178
	.byte	4,3,35,140,3,6
	.byte	'reserved_190',0
	.word	4497
	.byte	8,3,35,144,3,6
	.byte	'EVRTRIM',0
	.word	32944
	.byte	4,3,35,152,3,6
	.byte	'EVRADCSTAT',0
	.word	31789
	.byte	4,3,35,156,3,6
	.byte	'EVRUVMON',0
	.word	33009
	.byte	4,3,35,160,3,6
	.byte	'EVROVMON',0
	.word	32060
	.byte	4,3,35,164,3,6
	.byte	'EVRMONCTRL',0
	.word	31924
	.byte	4,3,35,168,3,6
	.byte	'reserved_1AC',0
	.word	2678
	.byte	4,3,35,172,3,6
	.byte	'EVRSDCTRL1',0
	.word	32607
	.byte	4,3,35,176,3,6
	.byte	'EVRSDCTRL2',0
	.word	32675
	.byte	4,3,35,180,3,6
	.byte	'EVRSDCTRL3',0
	.word	32743
	.byte	4,3,35,184,3,6
	.byte	'EVRSDCTRL4',0
	.word	32811
	.byte	4,3,35,188,3,6
	.byte	'EVRSDCOEFF1',0
	.word	32193
	.byte	4,3,35,192,3,6
	.byte	'EVRSDCOEFF2',0
	.word	32262
	.byte	4,3,35,196,3,6
	.byte	'EVRSDCOEFF3',0
	.word	32331
	.byte	4,3,35,200,3,6
	.byte	'EVRSDCOEFF4',0
	.word	32400
	.byte	4,3,35,204,3,6
	.byte	'EVRSDCOEFF5',0
	.word	32469
	.byte	4,3,35,208,3,6
	.byte	'EVRSDCOEFF6',0
	.word	32538
	.byte	4,3,35,212,3,6
	.byte	'EVROSCCTRL',0
	.word	31992
	.byte	4,3,35,216,3,6
	.byte	'reserved_1DC',0
	.word	2678
	.byte	4,3,35,220,3,6
	.byte	'OVCENABLE',0
	.word	34111
	.byte	4,3,35,224,3,6
	.byte	'OVCCON',0
	.word	34047
	.byte	4,3,35,228,3,6
	.byte	'reserved_1E8',0
	.word	36329
	.byte	40,3,35,232,3,6
	.byte	'EICR',0
	.word	36338
	.byte	16,3,35,144,4,6
	.byte	'EIFR',0
	.word	31404
	.byte	4,3,35,160,4,6
	.byte	'FMR',0
	.word	33160
	.byte	4,3,35,164,4,6
	.byte	'PDRR',0
	.word	34302
	.byte	4,3,35,168,4,6
	.byte	'IGCR',0
	.word	36347
	.byte	16,3,35,172,4,6
	.byte	'reserved_23C',0
	.word	2678
	.byte	4,3,35,188,4,6
	.byte	'DTSLIM',0
	.word	31213
	.byte	4,3,35,192,4,6
	.byte	'reserved_244',0
	.word	36356
	.byte	180,3,3,35,196,4,6
	.byte	'ACCEN1',0
	.word	30586
	.byte	4,3,35,248,7,6
	.byte	'ACCEN0',0
	.word	30522
	.byte	4,3,35,252,7,0,7
	.word	36367
	.byte	28
	.byte	'Ifx_SCU',0,2,210,18,3
	.word	38347
	.byte	2
	.byte	'unsigned int',0,4,7,3
	.byte	'_Ifx_CPU_A_Bits',0,15,45,16,4,4
	.byte	'ADDR',0,4
	.word	38369
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_A_Bits',0,15,48,3
	.word	38385
	.byte	3
	.byte	'_Ifx_CPU_BIV_Bits',0,15,51,16,4,4
	.byte	'VSS',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'BIV',0,4
	.word	38369
	.byte	31,0,2,35,0,0,28
	.byte	'Ifx_CPU_BIV_Bits',0,15,55,3
	.word	38446
	.byte	3
	.byte	'_Ifx_CPU_BTV_Bits',0,15,58,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'BTV',0,4
	.word	38369
	.byte	31,0,2,35,0,0,28
	.byte	'Ifx_CPU_BTV_Bits',0,15,62,3
	.word	38525
	.byte	3
	.byte	'_Ifx_CPU_CCNT_Bits',0,15,65,16,4,4
	.byte	'CountValue',0,4
	.word	38369
	.byte	31,1,2,35,0,4
	.byte	'SOvf',0,4
	.word	38369
	.byte	1,0,2,35,0,0,28
	.byte	'Ifx_CPU_CCNT_Bits',0,15,69,3
	.word	38611
	.byte	3
	.byte	'_Ifx_CPU_CCTRL_Bits',0,15,72,16,4,4
	.byte	'CM',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'CE',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'M1',0,4
	.word	38369
	.byte	3,27,2,35,0,4
	.byte	'M2',0,4
	.word	38369
	.byte	3,24,2,35,0,4
	.byte	'M3',0,4
	.word	38369
	.byte	3,21,2,35,0,4
	.byte	'reserved_11',0,4
	.word	38369
	.byte	21,0,2,35,0,0,28
	.byte	'Ifx_CPU_CCTRL_Bits',0,15,80,3
	.word	38700
	.byte	3
	.byte	'_Ifx_CPU_COMPAT_Bits',0,15,83,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	3,29,2,35,0,4
	.byte	'RM',0,4
	.word	38369
	.byte	1,28,2,35,0,4
	.byte	'SP',0,4
	.word	38369
	.byte	1,27,2,35,0,4
	.byte	'reserved_5',0,4
	.word	38369
	.byte	27,0,2,35,0,0,28
	.byte	'Ifx_CPU_COMPAT_Bits',0,15,89,3
	.word	38846
	.byte	3
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,15,92,16,4,4
	.byte	'CORE_ID',0,4
	.word	38369
	.byte	3,29,2,35,0,4
	.byte	'reserved_3',0,4
	.word	38369
	.byte	29,0,2,35,0,0,28
	.byte	'Ifx_CPU_CORE_ID_Bits',0,15,96,3
	.word	38973
	.byte	3
	.byte	'_Ifx_CPU_CPR_L_Bits',0,15,99,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	3,29,2,35,0,4
	.byte	'LOWBND',0,4
	.word	38369
	.byte	29,0,2,35,0,0,28
	.byte	'Ifx_CPU_CPR_L_Bits',0,15,103,3
	.word	39071
	.byte	3
	.byte	'_Ifx_CPU_CPR_U_Bits',0,15,106,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	3,29,2,35,0,4
	.byte	'UPPBND',0,4
	.word	38369
	.byte	29,0,2,35,0,0,28
	.byte	'Ifx_CPU_CPR_U_Bits',0,15,110,3
	.word	39164
	.byte	3
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,15,113,16,4,4
	.byte	'MOD_REV',0,4
	.word	38369
	.byte	8,24,2,35,0,4
	.byte	'MOD_32B',0,4
	.word	38369
	.byte	8,16,2,35,0,4
	.byte	'MOD',0,4
	.word	38369
	.byte	16,0,2,35,0,0,28
	.byte	'Ifx_CPU_CPU_ID_Bits',0,15,118,3
	.word	39257
	.byte	3
	.byte	'_Ifx_CPU_CPXE_Bits',0,15,121,16,4,4
	.byte	'XE',0,4
	.word	38369
	.byte	8,24,2,35,0,4
	.byte	'reserved_8',0,4
	.word	38369
	.byte	24,0,2,35,0,0,28
	.byte	'Ifx_CPU_CPXE_Bits',0,15,125,3
	.word	39365
	.byte	3
	.byte	'_Ifx_CPU_CREVT_Bits',0,15,128,1,16,4,4
	.byte	'EVTA',0,4
	.word	38369
	.byte	3,29,2,35,0,4
	.byte	'BBM',0,4
	.word	38369
	.byte	1,28,2,35,0,4
	.byte	'BOD',0,4
	.word	38369
	.byte	1,27,2,35,0,4
	.byte	'SUSP',0,4
	.word	38369
	.byte	1,26,2,35,0,4
	.byte	'CNT',0,4
	.word	38369
	.byte	2,24,2,35,0,4
	.byte	'reserved_8',0,4
	.word	38369
	.byte	24,0,2,35,0,0,28
	.byte	'Ifx_CPU_CREVT_Bits',0,15,136,1,3
	.word	39452
	.byte	3
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,15,139,1,16,4,4
	.byte	'CID',0,4
	.word	38369
	.byte	3,29,2,35,0,4
	.byte	'reserved_3',0,4
	.word	38369
	.byte	29,0,2,35,0,0,28
	.byte	'Ifx_CPU_CUS_ID_Bits',0,15,143,1,3
	.word	39606
	.byte	3
	.byte	'_Ifx_CPU_D_Bits',0,15,146,1,16,4,4
	.byte	'DATA',0,4
	.word	38369
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_D_Bits',0,15,149,1,3
	.word	39700
	.byte	3
	.byte	'_Ifx_CPU_DATR_Bits',0,15,152,1,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	3,29,2,35,0,4
	.byte	'SBE',0,4
	.word	38369
	.byte	1,28,2,35,0,4
	.byte	'reserved_4',0,4
	.word	38369
	.byte	5,23,2,35,0,4
	.byte	'CWE',0,4
	.word	38369
	.byte	1,22,2,35,0,4
	.byte	'CFE',0,4
	.word	38369
	.byte	1,21,2,35,0,4
	.byte	'reserved_11',0,4
	.word	38369
	.byte	3,18,2,35,0,4
	.byte	'SOE',0,4
	.word	38369
	.byte	1,17,2,35,0,4
	.byte	'SME',0,4
	.word	38369
	.byte	1,16,2,35,0,4
	.byte	'reserved_16',0,4
	.word	38369
	.byte	16,0,2,35,0,0,28
	.byte	'Ifx_CPU_DATR_Bits',0,15,163,1,3
	.word	39763
	.byte	3
	.byte	'_Ifx_CPU_DBGSR_Bits',0,15,166,1,16,4,4
	.byte	'DE',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'HALT',0,4
	.word	38369
	.byte	2,29,2,35,0,4
	.byte	'SIH',0,4
	.word	38369
	.byte	1,28,2,35,0,4
	.byte	'SUSP',0,4
	.word	38369
	.byte	1,27,2,35,0,4
	.byte	'reserved_5',0,4
	.word	38369
	.byte	1,26,2,35,0,4
	.byte	'PREVSUSP',0,4
	.word	38369
	.byte	1,25,2,35,0,4
	.byte	'PEVT',0,4
	.word	38369
	.byte	1,24,2,35,0,4
	.byte	'EVTSRC',0,4
	.word	38369
	.byte	5,19,2,35,0,4
	.byte	'reserved_13',0,4
	.word	38369
	.byte	19,0,2,35,0,0,28
	.byte	'Ifx_CPU_DBGSR_Bits',0,15,177,1,3
	.word	39981
	.byte	3
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,15,180,1,16,4,4
	.byte	'DTA',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'reserved_1',0,4
	.word	38369
	.byte	31,0,2,35,0,0,28
	.byte	'Ifx_CPU_DBGTCR_Bits',0,15,184,1,3
	.word	40196
	.byte	3
	.byte	'_Ifx_CPU_DCON0_Bits',0,15,187,1,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'DCBYP',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'reserved_2',0,4
	.word	38369
	.byte	30,0,2,35,0,0,28
	.byte	'Ifx_CPU_DCON0_Bits',0,15,192,1,3
	.word	40290
	.byte	3
	.byte	'_Ifx_CPU_DCON2_Bits',0,15,195,1,16,4,4
	.byte	'DCACHE_SZE',0,4
	.word	38369
	.byte	16,16,2,35,0,4
	.byte	'DSCRATCH_SZE',0,4
	.word	38369
	.byte	16,0,2,35,0,0,28
	.byte	'Ifx_CPU_DCON2_Bits',0,15,199,1,3
	.word	40406
	.byte	3
	.byte	'_Ifx_CPU_DCX_Bits',0,15,202,1,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	6,26,2,35,0,4
	.byte	'DCXValue',0,4
	.word	38369
	.byte	26,0,2,35,0,0,28
	.byte	'Ifx_CPU_DCX_Bits',0,15,206,1,3
	.word	40507
	.byte	3
	.byte	'_Ifx_CPU_DEADD_Bits',0,15,209,1,16,4,4
	.byte	'ERROR_ADDRESS',0,4
	.word	38369
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_DEADD_Bits',0,15,212,1,3
	.word	40600
	.byte	3
	.byte	'_Ifx_CPU_DIEAR_Bits',0,15,215,1,16,4,4
	.byte	'TA',0,4
	.word	38369
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_DIEAR_Bits',0,15,218,1,3
	.word	40680
	.byte	3
	.byte	'_Ifx_CPU_DIETR_Bits',0,15,221,1,16,4,4
	.byte	'IED',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'IE_T',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'IE_C',0,4
	.word	38369
	.byte	1,29,2,35,0,4
	.byte	'IE_S',0,4
	.word	38369
	.byte	1,28,2,35,0,4
	.byte	'IE_BI',0,4
	.word	38369
	.byte	1,27,2,35,0,4
	.byte	'E_INFO',0,4
	.word	38369
	.byte	6,21,2,35,0,4
	.byte	'IE_DUAL',0,4
	.word	38369
	.byte	1,20,2,35,0,4
	.byte	'IE_SP',0,4
	.word	38369
	.byte	1,19,2,35,0,4
	.byte	'IE_BS',0,4
	.word	38369
	.byte	1,18,2,35,0,4
	.byte	'reserved_14',0,4
	.word	38369
	.byte	18,0,2,35,0,0,28
	.byte	'Ifx_CPU_DIETR_Bits',0,15,233,1,3
	.word	40749
	.byte	3
	.byte	'_Ifx_CPU_DMS_Bits',0,15,236,1,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'DMSValue',0,4
	.word	38369
	.byte	31,0,2,35,0,0,28
	.byte	'Ifx_CPU_DMS_Bits',0,15,240,1,3
	.word	40978
	.byte	3
	.byte	'_Ifx_CPU_DPR_L_Bits',0,15,243,1,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	3,29,2,35,0,4
	.byte	'LOWBND',0,4
	.word	38369
	.byte	29,0,2,35,0,0,28
	.byte	'Ifx_CPU_DPR_L_Bits',0,15,247,1,3
	.word	41071
	.byte	3
	.byte	'_Ifx_CPU_DPR_U_Bits',0,15,250,1,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	3,29,2,35,0,4
	.byte	'UPPBND',0,4
	.word	38369
	.byte	29,0,2,35,0,0,28
	.byte	'Ifx_CPU_DPR_U_Bits',0,15,254,1,3
	.word	41166
	.byte	3
	.byte	'_Ifx_CPU_DPRE_Bits',0,15,129,2,16,4,4
	.byte	'RE',0,4
	.word	38369
	.byte	16,16,2,35,0,4
	.byte	'reserved_16',0,4
	.word	38369
	.byte	16,0,2,35,0,0,28
	.byte	'Ifx_CPU_DPRE_Bits',0,15,133,2,3
	.word	41261
	.byte	3
	.byte	'_Ifx_CPU_DPWE_Bits',0,15,136,2,16,4,4
	.byte	'WE',0,4
	.word	38369
	.byte	16,16,2,35,0,4
	.byte	'reserved_16',0,4
	.word	38369
	.byte	16,0,2,35,0,0,28
	.byte	'Ifx_CPU_DPWE_Bits',0,15,140,2,3
	.word	41351
	.byte	3
	.byte	'_Ifx_CPU_DSTR_Bits',0,15,143,2,16,4,4
	.byte	'SRE',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'GAE',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'LBE',0,4
	.word	38369
	.byte	1,29,2,35,0,4
	.byte	'reserved_3',0,4
	.word	38369
	.byte	3,26,2,35,0,4
	.byte	'CRE',0,4
	.word	38369
	.byte	1,25,2,35,0,4
	.byte	'reserved_7',0,4
	.word	38369
	.byte	7,18,2,35,0,4
	.byte	'DTME',0,4
	.word	38369
	.byte	1,17,2,35,0,4
	.byte	'LOE',0,4
	.word	38369
	.byte	1,16,2,35,0,4
	.byte	'SDE',0,4
	.word	38369
	.byte	1,15,2,35,0,4
	.byte	'SCE',0,4
	.word	38369
	.byte	1,14,2,35,0,4
	.byte	'CAC',0,4
	.word	38369
	.byte	1,13,2,35,0,4
	.byte	'MPE',0,4
	.word	38369
	.byte	1,12,2,35,0,4
	.byte	'CLE',0,4
	.word	38369
	.byte	1,11,2,35,0,4
	.byte	'reserved_21',0,4
	.word	38369
	.byte	3,8,2,35,0,4
	.byte	'ALN',0,4
	.word	38369
	.byte	1,7,2,35,0,4
	.byte	'reserved_25',0,4
	.word	38369
	.byte	7,0,2,35,0,0,28
	.byte	'Ifx_CPU_DSTR_Bits',0,15,161,2,3
	.word	41441
	.byte	3
	.byte	'_Ifx_CPU_EXEVT_Bits',0,15,164,2,16,4,4
	.byte	'EVTA',0,4
	.word	38369
	.byte	3,29,2,35,0,4
	.byte	'BBM',0,4
	.word	38369
	.byte	1,28,2,35,0,4
	.byte	'BOD',0,4
	.word	38369
	.byte	1,27,2,35,0,4
	.byte	'SUSP',0,4
	.word	38369
	.byte	1,26,2,35,0,4
	.byte	'CNT',0,4
	.word	38369
	.byte	2,24,2,35,0,4
	.byte	'reserved_8',0,4
	.word	38369
	.byte	24,0,2,35,0,0,28
	.byte	'Ifx_CPU_EXEVT_Bits',0,15,172,2,3
	.word	41765
	.byte	3
	.byte	'_Ifx_CPU_FCX_Bits',0,15,175,2,16,4,4
	.byte	'FCXO',0,4
	.word	38369
	.byte	16,16,2,35,0,4
	.byte	'FCXS',0,4
	.word	38369
	.byte	4,12,2,35,0,4
	.byte	'reserved_20',0,4
	.word	38369
	.byte	12,0,2,35,0,0,28
	.byte	'Ifx_CPU_FCX_Bits',0,15,180,2,3
	.word	41919
	.byte	3
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,15,183,2,16,4,4
	.byte	'TST',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'TCL',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'reserved_2',0,4
	.word	38369
	.byte	6,24,2,35,0,4
	.byte	'RM',0,4
	.word	38369
	.byte	2,22,2,35,0,4
	.byte	'reserved_10',0,4
	.word	38369
	.byte	8,14,2,35,0,4
	.byte	'FXE',0,4
	.word	38369
	.byte	1,13,2,35,0,4
	.byte	'FUE',0,4
	.word	38369
	.byte	1,12,2,35,0,4
	.byte	'FZE',0,4
	.word	38369
	.byte	1,11,2,35,0,4
	.byte	'FVE',0,4
	.word	38369
	.byte	1,10,2,35,0,4
	.byte	'FIE',0,4
	.word	38369
	.byte	1,9,2,35,0,4
	.byte	'reserved_23',0,4
	.word	38369
	.byte	3,6,2,35,0,4
	.byte	'FX',0,4
	.word	38369
	.byte	1,5,2,35,0,4
	.byte	'FU',0,4
	.word	38369
	.byte	1,4,2,35,0,4
	.byte	'FZ',0,4
	.word	38369
	.byte	1,3,2,35,0,4
	.byte	'FV',0,4
	.word	38369
	.byte	1,2,2,35,0,4
	.byte	'FI',0,4
	.word	38369
	.byte	1,1,2,35,0,4
	.byte	'reserved_31',0,4
	.word	38369
	.byte	1,0,2,35,0,0,28
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,15,202,2,3
	.word	42025
	.byte	3
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,15,205,2,16,4,4
	.byte	'OPC',0,4
	.word	38369
	.byte	8,24,2,35,0,4
	.byte	'FMT',0,4
	.word	38369
	.byte	1,23,2,35,0,4
	.byte	'reserved_9',0,4
	.word	38369
	.byte	7,16,2,35,0,4
	.byte	'DREG',0,4
	.word	38369
	.byte	4,12,2,35,0,4
	.byte	'reserved_20',0,4
	.word	38369
	.byte	12,0,2,35,0,0,28
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,15,212,2,3
	.word	42374
	.byte	3
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,15,215,2,16,4,4
	.byte	'PC',0,4
	.word	38369
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,15,218,2,3
	.word	42534
	.byte	3
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,15,221,2,16,4,4
	.byte	'SRC1',0,4
	.word	38369
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,15,224,2,3
	.word	42615
	.byte	3
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,15,227,2,16,4,4
	.byte	'SRC2',0,4
	.word	38369
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,15,230,2,3
	.word	42702
	.byte	3
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,15,233,2,16,4,4
	.byte	'SRC3',0,4
	.word	38369
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,15,236,2,3
	.word	42789
	.byte	3
	.byte	'_Ifx_CPU_ICNT_Bits',0,15,239,2,16,4,4
	.byte	'CountValue',0,4
	.word	38369
	.byte	31,1,2,35,0,4
	.byte	'SOvf',0,4
	.word	38369
	.byte	1,0,2,35,0,0,28
	.byte	'Ifx_CPU_ICNT_Bits',0,15,243,2,3
	.word	42876
	.byte	3
	.byte	'_Ifx_CPU_ICR_Bits',0,15,246,2,16,4,4
	.byte	'CCPN',0,4
	.word	38369
	.byte	10,22,2,35,0,4
	.byte	'reserved_10',0,4
	.word	38369
	.byte	5,17,2,35,0,4
	.byte	'IE',0,4
	.word	38369
	.byte	1,16,2,35,0,4
	.byte	'PIPN',0,4
	.word	38369
	.byte	10,6,2,35,0,4
	.byte	'reserved_26',0,4
	.word	38369
	.byte	6,0,2,35,0,0,28
	.byte	'Ifx_CPU_ICR_Bits',0,15,253,2,3
	.word	42967
	.byte	3
	.byte	'_Ifx_CPU_ISP_Bits',0,15,128,3,16,4,4
	.byte	'ISP',0,4
	.word	38369
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_ISP_Bits',0,15,131,3,3
	.word	43110
	.byte	3
	.byte	'_Ifx_CPU_LCX_Bits',0,15,134,3,16,4,4
	.byte	'LCXO',0,4
	.word	38369
	.byte	16,16,2,35,0,4
	.byte	'LCXS',0,4
	.word	38369
	.byte	4,12,2,35,0,4
	.byte	'reserved_20',0,4
	.word	38369
	.byte	12,0,2,35,0,0,28
	.byte	'Ifx_CPU_LCX_Bits',0,15,139,3,3
	.word	43176
	.byte	3
	.byte	'_Ifx_CPU_M1CNT_Bits',0,15,142,3,16,4,4
	.byte	'CountValue',0,4
	.word	38369
	.byte	31,1,2,35,0,4
	.byte	'SOvf',0,4
	.word	38369
	.byte	1,0,2,35,0,0,28
	.byte	'Ifx_CPU_M1CNT_Bits',0,15,146,3,3
	.word	43282
	.byte	3
	.byte	'_Ifx_CPU_M2CNT_Bits',0,15,149,3,16,4,4
	.byte	'CountValue',0,4
	.word	38369
	.byte	31,1,2,35,0,4
	.byte	'SOvf',0,4
	.word	38369
	.byte	1,0,2,35,0,0,28
	.byte	'Ifx_CPU_M2CNT_Bits',0,15,153,3,3
	.word	43375
	.byte	3
	.byte	'_Ifx_CPU_M3CNT_Bits',0,15,156,3,16,4,4
	.byte	'CountValue',0,4
	.word	38369
	.byte	31,1,2,35,0,4
	.byte	'SOvf',0,4
	.word	38369
	.byte	1,0,2,35,0,0,28
	.byte	'Ifx_CPU_M3CNT_Bits',0,15,160,3,3
	.word	43468
	.byte	3
	.byte	'_Ifx_CPU_PC_Bits',0,15,163,3,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'PC',0,4
	.word	38369
	.byte	31,0,2,35,0,0,28
	.byte	'Ifx_CPU_PC_Bits',0,15,167,3,3
	.word	43561
	.byte	3
	.byte	'_Ifx_CPU_PCON0_Bits',0,15,170,3,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'PCBYP',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'reserved_2',0,4
	.word	38369
	.byte	30,0,2,35,0,0,28
	.byte	'Ifx_CPU_PCON0_Bits',0,15,175,3,3
	.word	43646
	.byte	3
	.byte	'_Ifx_CPU_PCON1_Bits',0,15,178,3,16,4,4
	.byte	'PCINV',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'PBINV',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'reserved_2',0,4
	.word	38369
	.byte	30,0,2,35,0,0,28
	.byte	'Ifx_CPU_PCON1_Bits',0,15,183,3,3
	.word	43762
	.byte	3
	.byte	'_Ifx_CPU_PCON2_Bits',0,15,186,3,16,4,4
	.byte	'PCACHE_SZE',0,4
	.word	38369
	.byte	16,16,2,35,0,4
	.byte	'PSCRATCH_SZE',0,4
	.word	38369
	.byte	16,0,2,35,0,0,28
	.byte	'Ifx_CPU_PCON2_Bits',0,15,190,3,3
	.word	43873
	.byte	3
	.byte	'_Ifx_CPU_PCXI_Bits',0,15,193,3,16,4,4
	.byte	'PCXO',0,4
	.word	38369
	.byte	16,16,2,35,0,4
	.byte	'PCXS',0,4
	.word	38369
	.byte	4,12,2,35,0,4
	.byte	'UL',0,4
	.word	38369
	.byte	1,11,2,35,0,4
	.byte	'PIE',0,4
	.word	38369
	.byte	1,10,2,35,0,4
	.byte	'PCPN',0,4
	.word	38369
	.byte	10,0,2,35,0,0,28
	.byte	'Ifx_CPU_PCXI_Bits',0,15,200,3,3
	.word	43974
	.byte	3
	.byte	'_Ifx_CPU_PIEAR_Bits',0,15,203,3,16,4,4
	.byte	'TA',0,4
	.word	38369
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_PIEAR_Bits',0,15,206,3,3
	.word	44104
	.byte	3
	.byte	'_Ifx_CPU_PIETR_Bits',0,15,209,3,16,4,4
	.byte	'IED',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'IE_T',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'IE_C',0,4
	.word	38369
	.byte	1,29,2,35,0,4
	.byte	'IE_S',0,4
	.word	38369
	.byte	1,28,2,35,0,4
	.byte	'IE_BI',0,4
	.word	38369
	.byte	1,27,2,35,0,4
	.byte	'E_INFO',0,4
	.word	38369
	.byte	6,21,2,35,0,4
	.byte	'IE_DUAL',0,4
	.word	38369
	.byte	1,20,2,35,0,4
	.byte	'IE_SP',0,4
	.word	38369
	.byte	1,19,2,35,0,4
	.byte	'IE_BS',0,4
	.word	38369
	.byte	1,18,2,35,0,4
	.byte	'reserved_14',0,4
	.word	38369
	.byte	18,0,2,35,0,0,28
	.byte	'Ifx_CPU_PIETR_Bits',0,15,221,3,3
	.word	44173
	.byte	3
	.byte	'_Ifx_CPU_PMA0_Bits',0,15,224,3,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	13,19,2,35,0,4
	.byte	'DAC',0,4
	.word	38369
	.byte	3,16,2,35,0,4
	.byte	'reserved_16',0,4
	.word	38369
	.byte	16,0,2,35,0,0,28
	.byte	'Ifx_CPU_PMA0_Bits',0,15,229,3,3
	.word	44402
	.byte	3
	.byte	'_Ifx_CPU_PMA1_Bits',0,15,232,3,16,4,4
	.byte	'reserved_0',0,4
	.word	38369
	.byte	14,18,2,35,0,4
	.byte	'CAC',0,4
	.word	38369
	.byte	2,16,2,35,0,4
	.byte	'reserved_16',0,4
	.word	38369
	.byte	16,0,2,35,0,0,28
	.byte	'Ifx_CPU_PMA1_Bits',0,15,237,3,3
	.word	44515
	.byte	3
	.byte	'_Ifx_CPU_PMA2_Bits',0,15,240,3,16,4,4
	.byte	'PSI',0,4
	.word	38369
	.byte	16,16,2,35,0,4
	.byte	'reserved_16',0,4
	.word	38369
	.byte	16,0,2,35,0,0,28
	.byte	'Ifx_CPU_PMA2_Bits',0,15,244,3,3
	.word	44628
	.byte	3
	.byte	'_Ifx_CPU_PSTR_Bits',0,15,247,3,16,4,4
	.byte	'FRE',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'reserved_1',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'FBE',0,4
	.word	38369
	.byte	1,29,2,35,0,4
	.byte	'reserved_3',0,4
	.word	38369
	.byte	9,20,2,35,0,4
	.byte	'FPE',0,4
	.word	38369
	.byte	1,19,2,35,0,4
	.byte	'reserved_13',0,4
	.word	38369
	.byte	1,18,2,35,0,4
	.byte	'FME',0,4
	.word	38369
	.byte	1,17,2,35,0,4
	.byte	'reserved_15',0,4
	.word	38369
	.byte	17,0,2,35,0,0,28
	.byte	'Ifx_CPU_PSTR_Bits',0,15,129,4,3
	.word	44719
	.byte	3
	.byte	'_Ifx_CPU_PSW_Bits',0,15,132,4,16,4,4
	.byte	'CDC',0,4
	.word	38369
	.byte	7,25,2,35,0,4
	.byte	'CDE',0,4
	.word	38369
	.byte	1,24,2,35,0,4
	.byte	'GW',0,4
	.word	38369
	.byte	1,23,2,35,0,4
	.byte	'IS',0,4
	.word	38369
	.byte	1,22,2,35,0,4
	.byte	'IO',0,4
	.word	38369
	.byte	2,20,2,35,0,4
	.byte	'PRS',0,4
	.word	38369
	.byte	2,18,2,35,0,4
	.byte	'S',0,4
	.word	38369
	.byte	1,17,2,35,0,4
	.byte	'reserved_15',0,4
	.word	38369
	.byte	12,5,2,35,0,4
	.byte	'SAV',0,4
	.word	38369
	.byte	1,4,2,35,0,4
	.byte	'AV',0,4
	.word	38369
	.byte	1,3,2,35,0,4
	.byte	'SV',0,4
	.word	38369
	.byte	1,2,2,35,0,4
	.byte	'V',0,4
	.word	38369
	.byte	1,1,2,35,0,4
	.byte	'C',0,4
	.word	38369
	.byte	1,0,2,35,0,0,28
	.byte	'Ifx_CPU_PSW_Bits',0,15,147,4,3
	.word	44922
	.byte	3
	.byte	'_Ifx_CPU_SEGEN_Bits',0,15,150,4,16,4,4
	.byte	'ADFLIP',0,4
	.word	38369
	.byte	8,24,2,35,0,4
	.byte	'ADTYPE',0,4
	.word	38369
	.byte	2,22,2,35,0,4
	.byte	'reserved_10',0,4
	.word	38369
	.byte	21,1,2,35,0,4
	.byte	'AE',0,4
	.word	38369
	.byte	1,0,2,35,0,0,28
	.byte	'Ifx_CPU_SEGEN_Bits',0,15,156,4,3
	.word	45165
	.byte	3
	.byte	'_Ifx_CPU_SMACON_Bits',0,15,159,4,16,4,4
	.byte	'PC',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'reserved_1',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'PT',0,4
	.word	38369
	.byte	1,29,2,35,0,4
	.byte	'reserved_3',0,4
	.word	38369
	.byte	5,24,2,35,0,4
	.byte	'DC',0,4
	.word	38369
	.byte	1,23,2,35,0,4
	.byte	'reserved_9',0,4
	.word	38369
	.byte	1,22,2,35,0,4
	.byte	'DT',0,4
	.word	38369
	.byte	1,21,2,35,0,4
	.byte	'reserved_11',0,4
	.word	38369
	.byte	13,8,2,35,0,4
	.byte	'IODT',0,4
	.word	38369
	.byte	1,7,2,35,0,4
	.byte	'reserved_25',0,4
	.word	38369
	.byte	7,0,2,35,0,0,28
	.byte	'Ifx_CPU_SMACON_Bits',0,15,171,4,3
	.word	45293
	.byte	3
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,15,174,4,16,4,4
	.byte	'EN',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,15,177,4,3
	.word	45534
	.byte	3
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,15,180,4,16,4,4
	.byte	'reserved_0',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,15,183,4,3
	.word	45617
	.byte	3
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,15,186,4,16,4,4
	.byte	'EN',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,15,189,4,3
	.word	45708
	.byte	3
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,15,192,4,16,4,4
	.byte	'reserved_0',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,15,195,4,3
	.word	45799
	.byte	3
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,15,198,4,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	5,3,2,35,0,4
	.byte	'ADDR',0,4
	.word	153
	.byte	27,0,2,35,0,0,28
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,15,202,4,3
	.word	45898
	.byte	3
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,15,205,4,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	5,3,2,35,0,4
	.byte	'ADDR',0,4
	.word	153
	.byte	27,0,2,35,0,0,28
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,15,209,4,3
	.word	46005
	.byte	3
	.byte	'_Ifx_CPU_SWEVT_Bits',0,15,212,4,16,4,4
	.byte	'EVTA',0,4
	.word	38369
	.byte	3,29,2,35,0,4
	.byte	'BBM',0,4
	.word	38369
	.byte	1,28,2,35,0,4
	.byte	'BOD',0,4
	.word	38369
	.byte	1,27,2,35,0,4
	.byte	'SUSP',0,4
	.word	38369
	.byte	1,26,2,35,0,4
	.byte	'CNT',0,4
	.word	38369
	.byte	2,24,2,35,0,4
	.byte	'reserved_8',0,4
	.word	38369
	.byte	24,0,2,35,0,0,28
	.byte	'Ifx_CPU_SWEVT_Bits',0,15,220,4,3
	.word	46112
	.byte	3
	.byte	'_Ifx_CPU_SYSCON_Bits',0,15,223,4,16,4,4
	.byte	'FCDSF',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'PROTEN',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'TPROTEN',0,4
	.word	38369
	.byte	1,29,2,35,0,4
	.byte	'IS',0,4
	.word	38369
	.byte	1,28,2,35,0,4
	.byte	'IT',0,4
	.word	38369
	.byte	1,27,2,35,0,4
	.byte	'reserved_5',0,4
	.word	38369
	.byte	27,0,2,35,0,0,28
	.byte	'Ifx_CPU_SYSCON_Bits',0,15,231,4,3
	.word	46266
	.byte	3
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,15,234,4,16,4,4
	.byte	'ASI',0,4
	.word	38369
	.byte	5,27,2,35,0,4
	.byte	'reserved_5',0,4
	.word	38369
	.byte	27,0,2,35,0,0,28
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,15,238,4,3
	.word	46427
	.byte	3
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,15,241,4,16,4,4
	.byte	'TEXP0',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'TEXP1',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'TEXP2',0,4
	.word	38369
	.byte	1,29,2,35,0,4
	.byte	'reserved_3',0,4
	.word	38369
	.byte	13,16,2,35,0,4
	.byte	'TTRAP',0,4
	.word	38369
	.byte	1,15,2,35,0,4
	.byte	'reserved_17',0,4
	.word	38369
	.byte	15,0,2,35,0,0,28
	.byte	'Ifx_CPU_TPS_CON_Bits',0,15,249,4,3
	.word	46525
	.byte	3
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,15,252,4,16,4,4
	.byte	'Timer',0,4
	.word	38369
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,15,255,4,3
	.word	46697
	.byte	3
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,15,130,5,16,4,4
	.byte	'ADDR',0,4
	.word	38369
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_CPU_TR_ADR_Bits',0,15,133,5,3
	.word	46777
	.byte	3
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,15,136,5,16,4,4
	.byte	'EVTA',0,4
	.word	38369
	.byte	3,29,2,35,0,4
	.byte	'BBM',0,4
	.word	38369
	.byte	1,28,2,35,0,4
	.byte	'BOD',0,4
	.word	38369
	.byte	1,27,2,35,0,4
	.byte	'SUSP',0,4
	.word	38369
	.byte	1,26,2,35,0,4
	.byte	'CNT',0,4
	.word	38369
	.byte	2,24,2,35,0,4
	.byte	'reserved_8',0,4
	.word	38369
	.byte	4,20,2,35,0,4
	.byte	'TYP',0,4
	.word	38369
	.byte	1,19,2,35,0,4
	.byte	'RNG',0,4
	.word	38369
	.byte	1,18,2,35,0,4
	.byte	'reserved_14',0,4
	.word	38369
	.byte	1,17,2,35,0,4
	.byte	'ASI_EN',0,4
	.word	38369
	.byte	1,16,2,35,0,4
	.byte	'ASI',0,4
	.word	38369
	.byte	5,11,2,35,0,4
	.byte	'reserved_21',0,4
	.word	38369
	.byte	6,5,2,35,0,4
	.byte	'AST',0,4
	.word	38369
	.byte	1,4,2,35,0,4
	.byte	'ALD',0,4
	.word	38369
	.byte	1,3,2,35,0,4
	.byte	'reserved_29',0,4
	.word	38369
	.byte	3,0,2,35,0,0,28
	.byte	'Ifx_CPU_TR_EVT_Bits',0,15,153,5,3
	.word	46850
	.byte	3
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,15,156,5,16,4,4
	.byte	'T0',0,4
	.word	38369
	.byte	1,31,2,35,0,4
	.byte	'T1',0,4
	.word	38369
	.byte	1,30,2,35,0,4
	.byte	'T2',0,4
	.word	38369
	.byte	1,29,2,35,0,4
	.byte	'T3',0,4
	.word	38369
	.byte	1,28,2,35,0,4
	.byte	'T4',0,4
	.word	38369
	.byte	1,27,2,35,0,4
	.byte	'T5',0,4
	.word	38369
	.byte	1,26,2,35,0,4
	.byte	'T6',0,4
	.word	38369
	.byte	1,25,2,35,0,4
	.byte	'T7',0,4
	.word	38369
	.byte	1,24,2,35,0,4
	.byte	'reserved_8',0,4
	.word	38369
	.byte	24,0,2,35,0,0,28
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,15,167,5,3
	.word	47168
	.byte	5,15,175,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	38385
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_A',0,15,183,5,3
	.word	47363
	.byte	5,15,186,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	38446
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_BIV',0,15,194,5,3
	.word	47422
	.byte	5,15,197,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	38525
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_BTV',0,15,205,5,3
	.word	47483
	.byte	5,15,208,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	38611
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_CCNT',0,15,216,5,3
	.word	47544
	.byte	5,15,219,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	38700
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_CCTRL',0,15,227,5,3
	.word	47606
	.byte	5,15,230,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	38846
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_COMPAT',0,15,238,5,3
	.word	47669
	.byte	5,15,241,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	38973
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_CORE_ID',0,15,249,5,3
	.word	47733
	.byte	5,15,252,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	39071
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_CPR_L',0,15,132,6,3
	.word	47798
	.byte	5,15,135,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	39164
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_CPR_U',0,15,143,6,3
	.word	47861
	.byte	5,15,146,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	39257
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_CPU_ID',0,15,154,6,3
	.word	47924
	.byte	5,15,157,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	39365
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_CPXE',0,15,165,6,3
	.word	47988
	.byte	5,15,168,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	39452
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_CREVT',0,15,176,6,3
	.word	48050
	.byte	5,15,179,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	39606
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_CUS_ID',0,15,187,6,3
	.word	48113
	.byte	5,15,190,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	39700
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_D',0,15,198,6,3
	.word	48177
	.byte	5,15,201,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	39763
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DATR',0,15,209,6,3
	.word	48236
	.byte	5,15,212,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	39981
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DBGSR',0,15,220,6,3
	.word	48298
	.byte	5,15,223,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	40196
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DBGTCR',0,15,231,6,3
	.word	48361
	.byte	5,15,234,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	40290
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DCON0',0,15,242,6,3
	.word	48425
	.byte	5,15,245,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	40406
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DCON2',0,15,253,6,3
	.word	48488
	.byte	5,15,128,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	40507
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DCX',0,15,136,7,3
	.word	48551
	.byte	5,15,139,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	40600
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DEADD',0,15,147,7,3
	.word	48612
	.byte	5,15,150,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	40680
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DIEAR',0,15,158,7,3
	.word	48675
	.byte	5,15,161,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	40749
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DIETR',0,15,169,7,3
	.word	48738
	.byte	5,15,172,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	40978
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DMS',0,15,180,7,3
	.word	48801
	.byte	5,15,183,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	41071
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DPR_L',0,15,191,7,3
	.word	48862
	.byte	5,15,194,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	41166
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DPR_U',0,15,202,7,3
	.word	48925
	.byte	5,15,205,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	41261
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DPRE',0,15,213,7,3
	.word	48988
	.byte	5,15,216,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	41351
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DPWE',0,15,224,7,3
	.word	49050
	.byte	5,15,227,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	41441
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_DSTR',0,15,235,7,3
	.word	49112
	.byte	5,15,238,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	41765
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_EXEVT',0,15,246,7,3
	.word	49174
	.byte	5,15,249,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	41919
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_FCX',0,15,129,8,3
	.word	49237
	.byte	5,15,132,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	42025
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,15,140,8,3
	.word	49298
	.byte	5,15,143,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	42374
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,15,151,8,3
	.word	49368
	.byte	5,15,154,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	42534
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,15,162,8,3
	.word	49438
	.byte	5,15,165,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	42615
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,15,173,8,3
	.word	49507
	.byte	5,15,176,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	42702
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,15,184,8,3
	.word	49578
	.byte	5,15,187,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	42789
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,15,195,8,3
	.word	49649
	.byte	5,15,198,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	42876
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_ICNT',0,15,206,8,3
	.word	49720
	.byte	5,15,209,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	42967
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_ICR',0,15,217,8,3
	.word	49782
	.byte	5,15,220,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	43110
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_ISP',0,15,228,8,3
	.word	49843
	.byte	5,15,231,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	43176
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_LCX',0,15,239,8,3
	.word	49904
	.byte	5,15,242,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	43282
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_M1CNT',0,15,250,8,3
	.word	49965
	.byte	5,15,253,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	43375
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_M2CNT',0,15,133,9,3
	.word	50028
	.byte	5,15,136,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	43468
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_M3CNT',0,15,144,9,3
	.word	50091
	.byte	5,15,147,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	43561
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_PC',0,15,155,9,3
	.word	50154
	.byte	5,15,158,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	43646
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_PCON0',0,15,166,9,3
	.word	50214
	.byte	5,15,169,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	43762
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_PCON1',0,15,177,9,3
	.word	50277
	.byte	5,15,180,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	43873
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_PCON2',0,15,188,9,3
	.word	50340
	.byte	5,15,191,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	43974
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_PCXI',0,15,199,9,3
	.word	50403
	.byte	5,15,202,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	44104
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_PIEAR',0,15,210,9,3
	.word	50465
	.byte	5,15,213,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	44173
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_PIETR',0,15,221,9,3
	.word	50528
	.byte	5,15,224,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	44402
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_PMA0',0,15,232,9,3
	.word	50591
	.byte	5,15,235,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	44515
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_PMA1',0,15,243,9,3
	.word	50653
	.byte	5,15,246,9,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	44628
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_PMA2',0,15,254,9,3
	.word	50715
	.byte	5,15,129,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	44719
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_PSTR',0,15,137,10,3
	.word	50777
	.byte	5,15,140,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	44922
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_PSW',0,15,148,10,3
	.word	50839
	.byte	5,15,151,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	45165
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_SEGEN',0,15,159,10,3
	.word	50900
	.byte	5,15,162,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	45293
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_SMACON',0,15,170,10,3
	.word	50963
	.byte	5,15,173,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	45534
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_SPROT_ACCENA',0,15,181,10,3
	.word	51027
	.byte	5,15,184,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	45617
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_SPROT_ACCENB',0,15,192,10,3
	.word	51097
	.byte	5,15,195,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	45708
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,15,203,10,3
	.word	51167
	.byte	5,15,206,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	45799
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,15,214,10,3
	.word	51241
	.byte	5,15,217,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	45898
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,15,225,10,3
	.word	51315
	.byte	5,15,228,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	46005
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,15,236,10,3
	.word	51385
	.byte	5,15,239,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	46112
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_SWEVT',0,15,247,10,3
	.word	51455
	.byte	5,15,250,10,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	46266
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_SYSCON',0,15,130,11,3
	.word	51518
	.byte	5,15,133,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	46427
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_TASK_ASI',0,15,141,11,3
	.word	51582
	.byte	5,15,144,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	46525
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_TPS_CON',0,15,152,11,3
	.word	51648
	.byte	5,15,155,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	46697
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_TPS_TIMER',0,15,163,11,3
	.word	51713
	.byte	5,15,166,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	46777
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_TR_ADR',0,15,174,11,3
	.word	51780
	.byte	5,15,177,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	46850
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_TR_EVT',0,15,185,11,3
	.word	51844
	.byte	5,15,188,11,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	47168
	.byte	4,2,35,0,0,28
	.byte	'Ifx_CPU_TRIG_ACC',0,15,196,11,3
	.word	51908
	.byte	3
	.byte	'_Ifx_CPU_CPR',0,15,207,11,25,8,6
	.byte	'L',0
	.word	47798
	.byte	4,2,35,0,6
	.byte	'U',0
	.word	47861
	.byte	4,2,35,4,0,7
	.word	51974
	.byte	28
	.byte	'Ifx_CPU_CPR',0,15,211,11,3
	.word	52016
	.byte	3
	.byte	'_Ifx_CPU_DPR',0,15,214,11,25,8,6
	.byte	'L',0
	.word	48862
	.byte	4,2,35,0,6
	.byte	'U',0
	.word	48925
	.byte	4,2,35,4,0,7
	.word	52042
	.byte	28
	.byte	'Ifx_CPU_DPR',0,15,218,11,3
	.word	52084
	.byte	3
	.byte	'_Ifx_CPU_SPROT_RGN',0,15,221,11,25,16,6
	.byte	'LA',0
	.word	51315
	.byte	4,2,35,0,6
	.byte	'UA',0
	.word	51385
	.byte	4,2,35,4,6
	.byte	'ACCENA',0
	.word	51167
	.byte	4,2,35,8,6
	.byte	'ACCENB',0
	.word	51241
	.byte	4,2,35,12,0,7
	.word	52110
	.byte	28
	.byte	'Ifx_CPU_SPROT_RGN',0,15,227,11,3
	.word	52192
	.byte	16,12
	.word	51713
	.byte	17,2,0,3
	.byte	'_Ifx_CPU_TPS',0,15,230,11,25,16,6
	.byte	'CON',0
	.word	51648
	.byte	4,2,35,0,6
	.byte	'TIMER',0
	.word	52224
	.byte	12,2,35,4,0,7
	.word	52233
	.byte	28
	.byte	'Ifx_CPU_TPS',0,15,234,11,3
	.word	52281
	.byte	3
	.byte	'_Ifx_CPU_TR',0,15,237,11,25,8,6
	.byte	'EVT',0
	.word	51844
	.byte	4,2,35,0,6
	.byte	'ADR',0
	.word	51780
	.byte	4,2,35,4,0,7
	.word	52307
	.byte	28
	.byte	'Ifx_CPU_TR',0,15,241,11,3
	.word	52352
	.byte	28
	.byte	'IfxCpu_ResourceCpu',0,6,89,3
	.word	1266
	.byte	3
	.byte	'_Ifx_SRC_SRCR_Bits',0,16,45,16,4,4
	.byte	'SRPN',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'reserved_8',0,1
	.word	176
	.byte	2,6,2,35,1,4
	.byte	'SRE',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'TOS',0,1
	.word	176
	.byte	2,3,2,35,1,4
	.byte	'reserved_13',0,1
	.word	176
	.byte	3,0,2,35,1,4
	.byte	'ECC',0,1
	.word	176
	.byte	6,2,2,35,2,4
	.byte	'reserved_22',0,1
	.word	176
	.byte	2,0,2,35,2,4
	.byte	'SRR',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'CLRR',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'SETR',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'IOV',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'IOVCLR',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'SWS',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'SWSCLR',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'reserved_31',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_SRC_SRCR_Bits',0,16,62,3
	.word	52404
	.byte	5,16,70,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	52404
	.byte	4,2,35,0,0,28
	.byte	'Ifx_SRC_SRCR',0,16,78,3
	.word	52720
	.byte	3
	.byte	'_Ifx_SRC_AGBT',0,16,89,25,4,6
	.byte	'SR',0
	.word	52720
	.byte	4,2,35,0,0,7
	.word	52780
	.byte	28
	.byte	'Ifx_SRC_AGBT',0,16,92,3
	.word	52812
	.byte	3
	.byte	'_Ifx_SRC_ASCLIN',0,16,95,25,12,6
	.byte	'TX',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'RX',0
	.word	52720
	.byte	4,2,35,4,6
	.byte	'ERR',0
	.word	52720
	.byte	4,2,35,8,0,7
	.word	52838
	.byte	28
	.byte	'Ifx_SRC_ASCLIN',0,16,100,3
	.word	52897
	.byte	3
	.byte	'_Ifx_SRC_BCUSPB',0,16,103,25,4,6
	.byte	'SBSRC',0
	.word	52720
	.byte	4,2,35,0,0,7
	.word	52925
	.byte	28
	.byte	'Ifx_SRC_BCUSPB',0,16,106,3
	.word	52962
	.byte	16,64
	.word	52720
	.byte	17,15,0,3
	.byte	'_Ifx_SRC_CAN',0,16,109,25,64,6
	.byte	'INT',0
	.word	52990
	.byte	64,2,35,0,0,7
	.word	52999
	.byte	28
	.byte	'Ifx_SRC_CAN',0,16,112,3
	.word	53031
	.byte	3
	.byte	'_Ifx_SRC_CCU6',0,16,115,25,16,6
	.byte	'SR0',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'SR1',0
	.word	52720
	.byte	4,2,35,4,6
	.byte	'SR2',0
	.word	52720
	.byte	4,2,35,8,6
	.byte	'SR3',0
	.word	52720
	.byte	4,2,35,12,0,7
	.word	53056
	.byte	28
	.byte	'Ifx_SRC_CCU6',0,16,121,3
	.word	53128
	.byte	16,8
	.word	52720
	.byte	17,1,0,3
	.byte	'_Ifx_SRC_CERBERUS',0,16,124,25,8,6
	.byte	'SR',0
	.word	53154
	.byte	8,2,35,0,0,7
	.word	53163
	.byte	28
	.byte	'Ifx_SRC_CERBERUS',0,16,127,3
	.word	53199
	.byte	3
	.byte	'_Ifx_SRC_CIF',0,16,130,1,25,16,6
	.byte	'MI',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'MIEP',0
	.word	52720
	.byte	4,2,35,4,6
	.byte	'ISP',0
	.word	52720
	.byte	4,2,35,8,6
	.byte	'MJPEG',0
	.word	52720
	.byte	4,2,35,12,0,7
	.word	53229
	.byte	28
	.byte	'Ifx_SRC_CIF',0,16,136,1,3
	.word	53303
	.byte	3
	.byte	'_Ifx_SRC_CPU',0,16,139,1,25,4,6
	.byte	'SBSRC',0
	.word	52720
	.byte	4,2,35,0,0,7
	.word	53329
	.byte	28
	.byte	'Ifx_SRC_CPU',0,16,142,1,3
	.word	53364
	.byte	16,24
	.word	52720
	.byte	17,5,0,3
	.byte	'_Ifx_SRC_DAM',0,16,145,1,25,24,6
	.byte	'SR',0
	.word	53390
	.byte	24,2,35,0,0,7
	.word	53399
	.byte	28
	.byte	'Ifx_SRC_DAM',0,16,148,1,3
	.word	53431
	.byte	16,128,2
	.word	52720
	.byte	17,63,0,3
	.byte	'_Ifx_SRC_DMA',0,16,151,1,25,144,2,6
	.byte	'ERR',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'reserved_4',0
	.word	4837
	.byte	12,2,35,4,6
	.byte	'CH',0
	.word	53457
	.byte	128,2,2,35,16,0,7
	.word	53467
	.byte	28
	.byte	'Ifx_SRC_DMA',0,16,156,1,3
	.word	53534
	.byte	3
	.byte	'_Ifx_SRC_DSADC',0,16,159,1,25,8,6
	.byte	'SRM',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'SRA',0
	.word	52720
	.byte	4,2,35,4,0,7
	.word	53560
	.byte	28
	.byte	'Ifx_SRC_DSADC',0,16,163,1,3
	.word	53608
	.byte	3
	.byte	'_Ifx_SRC_EMEM',0,16,166,1,25,4,6
	.byte	'SR',0
	.word	52720
	.byte	4,2,35,0,0,7
	.word	53636
	.byte	28
	.byte	'Ifx_SRC_EMEM',0,16,169,1,3
	.word	53669
	.byte	3
	.byte	'_Ifx_SRC_ERAY',0,16,172,1,25,80,6
	.byte	'INT',0
	.word	53154
	.byte	8,2,35,0,6
	.byte	'TINT',0
	.word	53154
	.byte	8,2,35,8,6
	.byte	'NDAT',0
	.word	53154
	.byte	8,2,35,16,6
	.byte	'MBSC',0
	.word	53154
	.byte	8,2,35,24,6
	.byte	'OBUSY',0
	.word	52720
	.byte	4,2,35,32,6
	.byte	'IBUSY',0
	.word	52720
	.byte	4,2,35,36,6
	.byte	'reserved_28',0
	.word	36329
	.byte	40,2,35,40,0,7
	.word	53696
	.byte	28
	.byte	'Ifx_SRC_ERAY',0,16,181,1,3
	.word	53823
	.byte	3
	.byte	'_Ifx_SRC_ETH',0,16,184,1,25,4,6
	.byte	'SR',0
	.word	52720
	.byte	4,2,35,0,0,7
	.word	53850
	.byte	28
	.byte	'Ifx_SRC_ETH',0,16,187,1,3
	.word	53882
	.byte	3
	.byte	'_Ifx_SRC_FCE',0,16,190,1,25,4,6
	.byte	'SR',0
	.word	52720
	.byte	4,2,35,0,0,7
	.word	53908
	.byte	28
	.byte	'Ifx_SRC_FCE',0,16,193,1,3
	.word	53940
	.byte	3
	.byte	'_Ifx_SRC_GPSR',0,16,196,1,25,32,6
	.byte	'SR0',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'SR1',0
	.word	52720
	.byte	4,2,35,4,6
	.byte	'SR2',0
	.word	52720
	.byte	4,2,35,8,6
	.byte	'SR3',0
	.word	52720
	.byte	4,2,35,12,6
	.byte	'reserved_10',0
	.word	36311
	.byte	16,2,35,16,0,7
	.word	53966
	.byte	28
	.byte	'Ifx_SRC_GPSR',0,16,203,1,3
	.word	54060
	.byte	3
	.byte	'_Ifx_SRC_GPT12',0,16,206,1,25,48,6
	.byte	'CIRQ',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'T2',0
	.word	52720
	.byte	4,2,35,4,6
	.byte	'T3',0
	.word	52720
	.byte	4,2,35,8,6
	.byte	'T4',0
	.word	52720
	.byte	4,2,35,12,6
	.byte	'T5',0
	.word	52720
	.byte	4,2,35,16,6
	.byte	'T6',0
	.word	52720
	.byte	4,2,35,20,6
	.byte	'reserved_18',0
	.word	3868
	.byte	24,2,35,24,0,7
	.word	54087
	.byte	28
	.byte	'Ifx_SRC_GPT12',0,16,215,1,3
	.word	54204
	.byte	16,12
	.word	52720
	.byte	17,2,0,16,32
	.word	52720
	.byte	17,7,0,16,32
	.word	54241
	.byte	17,0,0,16,88
	.word	176
	.byte	17,87,0,16,108
	.word	52720
	.byte	17,26,0,16,96
	.word	176
	.byte	17,95,0,16,128,1
	.word	54241
	.byte	17,3,0,16,128,3
	.word	176
	.byte	17,255,2,0,16,96
	.word	54241
	.byte	17,2,0,16,160,3
	.word	176
	.byte	17,159,3,0,16,16
	.word	52720
	.byte	17,3,0,16,80
	.word	54327
	.byte	17,4,0,16,176,2
	.word	176
	.byte	17,175,2,0,16,48
	.word	176
	.byte	17,47,0,3
	.byte	'_Ifx_SRC_GTM',0,16,218,1,25,208,18,6
	.byte	'AEIIRQ',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'ARUIRQ',0
	.word	54232
	.byte	12,2,35,4,6
	.byte	'reserved_10',0
	.word	2678
	.byte	4,2,35,16,6
	.byte	'BRCIRQ',0
	.word	52720
	.byte	4,2,35,20,6
	.byte	'CMPIRQ',0
	.word	52720
	.byte	4,2,35,24,6
	.byte	'SPEIRQ',0
	.word	53154
	.byte	8,2,35,28,6
	.byte	'reserved_24',0
	.word	4497
	.byte	8,2,35,36,6
	.byte	'PSM',0
	.word	54250
	.byte	32,2,35,44,6
	.byte	'reserved_4C',0
	.word	54259
	.byte	88,2,35,76,6
	.byte	'DPLL',0
	.word	54268
	.byte	108,3,35,164,1,6
	.byte	'reserved_110',0
	.word	54277
	.byte	96,3,35,144,2,6
	.byte	'ERR',0
	.word	52720
	.byte	4,3,35,240,2,6
	.byte	'reserved_174',0
	.word	4837
	.byte	12,3,35,244,2,6
	.byte	'TIM',0
	.word	54286
	.byte	128,1,3,35,128,3,6
	.byte	'reserved_200',0
	.word	54296
	.byte	128,3,3,35,128,4,6
	.byte	'MCS',0
	.word	54286
	.byte	128,1,3,35,128,7,6
	.byte	'reserved_400',0
	.word	54296
	.byte	128,3,3,35,128,8,6
	.byte	'TOM',0
	.word	54307
	.byte	96,3,35,128,11,6
	.byte	'reserved_5E0',0
	.word	54316
	.byte	160,3,3,35,224,11,6
	.byte	'ATOM',0
	.word	54336
	.byte	80,3,35,128,15,6
	.byte	'reserved_7D0',0
	.word	54345
	.byte	176,2,3,35,208,15,6
	.byte	'MCSW0',0
	.word	54327
	.byte	16,3,35,128,18,6
	.byte	'reserved_910',0
	.word	54356
	.byte	48,3,35,144,18,6
	.byte	'MCSW1',0
	.word	54327
	.byte	16,3,35,192,18,0,7
	.word	54365
	.byte	28
	.byte	'Ifx_SRC_GTM',0,16,244,1,3
	.word	54827
	.byte	3
	.byte	'_Ifx_SRC_HSCT',0,16,247,1,25,4,6
	.byte	'SR',0
	.word	52720
	.byte	4,2,35,0,0,7
	.word	54853
	.byte	28
	.byte	'Ifx_SRC_HSCT',0,16,250,1,3
	.word	54886
	.byte	3
	.byte	'_Ifx_SRC_HSM',0,16,253,1,25,8,6
	.byte	'HSM',0
	.word	53154
	.byte	8,2,35,0,0,7
	.word	54913
	.byte	28
	.byte	'Ifx_SRC_HSM',0,16,128,2,3
	.word	54946
	.byte	3
	.byte	'_Ifx_SRC_HSSL',0,16,131,2,25,16,6
	.byte	'COK',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'RDI',0
	.word	52720
	.byte	4,2,35,4,6
	.byte	'ERR',0
	.word	52720
	.byte	4,2,35,8,6
	.byte	'TRG',0
	.word	52720
	.byte	4,2,35,12,0,7
	.word	54972
	.byte	28
	.byte	'Ifx_SRC_HSSL',0,16,137,2,3
	.word	55045
	.byte	16,56
	.word	176
	.byte	17,55,0,3
	.byte	'_Ifx_SRC_I2C',0,16,140,2,25,80,6
	.byte	'BREQ',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'LBREQ',0
	.word	52720
	.byte	4,2,35,4,6
	.byte	'SREQ',0
	.word	52720
	.byte	4,2,35,8,6
	.byte	'LSREQ',0
	.word	52720
	.byte	4,2,35,12,6
	.byte	'ERR',0
	.word	52720
	.byte	4,2,35,16,6
	.byte	'P',0
	.word	52720
	.byte	4,2,35,20,6
	.byte	'reserved_18',0
	.word	55072
	.byte	56,2,35,24,0,7
	.word	55081
	.byte	28
	.byte	'Ifx_SRC_I2C',0,16,149,2,3
	.word	55204
	.byte	3
	.byte	'_Ifx_SRC_LMU',0,16,152,2,25,4,6
	.byte	'SR',0
	.word	52720
	.byte	4,2,35,0,0,7
	.word	55230
	.byte	28
	.byte	'Ifx_SRC_LMU',0,16,155,2,3
	.word	55262
	.byte	3
	.byte	'_Ifx_SRC_MSC',0,16,158,2,25,20,6
	.byte	'SR0',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'SR1',0
	.word	52720
	.byte	4,2,35,4,6
	.byte	'SR2',0
	.word	52720
	.byte	4,2,35,8,6
	.byte	'SR3',0
	.word	52720
	.byte	4,2,35,12,6
	.byte	'SR4',0
	.word	52720
	.byte	4,2,35,16,0,7
	.word	55288
	.byte	28
	.byte	'Ifx_SRC_MSC',0,16,165,2,3
	.word	55373
	.byte	3
	.byte	'_Ifx_SRC_PMU',0,16,168,2,25,4,6
	.byte	'SR',0
	.word	52720
	.byte	4,2,35,0,0,7
	.word	55399
	.byte	28
	.byte	'Ifx_SRC_PMU',0,16,171,2,3
	.word	55431
	.byte	3
	.byte	'_Ifx_SRC_PSI5',0,16,174,2,25,32,6
	.byte	'SR',0
	.word	54241
	.byte	32,2,35,0,0,7
	.word	55457
	.byte	28
	.byte	'Ifx_SRC_PSI5',0,16,177,2,3
	.word	55490
	.byte	3
	.byte	'_Ifx_SRC_PSI5S',0,16,180,2,25,32,6
	.byte	'SR',0
	.word	54241
	.byte	32,2,35,0,0,7
	.word	55517
	.byte	28
	.byte	'Ifx_SRC_PSI5S',0,16,183,2,3
	.word	55551
	.byte	3
	.byte	'_Ifx_SRC_QSPI',0,16,186,2,25,24,6
	.byte	'TX',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'RX',0
	.word	52720
	.byte	4,2,35,4,6
	.byte	'ERR',0
	.word	52720
	.byte	4,2,35,8,6
	.byte	'PT',0
	.word	52720
	.byte	4,2,35,12,6
	.byte	'reserved_10',0
	.word	2678
	.byte	4,2,35,16,6
	.byte	'U',0
	.word	52720
	.byte	4,2,35,20,0,7
	.word	55579
	.byte	28
	.byte	'Ifx_SRC_QSPI',0,16,194,2,3
	.word	55681
	.byte	3
	.byte	'_Ifx_SRC_SCU',0,16,197,2,25,20,6
	.byte	'DTS',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'ERU',0
	.word	54327
	.byte	16,2,35,4,0,7
	.word	55708
	.byte	28
	.byte	'Ifx_SRC_SCU',0,16,201,2,3
	.word	55754
	.byte	16,40
	.word	52720
	.byte	17,9,0,3
	.byte	'_Ifx_SRC_SENT',0,16,204,2,25,40,6
	.byte	'SR',0
	.word	55780
	.byte	40,2,35,0,0,7
	.word	55789
	.byte	28
	.byte	'Ifx_SRC_SENT',0,16,207,2,3
	.word	55822
	.byte	3
	.byte	'_Ifx_SRC_SMU',0,16,210,2,25,12,6
	.byte	'SR',0
	.word	54232
	.byte	12,2,35,0,0,7
	.word	55849
	.byte	28
	.byte	'Ifx_SRC_SMU',0,16,213,2,3
	.word	55881
	.byte	3
	.byte	'_Ifx_SRC_STM',0,16,216,2,25,8,6
	.byte	'SR0',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'SR1',0
	.word	52720
	.byte	4,2,35,4,0,7
	.word	55907
	.byte	28
	.byte	'Ifx_SRC_STM',0,16,220,2,3
	.word	55953
	.byte	3
	.byte	'_Ifx_SRC_VADCCG',0,16,223,2,25,16,6
	.byte	'SR0',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'SR1',0
	.word	52720
	.byte	4,2,35,4,6
	.byte	'SR2',0
	.word	52720
	.byte	4,2,35,8,6
	.byte	'SR3',0
	.word	52720
	.byte	4,2,35,12,0,7
	.word	55979
	.byte	28
	.byte	'Ifx_SRC_VADCCG',0,16,229,2,3
	.word	56054
	.byte	3
	.byte	'_Ifx_SRC_VADCG',0,16,232,2,25,16,6
	.byte	'SR0',0
	.word	52720
	.byte	4,2,35,0,6
	.byte	'SR1',0
	.word	52720
	.byte	4,2,35,4,6
	.byte	'SR2',0
	.word	52720
	.byte	4,2,35,8,6
	.byte	'SR3',0
	.word	52720
	.byte	4,2,35,12,0,7
	.word	56083
	.byte	28
	.byte	'Ifx_SRC_VADCG',0,16,238,2,3
	.word	56157
	.byte	3
	.byte	'_Ifx_SRC_XBAR',0,16,241,2,25,4,6
	.byte	'SRC',0
	.word	52720
	.byte	4,2,35,0,0,7
	.word	56185
	.byte	28
	.byte	'Ifx_SRC_XBAR',0,16,244,2,3
	.word	56219
	.byte	16,4
	.word	52780
	.byte	17,0,0,7
	.word	56246
	.byte	3
	.byte	'_Ifx_SRC_GAGBT',0,16,129,3,25,4,6
	.byte	'AGBT',0
	.word	56255
	.byte	4,2,35,0,0,7
	.word	56260
	.byte	28
	.byte	'Ifx_SRC_GAGBT',0,16,132,3,3
	.word	56296
	.byte	16,48
	.word	52838
	.byte	17,3,0,7
	.word	56324
	.byte	3
	.byte	'_Ifx_SRC_GASCLIN',0,16,135,3,25,48,6
	.byte	'ASCLIN',0
	.word	56333
	.byte	48,2,35,0,0,7
	.word	56338
	.byte	28
	.byte	'Ifx_SRC_GASCLIN',0,16,138,3,3
	.word	56378
	.byte	7
	.word	52925
	.byte	3
	.byte	'_Ifx_SRC_GBCU',0,16,141,3,25,4,6
	.byte	'SPB',0
	.word	56408
	.byte	4,2,35,0,0,7
	.word	56413
	.byte	28
	.byte	'Ifx_SRC_GBCU',0,16,144,3,3
	.word	56447
	.byte	16,64
	.word	52999
	.byte	17,0,0,7
	.word	56474
	.byte	3
	.byte	'_Ifx_SRC_GCAN',0,16,147,3,25,64,6
	.byte	'CAN',0
	.word	56483
	.byte	64,2,35,0,0,7
	.word	56488
	.byte	28
	.byte	'Ifx_SRC_GCAN',0,16,150,3,3
	.word	56522
	.byte	16,32
	.word	53056
	.byte	17,1,0,7
	.word	56549
	.byte	3
	.byte	'_Ifx_SRC_GCCU6',0,16,153,3,25,32,6
	.byte	'CCU6',0
	.word	56558
	.byte	32,2,35,0,0,7
	.word	56563
	.byte	28
	.byte	'Ifx_SRC_GCCU6',0,16,156,3,3
	.word	56599
	.byte	7
	.word	53163
	.byte	3
	.byte	'_Ifx_SRC_GCERBERUS',0,16,159,3,25,8,6
	.byte	'CERBERUS',0
	.word	56627
	.byte	8,2,35,0,0,7
	.word	56632
	.byte	28
	.byte	'Ifx_SRC_GCERBERUS',0,16,162,3,3
	.word	56676
	.byte	16,16
	.word	53229
	.byte	17,0,0,7
	.word	56708
	.byte	3
	.byte	'_Ifx_SRC_GCIF',0,16,165,3,25,16,6
	.byte	'CIF',0
	.word	56717
	.byte	16,2,35,0,0,7
	.word	56722
	.byte	28
	.byte	'Ifx_SRC_GCIF',0,16,168,3,3
	.word	56756
	.byte	16,12
	.word	53329
	.byte	17,2,0,7
	.word	56783
	.byte	3
	.byte	'_Ifx_SRC_GCPU',0,16,171,3,25,12,6
	.byte	'CPU',0
	.word	56792
	.byte	12,2,35,0,0,7
	.word	56797
	.byte	28
	.byte	'Ifx_SRC_GCPU',0,16,174,3,3
	.word	56831
	.byte	16,24
	.word	53399
	.byte	17,0,0,7
	.word	56858
	.byte	3
	.byte	'_Ifx_SRC_GDAM',0,16,177,3,25,24,6
	.byte	'DAM',0
	.word	56867
	.byte	24,2,35,0,0,7
	.word	56872
	.byte	28
	.byte	'Ifx_SRC_GDAM',0,16,180,3,3
	.word	56906
	.byte	16,144,2
	.word	53467
	.byte	17,0,0,7
	.word	56933
	.byte	3
	.byte	'_Ifx_SRC_GDMA',0,16,183,3,25,144,2,6
	.byte	'DMA',0
	.word	56943
	.byte	144,2,2,35,0,0,7
	.word	56948
	.byte	28
	.byte	'Ifx_SRC_GDMA',0,16,186,3,3
	.word	56984
	.byte	16,48
	.word	53560
	.byte	17,5,0,7
	.word	57011
	.byte	3
	.byte	'_Ifx_SRC_GDSADC',0,16,189,3,25,48,6
	.byte	'DSADC',0
	.word	57020
	.byte	48,2,35,0,0,7
	.word	57025
	.byte	28
	.byte	'Ifx_SRC_GDSADC',0,16,192,3,3
	.word	57063
	.byte	16,4
	.word	53636
	.byte	17,0,0,7
	.word	57092
	.byte	3
	.byte	'_Ifx_SRC_GEMEM',0,16,195,3,25,4,6
	.byte	'EMEM',0
	.word	57101
	.byte	4,2,35,0,0,7
	.word	57106
	.byte	28
	.byte	'Ifx_SRC_GEMEM',0,16,198,3,3
	.word	57142
	.byte	16,80
	.word	53696
	.byte	17,0,0,7
	.word	57170
	.byte	3
	.byte	'_Ifx_SRC_GERAY',0,16,201,3,25,80,6
	.byte	'ERAY',0
	.word	57179
	.byte	80,2,35,0,0,7
	.word	57184
	.byte	28
	.byte	'Ifx_SRC_GERAY',0,16,204,3,3
	.word	57220
	.byte	16,4
	.word	53850
	.byte	17,0,0,7
	.word	57248
	.byte	3
	.byte	'_Ifx_SRC_GETH',0,16,207,3,25,4,6
	.byte	'ETH',0
	.word	57257
	.byte	4,2,35,0,0,7
	.word	57262
	.byte	28
	.byte	'Ifx_SRC_GETH',0,16,210,3,3
	.word	57296
	.byte	16,4
	.word	53908
	.byte	17,0,0,7
	.word	57323
	.byte	3
	.byte	'_Ifx_SRC_GFCE',0,16,213,3,25,4,6
	.byte	'FCE',0
	.word	57332
	.byte	4,2,35,0,0,7
	.word	57337
	.byte	28
	.byte	'Ifx_SRC_GFCE',0,16,216,3,3
	.word	57371
	.byte	16,96
	.word	53966
	.byte	17,2,0,7
	.word	57398
	.byte	3
	.byte	'_Ifx_SRC_GGPSR',0,16,219,3,25,96,6
	.byte	'GPSR',0
	.word	57407
	.byte	96,2,35,0,0,7
	.word	57412
	.byte	28
	.byte	'Ifx_SRC_GGPSR',0,16,222,3,3
	.word	57448
	.byte	16,48
	.word	54087
	.byte	17,0,0,7
	.word	57476
	.byte	3
	.byte	'_Ifx_SRC_GGPT12',0,16,225,3,25,48,6
	.byte	'GPT12',0
	.word	57485
	.byte	48,2,35,0,0,7
	.word	57490
	.byte	28
	.byte	'Ifx_SRC_GGPT12',0,16,228,3,3
	.word	57528
	.byte	16,208,18
	.word	54365
	.byte	17,0,0,7
	.word	57557
	.byte	3
	.byte	'_Ifx_SRC_GGTM',0,16,231,3,25,208,18,6
	.byte	'GTM',0
	.word	57567
	.byte	208,18,2,35,0,0,7
	.word	57572
	.byte	28
	.byte	'Ifx_SRC_GGTM',0,16,234,3,3
	.word	57608
	.byte	16,4
	.word	54853
	.byte	17,0,0,7
	.word	57635
	.byte	3
	.byte	'_Ifx_SRC_GHSCT',0,16,237,3,25,4,6
	.byte	'HSCT',0
	.word	57644
	.byte	4,2,35,0,0,7
	.word	57649
	.byte	28
	.byte	'Ifx_SRC_GHSCT',0,16,240,3,3
	.word	57685
	.byte	16,8
	.word	54913
	.byte	17,0,0,7
	.word	57713
	.byte	3
	.byte	'_Ifx_SRC_GHSM',0,16,243,3,25,8,6
	.byte	'HSM',0
	.word	57722
	.byte	8,2,35,0,0,7
	.word	57727
	.byte	28
	.byte	'Ifx_SRC_GHSM',0,16,246,3,3
	.word	57761
	.byte	16,64
	.word	54972
	.byte	17,3,0,7
	.word	57788
	.byte	3
	.byte	'_Ifx_SRC_GHSSL',0,16,249,3,25,68,6
	.byte	'HSSL',0
	.word	57797
	.byte	64,2,35,0,6
	.byte	'EXI',0
	.word	52720
	.byte	4,2,35,64,0,7
	.word	57802
	.byte	28
	.byte	'Ifx_SRC_GHSSL',0,16,253,3,3
	.word	57851
	.byte	16,80
	.word	55081
	.byte	17,0,0,7
	.word	57879
	.byte	3
	.byte	'_Ifx_SRC_GI2C',0,16,128,4,25,80,6
	.byte	'I2C',0
	.word	57888
	.byte	80,2,35,0,0,7
	.word	57893
	.byte	28
	.byte	'Ifx_SRC_GI2C',0,16,131,4,3
	.word	57927
	.byte	16,4
	.word	55230
	.byte	17,0,0,7
	.word	57954
	.byte	3
	.byte	'_Ifx_SRC_GLMU',0,16,134,4,25,4,6
	.byte	'LMU',0
	.word	57963
	.byte	4,2,35,0,0,7
	.word	57968
	.byte	28
	.byte	'Ifx_SRC_GLMU',0,16,137,4,3
	.word	58002
	.byte	16,40
	.word	55288
	.byte	17,1,0,7
	.word	58029
	.byte	3
	.byte	'_Ifx_SRC_GMSC',0,16,140,4,25,40,6
	.byte	'MSC',0
	.word	58038
	.byte	40,2,35,0,0,7
	.word	58043
	.byte	28
	.byte	'Ifx_SRC_GMSC',0,16,143,4,3
	.word	58077
	.byte	16,8
	.word	55399
	.byte	17,1,0,7
	.word	58104
	.byte	3
	.byte	'_Ifx_SRC_GPMU',0,16,146,4,25,8,6
	.byte	'PMU',0
	.word	58113
	.byte	8,2,35,0,0,7
	.word	58118
	.byte	28
	.byte	'Ifx_SRC_GPMU',0,16,149,4,3
	.word	58152
	.byte	16,32
	.word	55457
	.byte	17,0,0,7
	.word	58179
	.byte	3
	.byte	'_Ifx_SRC_GPSI5',0,16,152,4,25,32,6
	.byte	'PSI5',0
	.word	58188
	.byte	32,2,35,0,0,7
	.word	58193
	.byte	28
	.byte	'Ifx_SRC_GPSI5',0,16,155,4,3
	.word	58229
	.byte	16,32
	.word	55517
	.byte	17,0,0,7
	.word	58257
	.byte	3
	.byte	'_Ifx_SRC_GPSI5S',0,16,158,4,25,32,6
	.byte	'PSI5S',0
	.word	58266
	.byte	32,2,35,0,0,7
	.word	58271
	.byte	28
	.byte	'Ifx_SRC_GPSI5S',0,16,161,4,3
	.word	58309
	.byte	16,96
	.word	55579
	.byte	17,3,0,7
	.word	58338
	.byte	3
	.byte	'_Ifx_SRC_GQSPI',0,16,164,4,25,96,6
	.byte	'QSPI',0
	.word	58347
	.byte	96,2,35,0,0,7
	.word	58352
	.byte	28
	.byte	'Ifx_SRC_GQSPI',0,16,167,4,3
	.word	58388
	.byte	7
	.word	55708
	.byte	3
	.byte	'_Ifx_SRC_GSCU',0,16,170,4,25,20,6
	.byte	'SCU',0
	.word	58416
	.byte	20,2,35,0,0,7
	.word	58421
	.byte	28
	.byte	'Ifx_SRC_GSCU',0,16,173,4,3
	.word	58455
	.byte	16,40
	.word	55789
	.byte	17,0,0,7
	.word	58482
	.byte	3
	.byte	'_Ifx_SRC_GSENT',0,16,176,4,25,40,6
	.byte	'SENT',0
	.word	58491
	.byte	40,2,35,0,0,7
	.word	58496
	.byte	28
	.byte	'Ifx_SRC_GSENT',0,16,179,4,3
	.word	58532
	.byte	16,12
	.word	55849
	.byte	17,0,0,7
	.word	58560
	.byte	3
	.byte	'_Ifx_SRC_GSMU',0,16,182,4,25,12,6
	.byte	'SMU',0
	.word	58569
	.byte	12,2,35,0,0,7
	.word	58574
	.byte	28
	.byte	'Ifx_SRC_GSMU',0,16,185,4,3
	.word	58608
	.byte	16,24
	.word	55907
	.byte	17,2,0,7
	.word	58635
	.byte	3
	.byte	'_Ifx_SRC_GSTM',0,16,188,4,25,24,6
	.byte	'STM',0
	.word	58644
	.byte	24,2,35,0,0,7
	.word	58649
	.byte	28
	.byte	'Ifx_SRC_GSTM',0,16,191,4,3
	.word	58683
	.byte	16,128,1
	.word	56083
	.byte	17,7,0,7
	.word	58710
	.byte	16,160,1
	.word	176
	.byte	17,159,1,0,16,32
	.word	55979
	.byte	17,1,0,7
	.word	58736
	.byte	3
	.byte	'_Ifx_SRC_GVADC',0,16,194,4,25,192,2,6
	.byte	'G',0
	.word	58720
	.byte	128,1,2,35,0,6
	.byte	'reserved_80',0
	.word	58725
	.byte	160,1,3,35,128,1,6
	.byte	'CG',0
	.word	58745
	.byte	32,3,35,160,2,0,7
	.word	58750
	.byte	28
	.byte	'Ifx_SRC_GVADC',0,16,199,4,3
	.word	58821
	.byte	7
	.word	56185
	.byte	3
	.byte	'_Ifx_SRC_GXBAR',0,16,202,4,25,4,6
	.byte	'XBAR',0
	.word	58849
	.byte	4,2,35,0,0,7
	.word	58854
	.byte	28
	.byte	'Ifx_SRC_GXBAR',0,16,205,4,3
	.word	58890
	.byte	14,5,118,9,1,15
	.byte	'IfxCpu_CounterMode_normal',0,0,15
	.byte	'IfxCpu_CounterMode_task',0,1,0,28
	.byte	'IfxCpu_CounterMode',0,5,122,3
	.word	58918
	.byte	29,5,132,1,9,6,6
	.byte	'counter',0
	.word	1443
	.byte	4,2,35,0,6
	.byte	'overlfow',0
	.word	176
	.byte	1,2,35,4,0,28
	.byte	'IfxCpu_Counter',0,5,136,1,3
	.word	59005
	.byte	29,5,144,1,9,32,6
	.byte	'instruction',0
	.word	59005
	.byte	6,2,35,0,6
	.byte	'clock',0
	.word	59005
	.byte	6,2,35,6,6
	.byte	'counter1',0
	.word	59005
	.byte	6,2,35,12,6
	.byte	'counter2',0
	.word	59005
	.byte	6,2,35,18,6
	.byte	'counter3',0
	.word	59005
	.byte	6,2,35,24,0,28
	.byte	'IfxCpu_Perf',0,5,151,1,3
	.word	59071
	.byte	3
	.byte	'_Ifx_STM_ACCEN0_Bits',0,17,45,16,4,4
	.byte	'EN0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'EN1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'EN2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'EN3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'EN4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'EN5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'EN6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'EN7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'EN8',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'EN9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'EN10',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'EN11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'EN12',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'EN13',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'EN14',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'EN15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'EN16',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'EN17',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'EN18',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'EN19',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'EN20',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'EN21',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'EN22',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'EN23',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'EN24',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'EN25',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'EN26',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'EN27',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'EN28',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'EN29',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'EN30',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'EN31',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_STM_ACCEN0_Bits',0,17,79,3
	.word	59189
	.byte	3
	.byte	'_Ifx_STM_ACCEN1_Bits',0,17,82,16,4,4
	.byte	'reserved_0',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_STM_ACCEN1_Bits',0,17,85,3
	.word	59746
	.byte	3
	.byte	'_Ifx_STM_CAP_Bits',0,17,88,16,4,4
	.byte	'STMCAP63_32',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_STM_CAP_Bits',0,17,91,3
	.word	59823
	.byte	3
	.byte	'_Ifx_STM_CAPSV_Bits',0,17,94,16,4,4
	.byte	'STMCAP63_32',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_STM_CAPSV_Bits',0,17,97,3
	.word	59895
	.byte	3
	.byte	'_Ifx_STM_CLC_Bits',0,17,100,16,4,4
	.byte	'DISR',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'DISS',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'EDIS',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'reserved_4',0,4
	.word	153
	.byte	28,0,2,35,0,0,28
	.byte	'Ifx_STM_CLC_Bits',0,17,107,3
	.word	59971
	.byte	3
	.byte	'_Ifx_STM_CMCON_Bits',0,17,110,16,4,4
	.byte	'MSIZE0',0,1
	.word	176
	.byte	5,3,2,35,0,4
	.byte	'reserved_5',0,1
	.word	176
	.byte	3,0,2,35,0,4
	.byte	'MSTART0',0,1
	.word	176
	.byte	5,3,2,35,1,4
	.byte	'reserved_13',0,1
	.word	176
	.byte	3,0,2,35,1,4
	.byte	'MSIZE1',0,1
	.word	176
	.byte	5,3,2,35,2,4
	.byte	'reserved_21',0,1
	.word	176
	.byte	3,0,2,35,2,4
	.byte	'MSTART1',0,1
	.word	176
	.byte	5,3,2,35,3,4
	.byte	'reserved_29',0,1
	.word	176
	.byte	3,0,2,35,3,0,28
	.byte	'Ifx_STM_CMCON_Bits',0,17,120,3
	.word	60112
	.byte	3
	.byte	'_Ifx_STM_CMP_Bits',0,17,123,16,4,4
	.byte	'CMPVAL',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_STM_CMP_Bits',0,17,126,3
	.word	60330
	.byte	3
	.byte	'_Ifx_STM_ICR_Bits',0,17,129,1,16,4,4
	.byte	'CMP0EN',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'CMP0IR',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'CMP0OS',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'reserved_3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'CMP1EN',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'CMP1IR',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'CMP1OS',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'reserved_7',0,4
	.word	153
	.byte	25,0,2,35,0,0,28
	.byte	'Ifx_STM_ICR_Bits',0,17,139,1,3
	.word	60397
	.byte	3
	.byte	'_Ifx_STM_ID_Bits',0,17,142,1,16,4,4
	.byte	'MODREV',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'MODTYPE',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'MODNUMBER',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_STM_ID_Bits',0,17,147,1,3
	.word	60600
	.byte	3
	.byte	'_Ifx_STM_ISCR_Bits',0,17,150,1,16,4,4
	.byte	'CMP0IRR',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'CMP0IRS',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'CMP1IRR',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'CMP1IRS',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'reserved_4',0,4
	.word	153
	.byte	28,0,2,35,0,0,28
	.byte	'Ifx_STM_ISCR_Bits',0,17,157,1,3
	.word	60707
	.byte	3
	.byte	'_Ifx_STM_KRST0_Bits',0,17,160,1,16,4,4
	.byte	'RST',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'RSTSTAT',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,4
	.word	153
	.byte	30,0,2,35,0,0,28
	.byte	'Ifx_STM_KRST0_Bits',0,17,165,1,3
	.word	60858
	.byte	3
	.byte	'_Ifx_STM_KRST1_Bits',0,17,168,1,16,4,4
	.byte	'RST',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'reserved_1',0,4
	.word	153
	.byte	31,0,2,35,0,0,28
	.byte	'Ifx_STM_KRST1_Bits',0,17,172,1,3
	.word	60969
	.byte	3
	.byte	'_Ifx_STM_KRSTCLR_Bits',0,17,175,1,16,4,4
	.byte	'CLR',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'reserved_1',0,4
	.word	153
	.byte	31,0,2,35,0,0,28
	.byte	'Ifx_STM_KRSTCLR_Bits',0,17,179,1,3
	.word	61061
	.byte	3
	.byte	'_Ifx_STM_OCS_Bits',0,17,182,1,16,4,4
	.byte	'reserved_0',0,4
	.word	153
	.byte	24,8,2,35,0,4
	.byte	'SUS',0,1
	.word	176
	.byte	4,4,2,35,3,4
	.byte	'SUS_P',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'SUSSTA',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'reserved_30',0,1
	.word	176
	.byte	2,0,2,35,3,0,28
	.byte	'Ifx_STM_OCS_Bits',0,17,189,1,3
	.word	61157
	.byte	3
	.byte	'_Ifx_STM_TIM0_Bits',0,17,192,1,16,4,4
	.byte	'STM31_0',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_STM_TIM0_Bits',0,17,195,1,3
	.word	61303
	.byte	3
	.byte	'_Ifx_STM_TIM0SV_Bits',0,17,198,1,16,4,4
	.byte	'STM31_0',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_STM_TIM0SV_Bits',0,17,201,1,3
	.word	61375
	.byte	3
	.byte	'_Ifx_STM_TIM1_Bits',0,17,204,1,16,4,4
	.byte	'STM35_4',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_STM_TIM1_Bits',0,17,207,1,3
	.word	61451
	.byte	3
	.byte	'_Ifx_STM_TIM2_Bits',0,17,210,1,16,4,4
	.byte	'STM39_8',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_STM_TIM2_Bits',0,17,213,1,3
	.word	61523
	.byte	3
	.byte	'_Ifx_STM_TIM3_Bits',0,17,216,1,16,4,4
	.byte	'STM43_12',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_STM_TIM3_Bits',0,17,219,1,3
	.word	61595
	.byte	3
	.byte	'_Ifx_STM_TIM4_Bits',0,17,222,1,16,4,4
	.byte	'STM47_16',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_STM_TIM4_Bits',0,17,225,1,3
	.word	61668
	.byte	3
	.byte	'_Ifx_STM_TIM5_Bits',0,17,228,1,16,4,4
	.byte	'STM51_20',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_STM_TIM5_Bits',0,17,231,1,3
	.word	61741
	.byte	3
	.byte	'_Ifx_STM_TIM6_Bits',0,17,234,1,16,4,4
	.byte	'STM63_32',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_STM_TIM6_Bits',0,17,237,1,3
	.word	61814
	.byte	5,17,245,1,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	59189
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_ACCEN0',0,17,253,1,3
	.word	61887
	.byte	5,17,128,2,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	59746
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_ACCEN1',0,17,136,2,3
	.word	61951
	.byte	5,17,139,2,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	59823
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_CAP',0,17,147,2,3
	.word	62015
	.byte	5,17,150,2,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	59895
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_CAPSV',0,17,158,2,3
	.word	62076
	.byte	5,17,161,2,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	59971
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_CLC',0,17,169,2,3
	.word	62139
	.byte	5,17,172,2,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	60112
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_CMCON',0,17,180,2,3
	.word	62200
	.byte	5,17,183,2,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	60330
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_CMP',0,17,191,2,3
	.word	62263
	.byte	5,17,194,2,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	60397
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_ICR',0,17,202,2,3
	.word	62324
	.byte	5,17,205,2,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	60600
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_ID',0,17,213,2,3
	.word	62385
	.byte	5,17,216,2,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	60707
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_ISCR',0,17,224,2,3
	.word	62445
	.byte	5,17,227,2,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	60858
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_KRST0',0,17,235,2,3
	.word	62507
	.byte	5,17,238,2,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	60969
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_KRST1',0,17,246,2,3
	.word	62570
	.byte	5,17,249,2,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	61061
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_KRSTCLR',0,17,129,3,3
	.word	62633
	.byte	5,17,132,3,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	61157
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_OCS',0,17,140,3,3
	.word	62698
	.byte	5,17,143,3,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	61303
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_TIM0',0,17,151,3,3
	.word	62759
	.byte	5,17,154,3,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	61375
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_TIM0SV',0,17,162,3,3
	.word	62821
	.byte	5,17,165,3,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	61451
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_TIM1',0,17,173,3,3
	.word	62885
	.byte	5,17,176,3,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	61523
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_TIM2',0,17,184,3,3
	.word	62947
	.byte	5,17,187,3,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	61595
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_TIM3',0,17,195,3,3
	.word	63009
	.byte	5,17,198,3,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	61668
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_TIM4',0,17,206,3,3
	.word	63071
	.byte	5,17,209,3,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	61741
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_TIM5',0,17,217,3,3
	.word	63133
	.byte	5,17,220,3,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	61814
	.byte	4,2,35,0,0,28
	.byte	'Ifx_STM_TIM6',0,17,228,3,3
	.word	63195
	.byte	3
	.byte	'_Ifx_FLASH_ACCEN0_Bits',0,10,45,16,4,4
	.byte	'EN0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'EN1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'EN2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'EN3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'EN4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'EN5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'EN6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'EN7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'EN8',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'EN9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'EN10',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'EN11',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'EN12',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'EN13',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'EN14',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'EN15',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'EN16',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'EN17',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'EN18',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'EN19',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'EN20',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'EN21',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'EN22',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'EN23',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'EN24',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'EN25',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'EN26',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'EN27',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'EN28',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'EN29',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'EN30',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'EN31',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_FLASH_ACCEN0_Bits',0,10,79,3
	.word	63257
	.byte	3
	.byte	'_Ifx_FLASH_ACCEN1_Bits',0,10,82,16,4,4
	.byte	'reserved_0',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_FLASH_ACCEN1_Bits',0,10,85,3
	.word	63818
	.byte	3
	.byte	'_Ifx_FLASH_CBAB_CFG_Bits',0,10,88,16,4,4
	.byte	'SEL',0,1
	.word	176
	.byte	6,2,2,35,0,4
	.byte	'reserved_6',0,1
	.word	176
	.byte	2,0,2,35,0,4
	.byte	'CLR',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'DIS',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'reserved_10',0,4
	.word	153
	.byte	22,0,2,35,0,0,28
	.byte	'Ifx_FLASH_CBAB_CFG_Bits',0,10,95,3
	.word	63899
	.byte	3
	.byte	'_Ifx_FLASH_CBAB_STAT_Bits',0,10,98,16,4,4
	.byte	'VLD0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'VLD1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'VLD2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'VLD3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'VLD4',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'VLD5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'VLD6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'VLD7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'VLD8',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'VLD9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'reserved_10',0,4
	.word	153
	.byte	22,0,2,35,0,0,28
	.byte	'Ifx_FLASH_CBAB_STAT_Bits',0,10,111,3
	.word	64052
	.byte	3
	.byte	'_Ifx_FLASH_CBAB_TOP_Bits',0,10,114,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	5,3,2,35,0,4
	.byte	'ADDR',0,4
	.word	153
	.byte	19,8,2,35,0,4
	.byte	'ERR',0,1
	.word	176
	.byte	6,2,2,35,3,4
	.byte	'VLD',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'CLR',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_FLASH_CBAB_TOP_Bits',0,10,121,3
	.word	64300
	.byte	3
	.byte	'_Ifx_FLASH_COMM0_Bits',0,10,124,16,4,4
	.byte	'STATUS',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'reserved_8',0,4
	.word	153
	.byte	24,0,2,35,0,0,28
	.byte	'Ifx_FLASH_COMM0_Bits',0,10,128,1,3
	.word	64446
	.byte	3
	.byte	'_Ifx_FLASH_COMM1_Bits',0,10,131,1,16,4,4
	.byte	'STATUS',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'DATA',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_FLASH_COMM1_Bits',0,10,136,1,3
	.word	64544
	.byte	3
	.byte	'_Ifx_FLASH_COMM2_Bits',0,10,139,1,16,4,4
	.byte	'STATUS',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'DATA',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_FLASH_COMM2_Bits',0,10,144,1,3
	.word	64660
	.byte	3
	.byte	'_Ifx_FLASH_ECCRD_Bits',0,10,147,1,16,4,4
	.byte	'RCODE',0,4
	.word	153
	.byte	22,10,2,35,0,4
	.byte	'reserved_22',0,2
	.word	193
	.byte	8,2,2,35,2,4
	.byte	'EDCERRINJ',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'ECCORDIS',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_FLASH_ECCRD_Bits',0,10,153,1,3
	.word	64776
	.byte	3
	.byte	'_Ifx_FLASH_ECCRP_Bits',0,10,156,1,16,4,4
	.byte	'RCODE',0,4
	.word	153
	.byte	22,10,2,35,0,4
	.byte	'reserved_22',0,2
	.word	193
	.byte	8,2,2,35,2,4
	.byte	'EDCERRINJ',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'ECCORDIS',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_FLASH_ECCRP_Bits',0,10,162,1,3
	.word	64916
	.byte	3
	.byte	'_Ifx_FLASH_ECCW_Bits',0,10,165,1,16,4,4
	.byte	'WCODE',0,4
	.word	153
	.byte	22,10,2,35,0,4
	.byte	'reserved_22',0,2
	.word	193
	.byte	8,2,2,35,2,4
	.byte	'DECENCDIS',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'PECENCDIS',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_FLASH_ECCW_Bits',0,10,171,1,3
	.word	65056
	.byte	28
	.byte	'Ifx_FLASH_FCON_Bits',0,10,193,1,3
	.word	12326
	.byte	3
	.byte	'_Ifx_FLASH_FPRO_Bits',0,10,196,1,16,4,4
	.byte	'PROINP',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'PRODISP',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'PROIND',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'PRODISD',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'PROINHSMCOTP',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'RES5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'PROINOTP',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'RES7',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'PROINDBG',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'PRODISDBG',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'PROINHSM',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'reserved_11',0,1
	.word	176
	.byte	5,0,2,35,1,4
	.byte	'DCFP',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'DDFP',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'DDFPX',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'reserved_19',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'DDFD',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'reserved_21',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'ENPE',0,1
	.word	176
	.byte	2,0,2,35,2,4
	.byte	'reserved_24',0,1
	.word	176
	.byte	8,0,2,35,3,0,28
	.byte	'Ifx_FLASH_FPRO_Bits',0,10,218,1,3
	.word	65224
	.byte	3
	.byte	'_Ifx_FLASH_FSR_Bits',0,10,221,1,16,4,4
	.byte	'FABUSY',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'D0BUSY',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'D1BUSY',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'P0BUSY',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'P1BUSY',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'RES5',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'RES6',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'PROG',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'ERASE',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'PFPAGE',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'DFPAGE',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'OPER',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'SQER',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'PROER',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'PFSBER',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'PFDBER',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'PFMBER',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'RES17',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'DFSBER',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'DFDBER',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'DFTBER',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'DFMBER',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'SRIADDERR',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'reserved_23',0,2
	.word	193
	.byte	2,7,2,35,2,4
	.byte	'PVER',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'EVER',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'SPND',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'SLM',0,1
	.word	176
	.byte	1,3,2,35,3,4
	.byte	'reserved_29',0,1
	.word	176
	.byte	1,2,2,35,3,4
	.byte	'ORIER',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'reserved_31',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_FLASH_FSR_Bits',0,10,254,1,3
	.word	65665
	.byte	3
	.byte	'_Ifx_FLASH_HSMFCON_Bits',0,10,129,2,16,4,4
	.byte	'LCKHSMUCB',0,1
	.word	176
	.byte	2,6,2,35,0,4
	.byte	'reserved_2',0,4
	.word	153
	.byte	22,8,2,35,0,4
	.byte	'VOPERM',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'SQERM',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'reserved_26',0,1
	.word	176
	.byte	5,1,2,35,3,4
	.byte	'EOBM',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_FLASH_HSMFCON_Bits',0,10,137,2,3
	.word	66273
	.byte	3
	.byte	'_Ifx_FLASH_HSMFSR_Bits',0,10,140,2,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	2,6,2,35,0,4
	.byte	'D1BUSY',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'reserved_3',0,1
	.word	176
	.byte	4,1,2,35,0,4
	.byte	'PROG',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'ERASE',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'reserved_9',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'DFPAGE',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'OPER',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'SQER',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'reserved_13',0,4
	.word	153
	.byte	12,7,2,35,0,4
	.byte	'PVER',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'EVER',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'SPND',0,1
	.word	176
	.byte	1,4,2,35,3,4
	.byte	'reserved_28',0,1
	.word	176
	.byte	4,0,2,35,3,0,28
	.byte	'Ifx_FLASH_HSMFSR_Bits',0,10,156,2,3
	.word	66453
	.byte	3
	.byte	'_Ifx_FLASH_HSMMARD_Bits',0,10,159,2,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'SELD1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'SPND',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'SPNDERR',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'reserved_5',0,4
	.word	153
	.byte	27,0,2,35,0,0,28
	.byte	'Ifx_FLASH_HSMMARD_Bits',0,10,167,2,3
	.word	66775
	.byte	3
	.byte	'_Ifx_FLASH_HSMRRAD_Bits',0,10,170,2,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	3,5,2,35,0,4
	.byte	'ADD',0,4
	.word	153
	.byte	29,0,2,35,0,0,28
	.byte	'Ifx_FLASH_HSMRRAD_Bits',0,10,174,2,3
	.word	66956
	.byte	3
	.byte	'_Ifx_FLASH_HSMRRCT_Bits',0,10,177,2,16,4,4
	.byte	'STRT',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'STP',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'BUSY',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'DONE',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'ERR',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'reserved_5',0,1
	.word	176
	.byte	3,0,2,35,0,4
	.byte	'EOBM',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'reserved_9',0,1
	.word	176
	.byte	7,0,2,35,1,4
	.byte	'CNT',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_FLASH_HSMRRCT_Bits',0,10,188,2,3
	.word	67056
	.byte	3
	.byte	'_Ifx_FLASH_HSMRRD0_Bits',0,10,191,2,16,4,4
	.byte	'DATA',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_FLASH_HSMRRD0_Bits',0,10,194,2,3
	.word	67272
	.byte	3
	.byte	'_Ifx_FLASH_HSMRRD1_Bits',0,10,197,2,16,4,4
	.byte	'DATA',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_FLASH_HSMRRD1_Bits',0,10,200,2,3
	.word	67351
	.byte	3
	.byte	'_Ifx_FLASH_ID_Bits',0,10,203,2,16,4,4
	.byte	'MOD_REV',0,1
	.word	176
	.byte	8,0,2,35,0,4
	.byte	'MOD_TYPE',0,1
	.word	176
	.byte	8,0,2,35,1,4
	.byte	'MODNUMBER',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_FLASH_ID_Bits',0,10,208,2,3
	.word	67430
	.byte	3
	.byte	'_Ifx_FLASH_MARD_Bits',0,10,211,2,16,4,4
	.byte	'HMARGIN',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'SELD0',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'reserved_2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'SPND',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'SPNDERR',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'reserved_5',0,2
	.word	193
	.byte	10,1,2,35,0,4
	.byte	'TRAPDIS',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_FLASH_MARD_Bits',0,10,221,2,3
	.word	67543
	.byte	3
	.byte	'_Ifx_FLASH_MARP_Bits',0,10,224,2,16,4,4
	.byte	'SELP0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'SELP1',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'RES2',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'RES3',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'reserved_4',0,2
	.word	193
	.byte	11,1,2,35,0,4
	.byte	'TRAPDIS',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_FLASH_MARP_Bits',0,10,233,2,3
	.word	67757
	.byte	3
	.byte	'_Ifx_FLASH_PROCOND_Bits',0,10,236,2,16,4,4
	.byte	'L',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'NSAFECC',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'RAMIN',0,1
	.word	176
	.byte	2,4,2,35,0,4
	.byte	'RAMINSEL',0,1
	.word	176
	.byte	4,0,2,35,0,4
	.byte	'OSCCFG',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'MODE',0,1
	.word	176
	.byte	2,5,2,35,1,4
	.byte	'APREN',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'CAP0EN',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'CAP1EN',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'CAP2EN',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'CAP3EN',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'ESR0CNT',0,2
	.word	193
	.byte	12,4,2,35,2,4
	.byte	'RES29',0,1
	.word	176
	.byte	2,2,2,35,3,4
	.byte	'RES30',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'RPRO',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_FLASH_PROCOND_Bits',0,10,253,2,3
	.word	67944
	.byte	3
	.byte	'_Ifx_FLASH_PROCONDBG_Bits',0,10,128,3,16,4,4
	.byte	'OCDSDIS',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'DBGIFLCK',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'EDM',0,1
	.word	176
	.byte	2,4,2,35,0,4
	.byte	'reserved_4',0,4
	.word	153
	.byte	28,0,2,35,0,0,28
	.byte	'Ifx_FLASH_PROCONDBG_Bits',0,10,134,3,3
	.word	68268
	.byte	3
	.byte	'_Ifx_FLASH_PROCONHSM_Bits',0,10,137,3,16,4,4
	.byte	'HSMDBGDIS',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'DBGIFLCK',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'TSTIFLCK',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'HSMTSTDIS',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'RES15',0,2
	.word	193
	.byte	12,0,2,35,0,4
	.byte	'reserved_16',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_FLASH_PROCONHSM_Bits',0,10,145,3,3
	.word	68411
	.byte	3
	.byte	'_Ifx_FLASH_PROCONHSMCOTP_Bits',0,10,148,3,16,4,4
	.byte	'HSMBOOTEN',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'SSWWAIT',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'HSMDX',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'HSM6X',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'HSM16X',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'HSM17X',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'S6ROM',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'HSMENPINS',0,2
	.word	193
	.byte	2,7,2,35,0,4
	.byte	'HSMENRES',0,1
	.word	176
	.byte	2,5,2,35,1,4
	.byte	'DESTDBG',0,1
	.word	176
	.byte	2,3,2,35,1,4
	.byte	'BLKFLAN',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'reserved_14',0,1
	.word	176
	.byte	2,0,2,35,1,4
	.byte	'S16ROM',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'S17ROM',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'reserved_18',0,2
	.word	193
	.byte	14,0,2,35,2,0,28
	.byte	'Ifx_FLASH_PROCONHSMCOTP_Bits',0,10,165,3,3
	.word	68600
	.byte	3
	.byte	'_Ifx_FLASH_PROCONOTP_Bits',0,10,168,3,16,4,4
	.byte	'S0ROM',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'S1ROM',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'S2ROM',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'S3ROM',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'S4ROM',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'S5ROM',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'S6ROM',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'S7ROM',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'S8ROM',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'S9ROM',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'S10ROM',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'S11ROM',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'S12ROM',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'S13ROM',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'S14ROM',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'S15ROM',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'S16ROM',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'S17ROM',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'S18ROM',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'S19ROM',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'S20ROM',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'S21ROM',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'S22ROM',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'S23ROM',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'S24ROM',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'S25ROM',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'S26ROM',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'reserved_27',0,1
	.word	176
	.byte	2,3,2,35,3,4
	.byte	'BML',0,1
	.word	176
	.byte	2,1,2,35,3,4
	.byte	'TP',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_FLASH_PROCONOTP_Bits',0,10,200,3,3
	.word	68963
	.byte	3
	.byte	'_Ifx_FLASH_PROCONP_Bits',0,10,203,3,16,4,4
	.byte	'S0L',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'S1L',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'S2L',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'S3L',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'S4L',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'S5L',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'S6L',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'S7L',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'S8L',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'S9L',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'S10L',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'S11L',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'S12L',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'S13L',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'S14L',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'S15L',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'S16L',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'S17L',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'S18L',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'S19L',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'S20L',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'S21L',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'S22L',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'S23L',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'S24L',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'S25L',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'S26L',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'reserved_27',0,1
	.word	176
	.byte	4,1,2,35,3,4
	.byte	'RPRO',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_FLASH_PROCONP_Bits',0,10,234,3,3
	.word	69558
	.byte	3
	.byte	'_Ifx_FLASH_PROCONWOP_Bits',0,10,237,3,16,4,4
	.byte	'S0WOP',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'S1WOP',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'S2WOP',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'S3WOP',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'S4WOP',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'S5WOP',0,1
	.word	176
	.byte	1,2,2,35,0,4
	.byte	'S6WOP',0,1
	.word	176
	.byte	1,1,2,35,0,4
	.byte	'S7WOP',0,1
	.word	176
	.byte	1,0,2,35,0,4
	.byte	'S8WOP',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'S9WOP',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'S10WOP',0,1
	.word	176
	.byte	1,5,2,35,1,4
	.byte	'S11WOP',0,1
	.word	176
	.byte	1,4,2,35,1,4
	.byte	'S12WOP',0,1
	.word	176
	.byte	1,3,2,35,1,4
	.byte	'S13WOP',0,1
	.word	176
	.byte	1,2,2,35,1,4
	.byte	'S14WOP',0,1
	.word	176
	.byte	1,1,2,35,1,4
	.byte	'S15WOP',0,1
	.word	176
	.byte	1,0,2,35,1,4
	.byte	'S16WOP',0,1
	.word	176
	.byte	1,7,2,35,2,4
	.byte	'S17WOP',0,1
	.word	176
	.byte	1,6,2,35,2,4
	.byte	'S18WOP',0,1
	.word	176
	.byte	1,5,2,35,2,4
	.byte	'S19WOP',0,1
	.word	176
	.byte	1,4,2,35,2,4
	.byte	'S20WOP',0,1
	.word	176
	.byte	1,3,2,35,2,4
	.byte	'S21WOP',0,1
	.word	176
	.byte	1,2,2,35,2,4
	.byte	'S22WOP',0,1
	.word	176
	.byte	1,1,2,35,2,4
	.byte	'S23WOP',0,1
	.word	176
	.byte	1,0,2,35,2,4
	.byte	'S24WOP',0,1
	.word	176
	.byte	1,7,2,35,3,4
	.byte	'S25WOP',0,1
	.word	176
	.byte	1,6,2,35,3,4
	.byte	'S26WOP',0,1
	.word	176
	.byte	1,5,2,35,3,4
	.byte	'reserved_27',0,1
	.word	176
	.byte	4,1,2,35,3,4
	.byte	'DATM',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_FLASH_PROCONWOP_Bits',0,10,140,4,3
	.word	70082
	.byte	3
	.byte	'_Ifx_FLASH_RDB_CFG0_Bits',0,10,143,4,16,4,4
	.byte	'TAG',0,1
	.word	176
	.byte	6,2,2,35,0,4
	.byte	'reserved_6',0,4
	.word	153
	.byte	26,0,2,35,0,0,28
	.byte	'Ifx_FLASH_RDB_CFG0_Bits',0,10,147,4,3
	.word	70664
	.byte	3
	.byte	'_Ifx_FLASH_RDB_CFG1_Bits',0,10,150,4,16,4,4
	.byte	'TAG',0,1
	.word	176
	.byte	6,2,2,35,0,4
	.byte	'reserved_6',0,4
	.word	153
	.byte	26,0,2,35,0,0,28
	.byte	'Ifx_FLASH_RDB_CFG1_Bits',0,10,154,4,3
	.word	70766
	.byte	3
	.byte	'_Ifx_FLASH_RDB_CFG2_Bits',0,10,157,4,16,4,4
	.byte	'TAG',0,1
	.word	176
	.byte	6,2,2,35,0,4
	.byte	'reserved_6',0,4
	.word	153
	.byte	26,0,2,35,0,0,28
	.byte	'Ifx_FLASH_RDB_CFG2_Bits',0,10,161,4,3
	.word	70868
	.byte	3
	.byte	'_Ifx_FLASH_RRAD_Bits',0,10,164,4,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	3,5,2,35,0,4
	.byte	'ADD',0,4
	.word	153
	.byte	29,0,2,35,0,0,28
	.byte	'Ifx_FLASH_RRAD_Bits',0,10,168,4,3
	.word	70970
	.byte	3
	.byte	'_Ifx_FLASH_RRCT_Bits',0,10,171,4,16,4,4
	.byte	'STRT',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'STP',0,1
	.word	176
	.byte	1,6,2,35,0,4
	.byte	'BUSY',0,1
	.word	176
	.byte	1,5,2,35,0,4
	.byte	'DONE',0,1
	.word	176
	.byte	1,4,2,35,0,4
	.byte	'ERR',0,1
	.word	176
	.byte	1,3,2,35,0,4
	.byte	'reserved_5',0,1
	.word	176
	.byte	3,0,2,35,0,4
	.byte	'EOBM',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'reserved_9',0,1
	.word	176
	.byte	7,0,2,35,1,4
	.byte	'CNT',0,2
	.word	193
	.byte	16,0,2,35,2,0,28
	.byte	'Ifx_FLASH_RRCT_Bits',0,10,182,4,3
	.word	71064
	.byte	3
	.byte	'_Ifx_FLASH_RRD0_Bits',0,10,185,4,16,4,4
	.byte	'DATA',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_FLASH_RRD0_Bits',0,10,188,4,3
	.word	71274
	.byte	3
	.byte	'_Ifx_FLASH_RRD1_Bits',0,10,191,4,16,4,4
	.byte	'DATA',0,4
	.word	153
	.byte	32,0,2,35,0,0,28
	.byte	'Ifx_FLASH_RRD1_Bits',0,10,194,4,3
	.word	71347
	.byte	3
	.byte	'_Ifx_FLASH_UBAB_CFG_Bits',0,10,197,4,16,4,4
	.byte	'SEL',0,1
	.word	176
	.byte	6,2,2,35,0,4
	.byte	'reserved_6',0,1
	.word	176
	.byte	2,0,2,35,0,4
	.byte	'CLR',0,1
	.word	176
	.byte	1,7,2,35,1,4
	.byte	'DIS',0,1
	.word	176
	.byte	1,6,2,35,1,4
	.byte	'reserved_10',0,4
	.word	153
	.byte	22,0,2,35,0,0,28
	.byte	'Ifx_FLASH_UBAB_CFG_Bits',0,10,204,4,3
	.word	71420
	.byte	3
	.byte	'_Ifx_FLASH_UBAB_STAT_Bits',0,10,207,4,16,4,4
	.byte	'VLD0',0,1
	.word	176
	.byte	1,7,2,35,0,4
	.byte	'reserved_1',0,4
	.word	153
	.byte	31,0,2,35,0,0,28
	.byte	'Ifx_FLASH_UBAB_STAT_Bits',0,10,211,4,3
	.word	71575
	.byte	3
	.byte	'_Ifx_FLASH_UBAB_TOP_Bits',0,10,214,4,16,4,4
	.byte	'reserved_0',0,1
	.word	176
	.byte	5,3,2,35,0,4
	.byte	'ADDR',0,4
	.word	153
	.byte	19,8,2,35,0,4
	.byte	'ERR',0,1
	.word	176
	.byte	6,2,2,35,3,4
	.byte	'VLD',0,1
	.word	176
	.byte	1,1,2,35,3,4
	.byte	'CLR',0,1
	.word	176
	.byte	1,0,2,35,3,0,28
	.byte	'Ifx_FLASH_UBAB_TOP_Bits',0,10,221,4,3
	.word	71680
	.byte	5,10,229,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	63257
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_ACCEN0',0,10,237,4,3
	.word	71828
	.byte	5,10,240,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	63818
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_ACCEN1',0,10,248,4,3
	.word	71894
	.byte	5,10,251,4,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	63899
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_CBAB_CFG',0,10,131,5,3
	.word	71960
	.byte	5,10,134,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	64052
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_CBAB_STAT',0,10,142,5,3
	.word	72028
	.byte	5,10,145,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	64300
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_CBAB_TOP',0,10,153,5,3
	.word	72097
	.byte	5,10,156,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	64446
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_COMM0',0,10,164,5,3
	.word	72165
	.byte	5,10,167,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	64544
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_COMM1',0,10,175,5,3
	.word	72230
	.byte	5,10,178,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	64660
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_COMM2',0,10,186,5,3
	.word	72295
	.byte	5,10,189,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	64776
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_ECCRD',0,10,197,5,3
	.word	72360
	.byte	5,10,200,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	64916
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_ECCRP',0,10,208,5,3
	.word	72425
	.byte	5,10,211,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	65056
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_ECCW',0,10,219,5,3
	.word	72490
	.byte	28
	.byte	'Ifx_FLASH_FCON',0,10,230,5,3
	.word	12659
	.byte	5,10,233,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	65224
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_FPRO',0,10,241,5,3
	.word	72578
	.byte	5,10,244,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	65665
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_FSR',0,10,252,5,3
	.word	72642
	.byte	5,10,255,5,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	66273
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_HSMFCON',0,10,135,6,3
	.word	72705
	.byte	5,10,138,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	66453
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_HSMFSR',0,10,146,6,3
	.word	72772
	.byte	5,10,149,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	66775
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_HSMMARD',0,10,157,6,3
	.word	72838
	.byte	5,10,160,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	66956
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_HSMRRAD',0,10,168,6,3
	.word	72905
	.byte	5,10,171,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	67056
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_HSMRRCT',0,10,179,6,3
	.word	72972
	.byte	5,10,182,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	67272
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_HSMRRD0',0,10,190,6,3
	.word	73039
	.byte	5,10,193,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	67351
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_HSMRRD1',0,10,201,6,3
	.word	73106
	.byte	5,10,204,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	67430
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_ID',0,10,212,6,3
	.word	73173
	.byte	5,10,215,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	67543
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_MARD',0,10,223,6,3
	.word	73235
	.byte	5,10,226,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	67757
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_MARP',0,10,234,6,3
	.word	73299
	.byte	5,10,237,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	67944
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_PROCOND',0,10,245,6,3
	.word	73363
	.byte	5,10,248,6,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	68268
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_PROCONDBG',0,10,128,7,3
	.word	73430
	.byte	5,10,131,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	68411
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_PROCONHSM',0,10,139,7,3
	.word	73499
	.byte	5,10,142,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	68600
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_PROCONHSMCOTP',0,10,150,7,3
	.word	73568
	.byte	5,10,153,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	68963
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_PROCONOTP',0,10,161,7,3
	.word	73641
	.byte	5,10,164,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	69558
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_PROCONP',0,10,172,7,3
	.word	73710
	.byte	5,10,175,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	70082
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_PROCONWOP',0,10,183,7,3
	.word	73777
	.byte	5,10,186,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	70664
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_RDB_CFG0',0,10,194,7,3
	.word	73846
	.byte	5,10,197,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	70766
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_RDB_CFG1',0,10,205,7,3
	.word	73914
	.byte	5,10,208,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	70868
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_RDB_CFG2',0,10,216,7,3
	.word	73982
	.byte	5,10,219,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	70970
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_RRAD',0,10,227,7,3
	.word	74050
	.byte	5,10,230,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	71064
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_RRCT',0,10,238,7,3
	.word	74114
	.byte	5,10,241,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	71274
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_RRD0',0,10,249,7,3
	.word	74178
	.byte	5,10,252,7,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	71347
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_RRD1',0,10,132,8,3
	.word	74242
	.byte	5,10,135,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	71420
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_UBAB_CFG',0,10,143,8,3
	.word	74306
	.byte	5,10,146,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	71575
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_UBAB_STAT',0,10,154,8,3
	.word	74374
	.byte	5,10,157,8,9,4,6
	.byte	'U',0
	.word	153
	.byte	4,2,35,0,6
	.byte	'I',0
	.word	169
	.byte	4,2,35,0,6
	.byte	'B',0
	.word	71680
	.byte	4,2,35,0,0,28
	.byte	'Ifx_FLASH_UBAB_TOP',0,10,165,8,3
	.word	74443
	.byte	3
	.byte	'_Ifx_FLASH_CBAB',0,10,176,8,25,12,6
	.byte	'CFG',0
	.word	71960
	.byte	4,2,35,0,6
	.byte	'STAT',0
	.word	72028
	.byte	4,2,35,4,6
	.byte	'TOP',0
	.word	72097
	.byte	4,2,35,8,0,7
	.word	74511
	.byte	28
	.byte	'Ifx_FLASH_CBAB',0,10,181,8,3
	.word	74574
	.byte	3
	.byte	'_Ifx_FLASH_RDB',0,10,184,8,25,12,6
	.byte	'CFG0',0
	.word	73846
	.byte	4,2,35,0,6
	.byte	'CFG1',0
	.word	73914
	.byte	4,2,35,4,6
	.byte	'CFG2',0
	.word	73982
	.byte	4,2,35,8,0,7
	.word	74603
	.byte	28
	.byte	'Ifx_FLASH_RDB',0,10,189,8,3
	.word	74667
	.byte	3
	.byte	'_Ifx_FLASH_UBAB',0,10,192,8,25,12,6
	.byte	'CFG',0
	.word	74306
	.byte	4,2,35,0,6
	.byte	'STAT',0
	.word	74374
	.byte	4,2,35,4,6
	.byte	'TOP',0
	.word	74443
	.byte	4,2,35,8,0,7
	.word	74695
	.byte	28
	.byte	'Ifx_FLASH_UBAB',0,10,197,8,3
	.word	74758
	.byte	28
	.byte	'Ifx_P_ACCEN0_Bits',0,8,79,3
	.word	8234
	.byte	28
	.byte	'Ifx_P_ACCEN1_Bits',0,8,85,3
	.word	8147
	.byte	28
	.byte	'Ifx_P_ESR_Bits',0,8,107,3
	.word	4506
	.byte	28
	.byte	'Ifx_P_ID_Bits',0,8,115,3
	.word	2559
	.byte	28
	.byte	'Ifx_P_IN_Bits',0,8,137,1,3
	.word	3554
	.byte	28
	.byte	'Ifx_P_IOCR0_Bits',0,8,150,1,3
	.word	2687
	.byte	28
	.byte	'Ifx_P_IOCR12_Bits',0,8,163,1,3
	.word	3334
	.byte	28
	.byte	'Ifx_P_IOCR4_Bits',0,8,176,1,3
	.word	2902
	.byte	28
	.byte	'Ifx_P_IOCR8_Bits',0,8,189,1,3
	.word	3117
	.byte	28
	.byte	'Ifx_P_LPCR0_Bits',0,8,197,1,3
	.word	7506
	.byte	28
	.byte	'Ifx_P_LPCR1_Bits',0,8,205,1,3
	.word	7630
	.byte	28
	.byte	'Ifx_P_LPCR1_P21_Bits',0,8,215,1,3
	.word	7714
	.byte	28
	.byte	'Ifx_P_LPCR2_Bits',0,8,229,1,3
	.word	7894
	.byte	28
	.byte	'Ifx_P_OMCR0_Bits',0,8,240,1,3
	.word	6145
	.byte	28
	.byte	'Ifx_P_OMCR12_Bits',0,8,250,1,3
	.word	6669
	.byte	28
	.byte	'Ifx_P_OMCR4_Bits',0,8,133,2,3
	.word	6319
	.byte	28
	.byte	'Ifx_P_OMCR8_Bits',0,8,144,2,3
	.word	6493
	.byte	28
	.byte	'Ifx_P_OMCR_Bits',0,8,166,2,3
	.word	7158
	.byte	28
	.byte	'Ifx_P_OMR_Bits',0,8,203,2,3
	.word	1988
	.byte	28
	.byte	'Ifx_P_OMSR0_Bits',0,8,213,2,3
	.word	5482
	.byte	28
	.byte	'Ifx_P_OMSR12_Bits',0,8,224,2,3
	.word	5970
	.byte	28
	.byte	'Ifx_P_OMSR4_Bits',0,8,235,2,3
	.word	5629
	.byte	28
	.byte	'Ifx_P_OMSR8_Bits',0,8,246,2,3
	.word	5798
	.byte	28
	.byte	'Ifx_P_OMSR_Bits',0,8,140,3,3
	.word	6825
	.byte	28
	.byte	'Ifx_P_OUT_Bits',0,8,162,3,3
	.word	1672
	.byte	28
	.byte	'Ifx_P_PCSR_Bits',0,8,179,3,3
	.word	5212
	.byte	28
	.byte	'Ifx_P_PDISC_Bits',0,8,201,3,3
	.word	4846
	.byte	28
	.byte	'Ifx_P_PDR0_Bits',0,8,222,3,3
	.word	3877
	.byte	28
	.byte	'Ifx_P_PDR1_Bits',0,8,243,3,3
	.word	4181
	.byte	28
	.byte	'Ifx_P_ACCEN0',0,8,131,4,3
	.word	8761
	.byte	28
	.byte	'Ifx_P_ACCEN1',0,8,142,4,3
	.word	8194
	.byte	28
	.byte	'Ifx_P_ESR',0,8,153,4,3
	.word	4797
	.byte	28
	.byte	'Ifx_P_ID',0,8,164,4,3
	.word	2638
	.byte	28
	.byte	'Ifx_P_IN',0,8,175,4,3
	.word	3828
	.byte	28
	.byte	'Ifx_P_IOCR0',0,8,186,4,3
	.word	2862
	.byte	28
	.byte	'Ifx_P_IOCR12',0,8,197,4,3
	.word	3514
	.byte	28
	.byte	'Ifx_P_IOCR4',0,8,208,4,3
	.word	3077
	.byte	28
	.byte	'Ifx_P_IOCR8',0,8,219,4,3
	.word	3294
	.byte	28
	.byte	'Ifx_P_LPCR0',0,8,230,4,3
	.word	7590
	.byte	28
	.byte	'Ifx_P_LPCR1',0,8,243,4,3
	.word	7839
	.byte	28
	.byte	'Ifx_P_LPCR2',0,8,254,4,3
	.word	8098
	.byte	28
	.byte	'Ifx_P_OMCR',0,8,137,5,3
	.word	7466
	.byte	28
	.byte	'Ifx_P_OMCR0',0,8,148,5,3
	.word	6279
	.byte	28
	.byte	'Ifx_P_OMCR12',0,8,159,5,3
	.word	6785
	.byte	28
	.byte	'Ifx_P_OMCR4',0,8,170,5,3
	.word	6453
	.byte	28
	.byte	'Ifx_P_OMCR8',0,8,181,5,3
	.word	6629
	.byte	28
	.byte	'Ifx_P_OMR',0,8,192,5,3
	.word	2519
	.byte	28
	.byte	'Ifx_P_OMSR',0,8,203,5,3
	.word	7118
	.byte	28
	.byte	'Ifx_P_OMSR0',0,8,214,5,3
	.word	5589
	.byte	28
	.byte	'Ifx_P_OMSR12',0,8,225,5,3
	.word	6105
	.byte	28
	.byte	'Ifx_P_OMSR4',0,8,236,5,3
	.word	5758
	.byte	28
	.byte	'Ifx_P_OMSR8',0,8,247,5,3
	.word	5930
	.byte	28
	.byte	'Ifx_P_OUT',0,8,130,6,3
	.word	1948
	.byte	28
	.byte	'Ifx_P_PCSR',0,8,141,6,3
	.word	5442
	.byte	28
	.byte	'Ifx_P_PDISC',0,8,152,6,3
	.word	5172
	.byte	28
	.byte	'Ifx_P_PDR0',0,8,163,6,3
	.word	4141
	.byte	28
	.byte	'Ifx_P_PDR1',0,8,174,6,3
	.word	4457
	.byte	7
	.word	8801
	.byte	28
	.byte	'Ifx_P',0,8,223,6,3
	.word	76105
	.byte	14,7,63,9,1,15
	.byte	'IfxPort_InputMode_undefined',0,127,15
	.byte	'IfxPort_InputMode_noPullDevice',0,0,15
	.byte	'IfxPort_InputMode_pullDown',0,8,15
	.byte	'IfxPort_InputMode_pullUp',0,16,0,28
	.byte	'IfxPort_InputMode',0,7,69,3
	.word	76125
	.byte	14,7,100,9,1,15
	.byte	'IfxPort_OutputIdx_general',0,128,1,15
	.byte	'IfxPort_OutputIdx_alt1',0,136,1,15
	.byte	'IfxPort_OutputIdx_alt2',0,144,1,15
	.byte	'IfxPort_OutputIdx_alt3',0,152,1,15
	.byte	'IfxPort_OutputIdx_alt4',0,160,1,15
	.byte	'IfxPort_OutputIdx_alt5',0,168,1,15
	.byte	'IfxPort_OutputIdx_alt6',0,176,1,15
	.byte	'IfxPort_OutputIdx_alt7',0,184,1,0,28
	.byte	'IfxPort_OutputIdx',0,7,110,3
	.word	76276
	.byte	14,7,114,9,1,15
	.byte	'IfxPort_OutputMode_pushPull',0,128,1,15
	.byte	'IfxPort_OutputMode_openDrain',0,192,1,0,28
	.byte	'IfxPort_OutputMode',0,7,118,3
	.word	76519
	.byte	14,7,124,9,1,15
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed1',0,0,15
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed2',0,1,15
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed3',0,2,15
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed4',0,3,15
	.byte	'IfxPort_PadDriver_lvdsSpeed1',0,4,15
	.byte	'IfxPort_PadDriver_lvdsSpeed2',0,5,15
	.byte	'IfxPort_PadDriver_lvdsSpeed3',0,6,15
	.byte	'IfxPort_PadDriver_lvdsSpeed4',0,7,15
	.byte	'IfxPort_PadDriver_ttlSpeed1',0,8,15
	.byte	'IfxPort_PadDriver_ttlSpeed2',0,9,15
	.byte	'IfxPort_PadDriver_ttlSpeed3',0,10,15
	.byte	'IfxPort_PadDriver_ttlSpeed4',0,11,0,28
	.byte	'IfxPort_PadDriver',0,7,138,1,3
	.word	76615
	.byte	28
	.byte	'IfxPort_State',0,7,158,1,3
	.word	9414
	.byte	29,7,170,1,9,8,6
	.byte	'port',0
	.word	9409
	.byte	4,2,35,0,6
	.byte	'pinIndex',0
	.word	176
	.byte	1,2,35,4,0,28
	.byte	'IfxPort_Pin',0,7,174,1,3
	.word	77079
	.byte	28
	.byte	'IfxScuCcu_CcuconRegConfig',0,9,201,5,3
	.word	11146
	.byte	28
	.byte	'IfxScuCcu_InitialStepConfig',0,9,212,5,3
	.word	10981
	.byte	28
	.byte	'IfxScuCcu_PllStepsConfig',0,9,221,5,3
	.word	10913
	.byte	28
	.byte	'IfxScuCcu_ClockDistributionConfig',0,9,238,5,3
	.word	11182
	.byte	28
	.byte	'IfxScuCcu_FlashWaitstateConfig',0,9,246,5,3
	.word	11308
	.byte	28
	.byte	'IfxScuCcu_SysPllConfig',0,9,128,6,3
	.word	11061
	.byte	28
	.byte	'IfxScuCcu_Config',0,9,142,6,3
	.word	11344
	.byte	28
	.byte	'IfxScuCcu_ErayPllConfig',0,9,149,6,3
	.word	12699
.L734:
	.byte	18
	.word	11344
.L735:
	.byte	18
	.word	12699
	.byte	16,36
	.word	10913
	.byte	17,2,0
.L736:
	.byte	18
	.word	77429
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L282:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,36,0,3,8,11,15,62,15,0,0,3,19,1,3,8,58,15,59,15,57,15
	.byte	11,15,0,0,4,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,5,23,1,58,15,59,15,57,15,11,15,0,0,6,13,0,3,8,73
	.byte	19,11,15,56,9,0,0,7,53,0,73,19,0,0,8,15,0,73,19,0,0,9,46,1,3,8,32,13,58,15,59,15,57,15,54,15,39,12,0,0
	.byte	10,5,0,3,8,58,15,59,15,57,15,73,19,0,0,11,11,0,0,0,12,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39
	.byte	12,0,0,13,59,0,3,8,0,0,14,4,1,58,15,59,15,57,15,11,15,0,0,15,40,0,3,8,28,13,0,0,16,1,1,11,15,73,19,0,0
	.byte	17,33,0,47,15,0,0,18,38,0,73,19,0,0,19,46,1,3,8,54,15,39,12,63,12,60,12,0,0,20,5,0,73,19,0,0,21,46,1,3
	.byte	8,73,19,54,15,39,12,63,12,60,12,0,0,22,5,0,3,8,73,19,0,0,23,46,1,49,19,0,0,24,5,0,49,19,0,0,25,46,1,3
	.byte	8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,26,46,0,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63,12
	.byte	60,12,0,0,27,21,0,54,15,39,12,0,0,28,22,0,3,8,58,15,59,15,57,15,73,19,0,0,29,19,1,58,15,59,15,57,15,11
	.byte	15,0,0,30,46,0,3,8,58,15,59,15,57,15,54,15,63,12,60,12,0,0,31,21,0,54,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L283:
	.word	.L956-.L955
.L955:
	.half	3
	.word	.L958-.L957
.L957:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\_Reg',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\_Impl',0,0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuWdt.h',0,0,0,0
	.byte	'IfxScu_regdef.h',0,1,0,0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\Cpu\\Std\\IfxCpu_IntrinsicsTasking.h',0
	.byte	0,0,0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\Cpu\\Std\\IfxCpu_Intrinsics.h',0
	.byte	0,0,0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\Cpu\\Std\\IfxCpu.h',0,0,0,0
	.byte	'IfxCpu_cfg.h',0,2,0,0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\Port\\Std\\IfxPort.h',0,0,0,0
	.byte	'IfxPort_regdef.h',0,1,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.h',0,0,0,0
	.byte	'IfxFlash_regdef.h',0,1,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0
	.byte	'IfxScu_cfg.h',0,2,0,0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\Cpu\\Std\\Platform_Types.h',0,0
	.byte	0,0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\0_Src\\4_McHal\\Tricore\\Cpu\\Std\\Ifx_Types.h',0,0,0,0
	.byte	'IfxCpu_regdef.h',0,1,0,0
	.byte	'IfxSrc_regdef.h',0,1,0,0
	.byte	'IfxStm_regdef.h',0,1,0,0,0
.L958:
.L956:
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getBaud1Frequency')
	.sect	'.debug_info'
.L284:
	.word	262
	.half	3
	.word	.L285
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L287,.L286
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getBaud1Frequency',0,1,196,1,9
	.word	.L527
	.byte	1,1,1
	.word	.L190,.L528,.L189
	.byte	4
	.word	.L529
	.byte	5
	.byte	'frequency',0,1,198,1,21
	.word	.L527,.L530
	.byte	5
	.byte	'ccucon0',0,1,199,1,21
	.word	.L531,.L532
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getBaud1Frequency')
	.sect	'.debug_abbrev'
.L285:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,85,6,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getBaud1Frequency')
	.sect	'.debug_line'
.L286:
	.word	.L960-.L959
.L959:
	.half	3
	.word	.L962-.L961
.L961:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L962:
	.byte	5,31,7,0,5,2
	.word	.L190
	.byte	3,198,1,1,5,18,9
	.half	.L762-.L190
	.byte	3,2,1,5,5,9
	.half	.L763-.L762
	.byte	1,5,19,7,9
	.half	.L963-.L763
	.byte	3,2,1,5,1,3,8,1,5,46,7,9
	.half	.L14-.L963
	.byte	3,124,1,5,60,9
	.half	.L964-.L14
	.byte	1,5,1,9
	.half	.L965-.L964
	.byte	3,4,1,7,9
	.half	.L288-.L965
	.byte	0,1,1
.L960:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getBaud1Frequency')
	.sect	'.debug_ranges'
.L287:
	.word	-1,.L190,0,.L288-.L190,0,0
.L529:
	.word	-1,.L190,0,.L528-.L190,-1,.L192,0,.L443-.L192,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getBaud2Frequency')
	.sect	'.debug_info'
.L289:
	.word	266
	.half	3
	.word	.L290
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L292,.L291
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getBaud2Frequency',0,1,214,1,9
	.word	.L527
	.byte	1,1,1
	.word	.L194,.L533,.L193
	.byte	4
	.word	.L194,.L533
	.byte	5
	.byte	'frequency',0,1,216,1,21
	.word	.L527,.L534
	.byte	5
	.byte	'ccucon0',0,1,217,1,21
	.word	.L531,.L535
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getBaud2Frequency')
	.sect	'.debug_abbrev'
.L290:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getBaud2Frequency')
	.sect	'.debug_line'
.L291:
	.word	.L967-.L966
.L966:
	.half	3
	.word	.L969-.L968
.L968:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L969:
	.byte	5,31,7,0,5,2
	.word	.L194
	.byte	3,216,1,1,5,18,9
	.half	.L764-.L194
	.byte	3,2,1,5,5,9
	.half	.L765-.L764
	.byte	1,5,19,7,9
	.half	.L970-.L765
	.byte	3,2,1,5,1,3,8,1,5,46,7,9
	.half	.L17-.L970
	.byte	3,124,1,5,60,9
	.half	.L971-.L17
	.byte	1,5,1,9
	.half	.L767-.L971
	.byte	3,4,1,7,9
	.half	.L293-.L767
	.byte	0,1,1
.L967:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getBaud2Frequency')
	.sect	'.debug_ranges'
.L292:
	.word	-1,.L194,0,.L293-.L194,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getBbbFrequency')
	.sect	'.debug_info'
.L294:
	.word	271
	.half	3
	.word	.L295
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L297,.L296
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getBbbFrequency',0,1,232,1,9
	.word	.L527
	.byte	1,1,1
	.word	.L196,.L536,.L195
	.byte	4
	.word	.L537
	.byte	5
	.byte	'bbbFrequency',0,1,234,1,13
	.word	.L527,.L538
	.byte	5
	.byte	'sourceFrequency',0,1,235,1,13
	.word	.L527,.L539
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getBbbFrequency')
	.sect	'.debug_abbrev'
.L295:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,85,6,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getBbbFrequency')
	.sect	'.debug_line'
.L296:
	.word	.L973-.L972
.L972:
	.half	3
	.word	.L975-.L974
.L974:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L975:
	.byte	5,51,7,0,5,2
	.word	.L196
	.byte	3,235,1,1,5,26,9
	.half	.L768-.L196
	.byte	3,2,1,5,10,9
	.half	.L769-.L768
	.byte	3,2,1,7,9
	.half	.L770-.L769
	.byte	3,12,1,7,9
	.half	.L976-.L770
	.byte	3,3,1,7,9
	.half	.L977-.L976
	.byte	3,3,1,7,9
	.half	.L978-.L977
	.byte	3,3,1,7,9
	.half	.L979-.L978
	.byte	1,5,26,9
	.half	.L20-.L979
	.byte	3,109,1,5,9,9
	.half	.L980-.L20
	.byte	1,5,59,7,9
	.half	.L981-.L980
	.byte	3,6,1,5,9,9
	.half	.L771-.L981
	.byte	3,3,1,5,42,9
	.half	.L21-.L771
	.byte	3,2,1,5,9,3,1,1,5,42,9
	.half	.L22-.L21
	.byte	3,2,1,5,9,3,1,1,5,42,9
	.half	.L23-.L22
	.byte	3,2,1,5,9,3,1,1,5,42,9
	.half	.L24-.L23
	.byte	3,2,1,5,40,9
	.half	.L27-.L24
	.byte	1,5,1,3,8,1,5,22,7,9
	.half	.L25-.L27
	.byte	3,123,1,5,1,3,5,1,7,9
	.half	.L298-.L25
	.byte	0,1,1
.L973:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getBbbFrequency')
	.sect	'.debug_ranges'
.L297:
	.word	-1,.L196,0,.L298-.L196,0,0
.L537:
	.word	-1,.L196,0,.L536-.L196,-1,.L198,0,.L493-.L198,-1,.L200,0,.L463-.L200,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getCpuFrequency')
	.sect	'.debug_info'
.L299:
	.word	280
	.half	3
	.word	.L300
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L302,.L301
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getCpuFrequency',0,1,145,2,9
	.word	.L527
	.byte	1,1,1
	.word	.L202,.L540,.L201
	.byte	4
	.byte	'cpu',0,1,145,2,60
	.word	.L541,.L542
	.byte	5
	.word	.L202,.L540
	.byte	6
	.byte	'frequency',0,1,147,2,13
	.word	.L527,.L543
	.byte	6
	.byte	'cpuDiv',0,1,148,2,13
	.word	.L544,.L545
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getCpuFrequency')
	.sect	'.debug_abbrev'
.L300:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getCpuFrequency')
	.sect	'.debug_line'
.L301:
	.word	.L983-.L982
.L982:
	.half	3
	.word	.L985-.L984
.L984:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L985:
	.byte	5,9,7,0,5,2
	.word	.L202
	.byte	3,144,2,1,5,50,3,2,1,5,23,9
	.half	.L772-.L202
	.byte	3,1,1,5,10,9
	.half	.L774-.L772
	.byte	3,4,1,7,9
	.half	.L986-.L774
	.byte	3,3,1,7,9
	.half	.L987-.L986
	.byte	3,3,1,7,9
	.half	.L988-.L987
	.byte	1,5,29,9
	.half	.L33-.L988
	.byte	3,123,1,5,9,9
	.half	.L989-.L33
	.byte	3,1,1,5,29,9
	.half	.L34-.L989
	.byte	3,2,1,5,9,9
	.half	.L990-.L34
	.byte	3,1,1,5,29,9
	.half	.L35-.L990
	.byte	3,2,1,5,9,9
	.half	.L991-.L35
	.byte	3,1,1,5,19,9
	.half	.L36-.L991
	.byte	3,3,1,5,5,9
	.half	.L37-.L36
	.byte	3,4,1,5,34,7,9
	.half	.L992-.L37
	.byte	3,2,1,5,41,9
	.half	.L775-.L992
	.byte	1,5,31,9
	.half	.L773-.L775
	.byte	1,5,1,9
	.half	.L40-.L773
	.byte	3,4,1,7,9
	.half	.L303-.L40
	.byte	0,1,1
.L983:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getCpuFrequency')
	.sect	'.debug_ranges'
.L302:
	.word	-1,.L202,0,.L303-.L202,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getFsi2Frequency')
	.sect	'.debug_info'
.L304:
	.word	265
	.half	3
	.word	.L305
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L307,.L306
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getFsi2Frequency',0,1,176,2,9
	.word	.L527
	.byte	1,1,1
	.word	.L204,.L546,.L203
	.byte	4
	.word	.L204,.L546
	.byte	5
	.byte	'frequency',0,1,178,2,21
	.word	.L527,.L547
	.byte	5
	.byte	'ccucon0',0,1,179,2,21
	.word	.L531,.L548
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getFsi2Frequency')
	.sect	'.debug_abbrev'
.L305:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getFsi2Frequency')
	.sect	'.debug_line'
.L306:
	.word	.L994-.L993
.L993:
	.half	3
	.word	.L996-.L995
.L995:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L996:
	.byte	5,31,7,0,5,2
	.word	.L204
	.byte	3,178,2,1,5,18,9
	.half	.L776-.L204
	.byte	3,2,1,5,5,9
	.half	.L997-.L776
	.byte	1,5,19,7,9
	.half	.L998-.L997
	.byte	3,2,1,5,1,3,13,1,5,46,7,9
	.half	.L42-.L998
	.byte	3,119,1,5,23,9
	.half	.L777-.L42
	.byte	3,2,1,5,13,9
	.half	.L999-.L777
	.byte	1,5,58,7,9
	.half	.L1000-.L999
	.byte	1,5,46,7,9
	.half	.L44-.L1000
	.byte	3,2,1,5,1,9
	.half	.L45-.L44
	.byte	3,5,1,7,9
	.half	.L308-.L45
	.byte	0,1,1
.L994:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getFsi2Frequency')
	.sect	'.debug_ranges'
.L307:
	.word	-1,.L204,0,.L308-.L204,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getFsiFrequency')
	.sect	'.debug_info'
.L309:
	.word	264
	.half	3
	.word	.L310
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L312,.L311
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getFsiFrequency',0,1,199,2,9
	.word	.L527
	.byte	1,1,1
	.word	.L206,.L549,.L205
	.byte	4
	.word	.L206,.L549
	.byte	5
	.byte	'frequency',0,1,201,2,21
	.word	.L527,.L550
	.byte	5
	.byte	'ccucon0',0,1,202,2,21
	.word	.L531,.L551
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getFsiFrequency')
	.sect	'.debug_abbrev'
.L310:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getFsiFrequency')
	.sect	'.debug_line'
.L311:
	.word	.L1002-.L1001
.L1001:
	.half	3
	.word	.L1004-.L1003
.L1003:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1004:
	.byte	5,31,7,0,5,2
	.word	.L206
	.byte	3,201,2,1,5,18,9
	.half	.L778-.L206
	.byte	3,2,1,5,5,9
	.half	.L1005-.L778
	.byte	1,5,19,7,9
	.half	.L1006-.L1005
	.byte	3,2,1,5,1,3,13,1,5,46,7,9
	.half	.L47-.L1006
	.byte	3,119,1,5,23,9
	.half	.L779-.L47
	.byte	3,2,1,5,13,9
	.half	.L1007-.L779
	.byte	1,5,58,7,9
	.half	.L1008-.L1007
	.byte	1,5,46,7,9
	.half	.L49-.L1008
	.byte	3,2,1,5,1,9
	.half	.L50-.L49
	.byte	3,5,1,7,9
	.half	.L313-.L50
	.byte	0,1,1
.L1002:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getFsiFrequency')
	.sect	'.debug_ranges'
.L312:
	.word	-1,.L206,0,.L313-.L206,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getMaxFrequency')
	.sect	'.debug_info'
.L314:
	.word	275
	.half	3
	.word	.L315
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L317,.L316
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getMaxFrequency',0,1,222,2,9
	.word	.L527
	.byte	1,1,1
	.word	.L208,.L552,.L207
	.byte	4
	.word	.L208,.L552
	.byte	5
	.byte	'maxFrequency',0,1,224,2,13
	.word	.L527,.L553
	.byte	5
	.byte	'sourceFrequency',0,1,225,2,13
	.word	.L527,.L554
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getMaxFrequency')
	.sect	'.debug_abbrev'
.L315:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getMaxFrequency')
	.sect	'.debug_line'
.L316:
	.word	.L1010-.L1009
.L1009:
	.half	3
	.word	.L1012-.L1011
.L1011:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1012:
	.byte	5,51,7,0,5,2
	.word	.L208
	.byte	3,225,2,1,5,26,9
	.half	.L780-.L208
	.byte	3,2,1,5,10,9
	.half	.L1013-.L780
	.byte	3,2,1,7,9
	.half	.L1014-.L1013
	.byte	3,12,1,7,9
	.half	.L1015-.L1014
	.byte	3,3,1,7,9
	.half	.L1016-.L1015
	.byte	3,3,1,7,9
	.half	.L1017-.L1016
	.byte	3,3,1,7,9
	.half	.L1018-.L1017
	.byte	1,5,26,9
	.half	.L52-.L1018
	.byte	3,109,1,5,9,9
	.half	.L1019-.L52
	.byte	1,5,59,7,9
	.half	.L1020-.L1019
	.byte	3,6,1,5,9,9
	.half	.L1021-.L1020
	.byte	3,3,1,5,42,9
	.half	.L53-.L1021
	.byte	3,2,1,5,9,3,1,1,5,42,9
	.half	.L54-.L53
	.byte	3,2,1,5,9,3,1,1,5,42,9
	.half	.L55-.L54
	.byte	3,2,1,5,9,3,1,1,5,42,9
	.half	.L56-.L55
	.byte	3,2,1,5,40,9
	.half	.L60-.L56
	.byte	1,5,1,9
	.half	.L59-.L60
	.byte	3,8,1,5,22,7,9
	.half	.L57-.L59
	.byte	3,123,1,5,1,3,5,1,7,9
	.half	.L318-.L57
	.byte	0,1,1
.L1010:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getMaxFrequency')
	.sect	'.debug_ranges'
.L317:
	.word	-1,.L208,0,.L318-.L208,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getModuleFrequency')
	.sect	'.debug_info'
.L319:
	.word	288
	.half	3
	.word	.L320
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L322,.L321
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getModuleFrequency',0,1,135,3,9
	.word	.L527
	.byte	1,1,1
	.word	.L210,.L555,.L209
	.byte	4
	.word	.L210,.L555
	.byte	5
	.byte	'spbFreq',0,1,137,3,17
	.word	.L527,.L556
	.byte	5
	.byte	'moduleFreq',0,1,138,3,17
	.word	.L527,.L557
	.byte	5
	.byte	'scuFdr',0,1,139,3,17
	.word	.L558,.L559
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getModuleFrequency')
	.sect	'.debug_abbrev'
.L320:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getModuleFrequency')
	.sect	'.debug_line'
.L321:
	.word	.L1023-.L1022
.L1022:
	.half	3
	.word	.L1025-.L1024
.L1024:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1025:
	.byte	5,15,7,0,5,2
	.word	.L210
	.byte	3,139,3,1,5,40,9
	.half	.L783-.L210
	.byte	3,1,1,5,17,9
	.half	.L781-.L783
	.byte	3,2,1,5,5,9
	.half	.L1026-.L781
	.byte	1,5,48,7,9
	.half	.L1027-.L1026
	.byte	3,2,1,5,33,9
	.half	.L1028-.L1027
	.byte	1,5,38,9
	.half	.L1029-.L1028
	.byte	1,5,1,9
	.half	.L782-.L1029
	.byte	3,12,1,5,10,7,9
	.half	.L66-.L782
	.byte	3,118,1,5,41,7,9
	.half	.L1030-.L66
	.byte	3,2,1,5,31,9
	.half	.L1031-.L1030
	.byte	1,5,50,9
	.half	.L1032-.L1031
	.byte	1,5,31,9
	.half	.L1033-.L1032
	.byte	1,5,1,3,8,1,5,20,7,9
	.half	.L68-.L1033
	.byte	3,124,1,5,1,3,4,1,7,9
	.half	.L323-.L68
	.byte	0,1,1
.L1023:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getModuleFrequency')
	.sect	'.debug_ranges'
.L322:
	.word	-1,.L210,0,.L323-.L210,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getOsc0Frequency')
	.sect	'.debug_info'
.L324:
	.word	220
	.half	3
	.word	.L325
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L327,.L326
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getOsc0Frequency',0,1,160,3,9
	.word	.L527
	.byte	1,1,1
	.word	.L212,.L560,.L211
	.byte	4
	.word	.L212,.L560
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getOsc0Frequency')
	.sect	'.debug_abbrev'
.L325:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getOsc0Frequency')
	.sect	'.debug_line'
.L326:
	.word	.L1035-.L1034
.L1034:
	.half	3
	.word	.L1037-.L1036
.L1036:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1037:
	.byte	5,21,7,0,5,2
	.word	.L212
	.byte	3,161,3,1,5,12,9
	.half	.L1038-.L212
	.byte	1,5,1,3,1,1,7,9
	.half	.L328-.L1038
	.byte	0,1,1
.L1035:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getOsc0Frequency')
	.sect	'.debug_ranges'
.L327:
	.word	-1,.L212,0,.L328-.L212,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getOscFrequency')
	.sect	'.debug_info'
.L329:
	.word	238
	.half	3
	.word	.L330
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L332,.L331
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getOscFrequency',0,1,166,3,9
	.word	.L527
	.byte	1,1,1
	.word	.L214,.L561,.L213
	.byte	4
	.word	.L214,.L561
	.byte	5
	.byte	'freq',0,1,168,3,13
	.word	.L527,.L562
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getOscFrequency')
	.sect	'.debug_abbrev'
.L330:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getOscFrequency')
	.sect	'.debug_line'
.L331:
	.word	.L1040-.L1039
.L1039:
	.half	3
	.word	.L1042-.L1041
.L1041:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1042:
	.byte	5,22,7,0,5,2
	.word	.L214
	.byte	3,169,3,1,5,5,9
	.half	.L1043-.L214
	.byte	1,5,16,7,9
	.half	.L1044-.L1043
	.byte	3,2,1,5,1,9
	.half	.L784-.L1044
	.byte	3,13,1,5,27,7,9
	.half	.L72-.L784
	.byte	3,117,1,5,10,9
	.half	.L1045-.L72
	.byte	1,5,25,7,9
	.half	.L1046-.L1045
	.byte	3,2,1,5,16,9
	.half	.L1047-.L1046
	.byte	1,5,1,3,9,1,5,14,7,9
	.half	.L74-.L1047
	.byte	3,124,1,5,1,3,4,1,7,9
	.half	.L333-.L74
	.byte	0,1,1
.L1040:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getOscFrequency')
	.sect	'.debug_ranges'
.L332:
	.word	-1,.L214,0,.L333-.L214,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getPllErayFrequency')
	.sect	'.debug_info'
.L334:
	.word	259
	.half	3
	.word	.L335
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L337,.L336
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getPllErayFrequency',0,1,188,3,9
	.word	.L527
	.byte	1,1,1
	.word	.L216,.L563,.L215
	.byte	4
	.word	.L564
	.byte	5
	.byte	'oscFreq',0,1,191,3,14
	.word	.L527,.L565
	.byte	5
	.byte	'freq',0,1,192,3,14
	.word	.L527,.L566
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getPllErayFrequency')
	.sect	'.debug_abbrev'
.L335:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,85,6,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getPllErayFrequency')
	.sect	'.debug_line'
.L336:
	.word	.L1049-.L1048
.L1048:
	.half	3
	.word	.L1051-.L1050
.L1050:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1051:
	.byte	5,40,7,0,5,2
	.word	.L216
	.byte	3,193,3,1,5,27,9
	.half	.L785-.L216
	.byte	3,2,1,5,5,9
	.half	.L1052-.L785
	.byte	1,5,45,7,9
	.half	.L1053-.L1052
	.byte	3,3,1,5,52,9
	.half	.L1054-.L1053
	.byte	1,5,1,9
	.half	.L786-.L1054
	.byte	3,14,1,5,63,7,9
	.half	.L77-.L786
	.byte	3,119,1,5,10,9
	.half	.L1055-.L77
	.byte	3,125,1,5,32,9
	.half	.L1056-.L1055
	.byte	1,5,10,9
	.half	.L1057-.L1056
	.byte	1,5,16,7,9
	.half	.L1058-.L1057
	.byte	3,3,1,5,74,9
	.half	.L1059-.L1058
	.byte	1,5,46,9
	.half	.L79-.L1059
	.byte	3,5,1,5,79,9
	.half	.L80-.L79
	.byte	1,5,86,9
	.half	.L1060-.L80
	.byte	1,5,1,9
	.half	.L787-.L1060
	.byte	3,4,1,7,9
	.half	.L338-.L787
	.byte	0,1,1
.L1049:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getPllErayFrequency')
	.sect	'.debug_ranges'
.L337:
	.word	-1,.L216,0,.L338-.L216,0,0
.L564:
	.word	-1,.L216,0,.L563-.L216,-1,.L218,0,.L458-.L218,-1,.L220,0,.L453-.L220,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getPllErayVcoFrequency')
	.sect	'.debug_info'
.L339:
	.word	248
	.half	3
	.word	.L340
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L342,.L341
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getPllErayVcoFrequency',0,1,216,3,9
	.word	.L527
	.byte	1,1,1
	.word	.L222,.L567,.L221
	.byte	4
	.word	.L222,.L567
	.byte	5
	.byte	'vcoFreq',0,1,218,3,13
	.word	.L527,.L568
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getPllErayVcoFrequency')
	.sect	'.debug_abbrev'
.L340:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getPllErayVcoFrequency')
	.sect	'.debug_line'
.L341:
	.word	.L1062-.L1061
.L1061:
	.half	3
	.word	.L1064-.L1063
.L1063:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1064:
	.byte	5,26,7,0,5,2
	.word	.L222
	.byte	3,219,3,1,5,5,9
	.half	.L1065-.L222
	.byte	1,5,19,7,9
	.half	.L1066-.L1065
	.byte	3,3,1,5,1,9
	.half	.L788-.L1066
	.byte	3,9,1,5,45,7,9
	.half	.L82-.L788
	.byte	3,124,1,5,68,9
	.half	.L1067-.L82
	.byte	1,5,100,9
	.half	.L1068-.L1067
	.byte	1,5,106,9
	.half	.L1069-.L1068
	.byte	1,5,1,9
	.half	.L790-.L1069
	.byte	3,4,1,7,9
	.half	.L343-.L790
	.byte	0,1,1
.L1062:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getPllErayVcoFrequency')
	.sect	'.debug_ranges'
.L342:
	.word	-1,.L222,0,.L343-.L222,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getPllFrequency')
	.sect	'.debug_info'
.L344:
	.word	255
	.half	3
	.word	.L345
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L347,.L346
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getPllFrequency',0,1,235,3,9
	.word	.L527
	.byte	1,1,1
	.word	.L224,.L569,.L223
	.byte	4
	.word	.L570
	.byte	5
	.byte	'oscFreq',0,1,238,3,14
	.word	.L527,.L571
	.byte	5
	.byte	'freq',0,1,239,3,14
	.word	.L527,.L572
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getPllFrequency')
	.sect	'.debug_abbrev'
.L345:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,85,6,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getPllFrequency')
	.sect	'.debug_line'
.L346:
	.word	.L1071-.L1070
.L1070:
	.half	3
	.word	.L1073-.L1072
.L1072:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1073:
	.byte	5,40,7,0,5,2
	.word	.L224
	.byte	3,240,3,1,5,23,9
	.half	.L791-.L224
	.byte	3,2,1,5,5,9
	.half	.L1074-.L791
	.byte	1,5,41,7,9
	.half	.L1075-.L1074
	.byte	3,3,1,5,48,9
	.half	.L1076-.L1075
	.byte	1,5,1,9
	.half	.L792-.L1076
	.byte	3,14,1,5,59,7,9
	.half	.L85-.L792
	.byte	3,119,1,5,10,9
	.half	.L1077-.L85
	.byte	3,125,1,5,28,9
	.half	.L1078-.L1077
	.byte	1,5,10,9
	.half	.L1079-.L1078
	.byte	1,5,59,7,9
	.half	.L1080-.L1079
	.byte	3,3,1,5,16,9
	.half	.L1081-.L1080
	.byte	1,5,59,9
	.half	.L1082-.L1081
	.byte	1,5,66,9
	.half	.L1083-.L1082
	.byte	1,5,1,9
	.half	.L793-.L1083
	.byte	3,9,1,5,42,7,9
	.half	.L87-.L793
	.byte	3,124,1,5,25,9
	.half	.L794-.L87
	.byte	1,5,72,1,5,79,9
	.half	.L1084-.L794
	.byte	1,5,101,1,5,107,9
	.half	.L1085-.L1084
	.byte	1,5,84,9
	.half	.L1086-.L1085
	.byte	1,5,54,9
	.half	.L1087-.L1086
	.byte	1,5,1,3,4,1,7,9
	.half	.L348-.L1087
	.byte	0,1,1
.L1071:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getPllFrequency')
	.sect	'.debug_ranges'
.L347:
	.word	-1,.L224,0,.L348-.L224,0,0
.L570:
	.word	-1,.L224,0,.L569-.L224,-1,.L226,0,.L478-.L226,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getPllVcoFrequency')
	.sect	'.debug_info'
.L349:
	.word	244
	.half	3
	.word	.L350
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L352,.L351
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getPllVcoFrequency',0,1,135,4,9
	.word	.L527
	.byte	1,1,1
	.word	.L228,.L573,.L227
	.byte	4
	.word	.L228,.L573
	.byte	5
	.byte	'vcoFreq',0,1,137,4,13
	.word	.L527,.L574
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getPllVcoFrequency')
	.sect	'.debug_abbrev'
.L350:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getPllVcoFrequency')
	.sect	'.debug_line'
.L351:
	.word	.L1089-.L1088
.L1088:
	.half	3
	.word	.L1091-.L1090
.L1090:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1091:
	.byte	5,22,7,0,5,2
	.word	.L228
	.byte	3,138,4,1,5,5,9
	.half	.L1092-.L228
	.byte	1,5,19,7,9
	.half	.L1093-.L1092
	.byte	3,3,1,5,1,9
	.half	.L796-.L1093
	.byte	3,9,1,5,45,7,9
	.half	.L90-.L796
	.byte	3,124,1,5,64,9
	.half	.L1094-.L90
	.byte	1,5,48,9
	.half	.L1095-.L1094
	.byte	1,5,92,1,5,98,9
	.half	.L1096-.L1095
	.byte	1,5,1,9
	.half	.L797-.L1096
	.byte	3,4,1,7,9
	.half	.L353-.L797
	.byte	0,1,1
.L1089:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getPllVcoFrequency')
	.sect	'.debug_ranges'
.L352:
	.word	-1,.L228,0,.L353-.L228,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getSourceFrequency')
	.sect	'.debug_info'
.L354:
	.word	247
	.half	3
	.word	.L355
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L357,.L356
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getSourceFrequency',0,1,154,4,9
	.word	.L527
	.byte	1,1,1
	.word	.L230,.L575,.L229
	.byte	4
	.word	.L230,.L575
	.byte	5
	.byte	'sourcefreq',0,1,156,4,13
	.word	.L527,.L576
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getSourceFrequency')
	.sect	'.debug_abbrev'
.L355:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getSourceFrequency')
	.sect	'.debug_line'
.L356:
	.word	.L1098-.L1097
.L1097:
	.half	3
	.word	.L1100-.L1099
.L1099:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1100:
	.byte	5,26,7,0,5,2
	.word	.L230
	.byte	3,157,4,1,5,10,9
	.half	.L1101-.L230
	.byte	3,2,1,7,9
	.half	.L1102-.L1101
	.byte	3,3,1,7,9
	.half	.L1103-.L1102
	.byte	1,5,47,9
	.half	.L93-.L1103
	.byte	3,126,1,5,1,9
	.half	.L798-.L93
	.byte	3,11,1,5,47,7,9
	.half	.L94-.L798
	.byte	3,120,1,5,20,7,9
	.half	.L95-.L94
	.byte	3,3,1,5,1,3,5,1,7,9
	.half	.L358-.L95
	.byte	0,1,1
.L1098:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getSourceFrequency')
	.sect	'.debug_ranges'
.L357:
	.word	-1,.L230,0,.L358-.L230,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getSpbFrequency')
	.sect	'.debug_info'
.L359:
	.word	275
	.half	3
	.word	.L360
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L362,.L361
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getSpbFrequency',0,1,175,4,9
	.word	.L527
	.byte	1,1,1
	.word	.L232,.L577,.L231
	.byte	4
	.word	.L232,.L577
	.byte	5
	.byte	'spbFrequency',0,1,177,4,13
	.word	.L527,.L578
	.byte	5
	.byte	'sourceFrequency',0,1,178,4,13
	.word	.L527,.L579
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getSpbFrequency')
	.sect	'.debug_abbrev'
.L360:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getSpbFrequency')
	.sect	'.debug_line'
.L361:
	.word	.L1105-.L1104
.L1104:
	.half	3
	.word	.L1107-.L1106
.L1106:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1107:
	.byte	5,51,7,0,5,2
	.word	.L232
	.byte	3,178,4,1,5,26,9
	.half	.L799-.L232
	.byte	3,2,1,5,10,9
	.half	.L1108-.L799
	.byte	3,2,1,7,9
	.half	.L1109-.L1108
	.byte	3,12,1,7,9
	.half	.L1110-.L1109
	.byte	3,3,1,7,9
	.half	.L1111-.L1110
	.byte	3,3,1,7,9
	.half	.L1112-.L1111
	.byte	3,3,1,7,9
	.half	.L1113-.L1112
	.byte	1,5,26,9
	.half	.L99-.L1113
	.byte	3,109,1,5,9,9
	.half	.L1114-.L99
	.byte	1,5,59,7,9
	.half	.L1115-.L1114
	.byte	3,6,1,5,9,9
	.half	.L1116-.L1115
	.byte	3,3,1,5,42,9
	.half	.L100-.L1116
	.byte	3,2,1,5,9,3,1,1,5,42,9
	.half	.L101-.L100
	.byte	3,2,1,5,9,3,1,1,5,42,9
	.half	.L102-.L101
	.byte	3,2,1,5,9,3,1,1,5,42,9
	.half	.L103-.L102
	.byte	3,2,1,5,40,9
	.half	.L106-.L103
	.byte	1,5,1,3,8,1,5,22,7,9
	.half	.L104-.L106
	.byte	3,123,1,5,1,3,5,1,7,9
	.half	.L363-.L104
	.byte	0,1,1
.L1105:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getSpbFrequency')
	.sect	'.debug_ranges'
.L362:
	.word	-1,.L232,0,.L363-.L232,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_getSriFrequency')
	.sect	'.debug_info'
.L364:
	.word	275
	.half	3
	.word	.L365
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L367,.L366
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_getSriFrequency',0,1,216,4,9
	.word	.L527
	.byte	1,1,1
	.word	.L234,.L580,.L233
	.byte	4
	.word	.L234,.L580
	.byte	5
	.byte	'sriFrequency',0,1,218,4,13
	.word	.L527,.L581
	.byte	5
	.byte	'sourceFrequency',0,1,219,4,13
	.word	.L527,.L582
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_getSriFrequency')
	.sect	'.debug_abbrev'
.L365:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_getSriFrequency')
	.sect	'.debug_line'
.L366:
	.word	.L1118-.L1117
.L1117:
	.half	3
	.word	.L1120-.L1119
.L1119:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1120:
	.byte	5,51,7,0,5,2
	.word	.L234
	.byte	3,219,4,1,5,26,9
	.half	.L800-.L234
	.byte	3,2,1,5,10,9
	.half	.L1121-.L800
	.byte	3,2,1,7,9
	.half	.L1122-.L1121
	.byte	3,12,1,7,9
	.half	.L1123-.L1122
	.byte	3,3,1,7,9
	.half	.L1124-.L1123
	.byte	3,3,1,7,9
	.half	.L1125-.L1124
	.byte	3,3,1,7,9
	.half	.L1126-.L1125
	.byte	1,5,26,9
	.half	.L112-.L1126
	.byte	3,109,1,5,9,9
	.half	.L1127-.L112
	.byte	1,5,59,7,9
	.half	.L1128-.L1127
	.byte	3,6,1,5,9,9
	.half	.L1129-.L1128
	.byte	3,3,1,5,42,9
	.half	.L113-.L1129
	.byte	3,2,1,5,9,3,1,1,5,42,9
	.half	.L114-.L113
	.byte	3,2,1,5,9,3,1,1,5,42,9
	.half	.L115-.L114
	.byte	3,2,1,5,9,3,1,1,5,42,9
	.half	.L116-.L115
	.byte	3,2,1,5,40,9
	.half	.L119-.L116
	.byte	1,5,1,3,8,1,5,22,7,9
	.half	.L117-.L119
	.byte	3,123,1,5,1,3,5,1,7,9
	.half	.L368-.L117
	.byte	0,1,1
.L1118:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_getSriFrequency')
	.sect	'.debug_ranges'
.L367:
	.word	-1,.L234,0,.L368-.L234,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_setCpuFrequency')
	.sect	'.debug_info'
.L369:
	.word	327
	.half	3
	.word	.L370
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L372,.L371
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_setCpuFrequency',0,1,159,8,9
	.word	.L527
	.byte	1,1,1
	.word	.L257,.L583,.L256
	.byte	4
	.byte	'cpu',0,1,159,8,54
	.word	.L584,.L585
	.byte	4
	.byte	'cpuFreq',0,1,159,8,67
	.word	.L527,.L586
	.byte	5
	.word	.L257,.L583
	.byte	6
	.byte	'endinitSfty_pw',0,1,161,8,13
	.word	.L587,.L588
	.byte	6
	.byte	'sriFreq',0,1,162,8,13
	.word	.L527,.L589
	.byte	6
	.byte	'cpuDiv',0,1,163,8,13
	.word	.L544,.L590
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_setCpuFrequency')
	.sect	'.debug_abbrev'
.L370:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_setCpuFrequency')
	.sect	'.debug_line'
.L371:
	.word	.L1131-.L1130
.L1130:
	.half	3
	.word	.L1133-.L1132
.L1132:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1133:
	.byte	5,9,7,0,5,2
	.word	.L257
	.byte	3,158,8,1,5,40,3,6,1,5,13,9
	.half	.L876-.L257
	.byte	1,5,17,9
	.half	.L878-.L876
	.byte	3,2,1,5,5,9
	.half	.L1134-.L878
	.byte	1,5,38,7,9
	.half	.L1135-.L1134
	.byte	3,6,1,5,36,9
	.half	.L880-.L1135
	.byte	1,5,42,9
	.half	.L881-.L880
	.byte	1,5,18,9
	.half	.L1136-.L881
	.byte	1,5,19,3,124,1,5,16,9
	.half	.L157-.L1136
	.byte	1,5,57,9
	.half	.L158-.L157
	.byte	3,7,1,5,20,9
	.half	.L877-.L158
	.byte	1,5,38,9
	.half	.L884-.L877
	.byte	3,3,1,5,14,9
	.half	.L883-.L884
	.byte	3,4,1,7,9
	.half	.L1137-.L883
	.byte	3,3,1,7,9
	.half	.L1138-.L1137
	.byte	3,3,1,7,9
	.half	.L885-.L1138
	.byte	1,5,27,9
	.half	.L159-.L885
	.byte	3,123,1,5,13,9
	.half	.L1139-.L159
	.byte	3,1,1,5,27,9
	.half	.L160-.L1139
	.byte	3,2,1,5,13,9
	.half	.L1140-.L160
	.byte	3,1,1,5,27,9
	.half	.L161-.L1140
	.byte	3,2,1,5,36,9
	.half	.L162-.L161
	.byte	3,6,1,5,5,9
	.half	.L1141-.L162
	.byte	3,3,1,5,30,7,9
	.half	.L1142-.L1141
	.byte	3,2,1,5,37,9
	.half	.L882-.L1142
	.byte	1,5,27,9
	.half	.L1143-.L882
	.byte	1,5,5,9
	.half	.L165-.L1143
	.byte	3,3,1,5,1,3,1,1,7,9
	.half	.L373-.L165
	.byte	0,1,1
.L1131:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_setCpuFrequency')
	.sect	'.debug_ranges'
.L372:
	.word	-1,.L257,0,.L373-.L257,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_setPll2ErayFrequency')
	.sect	'.debug_info'
.L374:
	.word	349
	.half	3
	.word	.L375
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L377,.L376
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_setPll2ErayFrequency',0,1,240,8,9
	.word	.L527
	.byte	1,1,1
	.word	.L263,.L591,.L262
	.byte	4
	.byte	'pll2ErayFreq',0,1,240,8,48
	.word	.L527,.L592
	.byte	5
	.word	.L593
	.byte	6
	.byte	'password',0,1,242,8,12
	.word	.L587,.L594
	.byte	6
	.byte	'pll2Div',0,1,243,8,12
	.word	.L544,.L595
	.byte	7
	.word	.L596,.L597,.L598
	.byte	8
	.word	.L599,.L597,.L598
	.byte	6
	.byte	'pll2ErayFrequency',0,2,183,8,13
	.word	.L527,.L600
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_setPll2ErayFrequency')
	.sect	'.debug_abbrev'
.L375:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0
	.byte	3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,11,1,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_setPll2ErayFrequency')
	.sect	'.debug_line'
.L376:
	.word	.L1145-.L1144
.L1144:
	.half	3
	.word	.L1147-.L1146
.L1146:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.h',0,0,0,0,0
.L1147:
	.byte	5,9,7,0,5,2
	.word	.L263
	.byte	3,239,8,1,5,58,3,2,1,5,21,9
	.half	.L898-.L263
	.byte	1,5,65,3,1,1,5,68,9
	.half	.L899-.L898
	.byte	1,5,38,9
	.half	.L1148-.L899
	.byte	3,2,1,5,26,9
	.half	.L903-.L1148
	.byte	3,1,1,5,36,9
	.half	.L1149-.L903
	.byte	3,1,1,5,26,9
	.half	.L905-.L1149
	.byte	3,127,1,5,33,9
	.half	.L1150-.L905
	.byte	1,5,36,9
	.half	.L904-.L1150
	.byte	3,1,1,4,2,5,57,9
	.half	.L597-.L904
	.byte	3,66,1,5,80,9
	.half	.L1151-.L597
	.byte	1,5,87,9
	.half	.L1152-.L1151
	.byte	1,4,1,5,1,9
	.half	.L598-.L1152
	.byte	3,193,0,1,7,9
	.half	.L378-.L598
	.byte	0,1,1
.L1145:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_setPll2ErayFrequency')
	.sect	'.debug_ranges'
.L377:
	.word	-1,.L263,0,.L378-.L263,0,0
.L593:
	.word	-1,.L263,0,.L591-.L263,-1,.L265,0,.L488-.L265,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_setPll2Frequency')
	.sect	'.debug_info'
.L379:
	.word	347
	.half	3
	.word	.L380
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L382,.L381
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_setPll2Frequency',0,1,253,8,9
	.word	.L527
	.byte	1,1,1
	.word	.L267,.L601,.L266
	.byte	4
	.byte	'pll2Freq',0,1,253,8,44
	.word	.L527,.L602
	.byte	5
	.word	.L267,.L601
	.byte	6
	.byte	'endinitSfty_pw',0,1,255,8,12
	.word	.L587,.L603
	.byte	6
	.byte	'pll2Div',0,1,128,9,12
	.word	.L544,.L604
	.byte	7
	.word	.L605,.L606,.L607
	.byte	8
	.word	.L608,.L606,.L607
	.byte	6
	.byte	'pll2Frequency',0,2,193,8,13
	.word	.L527,.L609
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_setPll2Frequency')
	.sect	'.debug_abbrev'
.L380:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,11,1,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_setPll2Frequency')
	.sect	'.debug_line'
.L381:
	.word	.L1154-.L1153
.L1153:
	.half	3
	.word	.L1156-.L1155
.L1155:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.h',0,0,0,0,0
.L1156:
	.byte	5,9,7,0,5,2
	.word	.L267
	.byte	3,252,8,1,5,64,3,2,1,5,27,9
	.half	.L906-.L267
	.byte	1,5,67,3,1,1,5,70,9
	.half	.L907-.L906
	.byte	1,5,38,9
	.half	.L908-.L907
	.byte	3,2,1,5,22,9
	.half	.L909-.L908
	.byte	3,1,1,5,36,9
	.half	.L1157-.L909
	.byte	3,1,1,5,22,9
	.half	.L911-.L1157
	.byte	3,127,1,5,29,9
	.half	.L1158-.L911
	.byte	1,5,36,9
	.half	.L910-.L1158
	.byte	3,1,1,4,2,5,49,9
	.half	.L606-.L910
	.byte	3,190,127,1,5,68,9
	.half	.L1159-.L606
	.byte	1,5,75,9
	.half	.L1160-.L1159
	.byte	1,4,1,5,1,9
	.half	.L607-.L1160
	.byte	3,197,0,1,7,9
	.half	.L383-.L607
	.byte	0,1,1
.L1154:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_setPll2Frequency')
	.sect	'.debug_ranges'
.L382:
	.word	-1,.L267,0,.L383-.L267,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_setSpbFrequency')
	.sect	'.debug_info'
.L384:
	.word	352
	.half	3
	.word	.L385
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L387,.L386
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_setSpbFrequency',0,1,138,9,9
	.word	.L527
	.byte	1,1,1
	.word	.L269,.L610,.L268
	.byte	4
	.byte	'spbFreq',0,1,138,9,43
	.word	.L527,.L611
	.byte	5
	.word	.L612
	.byte	6
	.byte	'l_EndInitPW',0,1,141,9,21
	.word	.L587,.L613
	.byte	6
	.byte	'l_SEndInitPW',0,1,142,9,21
	.word	.L587,.L614
	.byte	6
	.byte	'ccucon0',0,1,143,9,21
	.word	.L531,.L615
	.byte	6
	.byte	'inputFreq',0,1,144,9,21
	.word	.L527,.L616
	.byte	6
	.byte	'spbDiv',0,1,145,9,21
	.word	.L544,.L617
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_setSpbFrequency')
	.sect	'.debug_abbrev'
.L385:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0
	.byte	3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_setSpbFrequency')
	.sect	'.debug_line'
.L386:
	.word	.L1162-.L1161
.L1161:
	.half	3
	.word	.L1164-.L1163
.L1163:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1164:
	.byte	5,9,7,0,5,2
	.word	.L269
	.byte	3,137,9,1,5,61,3,6,1,5,52,9
	.half	.L912-.L269
	.byte	3,1,1,5,33,9
	.half	.L913-.L912
	.byte	1,5,20,9
	.half	.L1165-.L913
	.byte	3,1,1,5,27,9
	.half	.L915-.L1165
	.byte	3,2,1,5,5,9
	.half	.L1166-.L915
	.byte	3,5,1,5,16,9
	.half	.L1167-.L1166
	.byte	3,2,1,5,52,3,3,1,5,18,9
	.half	.L914-.L1167
	.byte	1,5,55,3,1,1,5,18,9
	.half	.L917-.L914
	.byte	1,5,31,9
	.half	.L919-.L917
	.byte	3,2,1,5,32,9
	.half	.L918-.L919
	.byte	3,1,1,5,37,9
	.half	.L1168-.L918
	.byte	1,5,32,9
	.half	.L1169-.L1168
	.byte	1,5,29,9
	.half	.L1170-.L1169
	.byte	3,1,1,5,32,9
	.half	.L920-.L1170
	.byte	3,127,1,5,35,9
	.half	.L1171-.L920
	.byte	1,5,19,1,5,29,9
	.half	.L1172-.L1171
	.byte	3,1,1,5,34,9
	.half	.L921-.L1172
	.byte	3,2,1,5,35,9
	.half	.L1173-.L921
	.byte	3,1,1,5,32,9
	.half	.L1174-.L1173
	.byte	3,4,1,5,35,9
	.half	.L922-.L1174
	.byte	3,124,1,5,22,9
	.half	.L924-.L922
	.byte	3,1,1,9
	.half	.L1175-.L924
	.byte	3,1,1,3,1,1,5,32,9
	.half	.L1176-.L1175
	.byte	3,1,1,5,31,9
	.half	.L923-.L1176
	.byte	3,2,1,5,32,9
	.half	.L1177-.L923
	.byte	3,1,1,5,35,9
	.half	.L925-.L1177
	.byte	1,5,19,1,5,29,9
	.half	.L1178-.L925
	.byte	3,1,1,5,25,9
	.half	.L916-.L1178
	.byte	3,2,1,5,37,9
	.half	.L926-.L916
	.byte	3,3,1,5,1,7,9
	.half	.L388-.L926
	.byte	3,1,0,1,1
.L1162:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_setSpbFrequency')
	.sect	'.debug_ranges'
.L387:
	.word	-1,.L269,0,.L388-.L269,0,0
.L612:
	.word	-1,.L269,0,.L610-.L269,-1,.L271,0,.L513-.L271,-1,.L273,0,.L508-.L273,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_setSriFrequency')
	.sect	'.debug_info'
.L389:
	.word	346
	.half	3
	.word	.L390
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L392,.L391
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_setSriFrequency',0,1,183,9,9
	.word	.L527
	.byte	1,1,1
	.word	.L275,.L618,.L274
	.byte	4
	.byte	'sriFreq',0,1,183,9,43
	.word	.L527,.L619
	.byte	5
	.word	.L275,.L618
	.byte	6
	.byte	'freq',0,1,185,9,21
	.word	.L527,.L620
	.byte	6
	.byte	'source',0,1,186,9,21
	.word	.L527,.L621
	.byte	6
	.byte	'ccucon0',0,1,187,9,21
	.word	.L531,.L622
	.byte	6
	.byte	'l_SEndInitPW',0,1,188,9,21
	.word	.L587,.L623
	.byte	6
	.byte	'sriDiv',0,1,189,9,21
	.word	.L544,.L624
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_setSriFrequency')
	.sect	'.debug_abbrev'
.L390:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_setSriFrequency')
	.sect	'.debug_line'
.L391:
	.word	.L1180-.L1179
.L1179:
	.half	3
	.word	.L1182-.L1181
.L1181:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1182:
	.byte	5,9,7,0,5,2
	.word	.L275
	.byte	3,182,9,1,5,58,3,3,1,5,38,9
	.half	.L927-.L275
	.byte	3,3,1,5,20,9
	.half	.L928-.L927
	.byte	3,1,1,5,27,9
	.half	.L935-.L928
	.byte	3,2,1,5,5,9
	.half	.L1183-.L935
	.byte	3,5,1,5,16,9
	.half	.L1184-.L1183
	.byte	3,2,1,5,55,3,3,1,5,18,9
	.half	.L929-.L1184
	.byte	1,5,34,9
	.half	.L931-.L929
	.byte	3,1,1,5,35,9
	.half	.L930-.L931
	.byte	3,2,1,5,32,9
	.half	.L1185-.L930
	.byte	3,5,1,5,35,9
	.half	.L933-.L1185
	.byte	3,123,1,5,22,9
	.half	.L934-.L933
	.byte	3,1,1,9
	.half	.L1186-.L934
	.byte	3,1,1,3,1,1,5,32,9
	.half	.L1187-.L1186
	.byte	3,2,1,5,25,9
	.half	.L1188-.L1187
	.byte	3,2,1,5,37,9
	.half	.L932-.L1188
	.byte	3,3,1,5,1,7,9
	.half	.L393-.L932
	.byte	3,2,0,1,1
.L1180:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_setSriFrequency')
	.sect	'.debug_ranges'
.L392:
	.word	-1,.L275,0,.L393-.L275,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_calculateSysPllDividers')
	.sect	'.debug_info'
.L394:
	.word	480
	.half	3
	.word	.L395
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L397,.L396
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_calculateSysPllDividers',0,1,93,9
	.word	.L625
	.byte	1,1,1
	.word	.L188,.L626,.L187
	.byte	4
	.byte	'cfg',0,1,93,61
	.word	.L627,.L628
	.byte	4
	.byte	'fPll',0,1,93,73
	.word	.L544,.L629
	.byte	5
	.word	.L188,.L626
	.byte	6
	.byte	'retVal',0,1,95,13
	.word	.L625,.L630
	.byte	6
	.byte	'fOsc',0,1,97,13
	.word	.L544,.L631
	.byte	7
	.word	.L632
	.byte	6
	.byte	'p',0,1,117,22
	.word	.L544,.L636
	.byte	6
	.byte	'n',0,1,118,22
	.word	.L544,.L637
	.byte	6
	.byte	'k2',0,1,119,22
	.word	.L544,.L638
	.byte	6
	.byte	'k2Steps',0,1,120,22
	.word	.L544,.L639
	.byte	6
	.byte	'bestK2',0,1,121,22
	.word	.L544,.L640
	.byte	6
	.byte	'bestN',0,1,121,34
	.word	.L544,.L641
	.byte	6
	.byte	'bestP',0,1,121,45
	.word	.L544,.L642
	.byte	6
	.byte	'fPllLeastError',0,1,124,22
	.word	.L643,.L644
	.byte	5
	.word	.L7,.L10
	.byte	6
	.byte	'fPllError',0,1,150,1,36
	.word	.L643,.L645
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_calculateSysPllDividers')
	.sect	'.debug_abbrev'
.L395:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,11,1,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_calculateSysPllDividers')
	.sect	'.debug_line'
.L396:
	.word	.L1190-.L1189
.L1189:
	.half	3
	.word	.L1192-.L1191
.L1191:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1192:
	.byte	5,30,7,0,5,2
	.word	.L188
	.byte	3,222,0,1,5,9,3,126,1,5,30,9
	.half	.L737-.L188
	.byte	3,2,1,5,29,9
	.half	.L633-.L737
	.byte	3,26,1,5,40,9
	.half	.L739-.L633
	.byte	1,5,9,9
	.half	.L634-.L739
	.byte	3,100,1,5,51,3,28,1,5,17,9
	.half	.L635-.L634
	.byte	3,8,1,5,20,9
	.half	.L738-.L635
	.byte	3,2,1,5,26,9
	.half	.L741-.L738
	.byte	3,123,1,5,16,9
	.half	.L1193-.L741
	.byte	3,10,1,5,9,3,85,1,5,24,9
	.half	.L742-.L1193
	.byte	3,33,1,5,35,3,99,1,5,9,9
	.half	.L743-.L742
	.byte	3,34,1,5,21,3,2,1,5,55,9
	.half	.L744-.L743
	.byte	3,13,1,5,21,9
	.half	.L1194-.L744
	.byte	3,115,1,5,26,9
	.half	.L3-.L1194
	.byte	3,5,1,9
	.half	.L1195-.L3
	.byte	3,2,1,5,39,9
	.half	.L1196-.L1195
	.byte	1,5,47,9
	.half	.L1197-.L1196
	.byte	1,5,44,9
	.half	.L1198-.L1197
	.byte	1,5,25,9
	.half	.L1199-.L1198
	.byte	3,2,1,5,29,9
	.half	.L5-.L1199
	.byte	3,2,1,5,45,1,5,29,9
	.half	.L745-.L5
	.byte	1,5,45,9
	.half	.L1200-.L745
	.byte	1,5,43,1,5,47,9
	.half	.L746-.L1200
	.byte	3,2,1,5,52,9
	.half	.L1201-.L746
	.byte	1,5,32,9
	.half	.L1202-.L1201
	.byte	3,2,1,5,49,1,5,53,9
	.half	.L7-.L1202
	.byte	3,3,1,5,48,9
	.half	.L748-.L7
	.byte	1,5,68,9
	.half	.L1203-.L748
	.byte	1,5,60,9
	.half	.L1204-.L1203
	.byte	1,5,68,9
	.half	.L1205-.L1204
	.byte	1,5,43,9
	.half	.L749-.L1205
	.byte	3,2,1,5,29,9
	.half	.L1206-.L749
	.byte	1,5,50,7,9
	.half	.L1207-.L1206
	.byte	3,2,1,5,48,3,1,1,9
	.half	.L1208-.L1207
	.byte	3,1,1,9
	.half	.L1209-.L1208
	.byte	3,1,1,5,33,9
	.half	.L1210-.L1209
	.byte	3,2,1,5,48,9
	.half	.L8-.L1210
	.byte	3,3,1,5,29,9
	.half	.L1211-.L8
	.byte	1,5,48,7,9
	.half	.L1212-.L1211
	.byte	3,2,1,3,1,1,9
	.half	.L1213-.L1212
	.byte	3,1,1,9
	.half	.L1214-.L1213
	.byte	3,1,1,5,52,9
	.half	.L10-.L1214
	.byte	3,108,1,5,49,1,5,50,7,9
	.half	.L6-.L10
	.byte	3,122,1,5,40,9
	.half	.L1215-.L6
	.byte	1,5,45,9
	.half	.L753-.L1215
	.byte	1,5,36,7,9
	.half	.L4-.L753
	.byte	3,122,1,5,33,9
	.half	.L1216-.L4
	.byte	1,5,34,7,9
	.half	.L9-.L1216
	.byte	3,42,1,5,61,9
	.half	.L740-.L9
	.byte	1,5,59,9
	.half	.L1217-.L740
	.byte	1,5,30,9
	.half	.L1218-.L1217
	.byte	1,5,9,9
	.half	.L1219-.L1218
	.byte	1,5,66,7,9
	.half	.L1220-.L1219
	.byte	3,2,1,5,50,9
	.half	.L755-.L1220
	.byte	1,5,66,9
	.half	.L756-.L755
	.byte	3,1,1,5,50,9
	.half	.L757-.L756
	.byte	1,5,67,9
	.half	.L758-.L757
	.byte	3,1,1,5,50,9
	.half	.L759-.L758
	.byte	1,5,52,9
	.half	.L760-.L759
	.byte	3,1,1,5,50,1,9
	.half	.L1221-.L760
	.byte	3,1,1,5,70,9
	.half	.L1222-.L1221
	.byte	3,124,1,5,20,9
	.half	.L11-.L1222
	.byte	3,8,1,5,5,9
	.half	.L12-.L11
	.byte	3,4,1,5,1,9
	.half	.L761-.L12
	.byte	3,1,1,7,9
	.half	.L398-.L761
	.byte	0,1,1
.L1190:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_calculateSysPllDividers')
	.sect	'.debug_ranges'
.L397:
	.word	-1,.L188,0,.L398-.L188,0,0
.L632:
	.word	-1,.L188,.L633-.L188,.L634-.L188,.L635-.L188,.L12-.L188,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_init')
	.sect	'.debug_info'
.L399:
	.word	595
	.half	3
	.word	.L400
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L402,.L401
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_init',0,1,129,5,9
	.word	.L625
	.byte	1,1,1
	.word	.L236,.L646,.L235
	.byte	4
	.byte	'cfg',0,1,129,5,48
	.word	.L647,.L648
	.byte	5
	.word	.L649
	.byte	6
	.byte	'smuTrapEnable',0,1,131,5,13
	.word	.L625,.L650
	.byte	6
	.byte	'endinit_pw',0,1,132,5,13
	.word	.L587,.L651
	.byte	6
	.byte	'endinitSfty_pw',0,1,132,5,25
	.word	.L587,.L652
	.byte	6
	.byte	'status',0,1,133,5,13
	.word	.L625,.L653
	.byte	7
	.word	.L654,.L127
	.byte	6
	.byte	'pllStepsCount',0,1,183,5,15
	.word	.L625,.L655
	.byte	5
	.word	.L656
	.byte	6
	.byte	'ccucon0',0,1,245,5,41
	.word	.L531,.L658
	.byte	0,7
	.word	.L659,.L660
	.byte	6
	.byte	'ccucon1',0,1,134,6,41
	.word	.L661,.L662
	.byte	0,7
	.word	.L663,.L664
	.byte	6
	.byte	'ccucon2',0,1,151,6,41
	.word	.L665,.L666
	.byte	0,5
	.word	.L667
	.byte	6
	.byte	'ccucon5',0,1,165,6,41
	.word	.L672,.L673
	.byte	0,7
	.word	.L671,.L674
	.byte	6
	.byte	'ccucon6',0,1,174,6,41
	.word	.L675,.L676
	.byte	0,7
	.word	.L674,.L677
	.byte	6
	.byte	'ccucon7',0,1,183,6,41
	.word	.L678,.L679
	.byte	0,7
	.word	.L677,.L680
	.byte	6
	.byte	'ccucon8',0,1,192,6,41
	.word	.L681,.L682
	.byte	0,7
	.word	.L683,.L684
	.byte	6
	.byte	'fcon',0,1,205,6,28
	.word	.L685,.L686
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_init')
	.sect	'.debug_abbrev'
.L400:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0
	.byte	3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,11,1,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_init')
	.sect	'.debug_line'
.L401:
	.word	.L1224-.L1223
.L1223:
	.half	3
	.word	.L1226-.L1225
.L1225:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1226:
	.byte	5,9,7,0,5,2
	.word	.L236
	.byte	3,128,5,1,5,34,9
	.half	.L812-.L236
	.byte	3,6,1,5,29,9
	.half	.L1227-.L812
	.byte	1,5,63,9
	.half	.L1228-.L1227
	.byte	3,2,1,5,29,9
	.half	.L802-.L1228
	.byte	1,5,66,3,1,1,5,29,9
	.half	.L803-.L802
	.byte	1,5,35,9
	.half	.L814-.L803
	.byte	3,4,1,5,43,9
	.half	.L804-.L814
	.byte	3,1,1,5,33,9
	.half	.L808-.L804
	.byte	3,2,1,5,38,9
	.half	.L809-.L808
	.byte	3,5,1,5,29,9
	.half	.L1229-.L809
	.byte	3,2,1,5,20,9
	.half	.L1230-.L1229
	.byte	3,109,1,5,39,9
	.half	.L1231-.L1230
	.byte	3,19,1,5,22,9
	.half	.L1232-.L1231
	.byte	3,10,1,5,33,9
	.half	.L1233-.L1232
	.byte	1,5,39,9
	.half	.L813-.L1233
	.byte	3,4,1,5,22,9
	.half	.L815-.L813
	.byte	3,6,1,5,29,9
	.half	.L1234-.L815
	.byte	1,5,22,9
	.half	.L1235-.L1234
	.byte	3,1,1,5,29,9
	.half	.L1236-.L1235
	.byte	1,5,59,9
	.half	.L1237-.L1236
	.byte	3,2,1,5,28,9
	.half	.L817-.L1237
	.byte	1,5,36,9
	.half	.L819-.L817
	.byte	3,2,1,5,5,9
	.half	.L818-.L819
	.byte	3,3,1,5,46,7,9
	.half	.L654-.L818
	.byte	3,9,1,5,37,9
	.half	.L1238-.L654
	.byte	3,2,1,5,61,9
	.half	.L1239-.L1238
	.byte	3,126,1,5,37,9
	.half	.L128-.L1239
	.byte	3,2,1,5,49,9
	.half	.L1240-.L128
	.byte	1,5,30,7,9
	.half	.L1241-.L1240
	.byte	3,6,1,5,65,9
	.half	.L1242-.L1241
	.byte	1,5,30,9
	.half	.L1243-.L1242
	.byte	1,5,37,9
	.half	.L1244-.L1243
	.byte	1,5,34,9
	.half	.L1245-.L1244
	.byte	3,4,1,5,68,9
	.half	.L1246-.L1245
	.byte	1,5,34,9
	.half	.L1247-.L1246
	.byte	1,5,40,9
	.half	.L1248-.L1247
	.byte	1,5,34,9
	.half	.L1249-.L1248
	.byte	3,1,1,5,68,9
	.half	.L1250-.L1249
	.byte	1,5,34,9
	.half	.L1251-.L1250
	.byte	1,5,40,9
	.half	.L1252-.L1251
	.byte	1,5,34,9
	.half	.L1253-.L1252
	.byte	3,4,1,5,46,9
	.half	.L1254-.L1253
	.byte	1,5,34,9
	.half	.L1255-.L1254
	.byte	3,2,1,5,46,9
	.half	.L1256-.L1255
	.byte	1,5,34,9
	.half	.L1257-.L1256
	.byte	3,2,1,5,46,9
	.half	.L1258-.L1257
	.byte	1,5,34,9
	.half	.L1259-.L1258
	.byte	3,1,1,5,46,9
	.half	.L1260-.L1259
	.byte	1,5,34,9
	.half	.L1261-.L1260
	.byte	3,3,1,5,41,9
	.half	.L1262-.L1261
	.byte	1,5,36,9
	.half	.L1263-.L1262
	.byte	3,2,1,5,41,9
	.half	.L129-.L1263
	.byte	3,2,1,5,55,9
	.half	.L1264-.L129
	.byte	1,5,34,7,9
	.half	.L1265-.L1264
	.byte	3,6,1,5,42,9
	.half	.L1266-.L1265
	.byte	1,5,51,9
	.half	.L816-.L1266
	.byte	3,2,1,5,34,9
	.half	.L820-.L816
	.byte	3,6,1,5,42,9
	.half	.L1267-.L820
	.byte	1,5,51,9
	.half	.L821-.L1267
	.byte	3,3,1,5,62,9
	.half	.L822-.L821
	.byte	3,7,1,5,60,9
	.half	.L657-.L822
	.byte	3,4,1,5,55,1,5,91,9
	.half	.L1268-.L657
	.byte	1,5,55,9
	.half	.L1269-.L1268
	.byte	1,5,60,9
	.half	.L1270-.L1269
	.byte	1,5,58,9
	.half	.L824-.L1270
	.byte	1,5,113,3,2,1,5,81,9
	.half	.L823-.L824
	.byte	1,5,25,9
	.half	.L1271-.L823
	.byte	3,3,1,5,42,9
	.half	.L1272-.L1271
	.byte	1,5,41,9
	.half	.L132-.L1272
	.byte	3,3,1,5,51,9
	.half	.L1273-.L132
	.byte	1,5,59,7,9
	.half	.L659-.L1273
	.byte	3,9,1,5,54,1,5,90,9
	.half	.L1274-.L659
	.byte	1,5,54,9
	.half	.L1275-.L1274
	.byte	1,5,59,9
	.half	.L826-.L1275
	.byte	1,5,57,9
	.half	.L828-.L826
	.byte	1,5,112,3,2,1,5,80,9
	.half	.L827-.L828
	.byte	1,5,25,9
	.half	.L829-.L827
	.byte	3,3,1,5,41,9
	.half	.L1276-.L829
	.byte	1,9
	.half	.L660-.L1276
	.byte	3,3,1,5,51,9
	.half	.L1277-.L660
	.byte	1,5,56,7,9
	.half	.L663-.L1277
	.byte	3,9,1,5,87,1,5,51,9
	.half	.L1278-.L663
	.byte	1,5,56,9
	.half	.L830-.L1278
	.byte	1,5,54,9
	.half	.L833-.L830
	.byte	1,5,109,3,2,1,5,77,9
	.half	.L1279-.L833
	.byte	1,5,25,3,2,1,5,37,9
	.half	.L1280-.L1279
	.byte	3,126,1,5,25,9
	.half	.L1281-.L1280
	.byte	3,2,1,5,38,9
	.half	.L1282-.L1281
	.byte	3,127,1,9
	.half	.L1283-.L1282
	.byte	3,1,1,5,41,9
	.half	.L664-.L1283
	.byte	3,3,1,5,51,9
	.half	.L1284-.L664
	.byte	1,5,56,7,9
	.half	.L668-.L1284
	.byte	3,7,1,5,87,1,5,51,9
	.half	.L1285-.L668
	.byte	1,5,56,9
	.half	.L834-.L1285
	.byte	1,5,54,9
	.half	.L835-.L834
	.byte	1,5,109,3,2,1,5,44,9
	.half	.L669-.L835
	.byte	3,32,1,5,77,9
	.half	.L670-.L669
	.byte	3,96,1,5,25,3,2,1,5,37,9
	.half	.L1286-.L670
	.byte	3,126,1,5,25,9
	.half	.L1287-.L1286
	.byte	3,2,1,5,38,9
	.half	.L1288-.L1287
	.byte	3,127,1,9
	.half	.L1289-.L1288
	.byte	3,1,1,5,86,9
	.half	.L671-.L1289
	.byte	3,5,1,5,50,9
	.half	.L1290-.L671
	.byte	1,5,55,9
	.half	.L836-.L1290
	.byte	1,5,53,9
	.half	.L837-.L836
	.byte	1,5,108,3,2,1,5,76,9
	.half	.L1291-.L837
	.byte	1,5,25,3,1,1,5,36,9
	.half	.L1292-.L1291
	.byte	3,127,1,5,25,9
	.half	.L1293-.L1292
	.byte	3,1,1,5,37,9
	.half	.L1294-.L1293
	.byte	1,5,86,9
	.half	.L674-.L1294
	.byte	3,6,1,5,50,9
	.half	.L1295-.L674
	.byte	1,5,55,9
	.half	.L838-.L1295
	.byte	1,5,53,9
	.half	.L839-.L838
	.byte	1,5,108,3,2,1,5,76,9
	.half	.L1296-.L839
	.byte	1,5,25,3,1,1,5,36,9
	.half	.L1297-.L1296
	.byte	3,127,1,5,25,9
	.half	.L1298-.L1297
	.byte	3,1,1,5,37,9
	.half	.L1299-.L1298
	.byte	1,5,86,9
	.half	.L677-.L1299
	.byte	3,6,1,5,108,9
	.half	.L840-.L677
	.byte	3,2,1,5,55,9
	.half	.L1300-.L840
	.byte	3,126,1,5,50,1,5,76,9
	.half	.L1301-.L1300
	.byte	3,2,1,5,53,9
	.half	.L841-.L1301
	.byte	3,126,1,5,36,9
	.half	.L1302-.L841
	.byte	3,2,1,5,25,3,1,1,5,37,9
	.half	.L1303-.L1302
	.byte	1,5,44,9
	.half	.L680-.L1303
	.byte	3,4,1,5,38,9
	.half	.L683-.L680
	.byte	3,6,1,5,33,1,5,68,9
	.half	.L1304-.L683
	.byte	1,5,33,9
	.half	.L1305-.L1304
	.byte	1,5,38,9
	.half	.L842-.L1305
	.byte	1,5,36,9
	.half	.L843-.L842
	.byte	1,5,20,9
	.half	.L1306-.L843
	.byte	3,3,1,5,90,3,1,1,5,43,9
	.half	.L1307-.L1306
	.byte	3,2,1,5,59,9
	.half	.L844-.L1307
	.byte	3,126,1,5,20,9
	.half	.L1308-.L844
	.byte	1,5,43,3,2,1,5,17,9
	.half	.L845-.L1308
	.byte	3,1,1,5,41,9
	.half	.L1309-.L845
	.byte	3,1,1,5,17,9
	.half	.L846-.L1309
	.byte	3,127,1,5,29,9
	.half	.L1310-.L846
	.byte	1,5,41,9
	.half	.L1311-.L1310
	.byte	3,1,1,5,28,9
	.half	.L684-.L1311
	.byte	3,5,1,5,81,1,5,46,9
	.half	.L136-.L684
	.byte	3,3,1,5,37,9
	.half	.L137-.L136
	.byte	3,3,1,5,49,9
	.half	.L1312-.L137
	.byte	1,5,30,7,9
	.half	.L1313-.L1312
	.byte	3,7,1,5,65,9
	.half	.L1314-.L1313
	.byte	1,5,44,9
	.half	.L1315-.L1314
	.byte	3,1,1,5,30,9
	.half	.L848-.L1315
	.byte	3,127,1,5,50,9
	.half	.L1316-.L848
	.byte	1,5,65,9
	.half	.L1317-.L1316
	.byte	1,5,80,9
	.half	.L1318-.L1317
	.byte	1,5,37,9
	.half	.L1319-.L1318
	.byte	1,5,44,9
	.half	.L1320-.L1319
	.byte	3,1,1,5,28,9
	.half	.L849-.L1320
	.byte	3,4,1,5,43,9
	.half	.L1321-.L849
	.byte	1,5,58,9
	.half	.L1322-.L1321
	.byte	1,5,13,9
	.half	.L1323-.L1322
	.byte	1,5,71,7,9
	.half	.L1324-.L1323
	.byte	3,2,1,5,39,9
	.half	.L138-.L1324
	.byte	3,4,1,5,54,9
	.half	.L1325-.L138
	.byte	1,5,69,9
	.half	.L1326-.L1325
	.byte	1,5,96,9
	.half	.L1327-.L1326
	.byte	3,104,1,5,60,9
	.half	.L135-.L1327
	.byte	1,5,81,9
	.half	.L1328-.L135
	.byte	1,5,38,7,9
	.half	.L127-.L1328
	.byte	3,29,1,5,22,9
	.half	.L1329-.L127
	.byte	3,1,1,5,36,9
	.half	.L831-.L1329
	.byte	3,1,1,5,22,9
	.half	.L850-.L831
	.byte	3,127,1,5,34,9
	.half	.L1330-.L850
	.byte	1,5,36,9
	.half	.L1331-.L1330
	.byte	3,1,1,5,35,9
	.half	.L851-.L1331
	.byte	3,4,1,5,22,9
	.half	.L832-.L851
	.byte	3,1,1,9
	.half	.L854-.L832
	.byte	3,1,1,5,33,9
	.half	.L1332-.L854
	.byte	3,1,1,5,5,9
	.half	.L1333-.L1332
	.byte	3,2,1,5,1,3,1,1,7,9
	.half	.L403-.L1333
	.byte	0,1,1
.L1224:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_init')
	.sect	'.debug_ranges'
.L402:
	.word	-1,.L236,0,.L403-.L236,0,0
.L649:
	.word	-1,.L236,0,.L646-.L236,-1,.L126,0,.L518-.L126,-1,.L239,0,.L503-.L239,-1,.L241,0,.L498-.L241,-1,.L245,0
	.word	.L473-.L245,-1,.L247,0,.L468-.L247,0,0
.L656:
	.word	-1,.L236,.L657-.L236,.L132-.L236,-1,.L243,0,.L483-.L243,0,0
.L667:
	.word	-1,.L236,.L668-.L236,.L669-.L236,.L670-.L236,.L671-.L236,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_initConfig')
	.sect	'.debug_info'
.L404:
	.word	227
	.half	3
	.word	.L405
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L407,.L406
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_initConfig',0,1,135,7,6,1,1,1
	.word	.L249,.L687,.L248
	.byte	4
	.byte	'cfg',0,1,135,7,45
	.word	.L627,.L688
	.byte	5
	.word	.L249,.L687
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_initConfig')
	.sect	'.debug_abbrev'
.L405:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_initConfig')
	.sect	'.debug_line'
.L406:
	.word	.L1335-.L1334
.L1334:
	.half	3
	.word	.L1337-.L1336
.L1336:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1337:
	.byte	5,50,7,0,5,2
	.word	.L249
	.byte	3,202,0,1,5,37,3,1,1,5,6,9
	.half	.L1338-.L249
	.byte	3,189,6,1,5,37,9
	.half	.L1339-.L1338
	.byte	3,195,121,1,5,9,9
	.half	.L1340-.L1339
	.byte	3,1,1,5,6,3,188,6,1,5,9,9
	.half	.L1341-.L1340
	.byte	3,196,121,1,5,6,3,188,6,1,5,9,9
	.half	.L1342-.L1341
	.byte	3,196,121,1,5,6,3,188,6,1,5,9,9
	.half	.L1343-.L1342
	.byte	3,196,121,1,5,6,9
	.half	.L1344-.L1343
	.byte	3,188,6,1,5,5,9
	.half	.L1345-.L1344
	.byte	3,198,121,1,5,6,9
	.half	.L1346-.L1345
	.byte	3,186,6,1,5,5,9
	.half	.L1347-.L1346
	.byte	3,198,121,1,5,6,9
	.half	.L1348-.L1347
	.byte	3,186,6,1,5,5,9
	.half	.L1349-.L1348
	.byte	3,198,121,1,5,6,9
	.half	.L1350-.L1349
	.byte	3,186,6,1,5,5,9
	.half	.L1351-.L1350
	.byte	3,198,121,1,5,6,9
	.half	.L1352-.L1351
	.byte	3,186,6,1,5,5,9
	.half	.L1353-.L1352
	.byte	3,198,121,1,5,6,3,186,6,1,5,5,9
	.half	.L1354-.L1353
	.byte	3,198,121,1,5,6,3,186,6,1,5,5,9
	.half	.L1355-.L1354
	.byte	3,198,121,1,5,6,3,186,6,1,5,5,9
	.half	.L1356-.L1355
	.byte	3,198,121,1,5,6,3,186,6,1,5,5,9
	.half	.L1357-.L1356
	.byte	3,199,121,1,5,6,3,185,6,1,5,5,9
	.half	.L1358-.L1357
	.byte	3,199,121,1,5,6,3,185,6,1,5,5,9
	.half	.L1359-.L1358
	.byte	3,200,121,1,5,6,9
	.half	.L1360-.L1359
	.byte	3,184,6,1,5,1,9
	.half	.L1361-.L1360
	.byte	3,1,1,7,9
	.half	.L408-.L1361
	.byte	0,1,1
.L1335:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_initConfig')
	.sect	'.debug_ranges'
.L407:
	.word	-1,.L249,0,.L408-.L249,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_initErayPll')
	.sect	'.debug_info'
.L409:
	.word	348
	.half	3
	.word	.L410
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L412,.L411
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_initErayPll',0,1,141,7,9
	.word	.L625
	.byte	1,1,1
	.word	.L251,.L689,.L250
	.byte	4
	.byte	'cfg',0,1,141,7,62
	.word	.L690,.L691
	.byte	5
	.word	.L251,.L689
	.byte	6
	.byte	'smuTrapEnable',0,1,143,7,13
	.word	.L625,.L692
	.byte	6
	.byte	'endinit_pw',0,1,144,7,13
	.word	.L587,.L693
	.byte	6
	.byte	'endinitSfty_pw',0,1,144,7,25
	.word	.L587,.L694
	.byte	5
	.word	.L695,.L689
	.byte	6
	.byte	'time_out_ctr',0,1,204,7,12
	.word	.L544,.L696
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_initErayPll')
	.sect	'.debug_abbrev'
.L410:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_initErayPll')
	.sect	'.debug_line'
.L411:
	.word	.L1363-.L1362
.L1362:
	.half	3
	.word	.L1365-.L1364
.L1364:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1365:
	.byte	5,9,7,0,5,2
	.word	.L251
	.byte	3,140,7,1,5,54,9
	.half	.L859-.L251
	.byte	3,6,1,5,20,9
	.half	.L856-.L859
	.byte	1,5,57,3,1,1,5,20,9
	.half	.L857-.L856
	.byte	1,5,35,9
	.half	.L861-.L857
	.byte	3,3,1,5,43,9
	.half	.L858-.L861
	.byte	3,1,1,5,33,9
	.half	.L862-.L858
	.byte	3,2,1,5,34,9
	.half	.L863-.L862
	.byte	3,2,1,5,27,9
	.half	.L1366-.L863
	.byte	3,3,1,5,10,9
	.half	.L1367-.L1366
	.byte	1,5,55,7,9
	.half	.L1368-.L1367
	.byte	1,5,83,9
	.half	.L1369-.L1368
	.byte	1,5,55,9
	.half	.L140-.L1369
	.byte	1,5,63,9
	.half	.L1370-.L140
	.byte	1,5,83,9
	.half	.L1371-.L1370
	.byte	1,5,63,9
	.half	.L1372-.L1371
	.byte	1,5,26,9
	.half	.L1373-.L1372
	.byte	3,3,1,5,34,9
	.half	.L1374-.L1373
	.byte	1,5,26,9
	.half	.L1375-.L1374
	.byte	3,1,1,5,34,9
	.half	.L1376-.L1375
	.byte	1,5,33,9
	.half	.L143-.L1376
	.byte	3,2,1,5,41,9
	.half	.L1377-.L143
	.byte	1,5,43,7,9
	.half	.L1378-.L1377
	.byte	3,4,1,5,27,9
	.half	.L142-.L1378
	.byte	3,5,1,5,10,9
	.half	.L1379-.L142
	.byte	1,5,34,7,9
	.half	.L145-.L1379
	.byte	3,2,1,5,17,9
	.half	.L1380-.L145
	.byte	1,5,26,7,9
	.half	.L1381-.L1380
	.byte	3,3,1,5,33,9
	.half	.L1382-.L1381
	.byte	1,5,26,9
	.half	.L1383-.L1382
	.byte	3,3,1,5,34,9
	.half	.L1384-.L1383
	.byte	1,5,30,9
	.half	.L146-.L1384
	.byte	3,3,1,5,13,9
	.half	.L1385-.L146
	.byte	1,5,22,7,9
	.half	.L1386-.L1385
	.byte	3,3,1,5,32,9
	.half	.L1387-.L1386
	.byte	3,13,1,5,22,9
	.half	.L864-.L1387
	.byte	3,115,1,5,50,9
	.half	.L1388-.L864
	.byte	1,5,22,9
	.half	.L1389-.L1388
	.byte	1,5,29,9
	.half	.L1390-.L1389
	.byte	1,5,22,9
	.half	.L1391-.L1390
	.byte	3,1,1,5,50,9
	.half	.L1392-.L1391
	.byte	1,5,22,9
	.half	.L1393-.L1392
	.byte	1,5,29,9
	.half	.L1394-.L1393
	.byte	1,5,22,9
	.half	.L1395-.L1394
	.byte	3,1,1,5,50,9
	.half	.L1396-.L1395
	.byte	1,5,22,9
	.half	.L1397-.L1396
	.byte	1,5,29,9
	.half	.L1398-.L1397
	.byte	1,5,22,9
	.half	.L1399-.L1398
	.byte	3,8,1,5,33,9
	.half	.L1400-.L1399
	.byte	1,5,22,9
	.half	.L1401-.L1400
	.byte	3,1,1,5,33,9
	.half	.L1402-.L1401
	.byte	1,5,32,9
	.half	.L1403-.L1402
	.byte	3,2,1,5,25,9
	.half	.L695-.L1403
	.byte	3,3,1,5,12,9
	.half	.L147-.L695
	.byte	3,2,1,5,48,9
	.half	.L1404-.L147
	.byte	1,5,31,9
	.half	.L1405-.L1404
	.byte	1,5,34,7,9
	.half	.L148-.L1405
	.byte	3,9,1,5,22,9
	.half	.L1406-.L148
	.byte	3,2,1,5,30,9
	.half	.L865-.L1406
	.byte	1,5,29,9
	.half	.L149-.L865
	.byte	3,3,1,5,37,9
	.half	.L1407-.L149
	.byte	1,5,27,7,9
	.half	.L1408-.L1407
	.byte	3,3,1,5,32,9
	.half	.L1409-.L1408
	.byte	3,5,1,5,35,9
	.half	.L1410-.L1409
	.byte	3,3,1,5,22,9
	.half	.L860-.L1410
	.byte	3,1,1,9
	.half	.L867-.L860
	.byte	3,1,1,5,33,9
	.half	.L1411-.L867
	.byte	3,1,1,5,12,9
	.half	.L1412-.L1411
	.byte	3,2,1,5,1,3,1,1,7,9
	.half	.L413-.L1412
	.byte	0,1,1
.L1363:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_initErayPll')
	.sect	'.debug_ranges'
.L412:
	.word	-1,.L251,0,.L413-.L251,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_initErayPllConfig')
	.sect	'.debug_info'
.L414:
	.word	234
	.half	3
	.word	.L415
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L417,.L416
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_initErayPllConfig',0,1,240,7,6,1,1,1
	.word	.L253,.L697,.L252
	.byte	4
	.byte	'cfg',0,1,240,7,59
	.word	.L698,.L699
	.byte	5
	.word	.L253,.L697
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_initErayPllConfig')
	.sect	'.debug_abbrev'
.L415:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_initErayPllConfig')
	.sect	'.debug_line'
.L416:
	.word	.L1414-.L1413
.L1413:
	.half	3
	.word	.L1416-.L1415
.L1415:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1416:
	.byte	5,19,7,0,5,2
	.word	.L253
	.byte	3,213,0,1,5,6,3,156,7,1,5,19,9
	.half	.L1417-.L253
	.byte	3,228,120,1,5,6,3,156,7,1,5,28,9
	.half	.L1418-.L1417
	.byte	3,228,120,1,5,6,3,156,7,1,5,1,9
	.half	.L1419-.L1418
	.byte	3,1,1,7,9
	.half	.L418-.L1419
	.byte	0,1,1
.L1414:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_initErayPllConfig')
	.sect	'.debug_ranges'
.L417:
	.word	-1,.L253,0,.L418-.L253,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_switchToBackupClock')
	.sect	'.debug_info'
.L419:
	.word	343
	.half	3
	.word	.L420
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L422,.L421
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_switchToBackupClock',0,1,220,9,6,1,1,1
	.word	.L277,.L700,.L276
	.byte	4
	.byte	'cfg',0,1,220,9,60
	.word	.L647,.L701
	.byte	5
	.word	.L277,.L700
	.byte	6
	.byte	'endinit_pw',0,1,222,9,12
	.word	.L587,.L702
	.byte	6
	.byte	'endinitSfty_pw',0,1,222,9,24
	.word	.L587,.L703
	.byte	6
	.byte	'pllStepsCount',0,1,223,9,12
	.word	.L704,.L705
	.byte	6
	.byte	'smuTrapEnable',0,1,224,9,12
	.word	.L625,.L706
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_switchToBackupClock')
	.sect	'.debug_abbrev'
.L420:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_switchToBackupClock')
	.sect	'.debug_line'
.L421:
	.word	.L1421-.L1420
.L1420:
	.half	3
	.word	.L1423-.L1422
.L1422:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1423:
	.byte	5,22,7,0,5,2
	.word	.L277
	.byte	3,225,9,1,5,6,9
	.half	.L1424-.L277
	.byte	3,122,1,5,22,9
	.half	.L937-.L1424
	.byte	3,6,1,5,5,9
	.half	.L1425-.L937
	.byte	1,5,57,7,9
	.half	.L1426-.L1425
	.byte	3,5,1,5,20,9
	.half	.L936-.L1426
	.byte	1,5,54,3,1,1,5,20,9
	.half	.L939-.L936
	.byte	1,5,26,3,16,1,5,37,9
	.half	.L940-.L939
	.byte	3,115,1,5,59,9
	.half	.L941-.L940
	.byte	3,124,1,5,77,9
	.half	.L1427-.L941
	.byte	3,4,1,5,1,9
	.half	.L180-.L1427
	.byte	3,62,1,5,42,7,9
	.half	.L182-.L180
	.byte	3,69,1,5,33,9
	.half	.L1428-.L182
	.byte	3,3,1,5,45,9
	.half	.L1429-.L1428
	.byte	1,5,61,7,9
	.half	.L1430-.L1429
	.byte	3,7,1,5,46,1,5,40,9
	.half	.L1431-.L1430
	.byte	3,1,1,5,26,3,127,1,5,76,9
	.half	.L944-.L1431
	.byte	1,5,61,9
	.half	.L1432-.L944
	.byte	1,5,80,9
	.half	.L1433-.L1432
	.byte	1,5,33,9
	.half	.L1434-.L1433
	.byte	1,5,40,9
	.half	.L1435-.L1434
	.byte	3,1,1,5,39,9
	.half	.L945-.L1435
	.byte	3,3,1,5,54,9
	.half	.L1436-.L945
	.byte	1,5,73,9
	.half	.L1437-.L1436
	.byte	1,5,92,9
	.half	.L1438-.L1437
	.byte	3,111,1,5,77,9
	.half	.L181-.L1438
	.byte	1,5,35,7,9
	.half	.L1439-.L181
	.byte	3,23,1,5,43,9
	.half	.L1440-.L1439
	.byte	3,1,1,5,33,9
	.half	.L1441-.L1440
	.byte	3,2,1,5,43,9
	.half	.L946-.L1441
	.byte	3,126,1,5,22,9
	.half	.L1442-.L946
	.byte	3,1,1,5,28,9
	.half	.L943-.L1442
	.byte	1,5,33,9
	.half	.L1443-.L943
	.byte	3,1,1,5,38,9
	.half	.L947-.L1443
	.byte	3,5,1,5,39,9
	.half	.L942-.L947
	.byte	3,2,1,9
	.half	.L1444-.L942
	.byte	3,9,1,5,22,9
	.half	.L948-.L1444
	.byte	3,7,1,5,36,9
	.half	.L1445-.L948
	.byte	3,4,1,5,22,9
	.half	.L950-.L1445
	.byte	3,124,1,5,33,9
	.half	.L1446-.L950
	.byte	1,5,22,9
	.half	.L1447-.L1446
	.byte	3,3,1,5,34,9
	.half	.L1448-.L1447
	.byte	1,5,36,9
	.half	.L1449-.L1448
	.byte	3,1,1,5,35,9
	.half	.L951-.L1449
	.byte	3,4,1,5,22,9
	.half	.L1450-.L951
	.byte	3,1,1,5,28,9
	.half	.L1451-.L1450
	.byte	1,5,22,9
	.half	.L949-.L1451
	.byte	3,1,1,5,33,9
	.half	.L952-.L949
	.byte	3,1,1,5,1,9
	.half	.L423-.L952
	.byte	3,2,0,1,1
.L1421:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_switchToBackupClock')
	.sect	'.debug_ranges'
.L422:
	.word	-1,.L277,0,.L423-.L277,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_setGtmFrequency')
	.sect	'.debug_info'
.L424:
	.word	354
	.half	3
	.word	.L425
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L427,.L426
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_setGtmFrequency',0,1,208,8,9
	.word	.L527
	.byte	1,1,1
	.word	.L259,.L707,.L258
	.byte	4
	.byte	'gtmFreq',0,1,208,8,43
	.word	.L527,.L708
	.byte	5
	.word	.L709
	.byte	6
	.byte	'l_SEndInitPW',0,1,210,8,21
	.word	.L587,.L710
	.byte	6
	.byte	'ccucon1',0,1,211,8,21
	.word	.L661,.L711
	.byte	6
	.byte	'inputFreq',0,1,213,8,21
	.word	.L527,.L712
	.byte	6
	.byte	'gtmDiv',0,1,214,8,21
	.word	.L544,.L713
	.byte	7
	.word	.L714,.L715,.L716
	.byte	8
	.word	.L717,.L715,.L716
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_setGtmFrequency')
	.sect	'.debug_abbrev'
.L425:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0
	.byte	3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_setGtmFrequency')
	.sect	'.debug_line'
.L426:
	.word	.L1453-.L1452
.L1452:
	.half	3
	.word	.L1455-.L1454
.L1454:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.h',0,0,0,0,0
.L1455:
	.byte	5,33,7,0,5,2
	.word	.L259
	.byte	3,210,8,1,5,9,9
	.half	.L1456-.L259
	.byte	3,125,1,5,33,9
	.half	.L887-.L1456
	.byte	3,3,1,5,61,9
	.half	.L888-.L887
	.byte	3,2,1,5,41,9
	.half	.L890-.L888
	.byte	3,1,1,5,20,9
	.half	.L886-.L890
	.byte	3,1,1,5,27,9
	.half	.L892-.L886
	.byte	3,3,1,5,34,9
	.half	.L1457-.L892
	.byte	1,5,52,7,9
	.half	.L1458-.L1457
	.byte	1,5,25,9
	.half	.L1459-.L1458
	.byte	3,2,1,5,5,9
	.half	.L167-.L1459
	.byte	3,3,1,5,16,9
	.half	.L1460-.L167
	.byte	3,2,1,5,59,3,3,1,5,22,9
	.half	.L893-.L1460
	.byte	1,5,34,9
	.half	.L895-.L893
	.byte	3,1,1,5,22,9
	.half	.L894-.L895
	.byte	3,1,1,3,2,1,5,32,9
	.half	.L1461-.L894
	.byte	3,2,1,5,22,9
	.half	.L897-.L1461
	.byte	3,125,1,3,1,1,5,32,9
	.half	.L1462-.L897
	.byte	3,2,1,4,2,5,40,9
	.half	.L715-.L1462
	.byte	3,71,1,5,58,9
	.half	.L1463-.L715
	.byte	1,4,1,5,1,9
	.half	.L716-.L1463
	.byte	3,60,1,7,9
	.half	.L428-.L716
	.byte	0,1,1
.L1453:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_setGtmFrequency')
	.sect	'.debug_ranges'
.L427:
	.word	-1,.L259,0,.L428-.L259,0,0
.L709:
	.word	-1,.L259,0,.L707-.L259,-1,.L261,0,.L448-.L261,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_isOscillatorStable')
	.sect	'.debug_info'
.L429:
	.word	289
	.half	3
	.word	.L430
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L432,.L431
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_isOscillatorStable',0,1,246,7,16
	.word	.L625
	.byte	1,1
	.word	.L255,.L718,.L254
	.byte	4
	.word	.L255,.L718
	.byte	5
	.byte	'TimeoutCtr',0,1,248,7,13
	.word	.L719,.L720
	.byte	5
	.byte	'status',0,1,249,7,13
	.word	.L625,.L721
	.byte	5
	.byte	'endinitPw',0,1,250,7,13
	.word	.L587,.L722
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_isOscillatorStable')
	.sect	'.debug_abbrev'
.L430:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_isOscillatorStable')
	.sect	'.debug_line'
.L431:
	.word	.L1465-.L1464
.L1464:
	.half	3
	.word	.L1467-.L1466
.L1466:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1467:
	.byte	5,24,7,0,5,2
	.word	.L255
	.byte	3,247,7,1,9
	.half	.L868-.L255
	.byte	3,1,1,5,58,3,1,1,5,17,9
	.half	.L870-.L868
	.byte	3,4,1,5,24,9
	.half	.L1468-.L870
	.byte	3,124,1,5,17,9
	.half	.L872-.L1468
	.byte	3,4,1,5,23,9
	.half	.L1469-.L872
	.byte	1,5,17,9
	.half	.L1470-.L1469
	.byte	3,6,1,5,36,9
	.half	.L1471-.L1470
	.byte	1,5,17,9
	.half	.L1472-.L1471
	.byte	1,5,62,9
	.half	.L1473-.L1472
	.byte	1,5,17,9
	.half	.L1474-.L1473
	.byte	1,5,60,9
	.half	.L1475-.L1474
	.byte	1,5,71,9
	.half	.L871-.L1475
	.byte	1,5,25,9
	.half	.L1476-.L871
	.byte	1,5,54,9
	.half	.L1477-.L1476
	.byte	3,5,1,5,17,9
	.half	.L1478-.L1477
	.byte	3,125,1,5,25,9
	.half	.L1479-.L1478
	.byte	1,5,66,9
	.half	.L1480-.L1479
	.byte	3,3,1,5,19,9
	.half	.L153-.L1480
	.byte	3,2,1,5,9,9
	.half	.L1481-.L153
	.byte	3,2,1,5,20,7,9
	.half	.L1482-.L1481
	.byte	3,2,1,5,13,3,1,1,5,25,9
	.half	.L151-.L1482
	.byte	3,121,1,5,12,9
	.half	.L1483-.L151
	.byte	1,5,54,7,9
	.half	.L1484-.L1483
	.byte	1,5,61,9
	.half	.L1485-.L1484
	.byte	1,5,35,7,9
	.half	.L155-.L1485
	.byte	3,13,1,5,22,9
	.half	.L869-.L155
	.byte	3,1,1,9
	.half	.L873-.L869
	.byte	3,1,1,5,33,9
	.half	.L1486-.L873
	.byte	3,1,1,5,22,9
	.half	.L874-.L1486
	.byte	3,127,1,5,28,9
	.half	.L1487-.L874
	.byte	1,5,33,9
	.half	.L1488-.L1487
	.byte	3,1,1,5,5,9
	.half	.L875-.L1488
	.byte	3,2,1,5,1,3,1,1,7,9
	.half	.L433-.L875
	.byte	0,1,1
.L1465:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_isOscillatorStable')
	.sect	'.debug_ranges'
.L432:
	.word	-1,.L255,0,.L433-.L255,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_wait')
	.sect	'.debug_info'
.L434:
	.word	310
	.half	3
	.word	.L435
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L437,.L436
	.byte	2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_wait',0,1,172,10,13,1,1
	.word	.L279,.L723,.L278
	.byte	4
	.byte	'timeSec',0,1,172,10,36
	.word	.L527,.L724
	.byte	5
	.word	.L279,.L723
	.byte	6
	.byte	'stmCount',0,1,174,10,12
	.word	.L544,.L725
	.byte	6
	.byte	'stmCountBegin',0,1,175,10,12
	.word	.L544,.L726
	.byte	7
	.word	.L727,.L728,.L729
	.byte	8
	.word	.L730,.L731
	.byte	0,9
	.word	.L727,.L732,.L733
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_wait')
	.sect	'.debug_abbrev'
.L435:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,11,0,49,16,85,6,0,0,9,29,0,49,16,17,1,18,1,0
	.byte	0,0
	.sdecl	'.debug_line',debug,cluster('IfxScuCcu_wait')
	.sect	'.debug_line'
.L436:
	.word	.L1490-.L1489
.L1489:
	.half	3
	.word	.L1492-.L1491
.L1491:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.h',0,0,0,0,0
.L1492:
	.byte	5,13,7,0,5,2
	.word	.L279
	.byte	3,171,10,1,4,2,5,40,3,164,126,1,5,58,9
	.half	.L728-.L279
	.byte	1,4,1,5,37,9
	.half	.L729-.L728
	.byte	3,223,1,1,4,2,5,58,9
	.half	.L732-.L729
	.byte	3,161,126,1,4,1,5,37,3,223,1,1,4,2,5,58,9
	.half	.L954-.L732
	.byte	3,161,126,1,5,43,9
	.half	.L1493-.L954
	.byte	1,4,1,5,65,9
	.half	.L733-.L1493
	.byte	3,222,1,1,5,28,9
	.half	.L1494-.L733
	.byte	1,5,30,9
	.half	.L186-.L1494
	.byte	3,3,1,5,33,9
	.half	.L1495-.L186
	.byte	1,5,60,9
	.half	.L1496-.L1495
	.byte	1,5,1,7,9
	.half	.L1497-.L1496
	.byte	3,9,1,7,9
	.half	.L438-.L1497
	.byte	0,1,1
.L1490:
	.sdecl	'.debug_ranges',debug,cluster('IfxScuCcu_wait')
	.sect	'.debug_ranges'
.L437:
	.word	-1,.L279,0,.L438-.L279,0,0
.L731:
	.word	-1,.L279,.L728-.L279,.L729-.L279,.L732-.L279,.L733-.L279,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_47')
	.sect	'.debug_info'
.L439:
	.word	189
	.half	3
	.word	.L440
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L442,.L441
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_47',0,1,196,1,9,1
	.word	.L192,.L443,.L191
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_47')
	.sect	'.debug_abbrev'
.L440:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_47')
	.sect	'.debug_line'
.L441:
	.word	.L1499-.L1498
.L1498:
	.half	3
	.word	.L1501-.L1500
.L1500:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.h',0,0,0,0,0
.L1501:
	.byte	5,60,7,0,5,2
	.word	.L192
	.byte	3,206,1,1,5,49,9
	.half	.L766-.L192
	.byte	1,9
	.half	.L443-.L766
	.byte	0,1,1,5,60,0,5,2
	.word	.L192
	.byte	3,224,1,1,5,49,9
	.half	.L766-.L192
	.byte	1,3,110,1,7,9
	.half	.L443-.L766
	.byte	0,1,1,5,46,0,5,2
	.word	.L192
	.byte	3,190,2,1,5,35,9
	.half	.L766-.L192
	.byte	1,5,49,3,144,127,1,7,9
	.half	.L443-.L766
	.byte	0,1,1,5,46,0,5,2
	.word	.L192
	.byte	3,213,2,1,5,35,9
	.half	.L766-.L192
	.byte	1,5,49,3,249,126,1,7,9
	.half	.L443-.L766
	.byte	0,1,1,5,38,0,5,2
	.word	.L192
	.byte	3,144,3,1,5,30,9
	.half	.L766-.L192
	.byte	1,5,49,3,190,126,1,7,9
	.half	.L443-.L766
	.byte	0,1,1,5,52,0,5,2
	.word	.L192
	.byte	3,198,3,1,5,24,9
	.half	.L766-.L192
	.byte	1,5,49,3,136,126,1,7,9
	.half	.L443-.L766
	.byte	0,1,1,5,48,0,5,2
	.word	.L192
	.byte	3,245,3,1,5,24,9
	.half	.L766-.L192
	.byte	1,5,49,3,217,125,1,7,9
	.half	.L443-.L766
	.byte	0,1,1,4,2,5,58,0,5,2
	.word	.L192
	.byte	3,176,8,1,5,43,9
	.half	.L766-.L192
	.byte	1,4,1,5,49,3,158,121,1,7,9
	.half	.L443-.L766
	.byte	0,1,1,4,2,5,87,0,5,2
	.word	.L192
	.byte	3,184,8,1,5,60,9
	.half	.L766-.L192
	.byte	1,4,1,5,49,3,150,121,1,7,9
	.half	.L443-.L766
	.byte	0,1,1,4,2,5,75,0,5,2
	.word	.L192
	.byte	3,193,8,1,5,52,9
	.half	.L766-.L192
	.byte	1,4,1,5,49,3,141,121,1,7,9
	.half	.L443-.L766
	.byte	0,1,1
.L1499:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_47')
	.sect	'.debug_ranges'
.L442:
	.word	-1,.L192,0,.L443-.L192,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_48')
	.sect	'.debug_info'
.L444:
	.word	189
	.half	3
	.word	.L445
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L447,.L446
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_48',0,1,208,8,9,1
	.word	.L261,.L448,.L260
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_48')
	.sect	'.debug_abbrev'
.L445:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_48')
	.sect	'.debug_line'
.L446:
	.word	.L1503-.L1502
.L1502:
	.half	3
	.word	.L1505-.L1504
.L1504:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1505:
	.byte	5,41,7,0,5,2
	.word	.L261
	.byte	3,213,8,1,9
	.half	.L448-.L261
	.byte	0,1,1,5,38,0,5,2
	.word	.L261
	.byte	3,188,9,1,5,41,9
	.half	.L891-.L261
	.byte	3,153,127,1,7,9
	.half	.L448-.L891
	.byte	0,1,1
.L1503:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_48')
	.sect	'.debug_ranges'
.L447:
	.word	-1,.L261,0,.L448-.L261,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_49')
	.sect	'.debug_info'
.L449:
	.word	189
	.half	3
	.word	.L450
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L452,.L451
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_49',0,1,188,3,9,1
	.word	.L220,.L453,.L219
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_49')
	.sect	'.debug_abbrev'
.L450:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_49')
	.sect	'.debug_line'
.L451:
	.word	.L1507-.L1506
.L1506:
	.half	3
	.word	.L1509-.L1508
.L1508:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1509:
	.byte	5,46,7,0,5,2
	.word	.L220
	.byte	3,208,3,1,5,52,9
	.half	.L1510-.L220
	.byte	1,5,25,9
	.half	.L1511-.L1510
	.byte	1,9
	.half	.L453-.L1511
	.byte	0,1,1,5,68,0,5,2
	.word	.L220
	.byte	3,227,3,1,5,74,9
	.half	.L1510-.L220
	.byte	1,5,48,9
	.half	.L1511-.L1510
	.byte	1,5,25,3,109,1,7,9
	.half	.L453-.L1511
	.byte	0,1,1
.L1507:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_49')
	.sect	'.debug_ranges'
.L452:
	.word	-1,.L220,0,.L453-.L220,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_50')
	.sect	'.debug_info'
.L454:
	.word	189
	.half	3
	.word	.L455
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L457,.L456
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_50',0,1,188,3,9,1
	.word	.L218,.L458,.L217
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_50')
	.sect	'.debug_abbrev'
.L455:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_50')
	.sect	'.debug_line'
.L456:
	.word	.L1513-.L1512
.L1512:
	.half	3
	.word	.L1515-.L1514
.L1514:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1515:
	.byte	5,86,7,0,5,2
	.word	.L218
	.byte	3,208,3,1,5,58,9
	.half	.L789-.L218
	.byte	1,9
	.half	.L458-.L789
	.byte	0,1,1,5,106,0,5,2
	.word	.L218
	.byte	3,227,3,1,5,80,9
	.half	.L789-.L218
	.byte	1,5,58,3,109,1,7,9
	.half	.L458-.L789
	.byte	0,1,1,5,66,0,5,2
	.word	.L218
	.byte	3,250,3,1,5,42,9
	.half	.L789-.L218
	.byte	1,5,58,3,86,1,7,9
	.half	.L458-.L789
	.byte	0,1,1,5,98,0,5,2
	.word	.L218
	.byte	3,146,4,1,5,76,9
	.half	.L789-.L218
	.byte	1,5,58,3,190,127,1,7,9
	.half	.L458-.L789
	.byte	0,1,1
.L1513:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_50')
	.sect	'.debug_ranges'
.L457:
	.word	-1,.L218,0,.L458-.L218,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_51')
	.sect	'.debug_info'
.L459:
	.word	189
	.half	3
	.word	.L460
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L462,.L461
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_51',0,1,232,1,9,1
	.word	.L200,.L463,.L199
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_51')
	.sect	'.debug_abbrev'
.L460:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_51')
	.sect	'.debug_line'
.L461:
	.word	.L1517-.L1516
.L1516:
	.half	3
	.word	.L1519-.L1518
.L1518:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1519:
	.byte	5,26,7,0,5,2
	.word	.L200
	.byte	3,237,1,1,9
	.half	.L463-.L200
	.byte	0,1,1,5,26,0,5,2
	.word	.L200
	.byte	3,227,2,1,9
	.half	.L1520-.L200
	.byte	3,138,127,1,7,9
	.half	.L463-.L1520
	.byte	0,1,1,5,26,0,5,2
	.word	.L200
	.byte	3,180,4,1,9
	.half	.L1520-.L200
	.byte	3,185,125,1,7,9
	.half	.L463-.L1520
	.byte	0,1,1
.L1517:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_51')
	.sect	'.debug_ranges'
.L462:
	.word	-1,.L200,0,.L463-.L200,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_52')
	.sect	'.debug_info'
.L464:
	.word	189
	.half	3
	.word	.L465
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L467,.L466
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_52',0,1,129,5,9,1
	.word	.L247,.L468,.L246
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_52')
	.sect	'.debug_abbrev'
.L465:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_52')
	.sect	'.debug_line'
.L466:
	.word	.L1522-.L1521
.L1521:
	.half	3
	.word	.L1524-.L1523
.L1523:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1524:
	.byte	5,39,7,0,5,2
	.word	.L247
	.byte	3,151,5,1,5,22,9
	.half	.L810-.L247
	.byte	3,6,1,5,30,9
	.half	.L1525-.L810
	.byte	1,5,22,9
	.half	.L1526-.L1525
	.byte	3,1,1,5,30,9
	.half	.L1527-.L1526
	.byte	1,9
	.half	.L468-.L1527
	.byte	0,1,1,5,39,0,5,2
	.word	.L247
	.byte	3,151,5,1,5,22,9
	.half	.L810-.L247
	.byte	3,250,4,1,5,30,9
	.half	.L1525-.L810
	.byte	1,5,22,9
	.half	.L1526-.L1525
	.byte	3,1,1,5,30,9
	.half	.L1527-.L1526
	.byte	1,9
	.half	.L811-.L1527
	.byte	3,140,123,1,7,9
	.half	.L468-.L811
	.byte	0,1,1
.L1522:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_52')
	.sect	'.debug_ranges'
.L467:
	.word	-1,.L247,0,.L468-.L247,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_53')
	.sect	'.debug_info'
.L469:
	.word	189
	.half	3
	.word	.L470
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L472,.L471
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_53',0,1,129,5,9,1
	.word	.L245,.L473,.L244
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_53')
	.sect	'.debug_abbrev'
.L470:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_53')
	.sect	'.debug_line'
.L471:
	.word	.L1529-.L1528
.L1528:
	.half	3
	.word	.L1531-.L1530
.L1530:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1531:
	.byte	5,22,7,0,5,2
	.word	.L245
	.byte	3,254,6,1,5,28,9
	.half	.L1532-.L245
	.byte	1,9
	.half	.L473-.L1532
	.byte	0,1,1,5,22,0,5,2
	.word	.L245
	.byte	3,231,7,1,5,28,9
	.half	.L1532-.L245
	.byte	1,9
	.half	.L852-.L1532
	.byte	3,151,127,1,7,9
	.half	.L473-.L852
	.byte	0,1,1,5,22,0,5,2
	.word	.L245
	.byte	3,150,8,1,5,28,9
	.half	.L1532-.L245
	.byte	1,9
	.half	.L852-.L1532
	.byte	3,232,126,1,7,9
	.half	.L473-.L852
	.byte	0,1,1
.L1529:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_53')
	.sect	'.debug_ranges'
.L472:
	.word	-1,.L245,0,.L473-.L245,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_54')
	.sect	'.debug_info'
.L474:
	.word	189
	.half	3
	.word	.L475
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L477,.L476
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_54',0,1,235,3,9,1
	.word	.L226,.L478,.L225
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_54')
	.sect	'.debug_abbrev'
.L475:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_54')
	.sect	'.debug_line'
.L476:
	.word	.L1534-.L1533
.L1533:
	.half	3
	.word	.L1536-.L1535
.L1535:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1536:
	.byte	5,42,7,0,5,2
	.word	.L226
	.byte	3,255,3,1,5,48,9
	.half	.L1537-.L226
	.byte	1,9
	.half	.L478-.L1537
	.byte	0,1,1,5,64,0,5,2
	.word	.L226
	.byte	3,146,4,1,5,70,9
	.half	.L1537-.L226
	.byte	1,5,48,9
	.half	.L1538-.L1537
	.byte	3,109,1,7,9
	.half	.L478-.L1538
	.byte	0,1,1
.L1534:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_54')
	.sect	'.debug_ranges'
.L477:
	.word	-1,.L226,0,.L478-.L226,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_55')
	.sect	'.debug_info'
.L479:
	.word	189
	.half	3
	.word	.L480
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L482,.L481
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_55',0,1,129,5,9,1
	.word	.L243,.L483,.L242
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_55')
	.sect	'.debug_abbrev'
.L480:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_55')
	.sect	'.debug_line'
.L481:
	.word	.L1540-.L1539
.L1539:
	.half	3
	.word	.L1542-.L1541
.L1541:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1542:
	.byte	5,81,7,0,5,2
	.word	.L243
	.byte	3,247,5,1,5,41,9
	.half	.L1543-.L243
	.byte	1,5,34,9
	.half	.L1544-.L1543
	.byte	3,1,1,5,42,9
	.half	.L1545-.L1544
	.byte	1,9
	.half	.L1546-.L1545
	.byte	3,1,1,9
	.half	.L483-.L1546
	.byte	0,1,1,5,80,0,5,2
	.word	.L243
	.byte	3,136,6,1,5,40,9
	.half	.L1543-.L243
	.byte	1,5,34,9
	.half	.L1544-.L1543
	.byte	3,1,1,5,41,9
	.half	.L1545-.L1544
	.byte	1,9
	.half	.L1546-.L1545
	.byte	3,1,1,5,42,9
	.half	.L1547-.L1546
	.byte	3,111,1,7,9
	.half	.L483-.L1547
	.byte	0,1,1
.L1540:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_55')
	.sect	'.debug_ranges'
.L482:
	.word	-1,.L243,0,.L483-.L243,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_56')
	.sect	'.debug_info'
.L484:
	.word	189
	.half	3
	.word	.L485
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L487,.L486
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_56',0,1,240,8,9,1
	.word	.L265,.L488,.L264
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_56')
	.sect	'.debug_abbrev'
.L485:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_56')
	.sect	'.debug_line'
.L486:
	.word	.L1549-.L1548
.L1548:
	.half	3
	.word	.L1551-.L1550
.L1550:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1551:
	.byte	5,68,7,0,5,2
	.word	.L265
	.byte	3,242,8,1,5,86,9
	.half	.L900-.L265
	.byte	1,5,38,9
	.half	.L1552-.L900
	.byte	3,2,1,5,84,9
	.half	.L901-.L1552
	.byte	3,126,1,5,23,9
	.half	.L902-.L901
	.byte	1,5,38,3,2,1,7,9
	.half	.L488-.L902
	.byte	0,1,1,5,70,0,5,2
	.word	.L265
	.byte	3,255,8,1,5,84,9
	.half	.L900-.L265
	.byte	1,5,38,9
	.half	.L1552-.L900
	.byte	3,2,1,5,82,9
	.half	.L901-.L1552
	.byte	3,126,1,5,29,9
	.half	.L902-.L901
	.byte	1,5,38,3,117,1,7,9
	.half	.L488-.L902
	.byte	0,1,1
.L1549:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_56')
	.sect	'.debug_ranges'
.L487:
	.word	-1,.L265,0,.L488-.L265,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_57')
	.sect	'.debug_info'
.L489:
	.word	189
	.half	3
	.word	.L490
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L492,.L491
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_57',0,1,232,1,9,1
	.word	.L198,.L493,.L197
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_57')
	.sect	'.debug_abbrev'
.L490:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_57')
	.sect	'.debug_line'
.L491:
	.word	.L1554-.L1553
.L1553:
	.half	3
	.word	.L1556-.L1555
.L1555:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1556:
	.byte	5,59,7,0,5,2
	.word	.L198
	.byte	3,247,1,1,9
	.half	.L493-.L198
	.byte	0,1,1,5,59,0,5,2
	.word	.L198
	.byte	3,237,2,1,9
	.half	.L1557-.L198
	.byte	3,138,127,1,7,9
	.half	.L493-.L1557
	.byte	0,1,1,5,59,0,5,2
	.word	.L198
	.byte	3,190,4,1,9
	.half	.L1557-.L198
	.byte	3,185,125,1,7,9
	.half	.L493-.L1557
	.byte	0,1,1,5,59,0,5,2
	.word	.L198
	.byte	3,231,4,1,9
	.half	.L1557-.L198
	.byte	3,144,125,1,7,9
	.half	.L493-.L1557
	.byte	0,1,1
.L1554:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_57')
	.sect	'.debug_ranges'
.L492:
	.word	-1,.L198,0,.L493-.L198,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_58')
	.sect	'.debug_info'
.L494:
	.word	189
	.half	3
	.word	.L495
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L497,.L496
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_58',0,1,129,5,9,1
	.word	.L241,.L498,.L240
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_58')
	.sect	'.debug_abbrev'
.L495:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_58')
	.sect	'.debug_line'
.L496:
	.word	.L1559-.L1558
.L1558:
	.half	3
	.word	.L1561-.L1560
.L1560:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1561:
	.byte	5,43,7,0,5,2
	.word	.L241
	.byte	3,142,5,1,5,33,9
	.half	.L1562-.L241
	.byte	3,2,1,5,43,9
	.half	.L806-.L1562
	.byte	3,126,1,5,22,3,1,1,5,28,9
	.half	.L807-.L806
	.byte	1,5,33,9
	.half	.L805-.L807
	.byte	3,1,1,7,9
	.half	.L498-.L805
	.byte	0,1,1,5,43,0,5,2
	.word	.L241
	.byte	3,151,7,1,5,33,9
	.half	.L1562-.L241
	.byte	3,2,1,5,43,9
	.half	.L806-.L1562
	.byte	3,126,1,5,22,3,1,1,5,28,9
	.half	.L807-.L806
	.byte	1,5,33,9
	.half	.L805-.L807
	.byte	3,248,125,1,7,9
	.half	.L498-.L805
	.byte	0,1,1
.L1559:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_58')
	.sect	'.debug_ranges'
.L497:
	.word	-1,.L241,0,.L498-.L241,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_59')
	.sect	'.debug_info'
.L499:
	.word	189
	.half	3
	.word	.L500
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L502,.L501
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_59',0,1,129,5,9,1
	.word	.L239,.L503,.L238
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_59')
	.sect	'.debug_abbrev'
.L500:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_59')
	.sect	'.debug_line'
.L501:
	.word	.L1564-.L1563
.L1563:
	.half	3
	.word	.L1566-.L1565
.L1565:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1566:
	.byte	5,22,7,0,5,2
	.word	.L239
	.byte	3,255,6,1,5,28,9
	.half	.L1567-.L239
	.byte	1,9
	.half	.L503-.L1567
	.byte	0,1,1,5,22,0,5,2
	.word	.L239
	.byte	3,232,7,1,5,28,9
	.half	.L1567-.L239
	.byte	1,9
	.half	.L853-.L1567
	.byte	3,151,127,1,7,9
	.half	.L503-.L853
	.byte	0,1,1,5,22,0,5,2
	.word	.L239
	.byte	3,165,10,1,5,28,9
	.half	.L1567-.L239
	.byte	1,9
	.half	.L853-.L1567
	.byte	3,218,124,1,7,9
	.half	.L503-.L853
	.byte	0,1,1
.L1564:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_59')
	.sect	'.debug_ranges'
.L502:
	.word	-1,.L239,0,.L503-.L239,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_60')
	.sect	'.debug_info'
.L504:
	.word	189
	.half	3
	.word	.L505
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L507,.L506
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_60',0,1,138,9,9,1
	.word	.L273,.L508,.L272
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_60')
	.sect	'.debug_abbrev'
.L505:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_60')
	.sect	'.debug_line'
.L506:
	.word	.L1569-.L1568
.L1568:
	.half	3
	.word	.L1571-.L1570
.L1570:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1571:
	.byte	5,27,7,0,5,2
	.word	.L273
	.byte	3,147,9,1,5,34,9
	.half	.L1572-.L273
	.byte	1,5,52,7,9
	.half	.L1573-.L1572
	.byte	1,5,25,9
	.half	.L1574-.L1573
	.byte	3,2,1,5,62,9
	.half	.L172-.L1574
	.byte	3,126,1,7,9
	.half	.L508-.L172
	.byte	0,1,1,5,27,0,5,2
	.word	.L273
	.byte	3,191,9,1,5,34,9
	.half	.L1572-.L273
	.byte	1,5,52,7,9
	.half	.L1573-.L1572
	.byte	1,5,25,9
	.half	.L1574-.L1573
	.byte	3,2,1,5,62,9
	.half	.L172-.L1574
	.byte	3,82,1,7,9
	.half	.L508-.L172
	.byte	0,1,1
.L1569:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_60')
	.sect	'.debug_ranges'
.L507:
	.word	-1,.L273,0,.L508-.L273,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_61')
	.sect	'.debug_info'
.L509:
	.word	189
	.half	3
	.word	.L510
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L512,.L511
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_61',0,1,138,9,9,1
	.word	.L271,.L513,.L270
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_61')
	.sect	'.debug_abbrev'
.L510:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_61')
	.sect	'.debug_line'
.L511:
	.word	.L1576-.L1575
.L1575:
	.half	3
	.word	.L1578-.L1577
.L1577:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1578:
	.byte	5,25,7,0,5,2
	.word	.L271
	.byte	3,175,9,1,5,35,9
	.half	.L1579-.L271
	.byte	1,7,9
	.half	.L1580-.L1579
	.byte	1,7,9
	.half	.L513-.L1580
	.byte	0,1,1,5,25,0,5,2
	.word	.L271
	.byte	3,211,9,1,5,35,9
	.half	.L1579-.L271
	.byte	1,7,9
	.half	.L1580-.L1579
	.byte	3,92,1,7,9
	.half	.L513-.L1580
	.byte	0,1,1
.L1576:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_61')
	.sect	'.debug_ranges'
.L512:
	.word	-1,.L271,0,.L513-.L271,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_62')
	.sect	'.debug_info'
.L514:
	.word	189
	.half	3
	.word	.L515
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1
	.word	.L517,.L516
	.byte	2
	.word	.L280
	.byte	3
	.byte	'.cocofun_62',0,1,129,5,9,1
	.word	.L126,.L518,.L237
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_62')
	.sect	'.debug_abbrev'
.L515:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_62')
	.sect	'.debug_line'
.L516:
	.word	.L1582-.L1581
.L1581:
	.half	3
	.word	.L1584-.L1583
.L1583:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0,0,0,0,0
.L1584:
	.byte	5,29,7,0,5,2
	.word	.L126
	.byte	3,165,5,1,5,39,9
	.half	.L1585-.L126
	.byte	1,7,9
	.half	.L1586-.L1585
	.byte	1,7,9
	.half	.L518-.L1586
	.byte	0,1,1,5,41,0,5,2
	.word	.L126
	.byte	3,225,5,1,5,51,9
	.half	.L1585-.L126
	.byte	1,5,39,7,9
	.half	.L1586-.L1585
	.byte	3,68,1,7,9
	.half	.L518-.L1586
	.byte	0,1,1,5,41,0,5,2
	.word	.L126
	.byte	3,234,5,1,5,51,9
	.half	.L1585-.L126
	.byte	1,5,39,7,9
	.half	.L1586-.L1585
	.byte	3,187,127,1,7,9
	.half	.L518-.L1586
	.byte	0,1,1,5,29,0,5,2
	.word	.L126
	.byte	3,151,5,1,5,39,9
	.half	.L1585-.L126
	.byte	1,7,9
	.half	.L1586-.L1585
	.byte	3,14,1,7,9
	.half	.L518-.L1586
	.byte	0,1,1,5,29,0,5,2
	.word	.L126
	.byte	3,139,10,1,5,39,9
	.half	.L1585-.L126
	.byte	1,7,9
	.half	.L1586-.L1585
	.byte	3,154,123,1,7,9
	.half	.L518-.L1586
	.byte	0,1,1,5,29,0,5,2
	.word	.L126
	.byte	3,148,10,1,5,39,9
	.half	.L1585-.L126
	.byte	1,7,9
	.half	.L1586-.L1585
	.byte	3,145,123,1,7,9
	.half	.L518-.L1586
	.byte	0,1,1
.L1582:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_62')
	.sect	'.debug_ranges'
.L517:
	.word	-1,.L126,0,.L518-.L126,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_defaultClockConfig')
	.sect	'.debug_info'
.L519:
	.word	195
	.half	3
	.word	.L520
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1,2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_defaultClockConfig',0,11,73,31
	.word	.L734
	.byte	1,5,3
	.word	IfxScuCcu_defaultClockConfig
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_defaultClockConfig')
	.sect	'.debug_abbrev'
.L520:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_defaultErayPllConfig')
	.sect	'.debug_info'
.L521:
	.word	197
	.half	3
	.word	.L522
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1,2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_defaultErayPllConfig',0,11,84,31
	.word	.L735
	.byte	1,5,3
	.word	IfxScuCcu_defaultErayPllConfig
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_defaultErayPllConfig')
	.sect	'.debug_abbrev'
.L522:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_aDefaultPllConfigSteps')
	.sect	'.debug_info'
.L523:
	.word	198
	.half	3
	.word	.L524
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1,2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_aDefaultPllConfigSteps',0,11,61,39
	.word	.L736
	.byte	5,3
	.word	IfxScuCcu_aDefaultPllConfigSteps
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_aDefaultPllConfigSteps')
	.sect	'.debug_abbrev'
.L524:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('IfxScuCcu_xtalFrequency')
	.sect	'.debug_info'
.L525:
	.word	189
	.half	3
	.word	.L526
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Scu\\Std\\IfxScuCcu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC27xD_ASC\\Debug\\',0,12,1,2
	.word	.L280
	.byte	3
	.byte	'IfxScuCcu_xtalFrequency',0,11,67,39
	.word	.L544
	.byte	5,3
	.word	IfxScuCcu_xtalFrequency
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('IfxScuCcu_xtalFrequency')
	.sect	'.debug_abbrev'
.L526:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_47')
	.sect	'.debug_loc'
.L191:
	.word	-1,.L192,0,.L443-.L192
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_48')
	.sect	'.debug_loc'
.L260:
	.word	-1,.L261,0,.L448-.L261
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_49')
	.sect	'.debug_loc'
.L219:
	.word	-1,.L220,0,.L453-.L220
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_50')
	.sect	'.debug_loc'
.L217:
	.word	-1,.L218,0,.L458-.L218
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_51')
	.sect	'.debug_loc'
.L199:
	.word	-1,.L200,0,.L463-.L200
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_52')
	.sect	'.debug_loc'
.L246:
	.word	-1,.L247,0,.L468-.L247
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_53')
	.sect	'.debug_loc'
.L244:
	.word	-1,.L245,0,.L473-.L245
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_54')
	.sect	'.debug_loc'
.L225:
	.word	-1,.L226,0,.L478-.L226
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_55')
	.sect	'.debug_loc'
.L242:
	.word	-1,.L243,0,.L483-.L243
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_56')
	.sect	'.debug_loc'
.L264:
	.word	-1,.L265,0,.L488-.L265
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_57')
	.sect	'.debug_loc'
.L197:
	.word	-1,.L198,0,.L493-.L198
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_58')
	.sect	'.debug_loc'
.L240:
	.word	-1,.L241,0,.L498-.L241
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_59')
	.sect	'.debug_loc'
.L238:
	.word	-1,.L239,0,.L503-.L239
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_60')
	.sect	'.debug_loc'
.L272:
	.word	-1,.L273,0,.L508-.L273
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_61')
	.sect	'.debug_loc'
.L270:
	.word	-1,.L271,0,.L513-.L271
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_62')
	.sect	'.debug_loc'
.L237:
	.word	-1,.L126,0,.L518-.L126
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_calculateSysPllDividers')
	.sect	'.debug_loc'
.L187:
	.word	-1,.L188,0,.L737-.L188
	.half	2
	.byte	138,0
	.word	.L737-.L188,.L626-.L188
	.half	2
	.byte	138,24
	.word	.L626-.L188,.L626-.L188
	.half	2
	.byte	138,0
	.word	0,0
.L640:
	.word	-1,.L188,.L739-.L188,.L626-.L188
	.half	2
	.byte	145,116
	.word	.L759-.L188,.L760-.L188
	.half	1
	.byte	95
	.word	0,0
.L641:
	.word	-1,.L188,.L634-.L188,.L626-.L188
	.half	2
	.byte	145,104
	.word	.L7-.L188,.L6-.L188
	.half	1
	.byte	82
	.word	.L755-.L188,.L756-.L188
	.half	1
	.byte	95
	.word	0,0
.L642:
	.word	-1,.L188,.L635-.L188,.L626-.L188
	.half	2
	.byte	145,112
	.word	.L757-.L188,.L758-.L188
	.half	1
	.byte	95
	.word	0,0
.L628:
	.word	-1,.L188,0,.L3-.L188
	.half	1
	.byte	100
	.word	.L742-.L188,.L626-.L188
	.half	1
	.byte	111
	.word	0,0
.L631:
	.word	-1,.L188,.L743-.L188,.L626-.L188
	.half	1
	.byte	89
	.word	0,0
.L629:
	.word	-1,.L188,0,.L3-.L188
	.half	1
	.byte	84
	.word	.L635-.L188,.L740-.L188
	.half	1
	.byte	88
	.word	.L745-.L188,.L746-.L188
	.half	1
	.byte	84
	.word	0,0
.L645:
	.word	-1,.L188,.L749-.L188,.L6-.L188
	.half	2
	.byte	144,32
	.word	0,0
.L644:
	.word	-1,.L188,.L750-.L188,.L8-.L188
	.half	2
	.byte	144,37
	.word	0,0
.L638:
	.word	-1,.L188,.L5-.L188,.L4-.L188
	.half	2
	.byte	145,108
	.word	.L745-.L188,.L746-.L188
	.half	1
	.byte	86
	.word	.L747-.L188,.L748-.L188
	.half	1
	.byte	95
	.word	.L750-.L188,.L8-.L188
	.half	1
	.byte	95
	.word	.L751-.L188,.L10-.L188
	.half	1
	.byte	95
	.word	.L754-.L188,.L4-.L188
	.half	1
	.byte	95
	.word	0,0
.L639:
	.word	-1,.L188,.L738-.L188,.L626-.L188
	.half	2
	.byte	145,120
	.word	.L738-.L188,.L741-.L188
	.half	1
	.byte	95
	.word	.L744-.L188,.L3-.L188
	.half	1
	.byte	95
	.word	.L752-.L188,.L753-.L188
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L637:
	.word	-1,.L188,.L7-.L188,.L6-.L188
	.half	1
	.byte	82
	.word	0,0
.L636:
	.word	-1,.L188,.L742-.L188,.L626-.L188
	.half	1
	.byte	94
	.word	0,0
.L630:
	.word	-1,.L188,.L737-.L188,.L738-.L188
	.half	1
	.byte	95
	.word	.L633-.L188,.L626-.L188
	.half	2
	.byte	145,124
	.word	.L761-.L188,.L626-.L188
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getBaud1Frequency')
	.sect	'.debug_loc'
.L189:
	.word	-1,.L190,0,.L528-.L190
	.half	2
	.byte	138,0
	.word	0,0
.L532:
	.word	-1,.L190,.L762-.L190,.L763-.L190
	.half	1
	.byte	95
	.word	0,0
.L530:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getBaud2Frequency')
	.sect	'.debug_loc'
.L193:
	.word	-1,.L194,0,.L533-.L194
	.half	2
	.byte	138,0
	.word	0,0
.L535:
	.word	-1,.L194,.L764-.L194,.L765-.L194
	.half	1
	.byte	95
	.word	0,0
.L534:
	.word	-1,.L194,.L766-.L194,.L443-.L194
	.half	1
	.byte	82
	.word	.L767-.L194,.L533-.L194
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getBbbFrequency')
	.sect	'.debug_loc'
.L195:
	.word	-1,.L196,0,.L536-.L196
	.half	2
	.byte	138,0
	.word	0,0
.L538:
	.word	0,0
.L539:
	.word	-1,.L196,.L768-.L196,.L769-.L196
	.half	1
	.byte	82
	.word	.L200-.L196,.L463-.L196
	.half	1
	.byte	82
	.word	.L770-.L196,.L771-.L196
	.half	1
	.byte	82
	.word	.L198-.L196,.L493-.L196
	.half	1
	.byte	82
	.word	.L21-.L196,.L536-.L196
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getCpuFrequency')
	.sect	'.debug_loc'
.L201:
	.word	-1,.L202,0,.L540-.L202
	.half	2
	.byte	138,0
	.word	0,0
.L542:
	.word	-1,.L202,0,.L772-.L202
	.half	1
	.byte	84
	.word	.L772-.L202,.L773-.L202
	.half	1
	.byte	95
	.word	0,0
.L545:
	.word	-1,.L202,.L774-.L202,.L775-.L202
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L543:
	.word	-1,.L202,.L772-.L202,.L540-.L202
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getFsi2Frequency')
	.sect	'.debug_loc'
.L203:
	.word	-1,.L204,0,.L546-.L204
	.half	2
	.byte	138,0
	.word	0,0
.L548:
	.word	-1,.L204,.L192-.L204,.L443-.L204
	.half	1
	.byte	88
	.word	.L776-.L204,.L546-.L204
	.half	1
	.byte	88
	.word	0,0
.L547:
	.word	-1,.L204,.L192-.L204,.L443-.L204
	.half	1
	.byte	82
	.word	.L777-.L204,.L546-.L204
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getFsiFrequency')
	.sect	'.debug_loc'
.L205:
	.word	-1,.L206,0,.L549-.L206
	.half	2
	.byte	138,0
	.word	0,0
.L551:
	.word	-1,.L206,.L192-.L206,.L443-.L206
	.half	1
	.byte	88
	.word	.L778-.L206,.L549-.L206
	.half	1
	.byte	88
	.word	0,0
.L550:
	.word	-1,.L206,.L192-.L206,.L443-.L206
	.half	1
	.byte	82
	.word	.L779-.L206,.L549-.L206
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getMaxFrequency')
	.sect	'.debug_loc'
.L207:
	.word	-1,.L208,0,.L552-.L208
	.half	2
	.byte	138,0
	.word	0,0
.L553:
	.word	-1,.L208,.L200-.L208,.L463-.L208
	.half	1
	.byte	82
	.word	.L198-.L208,.L493-.L208
	.half	1
	.byte	82
	.word	.L780-.L208,.L552-.L208
	.half	1
	.byte	82
	.word	0,0
.L554:
	.word	-1,.L208,.L200-.L208,.L463-.L208
	.half	1
	.byte	82
	.word	.L198-.L208,.L493-.L208
	.half	1
	.byte	82
	.word	.L780-.L208,.L552-.L208
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getModuleFrequency')
	.sect	'.debug_loc'
.L209:
	.word	-1,.L210,0,.L555-.L210
	.half	2
	.byte	138,0
	.word	0,0
.L557:
	.word	-1,.L210,.L766-.L210,.L443-.L210
	.half	1
	.byte	82
	.word	.L782-.L210,.L66-.L210
	.half	1
	.byte	82
	.word	0,0
.L559:
	.word	-1,.L210,.L192-.L210,.L443-.L210
	.half	1
	.byte	88
	.word	.L783-.L210,.L555-.L210
	.half	1
	.byte	88
	.word	0,0
.L556:
	.word	-1,.L210,.L781-.L210,.L782-.L210
	.half	1
	.byte	82
	.word	.L192-.L210,.L443-.L210
	.half	1
	.byte	82
	.word	.L66-.L210,.L555-.L210
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getOsc0Frequency')
	.sect	'.debug_loc'
.L211:
	.word	-1,.L212,0,.L560-.L212
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getOscFrequency')
	.sect	'.debug_loc'
.L213:
	.word	-1,.L214,0,.L561-.L214
	.half	2
	.byte	138,0
	.word	0,0
.L562:
	.word	-1,.L214,.L784-.L214,.L72-.L214
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getPllErayFrequency')
	.sect	'.debug_loc'
.L215:
	.word	-1,.L216,0,.L563-.L216
	.half	2
	.byte	138,0
	.word	0,0
.L566:
	.word	-1,.L216,.L766-.L216,.L443-.L216
	.half	1
	.byte	82
	.word	.L786-.L216,.L77-.L216
	.half	1
	.byte	82
	.word	0,0
.L565:
	.word	-1,.L216,.L785-.L216,.L786-.L216
	.half	1
	.byte	82
	.word	.L192-.L216,.L443-.L216
	.half	1
	.byte	82
	.word	.L220-.L216,.L453-.L216
	.half	1
	.byte	82
	.word	.L77-.L216,.L787-.L216
	.half	1
	.byte	82
	.word	.L218-.L216,.L458-.L216
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getPllErayVcoFrequency')
	.sect	'.debug_loc'
.L221:
	.word	-1,.L222,0,.L567-.L222
	.half	2
	.byte	138,0
	.word	0,0
.L568:
	.word	-1,.L222,.L788-.L222,.L82-.L222
	.half	1
	.byte	82
	.word	.L789-.L222,.L458-.L222
	.half	1
	.byte	82
	.word	.L790-.L222,.L567-.L222
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getPllFrequency')
	.sect	'.debug_loc'
.L223:
	.word	-1,.L224,0,.L569-.L224
	.half	2
	.byte	138,0
	.word	0,0
.L572:
	.word	-1,.L224,.L766-.L224,.L443-.L224
	.half	1
	.byte	82
	.word	.L792-.L224,.L85-.L224
	.half	1
	.byte	82
	.word	.L789-.L224,.L458-.L224
	.half	1
	.byte	82
	.word	.L793-.L224,.L794-.L224
	.half	1
	.byte	82
	.word	0,0
.L571:
	.word	-1,.L224,.L791-.L224,.L792-.L224
	.half	1
	.byte	82
	.word	.L192-.L224,.L443-.L224
	.half	1
	.byte	82
	.word	.L85-.L224,.L793-.L224
	.half	1
	.byte	82
	.word	.L218-.L224,.L458-.L224
	.half	1
	.byte	82
	.word	.L87-.L224,.L794-.L224
	.half	1
	.byte	82
	.word	.L226-.L224,.L478-.L224
	.half	1
	.byte	82
	.word	.L795-.L224,.L569-.L224
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getPllVcoFrequency')
	.sect	'.debug_loc'
.L227:
	.word	-1,.L228,0,.L573-.L228
	.half	2
	.byte	138,0
	.word	0,0
.L574:
	.word	-1,.L228,.L796-.L228,.L90-.L228
	.half	1
	.byte	82
	.word	.L789-.L228,.L458-.L228
	.half	1
	.byte	82
	.word	.L797-.L228,.L573-.L228
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getSourceFrequency')
	.sect	'.debug_loc'
.L229:
	.word	-1,.L230,0,.L575-.L230
	.half	2
	.byte	138,0
	.word	0,0
.L576:
	.word	-1,.L230,.L798-.L230,.L94-.L230
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getSpbFrequency')
	.sect	'.debug_loc'
.L231:
	.word	-1,.L232,0,.L577-.L232
	.half	2
	.byte	138,0
	.word	0,0
.L579:
	.word	-1,.L232,.L200-.L232,.L463-.L232
	.half	1
	.byte	82
	.word	.L198-.L232,.L493-.L232
	.half	1
	.byte	82
	.word	.L799-.L232,.L577-.L232
	.half	1
	.byte	82
	.word	0,0
.L578:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_getSriFrequency')
	.sect	'.debug_loc'
.L233:
	.word	-1,.L234,0,.L580-.L234
	.half	2
	.byte	138,0
	.word	0,0
.L582:
	.word	-1,.L234,.L198-.L234,.L493-.L234
	.half	1
	.byte	82
	.word	.L800-.L234,.L580-.L234
	.half	1
	.byte	82
	.word	0,0
.L581:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_init')
	.sect	'.debug_loc'
.L235:
	.word	-1,.L236,0,.L801-.L236
	.half	2
	.byte	138,0
	.word	.L801-.L236,.L646-.L236
	.half	2
	.byte	138,16
	.word	.L646-.L236,.L646-.L236
	.half	2
	.byte	138,0
	.word	0,0
.L658:
	.word	-1,.L236,.L824-.L236,.L823-.L236
	.half	5
	.byte	144,32,157,32,0
	.word	.L243-.L236,.L483-.L236
	.half	5
	.byte	144,32,157,32,0
	.word	.L825-.L236,.L826-.L236
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L662:
	.word	-1,.L236,.L828-.L236,.L827-.L236
	.half	5
	.byte	144,32,157,32,0
	.word	.L243-.L236,.L483-.L236
	.half	5
	.byte	144,32,157,32,0
	.word	.L829-.L236,.L830-.L236
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L666:
	.word	-1,.L236,.L833-.L236,.L834-.L236
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L673:
	.word	-1,.L236,.L835-.L236,.L836-.L236
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L676:
	.word	-1,.L236,.L837-.L236,.L838-.L236
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L679:
	.word	-1,.L236,.L839-.L236,.L840-.L236
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L682:
	.word	-1,.L236,.L841-.L236,.L842-.L236
	.half	1
	.byte	95
	.word	0,0
.L648:
	.word	-1,.L236,0,.L802-.L236
	.half	1
	.byte	100
	.word	.L241-.L236,.L805-.L236
	.half	1
	.byte	111
	.word	.L126-.L236,.L518-.L236
	.half	1
	.byte	111
	.word	.L810-.L236,.L811-.L236
	.half	1
	.byte	111
	.word	.L812-.L236,.L813-.L236
	.half	1
	.byte	111
	.word	.L815-.L236,.L816-.L236
	.half	1
	.byte	111
	.word	.L820-.L236,.L821-.L236
	.half	1
	.byte	111
	.word	.L822-.L236,.L823-.L236
	.half	1
	.byte	111
	.word	.L243-.L236,.L483-.L236
	.half	1
	.byte	111
	.word	.L825-.L236,.L827-.L236
	.half	1
	.byte	111
	.word	.L829-.L236,.L831-.L236
	.half	1
	.byte	111
	.word	0,0
.L652:
	.word	-1,.L236,.L803-.L236,.L804-.L236
	.half	1
	.byte	82
	.word	.L241-.L236,.L805-.L236
	.half	1
	.byte	89
	.word	.L126-.L236,.L518-.L236
	.half	1
	.byte	89
	.word	.L810-.L236,.L811-.L236
	.half	1
	.byte	89
	.word	.L814-.L236,.L813-.L236
	.half	1
	.byte	89
	.word	.L815-.L236,.L816-.L236
	.half	1
	.byte	89
	.word	.L820-.L236,.L821-.L236
	.half	1
	.byte	89
	.word	.L822-.L236,.L823-.L236
	.half	1
	.byte	89
	.word	.L243-.L236,.L483-.L236
	.half	1
	.byte	89
	.word	.L825-.L236,.L827-.L236
	.half	1
	.byte	89
	.word	.L829-.L236,.L832-.L236
	.half	1
	.byte	89
	.word	.L670-.L236,.L683-.L236
	.half	1
	.byte	84
	.word	.L848-.L236,.L849-.L236
	.half	1
	.byte	84
	.word	.L850-.L236,.L851-.L236
	.half	1
	.byte	84
	.word	.L245-.L236,.L852-.L236
	.half	1
	.byte	89
	.word	.L239-.L236,.L853-.L236
	.half	1
	.byte	89
	.word	.L854-.L236,.L646-.L236
	.half	1
	.byte	89
	.word	0,0
.L651:
	.word	-1,.L236,.L802-.L236,.L803-.L236
	.half	1
	.byte	82
	.word	.L241-.L236,.L805-.L236
	.half	1
	.byte	88
	.word	.L806-.L236,.L805-.L236
	.half	1
	.byte	84
	.word	.L808-.L236,.L809-.L236
	.half	1
	.byte	84
	.word	.L126-.L236,.L518-.L236
	.half	1
	.byte	88
	.word	.L810-.L236,.L811-.L236
	.half	1
	.byte	88
	.word	.L803-.L236,.L813-.L236
	.half	1
	.byte	88
	.word	.L815-.L236,.L816-.L236
	.half	1
	.byte	88
	.word	.L820-.L236,.L821-.L236
	.half	1
	.byte	88
	.word	.L822-.L236,.L823-.L236
	.half	1
	.byte	88
	.word	.L243-.L236,.L483-.L236
	.half	1
	.byte	88
	.word	.L825-.L236,.L827-.L236
	.half	1
	.byte	88
	.word	.L829-.L236,.L832-.L236
	.half	1
	.byte	88
	.word	.L844-.L236,.L845-.L236
	.half	1
	.byte	84
	.word	.L846-.L236,.L684-.L236
	.half	1
	.byte	84
	.word	.L245-.L236,.L852-.L236
	.half	1
	.byte	88
	.word	.L239-.L236,.L853-.L236
	.half	1
	.byte	88
	.word	.L854-.L236,.L646-.L236
	.half	1
	.byte	88
	.word	0,0
.L686:
	.word	-1,.L236,.L843-.L236,.L136-.L236
	.half	1
	.byte	95
	.word	0,0
.L655:
	.word	-1,.L236,.L136-.L236,.L847-.L236
	.half	1
	.byte	92
	.word	.L135-.L236,.L127-.L236
	.half	1
	.byte	92
	.word	0,0
.L650:
	.word	-1,.L236,.L807-.L236,.L805-.L236
	.half	1
	.byte	90
	.word	.L126-.L236,.L518-.L236
	.half	1
	.byte	90
	.word	.L810-.L236,.L811-.L236
	.half	1
	.byte	90
	.word	.L808-.L236,.L813-.L236
	.half	1
	.byte	90
	.word	.L815-.L236,.L816-.L236
	.half	1
	.byte	90
	.word	.L820-.L236,.L821-.L236
	.half	1
	.byte	90
	.word	.L822-.L236,.L823-.L236
	.half	1
	.byte	90
	.word	.L243-.L236,.L483-.L236
	.half	1
	.byte	90
	.word	.L825-.L236,.L827-.L236
	.half	1
	.byte	90
	.word	.L829-.L236,.L832-.L236
	.half	1
	.byte	90
	.word	.L245-.L236,.L852-.L236
	.half	1
	.byte	90
	.word	.L239-.L236,.L853-.L236
	.half	1
	.byte	90
	.word	.L854-.L236,.L646-.L236
	.half	1
	.byte	90
	.word	0,0
.L653:
	.word	-1,.L236,.L817-.L236,.L818-.L236
	.half	1
	.byte	82
	.word	.L819-.L236,.L816-.L236
	.half	1
	.byte	91
	.word	.L126-.L236,.L518-.L236
	.half	1
	.byte	91
	.word	.L820-.L236,.L821-.L236
	.half	1
	.byte	91
	.word	.L822-.L236,.L823-.L236
	.half	1
	.byte	91
	.word	.L243-.L236,.L483-.L236
	.half	1
	.byte	91
	.word	.L825-.L236,.L827-.L236
	.half	1
	.byte	91
	.word	.L829-.L236,.L832-.L236
	.half	1
	.byte	91
	.word	.L245-.L236,.L852-.L236
	.half	1
	.byte	91
	.word	.L239-.L236,.L853-.L236
	.half	1
	.byte	91
	.word	.L854-.L236,.L646-.L236
	.half	1
	.byte	91
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_initConfig')
	.sect	'.debug_loc'
.L248:
	.word	-1,.L249,0,.L687-.L249
	.half	2
	.byte	138,0
	.word	0,0
.L688:
	.word	-1,.L249,0,.L687-.L249
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_initErayPll')
	.sect	'.debug_loc'
.L250:
	.word	-1,.L251,0,.L855-.L251
	.half	2
	.byte	138,0
	.word	.L855-.L251,.L689-.L251
	.half	2
	.byte	138,8
	.word	.L689-.L251,.L689-.L251
	.half	2
	.byte	138,0
	.word	0,0
.L691:
	.word	-1,.L251,0,.L856-.L251
	.half	1
	.byte	100
	.word	.L241-.L251,.L498-.L251
	.half	1
	.byte	111
	.word	.L859-.L251,.L860-.L251
	.half	1
	.byte	111
	.word	.L245-.L251,.L866-.L251
	.half	1
	.byte	111
	.word	0,0
.L694:
	.word	-1,.L251,.L857-.L251,.L858-.L251
	.half	1
	.byte	82
	.word	.L241-.L251,.L498-.L251
	.half	1
	.byte	89
	.word	.L861-.L251,.L860-.L251
	.half	1
	.byte	89
	.word	.L864-.L251,.L695-.L251
	.half	1
	.byte	84
	.word	.L245-.L251,.L473-.L251
	.half	1
	.byte	89
	.word	.L239-.L251,.L503-.L251
	.half	1
	.byte	89
	.word	.L867-.L251,.L689-.L251
	.half	1
	.byte	89
	.word	0,0
.L693:
	.word	-1,.L251,.L856-.L251,.L857-.L251
	.half	1
	.byte	82
	.word	.L241-.L251,.L498-.L251
	.half	1
	.byte	88
	.word	.L806-.L251,.L498-.L251
	.half	1
	.byte	84
	.word	.L862-.L251,.L863-.L251
	.half	1
	.byte	84
	.word	.L857-.L251,.L860-.L251
	.half	1
	.byte	88
	.word	.L245-.L251,.L473-.L251
	.half	1
	.byte	88
	.word	.L239-.L251,.L503-.L251
	.half	1
	.byte	88
	.word	.L867-.L251,.L689-.L251
	.half	1
	.byte	88
	.word	0,0
.L692:
	.word	-1,.L251,.L806-.L251,.L498-.L251
	.half	1
	.byte	90
	.word	.L862-.L251,.L860-.L251
	.half	1
	.byte	90
	.word	.L245-.L251,.L473-.L251
	.half	1
	.byte	90
	.word	.L239-.L251,.L503-.L251
	.half	1
	.byte	90
	.word	.L867-.L251,.L689-.L251
	.half	1
	.byte	90
	.word	0,0
.L696:
	.word	-1,.L251,.L147-.L251,.L865-.L251
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_initErayPllConfig')
	.sect	'.debug_loc'
.L252:
	.word	-1,.L253,0,.L697-.L253
	.half	2
	.byte	138,0
	.word	0,0
.L699:
	.word	-1,.L253,0,.L697-.L253
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_isOscillatorStable')
	.sect	'.debug_loc'
.L254:
	.word	-1,.L255,0,.L718-.L255
	.half	2
	.byte	138,0
	.word	0,0
.L720:
	.word	-1,.L255,.L868-.L255,.L869-.L255
	.half	1
	.byte	88
	.word	.L245-.L255,.L473-.L255
	.half	1
	.byte	88
	.word	.L873-.L255,.L718-.L255
	.half	1
	.byte	88
	.word	0,0
.L722:
	.word	-1,.L255,.L870-.L255,.L871-.L255
	.half	1
	.byte	82
	.word	.L872-.L255,.L869-.L255
	.half	1
	.byte	90
	.word	.L245-.L255,.L473-.L255
	.half	1
	.byte	90
	.word	.L873-.L255,.L718-.L255
	.half	1
	.byte	90
	.word	.L874-.L255,.L875-.L255
	.half	1
	.byte	84
	.word	0,0
.L721:
	.word	-1,.L255,.L870-.L255,.L869-.L255
	.half	1
	.byte	89
	.word	.L245-.L255,.L473-.L255
	.half	1
	.byte	89
	.word	.L873-.L255,.L718-.L255
	.half	1
	.byte	89
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_setCpuFrequency')
	.sect	'.debug_loc'
.L256:
	.word	-1,.L257,0,.L583-.L257
	.half	2
	.byte	138,0
	.word	0,0
.L585:
	.word	-1,.L257,0,.L876-.L257
	.half	1
	.byte	84
	.word	.L883-.L257,.L885-.L257
	.half	1
	.byte	89
	.word	0,0
.L590:
	.word	-1,.L257,.L158-.L257,.L882-.L257
	.half	1
	.byte	95
	.word	0,0
.L586:
	.word	-1,.L257,0,.L876-.L257
	.half	1
	.byte	85
	.word	.L878-.L257,.L879-.L257
	.half	1
	.byte	88
	.word	.L880-.L257,.L881-.L257
	.half	1
	.byte	88
	.word	0,0
.L588:
	.word	-1,.L257,.L877-.L257,.L883-.L257
	.half	1
	.byte	82
	.word	.L884-.L257,.L583-.L257
	.half	1
	.byte	88
	.word	0,0
.L589:
	.word	-1,.L257,.L876-.L257,.L877-.L257
	.half	1
	.byte	82
	.word	.L878-.L257,.L583-.L257
	.half	1
	.byte	90
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_setGtmFrequency')
	.sect	'.debug_loc'
.L258:
	.word	-1,.L259,0,.L707-.L259
	.half	2
	.byte	138,0
	.word	0,0
.L711:
	.word	-1,.L259,.L888-.L259,.L886-.L259
	.half	1
	.byte	88
	.word	.L261-.L259,.L448-.L259
	.half	1
	.byte	88
	.word	.L192-.L259,.L443-.L259
	.half	1
	.byte	88
	.word	.L892-.L259,.L707-.L259
	.half	1
	.byte	88
	.word	0,0
.L713:
	.word	-1,.L259,.L891-.L259,.L448-.L259
	.half	1
	.byte	89
	.word	.L192-.L259,.L443-.L259
	.half	1
	.byte	89
	.word	.L892-.L259,.L707-.L259
	.half	1
	.byte	89
	.word	0,0
.L708:
	.word	-1,.L259,0,.L886-.L259
	.half	1
	.byte	84
	.word	.L887-.L259,.L886-.L259
	.half	1
	.byte	95
	.word	.L261-.L259,.L889-.L259
	.half	1
	.byte	95
	.word	0,0
.L712:
	.word	-1,.L259,.L890-.L259,.L886-.L259
	.half	1
	.byte	82
	.word	.L261-.L259,.L448-.L259
	.half	1
	.byte	82
	.word	.L892-.L259,.L893-.L259
	.half	1
	.byte	82
	.word	0,0
.L710:
	.word	-1,.L259,.L893-.L259,.L894-.L259
	.half	1
	.byte	82
	.word	.L895-.L259,.L896-.L259
	.half	1
	.byte	95
	.word	.L897-.L259,.L715-.L259
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_setPll2ErayFrequency')
	.sect	'.debug_loc'
.L262:
	.word	-1,.L263,0,.L591-.L263
	.half	2
	.byte	138,0
	.word	0,0
.L594:
	.word	-1,.L263,.L898-.L263,.L899-.L263
	.half	1
	.byte	82
	.word	.L898-.L263,.L899-.L263
	.half	1
	.byte	88
	.word	.L265-.L263,.L488-.L263
	.half	1
	.byte	88
	.word	.L901-.L263,.L488-.L263
	.half	1
	.byte	84
	.word	.L905-.L263,.L597-.L263
	.half	1
	.byte	84
	.word	.L192-.L263,.L443-.L263
	.half	1
	.byte	88
	.word	.L903-.L263,.L591-.L263
	.half	1
	.byte	88
	.word	0,0
.L595:
	.word	-1,.L263,.L902-.L263,.L488-.L263
	.half	1
	.byte	95
	.word	.L903-.L263,.L904-.L263
	.half	1
	.byte	95
	.word	0,0
.L592:
	.word	-1,.L263,0,.L898-.L263
	.half	1
	.byte	84
	.word	.L898-.L263,.L899-.L263
	.half	1
	.byte	95
	.word	.L265-.L263,.L900-.L263
	.half	1
	.byte	95
	.word	0,0
.L600:
	.word	-1,.L263,.L766-.L263,.L443-.L263
	.half	1
	.byte	82
	.word	.L598-.L263,.L591-.L263
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_setPll2Frequency')
	.sect	'.debug_loc'
.L266:
	.word	-1,.L267,0,.L601-.L267
	.half	2
	.byte	138,0
	.word	0,0
.L603:
	.word	-1,.L267,.L906-.L267,.L907-.L267
	.half	1
	.byte	82
	.word	.L906-.L267,.L907-.L267
	.half	1
	.byte	88
	.word	.L265-.L267,.L488-.L267
	.half	1
	.byte	88
	.word	.L901-.L267,.L488-.L267
	.half	1
	.byte	84
	.word	.L908-.L267,.L909-.L267
	.half	1
	.byte	84
	.word	.L911-.L267,.L606-.L267
	.half	1
	.byte	84
	.word	.L192-.L267,.L443-.L267
	.half	1
	.byte	88
	.word	.L908-.L267,.L601-.L267
	.half	1
	.byte	88
	.word	0,0
.L604:
	.word	-1,.L267,.L902-.L267,.L488-.L267
	.half	1
	.byte	95
	.word	.L908-.L267,.L910-.L267
	.half	1
	.byte	95
	.word	0,0
.L602:
	.word	-1,.L267,0,.L906-.L267
	.half	1
	.byte	84
	.word	.L906-.L267,.L907-.L267
	.half	1
	.byte	95
	.word	.L265-.L267,.L900-.L267
	.half	1
	.byte	95
	.word	0,0
.L609:
	.word	-1,.L267,.L766-.L267,.L443-.L267
	.half	1
	.byte	82
	.word	.L607-.L267,.L601-.L267
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_setSpbFrequency')
	.sect	'.debug_loc'
.L268:
	.word	-1,.L269,0,.L610-.L269
	.half	2
	.byte	138,0
	.word	0,0
.L615:
	.word	-1,.L269,.L924-.L269,.L925-.L269
	.half	1
	.byte	95
	.word	0,0
.L616:
	.word	-1,.L269,.L273-.L269,.L508-.L269
	.half	1
	.byte	82
	.word	.L912-.L269,.L914-.L269
	.half	1
	.byte	82
	.word	0,0
.L613:
	.word	-1,.L269,.L914-.L269,.L917-.L269
	.half	1
	.byte	82
	.word	.L917-.L269,.L916-.L269
	.half	1
	.byte	89
	.word	.L920-.L269,.L921-.L269
	.half	1
	.byte	84
	.word	.L271-.L269,.L513-.L269
	.half	1
	.byte	89
	.word	.L926-.L269,.L610-.L269
	.half	1
	.byte	89
	.word	0,0
.L614:
	.word	-1,.L269,.L917-.L269,.L918-.L269
	.half	1
	.byte	82
	.word	.L919-.L269,.L916-.L269
	.half	1
	.byte	90
	.word	.L922-.L269,.L923-.L269
	.half	1
	.byte	84
	.word	.L271-.L269,.L513-.L269
	.half	1
	.byte	90
	.word	.L926-.L269,.L610-.L269
	.half	1
	.byte	90
	.word	0,0
.L617:
	.word	-1,.L269,.L273-.L269,.L508-.L269
	.half	1
	.byte	88
	.word	.L915-.L269,.L916-.L269
	.half	1
	.byte	88
	.word	.L271-.L269,.L513-.L269
	.half	1
	.byte	88
	.word	.L926-.L269,.L610-.L269
	.half	1
	.byte	88
	.word	0,0
.L611:
	.word	-1,.L269,0,.L912-.L269
	.half	1
	.byte	84
	.word	.L912-.L269,.L913-.L269
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_setSriFrequency')
	.sect	'.debug_loc'
.L274:
	.word	-1,.L275,0,.L618-.L275
	.half	2
	.byte	138,0
	.word	0,0
.L622:
	.word	-1,.L275,.L934-.L275,.L932-.L275
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L620:
	.word	0,0
.L623:
	.word	-1,.L275,.L929-.L275,.L930-.L275
	.half	1
	.byte	82
	.word	.L931-.L275,.L932-.L275
	.half	1
	.byte	95
	.word	.L933-.L275,.L932-.L275
	.half	1
	.byte	84
	.word	.L271-.L275,.L174-.L275
	.half	1
	.byte	95
	.word	0,0
.L621:
	.word	-1,.L275,0,.L927-.L275
	.half	1
	.byte	82
	.word	.L261-.L275,.L448-.L275
	.half	1
	.byte	82
	.word	.L273-.L275,.L508-.L275
	.half	1
	.byte	82
	.word	.L928-.L275,.L929-.L275
	.half	1
	.byte	82
	.word	0,0
.L624:
	.word	-1,.L275,.L273-.L275,.L508-.L275
	.half	1
	.byte	88
	.word	.L271-.L275,.L513-.L275
	.half	1
	.byte	88
	.word	.L935-.L275,.L618-.L275
	.half	1
	.byte	88
	.word	0,0
.L619:
	.word	-1,.L275,0,.L927-.L275
	.half	1
	.byte	84
	.word	0,.L927-.L275
	.half	1
	.byte	95
	.word	.L261-.L275,.L889-.L275
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_switchToBackupClock')
	.sect	'.debug_loc'
.L276:
	.word	-1,.L277,0,.L700-.L277
	.half	2
	.byte	138,0
	.word	0,0
.L701:
	.word	-1,.L277,0,.L936-.L277
	.half	1
	.byte	100
	.word	.L937-.L277,.L938-.L277
	.half	1
	.byte	111
	.word	.L180-.L277,.L182-.L277
	.half	1
	.byte	100
	.word	0,0
.L703:
	.word	-1,.L277,.L936-.L277,.L939-.L277
	.half	1
	.byte	82
	.word	.L939-.L277,.L180-.L277
	.half	1
	.byte	88
	.word	.L182-.L277,.L942-.L277
	.half	1
	.byte	88
	.word	.L944-.L277,.L945-.L277
	.half	1
	.byte	84
	.word	.L126-.L277,.L518-.L277
	.half	1
	.byte	88
	.word	.L810-.L277,.L468-.L277
	.half	1
	.byte	88
	.word	.L948-.L277,.L949-.L277
	.half	1
	.byte	88
	.word	.L950-.L277,.L951-.L277
	.half	1
	.byte	84
	.word	.L239-.L277,.L503-.L277
	.half	1
	.byte	88
	.word	.L952-.L277,.L700-.L277
	.half	1
	.byte	88
	.word	0,0
.L702:
	.word	-1,.L277,.L939-.L277,.L180-.L277
	.half	1
	.byte	82
	.word	.L940-.L277,.L180-.L277
	.half	1
	.byte	89
	.word	.L182-.L277,.L942-.L277
	.half	1
	.byte	89
	.word	.L946-.L277,.L947-.L277
	.half	1
	.byte	84
	.word	.L126-.L277,.L518-.L277
	.half	1
	.byte	89
	.word	.L810-.L277,.L468-.L277
	.half	1
	.byte	89
	.word	.L948-.L277,.L949-.L277
	.half	1
	.byte	89
	.word	.L239-.L277,.L503-.L277
	.half	1
	.byte	89
	.word	.L952-.L277,.L700-.L277
	.half	1
	.byte	89
	.word	.L953-.L277,.L700-.L277
	.half	1
	.byte	84
	.word	0,0
.L705:
	.word	-1,.L277,.L941-.L277,.L180-.L277
	.half	1
	.byte	90
	.word	.L182-.L277,.L943-.L277
	.half	1
	.byte	90
	.word	0,0
.L706:
	.word	-1,.L277,.L943-.L277,.L942-.L277
	.half	1
	.byte	90
	.word	.L126-.L277,.L518-.L277
	.half	1
	.byte	90
	.word	.L810-.L277,.L468-.L277
	.half	1
	.byte	90
	.word	.L948-.L277,.L949-.L277
	.half	1
	.byte	90
	.word	.L239-.L277,.L503-.L277
	.half	1
	.byte	90
	.word	.L952-.L277,.L700-.L277
	.half	1
	.byte	90
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxScuCcu_wait')
	.sect	'.debug_loc'
.L278:
	.word	-1,.L279,0,.L723-.L279
	.half	2
	.byte	138,0
	.word	0,0
.L725:
	.word	-1,.L279,.L186-.L279,.L723-.L279
	.half	1
	.byte	95
	.word	0,0
.L726:
	.word	-1,.L279,.L954-.L279,.L723-.L279
	.half	1
	.byte	81
	.word	0,0
.L724:
	.word	-1,.L279,0,.L728-.L279
	.half	1
	.byte	84
	.word	.L728-.L279,.L723-.L279
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L1587:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_calculateSysPllDividers')
	.sect	'.debug_frame'
	.word	36
	.word	.L1587,.L188,.L626-.L188
	.byte	4
	.word	(.L737-.L188)/2
	.byte	19,24,22,26,3,19,138,24,4
	.word	(.L626-.L737)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getBaud1Frequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L190,.L528-.L190
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getBaud2Frequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L194,.L533-.L194
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getBbbFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L196,.L536-.L196
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getCpuFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L202,.L540-.L202
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getFsi2Frequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L204,.L546-.L204
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getFsiFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L206,.L549-.L206
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getMaxFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L208,.L552-.L208
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getModuleFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L210,.L555-.L210
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getOsc0Frequency')
	.sect	'.debug_frame'
	.word	24
	.word	.L1587,.L212,.L560-.L212
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getOscFrequency')
	.sect	'.debug_frame'
	.word	24
	.word	.L1587,.L214,.L561-.L214
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getPllErayFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L216,.L563-.L216
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getPllErayVcoFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L222,.L567-.L222
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getPllFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L224,.L569-.L224
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getPllVcoFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L228,.L573-.L228
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getSourceFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L230,.L575-.L230
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getSpbFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L232,.L577-.L232
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_getSriFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L234,.L580-.L234
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_init')
	.sect	'.debug_frame'
	.word	36
	.word	.L1587,.L236,.L646-.L236
	.byte	4
	.word	(.L801-.L236)/2
	.byte	19,16,22,26,3,19,138,16,4
	.word	(.L646-.L801)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_initConfig')
	.sect	'.debug_frame'
	.word	24
	.word	.L1587,.L249,.L687-.L249
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_initErayPll')
	.sect	'.debug_frame'
	.word	36
	.word	.L1587,.L251,.L689-.L251
	.byte	4
	.word	(.L855-.L251)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L689-.L855)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_initErayPllConfig')
	.sect	'.debug_frame'
	.word	24
	.word	.L1587,.L253,.L697-.L253
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_isOscillatorStable')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L255,.L718-.L255
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_setCpuFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L257,.L583-.L257
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_setGtmFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L259,.L707-.L259
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_setPll2ErayFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L263,.L591-.L263
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_setPll2Frequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L267,.L601-.L267
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_setSpbFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L269,.L610-.L269
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_setSriFrequency')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L275,.L618-.L275
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_switchToBackupClock')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L277,.L700-.L277
	.sdecl	'.debug_frame',debug,cluster('IfxScuCcu_wait')
	.sect	'.debug_frame'
	.word	12
	.word	.L1587,.L279,.L723-.L279
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L1588:
	.word	52
	.word	-1
	.byte	3,0,2,1,40,12,26,0,9,40,27,155,0,7,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36
	.byte	8,37,8,38,8,39,0
	.sdecl	'.debug_frame',debug,cluster('.cocofun_47')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L192,.L443-.L192
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_57')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L198,.L493-.L198
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_51')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L200,.L463-.L200
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_50')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L218,.L458-.L218
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_49')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L220,.L453-.L220
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_54')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L226,.L478-.L226
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_62')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L126,.L518-.L126
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_59')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L239,.L503-.L239
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_58')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L241,.L498-.L241
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_55')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L243,.L483-.L243
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_53')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L245,.L473-.L245
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_52')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L247,.L468-.L247
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_48')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L261,.L448-.L261
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_56')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L265,.L488-.L265
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_61')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L271,.L513-.L271
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_60')
	.sect	'.debug_frame'
	.word	24
	.word	.L1588,.L273,.L508-.L273
	.byte	8,18,8,19,8,20,8,21,8,22,8,23

; ..\0_Src\4_McHal\Tricore\Scu\Std\IfxScuCcu.c	  1339      }
	; Module end
