Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@126:136@HdlIdDef

wire ilas_monitor_reset_s;
wire ilas_monitor_reset;
wire buffer_ready_n_s;
reg  [DPW_LOG2:0] jj;
reg  align_found;

assign status_ifs_ready = ifs_ready;
assign status_frame_align = frame_align;

genvar i;

Diff Content:
- 131 reg  align_found;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@123:133

reg  [DATA_PATH_WIDTH-1:0] unexpected_char;
reg  [DATA_PATH_WIDTH-1:0] phy_char_err;

wire ilas_monitor_reset_s;
wire ilas_monitor_reset;
wire buffer_ready_n_s;
reg  [DPW_LOG2:0] jj;
reg  align_found;

assign status_ifs_ready = ifs_ready;

Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@129:139
wire buffer_ready_n_s;
reg  [DPW_LOG2:0] jj;
reg  align_found;

assign status_ifs_ready = ifs_ready;
assign status_frame_align = frame_align;

genvar i;
generate

for (i = 0; i < DATA_PATH_WIDTH; i = i + 1) begin: gen_char

Clone Blocks 3:
hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@125:135
reg  [DATA_PATH_WIDTH-1:0] phy_char_err;

wire ilas_monitor_reset_s;
wire ilas_monitor_reset;
wire buffer_ready_n_s;
reg  [DPW_LOG2:0] jj;
reg  align_found;

assign status_ifs_ready = ifs_ready;
assign status_frame_align = frame_align;


Clone Blocks 4:
hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@124:134
reg  [DATA_PATH_WIDTH-1:0] unexpected_char;
reg  [DATA_PATH_WIDTH-1:0] phy_char_err;

wire ilas_monitor_reset_s;
wire ilas_monitor_reset;
wire buffer_ready_n_s;
reg  [DPW_LOG2:0] jj;
reg  align_found;

assign status_ifs_ready = ifs_ready;
assign status_frame_align = frame_align;

Clone Blocks 5:
hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@128:138
wire ilas_monitor_reset;
wire buffer_ready_n_s;
reg  [DPW_LOG2:0] jj;
reg  align_found;

assign status_ifs_ready = ifs_ready;
assign status_frame_align = frame_align;

genvar i;
generate


