/*
 * Copyright (c) 2013, Kevin Laeufer
 * Copyright (c) 2014-2015, Niklas Hauser
 *
 * This file is part of the modm project.
 *
 * This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this
 * file, You can obtain one at http://mozilla.org/MPL/2.0/.
 */
// ----------------------------------------------------------------------------

{{ generation_block }}

#ifndef MODM_STM32_COMP{{ id }}_HPP
#define MODM_STM32_COMP{{ id }}_HPP

/**
 * @ingroup 	{{target.string}}
 * @defgroup	{{target.string}}_comp Comparator
 */

#if defined(STM32F3XX)
namespace modm
{
	namespace stm32
	{
		/**
		 * @brief		Comparator Class for STM32F3 series
		 *
		 * The class provides an interface to the comparators 1-7 availably on
		 * ST's STM32F3 microcontroller series.
		 *
		 * @internal
		 * @ingroup		{{target.string}}_comp
		 */
		class Comp{{ id }}
		{
		public:
			enum Mode
			{
				ULTRA_LOW_POWER = 0b00,
				LOW_POWER = COMP{{ id }}_CSR_COMP{{ id }}MODE_0,		//0b01
				MEDIUM_POWER = COMP{{ id }}_CSR_COMP{{ id }}MODE_1,		//0b10
				HIGH_SPEED = 	COMP{{ id }}_CSR_COMP{{ id }}MODE_0 |
								COMP{{ id }}_CSR_COMP{{ id }}MODE_1		//0b11
			};

			enum InvertingInput
			{
				VREF_1_4 = 0b000,	//0b000 1/4 of Vrefint
				VREF_1_2 =			// 1/2 of Vrefint
							COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b001
				VREF_3_4 =			// 3/4 of Vrefint
							COMP{{ id }}_CSR_COMP{{ id }}INSEL_1,	//0b010
				VREF = 				// Vrefint
							COMP{{ id }}_CSR_COMP{{ id }}INSEL_1 |
							COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b011
				// Common Port Aliases
				PA4 =	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2,		//0b100
				DAC1 =	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2,		//0b100
				PA5 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
						COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,		//0b101
				DAC2 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
						COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,		//0b101
			{% if id == 1 -%}
				// PA4 or DAC1 output if enabled
				COMP1_INM4 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2,	//0b100
				// PA5 or DAC2 output if enabled
				COMP1_INM5 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b101
				// PA0
				COMP1_INM6 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1,	//0b110
				// Port Alias
				PA0 = 			COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1	//0b110
			{% elif id == 2 -%}
				// PA4 or DAC1 output if enabled
				COMP2_INM4 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2,	//0b100
				// PA5 or DAC2 output if enabled
				COMP2_INM5 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b101
				// PA2
				COMP2_INM6 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1,	//0b110
				// Port Alias
				PA2 = 			COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1	//0b110
			{% elif id == 3 -%}
				// PA4 or DAC1 output if enabled
				COMP3_INM4 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2,	//0b100
				// PA5 or DAC2 output if enabled
				COMP3_INM5 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b101
				// PD15
				COMP3_INM6 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1,	//0b110
				// PB12
				COMP3_INM7 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b111
				// Port Alias
				PD15 = 			COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1,	//0b110
				PB12 = 			COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0	//0b111
			{% elif id == 4 -%}
				// PA4 or DAC1 output if enabled
				COMP4_INM4 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2,	//0b100
				// PA5 or DAC2 output if enabled
				COMP4_INM5 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b101
				// PE8
				COMP4_INM6 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1,	//0b110
				// PB2
				COMP4_INM7 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b111
				// Port Alias
				PE8 = 			COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1,	//0b110
				PB2 = 			COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0	//0b111
			{% elif id == 5 -%}
				// PA4 or DAC1 output if enabled
				COMP5_INM4 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2,	//0b100
				// PA5 or DAC2 output if enabled
				COMP5_INM5 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b101
				// PD13
				COMP5_INM6 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1,	//0b110
				// PB10
				COMP5_INM7 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b111
				// Port Alias
				PD13 = 			COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1,	//0b110
				PB10 = 			COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0	//0b111
			{% elif id == 6 -%}
				// While they are named COMP4_.. in the reference manual, this
				// does not make any sense and is assumed to be an error
				// PA4 or DAC1 output if enabled
				COMP6_INM4 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2,	//0b100
				// PA5 or DAC2 output if enabled
				COMP6_INM5 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b101
				// PD10
				COMP6_INM6 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1,	//0b110
				// PB15
				COMP6_INM7 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b111
				// Port Alias
				PD10 = 			COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1,	//0b110
				PB15 = 			COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0	//0b111
			{% elif id == 7 -%}
				// While they are named COMP5_.. in the reference manual, this
				// does not make any sense and is assumed to be an error
				// PA4 or DAC1 output if enabled
				COMP7_INM4 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2,	//0b100
				// PA5 or DAC2 output if enabled
				COMP7_INM5 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_0,	//0b101
				// PC0
				COMP7_INM6 = 	COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1,	//0b110
				// Port Alias
				PC0 = 			COMP{{ id }}_CSR_COMP{{ id }}INSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}INSEL_1	//0b110
			{% endif -%}
			};

{% if id > 1 -%}
			enum NonInvertingInput
			{
			{% if id == 2 -%}
				PA7 = 0b0,
				PA3 = COMP{{ id }}_CSR_COMP{{ id }}NONINSEL		//0b1
			{% elif id == 3 -%}
				PB14 = 0b0,
				PD14 = COMP{{ id }}_CSR_COMP{{ id }}NONINSEL	//0b1
			{% elif id == 4 -%}
				PB0 = 0b0,
				PE7 = COMP{{ id }}_CSR_COMP{{ id }}NONINSEL		//0b1
			{% elif id == 5 -%}
				PD12 = 0b0,
				PB13 = COMP{{ id }}_CSR_COMP{{ id }}NONINSEL	//0b1
			{% elif id == 6 -%}
				PD11 = 0b0,
				PB11 = COMP{{ id }}_CSR_COMP{{ id }}NONINSEL	//0b1
			{% elif id == 7 -%}
				PA0 = 0b0,
				PC1 = COMP{{ id }}_CSR_COMP{{ id }}NONINSEL		//0b1
			{% endif -%}
			};
{% endif -%}

			enum Output
			{
				NOT_CONNECTED = 0b0000,
				TIMER_1_BREAK_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b0001
				TIMER_1_BREAK_INPUT_2 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b0010
				TIMER_8_BREAK_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b0011
				TIMER_8_BREAK_INPUT_2 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2,	//0b0100
				TIMER_8_OR_1_BREAK_INPUTS_2 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b0101

			{% if id == 1 -%}
				TIMER_1_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b0110
				TIMER_1_INPUT_CAPTURE_1 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b0111
				TIMER_1_INPUT_CAPTURE_4 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3,	//0b1000
				TIMER_2_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b1001
				TIMER_3_INPUT_CAPTURE_1 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b1010
				TIMER_3_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0	//0b1011
			{% elif id == 2 -%}
				TIMER_1_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b0110
				TIMER_1_INPUT_CAPTURE_1 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b0111
				TIMER_2_INPUT_CAPTURE_4 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3,	//0b1000
				TIMER_2_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b1001
				TIMER_3_INPUT_CAPTURE_1 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b1010
				TIMER_3_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0	//0b1011
			{% elif id == 3 -%}
				TIMER_1_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b0110
				TIMER_4_INPUT_CAPTURE_1 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b0111
				TIMER_3_INPUT_CAPTURE_2 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3,	//0b1000
				TIMER_2_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b1001
				TIMER_15_INPUT_CAPTURE_1 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b1010
				TIMER_15_BREAK_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0	//0b1011
			{% elif id == 4 -%}
				TIMER_3_INPUT_CAPTURE_3 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b0110
				TIMER_8_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b0111
				TIMER_15_INPUT_CAPTURE_2 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3,	//0b1000
				TIMER_4_INPUT_CAPTURE_2 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b1001
				TIMER_15_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b1010
				TIMER_3_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0	//0b1011
			{% elif id == 5 -%}
				TIMER_2_INPUT_CAPTURE_1 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b0110
				TIMER_8_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b0111
				TIMER_17_INPUT_CAPTURE_1 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3,	//0b1000,
				TIMER_4_INPUT_CAPTURE_3 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b1001
				TIMER_16_BREAK_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b1010
				TIMER_3_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0	//0b1011
			{% elif id == 6 -%}
				TIMER_2_INPUT_CAPTURE_1 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b0110
				TIMER_8_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b0111
				TIMER_2_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3,	//0b1000
				TIMER_16_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b1001
				TIMER_16_INPUT_CAPTURE_1 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b1010
				TIMER_4_INPUT_CAPTURE_4 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0	//0b1011
			{% elif id == 7 -%}
				TIMER_1_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b0110
				TIMER_8_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_2 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b0111,
				TIMER_2_INPUT_CAPTURE_3 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3,	//0b1000
				TIMER_1_INPUT_CAPTURE_2 =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0,	//0b1001
				TIMER_17_OCREF_CLEAR_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1,	//0b1010
				TIMER_17_BREAK_INPUT =
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_3 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_1 |
								COMP{{ id }}_CSR_COMP{{ id }}OUTSEL_0	//0b1011
			{% endif -%}
			};

			enum Polarity
			{
				NOT_INVERTED = 0b0,
				INVERTED = COMP{{ id }}_CSR_COMP{{ id }}POL		//0b1
			};

			enum Hysteresis
			{
				NO_HYSTERESIS = 0b00,
				LOW_HYSTERESIS = COMP{{ id }}_CSR_COMP{{ id }}HYST_0,	//0b01
				MEDIUM_HYSTERESIS = COMP{{ id }}_CSR_COMP{{ id }}HYST_1,//0b10
				HIGH_HYSTERESIS = COMP{{ id }}_CSR_COMP{{ id }}HYST_1 |
									COMP{{ id }}_CSR_COMP{{ id }}HYST_0	//0b11
			};

			enum BlankingSource
			{
				NO_BLANKING = 0b000,
			{% if id <= 2 -%}
				TIMER_1_OC5 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_0,	// 0b001
				TIMER_2_OC3 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_1,	// 0b010
				TIMER_3_OC3 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_1 |
								COMP{{ id }}_CSR_COMP{{ id }}BLANKING_0	// 0b011
			{% elif id == 3 -%}
				TIMER_1_OC5 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_0,	// 0b001
				TIMER_2_OC4 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_1 |
								COMP{{ id }}_CSR_COMP{{ id }}BLANKING_0	// 0b011
			{% elif id == 4 -%}
				TIMER_3_OC4 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_0,	// 0b001
				TIMER_8_OC5 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_1,	// 0b010
				TIMER_15_OC1 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_1 |
								COMP{{ id }}_CSR_COMP{{ id }}BLANKING_0	// 0b011
			{% elif id == 5 -%}
				TIMER_8_OC5 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_1,	// 0b010
				TIMER_3_OC3 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_1 |
								COMP{{ id }}_CSR_COMP{{ id }}BLANKING_0	// 0b011
			{% elif id == 6 -%}
				TIMER_8_OC5 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_1,	// 0b010
				TIMER_2_OC4 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_1 |
								COMP{{ id }}_CSR_COMP{{ id }}BLANKING_0,// 0b011
				TIMER_15_OC2 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_2	// 0b100
			{% elif id == 7 -%}
				TIMER_1_OC5 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_0,	// 0b001
				TIMER_8_OC5 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_1,	// 0b010
				TIMER_15_OC2 = COMP{{ id }}_CSR_COMP{{ id }}BLANKING_2	// 0b100
			{% endif -%}
			};

		public:

			/**
			 * Initialize and enable the comparator.
			 *
			 * Enables the comperator and sets important values.
			 *
			 * Do NOT set lock = true if you want to be able to set other values
			 * later.
			 */
			static inline void
			initialize(
						InvertingInput n_in,
					{% if id > 1 -%}
						NonInvertingInput p_in,
					{% endif -%}
						Output out = Output::NOT_CONNECTED,
						Hysteresis hyst = Hysteresis::NO_HYSTERESIS,
						Mode mode = Mode::HIGH_SPEED,
						Polarity pol = Polarity::NOT_INVERTED,
						bool lock_comp = false)
			{
				setInvertingInput(n_in);
			{% if id > 1 -%}
				setNonInvertingInput(p_in);
			{% endif -%}
				setOutputSelection(out);
				setHysteresis(hyst);
				setMode(mode);
				setPolarity(pol);
				setEnabled(true);	// enable comparator
				if(lock_comp) lock();
			}



			/**
			 * \brief	Enable/Disable the comparator.
			 */
			static inline void
			setEnabled(bool enabled)
			{
				if(enabled)
					COMP{{ id }}->CSR |= COMP{{ id }}_CSR_COMP{{ id }}EN;
				else
					COMP{{ id }}->CSR &= ~COMP{{ id }}_CSR_COMP{{ id }}EN;
			}

			/**
			 * \brief	Returns whether the comparator is enabled.
			 */
			static inline bool
			isEnabled()
			{
				return COMP{{ id }}->CSR & COMP{{ id }}_CSR_COMP{{ id }}EN;
			}

		{% if id == 1 -%}
			/**
			 * \brief Open/Close Switch between comp and DAC out I/O.
			 *
			 * This bit closes a switch between comp 1 non inverting input (PA0)
			 * and DAC out pin (PA4)
			 */
			static inline void
			setSwitch1(bool closed)
			{
				if(closed)
					COMP{{ id }}->CSR |= COMP{{ id }}_CSR_COMP{{ id }}SW1;
				else
					COMP{{ id }}->CSR &= ~COMP{{ id }}_CSR_COMP{{ id }}SW1;
			}

			/**
			 * \brief Returns true if Switch is closed.
			 *
			 * This bit closes a switch between comp 1 non inverting input (PA0)
			 * and DAC out pin (PA4)
			 */
			static inline bool
			isSwitch1Closed()
			{
				return COMP{{ id }}->CSR & COMP{{ id }}_CSR_COMP{{ id }}SW1;
			}
		{% endif -%}

			/**
			 * \brief	Sets the mode that determins speed/power consumption.
			 *
			 * This setting is also called "output mode".
			 */
			static inline void
			setMode(Mode mode)
			{
				COMP{{ id }}->CSR |=
					(COMP{{ id }}->CSR & ~COMP{{ id }}_CSR_COMP{{ id }}MODE)
					| static_cast<uint32_t>(mode);
			}

			/**
			 * \brief	Sets the mode that determins speed/power consumption.
			 *
			 * This setting is also called "output mode".
			 */
			static inline Mode
			getMode()
			{
				return static_cast<Mode>
					(COMP{{ id }}->CSR & COMP{{ id }}_CSR_COMP{{ id }}MODE);
			}

			/**
			 * \brief	Selects what the inverting input is connected to.
			 */
			static inline void
			setInvertingInput(InvertingInput input)
			{
				COMP{{ id }}->CSR |=
					(COMP{{ id }}->CSR & ~COMP{{ id }}_CSR_COMP{{ id }}INSEL)
					| static_cast<uint32_t>(input);
			}

			/**.
			 * \brief	Returns what is connected to the inverting input.
			 */
			static inline InvertingInput
			getInvertingInput()
			{
				return static_cast<InvertingInput>
					(COMP{{ id }}->CSR & COMP{{ id }}_CSR_COMP{{ id }}INSEL);
			}

		{% if id > 1 -%}
			/**
			 * \brief	Selects what the non-inverting input is connected to.
			 */
			static inline void
			setNonInvertingInput(NonInvertingInput input)
			{
				COMP{{ id }}->CSR |=
					(COMP{{ id }}->CSR & ~COMP{{ id }}_CSR_COMP{{ id }}NONINSEL)
					| static_cast<uint32_t>(input);
			}

			/**.
			 * \brief	Returns what is connected to the non-inverting input.
			 */
			static inline NonInvertingInput
			getNonInvertingInput()
			{
				return static_cast<NonInvertingInput>
					(COMP{{ id }}->CSR & COMP{{ id }}_CSR_COMP{{ id }}NONINSEL);
			}
		{% endif -%}

		{% if id == 2 or id == 4 or id == 6 -%}
			/**
			 * \brief Enable/Disable window mode for COMP{{ (id-1) }}/{{ id }}.
			 */
			static inline void
			setWindowMode(bool enabled)
			{
				if(enabled)
					COMP{{ id }}->CSR |= COMP{{ id }}_CSR_COMP{{ id }}WNDWEN;
				else
					COMP{{ id }}->CSR &= ~COMP{{ id }}_CSR_COMP{{ id }}WNDWEN;
			}

			/**
			 * \brief Returns true if win mode for COMP{{ (id-1) }}/{{ id }} on.
			 */
			static inline bool
			isWindowModeEnabled()
			{
				return COMP{{ id }}->CSR & COMP{{ id }}_CSR_COMP{{ id }}WNDWEN;
			}
		{% endif -%}

			/**
			 * \brief	Selects what the output is connected to.
			 */
			static inline void
			setOutputSelection(Output output)
			{
				COMP{{ id }}->CSR |=
					(COMP{{ id }}->CSR & ~COMP{{ id }}_CSR_COMP{{ id }}OUTSEL)
					| static_cast<uint32_t>(output);
			}

			/**.
			 * \brief	Returns what is connected to the output.
			 */
			static inline Output
			getOutputSelection()
			{
				return static_cast<Output>
					(COMP{{ id }}->CSR & COMP{{ id }}_CSR_COMP{{ id }}OUTSEL);
			}

			/**
			 * \brief	Selects output polarity.
			 */
			static inline void
			setPolarity(Polarity pol)
			{
				COMP{{ id }}->CSR |=
					(COMP{{ id }}->CSR & ~COMP{{ id }}_CSR_COMP{{ id }}POL)
					| static_cast<uint32_t>(pol);
			}

			/**.
			 * \brief	Returns output polarity.
			 */
			static inline Polarity
			getPolarity()
			{
				return static_cast<Polarity>
					(COMP{{ id }}->CSR & COMP{{ id }}_CSR_COMP{{ id }}POL);
			}

			/**
			 * \brief	Selects the hysteresis.
			 */
			static inline void
			setHysteresis(Hysteresis hyst)
			{
				COMP{{ id }}->CSR |=
					(COMP{{ id }}->CSR & ~COMP{{ id }}_CSR_COMP{{ id }}HYST)
					| static_cast<uint32_t>(hyst);
			}

			/**.
			 * \brief	Returns the hysteresis.
			 */
			static inline Hysteresis
			getHysteresis()
			{
				return static_cast<Hysteresis>
					(COMP{{ id }}->CSR & COMP{{ id }}_CSR_COMP{{ id }}HYST);
			}

			/**
			 * \brief	Selects the blanking source.
			 */
			static inline void
			setBlankingSource(BlankingSource blanking)
			{
				COMP{{ id }}->CSR |=
					(COMP{{ id }}->CSR & ~COMP{{ id }}_CSR_COMP{{ id }}BLANKING)
					| static_cast<uint32_t>(blanking);
			}

			/**.
			 * \brief	Returns the blanking source.
			 */
			static inline BlankingSource
			getBlankingSource()
			{
				return static_cast<BlankingSource>
					(COMP{{ id }}->CSR & COMP{{ id }}_CSR_COMP{{ id }}BLANKING);
			}

			/**
			 * \brief	Returns the current Comparator output.
			 */
			static inline bool
			getOutput()
			{
				return COMP{{ id }}->CSR & COMP{{ id }}_CSR_COMP{{ id }}OUT;
			}

			/**
			 * \brief	Locks the comparator.
			 *
			 * Comparator can only be unlocked by a system reset.
			 */
			static inline void
			lock(void)
			{
				COMP{{ id }}->CSR |= COMP{{ id }}_CSR_COMP{{ id }}LOCK;
			}

			/**
			 * \brief	Returns true if the comparator is locked.
			 */
			static inline bool
			isLocked(void)
			{
				return COMP{{ id }}->CSR & COMP{{ id }}_CSR_COMP{{ id }}LOCK;
			}
		};
	}
}
#else	// defined(STM32F3XX)
	#  error 	"STM32F3XX not defined. Are you sure the comparator hw " \
				"feature is enabled on you platform?"
#endif

#endif	//  MODM_STM32_COMP{{ id }}_HPP
