INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1315] redeclaration of ansi port Outputpc is not allowed [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/PC.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/InsMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port Result is not allowed [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/ALU.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port Sign is not allowed [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/ALU.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/MuxForReadData1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MuxForReadData1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/MuxForReadData2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MuxForReadData2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/MuxForWriteData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MuxForWriteData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/MuxForWriteReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MuxForWriteReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/DisplayControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/x7seg_msg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_msg
WARNING: [VRFC 10-1315] redeclaration of ansi port pos is not allowed [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/x7seg_msg.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port a_to_g is not allowed [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/x7seg_msg.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/CLK_div1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/choose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose
WARNING: [VRFC 10-1315] redeclaration of ansi port Outputpc is not allowed [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/choose.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/clk_40hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_40hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sources_1/new/avoidshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avoidshake
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_InsMemory_0_0/sim/design_1_InsMemory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_InsMemory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_ControlUnit_0_0/sim/design_1_ControlUnit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ControlUnit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_RegisterFile_0_1/sim/design_1_RegisterFile_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_RegisterFile_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_DataMem_0_0/sim/design_1_DataMem_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_DataMem_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ALU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_SignZeroExtend_0_0/sim/design_1_SignZeroExtend_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_SignZeroExtend_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_MuxForReadData1_0_0/sim/design_1_MuxForReadData1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MuxForReadData1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_MuxForReadData2_0_0/sim/design_1_MuxForReadData2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MuxForReadData2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_MuxForWriteData_0_0/sim/design_1_MuxForWriteData_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MuxForWriteData_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_MuxForWriteReg_0_1/sim/design_1_MuxForWriteReg_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MuxForWriteReg_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_DisplayControl_0_0/sim/design_1_DisplayControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_DisplayControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_x7seg_msg_0_0/sim/design_1_x7seg_msg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_x7seg_msg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_CLK_div1_0_0/sim/design_1_CLK_div1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_CLK_div1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_choose_0_0/sim/design_1_choose_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_choose_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_clk_40hz_0_0/sim/design_1_clk_40hz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_40hz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.ip_user_files/bd/design_1/ip/design_1_avoidshake_0_0/sim/design_1_avoidshake_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_avoidshake_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.Xilinx/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
