Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 22:43:33 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_143_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 SharedReg987_instance/s3_reg_c_rep__14/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg883_instance/Y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.114ns (3.061%)  route 3.610ns (96.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 6.685 - 4.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.993ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.902ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=107786, routed)      2.023     3.054    SharedReg987_instance/clk
    SLR Crossing[1->2]   
    SLICE_X119Y559       FDCE                                         r  SharedReg987_instance/s3_reg_c_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y559       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.133 r  SharedReg987_instance/s3_reg_c_rep__14/Q
                         net (fo=142, routed)         3.564     6.697    SharedReg883_instance/s3_reg_c_rep__14
    SLICE_X172Y506       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     6.732 r  SharedReg883_instance/s3_reg_gate__32/O
                         net (fo=1, routed)           0.046     6.778    SharedReg883_instance/s3_reg_gate__32_n_0
    SLICE_X172Y506       FDCE                                         r  SharedReg883_instance/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=107786, routed)      1.946     6.685    SharedReg883_instance/clk
    SLR Crossing[1->2]   
    SLICE_X172Y506       FDCE                                         r  SharedReg883_instance/Y_reg[0]/C
                         clock pessimism              0.387     7.072    
                         clock uncertainty           -0.035     7.037    
    SLICE_X172Y506       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.062    SharedReg883_instance/Y_reg[0]
  -------------------------------------------------------------------
                         required time                          7.062    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  0.284    




