\hypertarget{union__hw__cmp__cr0}{}\section{\+\_\+hw\+\_\+cmp\+\_\+cr0 Union Reference}
\label{union__hw__cmp__cr0}\index{\+\_\+hw\+\_\+cmp\+\_\+cr0@{\+\_\+hw\+\_\+cmp\+\_\+cr0}}


H\+W\+\_\+\+C\+M\+P\+\_\+\+C\+R0 -\/ C\+MP Control Register 0 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cmp.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields}{\+\_\+hw\+\_\+cmp\+\_\+cr0\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__cmp__cr0_a5274190efc2d6fba98cb5f9eeb32a845}{}\label{union__hw__cmp__cr0_a5274190efc2d6fba98cb5f9eeb32a845}

\item 
struct \hyperlink{struct__hw__cmp__cr0_1_1__hw__cmp__cr0__bitfields}{\+\_\+hw\+\_\+cmp\+\_\+cr0\+::\+\_\+hw\+\_\+cmp\+\_\+cr0\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cmp__cr0_a25735a99d64a0fda57b0fec26ee6a2cb}{}\label{union__hw__cmp__cr0_a25735a99d64a0fda57b0fec26ee6a2cb}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+M\+P\+\_\+\+C\+R0 -\/ C\+MP Control Register 0 (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cmp.\+h\end{DoxyCompactItemize}
