  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src_files/Main_Code.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Programming_Files/VGGHLS-TX/src_files/Main_Code.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/Auxiliary_Calculations.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/Auxiliary_Calculations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/main_tb.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Buf2Pe.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Buf2Pe.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Dfl_ControlLogic.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Dfl_ControlLogic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_fcLayer.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_fcLayer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_gap.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_gap.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_loadbin.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_loadbin.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_maxPool.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_maxPool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Mem2Buf.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Mem2Buf.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_parameters.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(18)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_parameters.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_Top.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(19)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_Top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/tb_port_widening.cpp' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(20)
INFO: [HLS 200-10] Adding test bench file 'C:/Programming_Files/VGGHLS-TX/src_files/tb_port_widening.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ConvLayer' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu9p-flga2104-3-e' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-3-e'
INFO: [HLS 200-1465] Applying config ini 'csim.argv=-v' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(22)
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Programming_Files/VGGHLS-TX/TL_Base/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 5.155 seconds; current allocated memory: 138.223 MB.
INFO: [HLS 200-10] Analyzing design file '../src_files/Main_Code.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'layerNo' (../src_files/Main_Code.cpp:2413:25)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.292 seconds; current allocated memory: 143.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,556 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 238,758 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 153,657 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 167,178 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 166,494 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 339,630 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 205,377 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 205,377 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 205,377 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 220,723 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 220,543 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 206,151 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 206,323 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 203,946 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 204,176 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 148,355 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Programming_Files/VGGHLS-TX/TL_Base/ConvLayer/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'InBuf2Pe(int, int, int, int, int, int, ap_int<32> const (*) [10560][7], ap_int<32> (*) [7], hls::stream<ap_int<32>, 4> (*) [7])' into 'InBuf2Pe_wrapper(int, int, int, int, int, int, ap_int<32> const (*) [10560][7], ap_int<32> (*) [7])' (../src_files/Main_Code.cpp:215:2)
INFO: [HLS 214-131] Inlining function 'Pe(ap_int<32> (*) [7], ap_int<32>*, ap_int<64> (*) [7][7])' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> const (*) [10560][7], ap_int<32> const (*) [32], ap_int<64> (*) [7][7])' (../src_files/Main_Code.cpp:498:3)
INFO: [HLS 214-131] Inlining function 'WtBuf2Pe(ap_int<32> const (*) [32], int, ap_int<32>*)' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> const (*) [10560][7], ap_int<32> const (*) [32], ap_int<64> (*) [7][7])' (../src_files/Main_Code.cpp:497:3)
INFO: [HLS 214-131] Inlining function 'InBuf2Pe_wrapper(int, int, int, int, int, int, ap_int<32> const (*) [10560][7], ap_int<32> (*) [7])' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> const (*) [10560][7], ap_int<32> const (*) [32], ap_int<64> (*) [7][7])' (../src_files/Main_Code.cpp:489:3)
INFO: [HLS 214-131] Inlining function 'WtBuf2Pe_ctrl(int, int*)' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> const (*) [10560][7], ap_int<32> const (*) [32], ap_int<64> (*) [7][7])' (../src_files/Main_Code.cpp:488:3)
INFO: [HLS 214-131] Inlining function 'InBuf2Pe_ctrl(int, int, int, int*, int*, int*, int*, int*, int*)' into 'wndClc_Dfl(int, int, int, int, int, int, ap_int<32> const (*) [10560][7], ap_int<32> const (*) [32], ap_int<64> (*) [7][7])' (../src_files/Main_Code.cpp:481:2)
INFO: [HLS 214-131] Inlining function 'ReLu(ap_int<32>, ap_int<32>*)' into 'bias_ReLu(int, int, ap_int<32>*, ap_int<64> (*) [7], ap_int<32> (*) [7])' (../src_files/Main_Code.cpp:48:4)
INFO: [HLS 214-131] Inlining function 'tileClc_Dfl(int, int, int, int, int, int, int, int, int, int, int, int, int, int, ap_int<32> (*) [10560][7], ap_int<32> (*) [32], ap_int<32>*, ap_int<32> (*) [28672][7])' into 'tileClc(int, ap_int<32> (*) [10560][7], ap_int<32> (*) [32], ap_int<32>*, ap_int<32> (*) [28672][7])' (../src_files/Main_Code.cpp:756:3)
INFO: [HLS 214-131] Inlining function 'ConvLayer_Dfl(int, int, ap_int<32> (*) [10560][7], ap_int<32> (*) [10560][7], ap_int<32> (*) [32], ap_int<32> (*) [32], ap_int<32> (*) [28672][7], ap_int<32> (*) [28672][7], ap_int<32>*, ap_int<32>*, ap_int<32> const*, ap_int<32> const*, ap_int<32>*)' into 'ConvLayer(ap_int<32> const*, ap_int<32> const*, ap_int<32>*)' (../src_files/Main_Code.cpp:2085:2)
INFO: [HLS 214-291] Loop 'loop_Pe2Buf_OutBufNum_Load' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:658:30)
INFO: [HLS 214-291] Loop 'loop_Pe2Buf_Pox_Load' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:660:24)
INFO: [HLS 214-291] Loop 'loop_Pe2Buf_OutBufNum_Store' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:671:33)
INFO: [HLS 214-291] Loop 'loop_Pe2Buf_Pox_Store' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:673:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_1' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:37:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_2' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:39:19)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_rdPx_Poy_2' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:257:29)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_rdPx_Poy' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:248:27)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_rdPx_Pox' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:250:26)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Poy_3' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:287:30)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox_3' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:289:29)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Poy_2' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:276:31)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox_2' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:278:29)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Poy' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:267:29)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:269:27)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox_5' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:304:30)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrReg_Pox_4' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:298:30)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_out_Poy' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:312:25)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_out_Pox' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:314:25)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrFIFO_Poy' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:332:28)
INFO: [HLS 214-291] Loop 'loop_InBuf2Pe_wrFIFO_Pox' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:334:28)
INFO: [HLS 214-291] Loop 'loop_WtBuf2Pe' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:371:17)
INFO: [HLS 214-291] Loop 'loop_Pe_Pof_MAC' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:96:19)
INFO: [HLS 214-291] Loop 'loop_Pe_Poy_MAC' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:98:19)
INFO: [HLS 214-291] Loop 'loop_Pe_Pox_MAC' is marked as complete unroll implied by the pipeline pragma (../src_files/Main_Code.cpp:100:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1893_1' (../src_files/Main_Code.cpp:1893:21) in function 'ConvLayer' completely with a factor of 4 (../src_files/Main_Code.cpp:1924:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe2Buf_OutBufNum_Load' (../src_files/Main_Code.cpp:658:30) in function 'Pe2Buf' completely with a factor of 2 (../src_files/Main_Code.cpp:571:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe2Buf_Pox_Load' (../src_files/Main_Code.cpp:660:24) in function 'Pe2Buf' completely with a factor of 7 (../src_files/Main_Code.cpp:571:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe2Buf_OutBufNum_Store' (../src_files/Main_Code.cpp:671:33) in function 'Pe2Buf' completely with a factor of 2 (../src_files/Main_Code.cpp:571:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe2Buf_Pox_Store' (../src_files/Main_Code.cpp:673:25) in function 'Pe2Buf' completely with a factor of 7 (../src_files/Main_Code.cpp:571:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_1' (../src_files/Main_Code.cpp:37:19) in function 'bias_ReLu' completely with a factor of 2 (../src_files/Main_Code.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_2' (../src_files/Main_Code.cpp:39:19) in function 'bias_ReLu' completely with a factor of 7 (../src_files/Main_Code.cpp:27:0)
INFO: [HLS 214-186] Unrolling loop 'loop_read_Pof_MAC' (../src_files/Main_Code.cpp:500:21) in function 'wndClc_Dfl' completely with a factor of 32 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_read_Poy_MAC' (../src_files/Main_Code.cpp:502:21) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_read_Pox_MAC' (../src_files/Main_Code.cpp:504:21) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_rdPx_Poy_2' (../src_files/Main_Code.cpp:257:29) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_rdPx_Poy' (../src_files/Main_Code.cpp:248:27) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_rdPx_Pox' (../src_files/Main_Code.cpp:250:26) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Poy_3' (../src_files/Main_Code.cpp:287:30) in function 'wndClc_Dfl' completely with a factor of 6 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox_3' (../src_files/Main_Code.cpp:289:29) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Poy_2' (../src_files/Main_Code.cpp:276:31) in function 'wndClc_Dfl' completely with a factor of 6 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox_2' (../src_files/Main_Code.cpp:278:29) in function 'wndClc_Dfl' completely with a factor of 6 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Poy' (../src_files/Main_Code.cpp:267:29) in function 'wndClc_Dfl' completely with a factor of 6 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox' (../src_files/Main_Code.cpp:269:27) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox_5' (../src_files/Main_Code.cpp:304:30) in function 'wndClc_Dfl' completely with a factor of 6 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrReg_Pox_4' (../src_files/Main_Code.cpp:298:30) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_out_Poy' (../src_files/Main_Code.cpp:312:25) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_out_Pox' (../src_files/Main_Code.cpp:314:25) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrFIFO_Poy' (../src_files/Main_Code.cpp:332:28) in function 'wndClc_Dfl' completely with a factor of 6 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_InBuf2Pe_wrFIFO_Pox' (../src_files/Main_Code.cpp:334:28) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_WtBuf2Pe' (../src_files/Main_Code.cpp:371:17) in function 'wndClc_Dfl' completely with a factor of 32 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe_Pof_MAC' (../src_files/Main_Code.cpp:96:19) in function 'wndClc_Dfl' completely with a factor of 32 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe_Poy_MAC' (../src_files/Main_Code.cpp:98:19) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_Pe_Pox_MAC' (../src_files/Main_Code.cpp:100:19) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_init_Pof_MAC' (../src_files/Main_Code.cpp:442:21) in function 'wndClc_Dfl' completely with a factor of 32 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_init_Poy_MAC' (../src_files/Main_Code.cpp:444:21) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'loop_init_Pox_MAC' (../src_files/Main_Code.cpp:446:21) in function 'wndClc_Dfl' completely with a factor of 7 (../src_files/Main_Code.cpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'EastPad_Poy' (../src_files/Main_Code.cpp:1335:15) in function 'loadIfMap' completely with a factor of 7 (../src_files/Main_Code.cpp:1178:0)
INFO: [HLS 214-186] Unrolling loop 'WestPad_Poy' (../src_files/Main_Code.cpp:1327:15) in function 'loadIfMap' completely with a factor of 7 (../src_files/Main_Code.cpp:1178:0)
INFO: [HLS 214-186] Unrolling loop 'SouthPad_Pox' (../src_files/Main_Code.cpp:1317:16) in function 'loadIfMap' completely with a factor of 7 (../src_files/Main_Code.cpp:1178:0)
INFO: [HLS 214-186] Unrolling loop 'NorthPad_Pox' (../src_files/Main_Code.cpp:1304:16) in function 'loadIfMap' completely with a factor of 7 (../src_files/Main_Code.cpp:1178:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'IfMap'. (../src_files/Main_Code.cpp:1806:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'WtMap'. (../src_files/Main_Code.cpp:1806:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8InBuf2PeiiiiiiPA10560_A7_K6ap_intILi32EEPA7_S0_PA7_N3hls6streamIS0_Li4EEEE12Internal_Reg': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:238:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ16InBuf2Pe_wrapperiiiiiiPA10560_A7_K6ap_intILi32EEPA7_S0_E8FIFO_arr': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:211:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9ConvLayerPK6ap_intILi32EES2_PS0_E7OutBuf2': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../src_files/Main_Code.cpp:2079:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9ConvLayerPK6ap_intILi32EES2_PS0_E6WtBuf2': Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:2077:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9ConvLayerPK6ap_intILi32EES2_PS0_E6InBuf2': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../src_files/Main_Code.cpp:2074:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9ConvLayerPK6ap_intILi32EES2_PS0_E7OutBuf1': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../src_files/Main_Code.cpp:2069:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9ConvLayerPK6ap_intILi32EES2_PS0_E6WtBuf1': Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:2067:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9ConvLayerPK6ap_intILi32EES2_PS0_E6InBuf1': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (../src_files/Main_Code.cpp:2064:0)
INFO: [HLS 214-248] Applying array_partition to 'Buff_read.i.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:243:12)
INFO: [HLS 214-248] Applying array_partition to 'rslt_stream': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (../src_files/Main_Code.cpp:437:13)
INFO: [HLS 214-248] Applying array_partition to 'wt_stream': Complete partitioning on dimension 1. (../src_files/Main_Code.cpp:478:12)
INFO: [HLS 214-248] Applying array_partition to 'pxSerial': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:585:13)
INFO: [HLS 214-248] Applying array_partition to 'ReLuOut': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src_files/Main_Code.cpp:588:12)
INFO: [HLS 214-248] Applying array_partition to 'px_toBuf.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (../src_files/Main_Code.cpp:807:13)
INFO: [HLS 214-248] Applying array_partition to 'BiasBuf1': Complete partitioning on dimension 1. (../src_files/Main_Code.cpp:2072:11)
INFO: [HLS 214-248] Applying array_partition to 'BiasBuf2': Complete partitioning on dimension 1. (../src_files/Main_Code.cpp:2082:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< Loop_Tox> at ../src_files/Main_Code.cpp:1511:16 
INFO: [HLS 214-376] automatically set the pipeline for Loop< BiasLoop_Tof> at ../src_files/Main_Code.cpp:1155:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WtLoop_Nkx> at ../src_files/Main_Code.cpp:1376:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< If_Nix> at ../src_files/Main_Code.cpp:1271:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< NorthPad_wrd> at ../src_files/Main_Code.cpp:1302:16 
INFO: [HLS 214-376] automatically set the pipeline for Loop< SouthPad_wrd> at ../src_files/Main_Code.cpp:1315:16 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WestPad_Line> at ../src_files/Main_Code.cpp:1325:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< EastPad_Line> at ../src_files/Main_Code.cpp:1333:17 
INFO: [HLS 214-421] Automatically partitioning small array '_ZL22tileclc_loop_limit_rom' completely based on array size. (../src_files/parameters.h:791:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL21wndclc_loop_limit_rom' completely based on array size. (../src_files/parameters.h:789:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL23wtbuf2pe_loop_limit_rom' completely based on array size. (../src_files/parameters.h:787:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL7Nif_rom' completely based on array size. (../src_files/parameters.h:747:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL7Toy_rom' completely based on array size. (../src_files/parameters.h:750:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL12toy_step_rom' completely based on array size. (../src_files/parameters.h:778:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL12tox_step_rom' completely based on array size. (../src_files/parameters.h:779:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL12tof_step_rom' completely based on array size. (../src_files/parameters.h:777:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL12wrd_1row_rom' completely based on array size. (../src_files/parameters.h:783:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL12row_1map_rom' completely based on array size. (../src_files/parameters.h:782:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL23pe2buf_addr_offset1_rom' completely based on array size. (../src_files/parameters.h:793:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL23pe2buf_addr_offset2_rom' completely based on array size. (../src_files/parameters.h:795:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL23pe2buf_addr_offset3_rom' completely based on array size. (../src_files/parameters.h:797:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL13bit_shift_rom' completely based on array size. (../src_files/parameters.h:767:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL12Nof_step_rom' completely based on array size. (../src_files/parameters.h:746:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL7Tof_rom' completely based on array size. (../src_files/parameters.h:749:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL7niy_rom' completely based on array size. (../src_files/parameters.h:776:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL7tiy_rom' completely based on array size. (../src_files/parameters.h:780:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL7tix_rom' completely based on array size. (../src_files/parameters.h:781:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL7Noy_rom' completely based on array size. (../src_files/parameters.h:748:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL7Tox_rom' completely based on array size. (../src_files/parameters.h:751:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL8nofFirst' completely based on array size. (../src_files/parameters.h:764:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL12noy_step_rom' completely based on array size. (../src_files/parameters.h:774:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL13nofy_step_rom' completely based on array size. (../src_files/parameters.h:775:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Nof_step_rom' due to pipeline pragma (../src_files/parameters.h:746:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'noy_step_rom' due to pipeline pragma (../src_files/parameters.h:774:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'row_1map_rom' due to pipeline pragma (../src_files/parameters.h:782:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tof_step_rom' due to pipeline pragma (../src_files/parameters.h:777:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tox_step_rom' due to pipeline pragma (../src_files/parameters.h:779:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'toy_step_rom' due to pipeline pragma (../src_files/parameters.h:778:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'wrd_1row_rom' due to pipeline pragma (../src_files/parameters.h:783:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'bit_shift_rom' due to pipeline pragma (../src_files/parameters.h:767:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'nofy_step_rom' due to pipeline pragma (../src_files/parameters.h:775:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'wndclc_loop_limit_rom' due to pipeline pragma (../src_files/parameters.h:789:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tileclc_loop_limit_rom' due to pipeline pragma (../src_files/parameters.h:791:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pe2buf_addr_offset1_rom' due to pipeline pragma (../src_files/parameters.h:793:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pe2buf_addr_offset2_rom' due to pipeline pragma (../src_files/parameters.h:795:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pe2buf_addr_offset3_rom' due to pipeline pragma (../src_files/parameters.h:797:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'wtbuf2pe_loop_limit_rom' due to pipeline pragma (../src_files/parameters.h:787:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Nif_rom' due to pipeline pragma (../src_files/parameters.h:747:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Noy_rom' due to pipeline pragma (../src_files/parameters.h:748:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Tof_rom' due to pipeline pragma (../src_files/parameters.h:749:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Tox_rom' due to pipeline pragma (../src_files/parameters.h:751:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'Toy_rom' due to pipeline pragma (../src_files/parameters.h:750:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'niy_rom' due to pipeline pragma (../src_files/parameters.h:776:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tix_rom' due to pipeline pragma (../src_files/parameters.h:781:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'tiy_rom' due to pipeline pragma (../src_files/parameters.h:780:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'nofFirst' due to pipeline pragma (../src_files/parameters.h:764:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8nofFirst': Complete partitioning on dimension 1. (../src_files/parameters.h:764:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7tiy_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:780:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7tix_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:781:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7niy_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:776:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7Toy_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:750:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7Tox_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:751:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7Tof_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:749:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7Noy_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:748:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7Nif_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:747:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL23wtbuf2pe_loop_limit_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:787:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL23pe2buf_addr_offset3_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:797:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL23pe2buf_addr_offset2_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:795:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL23pe2buf_addr_offset1_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:793:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22tileclc_loop_limit_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:791:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21wndclc_loop_limit_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:789:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL13nofy_step_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:775:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL13bit_shift_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:767:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL12wrd_1row_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:783:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL12toy_step_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:778:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL12tox_step_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:779:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL12tof_step_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:777:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL12row_1map_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:782:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL12noy_step_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:774:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL12Nof_step_rom': Complete partitioning on dimension 1. (../src_files/parameters.h:746:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/Main_Code.cpp:1224:12)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/Main_Code.cpp:1369:15)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_files/Main_Code.cpp:1507:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 217.863 seconds; current allocated memory: 161.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 161.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 8.539 seconds; current allocated memory: 201.250 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 10.864 seconds; current allocated memory: 211.668 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'Nofy_step_loop' (../src_files/Main_Code.cpp:2062:9) in function 'ConvLayer'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 4 for loop 'Nofy_step_loop' (../src_files/Main_Code.cpp:2062:9) in function 'ConvLayer'.
INFO: [XFORM 203-602] Inlining function 'bias_ReLu' into 'Pe2Buf' (../src_files/Main_Code.cpp:668) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/Main_Code.cpp:468:9) to (../src_files/Main_Code.cpp:177:6) in function 'wndClc_Dfl'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/Main_Code.cpp:221:18) to (../src_files/Main_Code.cpp:265:5) in function 'wndClc_Dfl'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/Main_Code.cpp:1832:6) to (../src_files/Main_Code.cpp:1855:7) in function 'mem2Buf'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src_files/Main_Code.cpp:1135:6) to (../src_files/Main_Code.cpp:1153:2) in function 'loadBiasTile'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'loadWtMap' (../src_files/Main_Code.cpp:1357:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 17.982 seconds; current allocated memory: 246.816 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'Loop_Toy'(../src_files/Main_Code.cpp:1507:14) and 'Loop_Tox'(../src_files/Main_Code.cpp:1511:16) in function 'storeMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Loop_Tof'(../src_files/Main_Code.cpp:1504:13) and 'Loop_Toy'(../src_files/Main_Code.cpp:1507:14) in function 'storeMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WtLoop_Nky'(../src_files/Main_Code.cpp:1374:14) and 'WtLoop_Nkx'(../src_files/Main_Code.cpp:1376:14) in function 'loadWtMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WtLoop_Nif'(../src_files/Main_Code.cpp:1371:14) and 'WtLoop_Nky'(../src_files/Main_Code.cpp:1374:14) in function 'loadWtMap' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'WtLoop_Tof'(../src_files/Main_Code.cpp:1369:15) and 'WtLoop_Nif'(../src_files/Main_Code.cpp:1371:14) in function 'loadWtMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'If_Tiy'(../src_files/Main_Code.cpp:1224:12) and 'If_Nix'(../src_files/Main_Code.cpp:1271:14) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'If_Nif'(../src_files/Main_Code.cpp:1221:11) and 'If_Tiy'(../src_files/Main_Code.cpp:1224:12) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'NorthPad_Nif'(../src_files/Main_Code.cpp:1300:18) and 'NorthPad_wrd'(../src_files/Main_Code.cpp:1302:16) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'SouthPad_Nif'(../src_files/Main_Code.cpp:1313:18) and 'SouthPad_wrd'(../src_files/Main_Code.cpp:1315:16) in function 'loadIfMap' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_Pe2Buf_PofBankStep'(../src_files/Main_Code.cpp:654:27) and 'loop_Pe2Buf_Poy'(../src_files/Main_Code.cpp:655:20) in function 'Pe2Buf' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Toy' (../src_files/Main_Code.cpp:1507:14) in function 'storeMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Tof' (../src_files/Main_Code.cpp:1504:13) in function 'storeMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'WtLoop_Nky' (../src_files/Main_Code.cpp:1374:14) in function 'loadWtMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'WtLoop_Nif' (../src_files/Main_Code.cpp:1371:14) in function 'loadWtMap'.
WARNING: [HLS 200-960] Cannot flatten loop 'WtLoop_Tof' (../src_files/Main_Code.cpp:1369:15) in function 'loadWtMap' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'If_Tiy' (../src_files/Main_Code.cpp:1224:12) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'If_Nif' (../src_files/Main_Code.cpp:1221:11) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'NorthPad_Nif' (../src_files/Main_Code.cpp:1300:18) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'SouthPad_Nif' (../src_files/Main_Code.cpp:1313:18) in function 'loadIfMap'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_Pe2Buf_PofBankStep' (../src_files/Main_Code.cpp:654:27) in function 'Pe2Buf'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 17.861 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ConvLayer' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
