INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_reg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
