{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 TLS
#  -string -flagsOSRD
preplace port Clk_in -pg 1 -y 820 -defaultsOSRD
preplace port load_data_out -pg 1 -y 1640 -defaultsOSRD
preplace port display_reset -pg 1 -y 450 -defaultsOSRD
preplace port DDR -pg 1 -y 670 -defaultsOSRD -left
preplace port control_rdy_II -pg 1 -y 1540 -defaultsOSRD
preplace port MZ_Happy -pg 1 -y 1840 -defaultsOSRD
preplace port sync24 -pg 1 -y 420 -defaultsOSRD
preplace port sync -pg 1 -y 400 -defaultsOSRD
preplace port Outtt -pg 1 -y 630 -defaultsOSRD
preplace port reset_clk -pg 1 -y 1090 -defaultsOSRD
preplace port backup_clk_in_use -pg 1 -y 610 -defaultsOSRD
preplace port gt_in -pg 1 -y 370 -defaultsOSRD
preplace port read_data_in -pg 1 -y 690 -defaultsOSRD
preplace port read_clk_out -pg 1 -y 1660 -defaultsOSRD
preplace port mtcamimic_rdy -pg 1 -y 1580 -defaultsOSRD
preplace port tellie_delay_in -pg 1 -y 1620 -defaultsOSRD
preplace port generic_delay_in -pg 1 -y 1590 -defaultsOSRD
preplace port tellie_delay_out -pg 1 -y 230 -defaultsOSRD
preplace port caen_rdy -pg 1 -y 1560 -defaultsOSRD
preplace port clocks_rdy -pg 1 -y 1600 -defaultsOSRD
preplace port control_rdy -pg 1 -y 1520 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 630 -defaultsOSRD -left
preplace port load_clk_out -pg 1 -y 1620 -defaultsOSRD
preplace port smellie_delay_in -pg 1 -y 1650 -defaultsOSRD
preplace port display_latch -pg 1 -y 540 -defaultsOSRD
preplace port generic_delay_out -pg 1 -y 1700 -defaultsOSRD
preplace port enablemux -pg 1 -y 1500 -defaultsOSRD
preplace port Outt -pg 1 -y 170 -defaultsOSRD
preplace port delay_gt -pg 1 -y 1070 -defaultsOSRD
preplace port smellie_delay_out -pg 1 -y 1740 -defaultsOSRD
preplace port display_count -pg 1 -y 560 -defaultsOSRD
preplace port trig_out -pg 1 -y 140 -defaultsOSRD
preplace portBus muxer -pg 1 -y 1480 -defaultsOSRD
preplace portBus mtca_mimic_in -pg 1 -y 330 -defaultsOSRD
preplace portBus speaker -pg 1 -y 320 -defaultsOSRD
preplace portBus ext_trig_in -pg 1 -y 350 -defaultsOSRD
preplace portBus generic_pulser_out -pg 1 -y 1680 -defaultsOSRD
preplace portBus smellie_pulser_out -pg 1 -y 1760 -defaultsOSRD
preplace portBus tellie_pulser_out -pg 1 -y 1720 -defaultsOSRD
preplace inst util_vector_logic_8 -pg 1 -lvl 4 -y 280 -defaultsOSRD
preplace inst util_reduced_logic_6 -pg 1 -lvl 7 -y 320 -defaultsOSRD
preplace inst tellieDelay -pg 1 -lvl 8 -y 1460 -defaultsOSRD
preplace inst prescaleSignal_0 -pg 1 -lvl 14 -y 310 -defaultsOSRD
preplace inst util_vector_logic_9 -pg 1 -lvl 8 -y 440 -defaultsOSRD
preplace inst util_vector_logic_10 -pg 1 -lvl 5 -y 1720 -defaultsOSRD
preplace inst gtDelay -pg 1 -lvl 13 -y 1070 -defaultsOSRD
preplace inst genericPulser -pg 1 -lvl 4 -y 1320 -defaultsOSRD
preplace inst MZ_Happy -pg 1 -lvl 4 -y 2010 -defaultsOSRD
preplace inst prescaleSignal_1 -pg 1 -lvl 7 -y 1280 -defaultsOSRD
preplace inst comboTrigger_0 -pg 1 -lvl 6 -y 620 -defaultsOSRD
preplace inst triggers_0 -pg 1 -lvl 11 -y 910 -defaultsOSRD
preplace inst util_vector_logic_11 -pg 1 -lvl 6 -y 1860 -defaultsOSRD
preplace inst util_vector_logic_12 -pg 1 -lvl 5 -y 1870 -defaultsOSRD
preplace inst smellieDelay -pg 1 -lvl 8 -y 1710 -defaultsOSRD
preplace inst genericDelay -pg 1 -lvl 11 -y 1660 -defaultsOSRD
preplace inst telliePulser -pg 1 -lvl 4 -y 1480 -defaultsOSRD
preplace inst oneshot_pulse_0 -pg 1 -lvl 12 -y 1490 -defaultsOSRD
preplace inst util_vector_logic_13 -pg 1 -lvl 7 -y 1740 -defaultsOSRD
preplace inst smelliePulser -pg 1 -lvl 4 -y 1640 -defaultsOSRD
preplace inst oneshot_pulse_1 -pg 1 -lvl 14 -y 500 -defaultsOSRD
preplace inst countDisplay_0 -pg 1 -lvl 15 -y 470 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -y 380 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 12 -y 110 -defaultsOSRD
preplace inst prescaleTrigger_0 -pg 1 -lvl 6 -y 870 -defaultsOSRD
preplace inst trigwordfifo_0 -pg 1 -lvl 10 -y 420 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 11 -y 60 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 12 -y 350 -defaultsOSRD
preplace inst clockLogic_0 -pg 1 -lvl 12 -y 1180 -defaultsOSRD
preplace inst ShiftRegisters_0 -pg 1 -lvl 13 -y 1680 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 12 -y 490 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 13 -y 110 -defaultsOSRD
preplace inst anticoincTrigger_0 -pg 1 -lvl 6 -y 130 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 15 -y 320 -defaultsOSRD
preplace inst util_reduced_logic_1 -pg 1 -lvl 13 -y 350 -defaultsOSRD
preplace inst testPulser_0 -pg 1 -lvl 6 -y 1250 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 12 -y 230 -defaultsOSRD
preplace inst util_reduced_logic_2 -pg 1 -lvl 13 -y 490 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 1020 -defaultsOSRD
preplace inst burstTrigger_0 -pg 1 -lvl 6 -y 350 -defaultsOSRD
preplace inst util_vector_logic_5 -pg 1 -lvl 7 -y 850 -defaultsOSRD
preplace inst util_reduced_logic_3 -pg 1 -lvl 13 -y 220 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 14 -y 1230 -defaultsOSRD
preplace inst ellie_control_0 -pg 1 -lvl 4 -y 1870 -defaultsOSRD
preplace inst implement_gtid_0 -pg 1 -lvl 13 -y 700 -defaultsOSRD
preplace inst util_vector_logic_6 -pg 1 -lvl 9 -y 780 -defaultsOSRD
preplace inst util_reduced_logic_4 -pg 1 -lvl 8 -y 880 -defaultsOSRD
preplace inst fifo_generator_1 -pg 1 -lvl 11 -y 250 -defaultsOSRD
preplace inst fifo_readout_0 -pg 1 -lvl 13 -y 1370 -defaultsOSRD
preplace inst util_vector_logic_7 -pg 1 -lvl 3 -y 170 -defaultsOSRD
preplace inst util_reduced_logic_5 -pg 1 -lvl 4 -y 150 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 550 -defaultsOSRD
preplace netloc axi_interconnect_0_M13_AXI 1 2 10 1190 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 5050J
preplace netloc axi_interconnect_0_M08_AXI 1 2 11 1220 710 NJ 710 NJ 710 NJ 710 3050J 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 5460J
preplace netloc util_vector_logic_8_Res 1 4 3 2260J 260 NJ 260 3050
preplace netloc triggers_0_trigger_async_mask 1 11 1 5060
preplace netloc util_reduced_logic_3_Res 1 13 3 NJ 220 NJ 220 6710J
preplace netloc triggers_0_gtid_out 1 11 2 5130J 780 5500
preplace netloc MZ_Happy_pulser_out 1 4 12 NJ 2010 NJ 2010 3140J 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ
preplace netloc triggerOut_0_trig_out 1 13 3 NJ 110 NJ 110 6710J
preplace netloc clockLogic_0_reset_clk 1 12 4 NJ 1180 5910J 1070 NJ 1070 6690J
preplace netloc axi_interconnect_0_M07_AXI 1 2 12 1250 760 NJ 760 NJ 760 NJ 760 3130J 660 NJ 660 NJ 660 NJ 660 NJ 660 NJ 660 5570J 790 5900J
preplace netloc backup_clk_in_use_1 1 0 12 160J 390 NJ 390 NJ 390 NJ 390 NJ 390 2580J 530 NJ 530 NJ 530 NJ 530 NJ 530 NJ 530 5120
preplace netloc trigwordfifo_0_wr_enable 1 10 1 4600
preplace netloc prescaleSignal_0_output 1 14 1 N
preplace netloc util_vector_logic_0_Res 1 12 1 N
preplace netloc processing_system7_0_FIXED_IO 1 0 2 170J 430 630
preplace netloc countDisplay_0_display_latch 1 15 1 6710
preplace netloc gt_in_1 1 0 11 140J 360 NJ 360 1300J 480 NJ 480 NJ 480 NJ 480 NJ 480 3540J 550 NJ 550 NJ 550 4630
preplace netloc triggers_0_counter_mask 1 11 1 5090
preplace netloc prescaleTrigger_0_s00_axi_trigout 1 8 2 3950 700 4280
preplace netloc axi_interconnect_0_M24_AXI 1 2 4 1200 90 NJ 90 NJ 90 2630J
preplace netloc axi_interconnect_0_M04_AXI 1 2 9 1270 940 NJ 940 NJ 940 2560J 950 NJ 950 3480J 820 3890J 850 4270J 840 NJ
preplace netloc util_reduced_logic_6_Res 1 7 1 3540
preplace netloc prescaleTrigger_0_prescale_rate 1 6 1 3100
preplace netloc fifo_generator_0_empty 1 12 2 5560 1230 NJ
preplace netloc axi_interconnect_0_M22_AXI 1 2 4 1150 1230 NJ 1230 NJ 1230 NJ
preplace netloc axi_interconnect_0_M18_AXI 1 2 2 1170 1200 1780J
preplace netloc util_vector_logic_5_Res 1 7 1 3520
preplace netloc xlconcat_1_dout 1 11 1 5110
preplace netloc axi_interconnect_0_M12_AXI 1 2 2 1270 1070 1860J
preplace netloc fifo_generator_1_dout 1 9 2 4290 260 NJ
preplace netloc prescaleTrigger_0_prescale_mask 1 6 1 N
preplace netloc triggers_0_speaker 1 1 14 680 380 NJ 380 NJ 380 NJ 380 2600J 510 NJ 510 NJ 510 3890J 560 NJ 560 NJ 560 NJ 560 5460J 430 5900 400 6350
preplace netloc testPulser_0_pulser_out 1 4 12 2260J 1170 NJ 1170 NJ 1170 3490J 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 5530J 1240 5900J 1060 NJ 1060 6700J
preplace netloc xlconcat_0_dout 1 9 3 4270 250 4590 -10 5120
preplace netloc fifo_readout_0_renable 1 13 1 5890
preplace netloc burstTrigger_0_burst_slave_mask 1 3 4 1870 440 NJ 440 NJ 440 3050
preplace netloc util_reduced_logic_4_Res 1 1 8 680 1630 1280J 1140 NJ 1140 NJ 1140 NJ 1140 3150 960 NJ 960 3940
preplace netloc ShiftRegs_0_mtcamimic_rdy 1 13 3 5930J 1580 NJ 1580 NJ
preplace netloc axi_interconnect_0_M16_AXI 1 2 6 1150 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 3500J
preplace netloc triggers_0_speaker_scale 1 11 3 5070J 40 NJ 40 5900
preplace netloc s00_axi_userin_2_1 1 0 6 NJ 1620 620J 1790 NJ 1790 NJ 1790 2240J 1800 2600
preplace netloc processing_system7_0_DDR 1 0 2 NJ 670 620
preplace netloc axi_interconnect_0_M23_AXI 1 2 5 1240 1220 1850J 1160 NJ 1160 NJ 1160 3090J
preplace netloc util_vector_logic_7_Res 1 3 1 1870
preplace netloc axi_interconnect_0_M01_AXI 1 2 4 1190 590 NJ 590 NJ 590 NJ
preplace netloc axi_interconnect_0_M02_AXI 1 2 4 1310 850 NJ 850 NJ 850 NJ
preplace netloc testDelay_2_s00_axi_userout 1 8 1 3910
preplace netloc testDelay_0_s00_axi_userout1 1 13 3 5890J 1050 NJ 1050 6710J
preplace netloc sync_1 1 0 11 NJ 400 NJ 400 1290J 770 NJ 770 NJ 770 NJ 770 3140J 940 NJ 940 NJ 940 NJ 940 4610
preplace netloc util_vector_logic_13_Res 1 7 1 3500
preplace netloc fifo_generator_0_dout 1 12 2 5570 1250 NJ
preplace netloc oneshot_pulse_1_pulse_o 1 14 1 6360
preplace netloc testDelay_3_s00_axi_userout 1 8 8 3930 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 5990J 1740 NJ 1740 NJ
preplace netloc axi_interconnect_0_M20_AXI 1 2 8 1210 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 4270J
preplace netloc triggers_0_speaker_mask 1 11 1 5080
preplace netloc axi_interconnect_0_M05_AXI 1 2 11 1230 750 NJ 750 NJ 750 NJ 750 3060J 650 NJ 650 NJ 650 NJ 650 NJ 650 NJ 650 5510J
preplace netloc axi_interconnect_0_M19_AXI 1 2 2 1150 1210 1810J
preplace netloc trigwordfifo_0_wordout 1 10 1 4600
preplace netloc burstTrigger_0_burst_master_mask 1 2 5 1310 450 NJ 450 NJ 450 NJ 450 3060
preplace netloc testPulser_0_pulser_out1 1 4 12 2250 1790 NJ 1790 3060J 1830 NJ 1830 NJ 1830 NJ 1830 NJ 1830 NJ 1830 NJ 1830 5980J 1720 NJ 1720 NJ
preplace netloc util_vector_logic_12_Res 1 5 1 N
preplace netloc testPulser_0_pulser_out2 1 6 3 3080J 390 3530J 370 3910
preplace netloc ShiftRegs_0_control_rdy 1 13 3 5910 1540 NJ 1540 6710J
preplace netloc axi_interconnect_0_M09_AXI 1 2 13 N 960 NJ 960 NJ 960 NJ 960 3110J 590 NJ 590 NJ 590 NJ 590 NJ 590 NJ 590 NJ 590 NJ 590 6350J
preplace netloc oneshot_pulse_0_pulse_o 1 12 4 NJ 1490 NJ 1490 NJ 1490 6690J
preplace netloc anticoincTrigger_0_anticoinc_trigout 1 6 3 NJ 130 NJ 130 3920
preplace netloc s00_axi_userin_1 1 0 11 NJ 1590 660J 1620 NJ 1620 1800J 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 4590
preplace netloc axi_interconnect_0_M10_AXI 1 2 10 1240 720 NJ 720 NJ 720 NJ 720 NJ 720 NJ 720 3890J 710 NJ 710 NJ 710 5110J
preplace netloc ShiftRegs_0_muxer 1 13 3 5890 1480 NJ 1480 NJ
preplace netloc triggerOut_0_counter 1 13 1 N
preplace netloc mtca_mimic_in_1 1 0 9 140J 340 NJ 340 NJ 340 1850J 460 NJ 460 NJ 460 NJ 460 3520J 350 3890
preplace netloc processing_system7_0_FCLK_CLK0 1 0 15 180 420 640 1660 NJ 1660 1790 1120 NJ 1120 2570 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ 1120 5130 1090 5520 610 5950 610 6370
preplace netloc implement_gtid_0_gtid 1 10 4 4650 780 5100J 800 NJ 800 5890
preplace netloc sync24_1 1 0 11 170J 410 NJ 410 1280J 980 NJ 980 NJ 980 NJ 980 NJ 980 3520J 950 NJ 950 NJ 950 4650
preplace netloc axi_interconnect_0_M06_AXI 1 2 2 1260 950 1830J
preplace netloc triggerOut_0_tubii_word 1 11 3 N 980 NJ 980 5940J
preplace netloc ShiftRegs_0_caen_rdy 1 13 3 5920 1560 NJ 1560 NJ
preplace netloc axi_interconnect_0_M17_AXI 1 2 6 1150 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 3480J
preplace netloc readShift_0_clk_out 1 13 3 5970J 1660 NJ 1660 NJ
preplace netloc fifo_generator_0_full 1 12 2 5550 1160 5920J
preplace netloc ShiftRegs_0_clk_out 1 13 3 5950 1620 NJ 1620 NJ
preplace netloc ext_trig_in_1 1 0 9 130J 320 NJ 320 1160 240 1860J 210 NJ 210 2620 250 3150 260 NJ 260 3950J
preplace netloc util_vector_logic_10_Res 1 5 2 2590 1730 NJ
preplace netloc util_vector_logic_1_Res 1 12 1 N
preplace netloc util_vector_logic_11_Res 1 6 1 3100
preplace netloc util_vector_logic_3_Res 1 15 1 NJ
preplace netloc axi_interconnect_0_M14_AXI 1 2 2 1180 1090 1820J
preplace netloc ShiftRegs_0_enablemux 1 13 3 5900 1500 NJ 1500 NJ
preplace netloc countDisplay_0_display_pulse_o 1 15 1 6700
preplace netloc trigwordfifo_0_rd_enable 1 10 1 4610
preplace netloc M00_ARESETN_1 1 1 14 660 420 NJ 420 1840 420 NJ 420 2610 1150 3140 1150 3540 980 NJ 980 4290 980 4600 1280 5140 1300 5490 600 5940 600 6380
preplace netloc axi_interconnect_0_M15_AXI 1 2 9 1170 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 NJ 1100 4620J
preplace netloc fifo_readout_0_read 1 13 1 5940
preplace netloc ellie_control_0_tellie_control 1 4 1 2260
preplace netloc util_vector_logic_2_Res 1 12 1 N
preplace netloc ShiftRegs_0_data_out 1 13 3 5960 1640 NJ 1640 NJ
preplace netloc axi_interconnect_0_M21_AXI 1 2 11 1160 730 NJ 730 NJ 730 NJ 730 3120J 680 NJ 680 NJ 680 NJ 680 NJ 680 NJ 680 5470J
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 650
preplace netloc util_reduced_logic_5_Res 1 4 2 2260 200 2630J
preplace netloc testDelay_0_s00_axi_userout 1 11 1 5100
preplace netloc fifo_readout_0_reset 1 13 1 5910
preplace netloc trigwordfifo_0_reset 1 10 1 4620
preplace netloc comboTrigger_0_s00_axi_trigout 1 6 3 3070 380 3510J 360 NJ
preplace netloc triggers_0_trigger_mask 1 11 1 5040
preplace netloc util_vector_logic_4_Res 1 12 1 5460
preplace netloc burstTrigger_0_s00_axi_trigout1 1 6 2 3140 430 NJ
preplace netloc util_vector_logic_9_Res 1 8 1 3900
preplace netloc data_in_1 1 0 13 150J 330 NJ 330 NJ 330 1860J 360 NJ 360 2560J 490 3140J 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 5480
preplace netloc ShiftRegs_0_clocks_rdy 1 13 3 5940 1600 NJ 1600 NJ
preplace netloc prescaleSignal_1_output 1 7 2 3510J 810 3950
preplace netloc testPulser_1_pulser_out 1 4 12 2260J 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 NJ 1570 5050J 1580 5560J 1540 5880J 1550 NJ 1550 6680J
preplace netloc axi_interconnect_0_M03_AXI 1 2 12 1170 -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 5940J
preplace netloc axi_interconnect_0_M11_AXI 1 2 11 1300 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 NJ 1060 5460J
preplace netloc axi_interconnect_0_M00_AXI 1 2 4 1180 350 NJ 350 2260J 320 NJ
preplace netloc countDisplay_0_display_clr 1 15 1 N
preplace netloc triggerOut_0_gtrigout 1 1 15 670 370 NJ 370 NJ 370 NJ 370 2590J 740 3140J 690 NJ 690 NJ 690 NJ 690 NJ 690 5050 790 5560 810 5950 630 NJ 630 NJ
preplace netloc clk_in 1 0 14 N 820 630 1640 NJ 1640 1870 1240 NJ 1240 2630 970 NJ 970 3530 540 NJ 540 4280 540 4640 1290 NJ 1290 5540 1260 5940J
preplace netloc s00_axi_userin_3_1 1 0 8 NJ 1650 NJ 1650 1310J 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 3470
levelinfo -pg 1 110 410 1000 1615 2080 2410 2870 3310 3740 4120 4450 4860 5300 5730 6170 6530 6730 -top -380 -bot 5070
",
}
{
   da_axi4_cnt: "2",
}
