{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697141243938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697141243938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 22:07:23 2023 " "Processing started: Thu Oct 12 22:07:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697141243938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697141243938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e_my_4bit2to1mux -c e_my_4bit2to1mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off e_my_4bit2to1mux -c e_my_4bit2to1mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697141243938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697141244354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697141244354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_my_4bit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_my_4bit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_my_4bit2to1mux-a_my_4bit2to1mux_1 " "Found design unit 1: e_my_4bit2to1mux-a_my_4bit2to1mux_1" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697141252589 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_my_4bit2to1mux " "Found entity 1: e_my_4bit2to1mux" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697141252589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697141252589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e_my_4bit2to1mux " "Elaborating entity \"e_my_4bit2to1mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697141252618 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s e_my_4bit2to1mux.vhd(26) " "VHDL Process Statement warning at e_my_4bit2to1mux.vhd(26): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697141252618 "|e_my_4bit2to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s e_my_4bit2to1mux.vhd(29) " "VHDL Process Statement warning at e_my_4bit2to1mux.vhd(29): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697141252619 "|e_my_4bit2to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X e_my_4bit2to1mux.vhd(30) " "VHDL Process Statement warning at e_my_4bit2to1mux.vhd(30): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697141252619 "|e_my_4bit2to1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y e_my_4bit2to1mux.vhd(32) " "VHDL Process Statement warning at e_my_4bit2to1mux.vhd(32): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697141252619 "|e_my_4bit2to1mux"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..4\] e_my_4bit2to1mux.vhd(7) " "Using initial value X (don't care) for net \"LEDR\[8..4\]\" at e_my_4bit2to1mux.vhd(7)" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697141252619 "|e_my_4bit2to1mux"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697141252949 "|e_my_4bit2to1mux|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697141252949 "|e_my_4bit2to1mux|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697141252949 "|e_my_4bit2to1mux|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697141252949 "|e_my_4bit2to1mux|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697141252949 "|e_my_4bit2to1mux|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697141252949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697141253006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697141253213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697141253213 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "e_my_4bit2to1mux.vhd" "" { Text "E:/intelFPGA_lite/FPGA_Excercises/FPGA-programming/01_Exercise_Sheet/01_Task_02/e_my_4bit2to1mux.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697141253254 "|e_my_4bit2to1mux|sw[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697141253254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697141253254 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697141253254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697141253254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697141253254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697141253269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 22:07:33 2023 " "Processing ended: Thu Oct 12 22:07:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697141253269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697141253269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697141253269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697141253269 ""}
