{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683577390315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683577390331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 13:23:09 2023 " "Processing started: Mon May 08 13:23:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683577390331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577390331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577390331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683577391897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683577391897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683577413888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577413888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_seven.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_seven " "Found entity 1: bcd_seven" {  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683577413908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577413908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_seven.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_seven " "Found entity 1: dec_seven" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683577413927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577413927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_seven.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_seven " "Found entity 1: hex_seven" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683577413947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577413947 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dec_seven_1.v " "Can't analyze file -- file dec_seven_1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683577413963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683577414082 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bout Lab4.v(15) " "Verilog HDL Always Construct warning at Lab4.v(15): variable \"bout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683577414094 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dout Lab4.v(16) " "Verilog HDL Always Construct warning at Lab4.v(16): variable \"dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683577414094 "|Lab4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hout Lab4.v(17) " "Verilog HDL Always Construct warning at Lab4.v(17): variable \"hout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683577414095 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Lab4.v(26) " "Verilog HDL assignment warning at Lab4.v(26): truncated value with size 5 to match size of target (4)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683577414096 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Lab4.v(32) " "Verilog HDL assignment warning at Lab4.v(32): truncated value with size 5 to match size of target (4)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683577414096 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Lab4.v(40) " "Verilog HDL assignment warning at Lab4.v(40): truncated value with size 5 to match size of target (4)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683577414096 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Lab4.v(46) " "Verilog HDL assignment warning at Lab4.v(46): truncated value with size 5 to match size of target (4)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683577414096 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Lab4.v(52) " "Verilog HDL assignment warning at Lab4.v(52): truncated value with size 5 to match size of target (4)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683577414096 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bin Lab4.v(21) " "Verilog HDL Always Construct warning at Lab4.v(21): inferring latch(es) for variable \"bin\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683577414097 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din Lab4.v(21) " "Verilog HDL Always Construct warning at Lab4.v(21): inferring latch(es) for variable \"din\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683577414097 "|Lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hin Lab4.v(21) " "Verilog HDL Always Construct warning at Lab4.v(21): inferring latch(es) for variable \"hin\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683577414097 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hin\[0\] Lab4.v(21) " "Inferred latch for \"hin\[0\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414098 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hin\[1\] Lab4.v(21) " "Inferred latch for \"hin\[1\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414098 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hin\[2\] Lab4.v(21) " "Inferred latch for \"hin\[2\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414098 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hin\[3\] Lab4.v(21) " "Inferred latch for \"hin\[3\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414098 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[0\] Lab4.v(21) " "Inferred latch for \"din\[0\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414098 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[1\] Lab4.v(21) " "Inferred latch for \"din\[1\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414099 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[2\] Lab4.v(21) " "Inferred latch for \"din\[2\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414099 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[3\] Lab4.v(21) " "Inferred latch for \"din\[3\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414099 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[0\] Lab4.v(21) " "Inferred latch for \"bin\[0\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414099 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[1\] Lab4.v(21) " "Inferred latch for \"bin\[1\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414099 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[2\] Lab4.v(21) " "Inferred latch for \"bin\[2\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414099 "|Lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin\[3\] Lab4.v(21) " "Inferred latch for \"bin\[3\]\" at Lab4.v(21)" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414100 "|Lab4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_seven dec_seven:dec " "Elaborating entity \"dec_seven\" for hierarchy \"dec_seven:dec\"" {  } { { "Lab4.v" "dec" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683577414154 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dec_seven.v(9) " "Verilog HDL Case Statement warning at dec_seven.v(9): incomplete case statement has no default case item" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683577414186 "|Lab4|dec_seven:dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven dec_seven.v(7) " "Verilog HDL Always Construct warning at dec_seven.v(7): inferring latch(es) for variable \"seven\", which holds its previous value in one or more paths through the always construct" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683577414186 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[0\] dec_seven.v(7) " "Inferred latch for \"seven\[0\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414187 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[1\] dec_seven.v(7) " "Inferred latch for \"seven\[1\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414187 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[2\] dec_seven.v(7) " "Inferred latch for \"seven\[2\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414187 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[3\] dec_seven.v(7) " "Inferred latch for \"seven\[3\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414187 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[4\] dec_seven.v(7) " "Inferred latch for \"seven\[4\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414187 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[5\] dec_seven.v(7) " "Inferred latch for \"seven\[5\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414187 "|Lab4|dec_seven:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[6\] dec_seven.v(7) " "Inferred latch for \"seven\[6\]\" at dec_seven.v(7)" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414187 "|Lab4|dec_seven:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_seven bcd_seven:bcd " "Elaborating entity \"bcd_seven\" for hierarchy \"bcd_seven:bcd\"" {  } { { "Lab4.v" "bcd" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683577414191 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd_seven.v(9) " "Verilog HDL Case Statement warning at bcd_seven.v(9): incomplete case statement has no default case item" {  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683577414237 "|Lab4|bcd_seven:bcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven bcd_seven.v(7) " "Verilog HDL Always Construct warning at bcd_seven.v(7): inferring latch(es) for variable \"seven\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683577414238 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[0\] bcd_seven.v(7) " "Inferred latch for \"seven\[0\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414238 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[1\] bcd_seven.v(7) " "Inferred latch for \"seven\[1\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414238 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[2\] bcd_seven.v(7) " "Inferred latch for \"seven\[2\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414238 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[3\] bcd_seven.v(7) " "Inferred latch for \"seven\[3\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414238 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[4\] bcd_seven.v(7) " "Inferred latch for \"seven\[4\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414238 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[5\] bcd_seven.v(7) " "Inferred latch for \"seven\[5\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414238 "|Lab4|bcd_seven:bcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[6\] bcd_seven.v(7) " "Inferred latch for \"seven\[6\]\" at bcd_seven.v(7)" {  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414238 "|Lab4|bcd_seven:bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_seven hex_seven:hex " "Elaborating entity \"hex_seven\" for hierarchy \"hex_seven:hex\"" {  } { { "Lab4.v" "hex" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683577414242 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "hex_seven.v(9) " "Verilog HDL Case Statement warning at hex_seven.v(9): incomplete case statement has no default case item" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683577414261 "|Lab4|hex_seven:hex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven hex_seven.v(7) " "Verilog HDL Always Construct warning at hex_seven.v(7): inferring latch(es) for variable \"seven\", which holds its previous value in one or more paths through the always construct" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683577414261 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[0\] hex_seven.v(7) " "Inferred latch for \"seven\[0\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414261 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[1\] hex_seven.v(7) " "Inferred latch for \"seven\[1\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414261 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[2\] hex_seven.v(7) " "Inferred latch for \"seven\[2\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414261 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[3\] hex_seven.v(7) " "Inferred latch for \"seven\[3\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414261 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[4\] hex_seven.v(7) " "Inferred latch for \"seven\[4\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414261 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[5\] hex_seven.v(7) " "Inferred latch for \"seven\[5\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414261 "|Lab4|hex_seven:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven\[6\] hex_seven.v(7) " "Inferred latch for \"seven\[6\]\" at hex_seven.v(7)" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577414261 "|Lab4|hex_seven:hex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[0\] " "LATCH primitive \"hex_seven:hex\|seven\[0\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[1\] " "LATCH primitive \"hex_seven:hex\|seven\[1\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[2\] " "LATCH primitive \"hex_seven:hex\|seven\[2\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[3\] " "LATCH primitive \"hex_seven:hex\|seven\[3\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[4\] " "LATCH primitive \"hex_seven:hex\|seven\[4\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[5\] " "LATCH primitive \"hex_seven:hex\|seven\[5\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex_seven:hex\|seven\[6\] " "LATCH primitive \"hex_seven:hex\|seven\[6\]\" is permanently enabled" {  } { { "hex_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/hex_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[0\] " "LATCH primitive \"dec_seven:dec\|seven\[0\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[1\] " "LATCH primitive \"dec_seven:dec\|seven\[1\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[2\] " "LATCH primitive \"dec_seven:dec\|seven\[2\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[3\] " "LATCH primitive \"dec_seven:dec\|seven\[3\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[4\] " "LATCH primitive \"dec_seven:dec\|seven\[4\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[5\] " "LATCH primitive \"dec_seven:dec\|seven\[5\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dec_seven:dec\|seven\[6\] " "LATCH primitive \"dec_seven:dec\|seven\[6\]\" is permanently enabled" {  } { { "dec_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/dec_seven.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683577414890 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683577415183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[0\] " "Latch bcd_seven:bcd\|seven\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[1\] " "Ports D and ENA on the latch are fed by the same signal bin\[1\]" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683577415211 ""}  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683577415211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[1\] " "Latch bcd_seven:bcd\|seven\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[2\] " "Ports D and ENA on the latch are fed by the same signal bin\[2\]" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683577415211 ""}  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683577415211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[2\] " "Latch bcd_seven:bcd\|seven\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[1\] " "Ports D and ENA on the latch are fed by the same signal bin\[1\]" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683577415211 ""}  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683577415211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[3\] " "Latch bcd_seven:bcd\|seven\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[2\] " "Ports D and ENA on the latch are fed by the same signal bin\[2\]" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683577415211 ""}  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683577415211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[4\] " "Latch bcd_seven:bcd\|seven\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[1\] " "Ports D and ENA on the latch are fed by the same signal bin\[1\]" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683577415211 ""}  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683577415211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[5\] " "Latch bcd_seven:bcd\|seven\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[1\] " "Ports D and ENA on the latch are fed by the same signal bin\[1\]" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683577415211 ""}  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683577415211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd_seven:bcd\|seven\[6\] " "Latch bcd_seven:bcd\|seven\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin\[1\] " "Ports D and ENA on the latch are fed by the same signal bin\[1\]" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683577415212 ""}  } { { "bcd_seven.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/bcd_seven.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683577415212 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven2\[0\] VCC " "Pin \"seven2\[0\]\" is stuck at VCC" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683577415250 "|Lab4|seven2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven2\[3\] VCC " "Pin \"seven2\[3\]\" is stuck at VCC" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683577415250 "|Lab4|seven2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven2\[4\] VCC " "Pin \"seven2\[4\]\" is stuck at VCC" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683577415250 "|Lab4|seven2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven2\[5\] VCC " "Pin \"seven2\[5\]\" is stuck at VCC" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683577415250 "|Lab4|seven2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven2\[6\] VCC " "Pin \"seven2\[6\]\" is stuck at VCC" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683577415250 "|Lab4|seven2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select\[0\] VCC " "Pin \"select\[0\]\" is stuck at VCC" {  } { { "Lab4.v" "" { Text "C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/FPGA Lab 4/Lab4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683577415250 "|Lab4|select[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683577415250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683577415412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683577416258 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683577416258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683577416586 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683577416586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683577416586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683577416586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683577416630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 13:23:36 2023 " "Processing ended: Mon May 08 13:23:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683577416630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683577416630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683577416630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683577416630 ""}
