###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID scooby.ece.local.cmu.edu)
#  Generated on:      Thu Nov 13 15:11:32 2025
#  Design:            edge2pulse
#  Command:           report_timing -max_paths 1 > ${DESIGN}_CRITICAL_PATH.rpt
###############################################################
Path 1: MET Setup Check with Pin edge_pulse_reg/q_reg[0]/CLK 
Endpoint:   edge_pulse_reg/q_reg[0]/D (^) checked with  leading edge of 'core_
clock'
Beginpoint: rst                       (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                        12.000
+ Phase Shift                 10000000.000
+ CPPR Adjustment               0.000
= Required Time               9999988.000
- Arrival Time                 26.000
= Slack Time                  9999962.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |         Cell          |  Delay | Arrival |  Required   | 
     |                         |            |                       |        |  Time   |    Time     | 
     |-------------------------+------------+-----------------------+--------+---------+-------------| 
     |                         | rst ^      |                       |        |   1.000 | 9999963.000 | 
     | g10                     | A ^ -> Y v | INVxp33_ASAP7_75t_R   |  6.700 |   8.000 | 9999970.000 | 
     | edge_pulse_reg/g7__2398 | A v -> Y ^ | NAND2xp33_ASAP7_75t_R | 17.600 |  25.000 | 9999987.000 | 
     | edge_pulse_reg/q_reg[0] | D ^        | DFFHQNx1_ASAP7_75t_R  |  1.400 |  26.000 | 9999988.000 | 
     +-----------------------------------------------------------------------------------------------+ 

