// Seed: 3524645335
module module_0 (
    input  wand id_0,
    output tri1 id_1
);
  assign id_1 = (1);
  assign id_1 = id_0;
  uwire id_3;
  wire  id_4 = id_4;
  assign id_3 = 1;
  assign id_3 = id_0;
  wire id_5;
  assign id_4 = 1;
  always @(id_0 or id_4) #1;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    input supply1 id_3
    , id_19,
    input supply1 id_4
    , id_20,
    input wire id_5,
    input uwire id_6,
    output tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output wor id_10,
    input wire id_11,
    output wand id_12,
    output wand id_13,
    input supply1 id_14,
    input wand id_15,
    output wor id_16,
    output tri id_17
);
  tri0 id_21;
  assign id_21 = id_15;
  assign id_21 = 1;
  tri id_22 = 1, id_23;
  module_0(
      id_21, id_10
  ); id_24(
      .id_0(1'b0), .id_1(~id_23), .id_2(1'b0), .id_3(id_23), .id_4(1), .id_5(1)
  );
endmodule
