DECL|PowerCC32XX_AWAKE_LPDS|macro|PowerCC32XX_AWAKE_LPDS
DECL|PowerCC32XX_ConfigV1|struct|typedef struct PowerCC32XX_ConfigV1 {
DECL|PowerCC32XX_ConfigV1|typedef|} PowerCC32XX_ConfigV1;
DECL|PowerCC32XX_DISALLOW_LPDS|macro|PowerCC32XX_DISALLOW_LPDS
DECL|PowerCC32XX_DISALLOW_SHUTDOWN|macro|PowerCC32XX_DISALLOW_SHUTDOWN
DECL|PowerCC32XX_DONT_PARK|enumerator|PowerCC32XX_DONT_PARK
DECL|PowerCC32XX_DRIVE_HIGH|enumerator|PowerCC32XX_DRIVE_HIGH,
DECL|PowerCC32XX_DRIVE_LOW|enumerator|PowerCC32XX_DRIVE_LOW,
DECL|PowerCC32XX_ENTERING_LPDS|macro|PowerCC32XX_ENTERING_LPDS
DECL|PowerCC32XX_ENTERING_SHUTDOWN|macro|PowerCC32XX_ENTERING_SHUTDOWN
DECL|PowerCC32XX_LPDS|macro|PowerCC32XX_LPDS
DECL|PowerCC32XX_MCURegisters|struct|typedef struct PowerCC32XX_MCURegisters {
DECL|PowerCC32XX_MCURegisters|typedef|} PowerCC32XX_MCURegisters;
DECL|PowerCC32XX_ModuleState|struct|typedef struct PowerCC32XX_ModuleState {
DECL|PowerCC32XX_ModuleState|typedef|} PowerCC32XX_ModuleState;
DECL|PowerCC32XX_NO_PULL_HIZ|enumerator|PowerCC32XX_NO_PULL_HIZ = PIN_TYPE_STD,
DECL|PowerCC32XX_NUMCONSTRAINTS|macro|PowerCC32XX_NUMCONSTRAINTS
DECL|PowerCC32XX_NUMEVENTS|macro|PowerCC32XX_NUMEVENTS
DECL|PowerCC32XX_NUMPINS|macro|PowerCC32XX_NUMPINS
DECL|PowerCC32XX_NUMRESOURCES|macro|PowerCC32XX_NUMRESOURCES
DECL|PowerCC32XX_NVICRegisters|struct|typedef struct PowerCC32XX_NVICRegisters {
DECL|PowerCC32XX_NVICRegisters|typedef|} PowerCC32XX_NVICRegisters;
DECL|PowerCC32XX_PERIPH_CAMERA|macro|PowerCC32XX_PERIPH_CAMERA
DECL|PowerCC32XX_PERIPH_DTHE|macro|PowerCC32XX_PERIPH_DTHE
DECL|PowerCC32XX_PERIPH_GPIOA0|macro|PowerCC32XX_PERIPH_GPIOA0
DECL|PowerCC32XX_PERIPH_GPIOA1|macro|PowerCC32XX_PERIPH_GPIOA1
DECL|PowerCC32XX_PERIPH_GPIOA2|macro|PowerCC32XX_PERIPH_GPIOA2
DECL|PowerCC32XX_PERIPH_GPIOA3|macro|PowerCC32XX_PERIPH_GPIOA3
DECL|PowerCC32XX_PERIPH_GPIOA4|macro|PowerCC32XX_PERIPH_GPIOA4
DECL|PowerCC32XX_PERIPH_GSPI|macro|PowerCC32XX_PERIPH_GSPI
DECL|PowerCC32XX_PERIPH_I2CA0|macro|PowerCC32XX_PERIPH_I2CA0
DECL|PowerCC32XX_PERIPH_I2S|macro|PowerCC32XX_PERIPH_I2S
DECL|PowerCC32XX_PERIPH_LSPI|macro|PowerCC32XX_PERIPH_LSPI
DECL|PowerCC32XX_PERIPH_SDHOST|macro|PowerCC32XX_PERIPH_SDHOST
DECL|PowerCC32XX_PERIPH_SSPI|macro|PowerCC32XX_PERIPH_SSPI
DECL|PowerCC32XX_PERIPH_TIMERA0|macro|PowerCC32XX_PERIPH_TIMERA0
DECL|PowerCC32XX_PERIPH_TIMERA1|macro|PowerCC32XX_PERIPH_TIMERA1
DECL|PowerCC32XX_PERIPH_TIMERA2|macro|PowerCC32XX_PERIPH_TIMERA2
DECL|PowerCC32XX_PERIPH_TIMERA3|macro|PowerCC32XX_PERIPH_TIMERA3
DECL|PowerCC32XX_PERIPH_UARTA0|macro|PowerCC32XX_PERIPH_UARTA0
DECL|PowerCC32XX_PERIPH_UARTA1|macro|PowerCC32XX_PERIPH_UARTA1
DECL|PowerCC32XX_PERIPH_UDMA|macro|PowerCC32XX_PERIPH_UDMA
DECL|PowerCC32XX_PERIPH_WDT|macro|PowerCC32XX_PERIPH_WDT
DECL|PowerCC32XX_PIN01|enumerator|PowerCC32XX_PIN01 = PIN_01,
DECL|PowerCC32XX_PIN02|enumerator|PowerCC32XX_PIN02 = PIN_02,
DECL|PowerCC32XX_PIN03|enumerator|PowerCC32XX_PIN03 = PIN_03,
DECL|PowerCC32XX_PIN04|enumerator|PowerCC32XX_PIN04 = PIN_04,
DECL|PowerCC32XX_PIN05|enumerator|PowerCC32XX_PIN05 = PIN_05,
DECL|PowerCC32XX_PIN06|enumerator|PowerCC32XX_PIN06 = PIN_06,
DECL|PowerCC32XX_PIN07|enumerator|PowerCC32XX_PIN07 = PIN_07,
DECL|PowerCC32XX_PIN08|enumerator|PowerCC32XX_PIN08 = PIN_08,
DECL|PowerCC32XX_PIN11|enumerator|PowerCC32XX_PIN11 = PIN_11,
DECL|PowerCC32XX_PIN12|enumerator|PowerCC32XX_PIN12 = PIN_12,
DECL|PowerCC32XX_PIN13|enumerator|PowerCC32XX_PIN13 = PIN_13,
DECL|PowerCC32XX_PIN14|enumerator|PowerCC32XX_PIN14 = PIN_14,
DECL|PowerCC32XX_PIN15|enumerator|PowerCC32XX_PIN15 = PIN_15,
DECL|PowerCC32XX_PIN16|enumerator|PowerCC32XX_PIN16 = PIN_16,
DECL|PowerCC32XX_PIN17|enumerator|PowerCC32XX_PIN17 = PIN_17,
DECL|PowerCC32XX_PIN18|enumerator|PowerCC32XX_PIN18 = PIN_18,
DECL|PowerCC32XX_PIN19|enumerator|PowerCC32XX_PIN19 = PIN_19,
DECL|PowerCC32XX_PIN20|enumerator|PowerCC32XX_PIN20 = PIN_20,
DECL|PowerCC32XX_PIN21|enumerator|PowerCC32XX_PIN21 = PIN_21,
DECL|PowerCC32XX_PIN29|enumerator|PowerCC32XX_PIN29 = 0x1C,
DECL|PowerCC32XX_PIN30|enumerator|PowerCC32XX_PIN30 = 0x1D,
DECL|PowerCC32XX_PIN45|enumerator|PowerCC32XX_PIN45 = PIN_45,
DECL|PowerCC32XX_PIN50|enumerator|PowerCC32XX_PIN50 = PIN_50,
DECL|PowerCC32XX_PIN52|enumerator|PowerCC32XX_PIN52 = PIN_52,
DECL|PowerCC32XX_PIN53|enumerator|PowerCC32XX_PIN53 = PIN_53,
DECL|PowerCC32XX_PIN55|enumerator|PowerCC32XX_PIN55 = PIN_55,
DECL|PowerCC32XX_PIN57|enumerator|PowerCC32XX_PIN57 = PIN_57,
DECL|PowerCC32XX_PIN58|enumerator|PowerCC32XX_PIN58 = PIN_58,
DECL|PowerCC32XX_PIN59|enumerator|PowerCC32XX_PIN59 = PIN_59,
DECL|PowerCC32XX_PIN60|enumerator|PowerCC32XX_PIN60 = PIN_60,
DECL|PowerCC32XX_PIN61|enumerator|PowerCC32XX_PIN61 = PIN_61,
DECL|PowerCC32XX_PIN62|enumerator|PowerCC32XX_PIN62 = PIN_62,
DECL|PowerCC32XX_PIN63|enumerator|PowerCC32XX_PIN63 = PIN_63,
DECL|PowerCC32XX_PIN64|enumerator|PowerCC32XX_PIN64 = PIN_64
DECL|PowerCC32XX_ParkInfo|struct|typedef struct PowerCC32XX_ParkInfo {
DECL|PowerCC32XX_ParkInfo|typedef|} PowerCC32XX_ParkInfo;
DECL|PowerCC32XX_ParkState|typedef|} PowerCC32XX_ParkState;
DECL|PowerCC32XX_Pin|typedef|} PowerCC32XX_Pin;
DECL|PowerCC32XX_RESUMETIMELPDS|macro|PowerCC32XX_RESUMETIMELPDS
DECL|PowerCC32XX_SaveRegisters|struct|typedef struct PowerCC32XX_SaveRegisters {
DECL|PowerCC32XX_SaveRegisters|typedef|} PowerCC32XX_SaveRegisters;
DECL|PowerCC32XX_TOTALTIMELPDS|macro|PowerCC32XX_TOTALTIMELPDS
DECL|PowerCC32XX_TOTALTIMESHUTDOWN|macro|PowerCC32XX_TOTALTIMESHUTDOWN
DECL|PowerCC32XX_WEAK_PULL_DOWN_OPENDRAIN|enumerator|PowerCC32XX_WEAK_PULL_DOWN_OPENDRAIN = PIN_TYPE_OD_PD,
DECL|PowerCC32XX_WEAK_PULL_DOWN_STD|enumerator|PowerCC32XX_WEAK_PULL_DOWN_STD = PIN_TYPE_STD_PD,
DECL|PowerCC32XX_WEAK_PULL_UP_OPENDRAIN|enumerator|PowerCC32XX_WEAK_PULL_UP_OPENDRAIN = PIN_TYPE_OD_PU,
DECL|PowerCC32XX_WEAK_PULL_UP_STD|enumerator|PowerCC32XX_WEAK_PULL_UP_STD = PIN_TYPE_STD_PU,
DECL|PowerCC32XX_Wakeup|struct|typedef struct PowerCC32XX_Wakeup {
DECL|PowerCC32XX_Wakeup|typedef|} PowerCC32XX_Wakeup;
DECL|PowerCC32XX_numNVICIntPriority|macro|PowerCC32XX_numNVICIntPriority
DECL|PowerCC32XX_numNVICSetEnableRegs|macro|PowerCC32XX_numNVICSetEnableRegs
DECL|Power_getPerformanceLevel|macro|Power_getPerformanceLevel
DECL|Power_setPerformanceLevel|macro|Power_setPerformanceLevel
DECL|appInt|member|uint32_t appInt;
DECL|auxCtrl|member|uint32_t auxCtrl;
DECL|basepri|member|uint32_t basepri;
DECL|configCtrl|member|uint32_t configCtrl;
DECL|constraintCounts|member|uint8_t constraintCounts[PowerCC32XX_NUMCONSTRAINTS];
DECL|constraintMask|member|uint32_t constraintMask;
DECL|control|member|uint32_t control;
DECL|dbRecords|member|uint16_t dbRecords[PowerCC32XX_NUMRESOURCES];
DECL|enableGPIOWakeupLPDS|member|bool enableGPIOWakeupLPDS;
DECL|enableGPIOWakeupLPDS|member|bool enableGPIOWakeupLPDS;
DECL|enableGPIOWakeupShutdown|member|bool enableGPIOWakeupShutdown;
DECL|enableGPIOWakeupShutdown|member|bool enableGPIOWakeupShutdown;
DECL|enableNetworkWakeupLPDS|member|bool enableNetworkWakeupLPDS;
DECL|enableNetworkWakeupLPDS|member|bool enableNetworkWakeupLPDS;
DECL|enablePolicy|member|bool enablePolicy;
DECL|enablePolicy|member|bool enablePolicy;
DECL|enterLPDSHookFxn|member|void (*enterLPDSHookFxn)(void);
DECL|faultmask|member|uint32_t faultmask;
DECL|initialized|member|bool initialized;
DECL|intCtrlState|member|uint32_t intCtrlState;
DECL|intPriority|member|uint32_t intPriority[PowerCC32XX_numNVICIntPriority];
DECL|intSetEn|member|uint32_t intSetEn[PowerCC32XX_numNVICSetEnableRegs];
DECL|ioRetentionShutdown|member|uint32_t ioRetentionShutdown;
DECL|keepDebugActiveDuringLPDS|member|bool keepDebugActiveDuringLPDS;
DECL|m4Regs|member|PowerCC32XX_MCURegisters m4Regs;
DECL|msp|member|uint32_t msp;
DECL|notifyList|member|List_List notifyList;
DECL|numPins|member|uint32_t numPins;
DECL|nvicRegs|member|PowerCC32XX_NVICRegisters nvicRegs;
DECL|parkState|member|uint32_t parkState;
DECL|pinDir|member|uint16_t pinDir[PowerCC32XX_NUMPINS];
DECL|pinLockMask|member|uint32_t pinLockMask;
DECL|pinMode|member|uint8_t pinMode[PowerCC32XX_NUMPINS];
DECL|pinParkDefs|member|PowerCC32XX_ParkInfo * pinParkDefs;
DECL|pinType|member|uint32_t pinType[PowerCC32XX_NUMPINS];
DECL|pin|member|uint32_t pin;
DECL|policyFxn|member|Power_PolicyFxn policyFxn;
DECL|policyFxn|member|Power_PolicyFxn policyFxn;
DECL|policyInitFxn|member|Power_PolicyInitFxn policyInitFxn;
DECL|primask|member|uint32_t primask;
DECL|psp|member|uint32_t psp;
DECL|psr|member|uint32_t psr;
DECL|ramRetentionMaskLPDS|member|uint32_t ramRetentionMaskLPDS;
DECL|refCount|member|uint8_t refCount[PowerCC32XX_NUMRESOURCES];
DECL|resumeLPDSHookFxn|member|void (*resumeLPDSHookFxn)(void);
DECL|stateAntPin29|member|uint16_t stateAntPin29;
DECL|stateAntPin30|member|uint16_t stateAntPin30;
DECL|state|member|uint32_t state;
DECL|sysCtrl|member|uint32_t sysCtrl;
DECL|sysHcrs|member|uint32_t sysHcrs;
DECL|sysPri1|member|uint32_t sysPri1;
DECL|sysPri2|member|uint32_t sysPri2;
DECL|sysPri3|member|uint32_t sysPri3;
DECL|systickCalib|member|uint32_t systickCalib;
DECL|systickCtrl|member|uint32_t systickCtrl;
DECL|systickReload|member|uint32_t systickReload;
DECL|ti_drivers_power_PowerCC32XX__include|macro|ti_drivers_power_PowerCC32XX__include
DECL|vectorTable|member|uint32_t vectorTable;
DECL|wakeupConfig|member|PowerCC32XX_Wakeup wakeupConfig;
DECL|wakeupGPIOFxnLPDSArg|member|uint_least8_t wakeupGPIOFxnLPDSArg;
DECL|wakeupGPIOFxnLPDSArg|member|uint_least8_t wakeupGPIOFxnLPDSArg;
DECL|wakeupGPIOFxnLPDS|member|void (*wakeupGPIOFxnLPDS)(uint_least8_t argument);
DECL|wakeupGPIOFxnLPDS|member|void (*wakeupGPIOFxnLPDS)(uint_least8_t argument);
DECL|wakeupGPIOSourceLPDS|member|uint32_t wakeupGPIOSourceLPDS;
DECL|wakeupGPIOSourceLPDS|member|uint32_t wakeupGPIOSourceLPDS;
DECL|wakeupGPIOSourceShutdown|member|uint32_t wakeupGPIOSourceShutdown;
DECL|wakeupGPIOSourceShutdown|member|uint32_t wakeupGPIOSourceShutdown;
DECL|wakeupGPIOTypeLPDS|member|uint32_t wakeupGPIOTypeLPDS;
DECL|wakeupGPIOTypeLPDS|member|uint32_t wakeupGPIOTypeLPDS;
DECL|wakeupGPIOTypeShutdown|member|uint32_t wakeupGPIOTypeShutdown;
DECL|wakeupGPIOTypeShutdown|member|uint32_t wakeupGPIOTypeShutdown;
