#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 19 12:09:55 2024
# Process ID: 33664
# Current directory: F:/01_SoC/TermProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26204 F:\01_SoC\TermProject\TermProject.xpr
# Log file: F:/01_SoC/TermProject/vivado.log
# Journal file: F:/01_SoC/TermProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/01_SoC/TermProject/TermProject.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 760.875 ; gain = 124.816
update_compile_order -fileset sources_1
open_bd_design {F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:mySwitch:1.0 - mySwitch_0
Adding component instance block -- xilinx.com:user:myOLEDrgb:1.0 - myOLEDrgb_0
Adding component instance block -- xilinx.com:user:myBuzzer:1.0 - myBuzzer_0
Adding component instance block -- xilinx.com:user:myDCMotor:1.0 - myDCMotor_0
Adding component instance block -- xilinx.com:user:myMAXSONAR:1.0 - myMAXSONAR_0
Successfully read diagram <design_1> from BD file <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.035 ; gain = 80.574
ipx::edit_ip_in_project -upgrade true -name myMAXSONAR_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myMAXSONAR_v1_0_project f:/01_SoC/ip_repo/myMAXSONAR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myMAXSONAR_1.0/hdl/myMAXSONAR_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myMAXSONAR_1.0/hdl/myMAXSONAR_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myMAXSONAR_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myMAXSONAR_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myMAXSONAR:1.0 [get_ips  design_1_myMAXSONAR_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myMAXSONAR_0_0 (myMAXSONAR_v1.0 1.0) from revision 18 to revision 19
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myMAXSONAR_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLKIF)' for design_1_xbar_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(clock)' for design_1_rst_ps7_0_50M_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1448.434 ; gain = 182.988
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myMAXSONAR_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_processing_system7_0_0_synth_1 design_1_xbar_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_myMAXSONAR_0_0_synth_1 design_1_auto_pc_0_synth_1}
[Thu Dec 19 12:33:33 2024] Launched design_1_processing_system7_0_0_synth_1, design_1_xbar_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_myMAXSONAR_0_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_xbar_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_myMAXSONAR_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myMAXSONAR_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myDCMotor_v1_0_project f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/pwm_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/tb_pwm_controller.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 32 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myDCMotor_0_3 (myDCMotor_v1.0 1.0) from revision 31 to revision 32
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2d0b21200dc3d950; cache size = 3.689 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Thu Dec 19 12:36:03 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myBuzzer_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myBuzzer_v1_0_project f:/01_SoC/ip_repo/myBuzzer_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/BeepMaker.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/myBuzzer_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/myBuzzer_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v' does not exist. The file is ignored.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v' does not exist. The file is ignored.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
close [ open F:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_controller.v w ]
add_files F:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_controller.v
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 84 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_myOLEDrgb_0_0 design_1_myBuzzer_0_0}] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myBuzzer_0_0 (myBuzzer_v1.0 1.0) from revision 15 to revision 16
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 83 to revision 84
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_myOLEDrgb_0_0 design_1_myBuzzer_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myBuzzer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2d0b21200dc3d950; cache size = 4.092 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_myOLEDrgb_0_0_synth_1 design_1_myBuzzer_0_0_synth_1}
[Thu Dec 19 12:46:20 2024] Launched design_1_myOLEDrgb_0_0_synth_1, design_1_myBuzzer_0_0_synth_1...
Run output will be captured here:
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
design_1_myBuzzer_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myBuzzer_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2d0b21200dc3d950; cache size = 4.338 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Thu Dec 19 12:47:00 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec 19 12:47:45 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Thu Dec 19 12:47:45 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace F:/01_SoC/TermProject/TermProject.sdk -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/01_SoC/TermProject/TermProject.sdk -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 12:59:38 2024...
