<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3073" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3073{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3073{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3073{left:644px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3073{left:125px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t5_3073{left:125px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_3073{left:125px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t7_3073{left:579px;bottom:1054px;}
#t8_3073{left:588px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#t9_3073{left:125px;bottom:1037px;letter-spacing:-0.24px;word-spacing:-0.4px;}
#ta_3073{left:70px;bottom:1013px;letter-spacing:-0.17px;}
#tb_3073{left:125px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3073{left:396px;bottom:996px;letter-spacing:-0.21px;word-spacing:-0.47px;}
#td_3073{left:125px;bottom:979px;letter-spacing:-0.21px;word-spacing:-1.32px;}
#te_3073{left:125px;bottom:962px;letter-spacing:-0.22px;word-spacing:-1.04px;}
#tf_3073{left:125px;bottom:946px;letter-spacing:-0.23px;word-spacing:-0.43px;}
#tg_3073{left:125px;bottom:929px;letter-spacing:-0.25px;word-spacing:-0.41px;}
#th_3073{left:70px;bottom:904px;letter-spacing:-0.16px;}
#ti_3073{left:125px;bottom:888px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#tj_3073{left:369px;bottom:888px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#tk_3073{left:125px;bottom:871px;letter-spacing:-0.19px;word-spacing:-1.08px;}
#tl_3073{left:125px;bottom:854px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tm_3073{left:125px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tn_3073{left:70px;bottom:805px;letter-spacing:-0.16px;}
#to_3073{left:125px;bottom:788px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tp_3073{left:430px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_3073{left:125px;bottom:771px;letter-spacing:-0.17px;word-spacing:-0.94px;}
#tr_3073{left:125px;bottom:755px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#ts_3073{left:610px;bottom:761px;}
#tt_3073{left:621px;bottom:755px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#tu_3073{left:70px;bottom:730px;letter-spacing:-0.18px;}
#tv_3073{left:125px;bottom:713px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tw_3073{left:436px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_3073{left:125px;bottom:697px;letter-spacing:-0.17px;word-spacing:-0.94px;}
#ty_3073{left:125px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tz_3073{left:70px;bottom:655px;letter-spacing:-0.18px;}
#t10_3073{left:125px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t11_3073{left:465px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t12_3073{left:125px;bottom:622px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#t13_3073{left:125px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3073{left:125px;bottom:588px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_3073{left:125px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_3073{left:125px;bottom:554px;letter-spacing:-0.18px;word-spacing:-0.56px;}
#t17_3073{left:125px;bottom:538px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t18_3073{left:125px;bottom:513px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3073{left:70px;bottom:489px;letter-spacing:-0.16px;}
#t1a_3073{left:125px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_3073{left:500px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1c_3073{left:125px;bottom:455px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1d_3073{left:125px;bottom:431px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1e_3073{left:70px;bottom:406px;letter-spacing:-0.19px;}
#t1f_3073{left:125px;bottom:389px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1g_3073{left:390px;bottom:389px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1h_3073{left:125px;bottom:373px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t1i_3073{left:125px;bottom:356px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#t1j_3073{left:70px;bottom:331px;letter-spacing:-0.17px;}
#t1k_3073{left:125px;bottom:315px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1l_3073{left:409px;bottom:315px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1m_3073{left:125px;bottom:298px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t1n_3073{left:125px;bottom:281px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1o_3073{left:125px;bottom:257px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1p_3073{left:70px;bottom:232px;letter-spacing:-0.17px;}
#t1q_3073{left:125px;bottom:215px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1r_3073{left:399px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_3073{left:125px;bottom:199px;letter-spacing:-0.2px;word-spacing:-0.37px;}
#t1t_3073{left:125px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1u_3073{left:70px;bottom:116px;letter-spacing:-0.16px;}
#t1v_3073{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_3073{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3073{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3073{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3073{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s5_3073{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3073{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3073{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3073" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3073Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3073" style="-webkit-user-select: none;"><object width="935" height="1210" data="3073/3073.svg" type="image/svg+xml" id="pdf3073" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3073" class="t s1_3073">Vol. 3A </span><span id="t2_3073" class="t s1_3073">2-17 </span>
<span id="t3_3073" class="t s2_3073">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_3073" class="t s3_3073">Table 14-1). If an IA-32 or Intel 64 processor incorporates the SSE/SSE2/SSE3/SSSE3/SSE4 extensions, </span>
<span id="t5_3073" class="t s3_3073">the EM flag must be set to 0 to enable execution of these extensions. SSE/SSE2/SSE3/SSSE3/SSE4 </span>
<span id="t6_3073" class="t s3_3073">instructions not affected by the EM flag include: PAUSE, PREFETCH</span><span id="t7_3073" class="t s4_3073">h</span><span id="t8_3073" class="t s3_3073">, SFENCE, LFENCE, MFENCE, MOVNTI, </span>
<span id="t9_3073" class="t s3_3073">CLFLUSH, CRC32, and POPCNT. </span>
<span id="ta_3073" class="t s3_3073">CR0.MP </span>
<span id="tb_3073" class="t s5_3073">Monitor Coprocessor (bit 1 of CR0) </span><span id="tc_3073" class="t s3_3073">— Controls the interaction of the WAIT (or FWAIT) instruction with </span>
<span id="td_3073" class="t s3_3073">the TS flag (bit 3 of CR0). If the MP flag is set, a WAIT instruction generates a device-not-available exception </span>
<span id="te_3073" class="t s3_3073">(#NM) if the TS flag is also set. If the MP flag is clear, the WAIT instruction ignores the setting of the TS flag. </span>
<span id="tf_3073" class="t s3_3073">Table 10-3 shows the recommended setting of this flag, depending on the IA-32 processor and x87 FPU or </span>
<span id="tg_3073" class="t s3_3073">math coprocessor present in the system. Table 2-2 shows the interaction of the MP, EM, and TS flags. </span>
<span id="th_3073" class="t s3_3073">CR0.PE </span>
<span id="ti_3073" class="t s5_3073">Protection Enable (bit 0 of CR0) </span><span id="tj_3073" class="t s3_3073">— Enables protected mode when set; enables real-address mode when </span>
<span id="tk_3073" class="t s3_3073">clear. This flag does not enable paging directly. It only enables segment-level protection. To enable paging, </span>
<span id="tl_3073" class="t s3_3073">both the PE and PG flags must be set. </span>
<span id="tm_3073" class="t s3_3073">See also: Section 10.9, “Mode Switching.” </span>
<span id="tn_3073" class="t s3_3073">CR3.PCD </span>
<span id="to_3073" class="t s5_3073">Page-level Cache Disable (bit 4 of CR3) </span><span id="tp_3073" class="t s3_3073">— Controls the memory type used to access the first paging </span>
<span id="tq_3073" class="t s3_3073">structure of the current paging-structure hierarchy. See Section 4.9, “Paging and Memory Typing.” This bit </span>
<span id="tr_3073" class="t s3_3073">is not used if paging is disabled, with PAE paging, or with 4-level paging </span>
<span id="ts_3073" class="t s6_3073">2 </span>
<span id="tt_3073" class="t s3_3073">or 5-level paging if CR4.PCIDE=1. </span>
<span id="tu_3073" class="t s3_3073">CR3.PWT </span>
<span id="tv_3073" class="t s5_3073">Page-level Write-Through (bit 3 of CR3) </span><span id="tw_3073" class="t s3_3073">— Controls the memory type used to access the first paging </span>
<span id="tx_3073" class="t s3_3073">structure of the current paging-structure hierarchy. See Section 4.9, “Paging and Memory Typing.” This bit </span>
<span id="ty_3073" class="t s3_3073">is not used if paging is disabled, with PAE paging, or with 4-level paging or 5-level paging if CR4.PCIDE=1. </span>
<span id="tz_3073" class="t s3_3073">CR4.VME </span>
<span id="t10_3073" class="t s5_3073">Virtual-8086 Mode Extensions (bit 0 of CR4) </span><span id="t11_3073" class="t s3_3073">— Enables interrupt- and exception-handling extensions </span>
<span id="t12_3073" class="t s3_3073">in virtual-8086 mode when set; disables the extensions when clear. Use of the virtual mode extensions can </span>
<span id="t13_3073" class="t s3_3073">improve the performance of virtual-8086 applications by eliminating the overhead of calling the virtual- </span>
<span id="t14_3073" class="t s3_3073">8086 monitor to handle interrupts and exceptions that occur while executing an 8086 program and, </span>
<span id="t15_3073" class="t s3_3073">instead, redirecting the interrupts and exceptions back to the 8086 program’s handlers. It also provides </span>
<span id="t16_3073" class="t s3_3073">hardware support for a virtual interrupt flag (VIF) to improve reliability of running 8086 programs in multi- </span>
<span id="t17_3073" class="t s3_3073">tasking and multiple-processor environments. </span>
<span id="t18_3073" class="t s3_3073">See also: Section 21.3, “Interrupt and Exception Handling in Virtual-8086 Mode.” </span>
<span id="t19_3073" class="t s3_3073">CR4.PVI </span>
<span id="t1a_3073" class="t s5_3073">Protected-Mode Virtual Interrupts (bit 1 of CR4) </span><span id="t1b_3073" class="t s3_3073">— Enables hardware support for a virtual interrupt </span>
<span id="t1c_3073" class="t s3_3073">flag (VIF) in protected mode when set; disables the VIF flag in protected mode when clear. </span>
<span id="t1d_3073" class="t s3_3073">See also: Section 21.4, “Protected-Mode Virtual Interrupts.” </span>
<span id="t1e_3073" class="t s3_3073">CR4.TSD </span>
<span id="t1f_3073" class="t s5_3073">Time Stamp Disable (bit 2 of CR4) </span><span id="t1g_3073" class="t s3_3073">— Restricts the execution of the RDTSC instruction to procedures </span>
<span id="t1h_3073" class="t s3_3073">running at privilege level 0 when set; allows RDTSC instruction to be executed at any privilege level when </span>
<span id="t1i_3073" class="t s3_3073">clear. This bit also applies to the RDTSCP instruction if supported (if CPUID.80000001H:EDX[27] = 1). </span>
<span id="t1j_3073" class="t s3_3073">CR4.DE </span>
<span id="t1k_3073" class="t s5_3073">Debugging Extensions (bit 3 of CR4) </span><span id="t1l_3073" class="t s3_3073">— References to debug registers DR4 and DR5 cause an unde- </span>
<span id="t1m_3073" class="t s3_3073">fined opcode (#UD) exception to be generated when set; when clear, processor aliases references to regis- </span>
<span id="t1n_3073" class="t s3_3073">ters DR4 and DR5 for compatibility with software written to run on earlier IA-32 processors. </span>
<span id="t1o_3073" class="t s3_3073">See also: Section 18.2.2, “Debug Registers DR4 and DR5.” </span>
<span id="t1p_3073" class="t s3_3073">CR4.PSE </span>
<span id="t1q_3073" class="t s5_3073">Page Size Extensions (bit 4 of CR4) </span><span id="t1r_3073" class="t s3_3073">— Enables 4-MByte pages with 32-bit paging when set; restricts </span>
<span id="t1s_3073" class="t s3_3073">32-bit paging to pages of 4 KBytes when clear. </span>
<span id="t1t_3073" class="t s3_3073">See also: Section 4.3, “32-Bit Paging.” </span>
<span id="t1u_3073" class="t s7_3073">2. </span><span id="t1v_3073" class="t s7_3073">Earlier versions of this manual used the term “IA-32e paging” to identify 4-level paging. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
