/**
 * @file w5100_driver.c
 * @brief WIZnet W5100 Ethernet controller
 *
 * @section License
 *
 * Copyright (C) 2010-2024 Oryx Embedded SARL. All rights reserved.
 *
 * This file is part of CycloneTCP Eval.
 *
 * This software is provided in source form for a short-term evaluation only. The
 * evaluation license expires 90 days after the date you first download the software.
 *
 * If you plan to use this software in a commercial product, you are required to
 * purchase a commercial license from Oryx Embedded SARL.
 *
 * After the 90-day evaluation period, you agree to either purchase a commercial
 * license or delete all copies of this software. If you wish to extend the
 * evaluation period, you must contact sales@oryx-embedded.com.
 *
 * This evaluation software is provided "as is" without warranty of any kind.
 * Technical support is available as an option during the evaluation period.
 *
 * @author Oryx Embedded SARL (www.oryx-embedded.com)
 * @version 2.4.2
 **/

//Switch to the appropriate trace level
#define TRACE_LEVEL NIC_TRACE_LEVEL

//Dependencies
#include "core/net.h"
#include "drivers/eth/w5100_driver.h"
#include "debug.h"


/**
 * @brief W5100 driver
 **/

const NicDriver w5100Driver =
{
   NIC_TYPE_ETHERNET,
   ETH_MTU,
   w5100Init,
   w5100Tick,
   w5100EnableIrq,
   w5100DisableIrq,
   w5100EventHandler,
   w5100SendPacket,
   w5100UpdateMacAddrFilter,
   NULL,
   NULL,
   NULL,
   TRUE,
   TRUE,
   TRUE,
   TRUE
};


/**
 * @brief W5100 controller initialization
 * @param[in] interface Underlying network interface
 * @return Error code
 **/

error_t w5100Init(NetInterface *interface)
{
   uint8_t value;

   //Debug message
   TRACE_INFO("Initializing W5100 Ethernet controller...\r\n");

   //Initialize SPI interface
   interface->spiDriver->init();

   //Initialize external interrupt line driver
   if(interface->extIntDriver != NULL)
   {
      interface->extIntDriver->init();
   }

   //Perform software reset
   w5100WriteReg8(interface, W5100_MR, W5100_MR_RST);

   //Wait for reset completion
   do
   {
      //Read mode register
      value = w5100ReadReg8(interface, W5100_MR);

      //The RST bit is automatically cleared after reset completion
   } while((value & W5100_MR_RST) != 0);

   //Set the MAC address of the station
   w5100WriteReg8(interface, W5100_SHAR0, interface->macAddr.b[0]);
   w5100WriteReg8(interface, W5100_SHAR1, interface->macAddr.b[1]);
   w5100WriteReg8(interface, W5100_SHAR2, interface->macAddr.b[2]);
   w5100WriteReg8(interface, W5100_SHAR3, interface->macAddr.b[3]);
   w5100WriteReg8(interface, W5100_SHAR4, interface->macAddr.b[4]);
   w5100WriteReg8(interface, W5100_SHAR5, interface->macAddr.b[5]);

   //Set TX buffer size
   w5100WriteReg8(interface, W5100_TMSR,
      W5100_TMSR_SOCKET0_8KB | W5100_TMSR_SOCKET1_1KB |
      W5100_TMSR_SOCKET2_1KB | W5100_TMSR_SOCKET3_1KB);

   //Set RX buffer size
   w5100WriteReg8(interface, W5100_RMSR,
      W5100_RMSR_SOCKET0_8KB | W5100_RMSR_SOCKET1_1KB |
      W5100_RMSR_SOCKET2_1KB | W5100_RMSR_SOCKET3_1KB);

   //Configure socket 0 in MACRAW mode
   w5100WriteReg8(interface, W5100_S0_MR, W5100_Sn_MR_PROTOCOL_MACRAW);

   //Open socket 0
   w5100WriteReg8(interface, W5100_S0_CR, W5100_Sn_CR_OPEN);

   //Wait for command completion
   do
   {
      //Read status register
      value = w5100ReadReg8(interface, W5100_S0_SR);

      //Check the status of the socket
   } while(value != W5100_Sn_SR_SOCK_MACRAW);

   //Enable socket 0 interrupts
   w5100WriteReg8(interface, W5100_IMR, W5100_IMR_IM_IR0);

   //Perform custom configuration
   w5100InitHook(interface);

   //Dump registers for debugging purpose
   w5100DumpReg(interface);

   //Accept any packets from the upper layer
   osSetEvent(&interface->nicTxEvent);

   //Force the TCP/IP stack to poll the link state at startup
   interface->nicEvent = TRUE;
   //Notify the TCP/IP stack of the event
   osSetEvent(&netEvent);

   //Successful initialization
   return NO_ERROR;
}


/**
 * @brief W5100 custom configuration
 * @param[in] interface Underlying network interface
 **/

__weak_func void w5100InitHook(NetInterface *interface)
{
}


/**
 * @brief W5100 timer handler
 * @param[in] interface Underlying network interface
 **/

__weak_func void w5100Tick(NetInterface *interface)
{
   //Check link state
   if(!interface->linkState)
   {
      //Link is always up
      interface->linkState = TRUE;
      //Process link state change event
      nicNotifyLinkChange(interface);
   }
}


/**
 * @brief Enable interrupts
 * @param[in] interface Underlying network interface
 **/

void w5100EnableIrq(NetInterface *interface)
{
   //Enable interrupts
   if(interface->extIntDriver != NULL)
   {
      interface->extIntDriver->enableIrq();
   }
}


/**
 * @brief Disable interrupts
 * @param[in] interface Underlying network interface
 **/

void w5100DisableIrq(NetInterface *interface)
{
   //Disable interrupts
   if(interface->extIntDriver != NULL)
   {
      interface->extIntDriver->disableIrq();
   }
}


/**
 * @brief W5100 interrupt service routine
 * @param[in] interface Underlying network interface
 * @return TRUE if a higher priority task must be woken. Else FALSE is returned
 **/

bool_t w5100IrqHandler(NetInterface *interface)
{
   bool_t flag;
   uint16_t n;
   uint8_t isr;

   //This flag will be set if a higher priority task must be woken
   flag = FALSE;

   //Read socket interrupt register
   isr = w5100ReadReg8(interface, W5100_IR);
   //Disable interrupts to release the interrupt line
   w5100WriteReg8(interface, W5100_IMR, 0);

   //Socket 0 interrupt?
   if((isr & W5100_IR_S0_INT) != 0)
   {
      //Read socket 0 interrupt register
      isr = w5100ReadReg8(interface, W5100_S0_IR);

      //Packet transmission complete?
      if((isr & W5100_Sn_IR_SEND_OK) != 0)
      {
         //Get the amount of free memory available in the TX buffer
         n = w5100ReadReg16(interface, W5100_S0_TX_FSR0);

         //Check whether the TX buffer is available for writing
         if(n >= ETH_MAX_FRAME_SIZE)
         {
            //The transmitter can accept another packet
            osSetEvent(&interface->nicTxEvent);
         }
      }

      //Packet received?
      if((isr & W5100_Sn_IR_RECV) != 0)
      {
         //Set event flag
         interface->nicEvent = TRUE;
         //Notify the TCP/IP stack of the event
         flag |= osSetEventFromIsr(&netEvent);
      }

      //Clear interrupt flags
      w5100WriteReg8(interface, W5100_S0_IR, isr &
         (W5100_Sn_IR_SEND_OK | W5100_Sn_IR_RECV));
   }

   //Re-enable interrupts once the interrupt has been serviced
   w5100WriteReg8(interface, W5100_IMR, W5100_IMR_IM_IR0);

   //A higher priority task must be woken?
   return flag;
}


/**
 * @brief W5100 event handler
 * @param[in] interface Underlying network interface
 **/

void w5100EventHandler(NetInterface *interface)
{
   error_t error;

   //Process all pending packets
   do
   {
      //Read incoming packet
      error = w5100ReceivePacket(interface);

      //No more data in the receive buffer?
   } while(error != ERROR_BUFFER_EMPTY);
}


/**
 * @brief Send a packet
 * @param[in] interface Underlying network interface
 * @param[in] buffer Multi-part buffer containing the data to send
 * @param[in] offset Offset to the first data byte
 * @param[in] ancillary Additional options passed to the stack along with
 *   the packet
 * @return Error code
 **/

error_t w5100SendPacket(NetInterface *interface,
   const NetBuffer *buffer, size_t offset, NetTxAncillary *ancillary)
{
   static uint8_t temp[W5100_ETH_TX_BUFFER_SIZE];
   uint16_t n;
   size_t length;

   //Retrieve the length of the packet
   length = netBufferGetLength(buffer) - offset;

   //Check the frame length
   if(length > ETH_MAX_FRAME_SIZE)
   {
      //The transmitter can accept another packet
      osSetEvent(&interface->nicTxEvent);
      //Report an error
      return ERROR_INVALID_LENGTH;
   }

   //Get the amount of free memory available in the TX buffer
   n = w5100ReadReg16(interface, W5100_S0_TX_FSR0);

   //Make sure the TX buffer is available for writing
   if(n < length)
      return ERROR_FAILURE;

   //Copy user data
   netBufferRead(temp, buffer, offset, length);

   //Write packet data
   w5100WriteData(interface, temp, length);

   //Get the amount of free memory available in the TX buffer
   n = w5100ReadReg16(interface, W5100_S0_TX_FSR0);

   //Check whether the TX buffer is available for writing
   if(n >= ETH_MAX_FRAME_SIZE)
   {
      //The transmitter can accept another packet
      osSetEvent(&interface->nicTxEvent);
   }

   //Successful processing
   return NO_ERROR;
}


/**
 * @brief Receive a packet
 * @param[in] interface Underlying network interface
 * @return Error code
 **/

error_t w5100ReceivePacket(NetInterface *interface)
{
   static uint8_t temp[W5100_ETH_RX_BUFFER_SIZE];
   error_t error;
   size_t length;

   //Get the amount of data in the RX buffer
   length = w5100ReadReg16(interface, W5100_S0_RX_RSR0);

   //Any packet pending in the receive buffer?
   if(length > 0)
   {
      //Read packet header
      w5100ReadData(interface, temp, 2);

      //Retrieve the length of the received packet
      length = LOAD16BE(temp);

      //Ensure the packet size is acceptable
      if(length >= 2 && length <= (ETH_MAX_FRAME_SIZE + 2))
      {
         //Read packet data
         w5100ReadData(interface, temp, length - 2);
         //Successful processing
         error = NO_ERROR;
      }
      else
      {
         //The packet length is not valid
         error = ERROR_INVALID_LENGTH;
      }
   }
   else
   {
      //No more data in the receive buffer
      error = ERROR_BUFFER_EMPTY;
   }

   //Check whether a valid packet has been received
   if(!error)
   {
      NetRxAncillary ancillary;

      //Additional options can be passed to the stack along with the packet
      ancillary = NET_DEFAULT_RX_ANCILLARY;

      //Pass the packet to the upper layer
      nicProcessPacket(interface, temp, length, &ancillary);
   }

   //Return status code
   return error;
}


/**
 * @brief Configure MAC address filtering
 * @param[in] interface Underlying network interface
 * @return Error code
 **/

error_t w5100UpdateMacAddrFilter(NetInterface *interface)
{
   //Not implemented
   return NO_ERROR;
}


/**
 * @brief Write 8-bit register
 * @param[in] interface Underlying network interface
 * @param[in] address Register address
 * @param[in] data Register value
 **/

void w5100WriteReg8(NetInterface *interface, uint16_t address, uint8_t data)
{
   //Pull the CS pin low
   interface->spiDriver->assertCs();

   //Control phase
   interface->spiDriver->transfer(W5100_CTRL_WRITE);

   //Address phase
   interface->spiDriver->transfer(MSB(address));
   interface->spiDriver->transfer(LSB(address));

   //Data phase
   interface->spiDriver->transfer(data);

   //Terminate the operation by raising the CS pin
   interface->spiDriver->deassertCs();
}


/**
 * @brief Read 8-bit register
 * @param[in] interface Underlying network interface
 * @param[in] address Register address
 * @return Register value
 **/

uint8_t w5100ReadReg8(NetInterface *interface, uint16_t address)
{
   uint8_t data;

   //Pull the CS pin low
   interface->spiDriver->assertCs();

   //Control phase
   interface->spiDriver->transfer(W5100_CTRL_READ);

   //Address phase
   interface->spiDriver->transfer(MSB(address));
   interface->spiDriver->transfer(LSB(address));

   //Data phase
   data = interface->spiDriver->transfer(0x00);

   //Terminate the operation by raising the CS pin
   interface->spiDriver->deassertCs();

   //Return register value
   return data;
}


/**
 * @brief Write 16-bit register
 * @param[in] interface Underlying network interface
 * @param[in] address Register address
 * @param[in] data Register value
 **/

void w5100WriteReg16(NetInterface *interface, uint16_t address, uint16_t data)
{
   //Write upper byte
   w5100WriteReg8(interface, address, MSB(data));
   //Write lower byte
   w5100WriteReg8(interface, address + 1, LSB(data));
}


/**
 * @brief Read 16-bit register
 * @param[in] interface Underlying network interface
 * @param[in] address Register address
 * @return Register value
 **/

uint16_t w5100ReadReg16(NetInterface *interface, uint16_t address)
{
   uint16_t data;
   uint16_t data2;

   //It is recommended to read all 16-bit registers twice or more until
   //getting the same value
   do
   {
      //Read upper byte
      data = w5100ReadReg8(interface, address) << 8;
      //Read lower byte
      data |= w5100ReadReg8(interface, address + 1);

      //Read upper byte
      data2 = w5100ReadReg8(interface, address) << 8;
      //Read lower byte
      data2 |= w5100ReadReg8(interface, address + 1);

      //Compare 16-bit values
   } while(data != data2);

   //Return register value
   return data;
}


/**
 * @brief Write data
 * @param[in] interface Underlying network interface
 * @param[in] data Pointer to the data being written
 * @param[in] length Number of data to write
 **/

void w5100WriteData(NetInterface *interface, const uint8_t *data,
   size_t length)
{
   size_t p;
   size_t size;
   size_t offset;
   uint8_t value;

   //Read TX memory size register
   value = w5100ReadReg8(interface, W5100_TMSR);

   //Get TX buffer size
   switch(value & W5100_TMSR_SOCKET0)
   {
   case W5100_TMSR_SOCKET0_1KB:
      size = 1024;
      break;
   case W5100_TMSR_SOCKET0_2KB:
      size = 2048;
      break;
   case W5100_TMSR_SOCKET0_4KB:
      size = 4096;
      break;
   default:
      size = 8192;
      break;
   }

   //Get TX write pointer
   p = w5100ReadReg16(interface, W5100_S0_TX_WR0);

   //Retrieve current offset
   offset = p & (size - 1);

   //Check whether the data crosses buffer boundaries
   if((offset + length) < size)
   {
      //Write data
      w5100WriteBuffer(interface, W5100_TX_BUFFER + offset, data, length);
   }
   else
   {
      //Write the first part of the data
      w5100WriteBuffer(interface, W5100_TX_BUFFER + offset, data,
         size - offset);

      //Wrap around to the beginning of the circular buffer
      w5100WriteBuffer(interface, W5100_TX_BUFFER,
         data + size - offset, offset + length - size);
   }

   //Increment TX write pointer
   w5100WriteReg16(interface, W5100_S0_TX_WR0, p + length);

   //Start packet transmission
   w5100WriteReg8(interface, W5100_S0_CR, W5100_Sn_CR_SEND);
}


/**
 * @brief Read data
 * @param[in] interface Underlying network interface
 * @param[out] data Buffer where to store the incoming data
 * @param[in] length Number of data to read
 **/

void w5100ReadData(NetInterface *interface, uint8_t *data, size_t length)
{
   size_t p;
   size_t size;
   size_t offset;
   uint8_t value;

   //Read RX memory size register
   value = w5100ReadReg8(interface, W5100_RMSR);

   //Get RX buffer size
   switch(value & W5100_RMSR_SOCKET0)
   {
   case W5100_RMSR_SOCKET0_1KB:
      size = 1024;
      break;
   case W5100_RMSR_SOCKET0_2KB:
      size = 2048;
      break;
   case W5100_RMSR_SOCKET0_4KB:
      size = 4096;
      break;
   default:
      size = 8192;
      break;
   }

   //Get RX read pointer
   p = w5100ReadReg16(interface, W5100_S0_RX_RD0);

   //Retrieve current offset
   offset = p & (size - 1);

   //Check whether the data crosses buffer boundaries
   if((offset + length) < size)
   {
      //Read data
      w5100ReadBuffer(interface, W5100_RX_BUFFER + offset, data, length);
   }
   else
   {
      //Read the first part of the data
      w5100ReadBuffer(interface, W5100_RX_BUFFER + offset, data,
         size - offset);

      //Wrap around to the beginning of the circular buffer
      w5100ReadBuffer(interface, W5100_RX_BUFFER,
         data + size - offset, offset + length - size);
   }

   //Increment RX read pointer
   w5100WriteReg16(interface, W5100_S0_RX_RD0, p + length);

   //Complete the processing of the receive data
   w5100WriteReg8(interface, W5100_S0_CR, W5100_Sn_CR_RECV);
}


/**
 * @brief Write TX buffer
 * @param[in] interface Underlying network interface
 * @param[in] address Buffer address
 * @param[in] data Pointer to the data being written
 * @param[in] length Number of data to write
 **/

void w5100WriteBuffer(NetInterface *interface, uint16_t address,
   const uint8_t *data, size_t length)
{
   size_t i;

   //W5100 operates in unit of 32-bit stream
   for(i = 0; i < length; i++)
   {
      //The unit of 32-bit stream is composed of a 1-byte opcode field,
      //a 2-byte address field and a 1-byte data field
      w5100WriteReg8(interface, address + i, data[i]);
   }
}


/**
 * @brief Read RX buffer
 * @param[in] interface Underlying network interface
 * @param[in] address Buffer address
 * @param[out] data Buffer where to store the incoming data
 * @param[in] length Number of data to read
 **/

void w5100ReadBuffer(NetInterface *interface, uint16_t address, uint8_t *data,
   size_t length)
{
   size_t i;

   //W5100 operates in unit of 32-bit stream
   for(i = 0; i < length; i++)
   {
      //The unit of 32-bit stream is composed of a 1-byte opcode field,
      //a 2-byte address field and a 1-byte data field
      data[i] = w5100ReadReg8(interface, address + i);
   }
}


/**
 * @brief Dump registers for debugging purpose
 * @param[in] interface Underlying network interface
 **/

void w5100DumpReg(NetInterface *interface)
{
   uint16_t i;

   //Loop through registers
   for(i = 0; i < 64; i++)
   {
      //Display current host MAC register
      TRACE_DEBUG("%02" PRIX16 ": 0x%02" PRIX8 "\r\n", i,
         w5100ReadReg8(interface, i));
   }

   //Terminate with a line feed
   TRACE_DEBUG("\r\n");
}
