#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\software\pango2022.1\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: DESKTOP-NTRMANG
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Jan  8 17:18:35 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/AD_DA_50H/AD9708_square_wave/AD9708_wave.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL50G-6FBG484 of IP 'D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.idf' is not the same as the current project.
W: Flow-4058: The device information PGL50G-6FBG484 of IP 'D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rom_square_wave.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/AD_DA_50H/AD9708_square_wave} D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v
I: Verilog-0001: Analyzing file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v
I: Verilog-0002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v(line number: 1)] Analyzing module square_wave (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/AD_DA_50H/AD9708_square_wave} D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v successfully.
Executing : .rtl_analyze -include_path {D:/admin/desktop/AD_DA_50H/AD9708_square_wave} D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v
I: Verilog-0001: Analyzing file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v
I: Verilog-0002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 20)] Analyzing module ad_clock_125m (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/admin/desktop/AD_DA_50H/AD9708_square_wave} D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v successfully.
Executing : .rtl_analyze -include_path {D:/admin/desktop/AD_DA_50H/AD9708_square_wave} D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v
I: Verilog-0001: Analyzing file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v
I: Verilog-0002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v(line number: 20)] Analyzing module ipml_rom_v1_5_rom_square_wave (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/admin/desktop/AD_DA_50H/AD9708_square_wave} D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v successfully.
Executing : .rtl_analyze -include_path {D:/admin/desktop/AD_DA_50H/AD9708_square_wave} D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v
I: Verilog-0001: Analyzing file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v
I: Verilog-0002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 19)] Analyzing module ipml_spram_v1_5_rom_square_wave (library work)
I: Found Verilog include file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/rom_square_wave_init_param.v
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 142)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 146)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 150)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 151)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 154)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 155)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 158)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 159)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 162)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 163)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 166)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 167)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 170)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 171)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 174)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 175)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 178)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 179)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 182)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 183)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 186)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 187)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 195)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 199)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 200)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 203)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 204)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 208)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 209)] Ignore 'system task' $finish
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 216)] Ignore 'system task' $display
W: Verilog-2008: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 217)] Ignore 'system task' $finish
W: Verilog-2010: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 140)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/admin/desktop/AD_DA_50H/AD9708_square_wave} D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v successfully.
Executing : .rtl_analyze -include_path {D:/admin/desktop/AD_DA_50H/AD9708_square_wave} D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rom_square_wave.v
I: Verilog-0001: Analyzing file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rom_square_wave.v
I: Verilog-0002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rom_square_wave.v(line number: 18)] Analyzing module rom_square_wave (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/admin/desktop/AD_DA_50H/AD9708_square_wave} D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rom_square_wave.v successfully.
I: Module "square_wave" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.097s wall, 0.016s user + 0.016s system = 0.031s CPU (2.8%)

Start rtl-elaborate.
I: Verilog-0003: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v(line number: 1)] Elaborating module square_wave
I: Verilog-0004: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v(line number: 29)] Elaborating instance u_pll
I: Verilog-0003: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 20)] Elaborating module ad_clock_125m
I: Verilog-0004: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 117)] Net clkfb in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 120)] Net pfden in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 121)] Net clkout0_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 122)] Net clkout0_2pad_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 123)] Net clkout1_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 124)] Net clkout2_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 125)] Net clkout3_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 126)] Net clkout4_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 127)] Net clkout5_gate in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 128)] Net dyn_idiv in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 129)] Net dyn_odiv0 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 130)] Net dyn_odiv1 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 131)] Net dyn_odiv2 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 132)] Net dyn_odiv3 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 133)] Net dyn_odiv4 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 134)] Net dyn_fdiv in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 135)] Net dyn_duty0 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 136)] Net dyn_duty1 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 137)] Net dyn_duty2 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 138)] Net dyn_duty3 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/ad_clock_125m/ad_clock_125m.v(line number: 139)] Net dyn_duty4 in ad_clock_125m(original module ad_clock_125m) does not have a driver, tie it to 0
I: Verilog-0004: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/square_wave.v(line number: 35)] Elaborating instance u_rom
I: Verilog-0003: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rom_square_wave.v(line number: 18)] Elaborating module rom_square_wave
I: Verilog-0004: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rom_square_wave.v(line number: 104)] Elaborating instance U_ipml_rom_rom_square_wave
I: Verilog-0003: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v(line number: 20)] Elaborating module ipml_rom_v1_5_rom_square_wave
I: Module instance {square_wave.u_rom.U_ipml_rom_rom_square_wave} parameter value:
    c_SIM_DEVICE = LOGOS
    c_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
I: Verilog-0004: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v(line number: 71)] Elaborating instance U_ipml_spram_rom_square_wave
I: Verilog-0003: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 19)] Elaborating module ipml_spram_v1_5_rom_square_wave
I: Module instance {square_wave.u_rom.U_ipml_rom_rom_square_wave.U_ipml_spram_rom_square_wave} parameter value:
    c_SIM_DEVICE = LOGOS
    c_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = ROM
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2039: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 256)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 258)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 267)] Case condition never applies
W: Verilog-2038: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 271)] Case condition never applies
W: Verilog-2038: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 275)] Case condition never applies
I: Verilog-0004: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 547)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[8] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[9] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[10] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[11] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[12] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[13] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[14] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[15] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[16] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 428)] Net DA_bus[17] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[8] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[9] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[10] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[11] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[12] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[13] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[14] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[15] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[16] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2020: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_spram_v1_5_rom_square_wave.v(line number: 429)] Net DB_bus[17] in ipml_spram_v1_5_rom_square_wave(original module ipml_spram_v1_5_rom_square_wave) does not have a driver, tie it to 0
W: Verilog-2023: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v(line number: 71)] Give initial value 0 for the no drive pin wr_data in module instance square_wave.u_rom.U_ipml_rom_rom_square_wave.U_ipml_spram_rom_square_wave
W: Verilog-2023: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/ipcore/rom_square_wave/rtl/ipml_rom_v1_5_rom_square_wave.v(line number: 71)] Give initial value 0 for the no drive pin wr_byte_en in module instance square_wave.u_rom.U_ipml_rom_rom_square_wave.U_ipml_spram_rom_square_wave
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.014s wall, 0.000s user + 0.016s system = 0.016s CPU (113.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N82 (bmsREDAND).
I: Constant propagation done on N79 (bmsWIDEINV).
I: Constant propagation done on N57 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Mon Jan  8 17:18:37 2024
Action compile: Peak memory pool usage is 144 MB
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/AD_DA_50H/AD9708_square_wave/AD9708_wave.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/ad_9708_wave.fdc(line number: 2)] | Port da_data[7] has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/source/ad_9708_wave.fdc(line number: 9)] | Port da_data[6] has been placed at location Y13, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:clk_50M' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk_50M
Executing : get_ports clk_50M successfully.
Executing : create_clock -name square_wave|clk_50M [get_ports clk_50M] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name square_wave|clk_50M [get_ports clk_50M] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group square_wave|clk_50M
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group square_wave|clk_50M successfully.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (355.5%)

Start mod-gen.
I: Constant propagation done on N3_eq0 (bmsREDXOR).
I: Constant propagation done on N3_mux0 (bmsWIDEMUX).
I: Constant propagation done on N3_eq1 (bmsREDXOR).
I: Constant propagation done on N3_eq2 (bmsREDXOR).
I: Constant propagation done on N3_mux2 (bmsWIDEMUX).
I: Constant propagation done on N3_eq3 (bmsREDXOR).
I: Constant propagation done on N3_eq4 (bmsREDXOR).
I: Constant propagation done on N3_mux4 (bmsWIDEMUX).
I: Constant propagation done on N3_eq5 (bmsREDXOR).
I: Constant propagation done on N3_eq6 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    10 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      1 use
GTP_LUT4                      3 uses
GTP_LUT5CARRY                 9 uses
GTP_PLL_E3                    1 use

I/O ports: 10
GTP_INBUF                   1 use
GTP_OUTBUF                  9 uses

Mapping Summary:
Total LUTs: 13 of 42800 (0.03%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 13
Total Registers: 10 of 64200 (0.02%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 134 (0.37%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 10 of 296 (3.38%)


Overview of Control Sets:

Number of unique control sets : 1

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 10
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                10
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'square_wave' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to square_wave_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock square_wave|clk_50M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'da_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[7]' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Jan  8 17:18:40 2024
Action synthesize: Peak memory pool usage is 255 MB
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/AD_DA_50H/AD9708_square_wave/AD9708_wave.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Flattening design 'square_wave'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_da_clk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin I(instance N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N7_0_1/gateop, insts:9.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 10       | 64200         | 1                  
| LUT                   | 13       | 42800         | 1                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 10       | 296           | 4                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'square_wave' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/admin/desktop/AD_DA_50H/AD9708_square_wave/device_map/square_wave.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Jan  8 17:18:43 2024
Action dev_map: Peak memory pool usage is 230 MB
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/AD_DA_50H/AD9708_square_wave/AD9708_wave.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {da_clk} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_clk} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[0]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data[0]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[1]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data[1]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[2]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data[2]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[4]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data[4]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[6]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/device_map/square_wave.pcf(line number: 10)] | Port da_data[6] has been placed at location Y13, whose type is share pin.
Executing : def_port {da_data[6]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/AD_DA_50H/AD9708_square_wave/device_map/square_wave.pcf(line number: 11)] | Port da_data[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {da_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 262.
1st GP placement takes 2.25 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Clock placement takes 0.11 sec.

Pre global placement takes 3.66 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_50M_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst da_clk_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst da_data_obuf[0]/opit_1 on IOL_151_6.
Placed fixed group with base inst da_data_obuf[1]/opit_1 on IOL_151_5.
Placed fixed group with base inst da_data_obuf[2]/opit_1 on IOL_135_6.
Placed fixed group with base inst da_data_obuf[3]/opit_1 on IOL_135_5.
Placed fixed group with base inst da_data_obuf[4]/opit_1 on IOL_159_6.
Placed fixed group with base inst da_data_obuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst da_data_obuf[6]/opit_1 on IOL_167_6.
Placed fixed group with base inst da_data_obuf[7]/opit_1 on IOL_167_5.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_328_184.
Placed fixed instance BKCL_auto_1 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 498358.
	1 iterations finished.
	Final slack 498358.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 1.98 sec.

Wirelength after global placement is 277.
Global placement takes 2.00 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 386.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 498358.
	1 iterations finished.
	Final slack 498358.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 1.88 sec.

Wirelength after post global placement is 308.
Post global placement takes 1.88 sec.

Phase 4 Legalization started.
The average distance in LP is 4.900000.
Wirelength after legalization is 331.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 499010.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 331.
Phase 5.2 DP placement started.
Legalized cost 499010.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 331.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 499010, TNS after placement is 0.
Placement done.
Total placement takes 7.55 sec.
Finished placement. (CPU time elapsed 0h:00m:07s)

Routing started.
Building routing graph takes 1.08 sec.
Worst slack is 499010, TNS before global route is 0.
Processing design graph takes 0.23 sec.
Total memory for routing:
	115.221292 M.
Total nets for routing : 64.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 64 subnets.
    forward max bucket size 1025 , backward 10.
        Unrouted nets 21 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 10.
        Unrouted nets 11 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 10.
        Unrouted nets 6 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 7.
        Unrouted nets 2 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 2.
        Unrouted nets 0 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
Detailed routing takes 4 iterations
Detailed routing takes 0.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.03 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 431.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.70 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 4        | 6450          | 1                  
|   FF                     | 10       | 38700         | 1                  
|   LUT                    | 13       | 25800         | 1                  
|   LUT-FF pairs           | 2        | 25800         | 1                  
| Use of CLMS              | 0        | 4250          | 0                  
|   FF                     | 0        | 25500         | 0                  
|   LUT                    | 0        | 17000         | 0                  
|   LUT-FF pairs           | 0        | 17000         | 0                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 12       | 6672          | 1                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 10       | 296           | 4                  
|   IOBD                   | 5        | 64            | 8                  
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 1        | 161           | 1                  
|   IOBS_TB                | 3        | 56            | 6                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 10       | 400           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 30            | 7                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:01s)
Design 'square_wave' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:12s)
Action pnr: Real time elapsed is 0h:0m:15s
Action pnr: CPU time elapsed is 0h:0m:13s
Action pnr: Process CPU time elapsed is 0h:0m:13s
Current time: Mon Jan  8 17:18:57 2024
Action pnr: Peak memory pool usage is 743 MB
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/AD_DA_50H/AD9708_square_wave/AD9708_wave.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock square_wave|clk_50M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'da_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'da_data[7]' is not constrained, it is treated as combinational output.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Jan  8 17:19:03 2024
Action report_timing: Peak memory pool usage is 701 MB
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/AD_DA_50H/AD9708_square_wave/AD9708_wave.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.031250 sec.
Generating architecture configuration.
The bitstream file is "D:/admin/desktop/AD_DA_50H/AD9708_square_wave/generate_bitstream/square_wave.sbit"
Generate programming file takes 3.000000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:7s
Action gen_bit_stream: CPU time elapsed is 0h:0m:5s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Jan  8 17:19:09 2024
Action gen_bit_stream: Peak memory pool usage is 602 MB
