{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363173951819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363173951819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 16:55:51 2013 " "Processing started: Wed Mar 13 16:55:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363173951819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363173951819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off addersubtractor2 -c addersubtractor2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off addersubtractor2 -c addersubtractor2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363173951819 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1363173952189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jashwanth/desktop/4th sem/altera/de1_cd/de1_tutorials/design_files/addersubtractor2.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/jashwanth/desktop/4th sem/altera/de1_cd/de1_tutorials/design_files/addersubtractor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addersubtractor2-Behavior " "Found design unit 1: addersubtractor2-Behavior" {  } { { "../de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" "" { Text "C:/Users/Jashwanth/Desktop/4th sem/altera/de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363173952859 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux2to1-Behavior " "Found design unit 2: mux2to1-Behavior" {  } { { "../de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" "" { Text "C:/Users/Jashwanth/Desktop/4th sem/altera/de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363173952859 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 megaddsub-SYN " "Found design unit 3: megaddsub-SYN" {  } { { "../de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" "" { Text "C:/Users/Jashwanth/Desktop/4th sem/altera/de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363173952859 ""} { "Info" "ISGN_ENTITY_NAME" "1 addersubtractor2 " "Found entity 1: addersubtractor2" {  } { { "../de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" "" { Text "C:/Users/Jashwanth/Desktop/4th sem/altera/de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363173952859 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2to1 " "Found entity 2: mux2to1" {  } { { "../de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" "" { Text "C:/Users/Jashwanth/Desktop/4th sem/altera/de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363173952859 ""} { "Info" "ISGN_ENTITY_NAME" "3 megaddsub " "Found entity 3: megaddsub" {  } { { "../de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" "" { Text "C:/Users/Jashwanth/Desktop/4th sem/altera/de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363173952859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363173952859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "addersubtractor2 " "Elaborating entity \"addersubtractor2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1363173952906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "megaddsub megaddsub:nbit_addsub " "Elaborating entity \"megaddsub\" for hierarchy \"megaddsub:nbit_addsub\"" {  } { { "../de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" "nbit_addsub" { Text "C:/Users/Jashwanth/Desktop/4th sem/altera/de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363173952909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub megaddsub:nbit_addsub\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"megaddsub:nbit_addsub\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" "lpm_add_sub_component" { Text "C:/Users/Jashwanth/Desktop/4th sem/altera/de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363173952953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "megaddsub:nbit_addsub\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"megaddsub:nbit_addsub\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" "" { Text "C:/Users/Jashwanth/Desktop/4th sem/altera/de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363173952955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "megaddsub:nbit_addsub\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"megaddsub:nbit_addsub\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363173952955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363173952955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363173952955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363173952955 ""}  } { { "../de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" "" { Text "C:/Users/Jashwanth/Desktop/4th sem/altera/de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363173952955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lje.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lje.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lje " "Found entity 1: add_sub_lje" {  } { { "db/add_sub_lje.tdf" "" { Text "C:/Users/Jashwanth/Desktop/4th sem/altera/addersubtractor/db/add_sub_lje.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363173953023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363173953023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lje megaddsub:nbit_addsub\|lpm_add_sub:lpm_add_sub_component\|add_sub_lje:auto_generated " "Elaborating entity \"add_sub_lje\" for hierarchy \"megaddsub:nbit_addsub\|lpm_add_sub:lpm_add_sub_component\|add_sub_lje:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363173953024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:multiplexer " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:multiplexer\"" {  } { { "../de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" "multiplexer" { Text "C:/Users/Jashwanth/Desktop/4th sem/altera/de1_cd/DE1_tutorials/design_files/addersubtractor2.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363173953028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1363173953753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1363173953753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1363173953809 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1363173953809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1363173953809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1363173953809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363173953834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 16:55:53 2013 " "Processing ended: Wed Mar 13 16:55:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363173953834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363173953834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363173953834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363173953834 ""}
