cscope 16 d:\zhx\Documents\GitHub\Bootloader               0001616999
	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Include\stm32f2xx.h

53 #i‚de‡
__STM32F2xx_H


54 
	#__STM32F2xx_H


	)

56 #ifde‡
__˝lu•lus


68 #i‡!
deföed
 (
STM32F2XX
)

69 
	#STM32F2XX


	)

76 #i‡!
deföed
 (
STM32F2XX
)

80 #i‡!
deföed
 (
USE_STDPERIPH_DRIVER
)

96 #i‡!
deföed
 (
HSE_VALUE
)

97 
	#HSE_VALUE
 ((
uöt32_t
)25000000Ë

	)

104 #i‡!
deföed
 (
HSE_STARTUP_TIMEOUT
)

105 
	#HSE_STARTUP_TIMEOUT
 ((
uöt16_t
)0x0500Ë

	)

108 #i‡!
deföed
 (
HSI_VALUE
)

109 
	#HSI_VALUE
 ((
uöt32_t
)16000000Ë

	)

115 
	#__STM32F2XX_STDPERIPH_VERSION_MAIN
 (0x01Ë

	)

116 
	#__STM32F2XX_STDPERIPH_VERSION_SUB1
 (0x01Ë

	)

117 
	#__STM32F2XX_STDPERIPH_VERSION_SUB2
 (0x03Ë

	)

118 
	#__STM32F2XX_STDPERIPH_VERSION_RC
 (0x00Ë

	)

119 
	#__STM32F2XX_STDPERIPH_VERSION
 ((
__STM32F2XX_STDPERIPH_VERSION_MAIN
 << 24)\

120 |(
__STM32F2XX_STDPERIPH_VERSION_SUB1
 << 16)\

121 |(
__STM32F2XX_STDPERIPH_VERSION_SUB2
 << 8)\

122 |(
__STM32F2XX_STDPERIPH_VERSION_RC
))

	)

135 
	#__CM3_REV
 0x0200

	)

136 
	#__MPU_PRESENT
 1

	)

137 
	#__NVIC_PRIO_BITS
 4

	)

138 
	#__Víd‹_SysTickC⁄fig
 0

	)

144 
	eIRQn


147 
N⁄MaskabÀI¡_IRQn
 = -14,

148 
Mem‹yM™agemít_IRQn
 = -12,

149 
BusFau…_IRQn
 = -11,

150 
UßgeFau…_IRQn
 = -10,

151 
SVCÆl_IRQn
 = -5,

152 
DebugM⁄ô‹_IRQn
 = -4,

153 
PídSV_IRQn
 = -2,

154 
SysTick_IRQn
 = -1,

156 
WWDG_IRQn
 = 0,

157 
PVD_IRQn
 = 1,

158 
TAMP_STAMP_IRQn
 = 2,

159 
RTC_WKUP_IRQn
 = 3,

160 
FLASH_IRQn
 = 4,

161 
RCC_IRQn
 = 5,

162 
EXTI0_IRQn
 = 6,

163 
EXTI1_IRQn
 = 7,

164 
EXTI2_IRQn
 = 8,

165 
EXTI3_IRQn
 = 9,

166 
EXTI4_IRQn
 = 10,

167 
DMA1_Såóm0_IRQn
 = 11,

168 
DMA1_Såóm1_IRQn
 = 12,

169 
DMA1_Såóm2_IRQn
 = 13,

170 
DMA1_Såóm3_IRQn
 = 14,

171 
DMA1_Såóm4_IRQn
 = 15,

172 
DMA1_Såóm5_IRQn
 = 16,

173 
DMA1_Såóm6_IRQn
 = 17,

174 
ADC_IRQn
 = 18,

175 
CAN1_TX_IRQn
 = 19,

176 
CAN1_RX0_IRQn
 = 20,

177 
CAN1_RX1_IRQn
 = 21,

178 
CAN1_SCE_IRQn
 = 22,

179 
EXTI9_5_IRQn
 = 23,

180 
TIM1_BRK_TIM9_IRQn
 = 24,

181 
TIM1_UP_TIM10_IRQn
 = 25,

182 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

183 
TIM1_CC_IRQn
 = 27,

184 
TIM2_IRQn
 = 28,

185 
TIM3_IRQn
 = 29,

186 
TIM4_IRQn
 = 30,

187 
I2C1_EV_IRQn
 = 31,

188 
I2C1_ER_IRQn
 = 32,

189 
I2C2_EV_IRQn
 = 33,

190 
I2C2_ER_IRQn
 = 34,

191 
SPI1_IRQn
 = 35,

192 
SPI2_IRQn
 = 36,

193 
USART1_IRQn
 = 37,

194 
USART2_IRQn
 = 38,

195 
USART3_IRQn
 = 39,

196 
EXTI15_10_IRQn
 = 40,

197 
RTC_Aœrm_IRQn
 = 41,

198 
OTG_FS_WKUP_IRQn
 = 42,

199 
TIM8_BRK_TIM12_IRQn
 = 43,

200 
TIM8_UP_TIM13_IRQn
 = 44,

201 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

202 
TIM8_CC_IRQn
 = 46,

203 
DMA1_Såóm7_IRQn
 = 47,

204 
FSMC_IRQn
 = 48,

205 
SDIO_IRQn
 = 49,

206 
TIM5_IRQn
 = 50,

207 
SPI3_IRQn
 = 51,

208 
UART4_IRQn
 = 52,

209 
UART5_IRQn
 = 53,

210 
TIM6_DAC_IRQn
 = 54,

211 
TIM7_IRQn
 = 55,

212 
DMA2_Såóm0_IRQn
 = 56,

213 
DMA2_Såóm1_IRQn
 = 57,

214 
DMA2_Såóm2_IRQn
 = 58,

215 
DMA2_Såóm3_IRQn
 = 59,

216 
DMA2_Såóm4_IRQn
 = 60,

217 
ETH_IRQn
 = 61,

218 
ETH_WKUP_IRQn
 = 62,

219 
CAN2_TX_IRQn
 = 63,

220 
CAN2_RX0_IRQn
 = 64,

221 
CAN2_RX1_IRQn
 = 65,

222 
CAN2_SCE_IRQn
 = 66,

223 
OTG_FS_IRQn
 = 67,

224 
DMA2_Såóm5_IRQn
 = 68,

225 
DMA2_Såóm6_IRQn
 = 69,

226 
DMA2_Såóm7_IRQn
 = 70,

227 
USART6_IRQn
 = 71,

228 
I2C3_EV_IRQn
 = 72,

229 
I2C3_ER_IRQn
 = 73,

230 
OTG_HS_EP1_OUT_IRQn
 = 74,

231 
OTG_HS_EP1_IN_IRQn
 = 75,

232 
OTG_HS_WKUP_IRQn
 = 76,

233 
OTG_HS_IRQn
 = 77,

234 
DCMI_IRQn
 = 78,

235 
CRYP_IRQn
 = 79,

236 
HASH_RNG_IRQn
 = 80

237 } 
	tIRQn_Ty≥
;

243 
	~"c‹e_cm3.h
"

244 
	~"sy°em_°m32f2xx.h
"

245 
	~<°döt.h
>

251 
öt32_t
 
	ts32
;

252 
öt16_t
 
	ts16
;

253 
öt8_t
 
	ts8
;

255 c⁄° 
	töt32_t
 
	tsc32
;

256 c⁄° 
	töt16_t
 
	tsc16
;

257 c⁄° 
	töt8_t
 
	tsc8
;

259 
__IO
 
	töt32_t
 
	tvs32
;

260 
__IO
 
	töt16_t
 
	tvs16
;

261 
__IO
 
	töt8_t
 
	tvs8
;

263 
__I
 
	töt32_t
 
	tvsc32
;

264 
__I
 
	töt16_t
 
	tvsc16
;

265 
__I
 
	töt8_t
 
	tvsc8
;

267 
uöt32_t
 
	tu32
;

268 
uöt16_t
 
	tu16
;

269 
uöt8_t
 
	tu8
;

271 c⁄° 
	tuöt32_t
 
	tuc32
;

272 c⁄° 
	tuöt16_t
 
	tuc16
;

273 c⁄° 
	tuöt8_t
 
	tuc8
;

275 
__IO
 
	tuöt32_t
 
	tvu32
;

276 
__IO
 
	tuöt16_t
 
	tvu16
;

277 
__IO
 
	tuöt8_t
 
	tvu8
;

279 
__I
 
	tuöt32_t
 
	tvuc32
;

280 
__I
 
	tuöt16_t
 
	tvuc16
;

281 
__I
 
	tuöt8_t
 
	tvuc8
;

283 íum {
RESET
 = 0, 
SET
 = !RESET} 
	tFœgSètus
, 
	tITSètus
;

285 íum {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFun˘i⁄ÆSèã
;

286 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

288 íum {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEº‹Sètus
;

304 
__IO
 
uöt32_t
 
SR
;

305 
__IO
 
uöt32_t
 
CR1
;

306 
__IO
 
uöt32_t
 
CR2
;

307 
__IO
 
uöt32_t
 
SMPR1
;

308 
__IO
 
uöt32_t
 
SMPR2
;

309 
__IO
 
uöt32_t
 
JOFR1
;

310 
__IO
 
uöt32_t
 
JOFR2
;

311 
__IO
 
uöt32_t
 
JOFR3
;

312 
__IO
 
uöt32_t
 
JOFR4
;

313 
__IO
 
uöt32_t
 
HTR
;

314 
__IO
 
uöt32_t
 
LTR
;

315 
__IO
 
uöt32_t
 
SQR1
;

316 
__IO
 
uöt32_t
 
SQR2
;

317 
__IO
 
uöt32_t
 
SQR3
;

318 
__IO
 
uöt32_t
 
JSQR
;

319 
__IO
 
uöt32_t
 
JDR1
;

320 
__IO
 
uöt32_t
 
JDR2
;

321 
__IO
 
uöt32_t
 
JDR3
;

322 
__IO
 
uöt32_t
 
JDR4
;

323 
__IO
 
uöt32_t
 
DR
;

324 } 
	tADC_Ty≥Def
;

328 
__IO
 
uöt32_t
 
CSR
;

329 
__IO
 
uöt32_t
 
CCR
;

330 
__IO
 
uöt32_t
 
CDR
;

332 } 
	tADC_Comm⁄_Ty≥Def
;

341 
__IO
 
uöt32_t
 
TIR
;

342 
__IO
 
uöt32_t
 
TDTR
;

343 
__IO
 
uöt32_t
 
TDLR
;

344 
__IO
 
uöt32_t
 
TDHR
;

345 } 
	tCAN_TxMaûBox_Ty≥Def
;

353 
__IO
 
uöt32_t
 
RIR
;

354 
__IO
 
uöt32_t
 
RDTR
;

355 
__IO
 
uöt32_t
 
RDLR
;

356 
__IO
 
uöt32_t
 
RDHR
;

357 } 
	tCAN_FIFOMaûBox_Ty≥Def
;

365 
__IO
 
uöt32_t
 
FR1
;

366 
__IO
 
uöt32_t
 
FR2
;

367 } 
	tCAN_FûãrRegi°î_Ty≥Def
;

375 
__IO
 
uöt32_t
 
MCR
;

376 
__IO
 
uöt32_t
 
MSR
;

377 
__IO
 
uöt32_t
 
TSR
;

378 
__IO
 
uöt32_t
 
RF0R
;

379 
__IO
 
uöt32_t
 
RF1R
;

380 
__IO
 
uöt32_t
 
IER
;

381 
__IO
 
uöt32_t
 
ESR
;

382 
__IO
 
uöt32_t
 
BTR
;

383 
uöt32_t
 
RESERVED0
[88];

384 
CAN_TxMaûBox_Ty≥Def
 
sTxMaûBox
[3];

385 
CAN_FIFOMaûBox_Ty≥Def
 
sFIFOMaûBox
[2];

386 
uöt32_t
 
RESERVED1
[12];

387 
__IO
 
uöt32_t
 
FMR
;

388 
__IO
 
uöt32_t
 
FM1R
;

389 
uöt32_t
 
RESERVED2
;

390 
__IO
 
uöt32_t
 
FS1R
;

391 
uöt32_t
 
RESERVED3
;

392 
__IO
 
uöt32_t
 
FFA1R
;

393 
uöt32_t
 
RESERVED4
;

394 
__IO
 
uöt32_t
 
FA1R
;

395 
uöt32_t
 
RESERVED5
[8];

396 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[28];

397 } 
	tCAN_Ty≥Def
;

405 
__IO
 
uöt32_t
 
DR
;

406 
__IO
 
uöt8_t
 
IDR
;

407 
uöt8_t
 
RESERVED0
;

408 
uöt16_t
 
RESERVED1
;

409 
__IO
 
uöt32_t
 
CR
;

410 } 
	tCRC_Ty≥Def
;

418 
__IO
 
uöt32_t
 
CR
;

419 
__IO
 
uöt32_t
 
SWTRIGR
;

420 
__IO
 
uöt32_t
 
DHR12R1
;

421 
__IO
 
uöt32_t
 
DHR12L1
;

422 
__IO
 
uöt32_t
 
DHR8R1
;

423 
__IO
 
uöt32_t
 
DHR12R2
;

424 
__IO
 
uöt32_t
 
DHR12L2
;

425 
__IO
 
uöt32_t
 
DHR8R2
;

426 
__IO
 
uöt32_t
 
DHR12RD
;

427 
__IO
 
uöt32_t
 
DHR12LD
;

428 
__IO
 
uöt32_t
 
DHR8RD
;

429 
__IO
 
uöt32_t
 
DOR1
;

430 
__IO
 
uöt32_t
 
DOR2
;

431 
__IO
 
uöt32_t
 
SR
;

432 } 
	tDAC_Ty≥Def
;

440 
__IO
 
uöt32_t
 
IDCODE
;

441 
__IO
 
uöt32_t
 
CR
;

442 
__IO
 
uöt32_t
 
APB1FZ
;

443 
__IO
 
uöt32_t
 
APB2FZ
;

444 }
	tDBGMCU_Ty≥Def
;

452 
__IO
 
uöt32_t
 
CR
;

453 
__IO
 
uöt32_t
 
SR
;

454 
__IO
 
uöt32_t
 
RISR
;

455 
__IO
 
uöt32_t
 
IER
;

456 
__IO
 
uöt32_t
 
MISR
;

457 
__IO
 
uöt32_t
 
ICR
;

458 
__IO
 
uöt32_t
 
ESCR
;

459 
__IO
 
uöt32_t
 
ESUR
;

460 
__IO
 
uöt32_t
 
CWSTRTR
;

461 
__IO
 
uöt32_t
 
CWSIZER
;

462 
__IO
 
uöt32_t
 
DR
;

463 } 
	tDCMI_Ty≥Def
;

471 
__IO
 
uöt32_t
 
CR
;

472 
__IO
 
uöt32_t
 
NDTR
;

473 
__IO
 
uöt32_t
 
PAR
;

474 
__IO
 
uöt32_t
 
M0AR
;

475 
__IO
 
uöt32_t
 
M1AR
;

476 
__IO
 
uöt32_t
 
FCR
;

477 } 
	tDMA_Såóm_Ty≥Def
;

481 
__IO
 
uöt32_t
 
LISR
;

482 
__IO
 
uöt32_t
 
HISR
;

483 
__IO
 
uöt32_t
 
LIFCR
;

484 
__IO
 
uöt32_t
 
HIFCR
;

485 } 
	tDMA_Ty≥Def
;

493 
__IO
 
uöt32_t
 
MACCR
;

494 
__IO
 
uöt32_t
 
MACFFR
;

495 
__IO
 
uöt32_t
 
MACHTHR
;

496 
__IO
 
uöt32_t
 
MACHTLR
;

497 
__IO
 
uöt32_t
 
MACMIIAR
;

498 
__IO
 
uöt32_t
 
MACMIIDR
;

499 
__IO
 
uöt32_t
 
MACFCR
;

500 
__IO
 
uöt32_t
 
MACVLANTR
;

501 
uöt32_t
 
RESERVED0
[2];

502 
__IO
 
uöt32_t
 
MACRWUFFR
;

503 
__IO
 
uöt32_t
 
MACPMTCSR
;

504 
uöt32_t
 
RESERVED1
[2];

505 
__IO
 
uöt32_t
 
MACSR
;

506 
__IO
 
uöt32_t
 
MACIMR
;

507 
__IO
 
uöt32_t
 
MACA0HR
;

508 
__IO
 
uöt32_t
 
MACA0LR
;

509 
__IO
 
uöt32_t
 
MACA1HR
;

510 
__IO
 
uöt32_t
 
MACA1LR
;

511 
__IO
 
uöt32_t
 
MACA2HR
;

512 
__IO
 
uöt32_t
 
MACA2LR
;

513 
__IO
 
uöt32_t
 
MACA3HR
;

514 
__IO
 
uöt32_t
 
MACA3LR
;

515 
uöt32_t
 
RESERVED2
[40];

516 
__IO
 
uöt32_t
 
MMCCR
;

517 
__IO
 
uöt32_t
 
MMCRIR
;

518 
__IO
 
uöt32_t
 
MMCTIR
;

519 
__IO
 
uöt32_t
 
MMCRIMR
;

520 
__IO
 
uöt32_t
 
MMCTIMR
;

521 
uöt32_t
 
RESERVED3
[14];

522 
__IO
 
uöt32_t
 
MMCTGFSCCR
;

523 
__IO
 
uöt32_t
 
MMCTGFMSCCR
;

524 
uöt32_t
 
RESERVED4
[5];

525 
__IO
 
uöt32_t
 
MMCTGFCR
;

526 
uöt32_t
 
RESERVED5
[10];

527 
__IO
 
uöt32_t
 
MMCRFCECR
;

528 
__IO
 
uöt32_t
 
MMCRFAECR
;

529 
uöt32_t
 
RESERVED6
[10];

530 
__IO
 
uöt32_t
 
MMCRGUFCR
;

531 
uöt32_t
 
RESERVED7
[334];

532 
__IO
 
uöt32_t
 
PTPTSCR
;

533 
__IO
 
uöt32_t
 
PTPSSIR
;

534 
__IO
 
uöt32_t
 
PTPTSHR
;

535 
__IO
 
uöt32_t
 
PTPTSLR
;

536 
__IO
 
uöt32_t
 
PTPTSHUR
;

537 
__IO
 
uöt32_t
 
PTPTSLUR
;

538 
__IO
 
uöt32_t
 
PTPTSAR
;

539 
__IO
 
uöt32_t
 
PTPTTHR
;

540 
__IO
 
uöt32_t
 
PTPTTLR
;

541 
__IO
 
uöt32_t
 
RESERVED8
;

542 
__IO
 
uöt32_t
 
PTPTSSR
;

543 
uöt32_t
 
RESERVED9
[565];

544 
__IO
 
uöt32_t
 
DMABMR
;

545 
__IO
 
uöt32_t
 
DMATPDR
;

546 
__IO
 
uöt32_t
 
DMARPDR
;

547 
__IO
 
uöt32_t
 
DMARDLAR
;

548 
__IO
 
uöt32_t
 
DMATDLAR
;

549 
__IO
 
uöt32_t
 
DMASR
;

550 
__IO
 
uöt32_t
 
DMAOMR
;

551 
__IO
 
uöt32_t
 
DMAIER
;

552 
__IO
 
uöt32_t
 
DMAMFBOCR
;

553 
__IO
 
uöt32_t
 
DMARSWTR
;

554 
uöt32_t
 
RESERVED10
[8];

555 
__IO
 
uöt32_t
 
DMACHTDR
;

556 
__IO
 
uöt32_t
 
DMACHRDR
;

557 
__IO
 
uöt32_t
 
DMACHTBAR
;

558 
__IO
 
uöt32_t
 
DMACHRBAR
;

559 } 
	tETH_Ty≥Def
;

567 
__IO
 
uöt32_t
 
IMR
;

568 
__IO
 
uöt32_t
 
EMR
;

569 
__IO
 
uöt32_t
 
RTSR
;

570 
__IO
 
uöt32_t
 
FTSR
;

571 
__IO
 
uöt32_t
 
SWIER
;

572 
__IO
 
uöt32_t
 
PR
;

573 } 
	tEXTI_Ty≥Def
;

581 
__IO
 
uöt32_t
 
ACR
;

582 
__IO
 
uöt32_t
 
KEYR
;

583 
__IO
 
uöt32_t
 
OPTKEYR
;

584 
__IO
 
uöt32_t
 
SR
;

585 
__IO
 
uöt32_t
 
CR
;

586 
__IO
 
uöt32_t
 
OPTCR
;

587 } 
	tFLASH_Ty≥Def
;

595 
__IO
 
uöt32_t
 
BTCR
[8];

596 } 
	tFSMC_B™k1_Ty≥Def
;

604 
__IO
 
uöt32_t
 
BWTR
[7];

605 } 
	tFSMC_B™k1E_Ty≥Def
;

613 
__IO
 
uöt32_t
 
PCR2
;

614 
__IO
 
uöt32_t
 
SR2
;

615 
__IO
 
uöt32_t
 
PMEM2
;

616 
__IO
 
uöt32_t
 
PATT2
;

617 
uöt32_t
 
RESERVED0
;

618 
__IO
 
uöt32_t
 
ECCR2
;

619 } 
	tFSMC_B™k2_Ty≥Def
;

627 
__IO
 
uöt32_t
 
PCR3
;

628 
__IO
 
uöt32_t
 
SR3
;

629 
__IO
 
uöt32_t
 
PMEM3
;

630 
__IO
 
uöt32_t
 
PATT3
;

631 
uöt32_t
 
RESERVED0
;

632 
__IO
 
uöt32_t
 
ECCR3
;

633 } 
	tFSMC_B™k3_Ty≥Def
;

641 
__IO
 
uöt32_t
 
PCR4
;

642 
__IO
 
uöt32_t
 
SR4
;

643 
__IO
 
uöt32_t
 
PMEM4
;

644 
__IO
 
uöt32_t
 
PATT4
;

645 
__IO
 
uöt32_t
 
PIO4
;

646 } 
	tFSMC_B™k4_Ty≥Def
;

654 
__IO
 
uöt32_t
 
MODER
;

655 
__IO
 
uöt32_t
 
OTYPER
;

656 
__IO
 
uöt32_t
 
OSPEEDR
;

657 
__IO
 
uöt32_t
 
PUPDR
;

658 
__IO
 
uöt32_t
 
IDR
;

659 
__IO
 
uöt32_t
 
ODR
;

660 
__IO
 
uöt16_t
 
BSRRL
;

661 
__IO
 
uöt16_t
 
BSRRH
;

662 
__IO
 
uöt32_t
 
LCKR
;

663 
__IO
 
uöt32_t
 
AFR
[2];

664 } 
	tGPIO_Ty≥Def
;

672 
__IO
 
uöt32_t
 
MEMRMP
;

673 
__IO
 
uöt32_t
 
PMC
;

674 
__IO
 
uöt32_t
 
EXTICR
[4];

675 
uöt32_t
 
RESERVED
[2];

676 
__IO
 
uöt32_t
 
CMPCR
;

677 } 
	tSYSCFG_Ty≥Def
;

685 
__IO
 
uöt16_t
 
CR1
;

686 
uöt16_t
 
RESERVED0
;

687 
__IO
 
uöt16_t
 
CR2
;

688 
uöt16_t
 
RESERVED1
;

689 
__IO
 
uöt16_t
 
OAR1
;

690 
uöt16_t
 
RESERVED2
;

691 
__IO
 
uöt16_t
 
OAR2
;

692 
uöt16_t
 
RESERVED3
;

693 
__IO
 
uöt16_t
 
DR
;

694 
uöt16_t
 
RESERVED4
;

695 
__IO
 
uöt16_t
 
SR1
;

696 
uöt16_t
 
RESERVED5
;

697 
__IO
 
uöt16_t
 
SR2
;

698 
uöt16_t
 
RESERVED6
;

699 
__IO
 
uöt16_t
 
CCR
;

700 
uöt16_t
 
RESERVED7
;

701 
__IO
 
uöt16_t
 
TRISE
;

702 
uöt16_t
 
RESERVED8
;

703 } 
	tI2C_Ty≥Def
;

711 
__IO
 
uöt32_t
 
KR
;

712 
__IO
 
uöt32_t
 
PR
;

713 
__IO
 
uöt32_t
 
RLR
;

714 
__IO
 
uöt32_t
 
SR
;

715 } 
	tIWDG_Ty≥Def
;

723 
__IO
 
uöt32_t
 
CR
;

724 
__IO
 
uöt32_t
 
CSR
;

725 } 
	tPWR_Ty≥Def
;

733 
__IO
 
uöt32_t
 
CR
;

734 
__IO
 
uöt32_t
 
PLLCFGR
;

735 
__IO
 
uöt32_t
 
CFGR
;

736 
__IO
 
uöt32_t
 
CIR
;

737 
__IO
 
uöt32_t
 
AHB1RSTR
;

738 
__IO
 
uöt32_t
 
AHB2RSTR
;

739 
__IO
 
uöt32_t
 
AHB3RSTR
;

740 
uöt32_t
 
RESERVED0
;

741 
__IO
 
uöt32_t
 
APB1RSTR
;

742 
__IO
 
uöt32_t
 
APB2RSTR
;

743 
uöt32_t
 
RESERVED1
[2];

744 
__IO
 
uöt32_t
 
AHB1ENR
;

745 
__IO
 
uöt32_t
 
AHB2ENR
;

746 
__IO
 
uöt32_t
 
AHB3ENR
;

747 
uöt32_t
 
RESERVED2
;

748 
__IO
 
uöt32_t
 
APB1ENR
;

749 
__IO
 
uöt32_t
 
APB2ENR
;

750 
uöt32_t
 
RESERVED3
[2];

751 
__IO
 
uöt32_t
 
AHB1LPENR
;

752 
__IO
 
uöt32_t
 
AHB2LPENR
;

753 
__IO
 
uöt32_t
 
AHB3LPENR
;

754 
uöt32_t
 
RESERVED4
;

755 
__IO
 
uöt32_t
 
APB1LPENR
;

756 
__IO
 
uöt32_t
 
APB2LPENR
;

757 
uöt32_t
 
RESERVED5
[2];

758 
__IO
 
uöt32_t
 
BDCR
;

759 
__IO
 
uöt32_t
 
CSR
;

760 
uöt32_t
 
RESERVED6
[2];

761 
__IO
 
uöt32_t
 
SSCGR
;

762 
__IO
 
uöt32_t
 
PLLI2SCFGR
;

763 } 
	tRCC_Ty≥Def
;

771 
__IO
 
uöt32_t
 
TR
;

772 
__IO
 
uöt32_t
 
DR
;

773 
__IO
 
uöt32_t
 
CR
;

774 
__IO
 
uöt32_t
 
ISR
;

775 
__IO
 
uöt32_t
 
PRER
;

776 
__IO
 
uöt32_t
 
WUTR
;

777 
__IO
 
uöt32_t
 
CALIBR
;

778 
__IO
 
uöt32_t
 
ALRMAR
;

779 
__IO
 
uöt32_t
 
ALRMBR
;

780 
__IO
 
uöt32_t
 
WPR
;

781 
uöt32_t
 
RESERVED1
;

782 
uöt32_t
 
RESERVED2
;

783 
__IO
 
uöt32_t
 
TSTR
;

784 
__IO
 
uöt32_t
 
TSDR
;

785 
uöt32_t
 
RESERVED3
;

786 
uöt32_t
 
RESERVED4
;

787 
__IO
 
uöt32_t
 
TAFCR
;

788 
uöt32_t
 
RESERVED5
;

789 
uöt32_t
 
RESERVED6
;

790 
uöt32_t
 
RESERVED7
;

791 
__IO
 
uöt32_t
 
BKP0R
;

792 
__IO
 
uöt32_t
 
BKP1R
;

793 
__IO
 
uöt32_t
 
BKP2R
;

794 
__IO
 
uöt32_t
 
BKP3R
;

795 
__IO
 
uöt32_t
 
BKP4R
;

796 
__IO
 
uöt32_t
 
BKP5R
;

797 
__IO
 
uöt32_t
 
BKP6R
;

798 
__IO
 
uöt32_t
 
BKP7R
;

799 
__IO
 
uöt32_t
 
BKP8R
;

800 
__IO
 
uöt32_t
 
BKP9R
;

801 
__IO
 
uöt32_t
 
BKP10R
;

802 
__IO
 
uöt32_t
 
BKP11R
;

803 
__IO
 
uöt32_t
 
BKP12R
;

804 
__IO
 
uöt32_t
 
BKP13R
;

805 
__IO
 
uöt32_t
 
BKP14R
;

806 
__IO
 
uöt32_t
 
BKP15R
;

807 
__IO
 
uöt32_t
 
BKP16R
;

808 
__IO
 
uöt32_t
 
BKP17R
;

809 
__IO
 
uöt32_t
 
BKP18R
;

810 
__IO
 
uöt32_t
 
BKP19R
;

811 } 
	tRTC_Ty≥Def
;

819 
__IO
 
uöt32_t
 
POWER
;

820 
__IO
 
uöt32_t
 
CLKCR
;

821 
__IO
 
uöt32_t
 
ARG
;

822 
__IO
 
uöt32_t
 
CMD
;

823 
__I
 
uöt32_t
 
RESPCMD
;

824 
__I
 
uöt32_t
 
RESP1
;

825 
__I
 
uöt32_t
 
RESP2
;

826 
__I
 
uöt32_t
 
RESP3
;

827 
__I
 
uöt32_t
 
RESP4
;

828 
__IO
 
uöt32_t
 
DTIMER
;

829 
__IO
 
uöt32_t
 
DLEN
;

830 
__IO
 
uöt32_t
 
DCTRL
;

831 
__I
 
uöt32_t
 
DCOUNT
;

832 
__I
 
uöt32_t
 
STA
;

833 
__IO
 
uöt32_t
 
ICR
;

834 
__IO
 
uöt32_t
 
MASK
;

835 
uöt32_t
 
RESERVED0
[2];

836 
__I
 
uöt32_t
 
FIFOCNT
;

837 
uöt32_t
 
RESERVED1
[13];

838 
__IO
 
uöt32_t
 
FIFO
;

839 } 
	tSDIO_Ty≥Def
;

847 
__IO
 
uöt16_t
 
CR1
;

848 
uöt16_t
 
RESERVED0
;

849 
__IO
 
uöt16_t
 
CR2
;

850 
uöt16_t
 
RESERVED1
;

851 
__IO
 
uöt16_t
 
SR
;

852 
uöt16_t
 
RESERVED2
;

853 
__IO
 
uöt16_t
 
DR
;

854 
uöt16_t
 
RESERVED3
;

855 
__IO
 
uöt16_t
 
CRCPR
;

856 
uöt16_t
 
RESERVED4
;

857 
__IO
 
uöt16_t
 
RXCRCR
;

858 
uöt16_t
 
RESERVED5
;

859 
__IO
 
uöt16_t
 
TXCRCR
;

860 
uöt16_t
 
RESERVED6
;

861 
__IO
 
uöt16_t
 
I2SCFGR
;

862 
uöt16_t
 
RESERVED7
;

863 
__IO
 
uöt16_t
 
I2SPR
;

864 
uöt16_t
 
RESERVED8
;

865 } 
	tSPI_Ty≥Def
;

873 
__IO
 
uöt16_t
 
CR1
;

874 
uöt16_t
 
RESERVED0
;

875 
__IO
 
uöt16_t
 
CR2
;

876 
uöt16_t
 
RESERVED1
;

877 
__IO
 
uöt16_t
 
SMCR
;

878 
uöt16_t
 
RESERVED2
;

879 
__IO
 
uöt16_t
 
DIER
;

880 
uöt16_t
 
RESERVED3
;

881 
__IO
 
uöt16_t
 
SR
;

882 
uöt16_t
 
RESERVED4
;

883 
__IO
 
uöt16_t
 
EGR
;

884 
uöt16_t
 
RESERVED5
;

885 
__IO
 
uöt16_t
 
CCMR1
;

886 
uöt16_t
 
RESERVED6
;

887 
__IO
 
uöt16_t
 
CCMR2
;

888 
uöt16_t
 
RESERVED7
;

889 
__IO
 
uöt16_t
 
CCER
;

890 
uöt16_t
 
RESERVED8
;

891 
__IO
 
uöt32_t
 
CNT
;

892 
__IO
 
uöt16_t
 
PSC
;

893 
uöt16_t
 
RESERVED9
;

894 
__IO
 
uöt32_t
 
ARR
;

895 
__IO
 
uöt16_t
 
RCR
;

896 
uöt16_t
 
RESERVED10
;

897 
__IO
 
uöt32_t
 
CCR1
;

898 
__IO
 
uöt32_t
 
CCR2
;

899 
__IO
 
uöt32_t
 
CCR3
;

900 
__IO
 
uöt32_t
 
CCR4
;

901 
__IO
 
uöt16_t
 
BDTR
;

902 
uöt16_t
 
RESERVED11
;

903 
__IO
 
uöt16_t
 
DCR
;

904 
uöt16_t
 
RESERVED12
;

905 
__IO
 
uöt16_t
 
DMAR
;

906 
uöt16_t
 
RESERVED13
;

907 
__IO
 
uöt16_t
 
OR
;

908 
uöt16_t
 
RESERVED14
;

909 } 
	tTIM_Ty≥Def
;

917 
__IO
 
uöt16_t
 
SR
;

918 
uöt16_t
 
RESERVED0
;

919 
__IO
 
uöt16_t
 
DR
;

920 
uöt16_t
 
RESERVED1
;

921 
__IO
 
uöt16_t
 
BRR
;

922 
uöt16_t
 
RESERVED2
;

923 
__IO
 
uöt16_t
 
CR1
;

924 
uöt16_t
 
RESERVED3
;

925 
__IO
 
uöt16_t
 
CR2
;

926 
uöt16_t
 
RESERVED4
;

927 
__IO
 
uöt16_t
 
CR3
;

928 
uöt16_t
 
RESERVED5
;

929 
__IO
 
uöt16_t
 
GTPR
;

930 
uöt16_t
 
RESERVED6
;

931 } 
	tUSART_Ty≥Def
;

939 
__IO
 
uöt32_t
 
CR
;

940 
__IO
 
uöt32_t
 
CFR
;

941 
__IO
 
uöt32_t
 
SR
;

942 } 
	tWWDG_Ty≥Def
;

950 
__IO
 
uöt32_t
 
CR
;

951 
__IO
 
uöt32_t
 
SR
;

952 
__IO
 
uöt32_t
 
DR
;

953 
__IO
 
uöt32_t
 
DOUT
;

954 
__IO
 
uöt32_t
 
DMACR
;

955 
__IO
 
uöt32_t
 
IMSCR
;

956 
__IO
 
uöt32_t
 
RISR
;

957 
__IO
 
uöt32_t
 
MISR
;

958 
__IO
 
uöt32_t
 
K0LR
;

959 
__IO
 
uöt32_t
 
K0RR
;

960 
__IO
 
uöt32_t
 
K1LR
;

961 
__IO
 
uöt32_t
 
K1RR
;

962 
__IO
 
uöt32_t
 
K2LR
;

963 
__IO
 
uöt32_t
 
K2RR
;

964 
__IO
 
uöt32_t
 
K3LR
;

965 
__IO
 
uöt32_t
 
K3RR
;

966 
__IO
 
uöt32_t
 
IV0LR
;

967 
__IO
 
uöt32_t
 
IV0RR
;

968 
__IO
 
uöt32_t
 
IV1LR
;

969 
__IO
 
uöt32_t
 
IV1RR
;

970 } 
	tCRYP_Ty≥Def
;

978 
__IO
 
uöt32_t
 
CR
;

979 
__IO
 
uöt32_t
 
DIN
;

980 
__IO
 
uöt32_t
 
STR
;

981 
__IO
 
uöt32_t
 
HR
[5];

982 
__IO
 
uöt32_t
 
IMR
;

983 
__IO
 
uöt32_t
 
SR
;

984 
uöt32_t
 
RESERVED
[52];

985 
__IO
 
uöt32_t
 
CSR
[51];

986 } 
	tHASH_Ty≥Def
;

994 
__IO
 
uöt32_t
 
CR
;

995 
__IO
 
uöt32_t
 
SR
;

996 
__IO
 
uöt32_t
 
DR
;

997 } 
	tRNG_Ty≥Def
;

1007 
	#FLASH_BASE
 ((
uöt32_t
)0x08000000Ë

	)

1008 
	#SRAM_BASE
 ((
uöt32_t
)0x20000000Ë

	)

1009 
	#PERIPH_BASE
 ((
uöt32_t
)0x40000000Ë

	)

1011 
	#SRAM_BB_BASE
 ((
uöt32_t
)0x22000000Ë

	)

1012 
	#PERIPH_BB_BASE
 ((
uöt32_t
)0x42000000Ë

	)

1014 
	#FSMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

1017 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1018 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1019 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1020 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1023 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1024 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1025 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1026 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1027 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1028 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1029 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1030 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1031 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1032 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1033 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1034 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1035 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1036 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1037 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1038 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1039 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1040 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1041 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1042 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1043 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1044 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1045 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1046 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1047 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1050 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1051 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1052 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1053 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1054 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1055 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1056 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1057 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1058 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1059 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1060 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1061 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1062 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1063 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1064 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1067 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1068 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1069 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1070 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1071 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1072 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1073 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1074 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1075 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1076 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1077 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1078 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1079 
	#BKPSRAM_BASE
 (
AHB1PERIPH_BASE
 + 0x4000)

	)

1080 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1081 
	#DMA1_Såóm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1082 
	#DMA1_Såóm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1083 
	#DMA1_Såóm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1084 
	#DMA1_Såóm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1085 
	#DMA1_Såóm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1086 
	#DMA1_Såóm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1087 
	#DMA1_Såóm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1088 
	#DMA1_Såóm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1089 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1090 
	#DMA2_Såóm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1091 
	#DMA2_Såóm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1092 
	#DMA2_Såóm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1093 
	#DMA2_Såóm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1094 
	#DMA2_Såóm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1095 
	#DMA2_Såóm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1096 
	#DMA2_Såóm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1097 
	#DMA2_Såóm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1098 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1099 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1100 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1101 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1102 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1105 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

1106 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

1107 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

1108 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

1111 
	#FSMC_B™k1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

1112 
	#FSMC_B™k1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

1113 
	#FSMC_B™k2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

1114 
	#FSMC_B™k3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

1115 
	#FSMC_B™k4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

1118 
	#DBGMCU_BASE
 ((
uöt32_t
 )0xE0042000)

	)

1127 
	#TIM2
 ((
TIM_Ty≥Def
 *Ë
TIM2_BASE
)

	)

1128 
	#TIM3
 ((
TIM_Ty≥Def
 *Ë
TIM3_BASE
)

	)

1129 
	#TIM4
 ((
TIM_Ty≥Def
 *Ë
TIM4_BASE
)

	)

1130 
	#TIM5
 ((
TIM_Ty≥Def
 *Ë
TIM5_BASE
)

	)

1131 
	#TIM6
 ((
TIM_Ty≥Def
 *Ë
TIM6_BASE
)

	)

1132 
	#TIM7
 ((
TIM_Ty≥Def
 *Ë
TIM7_BASE
)

	)

1133 
	#TIM12
 ((
TIM_Ty≥Def
 *Ë
TIM12_BASE
)

	)

1134 
	#TIM13
 ((
TIM_Ty≥Def
 *Ë
TIM13_BASE
)

	)

1135 
	#TIM14
 ((
TIM_Ty≥Def
 *Ë
TIM14_BASE
)

	)

1136 
	#RTC
 ((
RTC_Ty≥Def
 *Ë
RTC_BASE
)

	)

1137 
	#WWDG
 ((
WWDG_Ty≥Def
 *Ë
WWDG_BASE
)

	)

1138 
	#IWDG
 ((
IWDG_Ty≥Def
 *Ë
IWDG_BASE
)

	)

1139 
	#SPI2
 ((
SPI_Ty≥Def
 *Ë
SPI2_BASE
)

	)

1140 
	#SPI3
 ((
SPI_Ty≥Def
 *Ë
SPI3_BASE
)

	)

1141 
	#USART2
 ((
USART_Ty≥Def
 *Ë
USART2_BASE
)

	)

1142 
	#USART3
 ((
USART_Ty≥Def
 *Ë
USART3_BASE
)

	)

1143 
	#UART4
 ((
USART_Ty≥Def
 *Ë
UART4_BASE
)

	)

1144 
	#UART5
 ((
USART_Ty≥Def
 *Ë
UART5_BASE
)

	)

1145 
	#I2C1
 ((
I2C_Ty≥Def
 *Ë
I2C1_BASE
)

	)

1146 
	#I2C2
 ((
I2C_Ty≥Def
 *Ë
I2C2_BASE
)

	)

1147 
	#I2C3
 ((
I2C_Ty≥Def
 *Ë
I2C3_BASE
)

	)

1148 
	#CAN1
 ((
CAN_Ty≥Def
 *Ë
CAN1_BASE
)

	)

1149 
	#CAN2
 ((
CAN_Ty≥Def
 *Ë
CAN2_BASE
)

	)

1150 
	#PWR
 ((
PWR_Ty≥Def
 *Ë
PWR_BASE
)

	)

1151 
	#DAC
 ((
DAC_Ty≥Def
 *Ë
DAC_BASE
)

	)

1152 
	#TIM1
 ((
TIM_Ty≥Def
 *Ë
TIM1_BASE
)

	)

1153 
	#TIM8
 ((
TIM_Ty≥Def
 *Ë
TIM8_BASE
)

	)

1154 
	#USART1
 ((
USART_Ty≥Def
 *Ë
USART1_BASE
)

	)

1155 
	#USART6
 ((
USART_Ty≥Def
 *Ë
USART6_BASE
)

	)

1156 
	#ADC
 ((
ADC_Comm⁄_Ty≥Def
 *Ë
ADC_BASE
)

	)

1157 
	#ADC1
 ((
ADC_Ty≥Def
 *Ë
ADC1_BASE
)

	)

1158 
	#ADC2
 ((
ADC_Ty≥Def
 *Ë
ADC2_BASE
)

	)

1159 
	#ADC3
 ((
ADC_Ty≥Def
 *Ë
ADC3_BASE
)

	)

1160 
	#SDIO
 ((
SDIO_Ty≥Def
 *Ë
SDIO_BASE
)

	)

1161 
	#SPI1
 ((
SPI_Ty≥Def
 *Ë
SPI1_BASE
)

	)

1162 
	#SYSCFG
 ((
SYSCFG_Ty≥Def
 *Ë
SYSCFG_BASE
)

	)

1163 
	#EXTI
 ((
EXTI_Ty≥Def
 *Ë
EXTI_BASE
)

	)

1164 
	#TIM9
 ((
TIM_Ty≥Def
 *Ë
TIM9_BASE
)

	)

1165 
	#TIM10
 ((
TIM_Ty≥Def
 *Ë
TIM10_BASE
)

	)

1166 
	#TIM11
 ((
TIM_Ty≥Def
 *Ë
TIM11_BASE
)

	)

1167 
	#GPIOA
 ((
GPIO_Ty≥Def
 *Ë
GPIOA_BASE
)

	)

1168 
	#GPIOB
 ((
GPIO_Ty≥Def
 *Ë
GPIOB_BASE
)

	)

1169 
	#GPIOC
 ((
GPIO_Ty≥Def
 *Ë
GPIOC_BASE
)

	)

1170 
	#GPIOD
 ((
GPIO_Ty≥Def
 *Ë
GPIOD_BASE
)

	)

1171 
	#GPIOE
 ((
GPIO_Ty≥Def
 *Ë
GPIOE_BASE
)

	)

1172 
	#GPIOF
 ((
GPIO_Ty≥Def
 *Ë
GPIOF_BASE
)

	)

1173 
	#GPIOG
 ((
GPIO_Ty≥Def
 *Ë
GPIOG_BASE
)

	)

1174 
	#GPIOH
 ((
GPIO_Ty≥Def
 *Ë
GPIOH_BASE
)

	)

1175 
	#GPIOI
 ((
GPIO_Ty≥Def
 *Ë
GPIOI_BASE
)

	)

1176 
	#CRC
 ((
CRC_Ty≥Def
 *Ë
CRC_BASE
)

	)

1177 
	#RCC
 ((
RCC_Ty≥Def
 *Ë
RCC_BASE
)

	)

1178 
	#FLASH
 ((
FLASH_Ty≥Def
 *Ë
FLASH_R_BASE
)

	)

1179 
	#DMA1
 ((
DMA_Ty≥Def
 *Ë
DMA1_BASE
)

	)

1180 
	#DMA1_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm0_BASE
)

	)

1181 
	#DMA1_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm1_BASE
)

	)

1182 
	#DMA1_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm2_BASE
)

	)

1183 
	#DMA1_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm3_BASE
)

	)

1184 
	#DMA1_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm4_BASE
)

	)

1185 
	#DMA1_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm5_BASE
)

	)

1186 
	#DMA1_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm6_BASE
)

	)

1187 
	#DMA1_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm7_BASE
)

	)

1188 
	#DMA2
 ((
DMA_Ty≥Def
 *Ë
DMA2_BASE
)

	)

1189 
	#DMA2_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm0_BASE
)

	)

1190 
	#DMA2_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm1_BASE
)

	)

1191 
	#DMA2_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm2_BASE
)

	)

1192 
	#DMA2_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm3_BASE
)

	)

1193 
	#DMA2_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm4_BASE
)

	)

1194 
	#DMA2_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm5_BASE
)

	)

1195 
	#DMA2_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm6_BASE
)

	)

1196 
	#DMA2_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm7_BASE
)

	)

1197 
	#ETH
 ((
ETH_Ty≥Def
 *Ë
ETH_BASE
)

	)

1198 
	#DCMI
 ((
DCMI_Ty≥Def
 *Ë
DCMI_BASE
)

	)

1199 
	#CRYP
 ((
CRYP_Ty≥Def
 *Ë
CRYP_BASE
)

	)

1200 
	#HASH
 ((
HASH_Ty≥Def
 *Ë
HASH_BASE
)

	)

1201 
	#RNG
 ((
RNG_Ty≥Def
 *Ë
RNG_BASE
)

	)

1202 
	#FSMC_B™k1
 ((
FSMC_B™k1_Ty≥Def
 *Ë
FSMC_B™k1_R_BASE
)

	)

1203 
	#FSMC_B™k1E
 ((
FSMC_B™k1E_Ty≥Def
 *Ë
FSMC_B™k1E_R_BASE
)

	)

1204 
	#FSMC_B™k2
 ((
FSMC_B™k2_Ty≥Def
 *Ë
FSMC_B™k2_R_BASE
)

	)

1205 
	#FSMC_B™k3
 ((
FSMC_B™k3_Ty≥Def
 *Ë
FSMC_B™k3_R_BASE
)

	)

1206 
	#FSMC_B™k4
 ((
FSMC_B™k4_Ty≥Def
 *Ë
FSMC_B™k4_R_BASE
)

	)

1207 
	#DBGMCU
 ((
DBGMCU_Ty≥Def
 *Ë
DBGMCU_BASE
)

	)

1231 
	#ADC_SR_AWD
 ((
uöt8_t
)0x01Ë

	)

1232 
	#ADC_SR_EOC
 ((
uöt8_t
)0x02Ë

	)

1233 
	#ADC_SR_JEOC
 ((
uöt8_t
)0x04Ë

	)

1234 
	#ADC_SR_JSTRT
 ((
uöt8_t
)0x08Ë

	)

1235 
	#ADC_SR_STRT
 ((
uöt8_t
)0x10Ë

	)

1236 
	#ADC_SR_OVR
 ((
uöt8_t
)0x20Ë

	)

1239 
	#ADC_CR1_AWDCH
 ((
uöt32_t
)0x0000001FË

	)

1240 
	#ADC_CR1_AWDCH_0
 ((
uöt32_t
)0x00000001Ë

	)

1241 
	#ADC_CR1_AWDCH_1
 ((
uöt32_t
)0x00000002Ë

	)

1242 
	#ADC_CR1_AWDCH_2
 ((
uöt32_t
)0x00000004Ë

	)

1243 
	#ADC_CR1_AWDCH_3
 ((
uöt32_t
)0x00000008Ë

	)

1244 
	#ADC_CR1_AWDCH_4
 ((
uöt32_t
)0x00000010Ë

	)

1245 
	#ADC_CR1_EOCIE
 ((
uöt32_t
)0x00000020Ë

	)

1246 
	#ADC_CR1_AWDIE
 ((
uöt32_t
)0x00000040Ë

	)

1247 
	#ADC_CR1_JEOCIE
 ((
uöt32_t
)0x00000080Ë

	)

1248 
	#ADC_CR1_SCAN
 ((
uöt32_t
)0x00000100Ë

	)

1249 
	#ADC_CR1_AWDSGL
 ((
uöt32_t
)0x00000200Ë

	)

1250 
	#ADC_CR1_JAUTO
 ((
uöt32_t
)0x00000400Ë

	)

1251 
	#ADC_CR1_DISCEN
 ((
uöt32_t
)0x00000800Ë

	)

1252 
	#ADC_CR1_JDISCEN
 ((
uöt32_t
)0x00001000Ë

	)

1253 
	#ADC_CR1_DISCNUM
 ((
uöt32_t
)0x0000E000Ë

	)

1254 
	#ADC_CR1_DISCNUM_0
 ((
uöt32_t
)0x00002000Ë

	)

1255 
	#ADC_CR1_DISCNUM_1
 ((
uöt32_t
)0x00004000Ë

	)

1256 
	#ADC_CR1_DISCNUM_2
 ((
uöt32_t
)0x00008000Ë

	)

1257 
	#ADC_CR1_JAWDEN
 ((
uöt32_t
)0x00400000Ë

	)

1258 
	#ADC_CR1_AWDEN
 ((
uöt32_t
)0x00800000Ë

	)

1259 
	#ADC_CR1_RES
 ((
uöt32_t
)0x03000000Ë

	)

1260 
	#ADC_CR1_RES_0
 ((
uöt32_t
)0x01000000Ë

	)

1261 
	#ADC_CR1_RES_1
 ((
uöt32_t
)0x02000000Ë

	)

1262 
	#ADC_CR1_OVRIE
 ((
uöt32_t
)0x04000000Ë

	)

1265 
	#ADC_CR2_ADON
 ((
uöt32_t
)0x00000001Ë

	)

1266 
	#ADC_CR2_CONT
 ((
uöt32_t
)0x00000002Ë

	)

1267 
	#ADC_CR2_DMA
 ((
uöt32_t
)0x00000100Ë

	)

1268 
	#ADC_CR2_DDS
 ((
uöt32_t
)0x00000200Ë

	)

1269 
	#ADC_CR2_EOCS
 ((
uöt32_t
)0x00000400Ë

	)

1270 
	#ADC_CR2_ALIGN
 ((
uöt32_t
)0x00000800Ë

	)

1271 
	#ADC_CR2_JEXTSEL
 ((
uöt32_t
)0x000F0000Ë

	)

1272 
	#ADC_CR2_JEXTSEL_0
 ((
uöt32_t
)0x00010000Ë

	)

1273 
	#ADC_CR2_JEXTSEL_1
 ((
uöt32_t
)0x00020000Ë

	)

1274 
	#ADC_CR2_JEXTSEL_2
 ((
uöt32_t
)0x00040000Ë

	)

1275 
	#ADC_CR2_JEXTSEL_3
 ((
uöt32_t
)0x00080000Ë

	)

1276 
	#ADC_CR2_JEXTEN
 ((
uöt32_t
)0x00300000Ë

	)

1277 
	#ADC_CR2_JEXTEN_0
 ((
uöt32_t
)0x00100000Ë

	)

1278 
	#ADC_CR2_JEXTEN_1
 ((
uöt32_t
)0x00200000Ë

	)

1279 
	#ADC_CR2_JSWSTART
 ((
uöt32_t
)0x00400000Ë

	)

1280 
	#ADC_CR2_EXTSEL
 ((
uöt32_t
)0x0F000000Ë

	)

1281 
	#ADC_CR2_EXTSEL_0
 ((
uöt32_t
)0x01000000Ë

	)

1282 
	#ADC_CR2_EXTSEL_1
 ((
uöt32_t
)0x02000000Ë

	)

1283 
	#ADC_CR2_EXTSEL_2
 ((
uöt32_t
)0x04000000Ë

	)

1284 
	#ADC_CR2_EXTSEL_3
 ((
uöt32_t
)0x08000000Ë

	)

1285 
	#ADC_CR2_EXTEN
 ((
uöt32_t
)0x30000000Ë

	)

1286 
	#ADC_CR2_EXTEN_0
 ((
uöt32_t
)0x10000000Ë

	)

1287 
	#ADC_CR2_EXTEN_1
 ((
uöt32_t
)0x20000000Ë

	)

1288 
	#ADC_CR2_SWSTART
 ((
uöt32_t
)0x40000000Ë

	)

1291 
	#ADC_SMPR1_SMP10
 ((
uöt32_t
)0x00000007Ë

	)

1292 
	#ADC_SMPR1_SMP10_0
 ((
uöt32_t
)0x00000001Ë

	)

1293 
	#ADC_SMPR1_SMP10_1
 ((
uöt32_t
)0x00000002Ë

	)

1294 
	#ADC_SMPR1_SMP10_2
 ((
uöt32_t
)0x00000004Ë

	)

1295 
	#ADC_SMPR1_SMP11
 ((
uöt32_t
)0x00000038Ë

	)

1296 
	#ADC_SMPR1_SMP11_0
 ((
uöt32_t
)0x00000008Ë

	)

1297 
	#ADC_SMPR1_SMP11_1
 ((
uöt32_t
)0x00000010Ë

	)

1298 
	#ADC_SMPR1_SMP11_2
 ((
uöt32_t
)0x00000020Ë

	)

1299 
	#ADC_SMPR1_SMP12
 ((
uöt32_t
)0x000001C0Ë

	)

1300 
	#ADC_SMPR1_SMP12_0
 ((
uöt32_t
)0x00000040Ë

	)

1301 
	#ADC_SMPR1_SMP12_1
 ((
uöt32_t
)0x00000080Ë

	)

1302 
	#ADC_SMPR1_SMP12_2
 ((
uöt32_t
)0x00000100Ë

	)

1303 
	#ADC_SMPR1_SMP13
 ((
uöt32_t
)0x00000E00Ë

	)

1304 
	#ADC_SMPR1_SMP13_0
 ((
uöt32_t
)0x00000200Ë

	)

1305 
	#ADC_SMPR1_SMP13_1
 ((
uöt32_t
)0x00000400Ë

	)

1306 
	#ADC_SMPR1_SMP13_2
 ((
uöt32_t
)0x00000800Ë

	)

1307 
	#ADC_SMPR1_SMP14
 ((
uöt32_t
)0x00007000Ë

	)

1308 
	#ADC_SMPR1_SMP14_0
 ((
uöt32_t
)0x00001000Ë

	)

1309 
	#ADC_SMPR1_SMP14_1
 ((
uöt32_t
)0x00002000Ë

	)

1310 
	#ADC_SMPR1_SMP14_2
 ((
uöt32_t
)0x00004000Ë

	)

1311 
	#ADC_SMPR1_SMP15
 ((
uöt32_t
)0x00038000Ë

	)

1312 
	#ADC_SMPR1_SMP15_0
 ((
uöt32_t
)0x00008000Ë

	)

1313 
	#ADC_SMPR1_SMP15_1
 ((
uöt32_t
)0x00010000Ë

	)

1314 
	#ADC_SMPR1_SMP15_2
 ((
uöt32_t
)0x00020000Ë

	)

1315 
	#ADC_SMPR1_SMP16
 ((
uöt32_t
)0x001C0000Ë

	)

1316 
	#ADC_SMPR1_SMP16_0
 ((
uöt32_t
)0x00040000Ë

	)

1317 
	#ADC_SMPR1_SMP16_1
 ((
uöt32_t
)0x00080000Ë

	)

1318 
	#ADC_SMPR1_SMP16_2
 ((
uöt32_t
)0x00100000Ë

	)

1319 
	#ADC_SMPR1_SMP17
 ((
uöt32_t
)0x00E00000Ë

	)

1320 
	#ADC_SMPR1_SMP17_0
 ((
uöt32_t
)0x00200000Ë

	)

1321 
	#ADC_SMPR1_SMP17_1
 ((
uöt32_t
)0x00400000Ë

	)

1322 
	#ADC_SMPR1_SMP17_2
 ((
uöt32_t
)0x00800000Ë

	)

1323 
	#ADC_SMPR1_SMP18
 ((
uöt32_t
)0x07000000Ë

	)

1324 
	#ADC_SMPR1_SMP18_0
 ((
uöt32_t
)0x01000000Ë

	)

1325 
	#ADC_SMPR1_SMP18_1
 ((
uöt32_t
)0x02000000Ë

	)

1326 
	#ADC_SMPR1_SMP18_2
 ((
uöt32_t
)0x04000000Ë

	)

1329 
	#ADC_SMPR2_SMP0
 ((
uöt32_t
)0x00000007Ë

	)

1330 
	#ADC_SMPR2_SMP0_0
 ((
uöt32_t
)0x00000001Ë

	)

1331 
	#ADC_SMPR2_SMP0_1
 ((
uöt32_t
)0x00000002Ë

	)

1332 
	#ADC_SMPR2_SMP0_2
 ((
uöt32_t
)0x00000004Ë

	)

1333 
	#ADC_SMPR2_SMP1
 ((
uöt32_t
)0x00000038Ë

	)

1334 
	#ADC_SMPR2_SMP1_0
 ((
uöt32_t
)0x00000008Ë

	)

1335 
	#ADC_SMPR2_SMP1_1
 ((
uöt32_t
)0x00000010Ë

	)

1336 
	#ADC_SMPR2_SMP1_2
 ((
uöt32_t
)0x00000020Ë

	)

1337 
	#ADC_SMPR2_SMP2
 ((
uöt32_t
)0x000001C0Ë

	)

1338 
	#ADC_SMPR2_SMP2_0
 ((
uöt32_t
)0x00000040Ë

	)

1339 
	#ADC_SMPR2_SMP2_1
 ((
uöt32_t
)0x00000080Ë

	)

1340 
	#ADC_SMPR2_SMP2_2
 ((
uöt32_t
)0x00000100Ë

	)

1341 
	#ADC_SMPR2_SMP3
 ((
uöt32_t
)0x00000E00Ë

	)

1342 
	#ADC_SMPR2_SMP3_0
 ((
uöt32_t
)0x00000200Ë

	)

1343 
	#ADC_SMPR2_SMP3_1
 ((
uöt32_t
)0x00000400Ë

	)

1344 
	#ADC_SMPR2_SMP3_2
 ((
uöt32_t
)0x00000800Ë

	)

1345 
	#ADC_SMPR2_SMP4
 ((
uöt32_t
)0x00007000Ë

	)

1346 
	#ADC_SMPR2_SMP4_0
 ((
uöt32_t
)0x00001000Ë

	)

1347 
	#ADC_SMPR2_SMP4_1
 ((
uöt32_t
)0x00002000Ë

	)

1348 
	#ADC_SMPR2_SMP4_2
 ((
uöt32_t
)0x00004000Ë

	)

1349 
	#ADC_SMPR2_SMP5
 ((
uöt32_t
)0x00038000Ë

	)

1350 
	#ADC_SMPR2_SMP5_0
 ((
uöt32_t
)0x00008000Ë

	)

1351 
	#ADC_SMPR2_SMP5_1
 ((
uöt32_t
)0x00010000Ë

	)

1352 
	#ADC_SMPR2_SMP5_2
 ((
uöt32_t
)0x00020000Ë

	)

1353 
	#ADC_SMPR2_SMP6
 ((
uöt32_t
)0x001C0000Ë

	)

1354 
	#ADC_SMPR2_SMP6_0
 ((
uöt32_t
)0x00040000Ë

	)

1355 
	#ADC_SMPR2_SMP6_1
 ((
uöt32_t
)0x00080000Ë

	)

1356 
	#ADC_SMPR2_SMP6_2
 ((
uöt32_t
)0x00100000Ë

	)

1357 
	#ADC_SMPR2_SMP7
 ((
uöt32_t
)0x00E00000Ë

	)

1358 
	#ADC_SMPR2_SMP7_0
 ((
uöt32_t
)0x00200000Ë

	)

1359 
	#ADC_SMPR2_SMP7_1
 ((
uöt32_t
)0x00400000Ë

	)

1360 
	#ADC_SMPR2_SMP7_2
 ((
uöt32_t
)0x00800000Ë

	)

1361 
	#ADC_SMPR2_SMP8
 ((
uöt32_t
)0x07000000Ë

	)

1362 
	#ADC_SMPR2_SMP8_0
 ((
uöt32_t
)0x01000000Ë

	)

1363 
	#ADC_SMPR2_SMP8_1
 ((
uöt32_t
)0x02000000Ë

	)

1364 
	#ADC_SMPR2_SMP8_2
 ((
uöt32_t
)0x04000000Ë

	)

1365 
	#ADC_SMPR2_SMP9
 ((
uöt32_t
)0x38000000Ë

	)

1366 
	#ADC_SMPR2_SMP9_0
 ((
uöt32_t
)0x08000000Ë

	)

1367 
	#ADC_SMPR2_SMP9_1
 ((
uöt32_t
)0x10000000Ë

	)

1368 
	#ADC_SMPR2_SMP9_2
 ((
uöt32_t
)0x20000000Ë

	)

1371 
	#ADC_JOFR1_JOFFSET1
 ((
uöt16_t
)0x0FFFË

	)

1374 
	#ADC_JOFR2_JOFFSET2
 ((
uöt16_t
)0x0FFFË

	)

1377 
	#ADC_JOFR3_JOFFSET3
 ((
uöt16_t
)0x0FFFË

	)

1380 
	#ADC_JOFR4_JOFFSET4
 ((
uöt16_t
)0x0FFFË

	)

1383 
	#ADC_HTR_HT
 ((
uöt16_t
)0x0FFFË

	)

1386 
	#ADC_LTR_LT
 ((
uöt16_t
)0x0FFFË

	)

1389 
	#ADC_SQR1_SQ13
 ((
uöt32_t
)0x0000001FË

	)

1390 
	#ADC_SQR1_SQ13_0
 ((
uöt32_t
)0x00000001Ë

	)

1391 
	#ADC_SQR1_SQ13_1
 ((
uöt32_t
)0x00000002Ë

	)

1392 
	#ADC_SQR1_SQ13_2
 ((
uöt32_t
)0x00000004Ë

	)

1393 
	#ADC_SQR1_SQ13_3
 ((
uöt32_t
)0x00000008Ë

	)

1394 
	#ADC_SQR1_SQ13_4
 ((
uöt32_t
)0x00000010Ë

	)

1395 
	#ADC_SQR1_SQ14
 ((
uöt32_t
)0x000003E0Ë

	)

1396 
	#ADC_SQR1_SQ14_0
 ((
uöt32_t
)0x00000020Ë

	)

1397 
	#ADC_SQR1_SQ14_1
 ((
uöt32_t
)0x00000040Ë

	)

1398 
	#ADC_SQR1_SQ14_2
 ((
uöt32_t
)0x00000080Ë

	)

1399 
	#ADC_SQR1_SQ14_3
 ((
uöt32_t
)0x00000100Ë

	)

1400 
	#ADC_SQR1_SQ14_4
 ((
uöt32_t
)0x00000200Ë

	)

1401 
	#ADC_SQR1_SQ15
 ((
uöt32_t
)0x00007C00Ë

	)

1402 
	#ADC_SQR1_SQ15_0
 ((
uöt32_t
)0x00000400Ë

	)

1403 
	#ADC_SQR1_SQ15_1
 ((
uöt32_t
)0x00000800Ë

	)

1404 
	#ADC_SQR1_SQ15_2
 ((
uöt32_t
)0x00001000Ë

	)

1405 
	#ADC_SQR1_SQ15_3
 ((
uöt32_t
)0x00002000Ë

	)

1406 
	#ADC_SQR1_SQ15_4
 ((
uöt32_t
)0x00004000Ë

	)

1407 
	#ADC_SQR1_SQ16
 ((
uöt32_t
)0x000F8000Ë

	)

1408 
	#ADC_SQR1_SQ16_0
 ((
uöt32_t
)0x00008000Ë

	)

1409 
	#ADC_SQR1_SQ16_1
 ((
uöt32_t
)0x00010000Ë

	)

1410 
	#ADC_SQR1_SQ16_2
 ((
uöt32_t
)0x00020000Ë

	)

1411 
	#ADC_SQR1_SQ16_3
 ((
uöt32_t
)0x00040000Ë

	)

1412 
	#ADC_SQR1_SQ16_4
 ((
uöt32_t
)0x00080000Ë

	)

1413 
	#ADC_SQR1_L
 ((
uöt32_t
)0x00F00000Ë

	)

1414 
	#ADC_SQR1_L_0
 ((
uöt32_t
)0x00100000Ë

	)

1415 
	#ADC_SQR1_L_1
 ((
uöt32_t
)0x00200000Ë

	)

1416 
	#ADC_SQR1_L_2
 ((
uöt32_t
)0x00400000Ë

	)

1417 
	#ADC_SQR1_L_3
 ((
uöt32_t
)0x00800000Ë

	)

1420 
	#ADC_SQR2_SQ7
 ((
uöt32_t
)0x0000001FË

	)

1421 
	#ADC_SQR2_SQ7_0
 ((
uöt32_t
)0x00000001Ë

	)

1422 
	#ADC_SQR2_SQ7_1
 ((
uöt32_t
)0x00000002Ë

	)

1423 
	#ADC_SQR2_SQ7_2
 ((
uöt32_t
)0x00000004Ë

	)

1424 
	#ADC_SQR2_SQ7_3
 ((
uöt32_t
)0x00000008Ë

	)

1425 
	#ADC_SQR2_SQ7_4
 ((
uöt32_t
)0x00000010Ë

	)

1426 
	#ADC_SQR2_SQ8
 ((
uöt32_t
)0x000003E0Ë

	)

1427 
	#ADC_SQR2_SQ8_0
 ((
uöt32_t
)0x00000020Ë

	)

1428 
	#ADC_SQR2_SQ8_1
 ((
uöt32_t
)0x00000040Ë

	)

1429 
	#ADC_SQR2_SQ8_2
 ((
uöt32_t
)0x00000080Ë

	)

1430 
	#ADC_SQR2_SQ8_3
 ((
uöt32_t
)0x00000100Ë

	)

1431 
	#ADC_SQR2_SQ8_4
 ((
uöt32_t
)0x00000200Ë

	)

1432 
	#ADC_SQR2_SQ9
 ((
uöt32_t
)0x00007C00Ë

	)

1433 
	#ADC_SQR2_SQ9_0
 ((
uöt32_t
)0x00000400Ë

	)

1434 
	#ADC_SQR2_SQ9_1
 ((
uöt32_t
)0x00000800Ë

	)

1435 
	#ADC_SQR2_SQ9_2
 ((
uöt32_t
)0x00001000Ë

	)

1436 
	#ADC_SQR2_SQ9_3
 ((
uöt32_t
)0x00002000Ë

	)

1437 
	#ADC_SQR2_SQ9_4
 ((
uöt32_t
)0x00004000Ë

	)

1438 
	#ADC_SQR2_SQ10
 ((
uöt32_t
)0x000F8000Ë

	)

1439 
	#ADC_SQR2_SQ10_0
 ((
uöt32_t
)0x00008000Ë

	)

1440 
	#ADC_SQR2_SQ10_1
 ((
uöt32_t
)0x00010000Ë

	)

1441 
	#ADC_SQR2_SQ10_2
 ((
uöt32_t
)0x00020000Ë

	)

1442 
	#ADC_SQR2_SQ10_3
 ((
uöt32_t
)0x00040000Ë

	)

1443 
	#ADC_SQR2_SQ10_4
 ((
uöt32_t
)0x00080000Ë

	)

1444 
	#ADC_SQR2_SQ11
 ((
uöt32_t
)0x01F00000Ë

	)

1445 
	#ADC_SQR2_SQ11_0
 ((
uöt32_t
)0x00100000Ë

	)

1446 
	#ADC_SQR2_SQ11_1
 ((
uöt32_t
)0x00200000Ë

	)

1447 
	#ADC_SQR2_SQ11_2
 ((
uöt32_t
)0x00400000Ë

	)

1448 
	#ADC_SQR2_SQ11_3
 ((
uöt32_t
)0x00800000Ë

	)

1449 
	#ADC_SQR2_SQ11_4
 ((
uöt32_t
)0x01000000Ë

	)

1450 
	#ADC_SQR2_SQ12
 ((
uöt32_t
)0x3E000000Ë

	)

1451 
	#ADC_SQR2_SQ12_0
 ((
uöt32_t
)0x02000000Ë

	)

1452 
	#ADC_SQR2_SQ12_1
 ((
uöt32_t
)0x04000000Ë

	)

1453 
	#ADC_SQR2_SQ12_2
 ((
uöt32_t
)0x08000000Ë

	)

1454 
	#ADC_SQR2_SQ12_3
 ((
uöt32_t
)0x10000000Ë

	)

1455 
	#ADC_SQR2_SQ12_4
 ((
uöt32_t
)0x20000000Ë

	)

1458 
	#ADC_SQR3_SQ1
 ((
uöt32_t
)0x0000001FË

	)

1459 
	#ADC_SQR3_SQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

1460 
	#ADC_SQR3_SQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

1461 
	#ADC_SQR3_SQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

1462 
	#ADC_SQR3_SQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

1463 
	#ADC_SQR3_SQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

1464 
	#ADC_SQR3_SQ2
 ((
uöt32_t
)0x000003E0Ë

	)

1465 
	#ADC_SQR3_SQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

1466 
	#ADC_SQR3_SQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

1467 
	#ADC_SQR3_SQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

1468 
	#ADC_SQR3_SQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

1469 
	#ADC_SQR3_SQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

1470 
	#ADC_SQR3_SQ3
 ((
uöt32_t
)0x00007C00Ë

	)

1471 
	#ADC_SQR3_SQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

1472 
	#ADC_SQR3_SQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

1473 
	#ADC_SQR3_SQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

1474 
	#ADC_SQR3_SQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

1475 
	#ADC_SQR3_SQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

1476 
	#ADC_SQR3_SQ4
 ((
uöt32_t
)0x000F8000Ë

	)

1477 
	#ADC_SQR3_SQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

1478 
	#ADC_SQR3_SQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

1479 
	#ADC_SQR3_SQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

1480 
	#ADC_SQR3_SQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

1481 
	#ADC_SQR3_SQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

1482 
	#ADC_SQR3_SQ5
 ((
uöt32_t
)0x01F00000Ë

	)

1483 
	#ADC_SQR3_SQ5_0
 ((
uöt32_t
)0x00100000Ë

	)

1484 
	#ADC_SQR3_SQ5_1
 ((
uöt32_t
)0x00200000Ë

	)

1485 
	#ADC_SQR3_SQ5_2
 ((
uöt32_t
)0x00400000Ë

	)

1486 
	#ADC_SQR3_SQ5_3
 ((
uöt32_t
)0x00800000Ë

	)

1487 
	#ADC_SQR3_SQ5_4
 ((
uöt32_t
)0x01000000Ë

	)

1488 
	#ADC_SQR3_SQ6
 ((
uöt32_t
)0x3E000000Ë

	)

1489 
	#ADC_SQR3_SQ6_0
 ((
uöt32_t
)0x02000000Ë

	)

1490 
	#ADC_SQR3_SQ6_1
 ((
uöt32_t
)0x04000000Ë

	)

1491 
	#ADC_SQR3_SQ6_2
 ((
uöt32_t
)0x08000000Ë

	)

1492 
	#ADC_SQR3_SQ6_3
 ((
uöt32_t
)0x10000000Ë

	)

1493 
	#ADC_SQR3_SQ6_4
 ((
uöt32_t
)0x20000000Ë

	)

1496 
	#ADC_JSQR_JSQ1
 ((
uöt32_t
)0x0000001FË

	)

1497 
	#ADC_JSQR_JSQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

1498 
	#ADC_JSQR_JSQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

1499 
	#ADC_JSQR_JSQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

1500 
	#ADC_JSQR_JSQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

1501 
	#ADC_JSQR_JSQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

1502 
	#ADC_JSQR_JSQ2
 ((
uöt32_t
)0x000003E0Ë

	)

1503 
	#ADC_JSQR_JSQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

1504 
	#ADC_JSQR_JSQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

1505 
	#ADC_JSQR_JSQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

1506 
	#ADC_JSQR_JSQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

1507 
	#ADC_JSQR_JSQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

1508 
	#ADC_JSQR_JSQ3
 ((
uöt32_t
)0x00007C00Ë

	)

1509 
	#ADC_JSQR_JSQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

1510 
	#ADC_JSQR_JSQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

1511 
	#ADC_JSQR_JSQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

1512 
	#ADC_JSQR_JSQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

1513 
	#ADC_JSQR_JSQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

1514 
	#ADC_JSQR_JSQ4
 ((
uöt32_t
)0x000F8000Ë

	)

1515 
	#ADC_JSQR_JSQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

1516 
	#ADC_JSQR_JSQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

1517 
	#ADC_JSQR_JSQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

1518 
	#ADC_JSQR_JSQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

1519 
	#ADC_JSQR_JSQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

1520 
	#ADC_JSQR_JL
 ((
uöt32_t
)0x00300000Ë

	)

1521 
	#ADC_JSQR_JL_0
 ((
uöt32_t
)0x00100000Ë

	)

1522 
	#ADC_JSQR_JL_1
 ((
uöt32_t
)0x00200000Ë

	)

1525 
	#ADC_JDR1_JDATA
 ((
uöt16_t
)0xFFFFË

	)

1528 
	#ADC_JDR2_JDATA
 ((
uöt16_t
)0xFFFFË

	)

1531 
	#ADC_JDR3_JDATA
 ((
uöt16_t
)0xFFFFË

	)

1534 
	#ADC_JDR4_JDATA
 ((
uöt16_t
)0xFFFFË

	)

1537 
	#ADC_DR_DATA
 ((
uöt32_t
)0x0000FFFFË

	)

1538 
	#ADC_DR_ADC2DATA
 ((
uöt32_t
)0xFFFF0000Ë

	)

1541 
	#ADC_CSR_AWD1
 ((
uöt32_t
)0x00000001Ë

	)

1542 
	#ADC_CSR_EOC1
 ((
uöt32_t
)0x00000002Ë

	)

1543 
	#ADC_CSR_JEOC1
 ((
uöt32_t
)0x00000004Ë

	)

1544 
	#ADC_CSR_JSTRT1
 ((
uöt32_t
)0x00000008Ë

	)

1545 
	#ADC_CSR_STRT1
 ((
uöt32_t
)0x00000010Ë

	)

1546 
	#ADC_CSR_DOVR1
 ((
uöt32_t
)0x00000020Ë

	)

1547 
	#ADC_CSR_AWD2
 ((
uöt32_t
)0x00000100Ë

	)

1548 
	#ADC_CSR_EOC2
 ((
uöt32_t
)0x00000200Ë

	)

1549 
	#ADC_CSR_JEOC2
 ((
uöt32_t
)0x00000400Ë

	)

1550 
	#ADC_CSR_JSTRT2
 ((
uöt32_t
)0x00000800Ë

	)

1551 
	#ADC_CSR_STRT2
 ((
uöt32_t
)0x00001000Ë

	)

1552 
	#ADC_CSR_DOVR2
 ((
uöt32_t
)0x00002000Ë

	)

1553 
	#ADC_CSR_AWD3
 ((
uöt32_t
)0x00010000Ë

	)

1554 
	#ADC_CSR_EOC3
 ((
uöt32_t
)0x00020000Ë

	)

1555 
	#ADC_CSR_JEOC3
 ((
uöt32_t
)0x00040000Ë

	)

1556 
	#ADC_CSR_JSTRT3
 ((
uöt32_t
)0x00080000Ë

	)

1557 
	#ADC_CSR_STRT3
 ((
uöt32_t
)0x00100000Ë

	)

1558 
	#ADC_CSR_DOVR3
 ((
uöt32_t
)0x00200000Ë

	)

1561 
	#ADC_CCR_MULTI
 ((
uöt32_t
)0x0000001FË

	)

1562 
	#ADC_CCR_MULTI_0
 ((
uöt32_t
)0x00000001Ë

	)

1563 
	#ADC_CCR_MULTI_1
 ((
uöt32_t
)0x00000002Ë

	)

1564 
	#ADC_CCR_MULTI_2
 ((
uöt32_t
)0x00000004Ë

	)

1565 
	#ADC_CCR_MULTI_3
 ((
uöt32_t
)0x00000008Ë

	)

1566 
	#ADC_CCR_MULTI_4
 ((
uöt32_t
)0x00000010Ë

	)

1567 
	#ADC_CCR_DELAY
 ((
uöt32_t
)0x00000F00Ë

	)

1568 
	#ADC_CCR_DELAY_0
 ((
uöt32_t
)0x00000100Ë

	)

1569 
	#ADC_CCR_DELAY_1
 ((
uöt32_t
)0x00000200Ë

	)

1570 
	#ADC_CCR_DELAY_2
 ((
uöt32_t
)0x00000400Ë

	)

1571 
	#ADC_CCR_DELAY_3
 ((
uöt32_t
)0x00000800Ë

	)

1572 
	#ADC_CCR_DDS
 ((
uöt32_t
)0x00002000Ë

	)

1573 
	#ADC_CCR_DMA
 ((
uöt32_t
)0x0000C000Ë

	)

1574 
	#ADC_CCR_DMA_0
 ((
uöt32_t
)0x00004000Ë

	)

1575 
	#ADC_CCR_DMA_1
 ((
uöt32_t
)0x00008000Ë

	)

1576 
	#ADC_CCR_ADCPRE
 ((
uöt32_t
)0x00030000Ë

	)

1577 
	#ADC_CCR_ADCPRE_0
 ((
uöt32_t
)0x00010000Ë

	)

1578 
	#ADC_CCR_ADCPRE_1
 ((
uöt32_t
)0x00020000Ë

	)

1579 
	#ADC_CCR_VBATE
 ((
uöt32_t
)0x00400000Ë

	)

1580 
	#ADC_CCR_TSVREFE
 ((
uöt32_t
)0x00800000Ë

	)

1583 
	#ADC_CDR_DATA1
 ((
uöt32_t
)0x0000FFFFË

	)

1584 
	#ADC_CDR_DATA2
 ((
uöt32_t
)0xFFFF0000Ë

	)

1593 
	#CAN_MCR_INRQ
 ((
uöt16_t
)0x0001Ë

	)

1594 
	#CAN_MCR_SLEEP
 ((
uöt16_t
)0x0002Ë

	)

1595 
	#CAN_MCR_TXFP
 ((
uöt16_t
)0x0004Ë

	)

1596 
	#CAN_MCR_RFLM
 ((
uöt16_t
)0x0008Ë

	)

1597 
	#CAN_MCR_NART
 ((
uöt16_t
)0x0010Ë

	)

1598 
	#CAN_MCR_AWUM
 ((
uöt16_t
)0x0020Ë

	)

1599 
	#CAN_MCR_ABOM
 ((
uöt16_t
)0x0040Ë

	)

1600 
	#CAN_MCR_TTCM
 ((
uöt16_t
)0x0080Ë

	)

1601 
	#CAN_MCR_RESET
 ((
uöt16_t
)0x8000Ë

	)

1604 
	#CAN_MSR_INAK
 ((
uöt16_t
)0x0001Ë

	)

1605 
	#CAN_MSR_SLAK
 ((
uöt16_t
)0x0002Ë

	)

1606 
	#CAN_MSR_ERRI
 ((
uöt16_t
)0x0004Ë

	)

1607 
	#CAN_MSR_WKUI
 ((
uöt16_t
)0x0008Ë

	)

1608 
	#CAN_MSR_SLAKI
 ((
uöt16_t
)0x0010Ë

	)

1609 
	#CAN_MSR_TXM
 ((
uöt16_t
)0x0100Ë

	)

1610 
	#CAN_MSR_RXM
 ((
uöt16_t
)0x0200Ë

	)

1611 
	#CAN_MSR_SAMP
 ((
uöt16_t
)0x0400Ë

	)

1612 
	#CAN_MSR_RX
 ((
uöt16_t
)0x0800Ë

	)

1615 
	#CAN_TSR_RQCP0
 ((
uöt32_t
)0x00000001Ë

	)

1616 
	#CAN_TSR_TXOK0
 ((
uöt32_t
)0x00000002Ë

	)

1617 
	#CAN_TSR_ALST0
 ((
uöt32_t
)0x00000004Ë

	)

1618 
	#CAN_TSR_TERR0
 ((
uöt32_t
)0x00000008Ë

	)

1619 
	#CAN_TSR_ABRQ0
 ((
uöt32_t
)0x00000080Ë

	)

1620 
	#CAN_TSR_RQCP1
 ((
uöt32_t
)0x00000100Ë

	)

1621 
	#CAN_TSR_TXOK1
 ((
uöt32_t
)0x00000200Ë

	)

1622 
	#CAN_TSR_ALST1
 ((
uöt32_t
)0x00000400Ë

	)

1623 
	#CAN_TSR_TERR1
 ((
uöt32_t
)0x00000800Ë

	)

1624 
	#CAN_TSR_ABRQ1
 ((
uöt32_t
)0x00008000Ë

	)

1625 
	#CAN_TSR_RQCP2
 ((
uöt32_t
)0x00010000Ë

	)

1626 
	#CAN_TSR_TXOK2
 ((
uöt32_t
)0x00020000Ë

	)

1627 
	#CAN_TSR_ALST2
 ((
uöt32_t
)0x00040000Ë

	)

1628 
	#CAN_TSR_TERR2
 ((
uöt32_t
)0x00080000Ë

	)

1629 
	#CAN_TSR_ABRQ2
 ((
uöt32_t
)0x00800000Ë

	)

1630 
	#CAN_TSR_CODE
 ((
uöt32_t
)0x03000000Ë

	)

1632 
	#CAN_TSR_TME
 ((
uöt32_t
)0x1C000000Ë

	)

1633 
	#CAN_TSR_TME0
 ((
uöt32_t
)0x04000000Ë

	)

1634 
	#CAN_TSR_TME1
 ((
uöt32_t
)0x08000000Ë

	)

1635 
	#CAN_TSR_TME2
 ((
uöt32_t
)0x10000000Ë

	)

1637 
	#CAN_TSR_LOW
 ((
uöt32_t
)0xE0000000Ë

	)

1638 
	#CAN_TSR_LOW0
 ((
uöt32_t
)0x20000000Ë

	)

1639 
	#CAN_TSR_LOW1
 ((
uöt32_t
)0x40000000Ë

	)

1640 
	#CAN_TSR_LOW2
 ((
uöt32_t
)0x80000000Ë

	)

1643 
	#CAN_RF0R_FMP0
 ((
uöt8_t
)0x03Ë

	)

1644 
	#CAN_RF0R_FULL0
 ((
uöt8_t
)0x08Ë

	)

1645 
	#CAN_RF0R_FOVR0
 ((
uöt8_t
)0x10Ë

	)

1646 
	#CAN_RF0R_RFOM0
 ((
uöt8_t
)0x20Ë

	)

1649 
	#CAN_RF1R_FMP1
 ((
uöt8_t
)0x03Ë

	)

1650 
	#CAN_RF1R_FULL1
 ((
uöt8_t
)0x08Ë

	)

1651 
	#CAN_RF1R_FOVR1
 ((
uöt8_t
)0x10Ë

	)

1652 
	#CAN_RF1R_RFOM1
 ((
uöt8_t
)0x20Ë

	)

1655 
	#CAN_IER_TMEIE
 ((
uöt32_t
)0x00000001Ë

	)

1656 
	#CAN_IER_FMPIE0
 ((
uöt32_t
)0x00000002Ë

	)

1657 
	#CAN_IER_FFIE0
 ((
uöt32_t
)0x00000004Ë

	)

1658 
	#CAN_IER_FOVIE0
 ((
uöt32_t
)0x00000008Ë

	)

1659 
	#CAN_IER_FMPIE1
 ((
uöt32_t
)0x00000010Ë

	)

1660 
	#CAN_IER_FFIE1
 ((
uöt32_t
)0x00000020Ë

	)

1661 
	#CAN_IER_FOVIE1
 ((
uöt32_t
)0x00000040Ë

	)

1662 
	#CAN_IER_EWGIE
 ((
uöt32_t
)0x00000100Ë

	)

1663 
	#CAN_IER_EPVIE
 ((
uöt32_t
)0x00000200Ë

	)

1664 
	#CAN_IER_BOFIE
 ((
uöt32_t
)0x00000400Ë

	)

1665 
	#CAN_IER_LECIE
 ((
uöt32_t
)0x00000800Ë

	)

1666 
	#CAN_IER_ERRIE
 ((
uöt32_t
)0x00008000Ë

	)

1667 
	#CAN_IER_WKUIE
 ((
uöt32_t
)0x00010000Ë

	)

1668 
	#CAN_IER_SLKIE
 ((
uöt32_t
)0x00020000Ë

	)

1671 
	#CAN_ESR_EWGF
 ((
uöt32_t
)0x00000001Ë

	)

1672 
	#CAN_ESR_EPVF
 ((
uöt32_t
)0x00000002Ë

	)

1673 
	#CAN_ESR_BOFF
 ((
uöt32_t
)0x00000004Ë

	)

1675 
	#CAN_ESR_LEC
 ((
uöt32_t
)0x00000070Ë

	)

1676 
	#CAN_ESR_LEC_0
 ((
uöt32_t
)0x00000010Ë

	)

1677 
	#CAN_ESR_LEC_1
 ((
uöt32_t
)0x00000020Ë

	)

1678 
	#CAN_ESR_LEC_2
 ((
uöt32_t
)0x00000040Ë

	)

1680 
	#CAN_ESR_TEC
 ((
uöt32_t
)0x00FF0000Ë

	)

1681 
	#CAN_ESR_REC
 ((
uöt32_t
)0xFF000000Ë

	)

1684 
	#CAN_BTR_BRP
 ((
uöt32_t
)0x000003FFË

	)

1685 
	#CAN_BTR_TS1
 ((
uöt32_t
)0x000F0000Ë

	)

1686 
	#CAN_BTR_TS2
 ((
uöt32_t
)0x00700000Ë

	)

1687 
	#CAN_BTR_SJW
 ((
uöt32_t
)0x03000000Ë

	)

1688 
	#CAN_BTR_LBKM
 ((
uöt32_t
)0x40000000Ë

	)

1689 
	#CAN_BTR_SILM
 ((
uöt32_t
)0x80000000Ë

	)

1693 
	#CAN_TI0R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

1694 
	#CAN_TI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

1695 
	#CAN_TI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

1696 
	#CAN_TI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

1697 
	#CAN_TI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

1700 
	#CAN_TDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

1701 
	#CAN_TDT0R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

1702 
	#CAN_TDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

1705 
	#CAN_TDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

1706 
	#CAN_TDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

1707 
	#CAN_TDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

1708 
	#CAN_TDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

1711 
	#CAN_TDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

1712 
	#CAN_TDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

1713 
	#CAN_TDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

1714 
	#CAN_TDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

1717 
	#CAN_TI1R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

1718 
	#CAN_TI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

1719 
	#CAN_TI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

1720 
	#CAN_TI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

1721 
	#CAN_TI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

1724 
	#CAN_TDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

1725 
	#CAN_TDT1R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

1726 
	#CAN_TDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

1729 
	#CAN_TDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

1730 
	#CAN_TDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

1731 
	#CAN_TDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

1732 
	#CAN_TDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

1735 
	#CAN_TDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

1736 
	#CAN_TDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

1737 
	#CAN_TDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

1738 
	#CAN_TDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

1741 
	#CAN_TI2R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

1742 
	#CAN_TI2R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

1743 
	#CAN_TI2R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

1744 
	#CAN_TI2R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

1745 
	#CAN_TI2R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

1748 
	#CAN_TDT2R_DLC
 ((
uöt32_t
)0x0000000FË

	)

1749 
	#CAN_TDT2R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

1750 
	#CAN_TDT2R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

1753 
	#CAN_TDL2R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

1754 
	#CAN_TDL2R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

1755 
	#CAN_TDL2R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

1756 
	#CAN_TDL2R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

1759 
	#CAN_TDH2R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

1760 
	#CAN_TDH2R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

1761 
	#CAN_TDH2R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

1762 
	#CAN_TDH2R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

1765 
	#CAN_RI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

1766 
	#CAN_RI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

1767 
	#CAN_RI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

1768 
	#CAN_RI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

1771 
	#CAN_RDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

1772 
	#CAN_RDT0R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

1773 
	#CAN_RDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

1776 
	#CAN_RDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

1777 
	#CAN_RDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

1778 
	#CAN_RDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

1779 
	#CAN_RDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

1782 
	#CAN_RDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

1783 
	#CAN_RDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

1784 
	#CAN_RDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

1785 
	#CAN_RDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

1788 
	#CAN_RI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

1789 
	#CAN_RI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

1790 
	#CAN_RI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

1791 
	#CAN_RI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

1794 
	#CAN_RDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

1795 
	#CAN_RDT1R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

1796 
	#CAN_RDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

1799 
	#CAN_RDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

1800 
	#CAN_RDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

1801 
	#CAN_RDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

1802 
	#CAN_RDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

1805 
	#CAN_RDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

1806 
	#CAN_RDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

1807 
	#CAN_RDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

1808 
	#CAN_RDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

1812 
	#CAN_FMR_FINIT
 ((
uöt8_t
)0x01Ë

	)

1815 
	#CAN_FM1R_FBM
 ((
uöt16_t
)0x3FFFË

	)

1816 
	#CAN_FM1R_FBM0
 ((
uöt16_t
)0x0001Ë

	)

1817 
	#CAN_FM1R_FBM1
 ((
uöt16_t
)0x0002Ë

	)

1818 
	#CAN_FM1R_FBM2
 ((
uöt16_t
)0x0004Ë

	)

1819 
	#CAN_FM1R_FBM3
 ((
uöt16_t
)0x0008Ë

	)

1820 
	#CAN_FM1R_FBM4
 ((
uöt16_t
)0x0010Ë

	)

1821 
	#CAN_FM1R_FBM5
 ((
uöt16_t
)0x0020Ë

	)

1822 
	#CAN_FM1R_FBM6
 ((
uöt16_t
)0x0040Ë

	)

1823 
	#CAN_FM1R_FBM7
 ((
uöt16_t
)0x0080Ë

	)

1824 
	#CAN_FM1R_FBM8
 ((
uöt16_t
)0x0100Ë

	)

1825 
	#CAN_FM1R_FBM9
 ((
uöt16_t
)0x0200Ë

	)

1826 
	#CAN_FM1R_FBM10
 ((
uöt16_t
)0x0400Ë

	)

1827 
	#CAN_FM1R_FBM11
 ((
uöt16_t
)0x0800Ë

	)

1828 
	#CAN_FM1R_FBM12
 ((
uöt16_t
)0x1000Ë

	)

1829 
	#CAN_FM1R_FBM13
 ((
uöt16_t
)0x2000Ë

	)

1832 
	#CAN_FS1R_FSC
 ((
uöt16_t
)0x3FFFË

	)

1833 
	#CAN_FS1R_FSC0
 ((
uöt16_t
)0x0001Ë

	)

1834 
	#CAN_FS1R_FSC1
 ((
uöt16_t
)0x0002Ë

	)

1835 
	#CAN_FS1R_FSC2
 ((
uöt16_t
)0x0004Ë

	)

1836 
	#CAN_FS1R_FSC3
 ((
uöt16_t
)0x0008Ë

	)

1837 
	#CAN_FS1R_FSC4
 ((
uöt16_t
)0x0010Ë

	)

1838 
	#CAN_FS1R_FSC5
 ((
uöt16_t
)0x0020Ë

	)

1839 
	#CAN_FS1R_FSC6
 ((
uöt16_t
)0x0040Ë

	)

1840 
	#CAN_FS1R_FSC7
 ((
uöt16_t
)0x0080Ë

	)

1841 
	#CAN_FS1R_FSC8
 ((
uöt16_t
)0x0100Ë

	)

1842 
	#CAN_FS1R_FSC9
 ((
uöt16_t
)0x0200Ë

	)

1843 
	#CAN_FS1R_FSC10
 ((
uöt16_t
)0x0400Ë

	)

1844 
	#CAN_FS1R_FSC11
 ((
uöt16_t
)0x0800Ë

	)

1845 
	#CAN_FS1R_FSC12
 ((
uöt16_t
)0x1000Ë

	)

1846 
	#CAN_FS1R_FSC13
 ((
uöt16_t
)0x2000Ë

	)

1849 
	#CAN_FFA1R_FFA
 ((
uöt16_t
)0x3FFFË

	)

1850 
	#CAN_FFA1R_FFA0
 ((
uöt16_t
)0x0001Ë

	)

1851 
	#CAN_FFA1R_FFA1
 ((
uöt16_t
)0x0002Ë

	)

1852 
	#CAN_FFA1R_FFA2
 ((
uöt16_t
)0x0004Ë

	)

1853 
	#CAN_FFA1R_FFA3
 ((
uöt16_t
)0x0008Ë

	)

1854 
	#CAN_FFA1R_FFA4
 ((
uöt16_t
)0x0010Ë

	)

1855 
	#CAN_FFA1R_FFA5
 ((
uöt16_t
)0x0020Ë

	)

1856 
	#CAN_FFA1R_FFA6
 ((
uöt16_t
)0x0040Ë

	)

1857 
	#CAN_FFA1R_FFA7
 ((
uöt16_t
)0x0080Ë

	)

1858 
	#CAN_FFA1R_FFA8
 ((
uöt16_t
)0x0100Ë

	)

1859 
	#CAN_FFA1R_FFA9
 ((
uöt16_t
)0x0200Ë

	)

1860 
	#CAN_FFA1R_FFA10
 ((
uöt16_t
)0x0400Ë

	)

1861 
	#CAN_FFA1R_FFA11
 ((
uöt16_t
)0x0800Ë

	)

1862 
	#CAN_FFA1R_FFA12
 ((
uöt16_t
)0x1000Ë

	)

1863 
	#CAN_FFA1R_FFA13
 ((
uöt16_t
)0x2000Ë

	)

1866 
	#CAN_FA1R_FACT
 ((
uöt16_t
)0x3FFFË

	)

1867 
	#CAN_FA1R_FACT0
 ((
uöt16_t
)0x0001Ë

	)

1868 
	#CAN_FA1R_FACT1
 ((
uöt16_t
)0x0002Ë

	)

1869 
	#CAN_FA1R_FACT2
 ((
uöt16_t
)0x0004Ë

	)

1870 
	#CAN_FA1R_FACT3
 ((
uöt16_t
)0x0008Ë

	)

1871 
	#CAN_FA1R_FACT4
 ((
uöt16_t
)0x0010Ë

	)

1872 
	#CAN_FA1R_FACT5
 ((
uöt16_t
)0x0020Ë

	)

1873 
	#CAN_FA1R_FACT6
 ((
uöt16_t
)0x0040Ë

	)

1874 
	#CAN_FA1R_FACT7
 ((
uöt16_t
)0x0080Ë

	)

1875 
	#CAN_FA1R_FACT8
 ((
uöt16_t
)0x0100Ë

	)

1876 
	#CAN_FA1R_FACT9
 ((
uöt16_t
)0x0200Ë

	)

1877 
	#CAN_FA1R_FACT10
 ((
uöt16_t
)0x0400Ë

	)

1878 
	#CAN_FA1R_FACT11
 ((
uöt16_t
)0x0800Ë

	)

1879 
	#CAN_FA1R_FACT12
 ((
uöt16_t
)0x1000Ë

	)

1880 
	#CAN_FA1R_FACT13
 ((
uöt16_t
)0x2000Ë

	)

1883 
	#CAN_F0R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

1884 
	#CAN_F0R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

1885 
	#CAN_F0R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

1886 
	#CAN_F0R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

1887 
	#CAN_F0R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

1888 
	#CAN_F0R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

1889 
	#CAN_F0R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

1890 
	#CAN_F0R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

1891 
	#CAN_F0R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

1892 
	#CAN_F0R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

1893 
	#CAN_F0R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

1894 
	#CAN_F0R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

1895 
	#CAN_F0R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

1896 
	#CAN_F0R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

1897 
	#CAN_F0R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

1898 
	#CAN_F0R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

1899 
	#CAN_F0R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

1900 
	#CAN_F0R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

1901 
	#CAN_F0R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

1902 
	#CAN_F0R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

1903 
	#CAN_F0R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

1904 
	#CAN_F0R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

1905 
	#CAN_F0R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

1906 
	#CAN_F0R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

1907 
	#CAN_F0R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

1908 
	#CAN_F0R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

1909 
	#CAN_F0R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

1910 
	#CAN_F0R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

1911 
	#CAN_F0R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

1912 
	#CAN_F0R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

1913 
	#CAN_F0R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

1914 
	#CAN_F0R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

1917 
	#CAN_F1R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

1918 
	#CAN_F1R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

1919 
	#CAN_F1R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

1920 
	#CAN_F1R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

1921 
	#CAN_F1R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

1922 
	#CAN_F1R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

1923 
	#CAN_F1R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

1924 
	#CAN_F1R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

1925 
	#CAN_F1R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

1926 
	#CAN_F1R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

1927 
	#CAN_F1R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

1928 
	#CAN_F1R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

1929 
	#CAN_F1R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

1930 
	#CAN_F1R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

1931 
	#CAN_F1R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

1932 
	#CAN_F1R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

1933 
	#CAN_F1R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

1934 
	#CAN_F1R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

1935 
	#CAN_F1R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

1936 
	#CAN_F1R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

1937 
	#CAN_F1R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

1938 
	#CAN_F1R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

1939 
	#CAN_F1R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

1940 
	#CAN_F1R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

1941 
	#CAN_F1R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

1942 
	#CAN_F1R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

1943 
	#CAN_F1R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

1944 
	#CAN_F1R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

1945 
	#CAN_F1R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

1946 
	#CAN_F1R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

1947 
	#CAN_F1R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

1948 
	#CAN_F1R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

1951 
	#CAN_F2R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

1952 
	#CAN_F2R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

1953 
	#CAN_F2R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

1954 
	#CAN_F2R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

1955 
	#CAN_F2R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

1956 
	#CAN_F2R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

1957 
	#CAN_F2R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

1958 
	#CAN_F2R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

1959 
	#CAN_F2R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

1960 
	#CAN_F2R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

1961 
	#CAN_F2R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

1962 
	#CAN_F2R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

1963 
	#CAN_F2R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

1964 
	#CAN_F2R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

1965 
	#CAN_F2R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

1966 
	#CAN_F2R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

1967 
	#CAN_F2R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

1968 
	#CAN_F2R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

1969 
	#CAN_F2R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

1970 
	#CAN_F2R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

1971 
	#CAN_F2R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

1972 
	#CAN_F2R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

1973 
	#CAN_F2R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

1974 
	#CAN_F2R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

1975 
	#CAN_F2R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

1976 
	#CAN_F2R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

1977 
	#CAN_F2R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

1978 
	#CAN_F2R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

1979 
	#CAN_F2R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

1980 
	#CAN_F2R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

1981 
	#CAN_F2R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

1982 
	#CAN_F2R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

1985 
	#CAN_F3R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

1986 
	#CAN_F3R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

1987 
	#CAN_F3R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

1988 
	#CAN_F3R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

1989 
	#CAN_F3R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

1990 
	#CAN_F3R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

1991 
	#CAN_F3R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

1992 
	#CAN_F3R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

1993 
	#CAN_F3R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

1994 
	#CAN_F3R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

1995 
	#CAN_F3R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

1996 
	#CAN_F3R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

1997 
	#CAN_F3R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

1998 
	#CAN_F3R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

1999 
	#CAN_F3R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2000 
	#CAN_F3R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2001 
	#CAN_F3R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2002 
	#CAN_F3R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2003 
	#CAN_F3R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2004 
	#CAN_F3R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2005 
	#CAN_F3R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2006 
	#CAN_F3R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2007 
	#CAN_F3R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2008 
	#CAN_F3R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2009 
	#CAN_F3R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2010 
	#CAN_F3R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2011 
	#CAN_F3R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2012 
	#CAN_F3R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2013 
	#CAN_F3R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2014 
	#CAN_F3R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2015 
	#CAN_F3R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2016 
	#CAN_F3R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2019 
	#CAN_F4R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2020 
	#CAN_F4R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2021 
	#CAN_F4R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2022 
	#CAN_F4R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2023 
	#CAN_F4R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2024 
	#CAN_F4R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2025 
	#CAN_F4R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2026 
	#CAN_F4R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2027 
	#CAN_F4R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2028 
	#CAN_F4R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2029 
	#CAN_F4R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2030 
	#CAN_F4R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2031 
	#CAN_F4R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2032 
	#CAN_F4R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2033 
	#CAN_F4R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2034 
	#CAN_F4R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2035 
	#CAN_F4R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2036 
	#CAN_F4R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2037 
	#CAN_F4R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2038 
	#CAN_F4R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2039 
	#CAN_F4R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2040 
	#CAN_F4R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2041 
	#CAN_F4R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2042 
	#CAN_F4R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2043 
	#CAN_F4R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2044 
	#CAN_F4R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2045 
	#CAN_F4R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2046 
	#CAN_F4R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2047 
	#CAN_F4R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2048 
	#CAN_F4R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2049 
	#CAN_F4R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2050 
	#CAN_F4R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2053 
	#CAN_F5R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2054 
	#CAN_F5R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2055 
	#CAN_F5R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2056 
	#CAN_F5R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2057 
	#CAN_F5R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2058 
	#CAN_F5R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2059 
	#CAN_F5R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2060 
	#CAN_F5R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2061 
	#CAN_F5R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2062 
	#CAN_F5R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2063 
	#CAN_F5R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2064 
	#CAN_F5R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2065 
	#CAN_F5R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2066 
	#CAN_F5R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2067 
	#CAN_F5R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2068 
	#CAN_F5R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2069 
	#CAN_F5R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2070 
	#CAN_F5R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2071 
	#CAN_F5R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2072 
	#CAN_F5R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2073 
	#CAN_F5R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2074 
	#CAN_F5R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2075 
	#CAN_F5R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2076 
	#CAN_F5R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2077 
	#CAN_F5R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2078 
	#CAN_F5R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2079 
	#CAN_F5R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2080 
	#CAN_F5R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2081 
	#CAN_F5R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2082 
	#CAN_F5R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2083 
	#CAN_F5R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2084 
	#CAN_F5R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2087 
	#CAN_F6R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2088 
	#CAN_F6R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2089 
	#CAN_F6R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2090 
	#CAN_F6R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2091 
	#CAN_F6R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2092 
	#CAN_F6R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2093 
	#CAN_F6R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2094 
	#CAN_F6R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2095 
	#CAN_F6R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2096 
	#CAN_F6R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2097 
	#CAN_F6R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2098 
	#CAN_F6R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2099 
	#CAN_F6R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2100 
	#CAN_F6R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2101 
	#CAN_F6R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2102 
	#CAN_F6R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2103 
	#CAN_F6R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2104 
	#CAN_F6R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2105 
	#CAN_F6R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2106 
	#CAN_F6R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2107 
	#CAN_F6R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2108 
	#CAN_F6R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2109 
	#CAN_F6R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2110 
	#CAN_F6R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2111 
	#CAN_F6R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2112 
	#CAN_F6R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2113 
	#CAN_F6R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2114 
	#CAN_F6R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2115 
	#CAN_F6R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2116 
	#CAN_F6R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2117 
	#CAN_F6R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2118 
	#CAN_F6R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2121 
	#CAN_F7R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2122 
	#CAN_F7R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2123 
	#CAN_F7R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2124 
	#CAN_F7R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2125 
	#CAN_F7R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2126 
	#CAN_F7R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2127 
	#CAN_F7R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2128 
	#CAN_F7R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2129 
	#CAN_F7R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2130 
	#CAN_F7R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2131 
	#CAN_F7R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2132 
	#CAN_F7R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2133 
	#CAN_F7R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2134 
	#CAN_F7R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2135 
	#CAN_F7R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2136 
	#CAN_F7R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2137 
	#CAN_F7R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2138 
	#CAN_F7R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2139 
	#CAN_F7R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2140 
	#CAN_F7R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2141 
	#CAN_F7R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2142 
	#CAN_F7R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2143 
	#CAN_F7R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2144 
	#CAN_F7R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2145 
	#CAN_F7R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2146 
	#CAN_F7R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2147 
	#CAN_F7R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2148 
	#CAN_F7R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2149 
	#CAN_F7R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2150 
	#CAN_F7R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2151 
	#CAN_F7R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2152 
	#CAN_F7R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2155 
	#CAN_F8R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2156 
	#CAN_F8R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2157 
	#CAN_F8R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2158 
	#CAN_F8R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2159 
	#CAN_F8R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2160 
	#CAN_F8R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2161 
	#CAN_F8R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2162 
	#CAN_F8R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2163 
	#CAN_F8R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2164 
	#CAN_F8R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2165 
	#CAN_F8R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2166 
	#CAN_F8R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2167 
	#CAN_F8R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2168 
	#CAN_F8R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2169 
	#CAN_F8R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2170 
	#CAN_F8R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2171 
	#CAN_F8R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2172 
	#CAN_F8R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2173 
	#CAN_F8R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2174 
	#CAN_F8R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2175 
	#CAN_F8R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2176 
	#CAN_F8R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2177 
	#CAN_F8R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2178 
	#CAN_F8R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2179 
	#CAN_F8R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2180 
	#CAN_F8R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2181 
	#CAN_F8R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2182 
	#CAN_F8R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2183 
	#CAN_F8R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2184 
	#CAN_F8R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2185 
	#CAN_F8R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2186 
	#CAN_F8R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2189 
	#CAN_F9R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2190 
	#CAN_F9R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2191 
	#CAN_F9R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2192 
	#CAN_F9R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2193 
	#CAN_F9R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2194 
	#CAN_F9R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2195 
	#CAN_F9R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2196 
	#CAN_F9R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2197 
	#CAN_F9R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2198 
	#CAN_F9R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2199 
	#CAN_F9R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2200 
	#CAN_F9R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2201 
	#CAN_F9R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2202 
	#CAN_F9R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2203 
	#CAN_F9R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2204 
	#CAN_F9R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2205 
	#CAN_F9R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2206 
	#CAN_F9R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2207 
	#CAN_F9R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2208 
	#CAN_F9R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2209 
	#CAN_F9R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2210 
	#CAN_F9R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2211 
	#CAN_F9R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2212 
	#CAN_F9R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2213 
	#CAN_F9R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2214 
	#CAN_F9R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2215 
	#CAN_F9R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2216 
	#CAN_F9R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2217 
	#CAN_F9R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2218 
	#CAN_F9R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2219 
	#CAN_F9R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2220 
	#CAN_F9R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2223 
	#CAN_F10R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2224 
	#CAN_F10R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2225 
	#CAN_F10R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2226 
	#CAN_F10R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2227 
	#CAN_F10R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2228 
	#CAN_F10R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2229 
	#CAN_F10R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2230 
	#CAN_F10R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2231 
	#CAN_F10R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2232 
	#CAN_F10R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2233 
	#CAN_F10R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2234 
	#CAN_F10R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2235 
	#CAN_F10R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2236 
	#CAN_F10R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2237 
	#CAN_F10R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2238 
	#CAN_F10R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2239 
	#CAN_F10R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2240 
	#CAN_F10R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2241 
	#CAN_F10R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2242 
	#CAN_F10R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2243 
	#CAN_F10R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2244 
	#CAN_F10R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2245 
	#CAN_F10R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2246 
	#CAN_F10R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2247 
	#CAN_F10R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2248 
	#CAN_F10R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2249 
	#CAN_F10R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2250 
	#CAN_F10R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2251 
	#CAN_F10R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2252 
	#CAN_F10R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2253 
	#CAN_F10R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2254 
	#CAN_F10R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2257 
	#CAN_F11R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2258 
	#CAN_F11R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2259 
	#CAN_F11R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2260 
	#CAN_F11R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2261 
	#CAN_F11R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2262 
	#CAN_F11R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2263 
	#CAN_F11R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2264 
	#CAN_F11R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2265 
	#CAN_F11R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2266 
	#CAN_F11R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2267 
	#CAN_F11R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2268 
	#CAN_F11R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2269 
	#CAN_F11R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2270 
	#CAN_F11R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2271 
	#CAN_F11R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2272 
	#CAN_F11R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2273 
	#CAN_F11R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2274 
	#CAN_F11R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2275 
	#CAN_F11R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2276 
	#CAN_F11R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2277 
	#CAN_F11R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2278 
	#CAN_F11R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2279 
	#CAN_F11R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2280 
	#CAN_F11R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2281 
	#CAN_F11R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2282 
	#CAN_F11R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2283 
	#CAN_F11R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2284 
	#CAN_F11R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2285 
	#CAN_F11R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2286 
	#CAN_F11R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2287 
	#CAN_F11R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2288 
	#CAN_F11R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2291 
	#CAN_F12R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2292 
	#CAN_F12R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2293 
	#CAN_F12R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2294 
	#CAN_F12R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2295 
	#CAN_F12R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2296 
	#CAN_F12R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2297 
	#CAN_F12R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2298 
	#CAN_F12R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2299 
	#CAN_F12R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2300 
	#CAN_F12R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2301 
	#CAN_F12R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2302 
	#CAN_F12R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2303 
	#CAN_F12R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2304 
	#CAN_F12R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2305 
	#CAN_F12R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2306 
	#CAN_F12R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2307 
	#CAN_F12R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2308 
	#CAN_F12R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2309 
	#CAN_F12R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2310 
	#CAN_F12R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2311 
	#CAN_F12R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2312 
	#CAN_F12R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2313 
	#CAN_F12R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2314 
	#CAN_F12R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2315 
	#CAN_F12R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2316 
	#CAN_F12R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2317 
	#CAN_F12R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2318 
	#CAN_F12R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2319 
	#CAN_F12R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2320 
	#CAN_F12R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2321 
	#CAN_F12R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2322 
	#CAN_F12R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2325 
	#CAN_F13R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2326 
	#CAN_F13R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2327 
	#CAN_F13R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2328 
	#CAN_F13R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2329 
	#CAN_F13R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2330 
	#CAN_F13R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2331 
	#CAN_F13R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2332 
	#CAN_F13R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2333 
	#CAN_F13R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2334 
	#CAN_F13R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2335 
	#CAN_F13R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2336 
	#CAN_F13R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2337 
	#CAN_F13R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2338 
	#CAN_F13R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2339 
	#CAN_F13R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2340 
	#CAN_F13R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2341 
	#CAN_F13R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2342 
	#CAN_F13R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2343 
	#CAN_F13R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2344 
	#CAN_F13R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2345 
	#CAN_F13R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2346 
	#CAN_F13R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2347 
	#CAN_F13R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2348 
	#CAN_F13R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2349 
	#CAN_F13R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2350 
	#CAN_F13R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2351 
	#CAN_F13R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2352 
	#CAN_F13R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2353 
	#CAN_F13R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2354 
	#CAN_F13R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2355 
	#CAN_F13R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2356 
	#CAN_F13R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2359 
	#CAN_F0R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2360 
	#CAN_F0R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2361 
	#CAN_F0R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2362 
	#CAN_F0R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2363 
	#CAN_F0R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2364 
	#CAN_F0R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2365 
	#CAN_F0R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2366 
	#CAN_F0R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2367 
	#CAN_F0R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2368 
	#CAN_F0R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2369 
	#CAN_F0R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2370 
	#CAN_F0R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2371 
	#CAN_F0R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2372 
	#CAN_F0R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2373 
	#CAN_F0R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2374 
	#CAN_F0R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2375 
	#CAN_F0R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2376 
	#CAN_F0R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2377 
	#CAN_F0R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2378 
	#CAN_F0R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2379 
	#CAN_F0R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2380 
	#CAN_F0R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2381 
	#CAN_F0R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2382 
	#CAN_F0R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2383 
	#CAN_F0R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2384 
	#CAN_F0R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2385 
	#CAN_F0R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2386 
	#CAN_F0R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2387 
	#CAN_F0R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2388 
	#CAN_F0R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2389 
	#CAN_F0R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2390 
	#CAN_F0R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2393 
	#CAN_F1R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2394 
	#CAN_F1R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2395 
	#CAN_F1R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2396 
	#CAN_F1R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2397 
	#CAN_F1R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2398 
	#CAN_F1R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2399 
	#CAN_F1R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2400 
	#CAN_F1R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2401 
	#CAN_F1R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2402 
	#CAN_F1R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2403 
	#CAN_F1R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2404 
	#CAN_F1R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2405 
	#CAN_F1R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2406 
	#CAN_F1R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2407 
	#CAN_F1R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2408 
	#CAN_F1R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2409 
	#CAN_F1R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2410 
	#CAN_F1R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2411 
	#CAN_F1R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2412 
	#CAN_F1R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2413 
	#CAN_F1R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2414 
	#CAN_F1R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2415 
	#CAN_F1R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2416 
	#CAN_F1R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2417 
	#CAN_F1R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2418 
	#CAN_F1R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2419 
	#CAN_F1R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2420 
	#CAN_F1R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2421 
	#CAN_F1R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2422 
	#CAN_F1R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2423 
	#CAN_F1R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2424 
	#CAN_F1R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2427 
	#CAN_F2R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2428 
	#CAN_F2R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2429 
	#CAN_F2R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2430 
	#CAN_F2R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2431 
	#CAN_F2R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2432 
	#CAN_F2R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2433 
	#CAN_F2R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2434 
	#CAN_F2R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2435 
	#CAN_F2R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2436 
	#CAN_F2R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2437 
	#CAN_F2R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2438 
	#CAN_F2R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2439 
	#CAN_F2R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2440 
	#CAN_F2R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2441 
	#CAN_F2R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2442 
	#CAN_F2R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2443 
	#CAN_F2R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2444 
	#CAN_F2R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2445 
	#CAN_F2R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2446 
	#CAN_F2R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2447 
	#CAN_F2R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2448 
	#CAN_F2R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2449 
	#CAN_F2R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2450 
	#CAN_F2R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2451 
	#CAN_F2R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2452 
	#CAN_F2R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2453 
	#CAN_F2R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2454 
	#CAN_F2R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2455 
	#CAN_F2R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2456 
	#CAN_F2R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2457 
	#CAN_F2R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2458 
	#CAN_F2R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2461 
	#CAN_F3R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2462 
	#CAN_F3R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2463 
	#CAN_F3R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2464 
	#CAN_F3R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2465 
	#CAN_F3R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2466 
	#CAN_F3R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2467 
	#CAN_F3R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2468 
	#CAN_F3R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2469 
	#CAN_F3R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2470 
	#CAN_F3R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2471 
	#CAN_F3R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2472 
	#CAN_F3R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2473 
	#CAN_F3R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2474 
	#CAN_F3R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2475 
	#CAN_F3R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2476 
	#CAN_F3R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2477 
	#CAN_F3R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2478 
	#CAN_F3R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2479 
	#CAN_F3R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2480 
	#CAN_F3R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2481 
	#CAN_F3R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2482 
	#CAN_F3R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2483 
	#CAN_F3R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2484 
	#CAN_F3R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2485 
	#CAN_F3R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2486 
	#CAN_F3R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2487 
	#CAN_F3R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2488 
	#CAN_F3R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2489 
	#CAN_F3R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2490 
	#CAN_F3R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2491 
	#CAN_F3R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2492 
	#CAN_F3R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2495 
	#CAN_F4R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2496 
	#CAN_F4R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2497 
	#CAN_F4R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2498 
	#CAN_F4R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2499 
	#CAN_F4R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2500 
	#CAN_F4R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2501 
	#CAN_F4R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2502 
	#CAN_F4R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2503 
	#CAN_F4R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2504 
	#CAN_F4R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2505 
	#CAN_F4R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2506 
	#CAN_F4R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2507 
	#CAN_F4R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2508 
	#CAN_F4R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2509 
	#CAN_F4R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2510 
	#CAN_F4R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2511 
	#CAN_F4R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2512 
	#CAN_F4R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2513 
	#CAN_F4R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2514 
	#CAN_F4R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2515 
	#CAN_F4R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2516 
	#CAN_F4R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2517 
	#CAN_F4R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2518 
	#CAN_F4R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2519 
	#CAN_F4R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2520 
	#CAN_F4R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2521 
	#CAN_F4R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2522 
	#CAN_F4R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2523 
	#CAN_F4R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2524 
	#CAN_F4R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2525 
	#CAN_F4R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2526 
	#CAN_F4R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2529 
	#CAN_F5R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2530 
	#CAN_F5R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2531 
	#CAN_F5R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2532 
	#CAN_F5R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2533 
	#CAN_F5R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2534 
	#CAN_F5R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2535 
	#CAN_F5R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2536 
	#CAN_F5R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2537 
	#CAN_F5R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2538 
	#CAN_F5R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2539 
	#CAN_F5R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2540 
	#CAN_F5R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2541 
	#CAN_F5R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2542 
	#CAN_F5R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2543 
	#CAN_F5R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2544 
	#CAN_F5R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2545 
	#CAN_F5R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2546 
	#CAN_F5R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2547 
	#CAN_F5R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2548 
	#CAN_F5R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2549 
	#CAN_F5R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2550 
	#CAN_F5R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2551 
	#CAN_F5R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2552 
	#CAN_F5R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2553 
	#CAN_F5R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2554 
	#CAN_F5R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2555 
	#CAN_F5R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2556 
	#CAN_F5R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2557 
	#CAN_F5R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2558 
	#CAN_F5R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2559 
	#CAN_F5R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2560 
	#CAN_F5R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2563 
	#CAN_F6R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2564 
	#CAN_F6R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2565 
	#CAN_F6R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2566 
	#CAN_F6R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2567 
	#CAN_F6R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2568 
	#CAN_F6R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2569 
	#CAN_F6R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2570 
	#CAN_F6R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2571 
	#CAN_F6R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2572 
	#CAN_F6R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2573 
	#CAN_F6R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2574 
	#CAN_F6R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2575 
	#CAN_F6R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2576 
	#CAN_F6R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2577 
	#CAN_F6R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2578 
	#CAN_F6R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2579 
	#CAN_F6R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2580 
	#CAN_F6R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2581 
	#CAN_F6R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2582 
	#CAN_F6R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2583 
	#CAN_F6R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2584 
	#CAN_F6R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2585 
	#CAN_F6R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2586 
	#CAN_F6R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2587 
	#CAN_F6R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2588 
	#CAN_F6R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2589 
	#CAN_F6R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2590 
	#CAN_F6R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2591 
	#CAN_F6R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2592 
	#CAN_F6R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2593 
	#CAN_F6R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2594 
	#CAN_F6R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2597 
	#CAN_F7R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2598 
	#CAN_F7R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2599 
	#CAN_F7R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2600 
	#CAN_F7R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2601 
	#CAN_F7R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2602 
	#CAN_F7R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2603 
	#CAN_F7R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2604 
	#CAN_F7R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2605 
	#CAN_F7R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2606 
	#CAN_F7R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2607 
	#CAN_F7R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2608 
	#CAN_F7R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2609 
	#CAN_F7R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2610 
	#CAN_F7R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2611 
	#CAN_F7R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2612 
	#CAN_F7R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2613 
	#CAN_F7R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2614 
	#CAN_F7R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2615 
	#CAN_F7R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2616 
	#CAN_F7R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2617 
	#CAN_F7R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2618 
	#CAN_F7R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2619 
	#CAN_F7R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2620 
	#CAN_F7R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2621 
	#CAN_F7R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2622 
	#CAN_F7R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2623 
	#CAN_F7R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2624 
	#CAN_F7R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2625 
	#CAN_F7R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2626 
	#CAN_F7R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2627 
	#CAN_F7R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2628 
	#CAN_F7R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2631 
	#CAN_F8R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2632 
	#CAN_F8R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2633 
	#CAN_F8R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2634 
	#CAN_F8R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2635 
	#CAN_F8R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2636 
	#CAN_F8R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2637 
	#CAN_F8R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2638 
	#CAN_F8R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2639 
	#CAN_F8R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2640 
	#CAN_F8R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2641 
	#CAN_F8R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2642 
	#CAN_F8R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2643 
	#CAN_F8R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2644 
	#CAN_F8R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2645 
	#CAN_F8R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2646 
	#CAN_F8R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2647 
	#CAN_F8R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2648 
	#CAN_F8R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2649 
	#CAN_F8R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2650 
	#CAN_F8R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2651 
	#CAN_F8R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2652 
	#CAN_F8R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2653 
	#CAN_F8R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2654 
	#CAN_F8R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2655 
	#CAN_F8R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2656 
	#CAN_F8R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2657 
	#CAN_F8R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2658 
	#CAN_F8R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2659 
	#CAN_F8R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2660 
	#CAN_F8R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2661 
	#CAN_F8R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2662 
	#CAN_F8R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2665 
	#CAN_F9R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2666 
	#CAN_F9R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2667 
	#CAN_F9R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2668 
	#CAN_F9R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2669 
	#CAN_F9R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2670 
	#CAN_F9R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2671 
	#CAN_F9R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2672 
	#CAN_F9R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2673 
	#CAN_F9R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2674 
	#CAN_F9R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2675 
	#CAN_F9R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2676 
	#CAN_F9R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2677 
	#CAN_F9R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2678 
	#CAN_F9R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2679 
	#CAN_F9R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2680 
	#CAN_F9R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2681 
	#CAN_F9R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2682 
	#CAN_F9R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2683 
	#CAN_F9R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2684 
	#CAN_F9R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2685 
	#CAN_F9R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2686 
	#CAN_F9R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2687 
	#CAN_F9R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2688 
	#CAN_F9R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2689 
	#CAN_F9R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2690 
	#CAN_F9R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2691 
	#CAN_F9R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2692 
	#CAN_F9R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2693 
	#CAN_F9R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2694 
	#CAN_F9R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2695 
	#CAN_F9R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2696 
	#CAN_F9R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2699 
	#CAN_F10R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2700 
	#CAN_F10R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2701 
	#CAN_F10R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2702 
	#CAN_F10R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2703 
	#CAN_F10R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2704 
	#CAN_F10R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2705 
	#CAN_F10R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2706 
	#CAN_F10R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2707 
	#CAN_F10R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2708 
	#CAN_F10R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2709 
	#CAN_F10R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2710 
	#CAN_F10R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2711 
	#CAN_F10R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2712 
	#CAN_F10R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2713 
	#CAN_F10R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2714 
	#CAN_F10R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2715 
	#CAN_F10R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2716 
	#CAN_F10R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2717 
	#CAN_F10R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2718 
	#CAN_F10R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2719 
	#CAN_F10R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2720 
	#CAN_F10R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2721 
	#CAN_F10R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2722 
	#CAN_F10R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2723 
	#CAN_F10R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2724 
	#CAN_F10R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2725 
	#CAN_F10R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2726 
	#CAN_F10R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2727 
	#CAN_F10R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2728 
	#CAN_F10R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2729 
	#CAN_F10R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2730 
	#CAN_F10R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2733 
	#CAN_F11R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2734 
	#CAN_F11R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2735 
	#CAN_F11R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2736 
	#CAN_F11R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2737 
	#CAN_F11R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2738 
	#CAN_F11R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2739 
	#CAN_F11R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2740 
	#CAN_F11R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2741 
	#CAN_F11R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2742 
	#CAN_F11R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2743 
	#CAN_F11R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2744 
	#CAN_F11R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2745 
	#CAN_F11R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2746 
	#CAN_F11R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2747 
	#CAN_F11R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2748 
	#CAN_F11R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2749 
	#CAN_F11R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2750 
	#CAN_F11R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2751 
	#CAN_F11R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2752 
	#CAN_F11R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2753 
	#CAN_F11R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2754 
	#CAN_F11R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2755 
	#CAN_F11R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2756 
	#CAN_F11R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2757 
	#CAN_F11R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2758 
	#CAN_F11R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2759 
	#CAN_F11R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2760 
	#CAN_F11R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2761 
	#CAN_F11R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2762 
	#CAN_F11R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2763 
	#CAN_F11R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2764 
	#CAN_F11R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2767 
	#CAN_F12R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2768 
	#CAN_F12R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2769 
	#CAN_F12R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2770 
	#CAN_F12R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2771 
	#CAN_F12R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2772 
	#CAN_F12R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2773 
	#CAN_F12R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2774 
	#CAN_F12R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2775 
	#CAN_F12R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2776 
	#CAN_F12R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2777 
	#CAN_F12R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2778 
	#CAN_F12R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2779 
	#CAN_F12R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2780 
	#CAN_F12R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2781 
	#CAN_F12R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2782 
	#CAN_F12R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2783 
	#CAN_F12R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2784 
	#CAN_F12R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2785 
	#CAN_F12R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2786 
	#CAN_F12R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2787 
	#CAN_F12R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2788 
	#CAN_F12R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2789 
	#CAN_F12R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2790 
	#CAN_F12R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2791 
	#CAN_F12R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2792 
	#CAN_F12R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2793 
	#CAN_F12R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2794 
	#CAN_F12R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2795 
	#CAN_F12R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2796 
	#CAN_F12R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2797 
	#CAN_F12R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2798 
	#CAN_F12R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2801 
	#CAN_F13R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2802 
	#CAN_F13R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2803 
	#CAN_F13R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2804 
	#CAN_F13R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2805 
	#CAN_F13R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2806 
	#CAN_F13R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2807 
	#CAN_F13R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2808 
	#CAN_F13R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2809 
	#CAN_F13R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2810 
	#CAN_F13R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2811 
	#CAN_F13R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2812 
	#CAN_F13R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2813 
	#CAN_F13R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2814 
	#CAN_F13R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2815 
	#CAN_F13R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2816 
	#CAN_F13R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2817 
	#CAN_F13R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2818 
	#CAN_F13R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2819 
	#CAN_F13R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2820 
	#CAN_F13R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2821 
	#CAN_F13R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2822 
	#CAN_F13R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2823 
	#CAN_F13R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2824 
	#CAN_F13R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2825 
	#CAN_F13R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2826 
	#CAN_F13R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2827 
	#CAN_F13R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2828 
	#CAN_F13R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2829 
	#CAN_F13R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2830 
	#CAN_F13R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2831 
	#CAN_F13R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2832 
	#CAN_F13R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2840 
	#CRC_DR_DR
 ((
uöt32_t
)0xFFFFFFFFË

	)

2844 
	#CRC_IDR_IDR
 ((
uöt8_t
)0xFFË

	)

2848 
	#CRC_CR_RESET
 ((
uöt8_t
)0x01Ë

	)

2856 
	#CRYP_CR_ALGODIR
 ((
uöt32_t
)0x00000004)

	)

2858 
	#CRYP_CR_ALGOMODE
 ((
uöt32_t
)0x00000038)

	)

2859 
	#CRYP_CR_ALGOMODE_0
 ((
uöt32_t
)0x00000008)

	)

2860 
	#CRYP_CR_ALGOMODE_1
 ((
uöt32_t
)0x00000010)

	)

2861 
	#CRYP_CR_ALGOMODE_2
 ((
uöt32_t
)0x00000020)

	)

2862 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
uöt32_t
)0x00000000)

	)

2863 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
uöt32_t
)0x00000008)

	)

2864 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
uöt32_t
)0x00000010)

	)

2865 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
uöt32_t
)0x00000018)

	)

2866 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
uöt32_t
)0x00000020)

	)

2867 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
uöt32_t
)0x00000028)

	)

2868 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
uöt32_t
)0x00000030)

	)

2869 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
uöt32_t
)0x00000038)

	)

2871 
	#CRYP_CR_DATATYPE
 ((
uöt32_t
)0x000000C0)

	)

2872 
	#CRYP_CR_DATATYPE_0
 ((
uöt32_t
)0x00000040)

	)

2873 
	#CRYP_CR_DATATYPE_1
 ((
uöt32_t
)0x00000080)

	)

2874 
	#CRYP_CR_KEYSIZE
 ((
uöt32_t
)0x00000300)

	)

2875 
	#CRYP_CR_KEYSIZE_0
 ((
uöt32_t
)0x00000100)

	)

2876 
	#CRYP_CR_KEYSIZE_1
 ((
uöt32_t
)0x00000200)

	)

2877 
	#CRYP_CR_FFLUSH
 ((
uöt32_t
)0x00004000)

	)

2878 
	#CRYP_CR_CRYPEN
 ((
uöt32_t
)0x00008000)

	)

2880 
	#CRYP_SR_IFEM
 ((
uöt32_t
)0x00000001)

	)

2881 
	#CRYP_SR_IFNF
 ((
uöt32_t
)0x00000002)

	)

2882 
	#CRYP_SR_OFNE
 ((
uöt32_t
)0x00000004)

	)

2883 
	#CRYP_SR_OFFU
 ((
uöt32_t
)0x00000008)

	)

2884 
	#CRYP_SR_BUSY
 ((
uöt32_t
)0x00000010)

	)

2886 
	#CRYP_DMACR_DIEN
 ((
uöt32_t
)0x00000001)

	)

2887 
	#CRYP_DMACR_DOEN
 ((
uöt32_t
)0x00000002)

	)

2889 
	#CRYP_IMSCR_INIM
 ((
uöt32_t
)0x00000001)

	)

2890 
	#CRYP_IMSCR_OUTIM
 ((
uöt32_t
)0x00000002)

	)

2892 
	#CRYP_RISR_OUTRIS
 ((
uöt32_t
)0x00000001)

	)

2893 
	#CRYP_RISR_INRIS
 ((
uöt32_t
)0x00000002)

	)

2895 
	#CRYP_MISR_INMIS
 ((
uöt32_t
)0x00000001)

	)

2896 
	#CRYP_MISR_OUTMIS
 ((
uöt32_t
)0x00000002)

	)

2904 
	#DAC_CR_EN1
 ((
uöt32_t
)0x00000001Ë

	)

2905 
	#DAC_CR_BOFF1
 ((
uöt32_t
)0x00000002Ë

	)

2906 
	#DAC_CR_TEN1
 ((
uöt32_t
)0x00000004Ë

	)

2908 
	#DAC_CR_TSEL1
 ((
uöt32_t
)0x00000038Ë

	)

2909 
	#DAC_CR_TSEL1_0
 ((
uöt32_t
)0x00000008Ë

	)

2910 
	#DAC_CR_TSEL1_1
 ((
uöt32_t
)0x00000010Ë

	)

2911 
	#DAC_CR_TSEL1_2
 ((
uöt32_t
)0x00000020Ë

	)

2913 
	#DAC_CR_WAVE1
 ((
uöt32_t
)0x000000C0Ë

	)

2914 
	#DAC_CR_WAVE1_0
 ((
uöt32_t
)0x00000040Ë

	)

2915 
	#DAC_CR_WAVE1_1
 ((
uöt32_t
)0x00000080Ë

	)

2917 
	#DAC_CR_MAMP1
 ((
uöt32_t
)0x00000F00Ë

	)

2918 
	#DAC_CR_MAMP1_0
 ((
uöt32_t
)0x00000100Ë

	)

2919 
	#DAC_CR_MAMP1_1
 ((
uöt32_t
)0x00000200Ë

	)

2920 
	#DAC_CR_MAMP1_2
 ((
uöt32_t
)0x00000400Ë

	)

2921 
	#DAC_CR_MAMP1_3
 ((
uöt32_t
)0x00000800Ë

	)

2923 
	#DAC_CR_DMAEN1
 ((
uöt32_t
)0x00001000Ë

	)

2924 
	#DAC_CR_DMAUDRIE1
 ((
uöt32_t
)0x00002000Ë

	)

2926 
	#DAC_CR_EN2
 ((
uöt32_t
)0x00010000Ë

	)

2927 
	#DAC_CR_BOFF2
 ((
uöt32_t
)0x00020000Ë

	)

2928 
	#DAC_CR_TEN2
 ((
uöt32_t
)0x00040000Ë

	)

2930 
	#DAC_CR_TSEL2
 ((
uöt32_t
)0x00380000Ë

	)

2931 
	#DAC_CR_TSEL2_0
 ((
uöt32_t
)0x00080000Ë

	)

2932 
	#DAC_CR_TSEL2_1
 ((
uöt32_t
)0x00100000Ë

	)

2933 
	#DAC_CR_TSEL2_2
 ((
uöt32_t
)0x00200000Ë

	)

2935 
	#DAC_CR_WAVE2
 ((
uöt32_t
)0x00C00000Ë

	)

2936 
	#DAC_CR_WAVE2_0
 ((
uöt32_t
)0x00400000Ë

	)

2937 
	#DAC_CR_WAVE2_1
 ((
uöt32_t
)0x00800000Ë

	)

2939 
	#DAC_CR_MAMP2
 ((
uöt32_t
)0x0F000000Ë

	)

2940 
	#DAC_CR_MAMP2_0
 ((
uöt32_t
)0x01000000Ë

	)

2941 
	#DAC_CR_MAMP2_1
 ((
uöt32_t
)0x02000000Ë

	)

2942 
	#DAC_CR_MAMP2_2
 ((
uöt32_t
)0x04000000Ë

	)

2943 
	#DAC_CR_MAMP2_3
 ((
uöt32_t
)0x08000000Ë

	)

2945 
	#DAC_CR_DMAEN2
 ((
uöt32_t
)0x10000000Ë

	)

2946 
	#DAC_CR_DMAUDRIE2
 ((
uöt32_t
)0x20000000Ë

	)

2949 
	#DAC_SWTRIGR_SWTRIG1
 ((
uöt8_t
)0x01Ë

	)

2950 
	#DAC_SWTRIGR_SWTRIG2
 ((
uöt8_t
)0x02Ë

	)

2953 
	#DAC_DHR12R1_DACC1DHR
 ((
uöt16_t
)0x0FFFË

	)

2956 
	#DAC_DHR12L1_DACC1DHR
 ((
uöt16_t
)0xFFF0Ë

	)

2959 
	#DAC_DHR8R1_DACC1DHR
 ((
uöt8_t
)0xFFË

	)

2962 
	#DAC_DHR12R2_DACC2DHR
 ((
uöt16_t
)0x0FFFË

	)

2965 
	#DAC_DHR12L2_DACC2DHR
 ((
uöt16_t
)0xFFF0Ë

	)

2968 
	#DAC_DHR8R2_DACC2DHR
 ((
uöt8_t
)0xFFË

	)

2971 
	#DAC_DHR12RD_DACC1DHR
 ((
uöt32_t
)0x00000FFFË

	)

2972 
	#DAC_DHR12RD_DACC2DHR
 ((
uöt32_t
)0x0FFF0000Ë

	)

2975 
	#DAC_DHR12LD_DACC1DHR
 ((
uöt32_t
)0x0000FFF0Ë

	)

2976 
	#DAC_DHR12LD_DACC2DHR
 ((
uöt32_t
)0xFFF00000Ë

	)

2979 
	#DAC_DHR8RD_DACC1DHR
 ((
uöt16_t
)0x00FFË

	)

2980 
	#DAC_DHR8RD_DACC2DHR
 ((
uöt16_t
)0xFF00Ë

	)

2983 
	#DAC_DOR1_DACC1DOR
 ((
uöt16_t
)0x0FFFË

	)

2986 
	#DAC_DOR2_DACC2DOR
 ((
uöt16_t
)0x0FFFË

	)

2989 
	#DAC_SR_DMAUDR1
 ((
uöt32_t
)0x00002000Ë

	)

2990 
	#DAC_SR_DMAUDR2
 ((
uöt32_t
)0x20000000Ë

	)

3004 
	#DCMI_CR_CAPTURE
 ((
uöt32_t
)0x00000001)

	)

3005 
	#DCMI_CR_CM
 ((
uöt32_t
)0x00000002)

	)

3006 
	#DCMI_CR_CROP
 ((
uöt32_t
)0x00000004)

	)

3007 
	#DCMI_CR_JPEG
 ((
uöt32_t
)0x00000008)

	)

3008 
	#DCMI_CR_ESS
 ((
uöt32_t
)0x00000010)

	)

3009 
	#DCMI_CR_PCKPOL
 ((
uöt32_t
)0x00000020)

	)

3010 
	#DCMI_CR_HSPOL
 ((
uöt32_t
)0x00000040)

	)

3011 
	#DCMI_CR_VSPOL
 ((
uöt32_t
)0x00000080)

	)

3012 
	#DCMI_CR_FCRC_0
 ((
uöt32_t
)0x00000100)

	)

3013 
	#DCMI_CR_FCRC_1
 ((
uöt32_t
)0x00000200)

	)

3014 
	#DCMI_CR_EDM_0
 ((
uöt32_t
)0x00000400)

	)

3015 
	#DCMI_CR_EDM_1
 ((
uöt32_t
)0x00000800)

	)

3016 
	#DCMI_CR_CRE
 ((
uöt32_t
)0x00001000)

	)

3017 
	#DCMI_CR_ENABLE
 ((
uöt32_t
)0x00004000)

	)

3020 
	#DCMI_SR_HSYNC
 ((
uöt32_t
)0x00000001)

	)

3021 
	#DCMI_SR_VSYNC
 ((
uöt32_t
)0x00000002)

	)

3022 
	#DCMI_SR_FNE
 ((
uöt32_t
)0x00000004)

	)

3025 
	#DCMI_RISR_FRAME_RIS
 ((
uöt32_t
)0x00000001)

	)

3026 
	#DCMI_RISR_OVF_RIS
 ((
uöt32_t
)0x00000002)

	)

3027 
	#DCMI_RISR_ERR_RIS
 ((
uöt32_t
)0x00000004)

	)

3028 
	#DCMI_RISR_VSYNC_RIS
 ((
uöt32_t
)0x00000008)

	)

3029 
	#DCMI_RISR_LINE_RIS
 ((
uöt32_t
)0x00000010)

	)

3032 
	#DCMI_IER_FRAME_IE
 ((
uöt32_t
)0x00000001)

	)

3033 
	#DCMI_IER_OVF_IE
 ((
uöt32_t
)0x00000002)

	)

3034 
	#DCMI_IER_ERR_IE
 ((
uöt32_t
)0x00000004)

	)

3035 
	#DCMI_IER_VSYNC_IE
 ((
uöt32_t
)0x00000008)

	)

3036 
	#DCMI_IER_LINE_IE
 ((
uöt32_t
)0x00000010)

	)

3039 
	#DCMI_MISR_FRAME_MIS
 ((
uöt32_t
)0x00000001)

	)

3040 
	#DCMI_MISR_OVF_MIS
 ((
uöt32_t
)0x00000002)

	)

3041 
	#DCMI_MISR_ERR_MIS
 ((
uöt32_t
)0x00000004)

	)

3042 
	#DCMI_MISR_VSYNC_MIS
 ((
uöt32_t
)0x00000008)

	)

3043 
	#DCMI_MISR_LINE_MIS
 ((
uöt32_t
)0x00000010)

	)

3046 
	#DCMI_ICR_FRAME_ISC
 ((
uöt32_t
)0x00000001)

	)

3047 
	#DCMI_ICR_OVF_ISC
 ((
uöt32_t
)0x00000002)

	)

3048 
	#DCMI_ICR_ERR_ISC
 ((
uöt32_t
)0x00000004)

	)

3049 
	#DCMI_ICR_VSYNC_ISC
 ((
uöt32_t
)0x00000008)

	)

3050 
	#DCMI_ICR_LINE_ISC
 ((
uöt32_t
)0x00000010)

	)

3058 
	#DMA_SxCR_CHSEL
 ((
uöt32_t
)0x0E000000)

	)

3059 
	#DMA_SxCR_CHSEL_0
 ((
uöt32_t
)0x02000000)

	)

3060 
	#DMA_SxCR_CHSEL_1
 ((
uöt32_t
)0x04000000)

	)

3061 
	#DMA_SxCR_CHSEL_2
 ((
uöt32_t
)0x08000000)

	)

3062 
	#DMA_SxCR_MBURST
 ((
uöt32_t
)0x01800000)

	)

3063 
	#DMA_SxCR_MBURST_0
 ((
uöt32_t
)0x00800000)

	)

3064 
	#DMA_SxCR_MBURST_1
 ((
uöt32_t
)0x01000000)

	)

3065 
	#DMA_SxCR_PBURST
 ((
uöt32_t
)0x00600000)

	)

3066 
	#DMA_SxCR_PBURST_0
 ((
uöt32_t
)0x00200000)

	)

3067 
	#DMA_SxCR_PBURST_1
 ((
uöt32_t
)0x00400000)

	)

3068 
	#DMA_SxCR_ACK
 ((
uöt32_t
)0x00100000)

	)

3069 
	#DMA_SxCR_CT
 ((
uöt32_t
)0x00080000)

	)

3070 
	#DMA_SxCR_DBM
 ((
uöt32_t
)0x00040000)

	)

3071 
	#DMA_SxCR_PL
 ((
uöt32_t
)0x00030000)

	)

3072 
	#DMA_SxCR_PL_0
 ((
uöt32_t
)0x00010000)

	)

3073 
	#DMA_SxCR_PL_1
 ((
uöt32_t
)0x00020000)

	)

3074 
	#DMA_SxCR_PINCOS
 ((
uöt32_t
)0x00008000)

	)

3075 
	#DMA_SxCR_MSIZE
 ((
uöt32_t
)0x00006000)

	)

3076 
	#DMA_SxCR_MSIZE_0
 ((
uöt32_t
)0x00002000)

	)

3077 
	#DMA_SxCR_MSIZE_1
 ((
uöt32_t
)0x00004000)

	)

3078 
	#DMA_SxCR_PSIZE
 ((
uöt32_t
)0x00001800)

	)

3079 
	#DMA_SxCR_PSIZE_0
 ((
uöt32_t
)0x00000800)

	)

3080 
	#DMA_SxCR_PSIZE_1
 ((
uöt32_t
)0x00001000)

	)

3081 
	#DMA_SxCR_MINC
 ((
uöt32_t
)0x00000400)

	)

3082 
	#DMA_SxCR_PINC
 ((
uöt32_t
)0x00000200)

	)

3083 
	#DMA_SxCR_CIRC
 ((
uöt32_t
)0x00000100)

	)

3084 
	#DMA_SxCR_DIR
 ((
uöt32_t
)0x000000C0)

	)

3085 
	#DMA_SxCR_DIR_0
 ((
uöt32_t
)0x00000040)

	)

3086 
	#DMA_SxCR_DIR_1
 ((
uöt32_t
)0x00000080)

	)

3087 
	#DMA_SxCR_PFCTRL
 ((
uöt32_t
)0x00000020)

	)

3088 
	#DMA_SxCR_TCIE
 ((
uöt32_t
)0x00000010)

	)

3089 
	#DMA_SxCR_HTIE
 ((
uöt32_t
)0x00000008)

	)

3090 
	#DMA_SxCR_TEIE
 ((
uöt32_t
)0x00000004)

	)

3091 
	#DMA_SxCR_DMEIE
 ((
uöt32_t
)0x00000002)

	)

3092 
	#DMA_SxCR_EN
 ((
uöt32_t
)0x00000001)

	)

3095 
	#DMA_SxNDT
 ((
uöt32_t
)0x0000FFFF)

	)

3096 
	#DMA_SxNDT_0
 ((
uöt32_t
)0x00000001)

	)

3097 
	#DMA_SxNDT_1
 ((
uöt32_t
)0x00000002)

	)

3098 
	#DMA_SxNDT_2
 ((
uöt32_t
)0x00000004)

	)

3099 
	#DMA_SxNDT_3
 ((
uöt32_t
)0x00000008)

	)

3100 
	#DMA_SxNDT_4
 ((
uöt32_t
)0x00000010)

	)

3101 
	#DMA_SxNDT_5
 ((
uöt32_t
)0x00000020)

	)

3102 
	#DMA_SxNDT_6
 ((
uöt32_t
)0x00000040)

	)

3103 
	#DMA_SxNDT_7
 ((
uöt32_t
)0x00000080)

	)

3104 
	#DMA_SxNDT_8
 ((
uöt32_t
)0x00000100)

	)

3105 
	#DMA_SxNDT_9
 ((
uöt32_t
)0x00000200)

	)

3106 
	#DMA_SxNDT_10
 ((
uöt32_t
)0x00000400)

	)

3107 
	#DMA_SxNDT_11
 ((
uöt32_t
)0x00000800)

	)

3108 
	#DMA_SxNDT_12
 ((
uöt32_t
)0x00001000)

	)

3109 
	#DMA_SxNDT_13
 ((
uöt32_t
)0x00002000)

	)

3110 
	#DMA_SxNDT_14
 ((
uöt32_t
)0x00004000)

	)

3111 
	#DMA_SxNDT_15
 ((
uöt32_t
)0x00008000)

	)

3114 
	#DMA_SxFCR_FEIE
 ((
uöt32_t
)0x00000080)

	)

3115 
	#DMA_SxFCR_FS
 ((
uöt32_t
)0x00000038)

	)

3116 
	#DMA_SxFCR_FS_0
 ((
uöt32_t
)0x00000008)

	)

3117 
	#DMA_SxFCR_FS_1
 ((
uöt32_t
)0x00000010)

	)

3118 
	#DMA_SxFCR_FS_2
 ((
uöt32_t
)0x00000020)

	)

3119 
	#DMA_SxFCR_DMDIS
 ((
uöt32_t
)0x00000004)

	)

3120 
	#DMA_SxFCR_FTH
 ((
uöt32_t
)0x00000003)

	)

3121 
	#DMA_SxFCR_FTH_0
 ((
uöt32_t
)0x00000001)

	)

3122 
	#DMA_SxFCR_FTH_1
 ((
uöt32_t
)0x00000002)

	)

3125 
	#DMA_LISR_TCIF3
 ((
uöt32_t
)0x08000000)

	)

3126 
	#DMA_LISR_HTIF3
 ((
uöt32_t
)0x04000000)

	)

3127 
	#DMA_LISR_TEIF3
 ((
uöt32_t
)0x02000000)

	)

3128 
	#DMA_LISR_DMEIF3
 ((
uöt32_t
)0x01000000)

	)

3129 
	#DMA_LISR_FEIF3
 ((
uöt32_t
)0x00400000)

	)

3130 
	#DMA_LISR_TCIF2
 ((
uöt32_t
)0x00200000)

	)

3131 
	#DMA_LISR_HTIF2
 ((
uöt32_t
)0x00100000)

	)

3132 
	#DMA_LISR_TEIF2
 ((
uöt32_t
)0x00080000)

	)

3133 
	#DMA_LISR_DMEIF2
 ((
uöt32_t
)0x00040000)

	)

3134 
	#DMA_LISR_FEIF2
 ((
uöt32_t
)0x00010000)

	)

3135 
	#DMA_LISR_TCIF1
 ((
uöt32_t
)0x00000800)

	)

3136 
	#DMA_LISR_HTIF1
 ((
uöt32_t
)0x00000400)

	)

3137 
	#DMA_LISR_TEIF1
 ((
uöt32_t
)0x00000200)

	)

3138 
	#DMA_LISR_DMEIF1
 ((
uöt32_t
)0x00000100)

	)

3139 
	#DMA_LISR_FEIF1
 ((
uöt32_t
)0x00000040)

	)

3140 
	#DMA_LISR_TCIF0
 ((
uöt32_t
)0x00000020)

	)

3141 
	#DMA_LISR_HTIF0
 ((
uöt32_t
)0x00000010)

	)

3142 
	#DMA_LISR_TEIF0
 ((
uöt32_t
)0x00000008)

	)

3143 
	#DMA_LISR_DMEIF0
 ((
uöt32_t
)0x00000004)

	)

3144 
	#DMA_LISR_FEIF0
 ((
uöt32_t
)0x00000001)

	)

3147 
	#DMA_HISR_TCIF7
 ((
uöt32_t
)0x08000000)

	)

3148 
	#DMA_HISR_HTIF7
 ((
uöt32_t
)0x04000000)

	)

3149 
	#DMA_HISR_TEIF7
 ((
uöt32_t
)0x02000000)

	)

3150 
	#DMA_HISR_DMEIF7
 ((
uöt32_t
)0x01000000)

	)

3151 
	#DMA_HISR_FEIF7
 ((
uöt32_t
)0x00400000)

	)

3152 
	#DMA_HISR_TCIF6
 ((
uöt32_t
)0x00200000)

	)

3153 
	#DMA_HISR_HTIF6
 ((
uöt32_t
)0x00100000)

	)

3154 
	#DMA_HISR_TEIF6
 ((
uöt32_t
)0x00080000)

	)

3155 
	#DMA_HISR_DMEIF6
 ((
uöt32_t
)0x00040000)

	)

3156 
	#DMA_HISR_FEIF6
 ((
uöt32_t
)0x00010000)

	)

3157 
	#DMA_HISR_TCIF5
 ((
uöt32_t
)0x00000800)

	)

3158 
	#DMA_HISR_HTIF5
 ((
uöt32_t
)0x00000400)

	)

3159 
	#DMA_HISR_TEIF5
 ((
uöt32_t
)0x00000200)

	)

3160 
	#DMA_HISR_DMEIF5
 ((
uöt32_t
)0x00000100)

	)

3161 
	#DMA_HISR_FEIF5
 ((
uöt32_t
)0x00000040)

	)

3162 
	#DMA_HISR_TCIF4
 ((
uöt32_t
)0x00000020)

	)

3163 
	#DMA_HISR_HTIF4
 ((
uöt32_t
)0x00000010)

	)

3164 
	#DMA_HISR_TEIF4
 ((
uöt32_t
)0x00000008)

	)

3165 
	#DMA_HISR_DMEIF4
 ((
uöt32_t
)0x00000004)

	)

3166 
	#DMA_HISR_FEIF4
 ((
uöt32_t
)0x00000001)

	)

3169 
	#DMA_LIFCR_CTCIF3
 ((
uöt32_t
)0x08000000)

	)

3170 
	#DMA_LIFCR_CHTIF3
 ((
uöt32_t
)0x04000000)

	)

3171 
	#DMA_LIFCR_CTEIF3
 ((
uöt32_t
)0x02000000)

	)

3172 
	#DMA_LIFCR_CDMEIF3
 ((
uöt32_t
)0x01000000)

	)

3173 
	#DMA_LIFCR_CFEIF3
 ((
uöt32_t
)0x00400000)

	)

3174 
	#DMA_LIFCR_CTCIF2
 ((
uöt32_t
)0x00200000)

	)

3175 
	#DMA_LIFCR_CHTIF2
 ((
uöt32_t
)0x00100000)

	)

3176 
	#DMA_LIFCR_CTEIF2
 ((
uöt32_t
)0x00080000)

	)

3177 
	#DMA_LIFCR_CDMEIF2
 ((
uöt32_t
)0x00040000)

	)

3178 
	#DMA_LIFCR_CFEIF2
 ((
uöt32_t
)0x00010000)

	)

3179 
	#DMA_LIFCR_CTCIF1
 ((
uöt32_t
)0x00000800)

	)

3180 
	#DMA_LIFCR_CHTIF1
 ((
uöt32_t
)0x00000400)

	)

3181 
	#DMA_LIFCR_CTEIF1
 ((
uöt32_t
)0x00000200)

	)

3182 
	#DMA_LIFCR_CDMEIF1
 ((
uöt32_t
)0x00000100)

	)

3183 
	#DMA_LIFCR_CFEIF1
 ((
uöt32_t
)0x00000040)

	)

3184 
	#DMA_LIFCR_CTCIF0
 ((
uöt32_t
)0x00000020)

	)

3185 
	#DMA_LIFCR_CHTIF0
 ((
uöt32_t
)0x00000010)

	)

3186 
	#DMA_LIFCR_CTEIF0
 ((
uöt32_t
)0x00000008)

	)

3187 
	#DMA_LIFCR_CDMEIF0
 ((
uöt32_t
)0x00000004)

	)

3188 
	#DMA_LIFCR_CFEIF0
 ((
uöt32_t
)0x00000001)

	)

3191 
	#DMA_HIFCR_CTCIF7
 ((
uöt32_t
)0x08000000)

	)

3192 
	#DMA_HIFCR_CHTIF7
 ((
uöt32_t
)0x04000000)

	)

3193 
	#DMA_HIFCR_CTEIF7
 ((
uöt32_t
)0x02000000)

	)

3194 
	#DMA_HIFCR_CDMEIF7
 ((
uöt32_t
)0x01000000)

	)

3195 
	#DMA_HIFCR_CFEIF7
 ((
uöt32_t
)0x00400000)

	)

3196 
	#DMA_HIFCR_CTCIF6
 ((
uöt32_t
)0x00200000)

	)

3197 
	#DMA_HIFCR_CHTIF6
 ((
uöt32_t
)0x00100000)

	)

3198 
	#DMA_HIFCR_CTEIF6
 ((
uöt32_t
)0x00080000)

	)

3199 
	#DMA_HIFCR_CDMEIF6
 ((
uöt32_t
)0x00040000)

	)

3200 
	#DMA_HIFCR_CFEIF6
 ((
uöt32_t
)0x00010000)

	)

3201 
	#DMA_HIFCR_CTCIF5
 ((
uöt32_t
)0x00000800)

	)

3202 
	#DMA_HIFCR_CHTIF5
 ((
uöt32_t
)0x00000400)

	)

3203 
	#DMA_HIFCR_CTEIF5
 ((
uöt32_t
)0x00000200)

	)

3204 
	#DMA_HIFCR_CDMEIF5
 ((
uöt32_t
)0x00000100)

	)

3205 
	#DMA_HIFCR_CFEIF5
 ((
uöt32_t
)0x00000040)

	)

3206 
	#DMA_HIFCR_CTCIF4
 ((
uöt32_t
)0x00000020)

	)

3207 
	#DMA_HIFCR_CHTIF4
 ((
uöt32_t
)0x00000010)

	)

3208 
	#DMA_HIFCR_CTEIF4
 ((
uöt32_t
)0x00000008)

	)

3209 
	#DMA_HIFCR_CDMEIF4
 ((
uöt32_t
)0x00000004)

	)

3210 
	#DMA_HIFCR_CFEIF4
 ((
uöt32_t
)0x00000001)

	)

3218 
	#EXTI_IMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

3219 
	#EXTI_IMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

3220 
	#EXTI_IMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

3221 
	#EXTI_IMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

3222 
	#EXTI_IMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

3223 
	#EXTI_IMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

3224 
	#EXTI_IMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

3225 
	#EXTI_IMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

3226 
	#EXTI_IMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

3227 
	#EXTI_IMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

3228 
	#EXTI_IMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

3229 
	#EXTI_IMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

3230 
	#EXTI_IMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

3231 
	#EXTI_IMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

3232 
	#EXTI_IMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

3233 
	#EXTI_IMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

3234 
	#EXTI_IMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

3235 
	#EXTI_IMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

3236 
	#EXTI_IMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

3237 
	#EXTI_IMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

3240 
	#EXTI_EMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

3241 
	#EXTI_EMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

3242 
	#EXTI_EMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

3243 
	#EXTI_EMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

3244 
	#EXTI_EMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

3245 
	#EXTI_EMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

3246 
	#EXTI_EMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

3247 
	#EXTI_EMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

3248 
	#EXTI_EMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

3249 
	#EXTI_EMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

3250 
	#EXTI_EMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

3251 
	#EXTI_EMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

3252 
	#EXTI_EMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

3253 
	#EXTI_EMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

3254 
	#EXTI_EMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

3255 
	#EXTI_EMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

3256 
	#EXTI_EMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

3257 
	#EXTI_EMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

3258 
	#EXTI_EMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

3259 
	#EXTI_EMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

3262 
	#EXTI_RTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

3263 
	#EXTI_RTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

3264 
	#EXTI_RTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

3265 
	#EXTI_RTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

3266 
	#EXTI_RTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

3267 
	#EXTI_RTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

3268 
	#EXTI_RTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

3269 
	#EXTI_RTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

3270 
	#EXTI_RTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

3271 
	#EXTI_RTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

3272 
	#EXTI_RTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

3273 
	#EXTI_RTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

3274 
	#EXTI_RTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

3275 
	#EXTI_RTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

3276 
	#EXTI_RTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

3277 
	#EXTI_RTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

3278 
	#EXTI_RTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

3279 
	#EXTI_RTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

3280 
	#EXTI_RTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

3281 
	#EXTI_RTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

3284 
	#EXTI_FTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

3285 
	#EXTI_FTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

3286 
	#EXTI_FTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

3287 
	#EXTI_FTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

3288 
	#EXTI_FTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

3289 
	#EXTI_FTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

3290 
	#EXTI_FTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

3291 
	#EXTI_FTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

3292 
	#EXTI_FTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

3293 
	#EXTI_FTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

3294 
	#EXTI_FTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

3295 
	#EXTI_FTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

3296 
	#EXTI_FTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

3297 
	#EXTI_FTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

3298 
	#EXTI_FTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

3299 
	#EXTI_FTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

3300 
	#EXTI_FTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

3301 
	#EXTI_FTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

3302 
	#EXTI_FTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

3303 
	#EXTI_FTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

3306 
	#EXTI_SWIER_SWIER0
 ((
uöt32_t
)0x00000001Ë

	)

3307 
	#EXTI_SWIER_SWIER1
 ((
uöt32_t
)0x00000002Ë

	)

3308 
	#EXTI_SWIER_SWIER2
 ((
uöt32_t
)0x00000004Ë

	)

3309 
	#EXTI_SWIER_SWIER3
 ((
uöt32_t
)0x00000008Ë

	)

3310 
	#EXTI_SWIER_SWIER4
 ((
uöt32_t
)0x00000010Ë

	)

3311 
	#EXTI_SWIER_SWIER5
 ((
uöt32_t
)0x00000020Ë

	)

3312 
	#EXTI_SWIER_SWIER6
 ((
uöt32_t
)0x00000040Ë

	)

3313 
	#EXTI_SWIER_SWIER7
 ((
uöt32_t
)0x00000080Ë

	)

3314 
	#EXTI_SWIER_SWIER8
 ((
uöt32_t
)0x00000100Ë

	)

3315 
	#EXTI_SWIER_SWIER9
 ((
uöt32_t
)0x00000200Ë

	)

3316 
	#EXTI_SWIER_SWIER10
 ((
uöt32_t
)0x00000400Ë

	)

3317 
	#EXTI_SWIER_SWIER11
 ((
uöt32_t
)0x00000800Ë

	)

3318 
	#EXTI_SWIER_SWIER12
 ((
uöt32_t
)0x00001000Ë

	)

3319 
	#EXTI_SWIER_SWIER13
 ((
uöt32_t
)0x00002000Ë

	)

3320 
	#EXTI_SWIER_SWIER14
 ((
uöt32_t
)0x00004000Ë

	)

3321 
	#EXTI_SWIER_SWIER15
 ((
uöt32_t
)0x00008000Ë

	)

3322 
	#EXTI_SWIER_SWIER16
 ((
uöt32_t
)0x00010000Ë

	)

3323 
	#EXTI_SWIER_SWIER17
 ((
uöt32_t
)0x00020000Ë

	)

3324 
	#EXTI_SWIER_SWIER18
 ((
uöt32_t
)0x00040000Ë

	)

3325 
	#EXTI_SWIER_SWIER19
 ((
uöt32_t
)0x00080000Ë

	)

3328 
	#EXTI_PR_PR0
 ((
uöt32_t
)0x00000001Ë

	)

3329 
	#EXTI_PR_PR1
 ((
uöt32_t
)0x00000002Ë

	)

3330 
	#EXTI_PR_PR2
 ((
uöt32_t
)0x00000004Ë

	)

3331 
	#EXTI_PR_PR3
 ((
uöt32_t
)0x00000008Ë

	)

3332 
	#EXTI_PR_PR4
 ((
uöt32_t
)0x00000010Ë

	)

3333 
	#EXTI_PR_PR5
 ((
uöt32_t
)0x00000020Ë

	)

3334 
	#EXTI_PR_PR6
 ((
uöt32_t
)0x00000040Ë

	)

3335 
	#EXTI_PR_PR7
 ((
uöt32_t
)0x00000080Ë

	)

3336 
	#EXTI_PR_PR8
 ((
uöt32_t
)0x00000100Ë

	)

3337 
	#EXTI_PR_PR9
 ((
uöt32_t
)0x00000200Ë

	)

3338 
	#EXTI_PR_PR10
 ((
uöt32_t
)0x00000400Ë

	)

3339 
	#EXTI_PR_PR11
 ((
uöt32_t
)0x00000800Ë

	)

3340 
	#EXTI_PR_PR12
 ((
uöt32_t
)0x00001000Ë

	)

3341 
	#EXTI_PR_PR13
 ((
uöt32_t
)0x00002000Ë

	)

3342 
	#EXTI_PR_PR14
 ((
uöt32_t
)0x00004000Ë

	)

3343 
	#EXTI_PR_PR15
 ((
uöt32_t
)0x00008000Ë

	)

3344 
	#EXTI_PR_PR16
 ((
uöt32_t
)0x00010000Ë

	)

3345 
	#EXTI_PR_PR17
 ((
uöt32_t
)0x00020000Ë

	)

3346 
	#EXTI_PR_PR18
 ((
uöt32_t
)0x00040000Ë

	)

3347 
	#EXTI_PR_PR19
 ((
uöt32_t
)0x00080000Ë

	)

3355 
	#FLASH_ACR_LATENCY
 ((
uöt32_t
)0x00000007)

	)

3356 
	#FLASH_ACR_LATENCY_0WS
 ((
uöt32_t
)0x00000000)

	)

3357 
	#FLASH_ACR_LATENCY_1WS
 ((
uöt32_t
)0x00000001)

	)

3358 
	#FLASH_ACR_LATENCY_2WS
 ((
uöt32_t
)0x00000002)

	)

3359 
	#FLASH_ACR_LATENCY_3WS
 ((
uöt32_t
)0x00000003)

	)

3360 
	#FLASH_ACR_LATENCY_4WS
 ((
uöt32_t
)0x00000004)

	)

3361 
	#FLASH_ACR_LATENCY_5WS
 ((
uöt32_t
)0x00000005)

	)

3362 
	#FLASH_ACR_LATENCY_6WS
 ((
uöt32_t
)0x00000006)

	)

3363 
	#FLASH_ACR_LATENCY_7WS
 ((
uöt32_t
)0x00000007)

	)

3365 
	#FLASH_ACR_PRFTEN
 ((
uöt32_t
)0x00000100)

	)

3366 
	#FLASH_ACR_ICEN
 ((
uöt32_t
)0x00000200)

	)

3367 
	#FLASH_ACR_DCEN
 ((
uöt32_t
)0x00000400)

	)

3368 
	#FLASH_ACR_ICRST
 ((
uöt32_t
)0x00000800)

	)

3369 
	#FLASH_ACR_DCRST
 ((
uöt32_t
)0x00001000)

	)

3370 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C00)

	)

3371 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C03)

	)

3374 
	#FLASH_SR_EOP
 ((
uöt32_t
)0x00000001)

	)

3375 
	#FLASH_SR_SOP
 ((
uöt32_t
)0x00000002)

	)

3376 
	#FLASH_SR_WRPERR
 ((
uöt32_t
)0x00000010)

	)

3377 
	#FLASH_SR_PGAERR
 ((
uöt32_t
)0x00000020)

	)

3378 
	#FLASH_SR_PGPERR
 ((
uöt32_t
)0x00000040)

	)

3379 
	#FLASH_SR_PGSERR
 ((
uöt32_t
)0x00000080)

	)

3380 
	#FLASH_SR_BSY
 ((
uöt32_t
)0x00010000)

	)

3383 
	#FLASH_CR_PG
 ((
uöt32_t
)0x00000001)

	)

3384 
	#FLASH_CR_SER
 ((
uöt32_t
)0x00000002)

	)

3385 
	#FLASH_CR_MER
 ((
uöt32_t
)0x00000004)

	)

3386 
	#FLASH_CR_SNB_0
 ((
uöt32_t
)0x00000008)

	)

3387 
	#FLASH_CR_SNB_1
 ((
uöt32_t
)0x00000010)

	)

3388 
	#FLASH_CR_SNB_2
 ((
uöt32_t
)0x00000020)

	)

3389 
	#FLASH_CR_SNB_3
 ((
uöt32_t
)0x00000040)

	)

3390 
	#FLASH_CR_PSIZE_0
 ((
uöt32_t
)0x00000100)

	)

3391 
	#FLASH_CR_PSIZE_1
 ((
uöt32_t
)0x00000200)

	)

3392 
	#FLASH_CR_STRT
 ((
uöt32_t
)0x00010000)

	)

3393 
	#FLASH_CR_EOPIE
 ((
uöt32_t
)0x01000000)

	)

3394 
	#FLASH_CR_LOCK
 ((
uöt32_t
)0x80000000)

	)

3397 
	#FLASH_OPTCR_OPTLOCK
 ((
uöt32_t
)0x00000001)

	)

3398 
	#FLASH_OPTCR_OPTSTRT
 ((
uöt32_t
)0x00000002)

	)

3399 
	#FLASH_OPTCR_BOR_LEV_0
 ((
uöt32_t
)0x00000004)

	)

3400 
	#FLASH_OPTCR_BOR_LEV_1
 ((
uöt32_t
)0x00000008)

	)

3401 
	#FLASH_OPTCR_BOR_LEV
 ((
uöt32_t
)0x0000000C)

	)

3402 
	#FLASH_OPTCR_WDG_SW
 ((
uöt32_t
)0x00000020)

	)

3403 
	#FLASH_OPTCR_nRST_STOP
 ((
uöt32_t
)0x00000040)

	)

3404 
	#FLASH_OPTCR_nRST_STDBY
 ((
uöt32_t
)0x00000080)

	)

3405 
	#FLASH_OPTCR_RDP_0
 ((
uöt32_t
)0x00000100)

	)

3406 
	#FLASH_OPTCR_RDP_1
 ((
uöt32_t
)0x00000200)

	)

3407 
	#FLASH_OPTCR_RDP_2
 ((
uöt32_t
)0x00000400)

	)

3408 
	#FLASH_OPTCR_RDP_3
 ((
uöt32_t
)0x00000800)

	)

3409 
	#FLASH_OPTCR_RDP_4
 ((
uöt32_t
)0x00001000)

	)

3410 
	#FLASH_OPTCR_RDP_5
 ((
uöt32_t
)0x00002000)

	)

3411 
	#FLASH_OPTCR_RDP_6
 ((
uöt32_t
)0x00004000)

	)

3412 
	#FLASH_OPTCR_RDP_7
 ((
uöt32_t
)0x00008000)

	)

3413 
	#FLASH_OPTCR_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

3414 
	#FLASH_OPTCR_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

3415 
	#FLASH_OPTCR_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

3416 
	#FLASH_OPTCR_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

3417 
	#FLASH_OPTCR_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

3418 
	#FLASH_OPTCR_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

3419 
	#FLASH_OPTCR_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

3420 
	#FLASH_OPTCR_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

3421 
	#FLASH_OPTCR_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

3422 
	#FLASH_OPTCR_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

3423 
	#FLASH_OPTCR_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

3424 
	#FLASH_OPTCR_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

3432 
	#FSMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

3433 
	#FSMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

3435 
	#FSMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

3436 
	#FSMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

3437 
	#FSMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

3439 
	#FSMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

3440 
	#FSMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3441 
	#FSMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3443 
	#FSMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

3444 
	#FSMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

3445 
	#FSMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

3446 
	#FSMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

3447 
	#FSMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

3448 
	#FSMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

3449 
	#FSMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

3450 
	#FSMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

3451 
	#FSMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

3452 
	#FSMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

3455 
	#FSMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

3456 
	#FSMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

3458 
	#FSMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

3459 
	#FSMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

3460 
	#FSMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

3462 
	#FSMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

3463 
	#FSMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3464 
	#FSMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3466 
	#FSMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

3467 
	#FSMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

3468 
	#FSMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

3469 
	#FSMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

3470 
	#FSMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

3471 
	#FSMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

3472 
	#FSMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

3473 
	#FSMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

3474 
	#FSMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

3475 
	#FSMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

3478 
	#FSMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

3479 
	#FSMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

3481 
	#FSMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

3482 
	#FSMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

3483 
	#FSMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

3485 
	#FSMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

3486 
	#FSMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3487 
	#FSMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3489 
	#FSMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

3490 
	#FSMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

3491 
	#FSMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

3492 
	#FSMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

3493 
	#FSMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

3494 
	#FSMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

3495 
	#FSMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

3496 
	#FSMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

3497 
	#FSMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

3498 
	#FSMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

3501 
	#FSMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

3502 
	#FSMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

3504 
	#FSMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

3505 
	#FSMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

3506 
	#FSMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

3508 
	#FSMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

3509 
	#FSMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3510 
	#FSMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3512 
	#FSMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

3513 
	#FSMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

3514 
	#FSMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

3515 
	#FSMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

3516 
	#FSMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

3517 
	#FSMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

3518 
	#FSMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

3519 
	#FSMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

3520 
	#FSMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

3521 
	#FSMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

3524 
	#FSMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3525 
	#FSMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3526 
	#FSMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3527 
	#FSMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3528 
	#FSMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3530 
	#FSMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3531 
	#FSMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3532 
	#FSMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3533 
	#FSMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3534 
	#FSMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3536 
	#FSMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3537 
	#FSMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3538 
	#FSMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3539 
	#FSMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3540 
	#FSMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3541 
	#FSMC_BTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

3542 
	#FSMC_BTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

3543 
	#FSMC_BTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

3544 
	#FSMC_BTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

3546 
	#FSMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

3547 
	#FSMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

3548 
	#FSMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

3549 
	#FSMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

3550 
	#FSMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

3552 
	#FSMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3553 
	#FSMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3554 
	#FSMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3555 
	#FSMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3556 
	#FSMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3558 
	#FSMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3559 
	#FSMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3560 
	#FSMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3561 
	#FSMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3562 
	#FSMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3564 
	#FSMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3565 
	#FSMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3566 
	#FSMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3569 
	#FSMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3570 
	#FSMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3571 
	#FSMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3572 
	#FSMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3573 
	#FSMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3575 
	#FSMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3576 
	#FSMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3577 
	#FSMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3578 
	#FSMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3579 
	#FSMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3581 
	#FSMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3582 
	#FSMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3583 
	#FSMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3584 
	#FSMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3585 
	#FSMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3586 
	#FSMC_BTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

3587 
	#FSMC_BTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

3588 
	#FSMC_BTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

3589 
	#FSMC_BTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

3591 
	#FSMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

3592 
	#FSMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

3593 
	#FSMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

3594 
	#FSMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

3595 
	#FSMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

3597 
	#FSMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3598 
	#FSMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3599 
	#FSMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3600 
	#FSMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3601 
	#FSMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3603 
	#FSMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3604 
	#FSMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3605 
	#FSMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3606 
	#FSMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3607 
	#FSMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3609 
	#FSMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3610 
	#FSMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3611 
	#FSMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3614 
	#FSMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3615 
	#FSMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3616 
	#FSMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3617 
	#FSMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3618 
	#FSMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3620 
	#FSMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3621 
	#FSMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3622 
	#FSMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3623 
	#FSMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3624 
	#FSMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3626 
	#FSMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3627 
	#FSMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3628 
	#FSMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3629 
	#FSMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3630 
	#FSMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3631 
	#FSMC_BTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

3632 
	#FSMC_BTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

3633 
	#FSMC_BTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

3634 
	#FSMC_BTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

3636 
	#FSMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

3637 
	#FSMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

3638 
	#FSMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

3639 
	#FSMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

3640 
	#FSMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

3642 
	#FSMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3643 
	#FSMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3644 
	#FSMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3645 
	#FSMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3646 
	#FSMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3648 
	#FSMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3649 
	#FSMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3650 
	#FSMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3651 
	#FSMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3652 
	#FSMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3654 
	#FSMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3655 
	#FSMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3656 
	#FSMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3659 
	#FSMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3660 
	#FSMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3661 
	#FSMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3662 
	#FSMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3663 
	#FSMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3665 
	#FSMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3666 
	#FSMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3667 
	#FSMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3668 
	#FSMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3669 
	#FSMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3671 
	#FSMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3672 
	#FSMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3673 
	#FSMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3674 
	#FSMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3675 
	#FSMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3676 
	#FSMC_BTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

3677 
	#FSMC_BTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

3678 
	#FSMC_BTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

3679 
	#FSMC_BTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

3681 
	#FSMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

3682 
	#FSMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

3683 
	#FSMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

3684 
	#FSMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

3685 
	#FSMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

3687 
	#FSMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3688 
	#FSMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3689 
	#FSMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3690 
	#FSMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3691 
	#FSMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3693 
	#FSMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3694 
	#FSMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3695 
	#FSMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3696 
	#FSMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3697 
	#FSMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3699 
	#FSMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3700 
	#FSMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3701 
	#FSMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3704 
	#FSMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3705 
	#FSMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3706 
	#FSMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3707 
	#FSMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3708 
	#FSMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3710 
	#FSMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3711 
	#FSMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3712 
	#FSMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3713 
	#FSMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3714 
	#FSMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3716 
	#FSMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3717 
	#FSMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3718 
	#FSMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3719 
	#FSMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3720 
	#FSMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3721 
	#FSMC_BWTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

3722 
	#FSMC_BWTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

3723 
	#FSMC_BWTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

3724 
	#FSMC_BWTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

3726 
	#FSMC_BWTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3727 
	#FSMC_BWTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3728 
	#FSMC_BWTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3729 
	#FSMC_BWTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3730 
	#FSMC_BWTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3732 
	#FSMC_BWTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3733 
	#FSMC_BWTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3734 
	#FSMC_BWTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3735 
	#FSMC_BWTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3736 
	#FSMC_BWTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3738 
	#FSMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3739 
	#FSMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3740 
	#FSMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3743 
	#FSMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3744 
	#FSMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3745 
	#FSMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3746 
	#FSMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3747 
	#FSMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3749 
	#FSMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3750 
	#FSMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3751 
	#FSMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3752 
	#FSMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3753 
	#FSMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3755 
	#FSMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3756 
	#FSMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3757 
	#FSMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3758 
	#FSMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3759 
	#FSMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3760 
	#FSMC_BWTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

3761 
	#FSMC_BWTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

3762 
	#FSMC_BWTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

3763 
	#FSMC_BWTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

3765 
	#FSMC_BWTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3766 
	#FSMC_BWTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3767 
	#FSMC_BWTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3768 
	#FSMC_BWTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3769 
	#FSMC_BWTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3771 
	#FSMC_BWTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3772 
	#FSMC_BWTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3773 
	#FSMC_BWTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3774 
	#FSMC_BWTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3775 
	#FSMC_BWTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3777 
	#FSMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3778 
	#FSMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3779 
	#FSMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3782 
	#FSMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3783 
	#FSMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3784 
	#FSMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3785 
	#FSMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3786 
	#FSMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3788 
	#FSMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3789 
	#FSMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3790 
	#FSMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3791 
	#FSMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3792 
	#FSMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3794 
	#FSMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3795 
	#FSMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3796 
	#FSMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3797 
	#FSMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3798 
	#FSMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3799 
	#FSMC_BWTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

3800 
	#FSMC_BWTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

3801 
	#FSMC_BWTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

3802 
	#FSMC_BWTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

3804 
	#FSMC_BWTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3805 
	#FSMC_BWTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3806 
	#FSMC_BWTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3807 
	#FSMC_BWTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3808 
	#FSMC_BWTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3810 
	#FSMC_BWTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3811 
	#FSMC_BWTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3812 
	#FSMC_BWTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3813 
	#FSMC_BWTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3814 
	#FSMC_BWTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3816 
	#FSMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3817 
	#FSMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3818 
	#FSMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3821 
	#FSMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3822 
	#FSMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3823 
	#FSMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3824 
	#FSMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3825 
	#FSMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3827 
	#FSMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3828 
	#FSMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3829 
	#FSMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3830 
	#FSMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3831 
	#FSMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3833 
	#FSMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3834 
	#FSMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3835 
	#FSMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3836 
	#FSMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3837 
	#FSMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3838 
	#FSMC_BWTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

3839 
	#FSMC_BWTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

3840 
	#FSMC_BWTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

3841 
	#FSMC_BWTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

3843 
	#FSMC_BWTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3844 
	#FSMC_BWTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3845 
	#FSMC_BWTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3846 
	#FSMC_BWTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3847 
	#FSMC_BWTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3849 
	#FSMC_BWTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3850 
	#FSMC_BWTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3851 
	#FSMC_BWTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3852 
	#FSMC_BWTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3853 
	#FSMC_BWTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3855 
	#FSMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3856 
	#FSMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3857 
	#FSMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3860 
	#FSMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

3861 
	#FSMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

3862 
	#FSMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

3864 
	#FSMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

3865 
	#FSMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3866 
	#FSMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3868 
	#FSMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

3870 
	#FSMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

3871 
	#FSMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

3872 
	#FSMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

3873 
	#FSMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

3874 
	#FSMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

3876 
	#FSMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

3877 
	#FSMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

3878 
	#FSMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

3879 
	#FSMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

3880 
	#FSMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

3882 
	#FSMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

3883 
	#FSMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

3884 
	#FSMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

3885 
	#FSMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

3888 
	#FSMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

3889 
	#FSMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

3890 
	#FSMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

3892 
	#FSMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

3893 
	#FSMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3894 
	#FSMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3896 
	#FSMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

3898 
	#FSMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

3899 
	#FSMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

3900 
	#FSMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

3901 
	#FSMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

3902 
	#FSMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

3904 
	#FSMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

3905 
	#FSMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

3906 
	#FSMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

3907 
	#FSMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

3908 
	#FSMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

3910 
	#FSMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

3911 
	#FSMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

3912 
	#FSMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

3913 
	#FSMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

3916 
	#FSMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

3917 
	#FSMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

3918 
	#FSMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

3920 
	#FSMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

3921 
	#FSMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3922 
	#FSMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3924 
	#FSMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

3926 
	#FSMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

3927 
	#FSMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

3928 
	#FSMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

3929 
	#FSMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

3930 
	#FSMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

3932 
	#FSMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

3933 
	#FSMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

3934 
	#FSMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

3935 
	#FSMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

3936 
	#FSMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

3938 
	#FSMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

3939 
	#FSMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

3940 
	#FSMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

3941 
	#FSMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

3944 
	#FSMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

3945 
	#FSMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

3946 
	#FSMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

3947 
	#FSMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

3948 
	#FSMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

3949 
	#FSMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

3950 
	#FSMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

3953 
	#FSMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

3954 
	#FSMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

3955 
	#FSMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

3956 
	#FSMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

3957 
	#FSMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

3958 
	#FSMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

3959 
	#FSMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

3962 
	#FSMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

3963 
	#FSMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

3964 
	#FSMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

3965 
	#FSMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

3966 
	#FSMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

3967 
	#FSMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

3968 
	#FSMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

3971 
	#FSMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

3972 
	#FSMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

3973 
	#FSMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

3974 
	#FSMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

3975 
	#FSMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

3976 
	#FSMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

3977 
	#FSMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

3978 
	#FSMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

3979 
	#FSMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

3981 
	#FSMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

3982 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

3983 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

3984 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

3985 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

3986 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

3987 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

3988 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

3989 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

3991 
	#FSMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

3992 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

3993 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

3994 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

3995 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

3996 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

3997 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

3998 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

3999 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

4001 
	#FSMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

4002 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

4003 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

4004 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

4005 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

4006 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

4007 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

4008 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

4009 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

4012 
	#FSMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

4013 
	#FSMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

4014 
	#FSMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

4015 
	#FSMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

4016 
	#FSMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

4017 
	#FSMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

4018 
	#FSMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

4019 
	#FSMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

4020 
	#FSMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

4022 
	#FSMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

4023 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

4024 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

4025 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

4026 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

4027 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

4028 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

4029 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

4030 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

4032 
	#FSMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

4033 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

4034 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

4035 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

4036 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

4037 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

4038 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

4039 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

4040 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

4042 
	#FSMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

4043 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

4044 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

4045 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

4046 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

4047 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

4048 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

4049 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

4050 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

4053 
	#FSMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

4054 
	#FSMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4055 
	#FSMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4056 
	#FSMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4057 
	#FSMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4058 
	#FSMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4059 
	#FSMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4060 
	#FSMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4061 
	#FSMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4063 
	#FSMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4064 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4065 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4066 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4067 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4068 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4069 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4070 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4071 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4073 
	#FSMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4074 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4075 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4076 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4077 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4078 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4079 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4080 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4081 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4083 
	#FSMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4084 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4085 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4086 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4087 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4088 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4089 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4090 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4091 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4094 
	#FSMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

4095 
	#FSMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

4096 
	#FSMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

4097 
	#FSMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

4098 
	#FSMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

4099 
	#FSMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

4100 
	#FSMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

4101 
	#FSMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

4102 
	#FSMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

4104 
	#FSMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

4105 
	#FSMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

4106 
	#FSMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

4107 
	#FSMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

4108 
	#FSMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

4109 
	#FSMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

4110 
	#FSMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

4111 
	#FSMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

4112 
	#FSMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

4114 
	#FSMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

4115 
	#FSMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

4116 
	#FSMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

4117 
	#FSMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

4118 
	#FSMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

4119 
	#FSMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

4120 
	#FSMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

4121 
	#FSMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

4122 
	#FSMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

4124 
	#FSMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

4125 
	#FSMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

4126 
	#FSMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

4127 
	#FSMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

4128 
	#FSMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

4129 
	#FSMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

4130 
	#FSMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

4131 
	#FSMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

4132 
	#FSMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

4135 
	#FSMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

4136 
	#FSMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

4137 
	#FSMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

4138 
	#FSMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

4139 
	#FSMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

4140 
	#FSMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

4141 
	#FSMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

4142 
	#FSMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

4143 
	#FSMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

4145 
	#FSMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

4146 
	#FSMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

4147 
	#FSMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

4148 
	#FSMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

4149 
	#FSMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

4150 
	#FSMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

4151 
	#FSMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

4152 
	#FSMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

4153 
	#FSMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

4155 
	#FSMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

4156 
	#FSMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

4157 
	#FSMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

4158 
	#FSMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

4159 
	#FSMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

4160 
	#FSMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

4161 
	#FSMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

4162 
	#FSMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

4163 
	#FSMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

4165 
	#FSMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

4166 
	#FSMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

4167 
	#FSMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

4168 
	#FSMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

4169 
	#FSMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

4170 
	#FSMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

4171 
	#FSMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

4172 
	#FSMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

4173 
	#FSMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

4176 
	#FSMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

4177 
	#FSMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4178 
	#FSMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4179 
	#FSMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4180 
	#FSMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4181 
	#FSMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4182 
	#FSMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4183 
	#FSMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4184 
	#FSMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4186 
	#FSMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4187 
	#FSMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4188 
	#FSMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4189 
	#FSMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4190 
	#FSMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4191 
	#FSMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4192 
	#FSMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4193 
	#FSMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4194 
	#FSMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4196 
	#FSMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4197 
	#FSMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4198 
	#FSMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4199 
	#FSMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4200 
	#FSMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4201 
	#FSMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4202 
	#FSMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4203 
	#FSMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4204 
	#FSMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4206 
	#FSMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4207 
	#FSMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4208 
	#FSMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4209 
	#FSMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4210 
	#FSMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4211 
	#FSMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4212 
	#FSMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4213 
	#FSMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4214 
	#FSMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4217 
	#FSMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

4218 
	#FSMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4219 
	#FSMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4220 
	#FSMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4221 
	#FSMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4222 
	#FSMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4223 
	#FSMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4224 
	#FSMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4225 
	#FSMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4227 
	#FSMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4228 
	#FSMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4229 
	#FSMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4230 
	#FSMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4231 
	#FSMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4232 
	#FSMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4233 
	#FSMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4234 
	#FSMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4235 
	#FSMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4237 
	#FSMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4238 
	#FSMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4239 
	#FSMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4240 
	#FSMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4241 
	#FSMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4242 
	#FSMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4243 
	#FSMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4244 
	#FSMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4245 
	#FSMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4247 
	#FSMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4248 
	#FSMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4249 
	#FSMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4250 
	#FSMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4251 
	#FSMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4252 
	#FSMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4253 
	#FSMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4254 
	#FSMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4255 
	#FSMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4258 
	#FSMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

4261 
	#FSMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

4269 
	#GPIO_MODER_MODER0
 ((
uöt32_t
)0x00000003)

	)

4270 
	#GPIO_MODER_MODER0_0
 ((
uöt32_t
)0x00000001)

	)

4271 
	#GPIO_MODER_MODER0_1
 ((
uöt32_t
)0x00000002)

	)

4273 
	#GPIO_MODER_MODER1
 ((
uöt32_t
)0x0000000C)

	)

4274 
	#GPIO_MODER_MODER1_0
 ((
uöt32_t
)0x00000004)

	)

4275 
	#GPIO_MODER_MODER1_1
 ((
uöt32_t
)0x00000008)

	)

4277 
	#GPIO_MODER_MODER2
 ((
uöt32_t
)0x00000030)

	)

4278 
	#GPIO_MODER_MODER2_0
 ((
uöt32_t
)0x00000010)

	)

4279 
	#GPIO_MODER_MODER2_1
 ((
uöt32_t
)0x00000020)

	)

4281 
	#GPIO_MODER_MODER3
 ((
uöt32_t
)0x000000C0)

	)

4282 
	#GPIO_MODER_MODER3_0
 ((
uöt32_t
)0x00000040)

	)

4283 
	#GPIO_MODER_MODER3_1
 ((
uöt32_t
)0x00000080)

	)

4285 
	#GPIO_MODER_MODER4
 ((
uöt32_t
)0x00000300)

	)

4286 
	#GPIO_MODER_MODER4_0
 ((
uöt32_t
)0x00000100)

	)

4287 
	#GPIO_MODER_MODER4_1
 ((
uöt32_t
)0x00000200)

	)

4289 
	#GPIO_MODER_MODER5
 ((
uöt32_t
)0x00000C00)

	)

4290 
	#GPIO_MODER_MODER5_0
 ((
uöt32_t
)0x00000400)

	)

4291 
	#GPIO_MODER_MODER5_1
 ((
uöt32_t
)0x00000800)

	)

4293 
	#GPIO_MODER_MODER6
 ((
uöt32_t
)0x00003000)

	)

4294 
	#GPIO_MODER_MODER6_0
 ((
uöt32_t
)0x00001000)

	)

4295 
	#GPIO_MODER_MODER6_1
 ((
uöt32_t
)0x00002000)

	)

4297 
	#GPIO_MODER_MODER7
 ((
uöt32_t
)0x0000C000)

	)

4298 
	#GPIO_MODER_MODER7_0
 ((
uöt32_t
)0x00004000)

	)

4299 
	#GPIO_MODER_MODER7_1
 ((
uöt32_t
)0x00008000)

	)

4301 
	#GPIO_MODER_MODER8
 ((
uöt32_t
)0x00030000)

	)

4302 
	#GPIO_MODER_MODER8_0
 ((
uöt32_t
)0x00010000)

	)

4303 
	#GPIO_MODER_MODER8_1
 ((
uöt32_t
)0x00020000)

	)

4305 
	#GPIO_MODER_MODER9
 ((
uöt32_t
)0x000C0000)

	)

4306 
	#GPIO_MODER_MODER9_0
 ((
uöt32_t
)0x00040000)

	)

4307 
	#GPIO_MODER_MODER9_1
 ((
uöt32_t
)0x00080000)

	)

4309 
	#GPIO_MODER_MODER10
 ((
uöt32_t
)0x00300000)

	)

4310 
	#GPIO_MODER_MODER10_0
 ((
uöt32_t
)0x00100000)

	)

4311 
	#GPIO_MODER_MODER10_1
 ((
uöt32_t
)0x00200000)

	)

4313 
	#GPIO_MODER_MODER11
 ((
uöt32_t
)0x00C00000)

	)

4314 
	#GPIO_MODER_MODER11_0
 ((
uöt32_t
)0x00400000)

	)

4315 
	#GPIO_MODER_MODER11_1
 ((
uöt32_t
)0x00800000)

	)

4317 
	#GPIO_MODER_MODER12
 ((
uöt32_t
)0x03000000)

	)

4318 
	#GPIO_MODER_MODER12_0
 ((
uöt32_t
)0x01000000)

	)

4319 
	#GPIO_MODER_MODER12_1
 ((
uöt32_t
)0x02000000)

	)

4321 
	#GPIO_MODER_MODER13
 ((
uöt32_t
)0x0C000000)

	)

4322 
	#GPIO_MODER_MODER13_0
 ((
uöt32_t
)0x04000000)

	)

4323 
	#GPIO_MODER_MODER13_1
 ((
uöt32_t
)0x08000000)

	)

4325 
	#GPIO_MODER_MODER14
 ((
uöt32_t
)0x30000000)

	)

4326 
	#GPIO_MODER_MODER14_0
 ((
uöt32_t
)0x10000000)

	)

4327 
	#GPIO_MODER_MODER14_1
 ((
uöt32_t
)0x20000000)

	)

4329 
	#GPIO_MODER_MODER15
 ((
uöt32_t
)0xC0000000)

	)

4330 
	#GPIO_MODER_MODER15_0
 ((
uöt32_t
)0x40000000)

	)

4331 
	#GPIO_MODER_MODER15_1
 ((
uöt32_t
)0x80000000)

	)

4334 
	#GPIO_OTYPER_OT_0
 ((
uöt32_t
)0x00000001)

	)

4335 
	#GPIO_OTYPER_OT_1
 ((
uöt32_t
)0x00000002)

	)

4336 
	#GPIO_OTYPER_OT_2
 ((
uöt32_t
)0x00000004)

	)

4337 
	#GPIO_OTYPER_OT_3
 ((
uöt32_t
)0x00000008)

	)

4338 
	#GPIO_OTYPER_OT_4
 ((
uöt32_t
)0x00000010)

	)

4339 
	#GPIO_OTYPER_OT_5
 ((
uöt32_t
)0x00000020)

	)

4340 
	#GPIO_OTYPER_OT_6
 ((
uöt32_t
)0x00000040)

	)

4341 
	#GPIO_OTYPER_OT_7
 ((
uöt32_t
)0x00000080)

	)

4342 
	#GPIO_OTYPER_OT_8
 ((
uöt32_t
)0x00000100)

	)

4343 
	#GPIO_OTYPER_OT_9
 ((
uöt32_t
)0x00000200)

	)

4344 
	#GPIO_OTYPER_OT_10
 ((
uöt32_t
)0x00000400)

	)

4345 
	#GPIO_OTYPER_OT_11
 ((
uöt32_t
)0x00000800)

	)

4346 
	#GPIO_OTYPER_OT_12
 ((
uöt32_t
)0x00001000)

	)

4347 
	#GPIO_OTYPER_OT_13
 ((
uöt32_t
)0x00002000)

	)

4348 
	#GPIO_OTYPER_OT_14
 ((
uöt32_t
)0x00004000)

	)

4349 
	#GPIO_OTYPER_OT_15
 ((
uöt32_t
)0x00008000)

	)

4352 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
uöt32_t
)0x00000003)

	)

4353 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
uöt32_t
)0x00000001)

	)

4354 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
uöt32_t
)0x00000002)

	)

4356 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
uöt32_t
)0x0000000C)

	)

4357 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
uöt32_t
)0x00000004)

	)

4358 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
uöt32_t
)0x00000008)

	)

4360 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
uöt32_t
)0x00000030)

	)

4361 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
uöt32_t
)0x00000010)

	)

4362 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
uöt32_t
)0x00000020)

	)

4364 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
uöt32_t
)0x000000C0)

	)

4365 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
uöt32_t
)0x00000040)

	)

4366 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
uöt32_t
)0x00000080)

	)

4368 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
uöt32_t
)0x00000300)

	)

4369 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
uöt32_t
)0x00000100)

	)

4370 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
uöt32_t
)0x00000200)

	)

4372 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
uöt32_t
)0x00000C00)

	)

4373 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
uöt32_t
)0x00000400)

	)

4374 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
uöt32_t
)0x00000800)

	)

4376 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
uöt32_t
)0x00003000)

	)

4377 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
uöt32_t
)0x00001000)

	)

4378 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
uöt32_t
)0x00002000)

	)

4380 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
uöt32_t
)0x0000C000)

	)

4381 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
uöt32_t
)0x00004000)

	)

4382 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
uöt32_t
)0x00008000)

	)

4384 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
uöt32_t
)0x00030000)

	)

4385 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
uöt32_t
)0x00010000)

	)

4386 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
uöt32_t
)0x00020000)

	)

4388 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
uöt32_t
)0x000C0000)

	)

4389 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
uöt32_t
)0x00040000)

	)

4390 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
uöt32_t
)0x00080000)

	)

4392 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
uöt32_t
)0x00300000)

	)

4393 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
uöt32_t
)0x00100000)

	)

4394 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
uöt32_t
)0x00200000)

	)

4396 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
uöt32_t
)0x00C00000)

	)

4397 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
uöt32_t
)0x00400000)

	)

4398 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
uöt32_t
)0x00800000)

	)

4400 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
uöt32_t
)0x03000000)

	)

4401 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
uöt32_t
)0x01000000)

	)

4402 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
uöt32_t
)0x02000000)

	)

4404 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
uöt32_t
)0x0C000000)

	)

4405 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
uöt32_t
)0x04000000)

	)

4406 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
uöt32_t
)0x08000000)

	)

4408 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
uöt32_t
)0x30000000)

	)

4409 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
uöt32_t
)0x10000000)

	)

4410 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
uöt32_t
)0x20000000)

	)

4412 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
uöt32_t
)0xC0000000)

	)

4413 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
uöt32_t
)0x40000000)

	)

4414 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
uöt32_t
)0x80000000)

	)

4417 
	#GPIO_PUPDR_PUPDR0
 ((
uöt32_t
)0x00000003)

	)

4418 
	#GPIO_PUPDR_PUPDR0_0
 ((
uöt32_t
)0x00000001)

	)

4419 
	#GPIO_PUPDR_PUPDR0_1
 ((
uöt32_t
)0x00000002)

	)

4421 
	#GPIO_PUPDR_PUPDR1
 ((
uöt32_t
)0x0000000C)

	)

4422 
	#GPIO_PUPDR_PUPDR1_0
 ((
uöt32_t
)0x00000004)

	)

4423 
	#GPIO_PUPDR_PUPDR1_1
 ((
uöt32_t
)0x00000008)

	)

4425 
	#GPIO_PUPDR_PUPDR2
 ((
uöt32_t
)0x00000030)

	)

4426 
	#GPIO_PUPDR_PUPDR2_0
 ((
uöt32_t
)0x00000010)

	)

4427 
	#GPIO_PUPDR_PUPDR2_1
 ((
uöt32_t
)0x00000020)

	)

4429 
	#GPIO_PUPDR_PUPDR3
 ((
uöt32_t
)0x000000C0)

	)

4430 
	#GPIO_PUPDR_PUPDR3_0
 ((
uöt32_t
)0x00000040)

	)

4431 
	#GPIO_PUPDR_PUPDR3_1
 ((
uöt32_t
)0x00000080)

	)

4433 
	#GPIO_PUPDR_PUPDR4
 ((
uöt32_t
)0x00000300)

	)

4434 
	#GPIO_PUPDR_PUPDR4_0
 ((
uöt32_t
)0x00000100)

	)

4435 
	#GPIO_PUPDR_PUPDR4_1
 ((
uöt32_t
)0x00000200)

	)

4437 
	#GPIO_PUPDR_PUPDR5
 ((
uöt32_t
)0x00000C00)

	)

4438 
	#GPIO_PUPDR_PUPDR5_0
 ((
uöt32_t
)0x00000400)

	)

4439 
	#GPIO_PUPDR_PUPDR5_1
 ((
uöt32_t
)0x00000800)

	)

4441 
	#GPIO_PUPDR_PUPDR6
 ((
uöt32_t
)0x00003000)

	)

4442 
	#GPIO_PUPDR_PUPDR6_0
 ((
uöt32_t
)0x00001000)

	)

4443 
	#GPIO_PUPDR_PUPDR6_1
 ((
uöt32_t
)0x00002000)

	)

4445 
	#GPIO_PUPDR_PUPDR7
 ((
uöt32_t
)0x0000C000)

	)

4446 
	#GPIO_PUPDR_PUPDR7_0
 ((
uöt32_t
)0x00004000)

	)

4447 
	#GPIO_PUPDR_PUPDR7_1
 ((
uöt32_t
)0x00008000)

	)

4449 
	#GPIO_PUPDR_PUPDR8
 ((
uöt32_t
)0x00030000)

	)

4450 
	#GPIO_PUPDR_PUPDR8_0
 ((
uöt32_t
)0x00010000)

	)

4451 
	#GPIO_PUPDR_PUPDR8_1
 ((
uöt32_t
)0x00020000)

	)

4453 
	#GPIO_PUPDR_PUPDR9
 ((
uöt32_t
)0x000C0000)

	)

4454 
	#GPIO_PUPDR_PUPDR9_0
 ((
uöt32_t
)0x00040000)

	)

4455 
	#GPIO_PUPDR_PUPDR9_1
 ((
uöt32_t
)0x00080000)

	)

4457 
	#GPIO_PUPDR_PUPDR10
 ((
uöt32_t
)0x00300000)

	)

4458 
	#GPIO_PUPDR_PUPDR10_0
 ((
uöt32_t
)0x00100000)

	)

4459 
	#GPIO_PUPDR_PUPDR10_1
 ((
uöt32_t
)0x00200000)

	)

4461 
	#GPIO_PUPDR_PUPDR11
 ((
uöt32_t
)0x00C00000)

	)

4462 
	#GPIO_PUPDR_PUPDR11_0
 ((
uöt32_t
)0x00400000)

	)

4463 
	#GPIO_PUPDR_PUPDR11_1
 ((
uöt32_t
)0x00800000)

	)

4465 
	#GPIO_PUPDR_PUPDR12
 ((
uöt32_t
)0x03000000)

	)

4466 
	#GPIO_PUPDR_PUPDR12_0
 ((
uöt32_t
)0x01000000)

	)

4467 
	#GPIO_PUPDR_PUPDR12_1
 ((
uöt32_t
)0x02000000)

	)

4469 
	#GPIO_PUPDR_PUPDR13
 ((
uöt32_t
)0x0C000000)

	)

4470 
	#GPIO_PUPDR_PUPDR13_0
 ((
uöt32_t
)0x04000000)

	)

4471 
	#GPIO_PUPDR_PUPDR13_1
 ((
uöt32_t
)0x08000000)

	)

4473 
	#GPIO_PUPDR_PUPDR14
 ((
uöt32_t
)0x30000000)

	)

4474 
	#GPIO_PUPDR_PUPDR14_0
 ((
uöt32_t
)0x10000000)

	)

4475 
	#GPIO_PUPDR_PUPDR14_1
 ((
uöt32_t
)0x20000000)

	)

4477 
	#GPIO_PUPDR_PUPDR15
 ((
uöt32_t
)0xC0000000)

	)

4478 
	#GPIO_PUPDR_PUPDR15_0
 ((
uöt32_t
)0x40000000)

	)

4479 
	#GPIO_PUPDR_PUPDR15_1
 ((
uöt32_t
)0x80000000)

	)

4482 
	#GPIO_IDR_IDR_0
 ((
uöt32_t
)0x00000001)

	)

4483 
	#GPIO_IDR_IDR_1
 ((
uöt32_t
)0x00000002)

	)

4484 
	#GPIO_IDR_IDR_2
 ((
uöt32_t
)0x00000004)

	)

4485 
	#GPIO_IDR_IDR_3
 ((
uöt32_t
)0x00000008)

	)

4486 
	#GPIO_IDR_IDR_4
 ((
uöt32_t
)0x00000010)

	)

4487 
	#GPIO_IDR_IDR_5
 ((
uöt32_t
)0x00000020)

	)

4488 
	#GPIO_IDR_IDR_6
 ((
uöt32_t
)0x00000040)

	)

4489 
	#GPIO_IDR_IDR_7
 ((
uöt32_t
)0x00000080)

	)

4490 
	#GPIO_IDR_IDR_8
 ((
uöt32_t
)0x00000100)

	)

4491 
	#GPIO_IDR_IDR_9
 ((
uöt32_t
)0x00000200)

	)

4492 
	#GPIO_IDR_IDR_10
 ((
uöt32_t
)0x00000400)

	)

4493 
	#GPIO_IDR_IDR_11
 ((
uöt32_t
)0x00000800)

	)

4494 
	#GPIO_IDR_IDR_12
 ((
uöt32_t
)0x00001000)

	)

4495 
	#GPIO_IDR_IDR_13
 ((
uöt32_t
)0x00002000)

	)

4496 
	#GPIO_IDR_IDR_14
 ((
uöt32_t
)0x00004000)

	)

4497 
	#GPIO_IDR_IDR_15
 ((
uöt32_t
)0x00008000)

	)

4499 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

4500 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

4501 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

4502 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

4503 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

4504 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

4505 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

4506 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

4507 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

4508 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

4509 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

4510 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

4511 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

4512 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

4513 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

4514 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

4517 
	#GPIO_ODR_ODR_0
 ((
uöt32_t
)0x00000001)

	)

4518 
	#GPIO_ODR_ODR_1
 ((
uöt32_t
)0x00000002)

	)

4519 
	#GPIO_ODR_ODR_2
 ((
uöt32_t
)0x00000004)

	)

4520 
	#GPIO_ODR_ODR_3
 ((
uöt32_t
)0x00000008)

	)

4521 
	#GPIO_ODR_ODR_4
 ((
uöt32_t
)0x00000010)

	)

4522 
	#GPIO_ODR_ODR_5
 ((
uöt32_t
)0x00000020)

	)

4523 
	#GPIO_ODR_ODR_6
 ((
uöt32_t
)0x00000040)

	)

4524 
	#GPIO_ODR_ODR_7
 ((
uöt32_t
)0x00000080)

	)

4525 
	#GPIO_ODR_ODR_8
 ((
uöt32_t
)0x00000100)

	)

4526 
	#GPIO_ODR_ODR_9
 ((
uöt32_t
)0x00000200)

	)

4527 
	#GPIO_ODR_ODR_10
 ((
uöt32_t
)0x00000400)

	)

4528 
	#GPIO_ODR_ODR_11
 ((
uöt32_t
)0x00000800)

	)

4529 
	#GPIO_ODR_ODR_12
 ((
uöt32_t
)0x00001000)

	)

4530 
	#GPIO_ODR_ODR_13
 ((
uöt32_t
)0x00002000)

	)

4531 
	#GPIO_ODR_ODR_14
 ((
uöt32_t
)0x00004000)

	)

4532 
	#GPIO_ODR_ODR_15
 ((
uöt32_t
)0x00008000)

	)

4534 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

4535 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

4536 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

4537 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

4538 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

4539 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

4540 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

4541 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

4542 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

4543 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

4544 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

4545 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

4546 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

4547 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

4548 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

4549 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

4553 
	#GPIO_BSRR_BS_0
 ((
uöt32_t
)0x00000001)

	)

4554 
	#GPIO_BSRR_BS_1
 ((
uöt32_t
)0x00000002)

	)

4555 
	#GPIO_BSRR_BS_2
 ((
uöt32_t
)0x00000004)

	)

4556 
	#GPIO_BSRR_BS_3
 ((
uöt32_t
)0x00000008)

	)

4557 
	#GPIO_BSRR_BS_4
 ((
uöt32_t
)0x00000010)

	)

4558 
	#GPIO_BSRR_BS_5
 ((
uöt32_t
)0x00000020)

	)

4559 
	#GPIO_BSRR_BS_6
 ((
uöt32_t
)0x00000040)

	)

4560 
	#GPIO_BSRR_BS_7
 ((
uöt32_t
)0x00000080)

	)

4561 
	#GPIO_BSRR_BS_8
 ((
uöt32_t
)0x00000100)

	)

4562 
	#GPIO_BSRR_BS_9
 ((
uöt32_t
)0x00000200)

	)

4563 
	#GPIO_BSRR_BS_10
 ((
uöt32_t
)0x00000400)

	)

4564 
	#GPIO_BSRR_BS_11
 ((
uöt32_t
)0x00000800)

	)

4565 
	#GPIO_BSRR_BS_12
 ((
uöt32_t
)0x00001000)

	)

4566 
	#GPIO_BSRR_BS_13
 ((
uöt32_t
)0x00002000)

	)

4567 
	#GPIO_BSRR_BS_14
 ((
uöt32_t
)0x00004000)

	)

4568 
	#GPIO_BSRR_BS_15
 ((
uöt32_t
)0x00008000)

	)

4569 
	#GPIO_BSRR_BR_0
 ((
uöt32_t
)0x00010000)

	)

4570 
	#GPIO_BSRR_BR_1
 ((
uöt32_t
)0x00020000)

	)

4571 
	#GPIO_BSRR_BR_2
 ((
uöt32_t
)0x00040000)

	)

4572 
	#GPIO_BSRR_BR_3
 ((
uöt32_t
)0x00080000)

	)

4573 
	#GPIO_BSRR_BR_4
 ((
uöt32_t
)0x00100000)

	)

4574 
	#GPIO_BSRR_BR_5
 ((
uöt32_t
)0x00200000)

	)

4575 
	#GPIO_BSRR_BR_6
 ((
uöt32_t
)0x00400000)

	)

4576 
	#GPIO_BSRR_BR_7
 ((
uöt32_t
)0x00800000)

	)

4577 
	#GPIO_BSRR_BR_8
 ((
uöt32_t
)0x01000000)

	)

4578 
	#GPIO_BSRR_BR_9
 ((
uöt32_t
)0x02000000)

	)

4579 
	#GPIO_BSRR_BR_10
 ((
uöt32_t
)0x04000000)

	)

4580 
	#GPIO_BSRR_BR_11
 ((
uöt32_t
)0x08000000)

	)

4581 
	#GPIO_BSRR_BR_12
 ((
uöt32_t
)0x10000000)

	)

4582 
	#GPIO_BSRR_BR_13
 ((
uöt32_t
)0x20000000)

	)

4583 
	#GPIO_BSRR_BR_14
 ((
uöt32_t
)0x40000000)

	)

4584 
	#GPIO_BSRR_BR_15
 ((
uöt32_t
)0x80000000)

	)

4592 
	#HASH_CR_INIT
 ((
uöt32_t
)0x00000004)

	)

4593 
	#HASH_CR_DMAE
 ((
uöt32_t
)0x00000008)

	)

4594 
	#HASH_CR_DATATYPE
 ((
uöt32_t
)0x00000030)

	)

4595 
	#HASH_CR_DATATYPE_0
 ((
uöt32_t
)0x00000010)

	)

4596 
	#HASH_CR_DATATYPE_1
 ((
uöt32_t
)0x00000020)

	)

4597 
	#HASH_CR_MODE
 ((
uöt32_t
)0x00000040)

	)

4598 
	#HASH_CR_ALGO
 ((
uöt32_t
)0x00000080)

	)

4599 
	#HASH_CR_NBW
 ((
uöt32_t
)0x00000F00)

	)

4600 
	#HASH_CR_NBW_0
 ((
uöt32_t
)0x00000100)

	)

4601 
	#HASH_CR_NBW_1
 ((
uöt32_t
)0x00000200)

	)

4602 
	#HASH_CR_NBW_2
 ((
uöt32_t
)0x00000400)

	)

4603 
	#HASH_CR_NBW_3
 ((
uöt32_t
)0x00000800)

	)

4604 
	#HASH_CR_DINNE
 ((
uöt32_t
)0x00001000)

	)

4605 
	#HASH_CR_LKEY
 ((
uöt32_t
)0x00010000)

	)

4608 
	#HASH_STR_NBW
 ((
uöt32_t
)0x0000001F)

	)

4609 
	#HASH_STR_NBW_0
 ((
uöt32_t
)0x00000001)

	)

4610 
	#HASH_STR_NBW_1
 ((
uöt32_t
)0x00000002)

	)

4611 
	#HASH_STR_NBW_2
 ((
uöt32_t
)0x00000004)

	)

4612 
	#HASH_STR_NBW_3
 ((
uöt32_t
)0x00000008)

	)

4613 
	#HASH_STR_NBW_4
 ((
uöt32_t
)0x00000010)

	)

4614 
	#HASH_STR_DCAL
 ((
uöt32_t
)0x00000100)

	)

4617 
	#HASH_IMR_DINIM
 ((
uöt32_t
)0x00000001)

	)

4618 
	#HASH_IMR_DCIM
 ((
uöt32_t
)0x00000002)

	)

4621 
	#HASH_SR_DINIS
 ((
uöt32_t
)0x00000001)

	)

4622 
	#HASH_SR_DCIS
 ((
uöt32_t
)0x00000002)

	)

4623 
	#HASH_SR_DMAS
 ((
uöt32_t
)0x00000004)

	)

4624 
	#HASH_SR_BUSY
 ((
uöt32_t
)0x00000008)

	)

4632 
	#I2C_CR1_PE
 ((
uöt16_t
)0x0001Ë

	)

4633 
	#I2C_CR1_SMBUS
 ((
uöt16_t
)0x0002Ë

	)

4634 
	#I2C_CR1_SMBTYPE
 ((
uöt16_t
)0x0008Ë

	)

4635 
	#I2C_CR1_ENARP
 ((
uöt16_t
)0x0010Ë

	)

4636 
	#I2C_CR1_ENPEC
 ((
uöt16_t
)0x0020Ë

	)

4637 
	#I2C_CR1_ENGC
 ((
uöt16_t
)0x0040Ë

	)

4638 
	#I2C_CR1_NOSTRETCH
 ((
uöt16_t
)0x0080Ë

	)

4639 
	#I2C_CR1_START
 ((
uöt16_t
)0x0100Ë

	)

4640 
	#I2C_CR1_STOP
 ((
uöt16_t
)0x0200Ë

	)

4641 
	#I2C_CR1_ACK
 ((
uöt16_t
)0x0400Ë

	)

4642 
	#I2C_CR1_POS
 ((
uöt16_t
)0x0800Ë

	)

4643 
	#I2C_CR1_PEC
 ((
uöt16_t
)0x1000Ë

	)

4644 
	#I2C_CR1_ALERT
 ((
uöt16_t
)0x2000Ë

	)

4645 
	#I2C_CR1_SWRST
 ((
uöt16_t
)0x8000Ë

	)

4648 
	#I2C_CR2_FREQ
 ((
uöt16_t
)0x003FË

	)

4649 
	#I2C_CR2_FREQ_0
 ((
uöt16_t
)0x0001Ë

	)

4650 
	#I2C_CR2_FREQ_1
 ((
uöt16_t
)0x0002Ë

	)

4651 
	#I2C_CR2_FREQ_2
 ((
uöt16_t
)0x0004Ë

	)

4652 
	#I2C_CR2_FREQ_3
 ((
uöt16_t
)0x0008Ë

	)

4653 
	#I2C_CR2_FREQ_4
 ((
uöt16_t
)0x0010Ë

	)

4654 
	#I2C_CR2_FREQ_5
 ((
uöt16_t
)0x0020Ë

	)

4656 
	#I2C_CR2_ITERREN
 ((
uöt16_t
)0x0100Ë

	)

4657 
	#I2C_CR2_ITEVTEN
 ((
uöt16_t
)0x0200Ë

	)

4658 
	#I2C_CR2_ITBUFEN
 ((
uöt16_t
)0x0400Ë

	)

4659 
	#I2C_CR2_DMAEN
 ((
uöt16_t
)0x0800Ë

	)

4660 
	#I2C_CR2_LAST
 ((
uöt16_t
)0x1000Ë

	)

4663 
	#I2C_OAR1_ADD1_7
 ((
uöt16_t
)0x00FEË

	)

4664 
	#I2C_OAR1_ADD8_9
 ((
uöt16_t
)0x0300Ë

	)

4666 
	#I2C_OAR1_ADD0
 ((
uöt16_t
)0x0001Ë

	)

4667 
	#I2C_OAR1_ADD1
 ((
uöt16_t
)0x0002Ë

	)

4668 
	#I2C_OAR1_ADD2
 ((
uöt16_t
)0x0004Ë

	)

4669 
	#I2C_OAR1_ADD3
 ((
uöt16_t
)0x0008Ë

	)

4670 
	#I2C_OAR1_ADD4
 ((
uöt16_t
)0x0010Ë

	)

4671 
	#I2C_OAR1_ADD5
 ((
uöt16_t
)0x0020Ë

	)

4672 
	#I2C_OAR1_ADD6
 ((
uöt16_t
)0x0040Ë

	)

4673 
	#I2C_OAR1_ADD7
 ((
uöt16_t
)0x0080Ë

	)

4674 
	#I2C_OAR1_ADD8
 ((
uöt16_t
)0x0100Ë

	)

4675 
	#I2C_OAR1_ADD9
 ((
uöt16_t
)0x0200Ë

	)

4677 
	#I2C_OAR1_ADDMODE
 ((
uöt16_t
)0x8000Ë

	)

4680 
	#I2C_OAR2_ENDUAL
 ((
uöt8_t
)0x01Ë

	)

4681 
	#I2C_OAR2_ADD2
 ((
uöt8_t
)0xFEË

	)

4684 
	#I2C_DR_DR
 ((
uöt8_t
)0xFFË

	)

4687 
	#I2C_SR1_SB
 ((
uöt16_t
)0x0001Ë

	)

4688 
	#I2C_SR1_ADDR
 ((
uöt16_t
)0x0002Ë

	)

4689 
	#I2C_SR1_BTF
 ((
uöt16_t
)0x0004Ë

	)

4690 
	#I2C_SR1_ADD10
 ((
uöt16_t
)0x0008Ë

	)

4691 
	#I2C_SR1_STOPF
 ((
uöt16_t
)0x0010Ë

	)

4692 
	#I2C_SR1_RXNE
 ((
uöt16_t
)0x0040Ë

	)

4693 
	#I2C_SR1_TXE
 ((
uöt16_t
)0x0080Ë

	)

4694 
	#I2C_SR1_BERR
 ((
uöt16_t
)0x0100Ë

	)

4695 
	#I2C_SR1_ARLO
 ((
uöt16_t
)0x0200Ë

	)

4696 
	#I2C_SR1_AF
 ((
uöt16_t
)0x0400Ë

	)

4697 
	#I2C_SR1_OVR
 ((
uöt16_t
)0x0800Ë

	)

4698 
	#I2C_SR1_PECERR
 ((
uöt16_t
)0x1000Ë

	)

4699 
	#I2C_SR1_TIMEOUT
 ((
uöt16_t
)0x4000Ë

	)

4700 
	#I2C_SR1_SMBALERT
 ((
uöt16_t
)0x8000Ë

	)

4703 
	#I2C_SR2_MSL
 ((
uöt16_t
)0x0001Ë

	)

4704 
	#I2C_SR2_BUSY
 ((
uöt16_t
)0x0002Ë

	)

4705 
	#I2C_SR2_TRA
 ((
uöt16_t
)0x0004Ë

	)

4706 
	#I2C_SR2_GENCALL
 ((
uöt16_t
)0x0010Ë

	)

4707 
	#I2C_SR2_SMBDEFAULT
 ((
uöt16_t
)0x0020Ë

	)

4708 
	#I2C_SR2_SMBHOST
 ((
uöt16_t
)0x0040Ë

	)

4709 
	#I2C_SR2_DUALF
 ((
uöt16_t
)0x0080Ë

	)

4710 
	#I2C_SR2_PEC
 ((
uöt16_t
)0xFF00Ë

	)

4713 
	#I2C_CCR_CCR
 ((
uöt16_t
)0x0FFFË

	)

4714 
	#I2C_CCR_DUTY
 ((
uöt16_t
)0x4000Ë

	)

4715 
	#I2C_CCR_FS
 ((
uöt16_t
)0x8000Ë

	)

4718 
	#I2C_TRISE_TRISE
 ((
uöt8_t
)0x3FË

	)

4726 
	#IWDG_KR_KEY
 ((
uöt16_t
)0xFFFFË

	)

4729 
	#IWDG_PR_PR
 ((
uöt8_t
)0x07Ë

	)

4730 
	#IWDG_PR_PR_0
 ((
uöt8_t
)0x01Ë

	)

4731 
	#IWDG_PR_PR_1
 ((
uöt8_t
)0x02Ë

	)

4732 
	#IWDG_PR_PR_2
 ((
uöt8_t
)0x04Ë

	)

4735 
	#IWDG_RLR_RL
 ((
uöt16_t
)0x0FFFË

	)

4738 
	#IWDG_SR_PVU
 ((
uöt8_t
)0x01Ë

	)

4739 
	#IWDG_SR_RVU
 ((
uöt8_t
)0x02Ë

	)

4747 
	#PWR_CR_LPDS
 ((
uöt16_t
)0x0001Ë

	)

4748 
	#PWR_CR_PDDS
 ((
uöt16_t
)0x0002Ë

	)

4749 
	#PWR_CR_CWUF
 ((
uöt16_t
)0x0004Ë

	)

4750 
	#PWR_CR_CSBF
 ((
uöt16_t
)0x0008Ë

	)

4751 
	#PWR_CR_PVDE
 ((
uöt16_t
)0x0010Ë

	)

4753 
	#PWR_CR_PLS
 ((
uöt16_t
)0x00E0Ë

	)

4754 
	#PWR_CR_PLS_0
 ((
uöt16_t
)0x0020Ë

	)

4755 
	#PWR_CR_PLS_1
 ((
uöt16_t
)0x0040Ë

	)

4756 
	#PWR_CR_PLS_2
 ((
uöt16_t
)0x0080Ë

	)

4759 
	#PWR_CR_PLS_LEV0
 ((
uöt16_t
)0x0000Ë

	)

4760 
	#PWR_CR_PLS_LEV1
 ((
uöt16_t
)0x0020Ë

	)

4761 
	#PWR_CR_PLS_LEV2
 ((
uöt16_t
)0x0040Ë

	)

4762 
	#PWR_CR_PLS_LEV3
 ((
uöt16_t
)0x0060Ë

	)

4763 
	#PWR_CR_PLS_LEV4
 ((
uöt16_t
)0x0080Ë

	)

4764 
	#PWR_CR_PLS_LEV5
 ((
uöt16_t
)0x00A0Ë

	)

4765 
	#PWR_CR_PLS_LEV6
 ((
uöt16_t
)0x00C0Ë

	)

4766 
	#PWR_CR_PLS_LEV7
 ((
uöt16_t
)0x00E0Ë

	)

4768 
	#PWR_CR_DBP
 ((
uöt16_t
)0x0100Ë

	)

4769 
	#PWR_CR_FPDS
 ((
uöt16_t
)0x0200Ë

	)

4773 
	#PWR_CSR_WUF
 ((
uöt16_t
)0x0001Ë

	)

4774 
	#PWR_CSR_SBF
 ((
uöt16_t
)0x0002Ë

	)

4775 
	#PWR_CSR_PVDO
 ((
uöt16_t
)0x0004Ë

	)

4776 
	#PWR_CSR_BRR
 ((
uöt16_t
)0x0008Ë

	)

4777 
	#PWR_CSR_EWUP
 ((
uöt16_t
)0x0100Ë

	)

4778 
	#PWR_CSR_BRE
 ((
uöt16_t
)0x0200Ë

	)

4786 
	#RCC_CR_HSION
 ((
uöt32_t
)0x00000001)

	)

4787 
	#RCC_CR_HSIRDY
 ((
uöt32_t
)0x00000002)

	)

4789 
	#RCC_CR_HSITRIM
 ((
uöt32_t
)0x000000F8)

	)

4790 
	#RCC_CR_HSITRIM_0
 ((
uöt32_t
)0x00000008)

	)

4791 
	#RCC_CR_HSITRIM_1
 ((
uöt32_t
)0x00000010)

	)

4792 
	#RCC_CR_HSITRIM_2
 ((
uöt32_t
)0x00000020)

	)

4793 
	#RCC_CR_HSITRIM_3
 ((
uöt32_t
)0x00000040)

	)

4794 
	#RCC_CR_HSITRIM_4
 ((
uöt32_t
)0x00000080)

	)

4796 
	#RCC_CR_HSICAL
 ((
uöt32_t
)0x0000FF00)

	)

4797 
	#RCC_CR_HSICAL_0
 ((
uöt32_t
)0x00000100)

	)

4798 
	#RCC_CR_HSICAL_1
 ((
uöt32_t
)0x00000200)

	)

4799 
	#RCC_CR_HSICAL_2
 ((
uöt32_t
)0x00000400)

	)

4800 
	#RCC_CR_HSICAL_3
 ((
uöt32_t
)0x00000800)

	)

4801 
	#RCC_CR_HSICAL_4
 ((
uöt32_t
)0x00001000)

	)

4802 
	#RCC_CR_HSICAL_5
 ((
uöt32_t
)0x00002000)

	)

4803 
	#RCC_CR_HSICAL_6
 ((
uöt32_t
)0x00004000)

	)

4804 
	#RCC_CR_HSICAL_7
 ((
uöt32_t
)0x00008000)

	)

4806 
	#RCC_CR_HSEON
 ((
uöt32_t
)0x00010000)

	)

4807 
	#RCC_CR_HSERDY
 ((
uöt32_t
)0x00020000)

	)

4808 
	#RCC_CR_HSEBYP
 ((
uöt32_t
)0x00040000)

	)

4809 
	#RCC_CR_CSSON
 ((
uöt32_t
)0x00080000)

	)

4810 
	#RCC_CR_PLLON
 ((
uöt32_t
)0x01000000)

	)

4811 
	#RCC_CR_PLLRDY
 ((
uöt32_t
)0x02000000)

	)

4812 
	#RCC_CR_PLLI2SON
 ((
uöt32_t
)0x04000000)

	)

4813 
	#RCC_CR_PLLI2SRDY
 ((
uöt32_t
)0x08000000)

	)

4816 
	#RCC_PLLCFGR_PLLM
 ((
uöt32_t
)0x0000003F)

	)

4817 
	#RCC_PLLCFGR_PLLM_0
 ((
uöt32_t
)0x00000001)

	)

4818 
	#RCC_PLLCFGR_PLLM_1
 ((
uöt32_t
)0x00000002)

	)

4819 
	#RCC_PLLCFGR_PLLM_2
 ((
uöt32_t
)0x00000004)

	)

4820 
	#RCC_PLLCFGR_PLLM_3
 ((
uöt32_t
)0x00000008)

	)

4821 
	#RCC_PLLCFGR_PLLM_4
 ((
uöt32_t
)0x00000010)

	)

4822 
	#RCC_PLLCFGR_PLLM_5
 ((
uöt32_t
)0x00000020)

	)

4824 
	#RCC_PLLCFGR_PLLN
 ((
uöt32_t
)0x00007FC0)

	)

4825 
	#RCC_PLLCFGR_PLLN_0
 ((
uöt32_t
)0x00000040)

	)

4826 
	#RCC_PLLCFGR_PLLN_1
 ((
uöt32_t
)0x00000080)

	)

4827 
	#RCC_PLLCFGR_PLLN_2
 ((
uöt32_t
)0x00000100)

	)

4828 
	#RCC_PLLCFGR_PLLN_3
 ((
uöt32_t
)0x00000200)

	)

4829 
	#RCC_PLLCFGR_PLLN_4
 ((
uöt32_t
)0x00000400)

	)

4830 
	#RCC_PLLCFGR_PLLN_5
 ((
uöt32_t
)0x00000800)

	)

4831 
	#RCC_PLLCFGR_PLLN_6
 ((
uöt32_t
)0x00001000)

	)

4832 
	#RCC_PLLCFGR_PLLN_7
 ((
uöt32_t
)0x00002000)

	)

4833 
	#RCC_PLLCFGR_PLLN_8
 ((
uöt32_t
)0x00004000)

	)

4835 
	#RCC_PLLCFGR_PLLP
 ((
uöt32_t
)0x00030000)

	)

4836 
	#RCC_PLLCFGR_PLLP_0
 ((
uöt32_t
)0x00010000)

	)

4837 
	#RCC_PLLCFGR_PLLP_1
 ((
uöt32_t
)0x00020000)

	)

4839 
	#RCC_PLLCFGR_PLLSRC
 ((
uöt32_t
)0x00400000)

	)

4840 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
uöt32_t
)0x00400000)

	)

4841 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
uöt32_t
)0x00000000)

	)

4843 
	#RCC_PLLCFGR_PLLQ
 ((
uöt32_t
)0x0F000000)

	)

4844 
	#RCC_PLLCFGR_PLLQ_0
 ((
uöt32_t
)0x01000000)

	)

4845 
	#RCC_PLLCFGR_PLLQ_1
 ((
uöt32_t
)0x02000000)

	)

4846 
	#RCC_PLLCFGR_PLLQ_2
 ((
uöt32_t
)0x04000000)

	)

4847 
	#RCC_PLLCFGR_PLLQ_3
 ((
uöt32_t
)0x08000000)

	)

4851 
	#RCC_CFGR_SW
 ((
uöt32_t
)0x00000003Ë

	)

4852 
	#RCC_CFGR_SW_0
 ((
uöt32_t
)0x00000001Ë

	)

4853 
	#RCC_CFGR_SW_1
 ((
uöt32_t
)0x00000002Ë

	)

4855 
	#RCC_CFGR_SW_HSI
 ((
uöt32_t
)0x00000000Ë

	)

4856 
	#RCC_CFGR_SW_HSE
 ((
uöt32_t
)0x00000001Ë

	)

4857 
	#RCC_CFGR_SW_PLL
 ((
uöt32_t
)0x00000002Ë

	)

4860 
	#RCC_CFGR_SWS
 ((
uöt32_t
)0x0000000CË

	)

4861 
	#RCC_CFGR_SWS_0
 ((
uöt32_t
)0x00000004Ë

	)

4862 
	#RCC_CFGR_SWS_1
 ((
uöt32_t
)0x00000008Ë

	)

4864 
	#RCC_CFGR_SWS_HSI
 ((
uöt32_t
)0x00000000Ë

	)

4865 
	#RCC_CFGR_SWS_HSE
 ((
uöt32_t
)0x00000004Ë

	)

4866 
	#RCC_CFGR_SWS_PLL
 ((
uöt32_t
)0x00000008Ë

	)

4869 
	#RCC_CFGR_HPRE
 ((
uöt32_t
)0x000000F0Ë

	)

4870 
	#RCC_CFGR_HPRE_0
 ((
uöt32_t
)0x00000010Ë

	)

4871 
	#RCC_CFGR_HPRE_1
 ((
uöt32_t
)0x00000020Ë

	)

4872 
	#RCC_CFGR_HPRE_2
 ((
uöt32_t
)0x00000040Ë

	)

4873 
	#RCC_CFGR_HPRE_3
 ((
uöt32_t
)0x00000080Ë

	)

4875 
	#RCC_CFGR_HPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

4876 
	#RCC_CFGR_HPRE_DIV2
 ((
uöt32_t
)0x00000080Ë

	)

4877 
	#RCC_CFGR_HPRE_DIV4
 ((
uöt32_t
)0x00000090Ë

	)

4878 
	#RCC_CFGR_HPRE_DIV8
 ((
uöt32_t
)0x000000A0Ë

	)

4879 
	#RCC_CFGR_HPRE_DIV16
 ((
uöt32_t
)0x000000B0Ë

	)

4880 
	#RCC_CFGR_HPRE_DIV64
 ((
uöt32_t
)0x000000C0Ë

	)

4881 
	#RCC_CFGR_HPRE_DIV128
 ((
uöt32_t
)0x000000D0Ë

	)

4882 
	#RCC_CFGR_HPRE_DIV256
 ((
uöt32_t
)0x000000E0Ë

	)

4883 
	#RCC_CFGR_HPRE_DIV512
 ((
uöt32_t
)0x000000F0Ë

	)

4886 
	#RCC_CFGR_PPRE1
 ((
uöt32_t
)0x00001C00Ë

	)

4887 
	#RCC_CFGR_PPRE1_0
 ((
uöt32_t
)0x00000400Ë

	)

4888 
	#RCC_CFGR_PPRE1_1
 ((
uöt32_t
)0x00000800Ë

	)

4889 
	#RCC_CFGR_PPRE1_2
 ((
uöt32_t
)0x00001000Ë

	)

4891 
	#RCC_CFGR_PPRE1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

4892 
	#RCC_CFGR_PPRE1_DIV2
 ((
uöt32_t
)0x00001000Ë

	)

4893 
	#RCC_CFGR_PPRE1_DIV4
 ((
uöt32_t
)0x00001400Ë

	)

4894 
	#RCC_CFGR_PPRE1_DIV8
 ((
uöt32_t
)0x00001800Ë

	)

4895 
	#RCC_CFGR_PPRE1_DIV16
 ((
uöt32_t
)0x00001C00Ë

	)

4898 
	#RCC_CFGR_PPRE2
 ((
uöt32_t
)0x0000E000Ë

	)

4899 
	#RCC_CFGR_PPRE2_0
 ((
uöt32_t
)0x00002000Ë

	)

4900 
	#RCC_CFGR_PPRE2_1
 ((
uöt32_t
)0x00004000Ë

	)

4901 
	#RCC_CFGR_PPRE2_2
 ((
uöt32_t
)0x00008000Ë

	)

4903 
	#RCC_CFGR_PPRE2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

4904 
	#RCC_CFGR_PPRE2_DIV2
 ((
uöt32_t
)0x00008000Ë

	)

4905 
	#RCC_CFGR_PPRE2_DIV4
 ((
uöt32_t
)0x0000A000Ë

	)

4906 
	#RCC_CFGR_PPRE2_DIV8
 ((
uöt32_t
)0x0000C000Ë

	)

4907 
	#RCC_CFGR_PPRE2_DIV16
 ((
uöt32_t
)0x0000E000Ë

	)

4910 
	#RCC_CFGR_RTCPRE
 ((
uöt32_t
)0x001F0000)

	)

4911 
	#RCC_CFGR_RTCPRE_0
 ((
uöt32_t
)0x00010000)

	)

4912 
	#RCC_CFGR_RTCPRE_1
 ((
uöt32_t
)0x00020000)

	)

4913 
	#RCC_CFGR_RTCPRE_2
 ((
uöt32_t
)0x00040000)

	)

4914 
	#RCC_CFGR_RTCPRE_3
 ((
uöt32_t
)0x00080000)

	)

4915 
	#RCC_CFGR_RTCPRE_4
 ((
uöt32_t
)0x00100000)

	)

4918 
	#RCC_CFGR_MCO1
 ((
uöt32_t
)0x00600000)

	)

4919 
	#RCC_CFGR_MCO1_0
 ((
uöt32_t
)0x00200000)

	)

4920 
	#RCC_CFGR_MCO1_1
 ((
uöt32_t
)0x00400000)

	)

4922 
	#RCC_CFGR_I2SSRC
 ((
uöt32_t
)0x00800000)

	)

4924 
	#RCC_CFGR_MCO1PRE
 ((
uöt32_t
)0x07000000)

	)

4925 
	#RCC_CFGR_MCO1PRE_0
 ((
uöt32_t
)0x01000000)

	)

4926 
	#RCC_CFGR_MCO1PRE_1
 ((
uöt32_t
)0x02000000)

	)

4927 
	#RCC_CFGR_MCO1PRE_2
 ((
uöt32_t
)0x04000000)

	)

4929 
	#RCC_CFGR_MCO2PRE
 ((
uöt32_t
)0x38000000)

	)

4930 
	#RCC_CFGR_MCO2PRE_0
 ((
uöt32_t
)0x08000000)

	)

4931 
	#RCC_CFGR_MCO2PRE_1
 ((
uöt32_t
)0x10000000)

	)

4932 
	#RCC_CFGR_MCO2PRE_2
 ((
uöt32_t
)0x20000000)

	)

4934 
	#RCC_CFGR_MCO2
 ((
uöt32_t
)0xC0000000)

	)

4935 
	#RCC_CFGR_MCO2_0
 ((
uöt32_t
)0x40000000)

	)

4936 
	#RCC_CFGR_MCO2_1
 ((
uöt32_t
)0x80000000)

	)

4939 
	#RCC_CIR_LSIRDYF
 ((
uöt32_t
)0x00000001)

	)

4940 
	#RCC_CIR_LSERDYF
 ((
uöt32_t
)0x00000002)

	)

4941 
	#RCC_CIR_HSIRDYF
 ((
uöt32_t
)0x00000004)

	)

4942 
	#RCC_CIR_HSERDYF
 ((
uöt32_t
)0x00000008)

	)

4943 
	#RCC_CIR_PLLRDYF
 ((
uöt32_t
)0x00000010)

	)

4944 
	#RCC_CIR_PLLI2SRDYF
 ((
uöt32_t
)0x00000020)

	)

4945 
	#RCC_CIR_CSSF
 ((
uöt32_t
)0x00000080)

	)

4946 
	#RCC_CIR_LSIRDYIE
 ((
uöt32_t
)0x00000100)

	)

4947 
	#RCC_CIR_LSERDYIE
 ((
uöt32_t
)0x00000200)

	)

4948 
	#RCC_CIR_HSIRDYIE
 ((
uöt32_t
)0x00000400)

	)

4949 
	#RCC_CIR_HSERDYIE
 ((
uöt32_t
)0x00000800)

	)

4950 
	#RCC_CIR_PLLRDYIE
 ((
uöt32_t
)0x00001000)

	)

4951 
	#RCC_CIR_PLLI2SRDYIE
 ((
uöt32_t
)0x00002000)

	)

4952 
	#RCC_CIR_LSIRDYC
 ((
uöt32_t
)0x00010000)

	)

4953 
	#RCC_CIR_LSERDYC
 ((
uöt32_t
)0x00020000)

	)

4954 
	#RCC_CIR_HSIRDYC
 ((
uöt32_t
)0x00040000)

	)

4955 
	#RCC_CIR_HSERDYC
 ((
uöt32_t
)0x00080000)

	)

4956 
	#RCC_CIR_PLLRDYC
 ((
uöt32_t
)0x00100000)

	)

4957 
	#RCC_CIR_PLLI2SRDYC
 ((
uöt32_t
)0x00200000)

	)

4958 
	#RCC_CIR_CSSC
 ((
uöt32_t
)0x00800000)

	)

4961 
	#RCC_AHB1RSTR_GPIOARST
 ((
uöt32_t
)0x00000001)

	)

4962 
	#RCC_AHB1RSTR_GPIOBRST
 ((
uöt32_t
)0x00000002)

	)

4963 
	#RCC_AHB1RSTR_GPIOCRST
 ((
uöt32_t
)0x00000004)

	)

4964 
	#RCC_AHB1RSTR_GPIODRST
 ((
uöt32_t
)0x00000008)

	)

4965 
	#RCC_AHB1RSTR_GPIOERST
 ((
uöt32_t
)0x00000010)

	)

4966 
	#RCC_AHB1RSTR_GPIOFRST
 ((
uöt32_t
)0x00000020)

	)

4967 
	#RCC_AHB1RSTR_GPIOGRST
 ((
uöt32_t
)0x00000040)

	)

4968 
	#RCC_AHB1RSTR_GPIOHRST
 ((
uöt32_t
)0x00000080)

	)

4969 
	#RCC_AHB1RSTR_GPIOIRST
 ((
uöt32_t
)0x00000100)

	)

4970 
	#RCC_AHB1RSTR_CRCRST
 ((
uöt32_t
)0x00001000)

	)

4971 
	#RCC_AHB1RSTR_DMA1RST
 ((
uöt32_t
)0x00200000)

	)

4972 
	#RCC_AHB1RSTR_DMA2RST
 ((
uöt32_t
)0x00400000)

	)

4973 
	#RCC_AHB1RSTR_ETHMACRST
 ((
uöt32_t
)0x02000000)

	)

4974 
	#RCC_AHB1RSTR_OTGHRST
 ((
uöt32_t
)0x10000000)

	)

4977 
	#RCC_AHB2RSTR_DCMIRST
 ((
uöt32_t
)0x00000001)

	)

4978 
	#RCC_AHB2RSTR_CRYPRST
 ((
uöt32_t
)0x00000010)

	)

4979 
	#RCC_AHB2RSTR_HASHRST
 ((
uöt32_t
)0x00000020)

	)

4981 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

4982 
	#RCC_AHB2RSTR_RNGRST
 ((
uöt32_t
)0x00000040)

	)

4983 
	#RCC_AHB2RSTR_OTGFSRST
 ((
uöt32_t
)0x00000080)

	)

4986 
	#RCC_AHB3RSTR_FSMCRST
 ((
uöt32_t
)0x00000001)

	)

4989 
	#RCC_APB1RSTR_TIM2RST
 ((
uöt32_t
)0x00000001)

	)

4990 
	#RCC_APB1RSTR_TIM3RST
 ((
uöt32_t
)0x00000002)

	)

4991 
	#RCC_APB1RSTR_TIM4RST
 ((
uöt32_t
)0x00000004)

	)

4992 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008)

	)

4993 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010)

	)

4994 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020)

	)

4995 
	#RCC_APB1RSTR_TIM12RST
 ((
uöt32_t
)0x00000040)

	)

4996 
	#RCC_APB1RSTR_TIM13RST
 ((
uöt32_t
)0x00000080)

	)

4997 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100)

	)

4998 
	#RCC_APB1RSTR_WWDGEN
 ((
uöt32_t
)0x00000800)

	)

4999 
	#RCC_APB1RSTR_SPI2RST
 ((
uöt32_t
)0x00008000)

	)

5000 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00010000)

	)

5001 
	#RCC_APB1RSTR_USART2RST
 ((
uöt32_t
)0x00020000)

	)

5002 
	#RCC_APB1RSTR_USART3RST
 ((
uöt32_t
)0x00040000)

	)

5003 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000)

	)

5004 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000)

	)

5005 
	#RCC_APB1RSTR_I2C1RST
 ((
uöt32_t
)0x00200000)

	)

5006 
	#RCC_APB1RSTR_I2C2RST
 ((
uöt32_t
)0x00400000)

	)

5007 
	#RCC_APB1RSTR_I2C3RST
 ((
uöt32_t
)0x00800000)

	)

5008 
	#RCC_APB1RSTR_CAN1RST
 ((
uöt32_t
)0x02000000)

	)

5009 
	#RCC_APB1RSTR_CAN2RST
 ((
uöt32_t
)0x04000000)

	)

5010 
	#RCC_APB1RSTR_PWRRST
 ((
uöt32_t
)0x10000000)

	)

5011 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000)

	)

5014 
	#RCC_APB2RSTR_TIM1RST
 ((
uöt32_t
)0x00000001)

	)

5015 
	#RCC_APB2RSTR_TIM8RST
 ((
uöt32_t
)0x00000002)

	)

5016 
	#RCC_APB2RSTR_USART1RST
 ((
uöt32_t
)0x00000010)

	)

5017 
	#RCC_APB2RSTR_USART6RST
 ((
uöt32_t
)0x00000020)

	)

5018 
	#RCC_APB2RSTR_ADCRST
 ((
uöt32_t
)0x00000100)

	)

5019 
	#RCC_APB2RSTR_SDIORST
 ((
uöt32_t
)0x00000800)

	)

5020 
	#RCC_APB2RSTR_SPI1RST
 ((
uöt32_t
)0x00001000)

	)

5021 
	#RCC_APB2RSTR_SYSCFGRST
 ((
uöt32_t
)0x00004000)

	)

5022 
	#RCC_APB2RSTR_TIM9RST
 ((
uöt32_t
)0x00010000)

	)

5023 
	#RCC_APB2RSTR_TIM10RST
 ((
uöt32_t
)0x00020000)

	)

5024 
	#RCC_APB2RSTR_TIM11RST
 ((
uöt32_t
)0x00040000)

	)

5026 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

5029 
	#RCC_AHB1ENR_GPIOAEN
 ((
uöt32_t
)0x00000001)

	)

5030 
	#RCC_AHB1ENR_GPIOBEN
 ((
uöt32_t
)0x00000002)

	)

5031 
	#RCC_AHB1ENR_GPIOCEN
 ((
uöt32_t
)0x00000004)

	)

5032 
	#RCC_AHB1ENR_GPIODEN
 ((
uöt32_t
)0x00000008)

	)

5033 
	#RCC_AHB1ENR_GPIOEEN
 ((
uöt32_t
)0x00000010)

	)

5034 
	#RCC_AHB1ENR_GPIOFEN
 ((
uöt32_t
)0x00000020)

	)

5035 
	#RCC_AHB1ENR_GPIOGEN
 ((
uöt32_t
)0x00000040)

	)

5036 
	#RCC_AHB1ENR_GPIOHEN
 ((
uöt32_t
)0x00000080)

	)

5037 
	#RCC_AHB1ENR_GPIOIEN
 ((
uöt32_t
)0x00000100)

	)

5038 
	#RCC_AHB1ENR_CRCEN
 ((
uöt32_t
)0x00001000)

	)

5039 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
uöt32_t
)0x00040000)

	)

5040 
	#RCC_AHB1ENR_DMA1EN
 ((
uöt32_t
)0x00200000)

	)

5041 
	#RCC_AHB1ENR_DMA2EN
 ((
uöt32_t
)0x00400000)

	)

5042 
	#RCC_AHB1ENR_ETHMACEN
 ((
uöt32_t
)0x02000000)

	)

5043 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
uöt32_t
)0x04000000)

	)

5044 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
uöt32_t
)0x08000000)

	)

5045 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
uöt32_t
)0x10000000)

	)

5046 
	#RCC_AHB1ENR_OTGHSEN
 ((
uöt32_t
)0x20000000)

	)

5047 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
uöt32_t
)0x40000000)

	)

5050 
	#RCC_AHB2ENR_DCMIEN
 ((
uöt32_t
)0x00000001)

	)

5051 
	#RCC_AHB2ENR_CRYPEN
 ((
uöt32_t
)0x00000010)

	)

5052 
	#RCC_AHB2ENR_HASHEN
 ((
uöt32_t
)0x00000020)

	)

5053 
	#RCC_AHB2ENR_RNGEN
 ((
uöt32_t
)0x00000040)

	)

5054 
	#RCC_AHB2ENR_OTGFSEN
 ((
uöt32_t
)0x00000080)

	)

5057 
	#RCC_AHB3ENR_FSMCEN
 ((
uöt32_t
)0x00000001)

	)

5060 
	#RCC_APB1ENR_TIM2EN
 ((
uöt32_t
)0x00000001)

	)

5061 
	#RCC_APB1ENR_TIM3EN
 ((
uöt32_t
)0x00000002)

	)

5062 
	#RCC_APB1ENR_TIM4EN
 ((
uöt32_t
)0x00000004)

	)

5063 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008)

	)

5064 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010)

	)

5065 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020)

	)

5066 
	#RCC_APB1ENR_TIM12EN
 ((
uöt32_t
)0x00000040)

	)

5067 
	#RCC_APB1ENR_TIM13EN
 ((
uöt32_t
)0x00000080)

	)

5068 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100)

	)

5069 
	#RCC_APB1ENR_WWDGEN
 ((
uöt32_t
)0x00000800)

	)

5070 
	#RCC_APB1ENR_SPI2EN
 ((
uöt32_t
)0x00004000)

	)

5071 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000)

	)

5072 
	#RCC_APB1ENR_USART2EN
 ((
uöt32_t
)0x00020000)

	)

5073 
	#RCC_APB1ENR_USART3EN
 ((
uöt32_t
)0x00040000)

	)

5074 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000)

	)

5075 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000)

	)

5076 
	#RCC_APB1ENR_I2C1EN
 ((
uöt32_t
)0x00200000)

	)

5077 
	#RCC_APB1ENR_I2C2EN
 ((
uöt32_t
)0x00400000)

	)

5078 
	#RCC_APB1ENR_I2C3EN
 ((
uöt32_t
)0x00800000)

	)

5079 
	#RCC_APB1ENR_CAN1EN
 ((
uöt32_t
)0x02000000)

	)

5080 
	#RCC_APB1ENR_CAN2EN
 ((
uöt32_t
)0x04000000)

	)

5081 
	#RCC_APB1ENR_PWREN
 ((
uöt32_t
)0x10000000)

	)

5082 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000)

	)

5085 
	#RCC_APB2ENR_TIM1EN
 ((
uöt32_t
)0x00000001)

	)

5086 
	#RCC_APB2ENR_TIM8EN
 ((
uöt32_t
)0x00000002)

	)

5087 
	#RCC_APB2ENR_USART1EN
 ((
uöt32_t
)0x00000010)

	)

5088 
	#RCC_APB2ENR_USART6EN
 ((
uöt32_t
)0x00000020)

	)

5089 
	#RCC_APB2ENR_ADC1EN
 ((
uöt32_t
)0x00000100)

	)

5090 
	#RCC_APB2ENR_ADC2EN
 ((
uöt32_t
)0x00000200)

	)

5091 
	#RCC_APB2ENR_ADC3EN
 ((
uöt32_t
)0x00000400)

	)

5092 
	#RCC_APB2ENR_SDIOEN
 ((
uöt32_t
)0x00000800)

	)

5093 
	#RCC_APB2ENR_SPI1EN
 ((
uöt32_t
)0x00001000)

	)

5094 
	#RCC_APB2ENR_SYSCFGEN
 ((
uöt32_t
)0x00004000)

	)

5095 
	#RCC_APB2ENR_TIM11EN
 ((
uöt32_t
)0x00040000)

	)

5096 
	#RCC_APB2ENR_TIM10EN
 ((
uöt32_t
)0x00020000)

	)

5097 
	#RCC_APB2ENR_TIM9EN
 ((
uöt32_t
)0x00010000)

	)

5100 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
uöt32_t
)0x00000001)

	)

5101 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
uöt32_t
)0x00000002)

	)

5102 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
uöt32_t
)0x00000004)

	)

5103 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
uöt32_t
)0x00000008)

	)

5104 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
uöt32_t
)0x00000010)

	)

5105 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
uöt32_t
)0x00000020)

	)

5106 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
uöt32_t
)0x00000040)

	)

5107 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
uöt32_t
)0x00000080)

	)

5108 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
uöt32_t
)0x00000100)

	)

5109 
	#RCC_AHB1LPENR_CRCLPEN
 ((
uöt32_t
)0x00001000)

	)

5110 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
uöt32_t
)0x00008000)

	)

5111 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
uöt32_t
)0x00010000)

	)

5112 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
uöt32_t
)0x00020000)

	)

5113 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
uöt32_t
)0x00040000)

	)

5114 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
uöt32_t
)0x00200000)

	)

5115 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
uöt32_t
)0x00400000)

	)

5116 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
uöt32_t
)0x02000000)

	)

5117 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
uöt32_t
)0x04000000)

	)

5118 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
uöt32_t
)0x08000000)

	)

5119 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
uöt32_t
)0x10000000)

	)

5120 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
uöt32_t
)0x20000000)

	)

5121 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
uöt32_t
)0x40000000)

	)

5124 
	#RCC_AHB2LPENR_DCMILPEN
 ((
uöt32_t
)0x00000001)

	)

5125 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
uöt32_t
)0x00000010)

	)

5126 
	#RCC_AHB2LPENR_HASHLPEN
 ((
uöt32_t
)0x00000020)

	)

5127 
	#RCC_AHB2LPENR_RNGLPEN
 ((
uöt32_t
)0x00000040)

	)

5128 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
uöt32_t
)0x00000080)

	)

5131 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
uöt32_t
)0x00000001)

	)

5134 
	#RCC_APB1LPENR_TIM2LPEN
 ((
uöt32_t
)0x00000001)

	)

5135 
	#RCC_APB1LPENR_TIM3LPEN
 ((
uöt32_t
)0x00000002)

	)

5136 
	#RCC_APB1LPENR_TIM4LPEN
 ((
uöt32_t
)0x00000004)

	)

5137 
	#RCC_APB1LPENR_TIM5LPEN
 ((
uöt32_t
)0x00000008)

	)

5138 
	#RCC_APB1LPENR_TIM6LPEN
 ((
uöt32_t
)0x00000010)

	)

5139 
	#RCC_APB1LPENR_TIM7LPEN
 ((
uöt32_t
)0x00000020)

	)

5140 
	#RCC_APB1LPENR_TIM12LPEN
 ((
uöt32_t
)0x00000040)

	)

5141 
	#RCC_APB1LPENR_TIM13LPEN
 ((
uöt32_t
)0x00000080)

	)

5142 
	#RCC_APB1LPENR_TIM14LPEN
 ((
uöt32_t
)0x00000100)

	)

5143 
	#RCC_APB1LPENR_WWDGLPEN
 ((
uöt32_t
)0x00000800)

	)

5144 
	#RCC_APB1LPENR_SPI2LPEN
 ((
uöt32_t
)0x00004000)

	)

5145 
	#RCC_APB1LPENR_SPI3LPEN
 ((
uöt32_t
)0x00008000)

	)

5146 
	#RCC_APB1LPENR_USART2LPEN
 ((
uöt32_t
)0x00020000)

	)

5147 
	#RCC_APB1LPENR_USART3LPEN
 ((
uöt32_t
)0x00040000)

	)

5148 
	#RCC_APB1LPENR_UART4LPEN
 ((
uöt32_t
)0x00080000)

	)

5149 
	#RCC_APB1LPENR_UART5LPEN
 ((
uöt32_t
)0x00100000)

	)

5150 
	#RCC_APB1LPENR_I2C1LPEN
 ((
uöt32_t
)0x00200000)

	)

5151 
	#RCC_APB1LPENR_I2C2LPEN
 ((
uöt32_t
)0x00400000)

	)

5152 
	#RCC_APB1LPENR_I2C3LPEN
 ((
uöt32_t
)0x00800000)

	)

5153 
	#RCC_APB1LPENR_CAN1LPEN
 ((
uöt32_t
)0x02000000)

	)

5154 
	#RCC_APB1LPENR_CAN2LPEN
 ((
uöt32_t
)0x04000000)

	)

5155 
	#RCC_APB1LPENR_PWRLPEN
 ((
uöt32_t
)0x10000000)

	)

5156 
	#RCC_APB1LPENR_DACLPEN
 ((
uöt32_t
)0x20000000)

	)

5159 
	#RCC_APB2LPENR_TIM1LPEN
 ((
uöt32_t
)0x00000001)

	)

5160 
	#RCC_APB2LPENR_TIM8LPEN
 ((
uöt32_t
)0x00000002)

	)

5161 
	#RCC_APB2LPENR_USART1LPEN
 ((
uöt32_t
)0x00000010)

	)

5162 
	#RCC_APB2LPENR_USART6LPEN
 ((
uöt32_t
)0x00000020)

	)

5163 
	#RCC_APB2LPENR_ADC1LPEN
 ((
uöt32_t
)0x00000100)

	)

5164 
	#RCC_APB2LPENR_ADC2PEN
 ((
uöt32_t
)0x00000200)

	)

5165 
	#RCC_APB2LPENR_ADC3LPEN
 ((
uöt32_t
)0x00000400)

	)

5166 
	#RCC_APB2LPENR_SDIOLPEN
 ((
uöt32_t
)0x00000800)

	)

5167 
	#RCC_APB2LPENR_SPI1LPEN
 ((
uöt32_t
)0x00001000)

	)

5168 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
uöt32_t
)0x00004000)

	)

5169 
	#RCC_APB2LPENR_TIM9LPEN
 ((
uöt32_t
)0x00010000)

	)

5170 
	#RCC_APB2LPENR_TIM10LPEN
 ((
uöt32_t
)0x00020000)

	)

5171 
	#RCC_APB2LPENR_TIM11LPEN
 ((
uöt32_t
)0x00040000)

	)

5174 
	#RCC_BDCR_LSEON
 ((
uöt32_t
)0x00000001)

	)

5175 
	#RCC_BDCR_LSERDY
 ((
uöt32_t
)0x00000002)

	)

5176 
	#RCC_BDCR_LSEBYP
 ((
uöt32_t
)0x00000004)

	)

5178 
	#RCC_BDCR_RTCSEL
 ((
uöt32_t
)0x00000300)

	)

5179 
	#RCC_BDCR_RTCSEL_0
 ((
uöt32_t
)0x00000100)

	)

5180 
	#RCC_BDCR_RTCSEL_1
 ((
uöt32_t
)0x00000200)

	)

5182 
	#RCC_BDCR_RTCEN
 ((
uöt32_t
)0x00008000)

	)

5183 
	#RCC_BDCR_BDRST
 ((
uöt32_t
)0x00010000)

	)

5186 
	#RCC_CSR_LSION
 ((
uöt32_t
)0x00000001)

	)

5187 
	#RCC_CSR_LSIRDY
 ((
uöt32_t
)0x00000002)

	)

5188 
	#RCC_CSR_RMVF
 ((
uöt32_t
)0x01000000)

	)

5189 
	#RCC_CSR_BORRSTF
 ((
uöt32_t
)0x02000000)

	)

5190 
	#RCC_CSR_PADRSTF
 ((
uöt32_t
)0x04000000)

	)

5191 
	#RCC_CSR_PORRSTF
 ((
uöt32_t
)0x08000000)

	)

5192 
	#RCC_CSR_SFTRSTF
 ((
uöt32_t
)0x10000000)

	)

5193 
	#RCC_CSR_WDGRSTF
 ((
uöt32_t
)0x20000000)

	)

5194 
	#RCC_CSR_WWDGRSTF
 ((
uöt32_t
)0x40000000)

	)

5195 
	#RCC_CSR_LPWRRSTF
 ((
uöt32_t
)0x80000000)

	)

5198 
	#RCC_SSCGR_MODPER
 ((
uöt32_t
)0x00001FFF)

	)

5199 
	#RCC_SSCGR_INCSTEP
 ((
uöt32_t
)0x0FFFE000)

	)

5200 
	#RCC_SSCGR_SPREADSEL
 ((
uöt32_t
)0x40000000)

	)

5201 
	#RCC_SSCGR_SSCGEN
 ((
uöt32_t
)0x80000000)

	)

5204 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
uöt32_t
)0x00007FC0)

	)

5205 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
uöt32_t
)0x70000000)

	)

5213 
	#RNG_CR_RNGEN
 ((
uöt32_t
)0x00000004)

	)

5214 
	#RNG_CR_IE
 ((
uöt32_t
)0x00000008)

	)

5217 
	#RNG_SR_DRDY
 ((
uöt32_t
)0x00000001)

	)

5218 
	#RNG_SR_CECS
 ((
uöt32_t
)0x00000002)

	)

5219 
	#RNG_SR_SECS
 ((
uöt32_t
)0x00000004)

	)

5220 
	#RNG_SR_CEIS
 ((
uöt32_t
)0x00000020)

	)

5221 
	#RNG_SR_SEIS
 ((
uöt32_t
)0x00000040)

	)

5229 
	#RTC_TR_PM
 ((
uöt32_t
)0x00400000)

	)

5230 
	#RTC_TR_HT
 ((
uöt32_t
)0x00300000)

	)

5231 
	#RTC_TR_HT_0
 ((
uöt32_t
)0x00100000)

	)

5232 
	#RTC_TR_HT_1
 ((
uöt32_t
)0x00200000)

	)

5233 
	#RTC_TR_HU
 ((
uöt32_t
)0x000F0000)

	)

5234 
	#RTC_TR_HU_0
 ((
uöt32_t
)0x00010000)

	)

5235 
	#RTC_TR_HU_1
 ((
uöt32_t
)0x00020000)

	)

5236 
	#RTC_TR_HU_2
 ((
uöt32_t
)0x00040000)

	)

5237 
	#RTC_TR_HU_3
 ((
uöt32_t
)0x00080000)

	)

5238 
	#RTC_TR_MNT
 ((
uöt32_t
)0x00007000)

	)

5239 
	#RTC_TR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

5240 
	#RTC_TR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

5241 
	#RTC_TR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

5242 
	#RTC_TR_MNU
 ((
uöt32_t
)0x00000F00)

	)

5243 
	#RTC_TR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

5244 
	#RTC_TR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

5245 
	#RTC_TR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

5246 
	#RTC_TR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

5247 
	#RTC_TR_ST
 ((
uöt32_t
)0x00000070)

	)

5248 
	#RTC_TR_ST_0
 ((
uöt32_t
)0x00000010)

	)

5249 
	#RTC_TR_ST_1
 ((
uöt32_t
)0x00000020)

	)

5250 
	#RTC_TR_ST_2
 ((
uöt32_t
)0x00000040)

	)

5251 
	#RTC_TR_SU
 ((
uöt32_t
)0x0000000F)

	)

5252 
	#RTC_TR_SU_0
 ((
uöt32_t
)0x00000001)

	)

5253 
	#RTC_TR_SU_1
 ((
uöt32_t
)0x00000002)

	)

5254 
	#RTC_TR_SU_2
 ((
uöt32_t
)0x00000004)

	)

5255 
	#RTC_TR_SU_3
 ((
uöt32_t
)0x00000008)

	)

5258 
	#RTC_DR_YT
 ((
uöt32_t
)0x00F00000)

	)

5259 
	#RTC_DR_YT_0
 ((
uöt32_t
)0x00100000)

	)

5260 
	#RTC_DR_YT_1
 ((
uöt32_t
)0x00200000)

	)

5261 
	#RTC_DR_YT_2
 ((
uöt32_t
)0x00400000)

	)

5262 
	#RTC_DR_YT_3
 ((
uöt32_t
)0x00800000)

	)

5263 
	#RTC_DR_YU
 ((
uöt32_t
)0x000F0000)

	)

5264 
	#RTC_DR_YU_0
 ((
uöt32_t
)0x00010000)

	)

5265 
	#RTC_DR_YU_1
 ((
uöt32_t
)0x00020000)

	)

5266 
	#RTC_DR_YU_2
 ((
uöt32_t
)0x00040000)

	)

5267 
	#RTC_DR_YU_3
 ((
uöt32_t
)0x00080000)

	)

5268 
	#RTC_DR_WDU
 ((
uöt32_t
)0x0000E000)

	)

5269 
	#RTC_DR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

5270 
	#RTC_DR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

5271 
	#RTC_DR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

5272 
	#RTC_DR_MT
 ((
uöt32_t
)0x00001000)

	)

5273 
	#RTC_DR_MU
 ((
uöt32_t
)0x00000F00)

	)

5274 
	#RTC_DR_MU_0
 ((
uöt32_t
)0x00000100)

	)

5275 
	#RTC_DR_MU_1
 ((
uöt32_t
)0x00000200)

	)

5276 
	#RTC_DR_MU_2
 ((
uöt32_t
)0x00000400)

	)

5277 
	#RTC_DR_MU_3
 ((
uöt32_t
)0x00000800)

	)

5278 
	#RTC_DR_DT
 ((
uöt32_t
)0x00000030)

	)

5279 
	#RTC_DR_DT_0
 ((
uöt32_t
)0x00000010)

	)

5280 
	#RTC_DR_DT_1
 ((
uöt32_t
)0x00000020)

	)

5281 
	#RTC_DR_DU
 ((
uöt32_t
)0x0000000F)

	)

5282 
	#RTC_DR_DU_0
 ((
uöt32_t
)0x00000001)

	)

5283 
	#RTC_DR_DU_1
 ((
uöt32_t
)0x00000002)

	)

5284 
	#RTC_DR_DU_2
 ((
uöt32_t
)0x00000004)

	)

5285 
	#RTC_DR_DU_3
 ((
uöt32_t
)0x00000008)

	)

5288 
	#RTC_CR_COE
 ((
uöt32_t
)0x00800000)

	)

5289 
	#RTC_CR_OSEL
 ((
uöt32_t
)0x00600000)

	)

5290 
	#RTC_CR_OSEL_0
 ((
uöt32_t
)0x00200000)

	)

5291 
	#RTC_CR_OSEL_1
 ((
uöt32_t
)0x00400000)

	)

5292 
	#RTC_CR_POL
 ((
uöt32_t
)0x00100000)

	)

5293 
	#RTC_CR_BCK
 ((
uöt32_t
)0x00040000)

	)

5294 
	#RTC_CR_SUB1H
 ((
uöt32_t
)0x00020000)

	)

5295 
	#RTC_CR_ADD1H
 ((
uöt32_t
)0x00010000)

	)

5296 
	#RTC_CR_TSIE
 ((
uöt32_t
)0x00008000)

	)

5297 
	#RTC_CR_WUTIE
 ((
uöt32_t
)0x00004000)

	)

5298 
	#RTC_CR_ALRBIE
 ((
uöt32_t
)0x00002000)

	)

5299 
	#RTC_CR_ALRAIE
 ((
uöt32_t
)0x00001000)

	)

5300 
	#RTC_CR_TSE
 ((
uöt32_t
)0x00000800)

	)

5301 
	#RTC_CR_WUTE
 ((
uöt32_t
)0x00000400)

	)

5302 
	#RTC_CR_ALRBE
 ((
uöt32_t
)0x00000200)

	)

5303 
	#RTC_CR_ALRAE
 ((
uöt32_t
)0x00000100)

	)

5304 
	#RTC_CR_DCE
 ((
uöt32_t
)0x00000080)

	)

5305 
	#RTC_CR_FMT
 ((
uöt32_t
)0x00000040)

	)

5306 
	#RTC_CR_REFCKON
 ((
uöt32_t
)0x00000010)

	)

5307 
	#RTC_CR_TSEDGE
 ((
uöt32_t
)0x00000008)

	)

5308 
	#RTC_CR_WUCKSEL
 ((
uöt32_t
)0x00000007)

	)

5309 
	#RTC_CR_WUCKSEL_0
 ((
uöt32_t
)0x00000001)

	)

5310 
	#RTC_CR_WUCKSEL_1
 ((
uöt32_t
)0x00000002)

	)

5311 
	#RTC_CR_WUCKSEL_2
 ((
uöt32_t
)0x00000004)

	)

5314 
	#RTC_ISR_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

5315 
	#RTC_ISR_TSOVF
 ((
uöt32_t
)0x00001000)

	)

5316 
	#RTC_ISR_TSF
 ((
uöt32_t
)0x00000800)

	)

5317 
	#RTC_ISR_WUTF
 ((
uöt32_t
)0x00000400)

	)

5318 
	#RTC_ISR_ALRBF
 ((
uöt32_t
)0x00000200)

	)

5319 
	#RTC_ISR_ALRAF
 ((
uöt32_t
)0x00000100)

	)

5320 
	#RTC_ISR_INIT
 ((
uöt32_t
)0x00000080)

	)

5321 
	#RTC_ISR_INITF
 ((
uöt32_t
)0x00000040)

	)

5322 
	#RTC_ISR_RSF
 ((
uöt32_t
)0x00000020)

	)

5323 
	#RTC_ISR_INITS
 ((
uöt32_t
)0x00000010)

	)

5324 
	#RTC_ISR_WUTWF
 ((
uöt32_t
)0x00000004)

	)

5325 
	#RTC_ISR_ALRBWF
 ((
uöt32_t
)0x00000002)

	)

5326 
	#RTC_ISR_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

5329 
	#RTC_PRER_PREDIV_A
 ((
uöt32_t
)0x007F0000)

	)

5330 
	#RTC_PRER_PREDIV_S
 ((
uöt32_t
)0x00001FFF)

	)

5333 
	#RTC_WUTR_WUT
 ((
uöt32_t
)0x0000FFFF)

	)

5336 
	#RTC_CALIBR_DCS
 ((
uöt32_t
)0x00000080)

	)

5337 
	#RTC_CALIBR_DC
 ((
uöt32_t
)0x0000001F)

	)

5340 
	#RTC_ALRMAR_MSK4
 ((
uöt32_t
)0x80000000)

	)

5341 
	#RTC_ALRMAR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

5342 
	#RTC_ALRMAR_DT
 ((
uöt32_t
)0x30000000)

	)

5343 
	#RTC_ALRMAR_DT_0
 ((
uöt32_t
)0x10000000)

	)

5344 
	#RTC_ALRMAR_DT_1
 ((
uöt32_t
)0x20000000)

	)

5345 
	#RTC_ALRMAR_DU
 ((
uöt32_t
)0x0F000000)

	)

5346 
	#RTC_ALRMAR_DU_0
 ((
uöt32_t
)0x01000000)

	)

5347 
	#RTC_ALRMAR_DU_1
 ((
uöt32_t
)0x02000000)

	)

5348 
	#RTC_ALRMAR_DU_2
 ((
uöt32_t
)0x04000000)

	)

5349 
	#RTC_ALRMAR_DU_3
 ((
uöt32_t
)0x08000000)

	)

5350 
	#RTC_ALRMAR_MSK3
 ((
uöt32_t
)0x00800000)

	)

5351 
	#RTC_ALRMAR_PM
 ((
uöt32_t
)0x00400000)

	)

5352 
	#RTC_ALRMAR_HT
 ((
uöt32_t
)0x00300000)

	)

5353 
	#RTC_ALRMAR_HT_0
 ((
uöt32_t
)0x00100000)

	)

5354 
	#RTC_ALRMAR_HT_1
 ((
uöt32_t
)0x00200000)

	)

5355 
	#RTC_ALRMAR_HU
 ((
uöt32_t
)0x000F0000)

	)

5356 
	#RTC_ALRMAR_HU_0
 ((
uöt32_t
)0x00010000)

	)

5357 
	#RTC_ALRMAR_HU_1
 ((
uöt32_t
)0x00020000)

	)

5358 
	#RTC_ALRMAR_HU_2
 ((
uöt32_t
)0x00040000)

	)

5359 
	#RTC_ALRMAR_HU_3
 ((
uöt32_t
)0x00080000)

	)

5360 
	#RTC_ALRMAR_MSK2
 ((
uöt32_t
)0x00008000)

	)

5361 
	#RTC_ALRMAR_MNT
 ((
uöt32_t
)0x00007000)

	)

5362 
	#RTC_ALRMAR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

5363 
	#RTC_ALRMAR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

5364 
	#RTC_ALRMAR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

5365 
	#RTC_ALRMAR_MNU
 ((
uöt32_t
)0x00000F00)

	)

5366 
	#RTC_ALRMAR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

5367 
	#RTC_ALRMAR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

5368 
	#RTC_ALRMAR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

5369 
	#RTC_ALRMAR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

5370 
	#RTC_ALRMAR_MSK1
 ((
uöt32_t
)0x00000080)

	)

5371 
	#RTC_ALRMAR_ST
 ((
uöt32_t
)0x00000070)

	)

5372 
	#RTC_ALRMAR_ST_0
 ((
uöt32_t
)0x00000010)

	)

5373 
	#RTC_ALRMAR_ST_1
 ((
uöt32_t
)0x00000020)

	)

5374 
	#RTC_ALRMAR_ST_2
 ((
uöt32_t
)0x00000040)

	)

5375 
	#RTC_ALRMAR_SU
 ((
uöt32_t
)0x0000000F)

	)

5376 
	#RTC_ALRMAR_SU_0
 ((
uöt32_t
)0x00000001)

	)

5377 
	#RTC_ALRMAR_SU_1
 ((
uöt32_t
)0x00000002)

	)

5378 
	#RTC_ALRMAR_SU_2
 ((
uöt32_t
)0x00000004)

	)

5379 
	#RTC_ALRMAR_SU_3
 ((
uöt32_t
)0x00000008)

	)

5382 
	#RTC_ALRMBR_MSK4
 ((
uöt32_t
)0x80000000)

	)

5383 
	#RTC_ALRMBR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

5384 
	#RTC_ALRMBR_DT
 ((
uöt32_t
)0x30000000)

	)

5385 
	#RTC_ALRMBR_DT_0
 ((
uöt32_t
)0x10000000)

	)

5386 
	#RTC_ALRMBR_DT_1
 ((
uöt32_t
)0x20000000)

	)

5387 
	#RTC_ALRMBR_DU
 ((
uöt32_t
)0x0F000000)

	)

5388 
	#RTC_ALRMBR_DU_0
 ((
uöt32_t
)0x01000000)

	)

5389 
	#RTC_ALRMBR_DU_1
 ((
uöt32_t
)0x02000000)

	)

5390 
	#RTC_ALRMBR_DU_2
 ((
uöt32_t
)0x04000000)

	)

5391 
	#RTC_ALRMBR_DU_3
 ((
uöt32_t
)0x08000000)

	)

5392 
	#RTC_ALRMBR_MSK3
 ((
uöt32_t
)0x00800000)

	)

5393 
	#RTC_ALRMBR_PM
 ((
uöt32_t
)0x00400000)

	)

5394 
	#RTC_ALRMBR_HT
 ((
uöt32_t
)0x00300000)

	)

5395 
	#RTC_ALRMBR_HT_0
 ((
uöt32_t
)0x00100000)

	)

5396 
	#RTC_ALRMBR_HT_1
 ((
uöt32_t
)0x00200000)

	)

5397 
	#RTC_ALRMBR_HU
 ((
uöt32_t
)0x000F0000)

	)

5398 
	#RTC_ALRMBR_HU_0
 ((
uöt32_t
)0x00010000)

	)

5399 
	#RTC_ALRMBR_HU_1
 ((
uöt32_t
)0x00020000)

	)

5400 
	#RTC_ALRMBR_HU_2
 ((
uöt32_t
)0x00040000)

	)

5401 
	#RTC_ALRMBR_HU_3
 ((
uöt32_t
)0x00080000)

	)

5402 
	#RTC_ALRMBR_MSK2
 ((
uöt32_t
)0x00008000)

	)

5403 
	#RTC_ALRMBR_MNT
 ((
uöt32_t
)0x00007000)

	)

5404 
	#RTC_ALRMBR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

5405 
	#RTC_ALRMBR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

5406 
	#RTC_ALRMBR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

5407 
	#RTC_ALRMBR_MNU
 ((
uöt32_t
)0x00000F00)

	)

5408 
	#RTC_ALRMBR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

5409 
	#RTC_ALRMBR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

5410 
	#RTC_ALRMBR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

5411 
	#RTC_ALRMBR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

5412 
	#RTC_ALRMBR_MSK1
 ((
uöt32_t
)0x00000080)

	)

5413 
	#RTC_ALRMBR_ST
 ((
uöt32_t
)0x00000070)

	)

5414 
	#RTC_ALRMBR_ST_0
 ((
uöt32_t
)0x00000010)

	)

5415 
	#RTC_ALRMBR_ST_1
 ((
uöt32_t
)0x00000020)

	)

5416 
	#RTC_ALRMBR_ST_2
 ((
uöt32_t
)0x00000040)

	)

5417 
	#RTC_ALRMBR_SU
 ((
uöt32_t
)0x0000000F)

	)

5418 
	#RTC_ALRMBR_SU_0
 ((
uöt32_t
)0x00000001)

	)

5419 
	#RTC_ALRMBR_SU_1
 ((
uöt32_t
)0x00000002)

	)

5420 
	#RTC_ALRMBR_SU_2
 ((
uöt32_t
)0x00000004)

	)

5421 
	#RTC_ALRMBR_SU_3
 ((
uöt32_t
)0x00000008)

	)

5424 
	#RTC_WPR_KEY
 ((
uöt32_t
)0x000000FF)

	)

5427 
	#RTC_TSTR_PM
 ((
uöt32_t
)0x00400000)

	)

5428 
	#RTC_TSTR_HT
 ((
uöt32_t
)0x00300000)

	)

5429 
	#RTC_TSTR_HT_0
 ((
uöt32_t
)0x00100000)

	)

5430 
	#RTC_TSTR_HT_1
 ((
uöt32_t
)0x00200000)

	)

5431 
	#RTC_TSTR_HU
 ((
uöt32_t
)0x000F0000)

	)

5432 
	#RTC_TSTR_HU_0
 ((
uöt32_t
)0x00010000)

	)

5433 
	#RTC_TSTR_HU_1
 ((
uöt32_t
)0x00020000)

	)

5434 
	#RTC_TSTR_HU_2
 ((
uöt32_t
)0x00040000)

	)

5435 
	#RTC_TSTR_HU_3
 ((
uöt32_t
)0x00080000)

	)

5436 
	#RTC_TSTR_MNT
 ((
uöt32_t
)0x00007000)

	)

5437 
	#RTC_TSTR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

5438 
	#RTC_TSTR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

5439 
	#RTC_TSTR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

5440 
	#RTC_TSTR_MNU
 ((
uöt32_t
)0x00000F00)

	)

5441 
	#RTC_TSTR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

5442 
	#RTC_TSTR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

5443 
	#RTC_TSTR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

5444 
	#RTC_TSTR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

5445 
	#RTC_TSTR_ST
 ((
uöt32_t
)0x00000070)

	)

5446 
	#RTC_TSTR_ST_0
 ((
uöt32_t
)0x00000010)

	)

5447 
	#RTC_TSTR_ST_1
 ((
uöt32_t
)0x00000020)

	)

5448 
	#RTC_TSTR_ST_2
 ((
uöt32_t
)0x00000040)

	)

5449 
	#RTC_TSTR_SU
 ((
uöt32_t
)0x0000000F)

	)

5450 
	#RTC_TSTR_SU_0
 ((
uöt32_t
)0x00000001)

	)

5451 
	#RTC_TSTR_SU_1
 ((
uöt32_t
)0x00000002)

	)

5452 
	#RTC_TSTR_SU_2
 ((
uöt32_t
)0x00000004)

	)

5453 
	#RTC_TSTR_SU_3
 ((
uöt32_t
)0x00000008)

	)

5456 
	#RTC_TSDR_WDU
 ((
uöt32_t
)0x0000E000)

	)

5457 
	#RTC_TSDR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

5458 
	#RTC_TSDR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

5459 
	#RTC_TSDR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

5460 
	#RTC_TSDR_MT
 ((
uöt32_t
)0x00001000)

	)

5461 
	#RTC_TSDR_MU
 ((
uöt32_t
)0x00000F00)

	)

5462 
	#RTC_TSDR_MU_0
 ((
uöt32_t
)0x00000100)

	)

5463 
	#RTC_TSDR_MU_1
 ((
uöt32_t
)0x00000200)

	)

5464 
	#RTC_TSDR_MU_2
 ((
uöt32_t
)0x00000400)

	)

5465 
	#RTC_TSDR_MU_3
 ((
uöt32_t
)0x00000800)

	)

5466 
	#RTC_TSDR_DT
 ((
uöt32_t
)0x00000030)

	)

5467 
	#RTC_TSDR_DT_0
 ((
uöt32_t
)0x00000010)

	)

5468 
	#RTC_TSDR_DT_1
 ((
uöt32_t
)0x00000020)

	)

5469 
	#RTC_TSDR_DU
 ((
uöt32_t
)0x0000000F)

	)

5470 
	#RTC_TSDR_DU_0
 ((
uöt32_t
)0x00000001)

	)

5471 
	#RTC_TSDR_DU_1
 ((
uöt32_t
)0x00000002)

	)

5472 
	#RTC_TSDR_DU_2
 ((
uöt32_t
)0x00000004)

	)

5473 
	#RTC_TSDR_DU_3
 ((
uöt32_t
)0x00000008)

	)

5476 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
uöt32_t
)0x00040000)

	)

5477 
	#RTC_TAFCR_TSINSEL
 ((
uöt32_t
)0x00020000)

	)

5478 
	#RTC_TAFCR_TAMPINSEL
 ((
uöt32_t
)0x00010000)

	)

5479 
	#RTC_TAFCR_TAMPIE
 ((
uöt32_t
)0x00000004)

	)

5480 
	#RTC_TAFCR_TAMP1TRG
 ((
uöt32_t
)0x00000002)

	)

5481 
	#RTC_TAFCR_TAMP1E
 ((
uöt32_t
)0x00000001)

	)

5484 
	#RTC_BKP0R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5487 
	#RTC_BKP1R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5490 
	#RTC_BKP2R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5493 
	#RTC_BKP3R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5496 
	#RTC_BKP4R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5499 
	#RTC_BKP5R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5502 
	#RTC_BKP6R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5505 
	#RTC_BKP7R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5508 
	#RTC_BKP8R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5511 
	#RTC_BKP9R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5514 
	#RTC_BKP10R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5517 
	#RTC_BKP11R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5520 
	#RTC_BKP12R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5523 
	#RTC_BKP13R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5526 
	#RTC_BKP14R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5529 
	#RTC_BKP15R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5532 
	#RTC_BKP16R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5535 
	#RTC_BKP17R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5538 
	#RTC_BKP18R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5541 
	#RTC_BKP19R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5549 
	#SDIO_POWER_PWRCTRL
 ((
uöt8_t
)0x03Ë

	)

5550 
	#SDIO_POWER_PWRCTRL_0
 ((
uöt8_t
)0x01Ë

	)

5551 
	#SDIO_POWER_PWRCTRL_1
 ((
uöt8_t
)0x02Ë

	)

5554 
	#SDIO_CLKCR_CLKDIV
 ((
uöt16_t
)0x00FFË

	)

5555 
	#SDIO_CLKCR_CLKEN
 ((
uöt16_t
)0x0100Ë

	)

5556 
	#SDIO_CLKCR_PWRSAV
 ((
uöt16_t
)0x0200Ë

	)

5557 
	#SDIO_CLKCR_BYPASS
 ((
uöt16_t
)0x0400Ë

	)

5559 
	#SDIO_CLKCR_WIDBUS
 ((
uöt16_t
)0x1800Ë

	)

5560 
	#SDIO_CLKCR_WIDBUS_0
 ((
uöt16_t
)0x0800Ë

	)

5561 
	#SDIO_CLKCR_WIDBUS_1
 ((
uöt16_t
)0x1000Ë

	)

5563 
	#SDIO_CLKCR_NEGEDGE
 ((
uöt16_t
)0x2000Ë

	)

5564 
	#SDIO_CLKCR_HWFC_EN
 ((
uöt16_t
)0x4000Ë

	)

5567 
	#SDIO_ARG_CMDARG
 ((
uöt32_t
)0xFFFFFFFFË

	)

5570 
	#SDIO_CMD_CMDINDEX
 ((
uöt16_t
)0x003FË

	)

5572 
	#SDIO_CMD_WAITRESP
 ((
uöt16_t
)0x00C0Ë

	)

5573 
	#SDIO_CMD_WAITRESP_0
 ((
uöt16_t
)0x0040Ë

	)

5574 
	#SDIO_CMD_WAITRESP_1
 ((
uöt16_t
)0x0080Ë

	)

5576 
	#SDIO_CMD_WAITINT
 ((
uöt16_t
)0x0100Ë

	)

5577 
	#SDIO_CMD_WAITPEND
 ((
uöt16_t
)0x0200Ë

	)

5578 
	#SDIO_CMD_CPSMEN
 ((
uöt16_t
)0x0400Ë

	)

5579 
	#SDIO_CMD_SDIOSUSPEND
 ((
uöt16_t
)0x0800Ë

	)

5580 
	#SDIO_CMD_ENCMDCOMPL
 ((
uöt16_t
)0x1000Ë

	)

5581 
	#SDIO_CMD_NIEN
 ((
uöt16_t
)0x2000Ë

	)

5582 
	#SDIO_CMD_CEATACMD
 ((
uöt16_t
)0x4000Ë

	)

5585 
	#SDIO_RESPCMD_RESPCMD
 ((
uöt8_t
)0x3FË

	)

5588 
	#SDIO_RESP0_CARDSTATUS0
 ((
uöt32_t
)0xFFFFFFFFË

	)

5591 
	#SDIO_RESP1_CARDSTATUS1
 ((
uöt32_t
)0xFFFFFFFFË

	)

5594 
	#SDIO_RESP2_CARDSTATUS2
 ((
uöt32_t
)0xFFFFFFFFË

	)

5597 
	#SDIO_RESP3_CARDSTATUS3
 ((
uöt32_t
)0xFFFFFFFFË

	)

5600 
	#SDIO_RESP4_CARDSTATUS4
 ((
uöt32_t
)0xFFFFFFFFË

	)

5603 
	#SDIO_DTIMER_DATATIME
 ((
uöt32_t
)0xFFFFFFFFË

	)

5606 
	#SDIO_DLEN_DATALENGTH
 ((
uöt32_t
)0x01FFFFFFË

	)

5609 
	#SDIO_DCTRL_DTEN
 ((
uöt16_t
)0x0001Ë

	)

5610 
	#SDIO_DCTRL_DTDIR
 ((
uöt16_t
)0x0002Ë

	)

5611 
	#SDIO_DCTRL_DTMODE
 ((
uöt16_t
)0x0004Ë

	)

5612 
	#SDIO_DCTRL_DMAEN
 ((
uöt16_t
)0x0008Ë

	)

5614 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
uöt16_t
)0x00F0Ë

	)

5615 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
uöt16_t
)0x0010Ë

	)

5616 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
uöt16_t
)0x0020Ë

	)

5617 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
uöt16_t
)0x0040Ë

	)

5618 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
uöt16_t
)0x0080Ë

	)

5620 
	#SDIO_DCTRL_RWSTART
 ((
uöt16_t
)0x0100Ë

	)

5621 
	#SDIO_DCTRL_RWSTOP
 ((
uöt16_t
)0x0200Ë

	)

5622 
	#SDIO_DCTRL_RWMOD
 ((
uöt16_t
)0x0400Ë

	)

5623 
	#SDIO_DCTRL_SDIOEN
 ((
uöt16_t
)0x0800Ë

	)

5626 
	#SDIO_DCOUNT_DATACOUNT
 ((
uöt32_t
)0x01FFFFFFË

	)

5629 
	#SDIO_STA_CCRCFAIL
 ((
uöt32_t
)0x00000001Ë

	)

5630 
	#SDIO_STA_DCRCFAIL
 ((
uöt32_t
)0x00000002Ë

	)

5631 
	#SDIO_STA_CTIMEOUT
 ((
uöt32_t
)0x00000004Ë

	)

5632 
	#SDIO_STA_DTIMEOUT
 ((
uöt32_t
)0x00000008Ë

	)

5633 
	#SDIO_STA_TXUNDERR
 ((
uöt32_t
)0x00000010Ë

	)

5634 
	#SDIO_STA_RXOVERR
 ((
uöt32_t
)0x00000020Ë

	)

5635 
	#SDIO_STA_CMDREND
 ((
uöt32_t
)0x00000040Ë

	)

5636 
	#SDIO_STA_CMDSENT
 ((
uöt32_t
)0x00000080Ë

	)

5637 
	#SDIO_STA_DATAEND
 ((
uöt32_t
)0x00000100Ë

	)

5638 
	#SDIO_STA_STBITERR
 ((
uöt32_t
)0x00000200Ë

	)

5639 
	#SDIO_STA_DBCKEND
 ((
uöt32_t
)0x00000400Ë

	)

5640 
	#SDIO_STA_CMDACT
 ((
uöt32_t
)0x00000800Ë

	)

5641 
	#SDIO_STA_TXACT
 ((
uöt32_t
)0x00001000Ë

	)

5642 
	#SDIO_STA_RXACT
 ((
uöt32_t
)0x00002000Ë

	)

5643 
	#SDIO_STA_TXFIFOHE
 ((
uöt32_t
)0x00004000Ë

	)

5644 
	#SDIO_STA_RXFIFOHF
 ((
uöt32_t
)0x00008000Ë

	)

5645 
	#SDIO_STA_TXFIFOF
 ((
uöt32_t
)0x00010000Ë

	)

5646 
	#SDIO_STA_RXFIFOF
 ((
uöt32_t
)0x00020000Ë

	)

5647 
	#SDIO_STA_TXFIFOE
 ((
uöt32_t
)0x00040000Ë

	)

5648 
	#SDIO_STA_RXFIFOE
 ((
uöt32_t
)0x00080000Ë

	)

5649 
	#SDIO_STA_TXDAVL
 ((
uöt32_t
)0x00100000Ë

	)

5650 
	#SDIO_STA_RXDAVL
 ((
uöt32_t
)0x00200000Ë

	)

5651 
	#SDIO_STA_SDIOIT
 ((
uöt32_t
)0x00400000Ë

	)

5652 
	#SDIO_STA_CEATAEND
 ((
uöt32_t
)0x00800000Ë

	)

5655 
	#SDIO_ICR_CCRCFAILC
 ((
uöt32_t
)0x00000001Ë

	)

5656 
	#SDIO_ICR_DCRCFAILC
 ((
uöt32_t
)0x00000002Ë

	)

5657 
	#SDIO_ICR_CTIMEOUTC
 ((
uöt32_t
)0x00000004Ë

	)

5658 
	#SDIO_ICR_DTIMEOUTC
 ((
uöt32_t
)0x00000008Ë

	)

5659 
	#SDIO_ICR_TXUNDERRC
 ((
uöt32_t
)0x00000010Ë

	)

5660 
	#SDIO_ICR_RXOVERRC
 ((
uöt32_t
)0x00000020Ë

	)

5661 
	#SDIO_ICR_CMDRENDC
 ((
uöt32_t
)0x00000040Ë

	)

5662 
	#SDIO_ICR_CMDSENTC
 ((
uöt32_t
)0x00000080Ë

	)

5663 
	#SDIO_ICR_DATAENDC
 ((
uöt32_t
)0x00000100Ë

	)

5664 
	#SDIO_ICR_STBITERRC
 ((
uöt32_t
)0x00000200Ë

	)

5665 
	#SDIO_ICR_DBCKENDC
 ((
uöt32_t
)0x00000400Ë

	)

5666 
	#SDIO_ICR_SDIOITC
 ((
uöt32_t
)0x00400000Ë

	)

5667 
	#SDIO_ICR_CEATAENDC
 ((
uöt32_t
)0x00800000Ë

	)

5670 
	#SDIO_MASK_CCRCFAILIE
 ((
uöt32_t
)0x00000001Ë

	)

5671 
	#SDIO_MASK_DCRCFAILIE
 ((
uöt32_t
)0x00000002Ë

	)

5672 
	#SDIO_MASK_CTIMEOUTIE
 ((
uöt32_t
)0x00000004Ë

	)

5673 
	#SDIO_MASK_DTIMEOUTIE
 ((
uöt32_t
)0x00000008Ë

	)

5674 
	#SDIO_MASK_TXUNDERRIE
 ((
uöt32_t
)0x00000010Ë

	)

5675 
	#SDIO_MASK_RXOVERRIE
 ((
uöt32_t
)0x00000020Ë

	)

5676 
	#SDIO_MASK_CMDRENDIE
 ((
uöt32_t
)0x00000040Ë

	)

5677 
	#SDIO_MASK_CMDSENTIE
 ((
uöt32_t
)0x00000080Ë

	)

5678 
	#SDIO_MASK_DATAENDIE
 ((
uöt32_t
)0x00000100Ë

	)

5679 
	#SDIO_MASK_STBITERRIE
 ((
uöt32_t
)0x00000200Ë

	)

5680 
	#SDIO_MASK_DBCKENDIE
 ((
uöt32_t
)0x00000400Ë

	)

5681 
	#SDIO_MASK_CMDACTIE
 ((
uöt32_t
)0x00000800Ë

	)

5682 
	#SDIO_MASK_TXACTIE
 ((
uöt32_t
)0x00001000Ë

	)

5683 
	#SDIO_MASK_RXACTIE
 ((
uöt32_t
)0x00002000Ë

	)

5684 
	#SDIO_MASK_TXFIFOHEIE
 ((
uöt32_t
)0x00004000Ë

	)

5685 
	#SDIO_MASK_RXFIFOHFIE
 ((
uöt32_t
)0x00008000Ë

	)

5686 
	#SDIO_MASK_TXFIFOFIE
 ((
uöt32_t
)0x00010000Ë

	)

5687 
	#SDIO_MASK_RXFIFOFIE
 ((
uöt32_t
)0x00020000Ë

	)

5688 
	#SDIO_MASK_TXFIFOEIE
 ((
uöt32_t
)0x00040000Ë

	)

5689 
	#SDIO_MASK_RXFIFOEIE
 ((
uöt32_t
)0x00080000Ë

	)

5690 
	#SDIO_MASK_TXDAVLIE
 ((
uöt32_t
)0x00100000Ë

	)

5691 
	#SDIO_MASK_RXDAVLIE
 ((
uöt32_t
)0x00200000Ë

	)

5692 
	#SDIO_MASK_SDIOITIE
 ((
uöt32_t
)0x00400000Ë

	)

5693 
	#SDIO_MASK_CEATAENDIE
 ((
uöt32_t
)0x00800000Ë

	)

5696 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
uöt32_t
)0x00FFFFFFË

	)

5699 
	#SDIO_FIFO_FIFODATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

5707 
	#SPI_CR1_CPHA
 ((
uöt16_t
)0x0001Ë

	)

5708 
	#SPI_CR1_CPOL
 ((
uöt16_t
)0x0002Ë

	)

5709 
	#SPI_CR1_MSTR
 ((
uöt16_t
)0x0004Ë

	)

5711 
	#SPI_CR1_BR
 ((
uöt16_t
)0x0038Ë

	)

5712 
	#SPI_CR1_BR_0
 ((
uöt16_t
)0x0008Ë

	)

5713 
	#SPI_CR1_BR_1
 ((
uöt16_t
)0x0010Ë

	)

5714 
	#SPI_CR1_BR_2
 ((
uöt16_t
)0x0020Ë

	)

5716 
	#SPI_CR1_SPE
 ((
uöt16_t
)0x0040Ë

	)

5717 
	#SPI_CR1_LSBFIRST
 ((
uöt16_t
)0x0080Ë

	)

5718 
	#SPI_CR1_SSI
 ((
uöt16_t
)0x0100Ë

	)

5719 
	#SPI_CR1_SSM
 ((
uöt16_t
)0x0200Ë

	)

5720 
	#SPI_CR1_RXONLY
 ((
uöt16_t
)0x0400Ë

	)

5721 
	#SPI_CR1_DFF
 ((
uöt16_t
)0x0800Ë

	)

5722 
	#SPI_CR1_CRCNEXT
 ((
uöt16_t
)0x1000Ë

	)

5723 
	#SPI_CR1_CRCEN
 ((
uöt16_t
)0x2000Ë

	)

5724 
	#SPI_CR1_BIDIOE
 ((
uöt16_t
)0x4000Ë

	)

5725 
	#SPI_CR1_BIDIMODE
 ((
uöt16_t
)0x8000Ë

	)

5728 
	#SPI_CR2_RXDMAEN
 ((
uöt8_t
)0x01Ë

	)

5729 
	#SPI_CR2_TXDMAEN
 ((
uöt8_t
)0x02Ë

	)

5730 
	#SPI_CR2_SSOE
 ((
uöt8_t
)0x04Ë

	)

5731 
	#SPI_CR2_ERRIE
 ((
uöt8_t
)0x20Ë

	)

5732 
	#SPI_CR2_RXNEIE
 ((
uöt8_t
)0x40Ë

	)

5733 
	#SPI_CR2_TXEIE
 ((
uöt8_t
)0x80Ë

	)

5736 
	#SPI_SR_RXNE
 ((
uöt8_t
)0x01Ë

	)

5737 
	#SPI_SR_TXE
 ((
uöt8_t
)0x02Ë

	)

5738 
	#SPI_SR_CHSIDE
 ((
uöt8_t
)0x04Ë

	)

5739 
	#SPI_SR_UDR
 ((
uöt8_t
)0x08Ë

	)

5740 
	#SPI_SR_CRCERR
 ((
uöt8_t
)0x10Ë

	)

5741 
	#SPI_SR_MODF
 ((
uöt8_t
)0x20Ë

	)

5742 
	#SPI_SR_OVR
 ((
uöt8_t
)0x40Ë

	)

5743 
	#SPI_SR_BSY
 ((
uöt8_t
)0x80Ë

	)

5746 
	#SPI_DR_DR
 ((
uöt16_t
)0xFFFFË

	)

5749 
	#SPI_CRCPR_CRCPOLY
 ((
uöt16_t
)0xFFFFË

	)

5752 
	#SPI_RXCRCR_RXCRC
 ((
uöt16_t
)0xFFFFË

	)

5755 
	#SPI_TXCRCR_TXCRC
 ((
uöt16_t
)0xFFFFË

	)

5758 
	#SPI_I2SCFGR_CHLEN
 ((
uöt16_t
)0x0001Ë

	)

5760 
	#SPI_I2SCFGR_DATLEN
 ((
uöt16_t
)0x0006Ë

	)

5761 
	#SPI_I2SCFGR_DATLEN_0
 ((
uöt16_t
)0x0002Ë

	)

5762 
	#SPI_I2SCFGR_DATLEN_1
 ((
uöt16_t
)0x0004Ë

	)

5764 
	#SPI_I2SCFGR_CKPOL
 ((
uöt16_t
)0x0008Ë

	)

5766 
	#SPI_I2SCFGR_I2SSTD
 ((
uöt16_t
)0x0030Ë

	)

5767 
	#SPI_I2SCFGR_I2SSTD_0
 ((
uöt16_t
)0x0010Ë

	)

5768 
	#SPI_I2SCFGR_I2SSTD_1
 ((
uöt16_t
)0x0020Ë

	)

5770 
	#SPI_I2SCFGR_PCMSYNC
 ((
uöt16_t
)0x0080Ë

	)

5772 
	#SPI_I2SCFGR_I2SCFG
 ((
uöt16_t
)0x0300Ë

	)

5773 
	#SPI_I2SCFGR_I2SCFG_0
 ((
uöt16_t
)0x0100Ë

	)

5774 
	#SPI_I2SCFGR_I2SCFG_1
 ((
uöt16_t
)0x0200Ë

	)

5776 
	#SPI_I2SCFGR_I2SE
 ((
uöt16_t
)0x0400Ë

	)

5777 
	#SPI_I2SCFGR_I2SMOD
 ((
uöt16_t
)0x0800Ë

	)

5780 
	#SPI_I2SPR_I2SDIV
 ((
uöt16_t
)0x00FFË

	)

5781 
	#SPI_I2SPR_ODD
 ((
uöt16_t
)0x0100Ë

	)

5782 
	#SPI_I2SPR_MCKOE
 ((
uöt16_t
)0x0200Ë

	)

5790 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
uöt32_t
)0x00000003Ë

	)

5791 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
uöt32_t
)0x00000001)

	)

5792 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
uöt32_t
)0x00000002)

	)

5795 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
uöt32_t
)0x00800000Ë

	)

5797 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

5800 
	#SYSCFG_EXTICR1_EXTI0
 ((
uöt16_t
)0x000FË

	)

5801 
	#SYSCFG_EXTICR1_EXTI1
 ((
uöt16_t
)0x00F0Ë

	)

5802 
	#SYSCFG_EXTICR1_EXTI2
 ((
uöt16_t
)0x0F00Ë

	)

5803 
	#SYSCFG_EXTICR1_EXTI3
 ((
uöt16_t
)0xF000Ë

	)

5807 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
uöt16_t
)0x0000Ë

	)

5808 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
uöt16_t
)0x0001Ë

	)

5809 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
uöt16_t
)0x0002Ë

	)

5810 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
uöt16_t
)0x0003Ë

	)

5811 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
uöt16_t
)0x0004Ë

	)

5812 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
uöt16_t
)0x0005Ë

	)

5813 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
uöt16_t
)0x0006Ë

	)

5814 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
uöt16_t
)0x0007Ë

	)

5815 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
uöt16_t
)0x0008Ë

	)

5819 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
uöt16_t
)0x0000Ë

	)

5820 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
uöt16_t
)0x0010Ë

	)

5821 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
uöt16_t
)0x0020Ë

	)

5822 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
uöt16_t
)0x0030Ë

	)

5823 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
uöt16_t
)0x0040Ë

	)

5824 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
uöt16_t
)0x0050Ë

	)

5825 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
uöt16_t
)0x0060Ë

	)

5826 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
uöt16_t
)0x0070Ë

	)

5827 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
uöt16_t
)0x0080Ë

	)

5831 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
uöt16_t
)0x0000Ë

	)

5832 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
uöt16_t
)0x0100Ë

	)

5833 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
uöt16_t
)0x0200Ë

	)

5834 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
uöt16_t
)0x0300Ë

	)

5835 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
uöt16_t
)0x0400Ë

	)

5836 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
uöt16_t
)0x0500Ë

	)

5837 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
uöt16_t
)0x0600Ë

	)

5838 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
uöt16_t
)0x0700Ë

	)

5839 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
uöt16_t
)0x0800Ë

	)

5843 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
uöt16_t
)0x0000Ë

	)

5844 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
uöt16_t
)0x1000Ë

	)

5845 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
uöt16_t
)0x2000Ë

	)

5846 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
uöt16_t
)0x3000Ë

	)

5847 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
uöt16_t
)0x4000Ë

	)

5848 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
uöt16_t
)0x5000Ë

	)

5849 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
uöt16_t
)0x6000Ë

	)

5850 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
uöt16_t
)0x7000Ë

	)

5851 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
uöt16_t
)0x8000Ë

	)

5854 
	#SYSCFG_EXTICR2_EXTI4
 ((
uöt16_t
)0x000FË

	)

5855 
	#SYSCFG_EXTICR2_EXTI5
 ((
uöt16_t
)0x00F0Ë

	)

5856 
	#SYSCFG_EXTICR2_EXTI6
 ((
uöt16_t
)0x0F00Ë

	)

5857 
	#SYSCFG_EXTICR2_EXTI7
 ((
uöt16_t
)0xF000Ë

	)

5861 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
uöt16_t
)0x0000Ë

	)

5862 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
uöt16_t
)0x0001Ë

	)

5863 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
uöt16_t
)0x0002Ë

	)

5864 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
uöt16_t
)0x0003Ë

	)

5865 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
uöt16_t
)0x0004Ë

	)

5866 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
uöt16_t
)0x0005Ë

	)

5867 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
uöt16_t
)0x0006Ë

	)

5868 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
uöt16_t
)0x0007Ë

	)

5869 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
uöt16_t
)0x0008Ë

	)

5873 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
uöt16_t
)0x0000Ë

	)

5874 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
uöt16_t
)0x0010Ë

	)

5875 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
uöt16_t
)0x0020Ë

	)

5876 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
uöt16_t
)0x0030Ë

	)

5877 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
uöt16_t
)0x0040Ë

	)

5878 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
uöt16_t
)0x0050Ë

	)

5879 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
uöt16_t
)0x0060Ë

	)

5880 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
uöt16_t
)0x0070Ë

	)

5881 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
uöt16_t
)0x0080Ë

	)

5885 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
uöt16_t
)0x0000Ë

	)

5886 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
uöt16_t
)0x0100Ë

	)

5887 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
uöt16_t
)0x0200Ë

	)

5888 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
uöt16_t
)0x0300Ë

	)

5889 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
uöt16_t
)0x0400Ë

	)

5890 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
uöt16_t
)0x0500Ë

	)

5891 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
uöt16_t
)0x0600Ë

	)

5892 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
uöt16_t
)0x0700Ë

	)

5893 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
uöt16_t
)0x0800Ë

	)

5897 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
uöt16_t
)0x0000Ë

	)

5898 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
uöt16_t
)0x1000Ë

	)

5899 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
uöt16_t
)0x2000Ë

	)

5900 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
uöt16_t
)0x3000Ë

	)

5901 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
uöt16_t
)0x4000Ë

	)

5902 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
uöt16_t
)0x5000Ë

	)

5903 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
uöt16_t
)0x6000Ë

	)

5904 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
uöt16_t
)0x7000Ë

	)

5905 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
uöt16_t
)0x8000Ë

	)

5908 
	#SYSCFG_EXTICR3_EXTI8
 ((
uöt16_t
)0x000FË

	)

5909 
	#SYSCFG_EXTICR3_EXTI9
 ((
uöt16_t
)0x00F0Ë

	)

5910 
	#SYSCFG_EXTICR3_EXTI10
 ((
uöt16_t
)0x0F00Ë

	)

5911 
	#SYSCFG_EXTICR3_EXTI11
 ((
uöt16_t
)0xF000Ë

	)

5916 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
uöt16_t
)0x0000Ë

	)

5917 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
uöt16_t
)0x0001Ë

	)

5918 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
uöt16_t
)0x0002Ë

	)

5919 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
uöt16_t
)0x0003Ë

	)

5920 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
uöt16_t
)0x0004Ë

	)

5921 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
uöt16_t
)0x0005Ë

	)

5922 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
uöt16_t
)0x0006Ë

	)

5923 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
uöt16_t
)0x0007Ë

	)

5924 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
uöt16_t
)0x0008Ë

	)

5928 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
uöt16_t
)0x0000Ë

	)

5929 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
uöt16_t
)0x0010Ë

	)

5930 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
uöt16_t
)0x0020Ë

	)

5931 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
uöt16_t
)0x0030Ë

	)

5932 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
uöt16_t
)0x0040Ë

	)

5933 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
uöt16_t
)0x0050Ë

	)

5934 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
uöt16_t
)0x0060Ë

	)

5935 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
uöt16_t
)0x0070Ë

	)

5936 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
uöt16_t
)0x0080Ë

	)

5940 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
uöt16_t
)0x0000Ë

	)

5941 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
uöt16_t
)0x0100Ë

	)

5942 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
uöt16_t
)0x0200Ë

	)

5943 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
uöt16_t
)0x0300Ë

	)

5944 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
uöt16_t
)0x0400Ë

	)

5945 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
uöt16_t
)0x0500Ë

	)

5946 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
uöt16_t
)0x0600Ë

	)

5947 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
uöt16_t
)0x0700Ë

	)

5948 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
uöt16_t
)0x0800Ë

	)

5952 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
uöt16_t
)0x0000Ë

	)

5953 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
uöt16_t
)0x1000Ë

	)

5954 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
uöt16_t
)0x2000Ë

	)

5955 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
uöt16_t
)0x3000Ë

	)

5956 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
uöt16_t
)0x4000Ë

	)

5957 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
uöt16_t
)0x5000Ë

	)

5958 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
uöt16_t
)0x6000Ë

	)

5959 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
uöt16_t
)0x7000Ë

	)

5960 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
uöt16_t
)0x8000Ë

	)

5963 
	#SYSCFG_EXTICR4_EXTI12
 ((
uöt16_t
)0x000FË

	)

5964 
	#SYSCFG_EXTICR4_EXTI13
 ((
uöt16_t
)0x00F0Ë

	)

5965 
	#SYSCFG_EXTICR4_EXTI14
 ((
uöt16_t
)0x0F00Ë

	)

5966 
	#SYSCFG_EXTICR4_EXTI15
 ((
uöt16_t
)0xF000Ë

	)

5970 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
uöt16_t
)0x0000Ë

	)

5971 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
uöt16_t
)0x0001Ë

	)

5972 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
uöt16_t
)0x0002Ë

	)

5973 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
uöt16_t
)0x0003Ë

	)

5974 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
uöt16_t
)0x0004Ë

	)

5975 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
uöt16_t
)0x0005Ë

	)

5976 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
uöt16_t
)0x0006Ë

	)

5977 
	#SYSCFG_EXTICR3_EXTI12_PH
 ((
uöt16_t
)0x0007Ë

	)

5981 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
uöt16_t
)0x0000Ë

	)

5982 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
uöt16_t
)0x0010Ë

	)

5983 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
uöt16_t
)0x0020Ë

	)

5984 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
uöt16_t
)0x0030Ë

	)

5985 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
uöt16_t
)0x0040Ë

	)

5986 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
uöt16_t
)0x0050Ë

	)

5987 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
uöt16_t
)0x0060Ë

	)

5988 
	#SYSCFG_EXTICR3_EXTI13_PH
 ((
uöt16_t
)0x0070Ë

	)

5992 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
uöt16_t
)0x0000Ë

	)

5993 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
uöt16_t
)0x0100Ë

	)

5994 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
uöt16_t
)0x0200Ë

	)

5995 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
uöt16_t
)0x0300Ë

	)

5996 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
uöt16_t
)0x0400Ë

	)

5997 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
uöt16_t
)0x0500Ë

	)

5998 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
uöt16_t
)0x0600Ë

	)

5999 
	#SYSCFG_EXTICR3_EXTI14_PH
 ((
uöt16_t
)0x0700Ë

	)

6003 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
uöt16_t
)0x0000Ë

	)

6004 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
uöt16_t
)0x1000Ë

	)

6005 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
uöt16_t
)0x2000Ë

	)

6006 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
uöt16_t
)0x3000Ë

	)

6007 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
uöt16_t
)0x4000Ë

	)

6008 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
uöt16_t
)0x5000Ë

	)

6009 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
uöt16_t
)0x6000Ë

	)

6010 
	#SYSCFG_EXTICR3_EXTI15_PH
 ((
uöt16_t
)0x7000Ë

	)

6013 
	#SYSCFG_CMPCR_CMP_PD
 ((
uöt32_t
)0x00000001Ë

	)

6014 
	#SYSCFG_CMPCR_READY
 ((
uöt32_t
)0x00000100Ë

	)

6022 
	#TIM_CR1_CEN
 ((
uöt16_t
)0x0001Ë

	)

6023 
	#TIM_CR1_UDIS
 ((
uöt16_t
)0x0002Ë

	)

6024 
	#TIM_CR1_URS
 ((
uöt16_t
)0x0004Ë

	)

6025 
	#TIM_CR1_OPM
 ((
uöt16_t
)0x0008Ë

	)

6026 
	#TIM_CR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

6028 
	#TIM_CR1_CMS
 ((
uöt16_t
)0x0060Ë

	)

6029 
	#TIM_CR1_CMS_0
 ((
uöt16_t
)0x0020Ë

	)

6030 
	#TIM_CR1_CMS_1
 ((
uöt16_t
)0x0040Ë

	)

6032 
	#TIM_CR1_ARPE
 ((
uöt16_t
)0x0080Ë

	)

6034 
	#TIM_CR1_CKD
 ((
uöt16_t
)0x0300Ë

	)

6035 
	#TIM_CR1_CKD_0
 ((
uöt16_t
)0x0100Ë

	)

6036 
	#TIM_CR1_CKD_1
 ((
uöt16_t
)0x0200Ë

	)

6039 
	#TIM_CR2_CCPC
 ((
uöt16_t
)0x0001Ë

	)

6040 
	#TIM_CR2_CCUS
 ((
uöt16_t
)0x0004Ë

	)

6041 
	#TIM_CR2_CCDS
 ((
uöt16_t
)0x0008Ë

	)

6043 
	#TIM_CR2_MMS
 ((
uöt16_t
)0x0070Ë

	)

6044 
	#TIM_CR2_MMS_0
 ((
uöt16_t
)0x0010Ë

	)

6045 
	#TIM_CR2_MMS_1
 ((
uöt16_t
)0x0020Ë

	)

6046 
	#TIM_CR2_MMS_2
 ((
uöt16_t
)0x0040Ë

	)

6048 
	#TIM_CR2_TI1S
 ((
uöt16_t
)0x0080Ë

	)

6049 
	#TIM_CR2_OIS1
 ((
uöt16_t
)0x0100Ë

	)

6050 
	#TIM_CR2_OIS1N
 ((
uöt16_t
)0x0200Ë

	)

6051 
	#TIM_CR2_OIS2
 ((
uöt16_t
)0x0400Ë

	)

6052 
	#TIM_CR2_OIS2N
 ((
uöt16_t
)0x0800Ë

	)

6053 
	#TIM_CR2_OIS3
 ((
uöt16_t
)0x1000Ë

	)

6054 
	#TIM_CR2_OIS3N
 ((
uöt16_t
)0x2000Ë

	)

6055 
	#TIM_CR2_OIS4
 ((
uöt16_t
)0x4000Ë

	)

6058 
	#TIM_SMCR_SMS
 ((
uöt16_t
)0x0007Ë

	)

6059 
	#TIM_SMCR_SMS_0
 ((
uöt16_t
)0x0001Ë

	)

6060 
	#TIM_SMCR_SMS_1
 ((
uöt16_t
)0x0002Ë

	)

6061 
	#TIM_SMCR_SMS_2
 ((
uöt16_t
)0x0004Ë

	)

6063 
	#TIM_SMCR_TS
 ((
uöt16_t
)0x0070Ë

	)

6064 
	#TIM_SMCR_TS_0
 ((
uöt16_t
)0x0010Ë

	)

6065 
	#TIM_SMCR_TS_1
 ((
uöt16_t
)0x0020Ë

	)

6066 
	#TIM_SMCR_TS_2
 ((
uöt16_t
)0x0040Ë

	)

6068 
	#TIM_SMCR_MSM
 ((
uöt16_t
)0x0080Ë

	)

6070 
	#TIM_SMCR_ETF
 ((
uöt16_t
)0x0F00Ë

	)

6071 
	#TIM_SMCR_ETF_0
 ((
uöt16_t
)0x0100Ë

	)

6072 
	#TIM_SMCR_ETF_1
 ((
uöt16_t
)0x0200Ë

	)

6073 
	#TIM_SMCR_ETF_2
 ((
uöt16_t
)0x0400Ë

	)

6074 
	#TIM_SMCR_ETF_3
 ((
uöt16_t
)0x0800Ë

	)

6076 
	#TIM_SMCR_ETPS
 ((
uöt16_t
)0x3000Ë

	)

6077 
	#TIM_SMCR_ETPS_0
 ((
uöt16_t
)0x1000Ë

	)

6078 
	#TIM_SMCR_ETPS_1
 ((
uöt16_t
)0x2000Ë

	)

6080 
	#TIM_SMCR_ECE
 ((
uöt16_t
)0x4000Ë

	)

6081 
	#TIM_SMCR_ETP
 ((
uöt16_t
)0x8000Ë

	)

6084 
	#TIM_DIER_UIE
 ((
uöt16_t
)0x0001Ë

	)

6085 
	#TIM_DIER_CC1IE
 ((
uöt16_t
)0x0002Ë

	)

6086 
	#TIM_DIER_CC2IE
 ((
uöt16_t
)0x0004Ë

	)

6087 
	#TIM_DIER_CC3IE
 ((
uöt16_t
)0x0008Ë

	)

6088 
	#TIM_DIER_CC4IE
 ((
uöt16_t
)0x0010Ë

	)

6089 
	#TIM_DIER_COMIE
 ((
uöt16_t
)0x0020Ë

	)

6090 
	#TIM_DIER_TIE
 ((
uöt16_t
)0x0040Ë

	)

6091 
	#TIM_DIER_BIE
 ((
uöt16_t
)0x0080Ë

	)

6092 
	#TIM_DIER_UDE
 ((
uöt16_t
)0x0100Ë

	)

6093 
	#TIM_DIER_CC1DE
 ((
uöt16_t
)0x0200Ë

	)

6094 
	#TIM_DIER_CC2DE
 ((
uöt16_t
)0x0400Ë

	)

6095 
	#TIM_DIER_CC3DE
 ((
uöt16_t
)0x0800Ë

	)

6096 
	#TIM_DIER_CC4DE
 ((
uöt16_t
)0x1000Ë

	)

6097 
	#TIM_DIER_COMDE
 ((
uöt16_t
)0x2000Ë

	)

6098 
	#TIM_DIER_TDE
 ((
uöt16_t
)0x4000Ë

	)

6101 
	#TIM_SR_UIF
 ((
uöt16_t
)0x0001Ë

	)

6102 
	#TIM_SR_CC1IF
 ((
uöt16_t
)0x0002Ë

	)

6103 
	#TIM_SR_CC2IF
 ((
uöt16_t
)0x0004Ë

	)

6104 
	#TIM_SR_CC3IF
 ((
uöt16_t
)0x0008Ë

	)

6105 
	#TIM_SR_CC4IF
 ((
uöt16_t
)0x0010Ë

	)

6106 
	#TIM_SR_COMIF
 ((
uöt16_t
)0x0020Ë

	)

6107 
	#TIM_SR_TIF
 ((
uöt16_t
)0x0040Ë

	)

6108 
	#TIM_SR_BIF
 ((
uöt16_t
)0x0080Ë

	)

6109 
	#TIM_SR_CC1OF
 ((
uöt16_t
)0x0200Ë

	)

6110 
	#TIM_SR_CC2OF
 ((
uöt16_t
)0x0400Ë

	)

6111 
	#TIM_SR_CC3OF
 ((
uöt16_t
)0x0800Ë

	)

6112 
	#TIM_SR_CC4OF
 ((
uöt16_t
)0x1000Ë

	)

6115 
	#TIM_EGR_UG
 ((
uöt8_t
)0x01Ë

	)

6116 
	#TIM_EGR_CC1G
 ((
uöt8_t
)0x02Ë

	)

6117 
	#TIM_EGR_CC2G
 ((
uöt8_t
)0x04Ë

	)

6118 
	#TIM_EGR_CC3G
 ((
uöt8_t
)0x08Ë

	)

6119 
	#TIM_EGR_CC4G
 ((
uöt8_t
)0x10Ë

	)

6120 
	#TIM_EGR_COMG
 ((
uöt8_t
)0x20Ë

	)

6121 
	#TIM_EGR_TG
 ((
uöt8_t
)0x40Ë

	)

6122 
	#TIM_EGR_BG
 ((
uöt8_t
)0x80Ë

	)

6125 
	#TIM_CCMR1_CC1S
 ((
uöt16_t
)0x0003Ë

	)

6126 
	#TIM_CCMR1_CC1S_0
 ((
uöt16_t
)0x0001Ë

	)

6127 
	#TIM_CCMR1_CC1S_1
 ((
uöt16_t
)0x0002Ë

	)

6129 
	#TIM_CCMR1_OC1FE
 ((
uöt16_t
)0x0004Ë

	)

6130 
	#TIM_CCMR1_OC1PE
 ((
uöt16_t
)0x0008Ë

	)

6132 
	#TIM_CCMR1_OC1M
 ((
uöt16_t
)0x0070Ë

	)

6133 
	#TIM_CCMR1_OC1M_0
 ((
uöt16_t
)0x0010Ë

	)

6134 
	#TIM_CCMR1_OC1M_1
 ((
uöt16_t
)0x0020Ë

	)

6135 
	#TIM_CCMR1_OC1M_2
 ((
uöt16_t
)0x0040Ë

	)

6137 
	#TIM_CCMR1_OC1CE
 ((
uöt16_t
)0x0080Ë

	)

6139 
	#TIM_CCMR1_CC2S
 ((
uöt16_t
)0x0300Ë

	)

6140 
	#TIM_CCMR1_CC2S_0
 ((
uöt16_t
)0x0100Ë

	)

6141 
	#TIM_CCMR1_CC2S_1
 ((
uöt16_t
)0x0200Ë

	)

6143 
	#TIM_CCMR1_OC2FE
 ((
uöt16_t
)0x0400Ë

	)

6144 
	#TIM_CCMR1_OC2PE
 ((
uöt16_t
)0x0800Ë

	)

6146 
	#TIM_CCMR1_OC2M
 ((
uöt16_t
)0x7000Ë

	)

6147 
	#TIM_CCMR1_OC2M_0
 ((
uöt16_t
)0x1000Ë

	)

6148 
	#TIM_CCMR1_OC2M_1
 ((
uöt16_t
)0x2000Ë

	)

6149 
	#TIM_CCMR1_OC2M_2
 ((
uöt16_t
)0x4000Ë

	)

6151 
	#TIM_CCMR1_OC2CE
 ((
uöt16_t
)0x8000Ë

	)

6155 
	#TIM_CCMR1_IC1PSC
 ((
uöt16_t
)0x000CË

	)

6156 
	#TIM_CCMR1_IC1PSC_0
 ((
uöt16_t
)0x0004Ë

	)

6157 
	#TIM_CCMR1_IC1PSC_1
 ((
uöt16_t
)0x0008Ë

	)

6159 
	#TIM_CCMR1_IC1F
 ((
uöt16_t
)0x00F0Ë

	)

6160 
	#TIM_CCMR1_IC1F_0
 ((
uöt16_t
)0x0010Ë

	)

6161 
	#TIM_CCMR1_IC1F_1
 ((
uöt16_t
)0x0020Ë

	)

6162 
	#TIM_CCMR1_IC1F_2
 ((
uöt16_t
)0x0040Ë

	)

6163 
	#TIM_CCMR1_IC1F_3
 ((
uöt16_t
)0x0080Ë

	)

6165 
	#TIM_CCMR1_IC2PSC
 ((
uöt16_t
)0x0C00Ë

	)

6166 
	#TIM_CCMR1_IC2PSC_0
 ((
uöt16_t
)0x0400Ë

	)

6167 
	#TIM_CCMR1_IC2PSC_1
 ((
uöt16_t
)0x0800Ë

	)

6169 
	#TIM_CCMR1_IC2F
 ((
uöt16_t
)0xF000Ë

	)

6170 
	#TIM_CCMR1_IC2F_0
 ((
uöt16_t
)0x1000Ë

	)

6171 
	#TIM_CCMR1_IC2F_1
 ((
uöt16_t
)0x2000Ë

	)

6172 
	#TIM_CCMR1_IC2F_2
 ((
uöt16_t
)0x4000Ë

	)

6173 
	#TIM_CCMR1_IC2F_3
 ((
uöt16_t
)0x8000Ë

	)

6176 
	#TIM_CCMR2_CC3S
 ((
uöt16_t
)0x0003Ë

	)

6177 
	#TIM_CCMR2_CC3S_0
 ((
uöt16_t
)0x0001Ë

	)

6178 
	#TIM_CCMR2_CC3S_1
 ((
uöt16_t
)0x0002Ë

	)

6180 
	#TIM_CCMR2_OC3FE
 ((
uöt16_t
)0x0004Ë

	)

6181 
	#TIM_CCMR2_OC3PE
 ((
uöt16_t
)0x0008Ë

	)

6183 
	#TIM_CCMR2_OC3M
 ((
uöt16_t
)0x0070Ë

	)

6184 
	#TIM_CCMR2_OC3M_0
 ((
uöt16_t
)0x0010Ë

	)

6185 
	#TIM_CCMR2_OC3M_1
 ((
uöt16_t
)0x0020Ë

	)

6186 
	#TIM_CCMR2_OC3M_2
 ((
uöt16_t
)0x0040Ë

	)

6188 
	#TIM_CCMR2_OC3CE
 ((
uöt16_t
)0x0080Ë

	)

6190 
	#TIM_CCMR2_CC4S
 ((
uöt16_t
)0x0300Ë

	)

6191 
	#TIM_CCMR2_CC4S_0
 ((
uöt16_t
)0x0100Ë

	)

6192 
	#TIM_CCMR2_CC4S_1
 ((
uöt16_t
)0x0200Ë

	)

6194 
	#TIM_CCMR2_OC4FE
 ((
uöt16_t
)0x0400Ë

	)

6195 
	#TIM_CCMR2_OC4PE
 ((
uöt16_t
)0x0800Ë

	)

6197 
	#TIM_CCMR2_OC4M
 ((
uöt16_t
)0x7000Ë

	)

6198 
	#TIM_CCMR2_OC4M_0
 ((
uöt16_t
)0x1000Ë

	)

6199 
	#TIM_CCMR2_OC4M_1
 ((
uöt16_t
)0x2000Ë

	)

6200 
	#TIM_CCMR2_OC4M_2
 ((
uöt16_t
)0x4000Ë

	)

6202 
	#TIM_CCMR2_OC4CE
 ((
uöt16_t
)0x8000Ë

	)

6206 
	#TIM_CCMR2_IC3PSC
 ((
uöt16_t
)0x000CË

	)

6207 
	#TIM_CCMR2_IC3PSC_0
 ((
uöt16_t
)0x0004Ë

	)

6208 
	#TIM_CCMR2_IC3PSC_1
 ((
uöt16_t
)0x0008Ë

	)

6210 
	#TIM_CCMR2_IC3F
 ((
uöt16_t
)0x00F0Ë

	)

6211 
	#TIM_CCMR2_IC3F_0
 ((
uöt16_t
)0x0010Ë

	)

6212 
	#TIM_CCMR2_IC3F_1
 ((
uöt16_t
)0x0020Ë

	)

6213 
	#TIM_CCMR2_IC3F_2
 ((
uöt16_t
)0x0040Ë

	)

6214 
	#TIM_CCMR2_IC3F_3
 ((
uöt16_t
)0x0080Ë

	)

6216 
	#TIM_CCMR2_IC4PSC
 ((
uöt16_t
)0x0C00Ë

	)

6217 
	#TIM_CCMR2_IC4PSC_0
 ((
uöt16_t
)0x0400Ë

	)

6218 
	#TIM_CCMR2_IC4PSC_1
 ((
uöt16_t
)0x0800Ë

	)

6220 
	#TIM_CCMR2_IC4F
 ((
uöt16_t
)0xF000Ë

	)

6221 
	#TIM_CCMR2_IC4F_0
 ((
uöt16_t
)0x1000Ë

	)

6222 
	#TIM_CCMR2_IC4F_1
 ((
uöt16_t
)0x2000Ë

	)

6223 
	#TIM_CCMR2_IC4F_2
 ((
uöt16_t
)0x4000Ë

	)

6224 
	#TIM_CCMR2_IC4F_3
 ((
uöt16_t
)0x8000Ë

	)

6227 
	#TIM_CCER_CC1E
 ((
uöt16_t
)0x0001Ë

	)

6228 
	#TIM_CCER_CC1P
 ((
uöt16_t
)0x0002Ë

	)

6229 
	#TIM_CCER_CC1NE
 ((
uöt16_t
)0x0004Ë

	)

6230 
	#TIM_CCER_CC1NP
 ((
uöt16_t
)0x0008Ë

	)

6231 
	#TIM_CCER_CC2E
 ((
uöt16_t
)0x0010Ë

	)

6232 
	#TIM_CCER_CC2P
 ((
uöt16_t
)0x0020Ë

	)

6233 
	#TIM_CCER_CC2NE
 ((
uöt16_t
)0x0040Ë

	)

6234 
	#TIM_CCER_CC2NP
 ((
uöt16_t
)0x0080Ë

	)

6235 
	#TIM_CCER_CC3E
 ((
uöt16_t
)0x0100Ë

	)

6236 
	#TIM_CCER_CC3P
 ((
uöt16_t
)0x0200Ë

	)

6237 
	#TIM_CCER_CC3NE
 ((
uöt16_t
)0x0400Ë

	)

6238 
	#TIM_CCER_CC3NP
 ((
uöt16_t
)0x0800Ë

	)

6239 
	#TIM_CCER_CC4E
 ((
uöt16_t
)0x1000Ë

	)

6240 
	#TIM_CCER_CC4P
 ((
uöt16_t
)0x2000Ë

	)

6241 
	#TIM_CCER_CC4NP
 ((
uöt16_t
)0x8000Ë

	)

6244 
	#TIM_CNT_CNT
 ((
uöt16_t
)0xFFFFË

	)

6247 
	#TIM_PSC_PSC
 ((
uöt16_t
)0xFFFFË

	)

6250 
	#TIM_ARR_ARR
 ((
uöt16_t
)0xFFFFË

	)

6253 
	#TIM_RCR_REP
 ((
uöt8_t
)0xFFË

	)

6256 
	#TIM_CCR1_CCR1
 ((
uöt16_t
)0xFFFFË

	)

6259 
	#TIM_CCR2_CCR2
 ((
uöt16_t
)0xFFFFË

	)

6262 
	#TIM_CCR3_CCR3
 ((
uöt16_t
)0xFFFFË

	)

6265 
	#TIM_CCR4_CCR4
 ((
uöt16_t
)0xFFFFË

	)

6268 
	#TIM_BDTR_DTG
 ((
uöt16_t
)0x00FFË

	)

6269 
	#TIM_BDTR_DTG_0
 ((
uöt16_t
)0x0001Ë

	)

6270 
	#TIM_BDTR_DTG_1
 ((
uöt16_t
)0x0002Ë

	)

6271 
	#TIM_BDTR_DTG_2
 ((
uöt16_t
)0x0004Ë

	)

6272 
	#TIM_BDTR_DTG_3
 ((
uöt16_t
)0x0008Ë

	)

6273 
	#TIM_BDTR_DTG_4
 ((
uöt16_t
)0x0010Ë

	)

6274 
	#TIM_BDTR_DTG_5
 ((
uöt16_t
)0x0020Ë

	)

6275 
	#TIM_BDTR_DTG_6
 ((
uöt16_t
)0x0040Ë

	)

6276 
	#TIM_BDTR_DTG_7
 ((
uöt16_t
)0x0080Ë

	)

6278 
	#TIM_BDTR_LOCK
 ((
uöt16_t
)0x0300Ë

	)

6279 
	#TIM_BDTR_LOCK_0
 ((
uöt16_t
)0x0100Ë

	)

6280 
	#TIM_BDTR_LOCK_1
 ((
uöt16_t
)0x0200Ë

	)

6282 
	#TIM_BDTR_OSSI
 ((
uöt16_t
)0x0400Ë

	)

6283 
	#TIM_BDTR_OSSR
 ((
uöt16_t
)0x0800Ë

	)

6284 
	#TIM_BDTR_BKE
 ((
uöt16_t
)0x1000Ë

	)

6285 
	#TIM_BDTR_BKP
 ((
uöt16_t
)0x2000Ë

	)

6286 
	#TIM_BDTR_AOE
 ((
uöt16_t
)0x4000Ë

	)

6287 
	#TIM_BDTR_MOE
 ((
uöt16_t
)0x8000Ë

	)

6290 
	#TIM_DCR_DBA
 ((
uöt16_t
)0x001FË

	)

6291 
	#TIM_DCR_DBA_0
 ((
uöt16_t
)0x0001Ë

	)

6292 
	#TIM_DCR_DBA_1
 ((
uöt16_t
)0x0002Ë

	)

6293 
	#TIM_DCR_DBA_2
 ((
uöt16_t
)0x0004Ë

	)

6294 
	#TIM_DCR_DBA_3
 ((
uöt16_t
)0x0008Ë

	)

6295 
	#TIM_DCR_DBA_4
 ((
uöt16_t
)0x0010Ë

	)

6297 
	#TIM_DCR_DBL
 ((
uöt16_t
)0x1F00Ë

	)

6298 
	#TIM_DCR_DBL_0
 ((
uöt16_t
)0x0100Ë

	)

6299 
	#TIM_DCR_DBL_1
 ((
uöt16_t
)0x0200Ë

	)

6300 
	#TIM_DCR_DBL_2
 ((
uöt16_t
)0x0400Ë

	)

6301 
	#TIM_DCR_DBL_3
 ((
uöt16_t
)0x0800Ë

	)

6302 
	#TIM_DCR_DBL_4
 ((
uöt16_t
)0x1000Ë

	)

6305 
	#TIM_DMAR_DMAB
 ((
uöt16_t
)0xFFFFË

	)

6308 
	#TIM_OR_TI4_RMP
 ((
uöt16_t
)0x00C0Ë

	)

6309 
	#TIM_OR_TI4_RMP_0
 ((
uöt16_t
)0x0040Ë

	)

6310 
	#TIM_OR_TI4_RMP_1
 ((
uöt16_t
)0x0080Ë

	)

6311 
	#TIM_OR_ITR1_RMP
 ((
uöt16_t
)0x0C00Ë

	)

6312 
	#TIM_OR_ITR1_RMP_0
 ((
uöt16_t
)0x0400Ë

	)

6313 
	#TIM_OR_ITR1_RMP_1
 ((
uöt16_t
)0x0800Ë

	)

6322 
	#USART_SR_PE
 ((
uöt16_t
)0x0001Ë

	)

6323 
	#USART_SR_FE
 ((
uöt16_t
)0x0002Ë

	)

6324 
	#USART_SR_NE
 ((
uöt16_t
)0x0004Ë

	)

6325 
	#USART_SR_ORE
 ((
uöt16_t
)0x0008Ë

	)

6326 
	#USART_SR_IDLE
 ((
uöt16_t
)0x0010Ë

	)

6327 
	#USART_SR_RXNE
 ((
uöt16_t
)0x0020Ë

	)

6328 
	#USART_SR_TC
 ((
uöt16_t
)0x0040Ë

	)

6329 
	#USART_SR_TXE
 ((
uöt16_t
)0x0080Ë

	)

6330 
	#USART_SR_LBD
 ((
uöt16_t
)0x0100Ë

	)

6331 
	#USART_SR_CTS
 ((
uöt16_t
)0x0200Ë

	)

6334 
	#USART_DR_DR
 ((
uöt16_t
)0x01FFË

	)

6337 
	#USART_BRR_DIV_Fø˘i⁄
 ((
uöt16_t
)0x000FË

	)

6338 
	#USART_BRR_DIV_M™tisß
 ((
uöt16_t
)0xFFF0Ë

	)

6341 
	#USART_CR1_SBK
 ((
uöt16_t
)0x0001Ë

	)

6342 
	#USART_CR1_RWU
 ((
uöt16_t
)0x0002Ë

	)

6343 
	#USART_CR1_RE
 ((
uöt16_t
)0x0004Ë

	)

6344 
	#USART_CR1_TE
 ((
uöt16_t
)0x0008Ë

	)

6345 
	#USART_CR1_IDLEIE
 ((
uöt16_t
)0x0010Ë

	)

6346 
	#USART_CR1_RXNEIE
 ((
uöt16_t
)0x0020Ë

	)

6347 
	#USART_CR1_TCIE
 ((
uöt16_t
)0x0040Ë

	)

6348 
	#USART_CR1_TXEIE
 ((
uöt16_t
)0x0080Ë

	)

6349 
	#USART_CR1_PEIE
 ((
uöt16_t
)0x0100Ë

	)

6350 
	#USART_CR1_PS
 ((
uöt16_t
)0x0200Ë

	)

6351 
	#USART_CR1_PCE
 ((
uöt16_t
)0x0400Ë

	)

6352 
	#USART_CR1_WAKE
 ((
uöt16_t
)0x0800Ë

	)

6353 
	#USART_CR1_M
 ((
uöt16_t
)0x1000Ë

	)

6354 
	#USART_CR1_UE
 ((
uöt16_t
)0x2000Ë

	)

6355 
	#USART_CR1_OVER8
 ((
uöt16_t
)0x8000Ë

	)

6358 
	#USART_CR2_ADD
 ((
uöt16_t
)0x000FË

	)

6359 
	#USART_CR2_LBDL
 ((
uöt16_t
)0x0020Ë

	)

6360 
	#USART_CR2_LBDIE
 ((
uöt16_t
)0x0040Ë

	)

6361 
	#USART_CR2_LBCL
 ((
uöt16_t
)0x0100Ë

	)

6362 
	#USART_CR2_CPHA
 ((
uöt16_t
)0x0200Ë

	)

6363 
	#USART_CR2_CPOL
 ((
uöt16_t
)0x0400Ë

	)

6364 
	#USART_CR2_CLKEN
 ((
uöt16_t
)0x0800Ë

	)

6366 
	#USART_CR2_STOP
 ((
uöt16_t
)0x3000Ë

	)

6367 
	#USART_CR2_STOP_0
 ((
uöt16_t
)0x1000Ë

	)

6368 
	#USART_CR2_STOP_1
 ((
uöt16_t
)0x2000Ë

	)

6370 
	#USART_CR2_LINEN
 ((
uöt16_t
)0x4000Ë

	)

6373 
	#USART_CR3_EIE
 ((
uöt16_t
)0x0001Ë

	)

6374 
	#USART_CR3_IREN
 ((
uöt16_t
)0x0002Ë

	)

6375 
	#USART_CR3_IRLP
 ((
uöt16_t
)0x0004Ë

	)

6376 
	#USART_CR3_HDSEL
 ((
uöt16_t
)0x0008Ë

	)

6377 
	#USART_CR3_NACK
 ((
uöt16_t
)0x0010Ë

	)

6378 
	#USART_CR3_SCEN
 ((
uöt16_t
)0x0020Ë

	)

6379 
	#USART_CR3_DMAR
 ((
uöt16_t
)0x0040Ë

	)

6380 
	#USART_CR3_DMAT
 ((
uöt16_t
)0x0080Ë

	)

6381 
	#USART_CR3_RTSE
 ((
uöt16_t
)0x0100Ë

	)

6382 
	#USART_CR3_CTSE
 ((
uöt16_t
)0x0200Ë

	)

6383 
	#USART_CR3_CTSIE
 ((
uöt16_t
)0x0400Ë

	)

6384 
	#USART_CR3_ONEBIT
 ((
uöt16_t
)0x0800Ë

	)

6387 
	#USART_GTPR_PSC
 ((
uöt16_t
)0x00FFË

	)

6388 
	#USART_GTPR_PSC_0
 ((
uöt16_t
)0x0001Ë

	)

6389 
	#USART_GTPR_PSC_1
 ((
uöt16_t
)0x0002Ë

	)

6390 
	#USART_GTPR_PSC_2
 ((
uöt16_t
)0x0004Ë

	)

6391 
	#USART_GTPR_PSC_3
 ((
uöt16_t
)0x0008Ë

	)

6392 
	#USART_GTPR_PSC_4
 ((
uöt16_t
)0x0010Ë

	)

6393 
	#USART_GTPR_PSC_5
 ((
uöt16_t
)0x0020Ë

	)

6394 
	#USART_GTPR_PSC_6
 ((
uöt16_t
)0x0040Ë

	)

6395 
	#USART_GTPR_PSC_7
 ((
uöt16_t
)0x0080Ë

	)

6397 
	#USART_GTPR_GT
 ((
uöt16_t
)0xFF00Ë

	)

6405 
	#WWDG_CR_T
 ((
uöt8_t
)0x7FË

	)

6406 
	#WWDG_CR_T0
 ((
uöt8_t
)0x01Ë

	)

6407 
	#WWDG_CR_T1
 ((
uöt8_t
)0x02Ë

	)

6408 
	#WWDG_CR_T2
 ((
uöt8_t
)0x04Ë

	)

6409 
	#WWDG_CR_T3
 ((
uöt8_t
)0x08Ë

	)

6410 
	#WWDG_CR_T4
 ((
uöt8_t
)0x10Ë

	)

6411 
	#WWDG_CR_T5
 ((
uöt8_t
)0x20Ë

	)

6412 
	#WWDG_CR_T6
 ((
uöt8_t
)0x40Ë

	)

6414 
	#WWDG_CR_WDGA
 ((
uöt8_t
)0x80Ë

	)

6417 
	#WWDG_CFR_W
 ((
uöt16_t
)0x007FË

	)

6418 
	#WWDG_CFR_W0
 ((
uöt16_t
)0x0001Ë

	)

6419 
	#WWDG_CFR_W1
 ((
uöt16_t
)0x0002Ë

	)

6420 
	#WWDG_CFR_W2
 ((
uöt16_t
)0x0004Ë

	)

6421 
	#WWDG_CFR_W3
 ((
uöt16_t
)0x0008Ë

	)

6422 
	#WWDG_CFR_W4
 ((
uöt16_t
)0x0010Ë

	)

6423 
	#WWDG_CFR_W5
 ((
uöt16_t
)0x0020Ë

	)

6424 
	#WWDG_CFR_W6
 ((
uöt16_t
)0x0040Ë

	)

6426 
	#WWDG_CFR_WDGTB
 ((
uöt16_t
)0x0180Ë

	)

6427 
	#WWDG_CFR_WDGTB0
 ((
uöt16_t
)0x0080Ë

	)

6428 
	#WWDG_CFR_WDGTB1
 ((
uöt16_t
)0x0100Ë

	)

6430 
	#WWDG_CFR_EWI
 ((
uöt16_t
)0x0200Ë

	)

6433 
	#WWDG_SR_EWIF
 ((
uöt8_t
)0x01Ë

	)

6442 
	#DBGMCU_IDCODE_DEV_ID
 ((
uöt32_t
)0x00000FFF)

	)

6443 
	#DBGMCU_IDCODE_REV_ID
 ((
uöt32_t
)0xFFFF0000)

	)

6446 
	#DBGMCU_CR_DBG_SLEEP
 ((
uöt32_t
)0x00000001)

	)

6447 
	#DBGMCU_CR_DBG_STOP
 ((
uöt32_t
)0x00000002)

	)

6448 
	#DBGMCU_CR_DBG_STANDBY
 ((
uöt32_t
)0x00000004)

	)

6449 
	#DBGMCU_CR_TRACE_IOEN
 ((
uöt32_t
)0x00000020)

	)

6451 
	#DBGMCU_CR_TRACE_MODE
 ((
uöt32_t
)0x000000C0)

	)

6452 
	#DBGMCU_CR_TRACE_MODE_0
 ((
uöt32_t
)0x00000040)

	)

6453 
	#DBGMCU_CR_TRACE_MODE_1
 ((
uöt32_t
)0x00000080)

	)

6456 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
uöt32_t
)0x00000001)

	)

6457 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
uöt32_t
)0x00000002)

	)

6458 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
uöt32_t
)0x00000004)

	)

6459 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
uöt32_t
)0x00000008)

	)

6460 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
uöt32_t
)0x00000010)

	)

6461 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
uöt32_t
)0x00000020)

	)

6462 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
uöt32_t
)0x00000040)

	)

6463 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
uöt32_t
)0x00000080)

	)

6464 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
uöt32_t
)0x00000100)

	)

6465 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
uöt32_t
)0x00000400)

	)

6466 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
uöt32_t
)0x00000800)

	)

6467 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
uöt32_t
)0x00001000)

	)

6468 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000)

	)

6469 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00400000)

	)

6470 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00800000)

	)

6471 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
uöt32_t
)0x02000000)

	)

6472 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
uöt32_t
)0x04000000)

	)

6474 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

6477 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
uöt32_t
)0x00000001)

	)

6478 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
uöt32_t
)0x00000002)

	)

6479 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
uöt32_t
)0x00010000)

	)

6480 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
uöt32_t
)0x00020000)

	)

6481 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
uöt32_t
)0x00040000)

	)

6489 
	#ETH_MACCR_WD
 ((
uöt32_t
)0x00800000Ë

	)

6490 
	#ETH_MACCR_JD
 ((
uöt32_t
)0x00400000Ë

	)

6491 
	#ETH_MACCR_IFG
 ((
uöt32_t
)0x000E0000Ë

	)

6492 
	#ETH_MACCR_IFG_96Bô
 ((
uöt32_t
)0x00000000Ë

	)

6493 
	#ETH_MACCR_IFG_88Bô
 ((
uöt32_t
)0x00020000Ë

	)

6494 
	#ETH_MACCR_IFG_80Bô
 ((
uöt32_t
)0x00040000Ë

	)

6495 
	#ETH_MACCR_IFG_72Bô
 ((
uöt32_t
)0x00060000Ë

	)

6496 
	#ETH_MACCR_IFG_64Bô
 ((
uöt32_t
)0x00080000Ë

	)

6497 
	#ETH_MACCR_IFG_56Bô
 ((
uöt32_t
)0x000A0000Ë

	)

6498 
	#ETH_MACCR_IFG_48Bô
 ((
uöt32_t
)0x000C0000Ë

	)

6499 
	#ETH_MACCR_IFG_40Bô
 ((
uöt32_t
)0x000E0000Ë

	)

6500 
	#ETH_MACCR_CSD
 ((
uöt32_t
)0x00010000Ë

	)

6501 
	#ETH_MACCR_FES
 ((
uöt32_t
)0x00004000Ë

	)

6502 
	#ETH_MACCR_ROD
 ((
uöt32_t
)0x00002000Ë

	)

6503 
	#ETH_MACCR_LM
 ((
uöt32_t
)0x00001000Ë

	)

6504 
	#ETH_MACCR_DM
 ((
uöt32_t
)0x00000800Ë

	)

6505 
	#ETH_MACCR_IPCO
 ((
uöt32_t
)0x00000400Ë

	)

6506 
	#ETH_MACCR_RD
 ((
uöt32_t
)0x00000200Ë

	)

6507 
	#ETH_MACCR_APCS
 ((
uöt32_t
)0x00000080Ë

	)

6508 
	#ETH_MACCR_BL
 ((
uöt32_t
)0x00000060Ë

	)

6510 
	#ETH_MACCR_BL_10
 ((
uöt32_t
)0x00000000Ë

	)

6511 
	#ETH_MACCR_BL_8
 ((
uöt32_t
)0x00000020Ë

	)

6512 
	#ETH_MACCR_BL_4
 ((
uöt32_t
)0x00000040Ë

	)

6513 
	#ETH_MACCR_BL_1
 ((
uöt32_t
)0x00000060Ë

	)

6514 
	#ETH_MACCR_DC
 ((
uöt32_t
)0x00000010Ë

	)

6515 
	#ETH_MACCR_TE
 ((
uöt32_t
)0x00000008Ë

	)

6516 
	#ETH_MACCR_RE
 ((
uöt32_t
)0x00000004Ë

	)

6519 
	#ETH_MACFFR_RA
 ((
uöt32_t
)0x80000000Ë

	)

6520 
	#ETH_MACFFR_HPF
 ((
uöt32_t
)0x00000400Ë

	)

6521 
	#ETH_MACFFR_SAF
 ((
uöt32_t
)0x00000200Ë

	)

6522 
	#ETH_MACFFR_SAIF
 ((
uöt32_t
)0x00000100Ë

	)

6523 
	#ETH_MACFFR_PCF
 ((
uöt32_t
)0x000000C0Ë

	)

6524 
	#ETH_MACFFR_PCF_BlockAŒ
 ((
uöt32_t
)0x00000040Ë

	)

6525 
	#ETH_MACFFR_PCF_F‹w¨dAŒ
 ((
uöt32_t
)0x00000080Ë

	)

6526 
	#ETH_MACFFR_PCF_F‹w¨dPas£dAddrFûãr
 ((
uöt32_t
)0x000000C0Ë

	)

6527 
	#ETH_MACFFR_BFD
 ((
uöt32_t
)0x00000020Ë

	)

6528 
	#ETH_MACFFR_PAM
 ((
uöt32_t
)0x00000010Ë

	)

6529 
	#ETH_MACFFR_DAIF
 ((
uöt32_t
)0x00000008Ë

	)

6530 
	#ETH_MACFFR_HM
 ((
uöt32_t
)0x00000004Ë

	)

6531 
	#ETH_MACFFR_HU
 ((
uöt32_t
)0x00000002Ë

	)

6532 
	#ETH_MACFFR_PM
 ((
uöt32_t
)0x00000001Ë

	)

6535 
	#ETH_MACHTHR_HTH
 ((
uöt32_t
)0xFFFFFFFFË

	)

6538 
	#ETH_MACHTLR_HTL
 ((
uöt32_t
)0xFFFFFFFFË

	)

6541 
	#ETH_MACMIIAR_PA
 ((
uöt32_t
)0x0000F800Ë

	)

6542 
	#ETH_MACMIIAR_MR
 ((
uöt32_t
)0x000007C0Ë

	)

6543 
	#ETH_MACMIIAR_CR
 ((
uöt32_t
)0x0000001CË

	)

6544 
	#ETH_MACMIIAR_CR_Div42
 ((
uöt32_t
)0x00000000Ë

	)

6545 
	#ETH_MACMIIAR_CR_Div62
 ((
uöt32_t
)0x00000004Ë

	)

6546 
	#ETH_MACMIIAR_CR_Div16
 ((
uöt32_t
)0x00000008Ë

	)

6547 
	#ETH_MACMIIAR_CR_Div26
 ((
uöt32_t
)0x0000000CË

	)

6548 
	#ETH_MACMIIAR_MW
 ((
uöt32_t
)0x00000002Ë

	)

6549 
	#ETH_MACMIIAR_MB
 ((
uöt32_t
)0x00000001Ë

	)

6552 
	#ETH_MACMIIDR_MD
 ((
uöt32_t
)0x0000FFFFË

	)

6555 
	#ETH_MACFCR_PT
 ((
uöt32_t
)0xFFFF0000Ë

	)

6556 
	#ETH_MACFCR_ZQPD
 ((
uöt32_t
)0x00000080Ë

	)

6557 
	#ETH_MACFCR_PLT
 ((
uöt32_t
)0x00000030Ë

	)

6558 
	#ETH_MACFCR_PLT_Möus4
 ((
uöt32_t
)0x00000000Ë

	)

6559 
	#ETH_MACFCR_PLT_Möus28
 ((
uöt32_t
)0x00000010Ë

	)

6560 
	#ETH_MACFCR_PLT_Möus144
 ((
uöt32_t
)0x00000020Ë

	)

6561 
	#ETH_MACFCR_PLT_Möus256
 ((
uöt32_t
)0x00000030Ë

	)

6562 
	#ETH_MACFCR_UPFD
 ((
uöt32_t
)0x00000008Ë

	)

6563 
	#ETH_MACFCR_RFCE
 ((
uöt32_t
)0x00000004Ë

	)

6564 
	#ETH_MACFCR_TFCE
 ((
uöt32_t
)0x00000002Ë

	)

6565 
	#ETH_MACFCR_FCBBPA
 ((
uöt32_t
)0x00000001Ë

	)

6568 
	#ETH_MACVLANTR_VLANTC
 ((
uöt32_t
)0x00010000Ë

	)

6569 
	#ETH_MACVLANTR_VLANTI
 ((
uöt32_t
)0x0000FFFFË

	)

6572 
	#ETH_MACRWUFFR_D
 ((
uöt32_t
)0xFFFFFFFFË

	)

6586 
	#ETH_MACPMTCSR_WFFRPR
 ((
uöt32_t
)0x80000000Ë

	)

6587 
	#ETH_MACPMTCSR_GU
 ((
uöt32_t
)0x00000200Ë

	)

6588 
	#ETH_MACPMTCSR_WFR
 ((
uöt32_t
)0x00000040Ë

	)

6589 
	#ETH_MACPMTCSR_MPR
 ((
uöt32_t
)0x00000020Ë

	)

6590 
	#ETH_MACPMTCSR_WFE
 ((
uöt32_t
)0x00000004Ë

	)

6591 
	#ETH_MACPMTCSR_MPE
 ((
uöt32_t
)0x00000002Ë

	)

6592 
	#ETH_MACPMTCSR_PD
 ((
uöt32_t
)0x00000001Ë

	)

6595 
	#ETH_MACSR_TSTS
 ((
uöt32_t
)0x00000200Ë

	)

6596 
	#ETH_MACSR_MMCTS
 ((
uöt32_t
)0x00000040Ë

	)

6597 
	#ETH_MACSR_MMMCRS
 ((
uöt32_t
)0x00000020Ë

	)

6598 
	#ETH_MACSR_MMCS
 ((
uöt32_t
)0x00000010Ë

	)

6599 
	#ETH_MACSR_PMTS
 ((
uöt32_t
)0x00000008Ë

	)

6602 
	#ETH_MACIMR_TSTIM
 ((
uöt32_t
)0x00000200Ë

	)

6603 
	#ETH_MACIMR_PMTIM
 ((
uöt32_t
)0x00000008Ë

	)

6606 
	#ETH_MACA0HR_MACA0H
 ((
uöt32_t
)0x0000FFFFË

	)

6609 
	#ETH_MACA0LR_MACA0L
 ((
uöt32_t
)0xFFFFFFFFË

	)

6612 
	#ETH_MACA1HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

6613 
	#ETH_MACA1HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

6614 
	#ETH_MACA1HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

6615 
	#ETH_MACA1HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

6616 
	#ETH_MACA1HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

6617 
	#ETH_MACA1HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

6618 
	#ETH_MACA1HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

6619 
	#ETH_MACA1HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

6620 
	#ETH_MACA1HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

6621 
	#ETH_MACA1HR_MACA1H
 ((
uöt32_t
)0x0000FFFFË

	)

6624 
	#ETH_MACA1LR_MACA1L
 ((
uöt32_t
)0xFFFFFFFFË

	)

6627 
	#ETH_MACA2HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

6628 
	#ETH_MACA2HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

6629 
	#ETH_MACA2HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

6630 
	#ETH_MACA2HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

6631 
	#ETH_MACA2HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

6632 
	#ETH_MACA2HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

6633 
	#ETH_MACA2HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

6634 
	#ETH_MACA2HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

6635 
	#ETH_MACA2HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

6636 
	#ETH_MACA2HR_MACA2H
 ((
uöt32_t
)0x0000FFFFË

	)

6639 
	#ETH_MACA2LR_MACA2L
 ((
uöt32_t
)0xFFFFFFFFË

	)

6642 
	#ETH_MACA3HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

6643 
	#ETH_MACA3HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

6644 
	#ETH_MACA3HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

6645 
	#ETH_MACA3HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

6646 
	#ETH_MACA3HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

6647 
	#ETH_MACA3HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

6648 
	#ETH_MACA3HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

6649 
	#ETH_MACA3HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

6650 
	#ETH_MACA3HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

6651 
	#ETH_MACA3HR_MACA3H
 ((
uöt32_t
)0x0000FFFFË

	)

6654 
	#ETH_MACA3LR_MACA3L
 ((
uöt32_t
)0xFFFFFFFFË

	)

6661 
	#ETH_MMCCR_MCFHP
 ((
uöt32_t
)0x00000020Ë

	)

6662 
	#ETH_MMCCR_MCP
 ((
uöt32_t
)0x00000010Ë

	)

6663 
	#ETH_MMCCR_MCF
 ((
uöt32_t
)0x00000008Ë

	)

6664 
	#ETH_MMCCR_ROR
 ((
uöt32_t
)0x00000004Ë

	)

6665 
	#ETH_MMCCR_CSR
 ((
uöt32_t
)0x00000002Ë

	)

6666 
	#ETH_MMCCR_CR
 ((
uöt32_t
)0x00000001Ë

	)

6669 
	#ETH_MMCRIR_RGUFS
 ((
uöt32_t
)0x00020000Ë

	)

6670 
	#ETH_MMCRIR_RFAES
 ((
uöt32_t
)0x00000040Ë

	)

6671 
	#ETH_MMCRIR_RFCES
 ((
uöt32_t
)0x00000020Ë

	)

6674 
	#ETH_MMCTIR_TGFS
 ((
uöt32_t
)0x00200000Ë

	)

6675 
	#ETH_MMCTIR_TGFMSCS
 ((
uöt32_t
)0x00008000Ë

	)

6676 
	#ETH_MMCTIR_TGFSCS
 ((
uöt32_t
)0x00004000Ë

	)

6679 
	#ETH_MMCRIMR_RGUFM
 ((
uöt32_t
)0x00020000Ë

	)

6680 
	#ETH_MMCRIMR_RFAEM
 ((
uöt32_t
)0x00000040Ë

	)

6681 
	#ETH_MMCRIMR_RFCEM
 ((
uöt32_t
)0x00000020Ë

	)

6684 
	#ETH_MMCTIMR_TGFM
 ((
uöt32_t
)0x00200000Ë

	)

6685 
	#ETH_MMCTIMR_TGFMSCM
 ((
uöt32_t
)0x00008000Ë

	)

6686 
	#ETH_MMCTIMR_TGFSCM
 ((
uöt32_t
)0x00004000Ë

	)

6689 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

6692 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

6695 
	#ETH_MMCTGFCR_TGFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

6698 
	#ETH_MMCRFCECR_RFCEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

6701 
	#ETH_MMCRFAECR_RFAEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

6704 
	#ETH_MMCRGUFCR_RGUFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

6711 
	#ETH_PTPTSCR_TSCNT
 ((
uöt32_t
)0x00030000Ë

	)

6712 
	#ETH_PTPTSSR_TSSMRME
 ((
uöt32_t
)0x00008000Ë

	)

6713 
	#ETH_PTPTSSR_TSSEME
 ((
uöt32_t
)0x00004000Ë

	)

6714 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
uöt32_t
)0x00002000Ë

	)

6715 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
uöt32_t
)0x00001000Ë

	)

6716 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
uöt32_t
)0x00000800Ë

	)

6717 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
uöt32_t
)0x00000400Ë

	)

6718 
	#ETH_PTPTSSR_TSSSR
 ((
uöt32_t
)0x00000200Ë

	)

6719 
	#ETH_PTPTSSR_TSSARFE
 ((
uöt32_t
)0x00000100Ë

	)

6721 
	#ETH_PTPTSCR_TSARU
 ((
uöt32_t
)0x00000020Ë

	)

6722 
	#ETH_PTPTSCR_TSITE
 ((
uöt32_t
)0x00000010Ë

	)

6723 
	#ETH_PTPTSCR_TSSTU
 ((
uöt32_t
)0x00000008Ë

	)

6724 
	#ETH_PTPTSCR_TSSTI
 ((
uöt32_t
)0x00000004Ë

	)

6725 
	#ETH_PTPTSCR_TSFCU
 ((
uöt32_t
)0x00000002Ë

	)

6726 
	#ETH_PTPTSCR_TSE
 ((
uöt32_t
)0x00000001Ë

	)

6729 
	#ETH_PTPSSIR_STSSI
 ((
uöt32_t
)0x000000FFË

	)

6732 
	#ETH_PTPTSHR_STS
 ((
uöt32_t
)0xFFFFFFFFË

	)

6735 
	#ETH_PTPTSLR_STPNS
 ((
uöt32_t
)0x80000000Ë

	)

6736 
	#ETH_PTPTSLR_STSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

6739 
	#ETH_PTPTSHUR_TSUS
 ((
uöt32_t
)0xFFFFFFFFË

	)

6742 
	#ETH_PTPTSLUR_TSUPNS
 ((
uöt32_t
)0x80000000Ë

	)

6743 
	#ETH_PTPTSLUR_TSUSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

6746 
	#ETH_PTPTSAR_TSA
 ((
uöt32_t
)0xFFFFFFFFË

	)

6749 
	#ETH_PTPTTHR_TTSH
 ((
uöt32_t
)0xFFFFFFFFË

	)

6752 
	#ETH_PTPTTLR_TTSL
 ((
uöt32_t
)0xFFFFFFFFË

	)

6755 
	#ETH_PTPTSSR_TSTTR
 ((
uöt32_t
)0x00000020Ë

	)

6756 
	#ETH_PTPTSSR_TSSO
 ((
uöt32_t
)0x00000010Ë

	)

6763 
	#ETH_DMABMR_AAB
 ((
uöt32_t
)0x02000000Ë

	)

6764 
	#ETH_DMABMR_FPM
 ((
uöt32_t
)0x01000000Ë

	)

6765 
	#ETH_DMABMR_USP
 ((
uöt32_t
)0x00800000Ë

	)

6766 
	#ETH_DMABMR_RDP
 ((
uöt32_t
)0x007E0000Ë

	)

6767 
	#ETH_DMABMR_RDP_1Bót
 ((
uöt32_t
)0x00020000Ë

	)

6768 
	#ETH_DMABMR_RDP_2Bót
 ((
uöt32_t
)0x00040000Ë

	)

6769 
	#ETH_DMABMR_RDP_4Bót
 ((
uöt32_t
)0x00080000Ë

	)

6770 
	#ETH_DMABMR_RDP_8Bót
 ((
uöt32_t
)0x00100000Ë

	)

6771 
	#ETH_DMABMR_RDP_16Bót
 ((
uöt32_t
)0x00200000Ë

	)

6772 
	#ETH_DMABMR_RDP_32Bót
 ((
uöt32_t
)0x00400000Ë

	)

6773 
	#ETH_DMABMR_RDP_4xPBL_4Bót
 ((
uöt32_t
)0x01020000Ë

	)

6774 
	#ETH_DMABMR_RDP_4xPBL_8Bót
 ((
uöt32_t
)0x01040000Ë

	)

6775 
	#ETH_DMABMR_RDP_4xPBL_16Bót
 ((
uöt32_t
)0x01080000Ë

	)

6776 
	#ETH_DMABMR_RDP_4xPBL_32Bót
 ((
uöt32_t
)0x01100000Ë

	)

6777 
	#ETH_DMABMR_RDP_4xPBL_64Bót
 ((
uöt32_t
)0x01200000Ë

	)

6778 
	#ETH_DMABMR_RDP_4xPBL_128Bót
 ((
uöt32_t
)0x01400000Ë

	)

6779 
	#ETH_DMABMR_FB
 ((
uöt32_t
)0x00010000Ë

	)

6780 
	#ETH_DMABMR_RTPR
 ((
uöt32_t
)0x0000C000Ë

	)

6781 
	#ETH_DMABMR_RTPR_1_1
 ((
uöt32_t
)0x00000000Ë

	)

6782 
	#ETH_DMABMR_RTPR_2_1
 ((
uöt32_t
)0x00004000Ë

	)

6783 
	#ETH_DMABMR_RTPR_3_1
 ((
uöt32_t
)0x00008000Ë

	)

6784 
	#ETH_DMABMR_RTPR_4_1
 ((
uöt32_t
)0x0000C000Ë

	)

6785 
	#ETH_DMABMR_PBL
 ((
uöt32_t
)0x00003F00Ë

	)

6786 
	#ETH_DMABMR_PBL_1Bót
 ((
uöt32_t
)0x00000100Ë

	)

6787 
	#ETH_DMABMR_PBL_2Bót
 ((
uöt32_t
)0x00000200Ë

	)

6788 
	#ETH_DMABMR_PBL_4Bót
 ((
uöt32_t
)0x00000400Ë

	)

6789 
	#ETH_DMABMR_PBL_8Bót
 ((
uöt32_t
)0x00000800Ë

	)

6790 
	#ETH_DMABMR_PBL_16Bót
 ((
uöt32_t
)0x00001000Ë

	)

6791 
	#ETH_DMABMR_PBL_32Bót
 ((
uöt32_t
)0x00002000Ë

	)

6792 
	#ETH_DMABMR_PBL_4xPBL_4Bót
 ((
uöt32_t
)0x01000100Ë

	)

6793 
	#ETH_DMABMR_PBL_4xPBL_8Bót
 ((
uöt32_t
)0x01000200Ë

	)

6794 
	#ETH_DMABMR_PBL_4xPBL_16Bót
 ((
uöt32_t
)0x01000400Ë

	)

6795 
	#ETH_DMABMR_PBL_4xPBL_32Bót
 ((
uöt32_t
)0x01000800Ë

	)

6796 
	#ETH_DMABMR_PBL_4xPBL_64Bót
 ((
uöt32_t
)0x01001000Ë

	)

6797 
	#ETH_DMABMR_PBL_4xPBL_128Bót
 ((
uöt32_t
)0x01002000Ë

	)

6798 
	#ETH_DMABMR_EDE
 ((
uöt32_t
)0x00000080Ë

	)

6799 
	#ETH_DMABMR_DSL
 ((
uöt32_t
)0x0000007CË

	)

6800 
	#ETH_DMABMR_DA
 ((
uöt32_t
)0x00000002Ë

	)

6801 
	#ETH_DMABMR_SR
 ((
uöt32_t
)0x00000001Ë

	)

6804 
	#ETH_DMATPDR_TPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

6807 
	#ETH_DMARPDR_RPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

6810 
	#ETH_DMARDLAR_SRL
 ((
uöt32_t
)0xFFFFFFFFË

	)

6813 
	#ETH_DMATDLAR_STL
 ((
uöt32_t
)0xFFFFFFFFË

	)

6816 
	#ETH_DMASR_TSTS
 ((
uöt32_t
)0x20000000Ë

	)

6817 
	#ETH_DMASR_PMTS
 ((
uöt32_t
)0x10000000Ë

	)

6818 
	#ETH_DMASR_MMCS
 ((
uöt32_t
)0x08000000Ë

	)

6819 
	#ETH_DMASR_EBS
 ((
uöt32_t
)0x03800000Ë

	)

6821 
	#ETH_DMASR_EBS_DescAc˚ss
 ((
uöt32_t
)0x02000000Ë

	)

6822 
	#ETH_DMASR_EBS_RódTønsf
 ((
uöt32_t
)0x01000000Ë

	)

6823 
	#ETH_DMASR_EBS_D©aTønsfTx
 ((
uöt32_t
)0x00800000Ë

	)

6824 
	#ETH_DMASR_TPS
 ((
uöt32_t
)0x00700000Ë

	)

6825 
	#ETH_DMASR_TPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

6826 
	#ETH_DMASR_TPS_Fëchög
 ((
uöt32_t
)0x00100000Ë

	)

6827 
	#ETH_DMASR_TPS_Waôög
 ((
uöt32_t
)0x00200000Ë

	)

6828 
	#ETH_DMASR_TPS_Ródög
 ((
uöt32_t
)0x00300000Ë

	)

6829 
	#ETH_DMASR_TPS_Su•íded
 ((
uöt32_t
)0x00600000Ë

	)

6830 
	#ETH_DMASR_TPS_Closög
 ((
uöt32_t
)0x00700000Ë

	)

6831 
	#ETH_DMASR_RPS
 ((
uöt32_t
)0x000E0000Ë

	)

6832 
	#ETH_DMASR_RPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

6833 
	#ETH_DMASR_RPS_Fëchög
 ((
uöt32_t
)0x00020000Ë

	)

6834 
	#ETH_DMASR_RPS_Waôög
 ((
uöt32_t
)0x00060000Ë

	)

6835 
	#ETH_DMASR_RPS_Su•íded
 ((
uöt32_t
)0x00080000Ë

	)

6836 
	#ETH_DMASR_RPS_Closög
 ((
uöt32_t
)0x000A0000Ë

	)

6837 
	#ETH_DMASR_RPS_Queuög
 ((
uöt32_t
)0x000E0000Ë

	)

6838 
	#ETH_DMASR_NIS
 ((
uöt32_t
)0x00010000Ë

	)

6839 
	#ETH_DMASR_AIS
 ((
uöt32_t
)0x00008000Ë

	)

6840 
	#ETH_DMASR_ERS
 ((
uöt32_t
)0x00004000Ë

	)

6841 
	#ETH_DMASR_FBES
 ((
uöt32_t
)0x00002000Ë

	)

6842 
	#ETH_DMASR_ETS
 ((
uöt32_t
)0x00000400Ë

	)

6843 
	#ETH_DMASR_RWTS
 ((
uöt32_t
)0x00000200Ë

	)

6844 
	#ETH_DMASR_RPSS
 ((
uöt32_t
)0x00000100Ë

	)

6845 
	#ETH_DMASR_RBUS
 ((
uöt32_t
)0x00000080Ë

	)

6846 
	#ETH_DMASR_RS
 ((
uöt32_t
)0x00000040Ë

	)

6847 
	#ETH_DMASR_TUS
 ((
uöt32_t
)0x00000020Ë

	)

6848 
	#ETH_DMASR_ROS
 ((
uöt32_t
)0x00000010Ë

	)

6849 
	#ETH_DMASR_TJTS
 ((
uöt32_t
)0x00000008Ë

	)

6850 
	#ETH_DMASR_TBUS
 ((
uöt32_t
)0x00000004Ë

	)

6851 
	#ETH_DMASR_TPSS
 ((
uöt32_t
)0x00000002Ë

	)

6852 
	#ETH_DMASR_TS
 ((
uöt32_t
)0x00000001Ë

	)

6855 
	#ETH_DMAOMR_DTCEFD
 ((
uöt32_t
)0x04000000Ë

	)

6856 
	#ETH_DMAOMR_RSF
 ((
uöt32_t
)0x02000000Ë

	)

6857 
	#ETH_DMAOMR_DFRF
 ((
uöt32_t
)0x01000000Ë

	)

6858 
	#ETH_DMAOMR_TSF
 ((
uöt32_t
)0x00200000Ë

	)

6859 
	#ETH_DMAOMR_FTF
 ((
uöt32_t
)0x00100000Ë

	)

6860 
	#ETH_DMAOMR_TTC
 ((
uöt32_t
)0x0001C000Ë

	)

6861 
	#ETH_DMAOMR_TTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

6862 
	#ETH_DMAOMR_TTC_128Byãs
 ((
uöt32_t
)0x00004000Ë

	)

6863 
	#ETH_DMAOMR_TTC_192Byãs
 ((
uöt32_t
)0x00008000Ë

	)

6864 
	#ETH_DMAOMR_TTC_256Byãs
 ((
uöt32_t
)0x0000C000Ë

	)

6865 
	#ETH_DMAOMR_TTC_40Byãs
 ((
uöt32_t
)0x00010000Ë

	)

6866 
	#ETH_DMAOMR_TTC_32Byãs
 ((
uöt32_t
)0x00014000Ë

	)

6867 
	#ETH_DMAOMR_TTC_24Byãs
 ((
uöt32_t
)0x00018000Ë

	)

6868 
	#ETH_DMAOMR_TTC_16Byãs
 ((
uöt32_t
)0x0001C000Ë

	)

6869 
	#ETH_DMAOMR_ST
 ((
uöt32_t
)0x00002000Ë

	)

6870 
	#ETH_DMAOMR_FEF
 ((
uöt32_t
)0x00000080Ë

	)

6871 
	#ETH_DMAOMR_FUGF
 ((
uöt32_t
)0x00000040Ë

	)

6872 
	#ETH_DMAOMR_RTC
 ((
uöt32_t
)0x00000018Ë

	)

6873 
	#ETH_DMAOMR_RTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

6874 
	#ETH_DMAOMR_RTC_32Byãs
 ((
uöt32_t
)0x00000008Ë

	)

6875 
	#ETH_DMAOMR_RTC_96Byãs
 ((
uöt32_t
)0x00000010Ë

	)

6876 
	#ETH_DMAOMR_RTC_128Byãs
 ((
uöt32_t
)0x00000018Ë

	)

6877 
	#ETH_DMAOMR_OSF
 ((
uöt32_t
)0x00000004Ë

	)

6878 
	#ETH_DMAOMR_SR
 ((
uöt32_t
)0x00000002Ë

	)

6881 
	#ETH_DMAIER_NISE
 ((
uöt32_t
)0x00010000Ë

	)

6882 
	#ETH_DMAIER_AISE
 ((
uöt32_t
)0x00008000Ë

	)

6883 
	#ETH_DMAIER_ERIE
 ((
uöt32_t
)0x00004000Ë

	)

6884 
	#ETH_DMAIER_FBEIE
 ((
uöt32_t
)0x00002000Ë

	)

6885 
	#ETH_DMAIER_ETIE
 ((
uöt32_t
)0x00000400Ë

	)

6886 
	#ETH_DMAIER_RWTIE
 ((
uöt32_t
)0x00000200Ë

	)

6887 
	#ETH_DMAIER_RPSIE
 ((
uöt32_t
)0x00000100Ë

	)

6888 
	#ETH_DMAIER_RBUIE
 ((
uöt32_t
)0x00000080Ë

	)

6889 
	#ETH_DMAIER_RIE
 ((
uöt32_t
)0x00000040Ë

	)

6890 
	#ETH_DMAIER_TUIE
 ((
uöt32_t
)0x00000020Ë

	)

6891 
	#ETH_DMAIER_ROIE
 ((
uöt32_t
)0x00000010Ë

	)

6892 
	#ETH_DMAIER_TJTIE
 ((
uöt32_t
)0x00000008Ë

	)

6893 
	#ETH_DMAIER_TBUIE
 ((
uöt32_t
)0x00000004Ë

	)

6894 
	#ETH_DMAIER_TPSIE
 ((
uöt32_t
)0x00000002Ë

	)

6895 
	#ETH_DMAIER_TIE
 ((
uöt32_t
)0x00000001Ë

	)

6898 
	#ETH_DMAMFBOCR_OFOC
 ((
uöt32_t
)0x10000000Ë

	)

6899 
	#ETH_DMAMFBOCR_MFA
 ((
uöt32_t
)0x0FFE0000Ë

	)

6900 
	#ETH_DMAMFBOCR_OMFC
 ((
uöt32_t
)0x00010000Ë

	)

6901 
	#ETH_DMAMFBOCR_MFC
 ((
uöt32_t
)0x0000FFFFË

	)

6904 
	#ETH_DMACHTDR_HTDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

6907 
	#ETH_DMACHRDR_HRDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

6910 
	#ETH_DMACHTBAR_HTBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

6913 
	#ETH_DMACHRBAR_HRBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

6923 #ifde‡
USE_STDPERIPH_DRIVER


6924 
	~"°m32f2xx_c⁄f.h
"

6931 
	#SET_BIT
(
REG
, 
BIT
Ë((REGË|(BIT))

	)

6933 
	#CLEAR_BIT
(
REG
, 
BIT
Ë((REGË&~(BIT))

	)

6935 
	#READ_BIT
(
REG
, 
BIT
Ë((REGË& (BIT))

	)

6937 
	#CLEAR_REG
(
REG
Ë((REGË(0x0))

	)

6939 
	#WRITE_REG
(
REG
, 
VAL
Ë((REGË(VAL))

	)

6941 
	#READ_REG
(
REG
Ë((REG))

	)

6943 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
Ë
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)Ë& (~(CLEARMASK))Ë| (SETMASK)))

	)

6949 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Include\system_stm32f2xx.h

39 #i‚de‡
__SYSTEM_STM32F2XX_H


40 
	#__SYSTEM_STM32F2XX_H


	)

42 #ifde‡
__˝lu•lus


59 
uöt32_t
 
Sy°emC‹eClock
;

86 
Sy°emInô
();

87 
Sy°emC‹eClockUpd©e
();

92 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Source\Templates\TrueSTUDIO\startup_stm32f2xx.s

39 .
sy¡ax
 
	gunifõd


40 .
˝u
 
	gc‹ãx
-
	gm3


41 .
Âu
 
	gso·vÂ


42 .
	gthumb


44 .
globÆ
 
	gg_p‚Ve˘‹s


45 .
globÆ
 
	gDeÁu…_H™dÀr


49 .
w‹d
 
	g_sid©a


51 .
w‹d
 
	g_sd©a


53 .
w‹d
 
	g_ed©a


55 .
w‹d
 
	g_sbss


57 .
w‹d
 
	g_ebss


69 .
	g£˘i⁄
 .
	gãxt
.
	gRe£t_H™dÀr


70 .
wók
 
	gRe£t_H™dÀr


71 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


72 
	gRe£t_H™dÀr
:

75 
movs
 
r1
, #0

76 
b
 
Lo›C›yD©aInô


78 
	gC›yD©aInô
:

79 
ldr
 
r3
, =
_sid©a


80 
ldr
 
r3
, [r3, 
r1
]

81 
°r
 
	gr3
, [
r0
, 
r1
]

82 
adds
 
	gr1
,Ñ1, #4

84 
	gLo›C›yD©aInô
:

85 
ldr
 
r0
, =
_sd©a


86 
ldr
 
r3
, =
_ed©a


87 
adds
 
r2
, 
	gr0
, 
r1


88 
cmp
 
	gr2
, 
r3


89 
bcc
 
C›yD©aInô


90 
ldr
 
	gr2
, =
_sbss


91 
b
 
Lo›FûlZîobss


93 
FûlZîobss
:

94 
movs
 
r3
, #0

95 
°r
 
	gr3
, [
r2
], #4

97 
	gLo›FûlZîobss
:

98 
ldr
 
r3
, = 
_ebss


99 
cmp
 
r2
, 
r3


100 
bcc
 
FûlZîobss


102 
bl
 
Sy°emInô


104 
bl
 
__libc_öô_¨øy


106 
bl
 
maö


107 
bx
 
	gÃ


108 .
size
 
	gRe£t_H™dÀr
, .-Reset_Handler

117 .
	g£˘i⁄
 .
	gãxt
.
	gDeÁu…_H™dÀr
,"ax",%
¥ogbôs


118 
	gDeÁu…_H™dÀr
:

119 
Inföôe_Lo›
:

120 
b
 
Inföôe_Lo›


121 .
size
 
DeÁu…_H™dÀr
, .-
	gDeÁu…_H™dÀr


129 .
	g£˘i⁄
 .
	gi§_ve˘‹
,"a",%
	g¥ogbôs


130 .
ty≥
 
	gg_p‚Ve˘‹s
, %
	gobje˘


131 .
size
 
	gg_p‚Ve˘‹s
, .-
g_p‚Ve˘‹s


134 
	gg_p‚Ve˘‹s
:

135 .
w‹d
 
_e°ack


136 .
w‹d
 
Re£t_H™dÀr


137 .
w‹d
 
NMI_H™dÀr


138 .
w‹d
 
H¨dFau…_H™dÀr


139 .
w‹d
 
MemM™age_H™dÀr


140 .
w‹d
 
BusFau…_H™dÀr


141 .
w‹d
 
UßgeFau…_H™dÀr


142 .
w‹d
 0

143 .
w‹d
 0

144 .
w‹d
 0

145 .
w‹d
 0

146 .
w‹d
 
SVC_H™dÀr


147 .
w‹d
 
DebugM⁄_H™dÀr


148 .
w‹d
 0

149 .
w‹d
 
PídSV_H™dÀr


150 .
w‹d
 
SysTick_H™dÀr


153 .
w‹d
 
WWDG_IRQH™dÀr


154 .
w‹d
 
PVD_IRQH™dÀr


155 .
w‹d
 
TAMP_STAMP_IRQH™dÀr


156 .
w‹d
 
RTC_WKUP_IRQH™dÀr


157 .
w‹d
 
FLASH_IRQH™dÀr


158 .
w‹d
 
RCC_IRQH™dÀr


159 .
w‹d
 
EXTI0_IRQH™dÀr


160 .
w‹d
 
EXTI1_IRQH™dÀr


161 .
w‹d
 
EXTI2_IRQH™dÀr


162 .
w‹d
 
EXTI3_IRQH™dÀr


163 .
w‹d
 
EXTI4_IRQH™dÀr


164 .
w‹d
 
DMA1_Såóm0_IRQH™dÀr


165 .
w‹d
 
DMA1_Såóm1_IRQH™dÀr


166 .
w‹d
 
DMA1_Såóm2_IRQH™dÀr


167 .
w‹d
 
DMA1_Såóm3_IRQH™dÀr


168 .
w‹d
 
DMA1_Såóm4_IRQH™dÀr


169 .
w‹d
 
DMA1_Såóm5_IRQH™dÀr


170 .
w‹d
 
DMA1_Såóm6_IRQH™dÀr


171 .
w‹d
 
ADC_IRQH™dÀr


172 .
w‹d
 
CAN1_TX_IRQH™dÀr


173 .
w‹d
 
CAN1_RX0_IRQH™dÀr


174 .
w‹d
 
CAN1_RX1_IRQH™dÀr


175 .
w‹d
 
CAN1_SCE_IRQH™dÀr


176 .
w‹d
 
EXTI9_5_IRQH™dÀr


177 .
w‹d
 
TIM1_BRK_TIM9_IRQH™dÀr


178 .
w‹d
 
TIM1_UP_TIM10_IRQH™dÀr


179 .
w‹d
 
TIM1_TRG_COM_TIM11_IRQH™dÀr


180 .
w‹d
 
TIM1_CC_IRQH™dÀr


181 .
w‹d
 
TIM2_IRQH™dÀr


182 .
w‹d
 
TIM3_IRQH™dÀr


183 .
w‹d
 
TIM4_IRQH™dÀr


184 .
w‹d
 
I2C1_EV_IRQH™dÀr


185 .
w‹d
 
I2C1_ER_IRQH™dÀr


186 .
w‹d
 
I2C2_EV_IRQH™dÀr


187 .
w‹d
 
I2C2_ER_IRQH™dÀr


188 .
w‹d
 
SPI1_IRQH™dÀr


189 .
w‹d
 
SPI2_IRQH™dÀr


190 .
w‹d
 
USART1_IRQH™dÀr


191 .
w‹d
 
USART2_IRQH™dÀr


192 .
w‹d
 
USART3_IRQH™dÀr


193 .
w‹d
 
EXTI15_10_IRQH™dÀr


194 .
w‹d
 
RTC_Aœrm_IRQH™dÀr


195 .
w‹d
 
OTG_FS_WKUP_IRQH™dÀr


196 .
w‹d
 
TIM8_BRK_TIM12_IRQH™dÀr


197 .
w‹d
 
TIM8_UP_TIM13_IRQH™dÀr


198 .
w‹d
 
TIM8_TRG_COM_TIM14_IRQH™dÀr


199 .
w‹d
 
TIM8_CC_IRQH™dÀr


200 .
w‹d
 
DMA1_Såóm7_IRQH™dÀr


201 .
w‹d
 
FSMC_IRQH™dÀr


202 .
w‹d
 
SDIO_IRQH™dÀr


203 .
w‹d
 
TIM5_IRQH™dÀr


204 .
w‹d
 
SPI3_IRQH™dÀr


205 .
w‹d
 
UART4_IRQH™dÀr


206 .
w‹d
 
UART5_IRQH™dÀr


207 .
w‹d
 
TIM6_DAC_IRQH™dÀr


208 .
w‹d
 
TIM7_IRQH™dÀr


209 .
w‹d
 
DMA2_Såóm0_IRQH™dÀr


210 .
w‹d
 
DMA2_Såóm1_IRQH™dÀr


211 .
w‹d
 
DMA2_Såóm2_IRQH™dÀr


212 .
w‹d
 
DMA2_Såóm3_IRQH™dÀr


213 .
w‹d
 
DMA2_Såóm4_IRQH™dÀr


214 .
w‹d
 
ETH_IRQH™dÀr


215 .
w‹d
 
ETH_WKUP_IRQH™dÀr


216 .
w‹d
 
CAN2_TX_IRQH™dÀr


217 .
w‹d
 
CAN2_RX0_IRQH™dÀr


218 .
w‹d
 
CAN2_RX1_IRQH™dÀr


219 .
w‹d
 
CAN2_SCE_IRQH™dÀr


220 .
w‹d
 
OTG_FS_IRQH™dÀr


221 .
w‹d
 
DMA2_Såóm5_IRQH™dÀr


222 .
w‹d
 
DMA2_Såóm6_IRQH™dÀr


223 .
w‹d
 
DMA2_Såóm7_IRQH™dÀr


224 .
w‹d
 
USART6_IRQH™dÀr


225 .
w‹d
 
I2C3_EV_IRQH™dÀr


226 .
w‹d
 
I2C3_ER_IRQH™dÀr


227 .
w‹d
 
OTG_HS_EP1_OUT_IRQH™dÀr


228 .
w‹d
 
OTG_HS_EP1_IN_IRQH™dÀr


229 .
w‹d
 
OTG_HS_WKUP_IRQH™dÀr


230 .
w‹d
 
OTG_HS_IRQH™dÀr


231 .
w‹d
 
DCMI_IRQH™dÀr


232 .
w‹d
 
CRYP_IRQH™dÀr


233 .
w‹d
 
HASH_RNG_IRQH™dÀr


243 .
wók
 
NMI_H™dÀr


244 .
thumb_£t
 
NMI_H™dÀr
,
	gDeÁu…_H™dÀr


246 .
wók
 
	gH¨dFau…_H™dÀr


247 .
thumb_£t
 
	gH¨dFau…_H™dÀr
,
	gDeÁu…_H™dÀr


249 .
wók
 
	gMemM™age_H™dÀr


250 .
thumb_£t
 
	gMemM™age_H™dÀr
,
	gDeÁu…_H™dÀr


252 .
wók
 
	gBusFau…_H™dÀr


253 .
thumb_£t
 
	gBusFau…_H™dÀr
,
	gDeÁu…_H™dÀr


255 .
wók
 
	gUßgeFau…_H™dÀr


256 .
thumb_£t
 
	gUßgeFau…_H™dÀr
,
	gDeÁu…_H™dÀr


258 .
wók
 
	gSVC_H™dÀr


259 .
thumb_£t
 
	gSVC_H™dÀr
,
	gDeÁu…_H™dÀr


261 .
wók
 
	gDebugM⁄_H™dÀr


262 .
thumb_£t
 
	gDebugM⁄_H™dÀr
,
	gDeÁu…_H™dÀr


264 .
wók
 
	gPídSV_H™dÀr


265 .
thumb_£t
 
	gPídSV_H™dÀr
,
	gDeÁu…_H™dÀr


267 .
wók
 
	gSysTick_H™dÀr


268 .
thumb_£t
 
	gSysTick_H™dÀr
,
	gDeÁu…_H™dÀr


270 .
wók
 
	gWWDG_IRQH™dÀr


271 .
thumb_£t
 
	gWWDG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


273 .
wók
 
	gPVD_IRQH™dÀr


274 .
thumb_£t
 
	gPVD_IRQH™dÀr
,
	gDeÁu…_H™dÀr


276 .
wók
 
	gTAMP_STAMP_IRQH™dÀr


277 .
thumb_£t
 
	gTAMP_STAMP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


279 .
wók
 
	gRTC_WKUP_IRQH™dÀr


280 .
thumb_£t
 
	gRTC_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


282 .
wók
 
	gFLASH_IRQH™dÀr


283 .
thumb_£t
 
	gFLASH_IRQH™dÀr
,
	gDeÁu…_H™dÀr


285 .
wók
 
	gRCC_IRQH™dÀr


286 .
thumb_£t
 
	gRCC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


288 .
wók
 
	gEXTI0_IRQH™dÀr


289 .
thumb_£t
 
	gEXTI0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


291 .
wók
 
	gEXTI1_IRQH™dÀr


292 .
thumb_£t
 
	gEXTI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


294 .
wók
 
	gEXTI2_IRQH™dÀr


295 .
thumb_£t
 
	gEXTI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


297 .
wók
 
	gEXTI3_IRQH™dÀr


298 .
thumb_£t
 
	gEXTI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


300 .
wók
 
	gEXTI4_IRQH™dÀr


301 .
thumb_£t
 
	gEXTI4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


303 .
wók
 
	gDMA1_Såóm0_IRQH™dÀr


304 .
thumb_£t
 
	gDMA1_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


306 .
wók
 
	gDMA1_Såóm1_IRQH™dÀr


307 .
thumb_£t
 
	gDMA1_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


309 .
wók
 
	gDMA1_Såóm2_IRQH™dÀr


310 .
thumb_£t
 
	gDMA1_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


312 .
wók
 
	gDMA1_Såóm3_IRQH™dÀr


313 .
thumb_£t
 
	gDMA1_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


315 .
wók
 
	gDMA1_Såóm4_IRQH™dÀr


316 .
thumb_£t
 
	gDMA1_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


318 .
wók
 
	gDMA1_Såóm5_IRQH™dÀr


319 .
thumb_£t
 
	gDMA1_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


321 .
wók
 
	gDMA1_Såóm6_IRQH™dÀr


322 .
thumb_£t
 
	gDMA1_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


324 .
wók
 
	gADC_IRQH™dÀr


325 .
thumb_£t
 
	gADC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


327 .
wók
 
	gCAN1_TX_IRQH™dÀr


328 .
thumb_£t
 
	gCAN1_TX_IRQH™dÀr
,
	gDeÁu…_H™dÀr


330 .
wók
 
	gCAN1_RX0_IRQH™dÀr


331 .
thumb_£t
 
	gCAN1_RX0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


333 .
wók
 
	gCAN1_RX1_IRQH™dÀr


334 .
thumb_£t
 
	gCAN1_RX1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


336 .
wók
 
	gCAN1_SCE_IRQH™dÀr


337 .
thumb_£t
 
	gCAN1_SCE_IRQH™dÀr
,
	gDeÁu…_H™dÀr


339 .
wók
 
	gEXTI9_5_IRQH™dÀr


340 .
thumb_£t
 
	gEXTI9_5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


342 .
wók
 
	gTIM1_BRK_TIM9_IRQH™dÀr


343 .
thumb_£t
 
	gTIM1_BRK_TIM9_IRQH™dÀr
,
	gDeÁu…_H™dÀr


345 .
wók
 
	gTIM1_UP_TIM10_IRQH™dÀr


346 .
thumb_£t
 
	gTIM1_UP_TIM10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


348 .
wók
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr


349 .
thumb_£t
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr
,
	gDeÁu…_H™dÀr


351 .
wók
 
	gTIM1_CC_IRQH™dÀr


352 .
thumb_£t
 
	gTIM1_CC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


354 .
wók
 
	gTIM2_IRQH™dÀr


355 .
thumb_£t
 
	gTIM2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


357 .
wók
 
	gTIM3_IRQH™dÀr


358 .
thumb_£t
 
	gTIM3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


360 .
wók
 
	gTIM4_IRQH™dÀr


361 .
thumb_£t
 
	gTIM4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


363 .
wók
 
	gI2C1_EV_IRQH™dÀr


364 .
thumb_£t
 
	gI2C1_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


366 .
wók
 
	gI2C1_ER_IRQH™dÀr


367 .
thumb_£t
 
	gI2C1_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


369 .
wók
 
	gI2C2_EV_IRQH™dÀr


370 .
thumb_£t
 
	gI2C2_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


372 .
wók
 
	gI2C2_ER_IRQH™dÀr


373 .
thumb_£t
 
	gI2C2_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


375 .
wók
 
	gSPI1_IRQH™dÀr


376 .
thumb_£t
 
	gSPI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


378 .
wók
 
	gSPI2_IRQH™dÀr


379 .
thumb_£t
 
	gSPI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


381 .
wók
 
	gUSART1_IRQH™dÀr


382 .
thumb_£t
 
	gUSART1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


384 .
wók
 
	gUSART2_IRQH™dÀr


385 .
thumb_£t
 
	gUSART2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


387 .
wók
 
	gUSART3_IRQH™dÀr


388 .
thumb_£t
 
	gUSART3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


390 .
wók
 
	gEXTI15_10_IRQH™dÀr


391 .
thumb_£t
 
	gEXTI15_10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


393 .
wók
 
	gRTC_Aœrm_IRQH™dÀr


394 .
thumb_£t
 
	gRTC_Aœrm_IRQH™dÀr
,
	gDeÁu…_H™dÀr


396 .
wók
 
	gOTG_FS_WKUP_IRQH™dÀr


397 .
thumb_£t
 
	gOTG_FS_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


399 .
wók
 
	gTIM8_BRK_TIM12_IRQH™dÀr


400 .
thumb_£t
 
	gTIM8_BRK_TIM12_IRQH™dÀr
,
	gDeÁu…_H™dÀr


402 .
wók
 
	gTIM8_UP_TIM13_IRQH™dÀr


403 .
thumb_£t
 
	gTIM8_UP_TIM13_IRQH™dÀr
,
	gDeÁu…_H™dÀr


405 .
wók
 
	gTIM8_TRG_COM_TIM14_IRQH™dÀr


406 .
thumb_£t
 
	gTIM8_TRG_COM_TIM14_IRQH™dÀr
,
	gDeÁu…_H™dÀr


408 .
wók
 
	gTIM8_CC_IRQH™dÀr


409 .
thumb_£t
 
	gTIM8_CC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


411 .
wók
 
	gDMA1_Såóm7_IRQH™dÀr


412 .
thumb_£t
 
	gDMA1_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


414 .
wók
 
	gFSMC_IRQH™dÀr


415 .
thumb_£t
 
	gFSMC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


417 .
wók
 
	gSDIO_IRQH™dÀr


418 .
thumb_£t
 
	gSDIO_IRQH™dÀr
,
	gDeÁu…_H™dÀr


420 .
wók
 
	gTIM5_IRQH™dÀr


421 .
thumb_£t
 
	gTIM5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


423 .
wók
 
	gSPI3_IRQH™dÀr


424 .
thumb_£t
 
	gSPI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


426 .
wók
 
	gUART4_IRQH™dÀr


427 .
thumb_£t
 
	gUART4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


429 .
wók
 
	gUART5_IRQH™dÀr


430 .
thumb_£t
 
	gUART5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


432 .
wók
 
	gTIM6_DAC_IRQH™dÀr


433 .
thumb_£t
 
	gTIM6_DAC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


435 .
wók
 
	gTIM7_IRQH™dÀr


436 .
thumb_£t
 
	gTIM7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


438 .
wók
 
	gDMA2_Såóm0_IRQH™dÀr


439 .
thumb_£t
 
	gDMA2_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


441 .
wók
 
	gDMA2_Såóm1_IRQH™dÀr


442 .
thumb_£t
 
	gDMA2_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


444 .
wók
 
	gDMA2_Såóm2_IRQH™dÀr


445 .
thumb_£t
 
	gDMA2_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


447 .
wók
 
	gDMA2_Såóm3_IRQH™dÀr


448 .
thumb_£t
 
	gDMA2_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


450 .
wók
 
	gDMA2_Såóm4_IRQH™dÀr


451 .
thumb_£t
 
	gDMA2_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


453 .
wók
 
	gETH_IRQH™dÀr


454 .
thumb_£t
 
	gETH_IRQH™dÀr
,
	gDeÁu…_H™dÀr


456 .
wók
 
	gETH_WKUP_IRQH™dÀr


457 .
thumb_£t
 
	gETH_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


459 .
wók
 
	gCAN2_TX_IRQH™dÀr


460 .
thumb_£t
 
	gCAN2_TX_IRQH™dÀr
,
	gDeÁu…_H™dÀr


462 .
wók
 
	gCAN2_RX0_IRQH™dÀr


463 .
thumb_£t
 
	gCAN2_RX0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


465 .
wók
 
	gCAN2_RX1_IRQH™dÀr


466 .
thumb_£t
 
	gCAN2_RX1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


468 .
wók
 
	gCAN2_SCE_IRQH™dÀr


469 .
thumb_£t
 
	gCAN2_SCE_IRQH™dÀr
,
	gDeÁu…_H™dÀr


471 .
wók
 
	gOTG_FS_IRQH™dÀr


472 .
thumb_£t
 
	gOTG_FS_IRQH™dÀr
,
	gDeÁu…_H™dÀr


474 .
wók
 
	gDMA2_Såóm5_IRQH™dÀr


475 .
thumb_£t
 
	gDMA2_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


477 .
wók
 
	gDMA2_Såóm6_IRQH™dÀr


478 .
thumb_£t
 
	gDMA2_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


480 .
wók
 
	gDMA2_Såóm7_IRQH™dÀr


481 .
thumb_£t
 
	gDMA2_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


483 .
wók
 
	gUSART6_IRQH™dÀr


484 .
thumb_£t
 
	gUSART6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


486 .
wók
 
	gI2C3_EV_IRQH™dÀr


487 .
thumb_£t
 
	gI2C3_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


489 .
wók
 
	gI2C3_ER_IRQH™dÀr


490 .
thumb_£t
 
	gI2C3_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


492 .
wók
 
	gOTG_HS_EP1_OUT_IRQH™dÀr


493 .
thumb_£t
 
	gOTG_HS_EP1_OUT_IRQH™dÀr
,
	gDeÁu…_H™dÀr


495 .
wók
 
	gOTG_HS_EP1_IN_IRQH™dÀr


496 .
thumb_£t
 
	gOTG_HS_EP1_IN_IRQH™dÀr
,
	gDeÁu…_H™dÀr


498 .
wók
 
	gOTG_HS_WKUP_IRQH™dÀr


499 .
thumb_£t
 
	gOTG_HS_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


501 .
wók
 
	gOTG_HS_IRQH™dÀr


502 .
thumb_£t
 
	gOTG_HS_IRQH™dÀr
,
	gDeÁu…_H™dÀr


504 .
wók
 
	gDCMI_IRQH™dÀr


505 .
thumb_£t
 
	gDCMI_IRQH™dÀr
,
	gDeÁu…_H™dÀr


507 .
wók
 
	gCRYP_IRQH™dÀr


508 .
thumb_£t
 
	gCRYP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


510 .
wók
 
	gHASH_RNG_IRQH™dÀr


511 .
thumb_£t
 
	gHASH_RNG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Source\Templates\arm\startup_stm32f2xx.s

1 ;******************** (
	gC
Ë
	gCOPYRIGHT
 2012 
	gSTMi¸€À˘r⁄ics
 ********************

2 ;* 
Fûe
 
	gName
 : 
°¨tup_°m32f2xx
.
s


3 ;* 
	gAuth‹
 : 
MCD
 
Aµliˇti⁄
 
Tóm


4 ;* 
	gVîsi⁄
 : 
V1
.1.3

5 ;* 
	gD©e
 : 05-
M¨ch
-2012

6 ;* 
	gDes¸ùti⁄
 : 
STM32F2xx
 
devi˚s
 
ve˘‹
 
èbÀ
 
MDK
-
ARM
 
toﬁchaö
.

7 ;* 
This
 
moduÀ
 
	g≥rf‹ms
:

8 ;* - 
Së
 
the
 
öôül
 
	gSP


9 ;* - 
Së
 
the
 
öôül
 
	gPC
 =
Re£t_H™dÀr


10 ;* - 
Së
 
the
 
ve˘‹
 
èbÀ
 
íåõs
 
wôh
Åhê
ex˚±i⁄s
 
ISR
 
	gaddªss


11 ;* - 
C⁄figuª
 
the
 
sy°em
 
˛ock
 
™d
Åhê
exã∫Æ
 
SRAM
 
mou¡ed
 
	g⁄


12 ;* 
	gSTM322xG
-
EVAL
 
bﬂrd
 
to
 
be
 
u£d
 
as
 
d©a
 
mem‹y
 (
›ti⁄Æ
,

13 ;* 
to
 
be
 
íabÀd
 
by
 
u£r
)

14 ;* - 
Bønches
 
to
 
maö
 
ö
 
the
 
C
 
libøry
 (
which
 
evítuÆly


15 ;* 
ˇŒs
 
maö
()).

16 ;* 
A·î
 
Re£t
 
the
 
C‹ãxM3
 
¥o˚ss‹
 
is
 
ö
 
Thªad
 
	gmode
,

17 ;* 
¥i‹ôy
 
is
 
	gPrivûeged
, 
™d
 
the
 
Sèck
 i†
£t
 
to
 
	gMaö
.

18 ;* <<< 
U£
 
C⁄figuøti⁄
 
Wiz¨d
 
ö
 
C⁄ãxt
 
	gMíu
 >>>

21 ; 
Li˚n£d
 
undî
 
	gMCD
-
ST
 
Libîty
 
SW
 
Li˚n£
 
Agªemít
 
	gV2
, (
	gthe
 "License");

22 ; 
You
 
may
 
nŸ
 
u£
 
this
 
fûe
 
ex˚±
 
ö
 
com∂ün˚
 
wôh
 
the
 
	gLi˚n£
.

23 ; 
You
 
may
 
obèö
 
a
 
c›y
 
of
 
the
 
Li˚n£
 
	g©
:

25 ; 
	ghâp
:

27 ; 
U∆ess
 
ªquúed
 
by
 
≠∂iˇbÀ
 
œw
 
‹
 
agªed
 
to
 
ö
 
	gwrôög
, 
	gso·w¨e


28 ; 
di°ribuãd
 
undî
 
the
 
Li˚n£
 
is
 di°ribuãd 
⁄
 
	g™
 "AS IS" 
	gBASIS
,

29 ; 
WITHOUT
 
WARRANTIES
 
OR
 
CONDITIONS
 
OF
 
ANY
 
	gKIND
, 
eôhî
 
ex¥ess
 
‹
 
	gim∂õd
.

30 ; 
Sì
 
the
 
Li˚n£
 thê
•ecific
 
œnguage
 
govînög
 
≥rmissi⁄s
 
	g™d


31 ; 
limô©i⁄s
 
undî
 
the
 
	gLi˚n£
.

35 ; 
Amou¡
 
of
 
	$mem‹y
 (
ö
 
byãs
Ë
Æloˇãd
 
Sèck


36 ; 
Taû‹
 
this
 
vÆue
 
to
 
your
 
≠∂iˇti⁄
 
√eds


37 ; <
h
> 
Sèck
 
C⁄figuøti⁄


38 ; <
o
> 
Sèck
 
	`Size
 (
ö
 
Byãs
) <0x0-0xFFFFFFFF:8>

39 ; </
h
>

41 
Sèck_Size
 
EQU
 0x00000400

43 
AREA
 
STACK
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

44 
Sèck_Mem
 
SPACE
 
Sèck_Size


45 
__öôül_•


48 ; <
h
> 
Hóp
 
C⁄figuøti⁄


49 ; <
o
> 
Hóp
 
	`Size
 (
ö
 
Byãs
) <0x0-0xFFFFFFFF:8>

50 ; </
h
>

52 
Hóp_Size
 
EQU
 0x00000200

54 
AREA
 
HEAP
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

55 
__hóp_ba£


56 
Hóp_Mem
 
SPACE
 
Hóp_Size


57 
__hóp_limô


59 
PRESERVE8


60 
THUMB


63 ; 
Ve˘‹
 
TabÀ
 
M≠≥d
 
to
 
Addªss
 0 
©
 
Re£t


64 
AREA
 
RESET
, 
DATA
, 
READONLY


65 
EXPORT
 
__Ve˘‹s


66 
EXPORT
 
__Ve˘‹s_End


67 
EXPORT
 
__Ve˘‹s_Size


69 
__Ve˘‹s
 
DCD
 
__öôül_•
 ; 
T›
 
of
 
Sèck


70 
DCD
 
Re£t_H™dÀr
 ; 
Re£t
 
H™dÀr


71 
DCD
 
NMI_H™dÀr
 ; 
NMI
 
H™dÀr


72 
DCD
 
H¨dFau…_H™dÀr
 ; 
H¨d
 
Fau…
 
H™dÀr


73 
DCD
 
MemM™age_H™dÀr
 ; 
MPU
 
Fau…
 
H™dÀr


74 
DCD
 
BusFau…_H™dÀr
 ; 
Bus
 
Fau…
 
H™dÀr


75 
DCD
 
UßgeFau…_H™dÀr
 ; 
Ußge
 
Fau…
 
H™dÀr


76 
DCD
 0 ; 
Re£rved


77 
DCD
 0 ; 
Re£rved


78 
DCD
 0 ; 
Re£rved


79 
DCD
 0 ; 
Re£rved


80 
DCD
 
SVC_H™dÀr
 ; 
SVCÆl
 
H™dÀr


81 
DCD
 
DebugM⁄_H™dÀr
 ; 
Debug
 
M⁄ô‹
 
H™dÀr


82 
DCD
 0 ; 
Re£rved


83 
DCD
 
PídSV_H™dÀr
 ; 
PídSV
 
H™dÀr


84 
DCD
 
SysTick_H™dÀr
 ; 
SysTick
 
H™dÀr


86 ; 
Exã∫Æ
 
I¡îru±s


87 
DCD
 
WWDG_IRQH™dÀr
 ; 
Wödow
 
W©chDog


88 
DCD
 
PVD_IRQH™dÀr
 ; 
PVD
 
through
 
EXTI
 
Löe
 
dëe˘i⁄


89 
DCD
 
TAMP_STAMP_IRQH™dÀr
 ; 
Tam≥r
 
™d
 
TimeSèmps
 
through
 
the
 
EXTI
 
löe


90 
DCD
 
RTC_WKUP_IRQH™dÀr
 ; 
RTC
 
Wakeup
 
through
 
the
 
EXTI
 
löe


91 
DCD
 
FLASH_IRQH™dÀr
 ; 
FLASH


92 
DCD
 
RCC_IRQH™dÀr
 ; 
RCC


93 
DCD
 
EXTI0_IRQH™dÀr
 ; 
EXTI
 
Löe0


94 
DCD
 
EXTI1_IRQH™dÀr
 ; 
EXTI
 
Löe1


95 
DCD
 
EXTI2_IRQH™dÀr
 ; 
EXTI
 
Löe2


96 
DCD
 
EXTI3_IRQH™dÀr
 ; 
EXTI
 
Löe3


97 
DCD
 
EXTI4_IRQH™dÀr
 ; 
EXTI
 
Löe4


98 
DCD
 
DMA1_Såóm0_IRQH™dÀr
 ; 
DMA1
 
Såóm
 0

99 
DCD
 
DMA1_Såóm1_IRQH™dÀr
 ; 
DMA1
 
Såóm
 1

100 
DCD
 
DMA1_Såóm2_IRQH™dÀr
 ; 
DMA1
 
Såóm
 2

101 
DCD
 
DMA1_Såóm3_IRQH™dÀr
 ; 
DMA1
 
Såóm
 3

102 
DCD
 
DMA1_Såóm4_IRQH™dÀr
 ; 
DMA1
 
Såóm
 4

103 
DCD
 
DMA1_Såóm5_IRQH™dÀr
 ; 
DMA1
 
Såóm
 5

104 
DCD
 
DMA1_Såóm6_IRQH™dÀr
 ; 
DMA1
 
Såóm
 6

105 
DCD
 
ADC_IRQH™dÀr
 ; 
ADC1
, 
ADC2
 
™d
 
ADC3s


106 
DCD
 
CAN1_TX_IRQH™dÀr
 ; 
CAN1
 
TX


107 
DCD
 
CAN1_RX0_IRQH™dÀr
 ; 
CAN1
 
RX0


108 
DCD
 
CAN1_RX1_IRQH™dÀr
 ; 
CAN1
 
RX1


109 
DCD
 
CAN1_SCE_IRQH™dÀr
 ; 
CAN1
 
SCE


110 
DCD
 
EXTI9_5_IRQH™dÀr
 ; 
Exã∫Æ
 
Löe
[9:5]
s


111 
DCD
 
TIM1_BRK_TIM9_IRQH™dÀr
 ; 
TIM1
 
Bªak
 
™d
 
TIM9


112 
DCD
 
TIM1_UP_TIM10_IRQH™dÀr
 ; 
TIM1
 
Upd©e
 
™d
 
TIM10


113 
DCD
 
TIM1_TRG_COM_TIM11_IRQH™dÀr
 ; 
TIM1
 
Triggî
 
™d
 
Commuèti⁄
ánd 
TIM11


114 
DCD
 
TIM1_CC_IRQH™dÀr
 ; 
TIM1
 
C≠tuª
 
Com∑ª


115 
DCD
 
TIM2_IRQH™dÀr
 ; 
TIM2


116 
DCD
 
TIM3_IRQH™dÀr
 ; 
TIM3


117 
DCD
 
TIM4_IRQH™dÀr
 ; 
TIM4


118 
DCD
 
I2C1_EV_IRQH™dÀr
 ; 
I2C1
 
Evít


119 
DCD
 
I2C1_ER_IRQH™dÀr
 ; 
I2C1
 
Eº‹


120 
DCD
 
I2C2_EV_IRQH™dÀr
 ; 
I2C2
 
Evít


121 
DCD
 
I2C2_ER_IRQH™dÀr
 ; 
I2C2
 
Eº‹


122 
DCD
 
SPI1_IRQH™dÀr
 ; 
SPI1


123 
DCD
 
SPI2_IRQH™dÀr
 ; 
SPI2


124 
DCD
 
USART1_IRQH™dÀr
 ; 
USART1


125 
DCD
 
USART2_IRQH™dÀr
 ; 
USART2


126 
DCD
 
USART3_IRQH™dÀr
 ; 
USART3


127 
DCD
 
EXTI15_10_IRQH™dÀr
 ; 
Exã∫Æ
 
Löe
[15:10]
s


128 
DCD
 
RTC_Aœrm_IRQH™dÀr
 ; 
RTC
 
	$Aœrm
 (
A
 
™d
 
B
Ë
through
 
EXTI
 
Löe


129 
DCD
 
OTG_FS_WKUP_IRQH™dÀr
 ; 
USB
 
OTG
 
FS
 
Wakeup
 
through
 
EXTI
 
löe


130 
DCD
 
TIM8_BRK_TIM12_IRQH™dÀr
 ; 
TIM8
 
Bªak
 
™d
 
TIM12


131 
DCD
 
TIM8_UP_TIM13_IRQH™dÀr
 ; 
TIM8
 
Upd©e
 
™d
 
TIM13


132 
DCD
 
TIM8_TRG_COM_TIM14_IRQH™dÀr
 ; 
TIM8
 
Triggî
 
™d
 
Commuèti⁄
ánd 
TIM14


133 
DCD
 
TIM8_CC_IRQH™dÀr
 ; 
TIM8
 
C≠tuª
 
Com∑ª


134 
DCD
 
DMA1_Såóm7_IRQH™dÀr
 ; 
DMA1
 
Såóm7


135 
DCD
 
FSMC_IRQH™dÀr
 ; 
FSMC


136 
DCD
 
SDIO_IRQH™dÀr
 ; 
SDIO


137 
DCD
 
TIM5_IRQH™dÀr
 ; 
TIM5


138 
DCD
 
SPI3_IRQH™dÀr
 ; 
SPI3


139 
DCD
 
UART4_IRQH™dÀr
 ; 
UART4


140 
DCD
 
UART5_IRQH™dÀr
 ; 
UART5


141 
DCD
 
TIM6_DAC_IRQH™dÀr
 ; 
TIM6
 
™d
 
DAC1
&2 
undîrun
 
îr‹s


142 
DCD
 
TIM7_IRQH™dÀr
 ; 
TIM7


143 
DCD
 
DMA2_Såóm0_IRQH™dÀr
 ; 
DMA2
 
Såóm
 0

144 
DCD
 
DMA2_Såóm1_IRQH™dÀr
 ; 
DMA2
 
Såóm
 1

145 
DCD
 
DMA2_Såóm2_IRQH™dÀr
 ; 
DMA2
 
Såóm
 2

146 
DCD
 
DMA2_Såóm3_IRQH™dÀr
 ; 
DMA2
 
Såóm
 3

147 
DCD
 
DMA2_Såóm4_IRQH™dÀr
 ; 
DMA2
 
Såóm
 4

148 
DCD
 
ETH_IRQH™dÀr
 ; 
Ethî√t


149 
DCD
 
ETH_WKUP_IRQH™dÀr
 ; 
Ethî√t
 
Wakeup
 
through
 
EXTI
 
löe


150 
DCD
 
CAN2_TX_IRQH™dÀr
 ; 
CAN2
 
TX


151 
DCD
 
CAN2_RX0_IRQH™dÀr
 ; 
CAN2
 
RX0


152 
DCD
 
CAN2_RX1_IRQH™dÀr
 ; 
CAN2
 
RX1


153 
DCD
 
CAN2_SCE_IRQH™dÀr
 ; 
CAN2
 
SCE


154 
DCD
 
OTG_FS_IRQH™dÀr
 ; 
USB
 
OTG
 
FS


155 
DCD
 
DMA2_Såóm5_IRQH™dÀr
 ; 
DMA2
 
Såóm
 5

156 
DCD
 
DMA2_Såóm6_IRQH™dÀr
 ; 
DMA2
 
Såóm
 6

157 
DCD
 
DMA2_Såóm7_IRQH™dÀr
 ; 
DMA2
 
Såóm
 7

158 
DCD
 
USART6_IRQH™dÀr
 ; 
USART6


159 
DCD
 
I2C3_EV_IRQH™dÀr
 ; 
I2C3
 
evít


160 
DCD
 
I2C3_ER_IRQH™dÀr
 ; 
I2C3
 
îr‹


161 
DCD
 
OTG_HS_EP1_OUT_IRQH™dÀr
 ; 
USB
 
OTG
 
HS
 
End
 
Poöt
 1 
Out


162 
DCD
 
OTG_HS_EP1_IN_IRQH™dÀr
 ; 
USB
 
OTG
 
HS
 
End
 
Poöt
 1 
In


163 
DCD
 
OTG_HS_WKUP_IRQH™dÀr
 ; 
USB
 
OTG
 
HS
 
Wakeup
 
through
 
EXTI


164 
DCD
 
OTG_HS_IRQH™dÀr
 ; 
USB
 
OTG
 
HS


165 
DCD
 
DCMI_IRQH™dÀr
 ; 
DCMI


166 
DCD
 
CRYP_IRQH™dÀr
 ; 
CRYP
 
¸y±o


167 
DCD
 
HASH_RNG_IRQH™dÀr
 ; 
Hash
 
™d
 
Rng


168 
__Ve˘‹s_End


170 
__Ve˘‹s_Size
 
EQU
 
__Ve˘‹s_End
 - 
__Ve˘‹s


172 
AREA
 |.
ãxt
|, 
CODE
, 
READONLY


174 ; 
Re£t
 
h™dÀr


175 
Re£t_H™dÀr
 
PROC


176 
EXPORT
 
Re£t_H™dÀr
 [
WEAK
]

177 
IMPORT
 
Sy°emInô


178 
IMPORT
 
__maö


179 
LDR
 
R0
, =
Sy°emInô


180 
BLX
 
R0


181 
LDR
 
R0
, =
__maö


182 
BX
 
R0


183 
ENDP


185 ; 
Dummy
 
Ex˚±i⁄
 
	$H™dÀrs
 (
öföôe
 
lo›s
 
which
 
ˇn
 
be
 
modifõd
)

187 
NMI_H™dÀr
 
PROC


188 
EXPORT
 
NMI_H™dÀr
 [
WEAK
]

189 
B
 .

190 
ENDP


191 
H¨dFau…_H™dÀr
\

192 
PROC


193 
EXPORT
 
H¨dFau…_H™dÀr
 [
WEAK
]

194 
B
 .

195 
ENDP


196 
MemM™age_H™dÀr
\

197 
PROC


198 
EXPORT
 
MemM™age_H™dÀr
 [
WEAK
]

199 
B
 .

200 
ENDP


201 
BusFau…_H™dÀr
\

202 
PROC


203 
EXPORT
 
BusFau…_H™dÀr
 [
WEAK
]

204 
B
 .

205 
ENDP


206 
UßgeFau…_H™dÀr
\

207 
PROC


208 
EXPORT
 
UßgeFau…_H™dÀr
 [
WEAK
]

209 
B
 .

210 
ENDP


211 
SVC_H™dÀr
 
PROC


212 
EXPORT
 
SVC_H™dÀr
 [
WEAK
]

213 
B
 .

214 
ENDP


215 
DebugM⁄_H™dÀr
\

216 
PROC


217 
EXPORT
 
DebugM⁄_H™dÀr
 [
WEAK
]

218 
B
 .

219 
ENDP


220 
PídSV_H™dÀr
 
PROC


221 
EXPORT
 
PídSV_H™dÀr
 [
WEAK
]

222 
B
 .

223 
ENDP


224 
SysTick_H™dÀr
 
PROC


225 
EXPORT
 
SysTick_H™dÀr
 [
WEAK
]

226 
B
 .

227 
ENDP


229 
DeÁu…_H™dÀr
 
PROC


231 
EXPORT
 
WWDG_IRQH™dÀr
 [
WEAK
]

232 
EXPORT
 
PVD_IRQH™dÀr
 [
WEAK
]

233 
EXPORT
 
TAMP_STAMP_IRQH™dÀr
 [
WEAK
]

234 
EXPORT
 
RTC_WKUP_IRQH™dÀr
 [
WEAK
]

235 
EXPORT
 
FLASH_IRQH™dÀr
 [
WEAK
]

236 
EXPORT
 
RCC_IRQH™dÀr
 [
WEAK
]

237 
EXPORT
 
EXTI0_IRQH™dÀr
 [
WEAK
]

238 
EXPORT
 
EXTI1_IRQH™dÀr
 [
WEAK
]

239 
EXPORT
 
EXTI2_IRQH™dÀr
 [
WEAK
]

240 
EXPORT
 
EXTI3_IRQH™dÀr
 [
WEAK
]

241 
EXPORT
 
EXTI4_IRQH™dÀr
 [
WEAK
]

242 
EXPORT
 
DMA1_Såóm0_IRQH™dÀr
 [
WEAK
]

243 
EXPORT
 
DMA1_Såóm1_IRQH™dÀr
 [
WEAK
]

244 
EXPORT
 
DMA1_Såóm2_IRQH™dÀr
 [
WEAK
]

245 
EXPORT
 
DMA1_Såóm3_IRQH™dÀr
 [
WEAK
]

246 
EXPORT
 
DMA1_Såóm4_IRQH™dÀr
 [
WEAK
]

247 
EXPORT
 
DMA1_Såóm5_IRQH™dÀr
 [
WEAK
]

248 
EXPORT
 
DMA1_Såóm6_IRQH™dÀr
 [
WEAK
]

249 
EXPORT
 
ADC_IRQH™dÀr
 [
WEAK
]

250 
EXPORT
 
CAN1_TX_IRQH™dÀr
 [
WEAK
]

251 
EXPORT
 
CAN1_RX0_IRQH™dÀr
 [
WEAK
]

252 
EXPORT
 
CAN1_RX1_IRQH™dÀr
 [
WEAK
]

253 
EXPORT
 
CAN1_SCE_IRQH™dÀr
 [
WEAK
]

254 
EXPORT
 
EXTI9_5_IRQH™dÀr
 [
WEAK
]

255 
EXPORT
 
TIM1_BRK_TIM9_IRQH™dÀr
 [
WEAK
]

256 
EXPORT
 
TIM1_UP_TIM10_IRQH™dÀr
 [
WEAK
]

257 
EXPORT
 
TIM1_TRG_COM_TIM11_IRQH™dÀr
 [
WEAK
]

258 
EXPORT
 
TIM1_CC_IRQH™dÀr
 [
WEAK
]

259 
EXPORT
 
TIM2_IRQH™dÀr
 [
WEAK
]

260 
EXPORT
 
TIM3_IRQH™dÀr
 [
WEAK
]

261 
EXPORT
 
TIM4_IRQH™dÀr
 [
WEAK
]

262 
EXPORT
 
I2C1_EV_IRQH™dÀr
 [
WEAK
]

263 
EXPORT
 
I2C1_ER_IRQH™dÀr
 [
WEAK
]

264 
EXPORT
 
I2C2_EV_IRQH™dÀr
 [
WEAK
]

265 
EXPORT
 
I2C2_ER_IRQH™dÀr
 [
WEAK
]

266 
EXPORT
 
SPI1_IRQH™dÀr
 [
WEAK
]

267 
EXPORT
 
SPI2_IRQH™dÀr
 [
WEAK
]

268 
EXPORT
 
USART1_IRQH™dÀr
 [
WEAK
]

269 
EXPORT
 
USART2_IRQH™dÀr
 [
WEAK
]

270 
EXPORT
 
USART3_IRQH™dÀr
 [
WEAK
]

271 
EXPORT
 
EXTI15_10_IRQH™dÀr
 [
WEAK
]

272 
EXPORT
 
RTC_Aœrm_IRQH™dÀr
 [
WEAK
]

273 
EXPORT
 
OTG_FS_WKUP_IRQH™dÀr
 [
WEAK
]

274 
EXPORT
 
TIM8_BRK_TIM12_IRQH™dÀr
 [
WEAK
]

275 
EXPORT
 
TIM8_UP_TIM13_IRQH™dÀr
 [
WEAK
]

276 
EXPORT
 
TIM8_TRG_COM_TIM14_IRQH™dÀr
 [
WEAK
]

277 
EXPORT
 
TIM8_CC_IRQH™dÀr
 [
WEAK
]

278 
EXPORT
 
DMA1_Såóm7_IRQH™dÀr
 [
WEAK
]

279 
EXPORT
 
FSMC_IRQH™dÀr
 [
WEAK
]

280 
EXPORT
 
SDIO_IRQH™dÀr
 [
WEAK
]

281 
EXPORT
 
TIM5_IRQH™dÀr
 [
WEAK
]

282 
EXPORT
 
SPI3_IRQH™dÀr
 [
WEAK
]

283 
EXPORT
 
UART4_IRQH™dÀr
 [
WEAK
]

284 
EXPORT
 
UART5_IRQH™dÀr
 [
WEAK
]

285 
EXPORT
 
TIM6_DAC_IRQH™dÀr
 [
WEAK
]

286 
EXPORT
 
TIM7_IRQH™dÀr
 [
WEAK
]

287 
EXPORT
 
DMA2_Såóm0_IRQH™dÀr
 [
WEAK
]

288 
EXPORT
 
DMA2_Såóm1_IRQH™dÀr
 [
WEAK
]

289 
EXPORT
 
DMA2_Såóm2_IRQH™dÀr
 [
WEAK
]

290 
EXPORT
 
DMA2_Såóm3_IRQH™dÀr
 [
WEAK
]

291 
EXPORT
 
DMA2_Såóm4_IRQH™dÀr
 [
WEAK
]

292 
EXPORT
 
ETH_IRQH™dÀr
 [
WEAK
]

293 
EXPORT
 
ETH_WKUP_IRQH™dÀr
 [
WEAK
]

294 
EXPORT
 
CAN2_TX_IRQH™dÀr
 [
WEAK
]

295 
EXPORT
 
CAN2_RX0_IRQH™dÀr
 [
WEAK
]

296 
EXPORT
 
CAN2_RX1_IRQH™dÀr
 [
WEAK
]

297 
EXPORT
 
CAN2_SCE_IRQH™dÀr
 [
WEAK
]

298 
EXPORT
 
OTG_FS_IRQH™dÀr
 [
WEAK
]

299 
EXPORT
 
DMA2_Såóm5_IRQH™dÀr
 [
WEAK
]

300 
EXPORT
 
DMA2_Såóm6_IRQH™dÀr
 [
WEAK
]

301 
EXPORT
 
DMA2_Såóm7_IRQH™dÀr
 [
WEAK
]

302 
EXPORT
 
USART6_IRQH™dÀr
 [
WEAK
]

303 
EXPORT
 
I2C3_EV_IRQH™dÀr
 [
WEAK
]

304 
EXPORT
 
I2C3_ER_IRQH™dÀr
 [
WEAK
]

305 
EXPORT
 
OTG_HS_EP1_OUT_IRQH™dÀr
 [
WEAK
]

306 
EXPORT
 
OTG_HS_EP1_IN_IRQH™dÀr
 [
WEAK
]

307 
EXPORT
 
OTG_HS_WKUP_IRQH™dÀr
 [
WEAK
]

308 
EXPORT
 
OTG_HS_IRQH™dÀr
 [
WEAK
]

309 
EXPORT
 
DCMI_IRQH™dÀr
 [
WEAK
]

310 
EXPORT
 
CRYP_IRQH™dÀr
 [
WEAK
]

311 
EXPORT
 
HASH_RNG_IRQH™dÀr
 [
WEAK
]

313 
WWDG_IRQH™dÀr


314 
PVD_IRQH™dÀr


315 
TAMP_STAMP_IRQH™dÀr


316 
RTC_WKUP_IRQH™dÀr


317 
FLASH_IRQH™dÀr


318 
RCC_IRQH™dÀr


319 
EXTI0_IRQH™dÀr


320 
EXTI1_IRQH™dÀr


321 
EXTI2_IRQH™dÀr


322 
EXTI3_IRQH™dÀr


323 
EXTI4_IRQH™dÀr


324 
DMA1_Såóm0_IRQH™dÀr


325 
DMA1_Såóm1_IRQH™dÀr


326 
DMA1_Såóm2_IRQH™dÀr


327 
DMA1_Såóm3_IRQH™dÀr


328 
DMA1_Såóm4_IRQH™dÀr


329 
DMA1_Såóm5_IRQH™dÀr


330 
DMA1_Såóm6_IRQH™dÀr


331 
ADC_IRQH™dÀr


332 
CAN1_TX_IRQH™dÀr


333 
CAN1_RX0_IRQH™dÀr


334 
CAN1_RX1_IRQH™dÀr


335 
CAN1_SCE_IRQH™dÀr


336 
EXTI9_5_IRQH™dÀr


337 
TIM1_BRK_TIM9_IRQH™dÀr


338 
TIM1_UP_TIM10_IRQH™dÀr


339 
TIM1_TRG_COM_TIM11_IRQH™dÀr


340 
TIM1_CC_IRQH™dÀr


341 
TIM2_IRQH™dÀr


342 
TIM3_IRQH™dÀr


343 
TIM4_IRQH™dÀr


344 
I2C1_EV_IRQH™dÀr


345 
I2C1_ER_IRQH™dÀr


346 
I2C2_EV_IRQH™dÀr


347 
I2C2_ER_IRQH™dÀr


348 
SPI1_IRQH™dÀr


349 
SPI2_IRQH™dÀr


350 
USART1_IRQH™dÀr


351 
USART2_IRQH™dÀr


352 
USART3_IRQH™dÀr


353 
EXTI15_10_IRQH™dÀr


354 
RTC_Aœrm_IRQH™dÀr


355 
OTG_FS_WKUP_IRQH™dÀr


356 
TIM8_BRK_TIM12_IRQH™dÀr


357 
TIM8_UP_TIM13_IRQH™dÀr


358 
TIM8_TRG_COM_TIM14_IRQH™dÀr


359 
TIM8_CC_IRQH™dÀr


360 
DMA1_Såóm7_IRQH™dÀr


361 
FSMC_IRQH™dÀr


362 
SDIO_IRQH™dÀr


363 
TIM5_IRQH™dÀr


364 
SPI3_IRQH™dÀr


365 
UART4_IRQH™dÀr


366 
UART5_IRQH™dÀr


367 
TIM6_DAC_IRQH™dÀr


368 
TIM7_IRQH™dÀr


369 
DMA2_Såóm0_IRQH™dÀr


370 
DMA2_Såóm1_IRQH™dÀr


371 
DMA2_Såóm2_IRQH™dÀr


372 
DMA2_Såóm3_IRQH™dÀr


373 
DMA2_Såóm4_IRQH™dÀr


374 
ETH_IRQH™dÀr


375 
ETH_WKUP_IRQH™dÀr


376 
CAN2_TX_IRQH™dÀr


377 
CAN2_RX0_IRQH™dÀr


378 
CAN2_RX1_IRQH™dÀr


379 
CAN2_SCE_IRQH™dÀr


380 
OTG_FS_IRQH™dÀr


381 
DMA2_Såóm5_IRQH™dÀr


382 
DMA2_Såóm6_IRQH™dÀr


383 
DMA2_Såóm7_IRQH™dÀr


384 
USART6_IRQH™dÀr


385 
I2C3_EV_IRQH™dÀr


386 
I2C3_ER_IRQH™dÀr


387 
OTG_HS_EP1_OUT_IRQH™dÀr


388 
OTG_HS_EP1_IN_IRQH™dÀr


389 
OTG_HS_WKUP_IRQH™dÀr


390 
OTG_HS_IRQH™dÀr


391 
DCMI_IRQH™dÀr


392 
CRYP_IRQH™dÀr


393 
HASH_RNG_IRQH™dÀr


395 
B
 .

397 
ENDP


399 
ALIGN


402 ; 
U£r
 
Sèck
 
™d
 
Hóp
 
öôüliz©i⁄


404 
IF
 :
DEF
:
__MICROLIB


406 
EXPORT
 
__öôül_•


407 
EXPORT
 
__hóp_ba£


408 
EXPORT
 
__hóp_limô


410 
ELSE


412 
IMPORT
 
__u£_two_ªgi⁄_mem‹y


413 
EXPORT
 
__u£r_öôül_°ackhóp


415 
__u£r_öôül_°ackhóp


417 
LDR
 
R0
, = 
Hóp_Mem


418 
LDR
 
R1
, =(
Sèck_Mem
 + 
Sèck_Size
)

419 
LDR
 
R2
, = (
Hóp_Mem
 + 
Hóp_Size
)

420 
LDR
 
R3
, = 
Sèck_Mem


421 
BX
 
LR


423 
ALIGN


425 
ENDIF


427 
END


429 ;************************ (
C
Ë
COPYRIGHT
 
STMi¸€À˘r⁄ics
 *****
END
 
OF
 
FILE
*****

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Source\Templates\gcc_ride7\startup_stm32f2xx.s

39 .
sy¡ax
 
	gunifõd


40 .
˝u
 
	gc‹ãx
-
	gm3


41 .
Âu
 
	gso·vÂ


42 .
	gthumb


44 .
globÆ
 
	gg_p‚Ve˘‹s


45 .
globÆ
 
	gDeÁu…_H™dÀr


49 .
w‹d
 
	g_sid©a


51 .
w‹d
 
	g_sd©a


53 .
w‹d
 
	g_ed©a


55 .
w‹d
 
	g_sbss


57 .
w‹d
 
	g_ebss


69 .
	g£˘i⁄
 .
	gãxt
.
	gRe£t_H™dÀr


70 .
wók
 
	gRe£t_H™dÀr


71 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


72 
	gRe£t_H™dÀr
:

75 
movs
 
r1
, #0

76 
b
 
Lo›C›yD©aInô


78 
	gC›yD©aInô
:

79 
ldr
 
r3
, =
_sid©a


80 
ldr
 
r3
, [r3, 
r1
]

81 
°r
 
	gr3
, [
r0
, 
r1
]

82 
adds
 
	gr1
,Ñ1, #4

84 
	gLo›C›yD©aInô
:

85 
ldr
 
r0
, =
_sd©a


86 
ldr
 
r3
, =
_ed©a


87 
adds
 
r2
, 
	gr0
, 
r1


88 
cmp
 
	gr2
, 
r3


89 
bcc
 
C›yD©aInô


90 
ldr
 
	gr2
, =
_sbss


91 
b
 
Lo›FûlZîobss


93 
FûlZîobss
:

94 
movs
 
r3
, #0

95 
°r
 
	gr3
, [
r2
], #4

97 
	gLo›FûlZîobss
:

98 
ldr
 
r3
, = 
_ebss


99 
cmp
 
r2
, 
r3


100 
bcc
 
FûlZîobss


102 
bl
 
Sy°emInô


104 
bl
 
maö


105 
bx
 
	gÃ


106 .
size
 
	gRe£t_H™dÀr
, .-Reset_Handler

115 .
	g£˘i⁄
 .
	gãxt
.
	gDeÁu…_H™dÀr
,"ax",%
¥ogbôs


116 
	gDeÁu…_H™dÀr
:

117 
Inföôe_Lo›
:

118 
b
 
Inföôe_Lo›


119 .
size
 
DeÁu…_H™dÀr
, .-
	gDeÁu…_H™dÀr


127 .
	g£˘i⁄
 .
	gi§_ve˘‹
,"a",%
	g¥ogbôs


128 .
ty≥
 
	gg_p‚Ve˘‹s
, %
	gobje˘


129 .
size
 
	gg_p‚Ve˘‹s
, .-
g_p‚Ve˘‹s


132 
	gg_p‚Ve˘‹s
:

133 .
w‹d
 
_e°ack


134 .
w‹d
 
Re£t_H™dÀr


135 .
w‹d
 
NMI_H™dÀr


136 .
w‹d
 
H¨dFau…_H™dÀr


137 .
w‹d
 
MemM™age_H™dÀr


138 .
w‹d
 
BusFau…_H™dÀr


139 .
w‹d
 
UßgeFau…_H™dÀr


140 .
w‹d
 0

141 .
w‹d
 0

142 .
w‹d
 0

143 .
w‹d
 0

144 .
w‹d
 
SVC_H™dÀr


145 .
w‹d
 
DebugM⁄_H™dÀr


146 .
w‹d
 0

147 .
w‹d
 
PídSV_H™dÀr


148 .
w‹d
 
SysTick_H™dÀr


151 .
w‹d
 
WWDG_IRQH™dÀr


152 .
w‹d
 
PVD_IRQH™dÀr


153 .
w‹d
 
TAMP_STAMP_IRQH™dÀr


154 .
w‹d
 
RTC_WKUP_IRQH™dÀr


155 .
w‹d
 
FLASH_IRQH™dÀr


156 .
w‹d
 
RCC_IRQH™dÀr


157 .
w‹d
 
EXTI0_IRQH™dÀr


158 .
w‹d
 
EXTI1_IRQH™dÀr


159 .
w‹d
 
EXTI2_IRQH™dÀr


160 .
w‹d
 
EXTI3_IRQH™dÀr


161 .
w‹d
 
EXTI4_IRQH™dÀr


162 .
w‹d
 
DMA1_Såóm0_IRQH™dÀr


163 .
w‹d
 
DMA1_Såóm1_IRQH™dÀr


164 .
w‹d
 
DMA1_Såóm2_IRQH™dÀr


165 .
w‹d
 
DMA1_Såóm3_IRQH™dÀr


166 .
w‹d
 
DMA1_Såóm4_IRQH™dÀr


167 .
w‹d
 
DMA1_Såóm5_IRQH™dÀr


168 .
w‹d
 
DMA1_Såóm6_IRQH™dÀr


169 .
w‹d
 
ADC_IRQH™dÀr


170 .
w‹d
 
CAN1_TX_IRQH™dÀr


171 .
w‹d
 
CAN1_RX0_IRQH™dÀr


172 .
w‹d
 
CAN1_RX1_IRQH™dÀr


173 .
w‹d
 
CAN1_SCE_IRQH™dÀr


174 .
w‹d
 
EXTI9_5_IRQH™dÀr


175 .
w‹d
 
TIM1_BRK_TIM9_IRQH™dÀr


176 .
w‹d
 
TIM1_UP_TIM10_IRQH™dÀr


177 .
w‹d
 
TIM1_TRG_COM_TIM11_IRQH™dÀr


178 .
w‹d
 
TIM1_CC_IRQH™dÀr


179 .
w‹d
 
TIM2_IRQH™dÀr


180 .
w‹d
 
TIM3_IRQH™dÀr


181 .
w‹d
 
TIM4_IRQH™dÀr


182 .
w‹d
 
I2C1_EV_IRQH™dÀr


183 .
w‹d
 
I2C1_ER_IRQH™dÀr


184 .
w‹d
 
I2C2_EV_IRQH™dÀr


185 .
w‹d
 
I2C2_ER_IRQH™dÀr


186 .
w‹d
 
SPI1_IRQH™dÀr


187 .
w‹d
 
SPI2_IRQH™dÀr


188 .
w‹d
 
USART1_IRQH™dÀr


189 .
w‹d
 
USART2_IRQH™dÀr


190 .
w‹d
 
USART3_IRQH™dÀr


191 .
w‹d
 
EXTI15_10_IRQH™dÀr


192 .
w‹d
 
RTC_Aœrm_IRQH™dÀr


193 .
w‹d
 
OTG_FS_WKUP_IRQH™dÀr


194 .
w‹d
 
TIM8_BRK_TIM12_IRQH™dÀr


195 .
w‹d
 
TIM8_UP_TIM13_IRQH™dÀr


196 .
w‹d
 
TIM8_TRG_COM_TIM14_IRQH™dÀr


197 .
w‹d
 
TIM8_CC_IRQH™dÀr


198 .
w‹d
 
DMA1_Såóm7_IRQH™dÀr


199 .
w‹d
 
FSMC_IRQH™dÀr


200 .
w‹d
 
SDIO_IRQH™dÀr


201 .
w‹d
 
TIM5_IRQH™dÀr


202 .
w‹d
 
SPI3_IRQH™dÀr


203 .
w‹d
 
UART4_IRQH™dÀr


204 .
w‹d
 
UART5_IRQH™dÀr


205 .
w‹d
 
TIM6_DAC_IRQH™dÀr


206 .
w‹d
 
TIM7_IRQH™dÀr


207 .
w‹d
 
DMA2_Såóm0_IRQH™dÀr


208 .
w‹d
 
DMA2_Såóm1_IRQH™dÀr


209 .
w‹d
 
DMA2_Såóm2_IRQH™dÀr


210 .
w‹d
 
DMA2_Såóm3_IRQH™dÀr


211 .
w‹d
 
DMA2_Såóm4_IRQH™dÀr


212 .
w‹d
 
ETH_IRQH™dÀr


213 .
w‹d
 
ETH_WKUP_IRQH™dÀr


214 .
w‹d
 
CAN2_TX_IRQH™dÀr


215 .
w‹d
 
CAN2_RX0_IRQH™dÀr


216 .
w‹d
 
CAN2_RX1_IRQH™dÀr


217 .
w‹d
 
CAN2_SCE_IRQH™dÀr


218 .
w‹d
 
OTG_FS_IRQH™dÀr


219 .
w‹d
 
DMA2_Såóm5_IRQH™dÀr


220 .
w‹d
 
DMA2_Såóm6_IRQH™dÀr


221 .
w‹d
 
DMA2_Såóm7_IRQH™dÀr


222 .
w‹d
 
USART6_IRQH™dÀr


223 .
w‹d
 
I2C3_EV_IRQH™dÀr


224 .
w‹d
 
I2C3_ER_IRQH™dÀr


225 .
w‹d
 
OTG_HS_EP1_OUT_IRQH™dÀr


226 .
w‹d
 
OTG_HS_EP1_IN_IRQH™dÀr


227 .
w‹d
 
OTG_HS_WKUP_IRQH™dÀr


228 .
w‹d
 
OTG_HS_IRQH™dÀr


229 .
w‹d
 
DCMI_IRQH™dÀr


230 .
w‹d
 
CRYP_IRQH™dÀr


231 .
w‹d
 
HASH_RNG_IRQH™dÀr


241 .
wók
 
NMI_H™dÀr


242 .
thumb_£t
 
NMI_H™dÀr
,
	gDeÁu…_H™dÀr


244 .
wók
 
	gH¨dFau…_H™dÀr


245 .
thumb_£t
 
	gH¨dFau…_H™dÀr
,
	gDeÁu…_H™dÀr


247 .
wók
 
	gMemM™age_H™dÀr


248 .
thumb_£t
 
	gMemM™age_H™dÀr
,
	gDeÁu…_H™dÀr


250 .
wók
 
	gBusFau…_H™dÀr


251 .
thumb_£t
 
	gBusFau…_H™dÀr
,
	gDeÁu…_H™dÀr


253 .
wók
 
	gUßgeFau…_H™dÀr


254 .
thumb_£t
 
	gUßgeFau…_H™dÀr
,
	gDeÁu…_H™dÀr


256 .
wók
 
	gSVC_H™dÀr


257 .
thumb_£t
 
	gSVC_H™dÀr
,
	gDeÁu…_H™dÀr


259 .
wók
 
	gDebugM⁄_H™dÀr


260 .
thumb_£t
 
	gDebugM⁄_H™dÀr
,
	gDeÁu…_H™dÀr


262 .
wók
 
	gPídSV_H™dÀr


263 .
thumb_£t
 
	gPídSV_H™dÀr
,
	gDeÁu…_H™dÀr


265 .
wók
 
	gSysTick_H™dÀr


266 .
thumb_£t
 
	gSysTick_H™dÀr
,
	gDeÁu…_H™dÀr


268 .
wók
 
	gWWDG_IRQH™dÀr


269 .
thumb_£t
 
	gWWDG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


271 .
wók
 
	gPVD_IRQH™dÀr


272 .
thumb_£t
 
	gPVD_IRQH™dÀr
,
	gDeÁu…_H™dÀr


274 .
wók
 
	gTAMP_STAMP_IRQH™dÀr


275 .
thumb_£t
 
	gTAMP_STAMP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


277 .
wók
 
	gRTC_WKUP_IRQH™dÀr


278 .
thumb_£t
 
	gRTC_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


280 .
wók
 
	gFLASH_IRQH™dÀr


281 .
thumb_£t
 
	gFLASH_IRQH™dÀr
,
	gDeÁu…_H™dÀr


283 .
wók
 
	gRCC_IRQH™dÀr


284 .
thumb_£t
 
	gRCC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


286 .
wók
 
	gEXTI0_IRQH™dÀr


287 .
thumb_£t
 
	gEXTI0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


289 .
wók
 
	gEXTI1_IRQH™dÀr


290 .
thumb_£t
 
	gEXTI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


292 .
wók
 
	gEXTI2_IRQH™dÀr


293 .
thumb_£t
 
	gEXTI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


295 .
wók
 
	gEXTI3_IRQH™dÀr


296 .
thumb_£t
 
	gEXTI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


298 .
wók
 
	gEXTI4_IRQH™dÀr


299 .
thumb_£t
 
	gEXTI4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


301 .
wók
 
	gDMA1_Såóm0_IRQH™dÀr


302 .
thumb_£t
 
	gDMA1_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


304 .
wók
 
	gDMA1_Såóm1_IRQH™dÀr


305 .
thumb_£t
 
	gDMA1_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


307 .
wók
 
	gDMA1_Såóm2_IRQH™dÀr


308 .
thumb_£t
 
	gDMA1_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


310 .
wók
 
	gDMA1_Såóm3_IRQH™dÀr


311 .
thumb_£t
 
	gDMA1_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


313 .
wók
 
	gDMA1_Såóm4_IRQH™dÀr


314 .
thumb_£t
 
	gDMA1_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


316 .
wók
 
	gDMA1_Såóm5_IRQH™dÀr


317 .
thumb_£t
 
	gDMA1_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


319 .
wók
 
	gDMA1_Såóm6_IRQH™dÀr


320 .
thumb_£t
 
	gDMA1_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


322 .
wók
 
	gADC_IRQH™dÀr


323 .
thumb_£t
 
	gADC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


325 .
wók
 
	gCAN1_TX_IRQH™dÀr


326 .
thumb_£t
 
	gCAN1_TX_IRQH™dÀr
,
	gDeÁu…_H™dÀr


328 .
wók
 
	gCAN1_RX0_IRQH™dÀr


329 .
thumb_£t
 
	gCAN1_RX0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


331 .
wók
 
	gCAN1_RX1_IRQH™dÀr


332 .
thumb_£t
 
	gCAN1_RX1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


334 .
wók
 
	gCAN1_SCE_IRQH™dÀr


335 .
thumb_£t
 
	gCAN1_SCE_IRQH™dÀr
,
	gDeÁu…_H™dÀr


337 .
wók
 
	gEXTI9_5_IRQH™dÀr


338 .
thumb_£t
 
	gEXTI9_5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


340 .
wók
 
	gTIM1_BRK_TIM9_IRQH™dÀr


341 .
thumb_£t
 
	gTIM1_BRK_TIM9_IRQH™dÀr
,
	gDeÁu…_H™dÀr


343 .
wók
 
	gTIM1_UP_TIM10_IRQH™dÀr


344 .
thumb_£t
 
	gTIM1_UP_TIM10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


346 .
wók
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr


347 .
thumb_£t
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr
,
	gDeÁu…_H™dÀr


349 .
wók
 
	gTIM1_CC_IRQH™dÀr


350 .
thumb_£t
 
	gTIM1_CC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


352 .
wók
 
	gTIM2_IRQH™dÀr


353 .
thumb_£t
 
	gTIM2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


355 .
wók
 
	gTIM3_IRQH™dÀr


356 .
thumb_£t
 
	gTIM3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


358 .
wók
 
	gTIM4_IRQH™dÀr


359 .
thumb_£t
 
	gTIM4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


361 .
wók
 
	gI2C1_EV_IRQH™dÀr


362 .
thumb_£t
 
	gI2C1_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


364 .
wók
 
	gI2C1_ER_IRQH™dÀr


365 .
thumb_£t
 
	gI2C1_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


367 .
wók
 
	gI2C2_EV_IRQH™dÀr


368 .
thumb_£t
 
	gI2C2_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


370 .
wók
 
	gI2C2_ER_IRQH™dÀr


371 .
thumb_£t
 
	gI2C2_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


373 .
wók
 
	gSPI1_IRQH™dÀr


374 .
thumb_£t
 
	gSPI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


376 .
wók
 
	gSPI2_IRQH™dÀr


377 .
thumb_£t
 
	gSPI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


379 .
wók
 
	gUSART1_IRQH™dÀr


380 .
thumb_£t
 
	gUSART1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


382 .
wók
 
	gUSART2_IRQH™dÀr


383 .
thumb_£t
 
	gUSART2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


385 .
wók
 
	gUSART3_IRQH™dÀr


386 .
thumb_£t
 
	gUSART3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


388 .
wók
 
	gEXTI15_10_IRQH™dÀr


389 .
thumb_£t
 
	gEXTI15_10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


391 .
wók
 
	gRTC_Aœrm_IRQH™dÀr


392 .
thumb_£t
 
	gRTC_Aœrm_IRQH™dÀr
,
	gDeÁu…_H™dÀr


394 .
wók
 
	gOTG_FS_WKUP_IRQH™dÀr


395 .
thumb_£t
 
	gOTG_FS_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


397 .
wók
 
	gTIM8_BRK_TIM12_IRQH™dÀr


398 .
thumb_£t
 
	gTIM8_BRK_TIM12_IRQH™dÀr
,
	gDeÁu…_H™dÀr


400 .
wók
 
	gTIM8_UP_TIM13_IRQH™dÀr


401 .
thumb_£t
 
	gTIM8_UP_TIM13_IRQH™dÀr
,
	gDeÁu…_H™dÀr


403 .
wók
 
	gTIM8_TRG_COM_TIM14_IRQH™dÀr


404 .
thumb_£t
 
	gTIM8_TRG_COM_TIM14_IRQH™dÀr
,
	gDeÁu…_H™dÀr


406 .
wók
 
	gTIM8_CC_IRQH™dÀr


407 .
thumb_£t
 
	gTIM8_CC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


409 .
wók
 
	gDMA1_Såóm7_IRQH™dÀr


410 .
thumb_£t
 
	gDMA1_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


412 .
wók
 
	gFSMC_IRQH™dÀr


413 .
thumb_£t
 
	gFSMC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


415 .
wók
 
	gSDIO_IRQH™dÀr


416 .
thumb_£t
 
	gSDIO_IRQH™dÀr
,
	gDeÁu…_H™dÀr


418 .
wók
 
	gTIM5_IRQH™dÀr


419 .
thumb_£t
 
	gTIM5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


421 .
wók
 
	gSPI3_IRQH™dÀr


422 .
thumb_£t
 
	gSPI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


424 .
wók
 
	gUART4_IRQH™dÀr


425 .
thumb_£t
 
	gUART4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


427 .
wók
 
	gUART5_IRQH™dÀr


428 .
thumb_£t
 
	gUART5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


430 .
wók
 
	gTIM6_DAC_IRQH™dÀr


431 .
thumb_£t
 
	gTIM6_DAC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


433 .
wók
 
	gTIM7_IRQH™dÀr


434 .
thumb_£t
 
	gTIM7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


436 .
wók
 
	gDMA2_Såóm0_IRQH™dÀr


437 .
thumb_£t
 
	gDMA2_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


439 .
wók
 
	gDMA2_Såóm1_IRQH™dÀr


440 .
thumb_£t
 
	gDMA2_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


442 .
wók
 
	gDMA2_Såóm2_IRQH™dÀr


443 .
thumb_£t
 
	gDMA2_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


445 .
wók
 
	gDMA2_Såóm3_IRQH™dÀr


446 .
thumb_£t
 
	gDMA2_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


448 .
wók
 
	gDMA2_Såóm4_IRQH™dÀr


449 .
thumb_£t
 
	gDMA2_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


451 .
wók
 
	gETH_IRQH™dÀr


452 .
thumb_£t
 
	gETH_IRQH™dÀr
,
	gDeÁu…_H™dÀr


454 .
wók
 
	gETH_WKUP_IRQH™dÀr


455 .
thumb_£t
 
	gETH_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


457 .
wók
 
	gCAN2_TX_IRQH™dÀr


458 .
thumb_£t
 
	gCAN2_TX_IRQH™dÀr
,
	gDeÁu…_H™dÀr


460 .
wók
 
	gCAN2_RX0_IRQH™dÀr


461 .
thumb_£t
 
	gCAN2_RX0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


463 .
wók
 
	gCAN2_RX1_IRQH™dÀr


464 .
thumb_£t
 
	gCAN2_RX1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


466 .
wók
 
	gCAN2_SCE_IRQH™dÀr


467 .
thumb_£t
 
	gCAN2_SCE_IRQH™dÀr
,
	gDeÁu…_H™dÀr


469 .
wók
 
	gOTG_FS_IRQH™dÀr


470 .
thumb_£t
 
	gOTG_FS_IRQH™dÀr
,
	gDeÁu…_H™dÀr


472 .
wók
 
	gDMA2_Såóm5_IRQH™dÀr


473 .
thumb_£t
 
	gDMA2_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


475 .
wók
 
	gDMA2_Såóm6_IRQH™dÀr


476 .
thumb_£t
 
	gDMA2_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


478 .
wók
 
	gDMA2_Såóm7_IRQH™dÀr


479 .
thumb_£t
 
	gDMA2_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


481 .
wók
 
	gUSART6_IRQH™dÀr


482 .
thumb_£t
 
	gUSART6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


484 .
wók
 
	gI2C3_EV_IRQH™dÀr


485 .
thumb_£t
 
	gI2C3_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


487 .
wók
 
	gI2C3_ER_IRQH™dÀr


488 .
thumb_£t
 
	gI2C3_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


490 .
wók
 
	gOTG_HS_EP1_OUT_IRQH™dÀr


491 .
thumb_£t
 
	gOTG_HS_EP1_OUT_IRQH™dÀr
,
	gDeÁu…_H™dÀr


493 .
wók
 
	gOTG_HS_EP1_IN_IRQH™dÀr


494 .
thumb_£t
 
	gOTG_HS_EP1_IN_IRQH™dÀr
,
	gDeÁu…_H™dÀr


496 .
wók
 
	gOTG_HS_WKUP_IRQH™dÀr


497 .
thumb_£t
 
	gOTG_HS_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


499 .
wók
 
	gOTG_HS_IRQH™dÀr


500 .
thumb_£t
 
	gOTG_HS_IRQH™dÀr
,
	gDeÁu…_H™dÀr


502 .
wók
 
	gDCMI_IRQH™dÀr


503 .
thumb_£t
 
	gDCMI_IRQH™dÀr
,
	gDeÁu…_H™dÀr


505 .
wók
 
	gCRYP_IRQH™dÀr


506 .
thumb_£t
 
	gCRYP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


508 .
wók
 
	gHASH_RNG_IRQH™dÀr


509 .
thumb_£t
 
	gHASH_RNG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Source\Templates\iar\startup_stm32f2xx.s

36 ; 
The
 
moduÀs
 
ö
 
this
 
fûe
 
¨e
 
ö˛uded
 i¿
the
 
	glibørõs
, 
™d
 
may
 
be
 
	gª∂a˚d


37 ; 
by
 
™y
 
	gu£r
-
deföed
 
moduÀs
 
th©
 
deföe
 
the
 
PUBLIC
 
symbﬁ
 
_¥ogøm_°¨t
 
	g‹


38 ; 
a
 
u£r
 
deföed
 
°¨t
 
	gsymbﬁ
.

39 ; 
To
 
ovîride
 
the
 
c°¨tup
 
deföed
 
ö
Åhê
	glibøry
, 
sim∂y
 
add
 
your
 
	gmodifõd


40 ; 
vîsi⁄
 
to
 
the
 
w‹kbích
 
	g¥oje˘
.

42 ; 
The
 
ve˘‹
 
èbÀ
 
is
 
n‹mÆly
 
loˇãd
 
©
 
	gaddªss
 0.

43 ; 
Whí
 
debuggög
 
ö
 
	gRAM
, 
ô
 
ˇn
 
be
 
loˇãd
 i¿RAM, 
Æig√d
 
to
 
©
 
	gÀa°
 2^6.

44 ; 
The
 
	g«me
 "__ve˘‹_èbÀ" 
has
 
•ecül
 
mónög
 
	gC
-
	gSPY
:

45 ; 
ô
 
is
 
whîe
 
the
 
SP
 
°¨t
 
vÆue
 i†
	gfound
, 
™d
Åhê
NVIC
 
	gve˘‹


46 ; 
èbÀ
 (
VTOR
Ë
is
 
öôülized
 
to
 
this
 
addªss
 != 0.

48 ; 
C‹ãx
-
M
 
vîsi⁄


51 
MODULE
 ?
c°¨tup


53 ;; 
F‹w¨d
 
de˛¨©i⁄
 
of
 
£˘i⁄s
.

54 
SECTION
 
CSTACK
:
DATA
:
	$NOROOT
(3)

56 
SECTION
 .
ötvec
:
CODE
:
	$NOROOT
(2)

58 
EXTERN
 
__ür_¥ogøm_°¨t


59 
EXTERN
 
Sy°emInô


60 
PUBLIC
 
__ve˘‹_èbÀ


62 
DATA


63 
__ve˘‹_èbÀ


64 
DCD
 
	$s„
(
CSTACK
)

65 
DCD
 
Re£t_H™dÀr
 ; 
Re£t
 
H™dÀr


67 
DCD
 
NMI_H™dÀr
 ; 
NMI
 
H™dÀr


68 
DCD
 
H¨dFau…_H™dÀr
 ; 
H¨d
 
Fau…
 
H™dÀr


69 
DCD
 
MemM™age_H™dÀr
 ; 
MPU
 
Fau…
 
H™dÀr


70 
DCD
 
BusFau…_H™dÀr
 ; 
Bus
 
Fau…
 
H™dÀr


71 
DCD
 
UßgeFau…_H™dÀr
 ; 
Ußge
 
Fau…
 
H™dÀr


72 
DCD
 0 ; 
Re£rved


73 
DCD
 0 ; 
Re£rved


74 
DCD
 0 ; 
Re£rved


75 
DCD
 0 ; 
Re£rved


76 
DCD
 
SVC_H™dÀr
 ; 
SVCÆl
 
H™dÀr


77 
DCD
 
DebugM⁄_H™dÀr
 ; 
Debug
 
M⁄ô‹
 
H™dÀr


78 
DCD
 0 ; 
Re£rved


79 
DCD
 
PídSV_H™dÀr
 ; 
PídSV
 
H™dÀr


80 
DCD
 
SysTick_H™dÀr
 ; 
SysTick
 
H™dÀr


82 ; 
Exã∫Æ
 
I¡îru±s


83 
DCD
 
WWDG_IRQH™dÀr
 ; 
Wödow
 
W©chDog


84 
DCD
 
PVD_IRQH™dÀr
 ; 
PVD
 
through
 
EXTI
 
Löe
 
dëe˘i⁄


85 
DCD
 
TAMP_STAMP_IRQH™dÀr
 ; 
Tam≥r
 
™d
 
TimeSèmps
 
through
 
the
 
EXTI
 
löe


86 
DCD
 
RTC_WKUP_IRQH™dÀr
 ; 
RTC
 
Wakeup
 
through
 
the
 
EXTI
 
löe


87 
DCD
 
FLASH_IRQH™dÀr
 ; 
FLASH


88 
DCD
 
RCC_IRQH™dÀr
 ; 
RCC


89 
DCD
 
EXTI0_IRQH™dÀr
 ; 
EXTI
 
Löe0


90 
DCD
 
EXTI1_IRQH™dÀr
 ; 
EXTI
 
Löe1


91 
DCD
 
EXTI2_IRQH™dÀr
 ; 
EXTI
 
Löe2


92 
DCD
 
EXTI3_IRQH™dÀr
 ; 
EXTI
 
Löe3


93 
DCD
 
EXTI4_IRQH™dÀr
 ; 
EXTI
 
Löe4


94 
DCD
 
DMA1_Såóm0_IRQH™dÀr
 ; 
DMA1
 
Såóm
 0

95 
DCD
 
DMA1_Såóm1_IRQH™dÀr
 ; 
DMA1
 
Såóm
 1

96 
DCD
 
DMA1_Såóm2_IRQH™dÀr
 ; 
DMA1
 
Såóm
 2

97 
DCD
 
DMA1_Såóm3_IRQH™dÀr
 ; 
DMA1
 
Såóm
 3

98 
DCD
 
DMA1_Såóm4_IRQH™dÀr
 ; 
DMA1
 
Såóm
 4

99 
DCD
 
DMA1_Såóm5_IRQH™dÀr
 ; 
DMA1
 
Såóm
 5

100 
DCD
 
DMA1_Såóm6_IRQH™dÀr
 ; 
DMA1
 
Såóm
 6

101 
DCD
 
ADC_IRQH™dÀr
 ; 
ADC1
, 
ADC2
 
™d
 
ADC3s


102 
DCD
 
CAN1_TX_IRQH™dÀr
 ; 
CAN1
 
TX


103 
DCD
 
CAN1_RX0_IRQH™dÀr
 ; 
CAN1
 
RX0


104 
DCD
 
CAN1_RX1_IRQH™dÀr
 ; 
CAN1
 
RX1


105 
DCD
 
CAN1_SCE_IRQH™dÀr
 ; 
CAN1
 
SCE


106 
DCD
 
EXTI9_5_IRQH™dÀr
 ; 
Exã∫Æ
 
Löe
[9:5]
s


107 
DCD
 
TIM1_BRK_TIM9_IRQH™dÀr
 ; 
TIM1
 
Bªak
 
™d
 
TIM9


108 
DCD
 
TIM1_UP_TIM10_IRQH™dÀr
 ; 
TIM1
 
Upd©e
 
™d
 
TIM10


109 
DCD
 
TIM1_TRG_COM_TIM11_IRQH™dÀr
 ; 
TIM1
 
Triggî
 
™d
 
Commuèti⁄
ánd 
TIM11


110 
DCD
 
TIM1_CC_IRQH™dÀr
 ; 
TIM1
 
C≠tuª
 
Com∑ª


111 
DCD
 
TIM2_IRQH™dÀr
 ; 
TIM2


112 
DCD
 
TIM3_IRQH™dÀr
 ; 
TIM3


113 
DCD
 
TIM4_IRQH™dÀr
 ; 
TIM4


114 
DCD
 
I2C1_EV_IRQH™dÀr
 ; 
I2C1
 
Evít


115 
DCD
 
I2C1_ER_IRQH™dÀr
 ; 
I2C1
 
Eº‹


116 
DCD
 
I2C2_EV_IRQH™dÀr
 ; 
I2C2
 
Evít


117 
DCD
 
I2C2_ER_IRQH™dÀr
 ; 
I2C2
 
Eº‹


118 
DCD
 
SPI1_IRQH™dÀr
 ; 
SPI1


119 
DCD
 
SPI2_IRQH™dÀr
 ; 
SPI2


120 
DCD
 
USART1_IRQH™dÀr
 ; 
USART1


121 
DCD
 
USART2_IRQH™dÀr
 ; 
USART2


122 
DCD
 
USART3_IRQH™dÀr
 ; 
USART3


123 
DCD
 
EXTI15_10_IRQH™dÀr
 ; 
Exã∫Æ
 
Löe
[15:10]
s


124 
DCD
 
RTC_Aœrm_IRQH™dÀr
 ; 
RTC
 
	$Aœrm
 (
A
 
™d
 
B
Ë
through
 
EXTI
 
Löe


125 
DCD
 
OTG_FS_WKUP_IRQH™dÀr
 ; 
USB
 
OTG
 
FS
 
Wakeup
 
through
 
EXTI
 
löe


126 
DCD
 
TIM8_BRK_TIM12_IRQH™dÀr
 ; 
TIM8
 
Bªak
 
™d
 
TIM12


127 
DCD
 
TIM8_UP_TIM13_IRQH™dÀr
 ; 
TIM8
 
Upd©e
 
™d
 
TIM13


128 
DCD
 
TIM8_TRG_COM_TIM14_IRQH™dÀr
 ; 
TIM8
 
Triggî
 
™d
 
Commuèti⁄
ánd 
TIM14


129 
DCD
 
TIM8_CC_IRQH™dÀr
 ; 
TIM8
 
C≠tuª
 
Com∑ª


130 
DCD
 
DMA1_Såóm7_IRQH™dÀr
 ; 
DMA1
 
Såóm7


131 
DCD
 
FSMC_IRQH™dÀr
 ; 
FSMC


132 
DCD
 
SDIO_IRQH™dÀr
 ; 
SDIO


133 
DCD
 
TIM5_IRQH™dÀr
 ; 
TIM5


134 
DCD
 
SPI3_IRQH™dÀr
 ; 
SPI3


135 
DCD
 
UART4_IRQH™dÀr
 ; 
UART4


136 
DCD
 
UART5_IRQH™dÀr
 ; 
UART5


137 
DCD
 
TIM6_DAC_IRQH™dÀr
 ; 
TIM6
 
™d
 
DAC1
&2 
undîrun
 
îr‹s


138 
DCD
 
TIM7_IRQH™dÀr
 ; 
TIM7


139 
DCD
 
DMA2_Såóm0_IRQH™dÀr
 ; 
DMA2
 
Såóm
 0

140 
DCD
 
DMA2_Såóm1_IRQH™dÀr
 ; 
DMA2
 
Såóm
 1

141 
DCD
 
DMA2_Såóm2_IRQH™dÀr
 ; 
DMA2
 
Såóm
 2

142 
DCD
 
DMA2_Såóm3_IRQH™dÀr
 ; 
DMA2
 
Såóm
 3

143 
DCD
 
DMA2_Såóm4_IRQH™dÀr
 ; 
DMA2
 
Såóm
 4

144 
DCD
 
ETH_IRQH™dÀr
 ; 
Ethî√t


145 
DCD
 
ETH_WKUP_IRQH™dÀr
 ; 
Ethî√t
 
Wakeup
 
through
 
EXTI
 
löe


146 
DCD
 
CAN2_TX_IRQH™dÀr
 ; 
CAN2
 
TX


147 
DCD
 
CAN2_RX0_IRQH™dÀr
 ; 
CAN2
 
RX0


148 
DCD
 
CAN2_RX1_IRQH™dÀr
 ; 
CAN2
 
RX1


149 
DCD
 
CAN2_SCE_IRQH™dÀr
 ; 
CAN2
 
SCE


150 
DCD
 
OTG_FS_IRQH™dÀr
 ; 
USB
 
OTG
 
FS


151 
DCD
 
DMA2_Såóm5_IRQH™dÀr
 ; 
DMA2
 
Såóm
 5

152 
DCD
 
DMA2_Såóm6_IRQH™dÀr
 ; 
DMA2
 
Såóm
 6

153 
DCD
 
DMA2_Såóm7_IRQH™dÀr
 ; 
DMA2
 
Såóm
 7

154 
DCD
 
USART6_IRQH™dÀr
 ; 
USART6


155 
DCD
 
I2C3_EV_IRQH™dÀr
 ; 
I2C3
 
evít


156 
DCD
 
I2C3_ER_IRQH™dÀr
 ; 
I2C3
 
îr‹


157 
DCD
 
OTG_HS_EP1_OUT_IRQH™dÀr
 ; 
USB
 
OTG
 
HS
 
End
 
Poöt
 1 
Out


158 
DCD
 
OTG_HS_EP1_IN_IRQH™dÀr
 ; 
USB
 
OTG
 
HS
 
End
 
Poöt
 1 
In


159 
DCD
 
OTG_HS_WKUP_IRQH™dÀr
 ; 
USB
 
OTG
 
HS
 
Wakeup
 
through
 
EXTI


160 
DCD
 
OTG_HS_IRQH™dÀr
 ; 
USB
 
OTG
 
HS


161 
DCD
 
DCMI_IRQH™dÀr
 ; 
DCMI


162 
DCD
 
CRYP_IRQH™dÀr
 ; 
CRYP
 
¸y±o


163 
DCD
 
HASH_RNG_IRQH™dÀr
 ; 
Hash
 
™d
 
Rng


167 ;; 
DeÁu…
 
öãºu±
 
h™dÀrs
.

169 
THUMB


170 
PUBWEAK
 
Re£t_H™dÀr


171 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(2)

172 
Re£t_H™dÀr


173 
LDR
 
R0
, =
Sy°emInô


174 
BLX
 
R0


175 
LDR
 
R0
, =
__ür_¥ogøm_°¨t


176 
BX
 
R0


178 
PUBWEAK
 
NMI_H™dÀr


179 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

180 
NMI_H™dÀr


181 
B
 
NMI_H™dÀr


183 
PUBWEAK
 
H¨dFau…_H™dÀr


184 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

185 
H¨dFau…_H™dÀr


186 
B
 
H¨dFau…_H™dÀr


188 
PUBWEAK
 
MemM™age_H™dÀr


189 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

190 
MemM™age_H™dÀr


191 
B
 
MemM™age_H™dÀr


193 
PUBWEAK
 
BusFau…_H™dÀr


194 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

195 
BusFau…_H™dÀr


196 
B
 
BusFau…_H™dÀr


198 
PUBWEAK
 
UßgeFau…_H™dÀr


199 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

200 
UßgeFau…_H™dÀr


201 
B
 
UßgeFau…_H™dÀr


203 
PUBWEAK
 
SVC_H™dÀr


204 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

205 
SVC_H™dÀr


206 
B
 
SVC_H™dÀr


208 
PUBWEAK
 
DebugM⁄_H™dÀr


209 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

210 
DebugM⁄_H™dÀr


211 
B
 
DebugM⁄_H™dÀr


213 
PUBWEAK
 
PídSV_H™dÀr


214 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

215 
PídSV_H™dÀr


216 
B
 
PídSV_H™dÀr


218 
PUBWEAK
 
SysTick_H™dÀr


219 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

220 
SysTick_H™dÀr


221 
B
 
SysTick_H™dÀr


223 
PUBWEAK
 
WWDG_IRQH™dÀr


224 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

225 
WWDG_IRQH™dÀr


226 
B
 
WWDG_IRQH™dÀr


228 
PUBWEAK
 
PVD_IRQH™dÀr


229 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

230 
PVD_IRQH™dÀr


231 
B
 
PVD_IRQH™dÀr


233 
PUBWEAK
 
TAMP_STAMP_IRQH™dÀr


234 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

235 
TAMP_STAMP_IRQH™dÀr


236 
B
 
TAMP_STAMP_IRQH™dÀr


238 
PUBWEAK
 
RTC_WKUP_IRQH™dÀr


239 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

240 
RTC_WKUP_IRQH™dÀr


241 
B
 
RTC_WKUP_IRQH™dÀr


243 
PUBWEAK
 
FLASH_IRQH™dÀr


244 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

245 
FLASH_IRQH™dÀr


246 
B
 
FLASH_IRQH™dÀr


248 
PUBWEAK
 
RCC_IRQH™dÀr


249 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

250 
RCC_IRQH™dÀr


251 
B
 
RCC_IRQH™dÀr


253 
PUBWEAK
 
EXTI0_IRQH™dÀr


254 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

255 
EXTI0_IRQH™dÀr


256 
B
 
EXTI0_IRQH™dÀr


258 
PUBWEAK
 
EXTI1_IRQH™dÀr


259 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

260 
EXTI1_IRQH™dÀr


261 
B
 
EXTI1_IRQH™dÀr


263 
PUBWEAK
 
EXTI2_IRQH™dÀr


264 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

265 
EXTI2_IRQH™dÀr


266 
B
 
EXTI2_IRQH™dÀr


268 
PUBWEAK
 
EXTI3_IRQH™dÀr


269 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

270 
EXTI3_IRQH™dÀr


271 
B
 
EXTI3_IRQH™dÀr


273 
PUBWEAK
 
EXTI4_IRQH™dÀr


274 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

275 
EXTI4_IRQH™dÀr


276 
B
 
EXTI4_IRQH™dÀr


278 
PUBWEAK
 
DMA1_Såóm0_IRQH™dÀr


279 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

280 
DMA1_Såóm0_IRQH™dÀr


281 
B
 
DMA1_Såóm0_IRQH™dÀr


283 
PUBWEAK
 
DMA1_Såóm1_IRQH™dÀr


284 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

285 
DMA1_Såóm1_IRQH™dÀr


286 
B
 
DMA1_Såóm1_IRQH™dÀr


288 
PUBWEAK
 
DMA1_Såóm2_IRQH™dÀr


289 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

290 
DMA1_Såóm2_IRQH™dÀr


291 
B
 
DMA1_Såóm2_IRQH™dÀr


293 
PUBWEAK
 
DMA1_Såóm3_IRQH™dÀr


294 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

295 
DMA1_Såóm3_IRQH™dÀr


296 
B
 
DMA1_Såóm3_IRQH™dÀr


298 
PUBWEAK
 
DMA1_Såóm4_IRQH™dÀr


299 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

300 
DMA1_Såóm4_IRQH™dÀr


301 
B
 
DMA1_Såóm4_IRQH™dÀr


303 
PUBWEAK
 
DMA1_Såóm5_IRQH™dÀr


304 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

305 
DMA1_Såóm5_IRQH™dÀr


306 
B
 
DMA1_Såóm5_IRQH™dÀr


308 
PUBWEAK
 
DMA1_Såóm6_IRQH™dÀr


309 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

310 
DMA1_Såóm6_IRQH™dÀr


311 
B
 
DMA1_Såóm6_IRQH™dÀr


313 
PUBWEAK
 
ADC_IRQH™dÀr


314 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

315 
ADC_IRQH™dÀr


316 
B
 
ADC_IRQH™dÀr


318 
PUBWEAK
 
CAN1_TX_IRQH™dÀr


319 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

320 
CAN1_TX_IRQH™dÀr


321 
B
 
CAN1_TX_IRQH™dÀr


323 
PUBWEAK
 
CAN1_RX0_IRQH™dÀr


324 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

325 
CAN1_RX0_IRQH™dÀr


326 
B
 
CAN1_RX0_IRQH™dÀr


328 
PUBWEAK
 
CAN1_RX1_IRQH™dÀr


329 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

330 
CAN1_RX1_IRQH™dÀr


331 
B
 
CAN1_RX1_IRQH™dÀr


333 
PUBWEAK
 
CAN1_SCE_IRQH™dÀr


334 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

335 
CAN1_SCE_IRQH™dÀr


336 
B
 
CAN1_SCE_IRQH™dÀr


338 
PUBWEAK
 
EXTI9_5_IRQH™dÀr


339 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

340 
EXTI9_5_IRQH™dÀr


341 
B
 
EXTI9_5_IRQH™dÀr


343 
PUBWEAK
 
TIM1_BRK_TIM9_IRQH™dÀr


344 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

345 
TIM1_BRK_TIM9_IRQH™dÀr


346 
B
 
TIM1_BRK_TIM9_IRQH™dÀr


348 
PUBWEAK
 
TIM1_UP_TIM10_IRQH™dÀr


349 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

350 
TIM1_UP_TIM10_IRQH™dÀr


351 
B
 
TIM1_UP_TIM10_IRQH™dÀr


353 
PUBWEAK
 
TIM1_TRG_COM_TIM11_IRQH™dÀr


354 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

355 
TIM1_TRG_COM_TIM11_IRQH™dÀr


356 
B
 
TIM1_TRG_COM_TIM11_IRQH™dÀr


358 
PUBWEAK
 
TIM1_CC_IRQH™dÀr


359 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

360 
TIM1_CC_IRQH™dÀr


361 
B
 
TIM1_CC_IRQH™dÀr


363 
PUBWEAK
 
TIM2_IRQH™dÀr


364 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

365 
TIM2_IRQH™dÀr


366 
B
 
TIM2_IRQH™dÀr


368 
PUBWEAK
 
TIM3_IRQH™dÀr


369 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

370 
TIM3_IRQH™dÀr


371 
B
 
TIM3_IRQH™dÀr


373 
PUBWEAK
 
TIM4_IRQH™dÀr


374 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

375 
TIM4_IRQH™dÀr


376 
B
 
TIM4_IRQH™dÀr


378 
PUBWEAK
 
I2C1_EV_IRQH™dÀr


379 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

380 
I2C1_EV_IRQH™dÀr


381 
B
 
I2C1_EV_IRQH™dÀr


383 
PUBWEAK
 
I2C1_ER_IRQH™dÀr


384 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

385 
I2C1_ER_IRQH™dÀr


386 
B
 
I2C1_ER_IRQH™dÀr


388 
PUBWEAK
 
I2C2_EV_IRQH™dÀr


389 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

390 
I2C2_EV_IRQH™dÀr


391 
B
 
I2C2_EV_IRQH™dÀr


393 
PUBWEAK
 
I2C2_ER_IRQH™dÀr


394 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

395 
I2C2_ER_IRQH™dÀr


396 
B
 
I2C2_ER_IRQH™dÀr


398 
PUBWEAK
 
SPI1_IRQH™dÀr


399 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

400 
SPI1_IRQH™dÀr


401 
B
 
SPI1_IRQH™dÀr


403 
PUBWEAK
 
SPI2_IRQH™dÀr


404 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

405 
SPI2_IRQH™dÀr


406 
B
 
SPI2_IRQH™dÀr


408 
PUBWEAK
 
USART1_IRQH™dÀr


409 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

410 
USART1_IRQH™dÀr


411 
B
 
USART1_IRQH™dÀr


413 
PUBWEAK
 
USART2_IRQH™dÀr


414 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

415 
USART2_IRQH™dÀr


416 
B
 
USART2_IRQH™dÀr


418 
PUBWEAK
 
USART3_IRQH™dÀr


419 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

420 
USART3_IRQH™dÀr


421 
B
 
USART3_IRQH™dÀr


423 
PUBWEAK
 
EXTI15_10_IRQH™dÀr


424 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

425 
EXTI15_10_IRQH™dÀr


426 
B
 
EXTI15_10_IRQH™dÀr


428 
PUBWEAK
 
RTC_Aœrm_IRQH™dÀr


429 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

430 
RTC_Aœrm_IRQH™dÀr


431 
B
 
RTC_Aœrm_IRQH™dÀr


433 
PUBWEAK
 
OTG_FS_WKUP_IRQH™dÀr


434 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

435 
OTG_FS_WKUP_IRQH™dÀr


436 
B
 
OTG_FS_WKUP_IRQH™dÀr


438 
PUBWEAK
 
TIM8_BRK_TIM12_IRQH™dÀr


439 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

440 
TIM8_BRK_TIM12_IRQH™dÀr


441 
B
 
TIM8_BRK_TIM12_IRQH™dÀr


443 
PUBWEAK
 
TIM8_UP_TIM13_IRQH™dÀr


444 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

445 
TIM8_UP_TIM13_IRQH™dÀr


446 
B
 
TIM8_UP_TIM13_IRQH™dÀr


448 
PUBWEAK
 
TIM8_TRG_COM_TIM14_IRQH™dÀr


449 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

450 
TIM8_TRG_COM_TIM14_IRQH™dÀr


451 
B
 
TIM8_TRG_COM_TIM14_IRQH™dÀr


453 
PUBWEAK
 
TIM8_CC_IRQH™dÀr


454 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

455 
TIM8_CC_IRQH™dÀr


456 
B
 
TIM8_CC_IRQH™dÀr


458 
PUBWEAK
 
DMA1_Såóm7_IRQH™dÀr


459 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

460 
DMA1_Såóm7_IRQH™dÀr


461 
B
 
DMA1_Såóm7_IRQH™dÀr


463 
PUBWEAK
 
FSMC_IRQH™dÀr


464 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

465 
FSMC_IRQH™dÀr


466 
B
 
FSMC_IRQH™dÀr


468 
PUBWEAK
 
SDIO_IRQH™dÀr


469 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

470 
SDIO_IRQH™dÀr


471 
B
 
SDIO_IRQH™dÀr


473 
PUBWEAK
 
TIM5_IRQH™dÀr


474 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

475 
TIM5_IRQH™dÀr


476 
B
 
TIM5_IRQH™dÀr


478 
PUBWEAK
 
SPI3_IRQH™dÀr


479 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

480 
SPI3_IRQH™dÀr


481 
B
 
SPI3_IRQH™dÀr


483 
PUBWEAK
 
UART4_IRQH™dÀr


484 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

485 
UART4_IRQH™dÀr


486 
B
 
UART4_IRQH™dÀr


488 
PUBWEAK
 
UART5_IRQH™dÀr


489 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

490 
UART5_IRQH™dÀr


491 
B
 
UART5_IRQH™dÀr


493 
PUBWEAK
 
TIM6_DAC_IRQH™dÀr


494 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

495 
TIM6_DAC_IRQH™dÀr


496 
B
 
TIM6_DAC_IRQH™dÀr


498 
PUBWEAK
 
TIM7_IRQH™dÀr


499 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

500 
TIM7_IRQH™dÀr


501 
B
 
TIM7_IRQH™dÀr


503 
PUBWEAK
 
DMA2_Såóm0_IRQH™dÀr


504 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

505 
DMA2_Såóm0_IRQH™dÀr


506 
B
 
DMA2_Såóm0_IRQH™dÀr


508 
PUBWEAK
 
DMA2_Såóm1_IRQH™dÀr


509 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

510 
DMA2_Såóm1_IRQH™dÀr


511 
B
 
DMA2_Såóm1_IRQH™dÀr


513 
PUBWEAK
 
DMA2_Såóm2_IRQH™dÀr


514 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

515 
DMA2_Såóm2_IRQH™dÀr


516 
B
 
DMA2_Såóm2_IRQH™dÀr


518 
PUBWEAK
 
DMA2_Såóm3_IRQH™dÀr


519 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

520 
DMA2_Såóm3_IRQH™dÀr


521 
B
 
DMA2_Såóm3_IRQH™dÀr


523 
PUBWEAK
 
DMA2_Såóm4_IRQH™dÀr


524 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

525 
DMA2_Såóm4_IRQH™dÀr


526 
B
 
DMA2_Såóm4_IRQH™dÀr


528 
PUBWEAK
 
ETH_IRQH™dÀr


529 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

530 
ETH_IRQH™dÀr


531 
B
 
ETH_IRQH™dÀr


533 
PUBWEAK
 
ETH_WKUP_IRQH™dÀr


534 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

535 
ETH_WKUP_IRQH™dÀr


536 
B
 
ETH_WKUP_IRQH™dÀr


538 
PUBWEAK
 
CAN2_TX_IRQH™dÀr


539 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

540 
CAN2_TX_IRQH™dÀr


541 
B
 
CAN2_TX_IRQH™dÀr


543 
PUBWEAK
 
CAN2_RX0_IRQH™dÀr


544 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

545 
CAN2_RX0_IRQH™dÀr


546 
B
 
CAN2_RX0_IRQH™dÀr


548 
PUBWEAK
 
CAN2_RX1_IRQH™dÀr


549 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

550 
CAN2_RX1_IRQH™dÀr


551 
B
 
CAN2_RX1_IRQH™dÀr


553 
PUBWEAK
 
CAN2_SCE_IRQH™dÀr


554 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

555 
CAN2_SCE_IRQH™dÀr


556 
B
 
CAN2_SCE_IRQH™dÀr


558 
PUBWEAK
 
OTG_FS_IRQH™dÀr


559 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

560 
OTG_FS_IRQH™dÀr


561 
B
 
OTG_FS_IRQH™dÀr


563 
PUBWEAK
 
DMA2_Såóm5_IRQH™dÀr


564 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

565 
DMA2_Såóm5_IRQH™dÀr


566 
B
 
DMA2_Såóm5_IRQH™dÀr


568 
PUBWEAK
 
DMA2_Såóm6_IRQH™dÀr


569 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

570 
DMA2_Såóm6_IRQH™dÀr


571 
B
 
DMA2_Såóm6_IRQH™dÀr


573 
PUBWEAK
 
DMA2_Såóm7_IRQH™dÀr


574 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

575 
DMA2_Såóm7_IRQH™dÀr


576 
B
 
DMA2_Såóm7_IRQH™dÀr


578 
PUBWEAK
 
USART6_IRQH™dÀr


579 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

580 
USART6_IRQH™dÀr


581 
B
 
USART6_IRQH™dÀr


583 
PUBWEAK
 
I2C3_EV_IRQH™dÀr


584 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

585 
I2C3_EV_IRQH™dÀr


586 
B
 
I2C3_EV_IRQH™dÀr


588 
PUBWEAK
 
I2C3_ER_IRQH™dÀr


589 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

590 
I2C3_ER_IRQH™dÀr


591 
B
 
I2C3_ER_IRQH™dÀr


593 
PUBWEAK
 
OTG_HS_EP1_OUT_IRQH™dÀr


594 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

595 
OTG_HS_EP1_OUT_IRQH™dÀr


596 
B
 
OTG_HS_EP1_OUT_IRQH™dÀr


598 
PUBWEAK
 
OTG_HS_EP1_IN_IRQH™dÀr


599 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

600 
OTG_HS_EP1_IN_IRQH™dÀr


601 
B
 
OTG_HS_EP1_IN_IRQH™dÀr


603 
PUBWEAK
 
OTG_HS_WKUP_IRQH™dÀr


604 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

605 
OTG_HS_WKUP_IRQH™dÀr


606 
B
 
OTG_HS_WKUP_IRQH™dÀr


608 
PUBWEAK
 
OTG_HS_IRQH™dÀr


609 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

610 
OTG_HS_IRQH™dÀr


611 
B
 
OTG_HS_IRQH™dÀr


613 
PUBWEAK
 
DCMI_IRQH™dÀr


614 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

615 
DCMI_IRQH™dÀr


616 
B
 
DCMI_IRQH™dÀr


618 
PUBWEAK
 
CRYP_IRQH™dÀr


619 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

620 
CRYP_IRQH™dÀr


621 
B
 
CRYP_IRQH™dÀr


623 
PUBWEAK
 
HASH_RNG_IRQH™dÀr


624 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

625 
HASH_RNG_IRQH™dÀr


626 
B
 
HASH_RNG_IRQH™dÀr


628 
END


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Source\Templates\system_stm32f2xx.c

121 
	~"°m32f2xx.h
"

146 
	#VECT_TAB_OFFSET
 0x00

	)

151 
	#PLL_M
 25

	)

152 
	#PLL_N
 240

	)

155 
	#PLL_P
 2

	)

158 
	#PLL_Q
 5

	)

176 
uöt32_t
 
	gSy°emC‹eClock
 = 120000000;

178 
__I
 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

188 
SëSysClock
();

189 #ifde‡
DATA_IN_ExtSRAM


190 
Sy°emInô_ExtMemCé
();

208 
	$Sy°emInô
()

212 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

215 
RCC
->
CFGR
 = 0x00000000;

218 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

221 
RCC
->
PLLCFGR
 = 0x24003010;

224 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

227 
RCC
->
CIR
 = 0x00000000;

229 #ifde‡
DATA_IN_ExtSRAM


230 
	`Sy°emInô_ExtMemCé
();

235 
	`SëSysClock
();

238 #ifde‡
VECT_TAB_SRAM


239 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

241 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

243 
	}
}

281 
	$Sy°emC‹eClockUpd©e
()

283 
uöt32_t
 
tmp
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

286 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

288 
tmp
)

291 
Sy°emC‹eClock
 = 
HSI_VALUE
;

294 
Sy°emC‹eClock
 = 
HSE_VALUE
;

301 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

302 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

304 i‡(
∂lsour˚
 != 0)

307 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

312 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

315 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

316 
Sy°emC‹eClock
 = 
∂lvco
/
∂Õ
;

319 
Sy°emC‹eClock
 = 
HSI_VALUE
;

324 
tmp
 = 
AHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

326 
Sy°emC‹eClock
 >>
tmp
;

327 
	}
}

337 
	$SëSysClock
()

342 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

345 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

350 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

351 
SèπUpCou¡î
++;

352 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

354 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

356 
HSESètus
 = (
uöt32_t
)0x01;

360 
HSESètus
 = (
uöt32_t
)0x00;

363 i‡(
HSESètus
 =(
uöt32_t
)0x01)

366 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

369 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

372 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

375 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1) -1) << 16) |

376 (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24);

379 
RCC
->
CR
 |
RCC_CR_PLLON
;

382 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

387 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 | 
FLASH_ACR_DCEN
 | 
FLASH_ACR_LATENCY_3WS
;

390 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

391 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

394 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

403 
	}
}

411 #ifde‡
DATA_IN_ExtSRAM


420 
	$Sy°emInô_ExtMemCé
()

441 
RCC
->
AHB1ENR
 = 0x00000078;

444 
GPIOD
->
AFR
[0] = 0x00cc00cc;

445 
GPIOD
->
AFR
[1] = 0xcc0ccccc;

447 
GPIOD
->
MODER
 = 0xa2aa0a0a;

449 
GPIOD
->
OSPEEDR
 = 0xf3ff0f0f;

451 
GPIOD
->
OTYPER
 = 0x00000000;

453 
GPIOD
->
PUPDR
 = 0x00000000;

456 
GPIOE
->
AFR
[0] = 0xc00000cc;

457 
GPIOE
->
AFR
[1] = 0xcccccccc;

459 
GPIOE
->
MODER
 = 0xaaaa800a;

461 
GPIOE
->
OSPEEDR
 = 0xffffc00f;

463 
GPIOE
->
OTYPER
 = 0x00000000;

465 
GPIOE
->
PUPDR
 = 0x00000000;

468 
GPIOF
->
AFR
[0] = 0x00cccccc;

469 
GPIOF
->
AFR
[1] = 0xcccc0000;

471 
GPIOF
->
MODER
 = 0xaa000aaa;

473 
GPIOF
->
OSPEEDR
 = 0xff000fff;

475 
GPIOF
->
OTYPER
 = 0x00000000;

477 
GPIOF
->
PUPDR
 = 0x00000000;

480 
GPIOG
->
AFR
[0] = 0x00cccccc;

481 
GPIOG
->
AFR
[1] = 0x000000c0;

483 
GPIOG
->
MODER
 = 0x00080aaa;

485 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

487 
GPIOG
->
OTYPER
 = 0x00000000;

489 
GPIOG
->
PUPDR
 = 0x00000000;

493 
RCC
->
AHB3ENR
 = 0x00000001;

496 
FSMC_B™k1
->
BTCR
[2] = 0x00001015;

497 
FSMC_B™k1
->
BTCR
[3] = 0x00010400;

498 
FSMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

527 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Include\stm32f4xx.h

53 #i‚de‡
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde‡
__˝lu•lus


68 #i‡!
deföed
 (
STM32F4XX
)

69 
	#STM32F4XX


	)

76 #i‡!
deföed
 (
STM32F4XX
)

80 #i‡!
deföed
 (
USE_STDPERIPH_DRIVER
)

97 #i‡!
deföed
 (
HSE_VALUE
)

98 
	#HSE_VALUE
 ((
uöt32_t
)25000000Ë

	)

105 #i‡!
deföed
 (
HSE_STARTUP_TIMEOUT
)

106 
	#HSE_STARTUP_TIMEOUT
 ((
uöt16_t
)0x0500Ë

	)

109 #i‡!
deföed
 (
HSI_VALUE
)

110 
	#HSI_VALUE
 ((
uöt32_t
)16000000Ë

	)

116 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01Ë

	)

117 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x00Ë

	)

118 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x02Ë

	)

119 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00Ë

	)

120 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

121 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

122 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

123 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

	)

136 
	#__CM4_REV
 0x0001

	)

137 
	#__MPU_PRESENT
 1

	)

138 
	#__NVIC_PRIO_BITS
 4

	)

139 
	#__Víd‹_SysTickC⁄fig
 0

	)

140 
	#__FPU_PRESENT
 1

	)

146 
	eIRQn


149 
N⁄MaskabÀI¡_IRQn
 = -14,

150 
Mem‹yM™agemít_IRQn
 = -12,

151 
BusFau…_IRQn
 = -11,

152 
UßgeFau…_IRQn
 = -10,

153 
SVCÆl_IRQn
 = -5,

154 
DebugM⁄ô‹_IRQn
 = -4,

155 
PídSV_IRQn
 = -2,

156 
SysTick_IRQn
 = -1,

158 
WWDG_IRQn
 = 0,

159 
PVD_IRQn
 = 1,

160 
TAMP_STAMP_IRQn
 = 2,

161 
RTC_WKUP_IRQn
 = 3,

162 
FLASH_IRQn
 = 4,

163 
RCC_IRQn
 = 5,

164 
EXTI0_IRQn
 = 6,

165 
EXTI1_IRQn
 = 7,

166 
EXTI2_IRQn
 = 8,

167 
EXTI3_IRQn
 = 9,

168 
EXTI4_IRQn
 = 10,

169 
DMA1_Såóm0_IRQn
 = 11,

170 
DMA1_Såóm1_IRQn
 = 12,

171 
DMA1_Såóm2_IRQn
 = 13,

172 
DMA1_Såóm3_IRQn
 = 14,

173 
DMA1_Såóm4_IRQn
 = 15,

174 
DMA1_Såóm5_IRQn
 = 16,

175 
DMA1_Såóm6_IRQn
 = 17,

176 
ADC_IRQn
 = 18,

177 
CAN1_TX_IRQn
 = 19,

178 
CAN1_RX0_IRQn
 = 20,

179 
CAN1_RX1_IRQn
 = 21,

180 
CAN1_SCE_IRQn
 = 22,

181 
EXTI9_5_IRQn
 = 23,

182 
TIM1_BRK_TIM9_IRQn
 = 24,

183 
TIM1_UP_TIM10_IRQn
 = 25,

184 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

185 
TIM1_CC_IRQn
 = 27,

186 
TIM2_IRQn
 = 28,

187 
TIM3_IRQn
 = 29,

188 
TIM4_IRQn
 = 30,

189 
I2C1_EV_IRQn
 = 31,

190 
I2C1_ER_IRQn
 = 32,

191 
I2C2_EV_IRQn
 = 33,

192 
I2C2_ER_IRQn
 = 34,

193 
SPI1_IRQn
 = 35,

194 
SPI2_IRQn
 = 36,

195 
USART1_IRQn
 = 37,

196 
USART2_IRQn
 = 38,

197 
USART3_IRQn
 = 39,

198 
EXTI15_10_IRQn
 = 40,

199 
RTC_Aœrm_IRQn
 = 41,

200 
OTG_FS_WKUP_IRQn
 = 42,

201 
TIM8_BRK_TIM12_IRQn
 = 43,

202 
TIM8_UP_TIM13_IRQn
 = 44,

203 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

204 
TIM8_CC_IRQn
 = 46,

205 
DMA1_Såóm7_IRQn
 = 47,

206 
FSMC_IRQn
 = 48,

207 
SDIO_IRQn
 = 49,

208 
TIM5_IRQn
 = 50,

209 
SPI3_IRQn
 = 51,

210 
UART4_IRQn
 = 52,

211 
UART5_IRQn
 = 53,

212 
TIM6_DAC_IRQn
 = 54,

213 
TIM7_IRQn
 = 55,

214 
DMA2_Såóm0_IRQn
 = 56,

215 
DMA2_Såóm1_IRQn
 = 57,

216 
DMA2_Såóm2_IRQn
 = 58,

217 
DMA2_Såóm3_IRQn
 = 59,

218 
DMA2_Såóm4_IRQn
 = 60,

219 
ETH_IRQn
 = 61,

220 
ETH_WKUP_IRQn
 = 62,

221 
CAN2_TX_IRQn
 = 63,

222 
CAN2_RX0_IRQn
 = 64,

223 
CAN2_RX1_IRQn
 = 65,

224 
CAN2_SCE_IRQn
 = 66,

225 
OTG_FS_IRQn
 = 67,

226 
DMA2_Såóm5_IRQn
 = 68,

227 
DMA2_Såóm6_IRQn
 = 69,

228 
DMA2_Såóm7_IRQn
 = 70,

229 
USART6_IRQn
 = 71,

230 
I2C3_EV_IRQn
 = 72,

231 
I2C3_ER_IRQn
 = 73,

232 
OTG_HS_EP1_OUT_IRQn
 = 74,

233 
OTG_HS_EP1_IN_IRQn
 = 75,

234 
OTG_HS_WKUP_IRQn
 = 76,

235 
OTG_HS_IRQn
 = 77,

236 
DCMI_IRQn
 = 78,

237 
CRYP_IRQn
 = 79,

238 
HASH_RNG_IRQn
 = 80,

239 
FPU_IRQn
 = 81

240 } 
	tIRQn_Ty≥
;

246 
	~"c‹e_cm4.h
"

247 
	~"sy°em_°m32f4xx.h
"

248 
	~<°döt.h
>

254 
öt32_t
 
	ts32
;

255 
öt16_t
 
	ts16
;

256 
öt8_t
 
	ts8
;

258 c⁄° 
	töt32_t
 
	tsc32
;

259 c⁄° 
	töt16_t
 
	tsc16
;

260 c⁄° 
	töt8_t
 
	tsc8
;

262 
__IO
 
	töt32_t
 
	tvs32
;

263 
__IO
 
	töt16_t
 
	tvs16
;

264 
__IO
 
	töt8_t
 
	tvs8
;

266 
__I
 
	töt32_t
 
	tvsc32
;

267 
__I
 
	töt16_t
 
	tvsc16
;

268 
__I
 
	töt8_t
 
	tvsc8
;

270 
uöt32_t
 
	tu32
;

271 
uöt16_t
 
	tu16
;

272 
uöt8_t
 
	tu8
;

274 c⁄° 
	tuöt32_t
 
	tuc32
;

275 c⁄° 
	tuöt16_t
 
	tuc16
;

276 c⁄° 
	tuöt8_t
 
	tuc8
;

278 
__IO
 
	tuöt32_t
 
	tvu32
;

279 
__IO
 
	tuöt16_t
 
	tvu16
;

280 
__IO
 
	tuöt8_t
 
	tvu8
;

282 
__I
 
	tuöt32_t
 
	tvuc32
;

283 
__I
 
	tuöt16_t
 
	tvuc16
;

284 
__I
 
	tuöt8_t
 
	tvuc8
;

286 íum {
RESET
 = 0, 
SET
 = !RESET} 
	tFœgSètus
, 
	tITSètus
;

288 íum {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFun˘i⁄ÆSèã
;

289 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

291 íum {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEº‹Sètus
;

307 
__IO
 
uöt32_t
 
SR
;

308 
__IO
 
uöt32_t
 
CR1
;

309 
__IO
 
uöt32_t
 
CR2
;

310 
__IO
 
uöt32_t
 
SMPR1
;

311 
__IO
 
uöt32_t
 
SMPR2
;

312 
__IO
 
uöt32_t
 
JOFR1
;

313 
__IO
 
uöt32_t
 
JOFR2
;

314 
__IO
 
uöt32_t
 
JOFR3
;

315 
__IO
 
uöt32_t
 
JOFR4
;

316 
__IO
 
uöt32_t
 
HTR
;

317 
__IO
 
uöt32_t
 
LTR
;

318 
__IO
 
uöt32_t
 
SQR1
;

319 
__IO
 
uöt32_t
 
SQR2
;

320 
__IO
 
uöt32_t
 
SQR3
;

321 
__IO
 
uöt32_t
 
JSQR
;

322 
__IO
 
uöt32_t
 
JDR1
;

323 
__IO
 
uöt32_t
 
JDR2
;

324 
__IO
 
uöt32_t
 
JDR3
;

325 
__IO
 
uöt32_t
 
JDR4
;

326 
__IO
 
uöt32_t
 
DR
;

327 } 
	tADC_Ty≥Def
;

331 
__IO
 
uöt32_t
 
CSR
;

332 
__IO
 
uöt32_t
 
CCR
;

333 
__IO
 
uöt32_t
 
CDR
;

335 } 
	tADC_Comm⁄_Ty≥Def
;

344 
__IO
 
uöt32_t
 
TIR
;

345 
__IO
 
uöt32_t
 
TDTR
;

346 
__IO
 
uöt32_t
 
TDLR
;

347 
__IO
 
uöt32_t
 
TDHR
;

348 } 
	tCAN_TxMaûBox_Ty≥Def
;

356 
__IO
 
uöt32_t
 
RIR
;

357 
__IO
 
uöt32_t
 
RDTR
;

358 
__IO
 
uöt32_t
 
RDLR
;

359 
__IO
 
uöt32_t
 
RDHR
;

360 } 
	tCAN_FIFOMaûBox_Ty≥Def
;

368 
__IO
 
uöt32_t
 
FR1
;

369 
__IO
 
uöt32_t
 
FR2
;

370 } 
	tCAN_FûãrRegi°î_Ty≥Def
;

378 
__IO
 
uöt32_t
 
MCR
;

379 
__IO
 
uöt32_t
 
MSR
;

380 
__IO
 
uöt32_t
 
TSR
;

381 
__IO
 
uöt32_t
 
RF0R
;

382 
__IO
 
uöt32_t
 
RF1R
;

383 
__IO
 
uöt32_t
 
IER
;

384 
__IO
 
uöt32_t
 
ESR
;

385 
__IO
 
uöt32_t
 
BTR
;

386 
uöt32_t
 
RESERVED0
[88];

387 
CAN_TxMaûBox_Ty≥Def
 
sTxMaûBox
[3];

388 
CAN_FIFOMaûBox_Ty≥Def
 
sFIFOMaûBox
[2];

389 
uöt32_t
 
RESERVED1
[12];

390 
__IO
 
uöt32_t
 
FMR
;

391 
__IO
 
uöt32_t
 
FM1R
;

392 
uöt32_t
 
RESERVED2
;

393 
__IO
 
uöt32_t
 
FS1R
;

394 
uöt32_t
 
RESERVED3
;

395 
__IO
 
uöt32_t
 
FFA1R
;

396 
uöt32_t
 
RESERVED4
;

397 
__IO
 
uöt32_t
 
FA1R
;

398 
uöt32_t
 
RESERVED5
[8];

399 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[28];

400 } 
	tCAN_Ty≥Def
;

408 
__IO
 
uöt32_t
 
DR
;

409 
__IO
 
uöt8_t
 
IDR
;

410 
uöt8_t
 
RESERVED0
;

411 
uöt16_t
 
RESERVED1
;

412 
__IO
 
uöt32_t
 
CR
;

413 } 
	tCRC_Ty≥Def
;

421 
__IO
 
uöt32_t
 
CR
;

422 
__IO
 
uöt32_t
 
SWTRIGR
;

423 
__IO
 
uöt32_t
 
DHR12R1
;

424 
__IO
 
uöt32_t
 
DHR12L1
;

425 
__IO
 
uöt32_t
 
DHR8R1
;

426 
__IO
 
uöt32_t
 
DHR12R2
;

427 
__IO
 
uöt32_t
 
DHR12L2
;

428 
__IO
 
uöt32_t
 
DHR8R2
;

429 
__IO
 
uöt32_t
 
DHR12RD
;

430 
__IO
 
uöt32_t
 
DHR12LD
;

431 
__IO
 
uöt32_t
 
DHR8RD
;

432 
__IO
 
uöt32_t
 
DOR1
;

433 
__IO
 
uöt32_t
 
DOR2
;

434 
__IO
 
uöt32_t
 
SR
;

435 } 
	tDAC_Ty≥Def
;

443 
__IO
 
uöt32_t
 
IDCODE
;

444 
__IO
 
uöt32_t
 
CR
;

445 
__IO
 
uöt32_t
 
APB1FZ
;

446 
__IO
 
uöt32_t
 
APB2FZ
;

447 }
	tDBGMCU_Ty≥Def
;

455 
__IO
 
uöt32_t
 
CR
;

456 
__IO
 
uöt32_t
 
SR
;

457 
__IO
 
uöt32_t
 
RISR
;

458 
__IO
 
uöt32_t
 
IER
;

459 
__IO
 
uöt32_t
 
MISR
;

460 
__IO
 
uöt32_t
 
ICR
;

461 
__IO
 
uöt32_t
 
ESCR
;

462 
__IO
 
uöt32_t
 
ESUR
;

463 
__IO
 
uöt32_t
 
CWSTRTR
;

464 
__IO
 
uöt32_t
 
CWSIZER
;

465 
__IO
 
uöt32_t
 
DR
;

466 } 
	tDCMI_Ty≥Def
;

474 
__IO
 
uöt32_t
 
CR
;

475 
__IO
 
uöt32_t
 
NDTR
;

476 
__IO
 
uöt32_t
 
PAR
;

477 
__IO
 
uöt32_t
 
M0AR
;

478 
__IO
 
uöt32_t
 
M1AR
;

479 
__IO
 
uöt32_t
 
FCR
;

480 } 
	tDMA_Såóm_Ty≥Def
;

484 
__IO
 
uöt32_t
 
LISR
;

485 
__IO
 
uöt32_t
 
HISR
;

486 
__IO
 
uöt32_t
 
LIFCR
;

487 
__IO
 
uöt32_t
 
HIFCR
;

488 } 
	tDMA_Ty≥Def
;

496 
__IO
 
uöt32_t
 
MACCR
;

497 
__IO
 
uöt32_t
 
MACFFR
;

498 
__IO
 
uöt32_t
 
MACHTHR
;

499 
__IO
 
uöt32_t
 
MACHTLR
;

500 
__IO
 
uöt32_t
 
MACMIIAR
;

501 
__IO
 
uöt32_t
 
MACMIIDR
;

502 
__IO
 
uöt32_t
 
MACFCR
;

503 
__IO
 
uöt32_t
 
MACVLANTR
;

504 
uöt32_t
 
RESERVED0
[2];

505 
__IO
 
uöt32_t
 
MACRWUFFR
;

506 
__IO
 
uöt32_t
 
MACPMTCSR
;

507 
uöt32_t
 
RESERVED1
[2];

508 
__IO
 
uöt32_t
 
MACSR
;

509 
__IO
 
uöt32_t
 
MACIMR
;

510 
__IO
 
uöt32_t
 
MACA0HR
;

511 
__IO
 
uöt32_t
 
MACA0LR
;

512 
__IO
 
uöt32_t
 
MACA1HR
;

513 
__IO
 
uöt32_t
 
MACA1LR
;

514 
__IO
 
uöt32_t
 
MACA2HR
;

515 
__IO
 
uöt32_t
 
MACA2LR
;

516 
__IO
 
uöt32_t
 
MACA3HR
;

517 
__IO
 
uöt32_t
 
MACA3LR
;

518 
uöt32_t
 
RESERVED2
[40];

519 
__IO
 
uöt32_t
 
MMCCR
;

520 
__IO
 
uöt32_t
 
MMCRIR
;

521 
__IO
 
uöt32_t
 
MMCTIR
;

522 
__IO
 
uöt32_t
 
MMCRIMR
;

523 
__IO
 
uöt32_t
 
MMCTIMR
;

524 
uöt32_t
 
RESERVED3
[14];

525 
__IO
 
uöt32_t
 
MMCTGFSCCR
;

526 
__IO
 
uöt32_t
 
MMCTGFMSCCR
;

527 
uöt32_t
 
RESERVED4
[5];

528 
__IO
 
uöt32_t
 
MMCTGFCR
;

529 
uöt32_t
 
RESERVED5
[10];

530 
__IO
 
uöt32_t
 
MMCRFCECR
;

531 
__IO
 
uöt32_t
 
MMCRFAECR
;

532 
uöt32_t
 
RESERVED6
[10];

533 
__IO
 
uöt32_t
 
MMCRGUFCR
;

534 
uöt32_t
 
RESERVED7
[334];

535 
__IO
 
uöt32_t
 
PTPTSCR
;

536 
__IO
 
uöt32_t
 
PTPSSIR
;

537 
__IO
 
uöt32_t
 
PTPTSHR
;

538 
__IO
 
uöt32_t
 
PTPTSLR
;

539 
__IO
 
uöt32_t
 
PTPTSHUR
;

540 
__IO
 
uöt32_t
 
PTPTSLUR
;

541 
__IO
 
uöt32_t
 
PTPTSAR
;

542 
__IO
 
uöt32_t
 
PTPTTHR
;

543 
__IO
 
uöt32_t
 
PTPTTLR
;

544 
__IO
 
uöt32_t
 
RESERVED8
;

545 
__IO
 
uöt32_t
 
PTPTSSR
;

546 
uöt32_t
 
RESERVED9
[565];

547 
__IO
 
uöt32_t
 
DMABMR
;

548 
__IO
 
uöt32_t
 
DMATPDR
;

549 
__IO
 
uöt32_t
 
DMARPDR
;

550 
__IO
 
uöt32_t
 
DMARDLAR
;

551 
__IO
 
uöt32_t
 
DMATDLAR
;

552 
__IO
 
uöt32_t
 
DMASR
;

553 
__IO
 
uöt32_t
 
DMAOMR
;

554 
__IO
 
uöt32_t
 
DMAIER
;

555 
__IO
 
uöt32_t
 
DMAMFBOCR
;

556 
__IO
 
uöt32_t
 
DMARSWTR
;

557 
uöt32_t
 
RESERVED10
[8];

558 
__IO
 
uöt32_t
 
DMACHTDR
;

559 
__IO
 
uöt32_t
 
DMACHRDR
;

560 
__IO
 
uöt32_t
 
DMACHTBAR
;

561 
__IO
 
uöt32_t
 
DMACHRBAR
;

562 } 
	tETH_Ty≥Def
;

570 
__IO
 
uöt32_t
 
IMR
;

571 
__IO
 
uöt32_t
 
EMR
;

572 
__IO
 
uöt32_t
 
RTSR
;

573 
__IO
 
uöt32_t
 
FTSR
;

574 
__IO
 
uöt32_t
 
SWIER
;

575 
__IO
 
uöt32_t
 
PR
;

576 } 
	tEXTI_Ty≥Def
;

584 
__IO
 
uöt32_t
 
ACR
;

585 
__IO
 
uöt32_t
 
KEYR
;

586 
__IO
 
uöt32_t
 
OPTKEYR
;

587 
__IO
 
uöt32_t
 
SR
;

588 
__IO
 
uöt32_t
 
CR
;

589 
__IO
 
uöt32_t
 
OPTCR
;

590 } 
	tFLASH_Ty≥Def
;

598 
__IO
 
uöt32_t
 
BTCR
[8];

599 } 
	tFSMC_B™k1_Ty≥Def
;

607 
__IO
 
uöt32_t
 
BWTR
[7];

608 } 
	tFSMC_B™k1E_Ty≥Def
;

616 
__IO
 
uöt32_t
 
PCR2
;

617 
__IO
 
uöt32_t
 
SR2
;

618 
__IO
 
uöt32_t
 
PMEM2
;

619 
__IO
 
uöt32_t
 
PATT2
;

620 
uöt32_t
 
RESERVED0
;

621 
__IO
 
uöt32_t
 
ECCR2
;

622 } 
	tFSMC_B™k2_Ty≥Def
;

630 
__IO
 
uöt32_t
 
PCR3
;

631 
__IO
 
uöt32_t
 
SR3
;

632 
__IO
 
uöt32_t
 
PMEM3
;

633 
__IO
 
uöt32_t
 
PATT3
;

634 
uöt32_t
 
RESERVED0
;

635 
__IO
 
uöt32_t
 
ECCR3
;

636 } 
	tFSMC_B™k3_Ty≥Def
;

644 
__IO
 
uöt32_t
 
PCR4
;

645 
__IO
 
uöt32_t
 
SR4
;

646 
__IO
 
uöt32_t
 
PMEM4
;

647 
__IO
 
uöt32_t
 
PATT4
;

648 
__IO
 
uöt32_t
 
PIO4
;

649 } 
	tFSMC_B™k4_Ty≥Def
;

657 
__IO
 
uöt32_t
 
MODER
;

658 
__IO
 
uöt32_t
 
OTYPER
;

659 
__IO
 
uöt32_t
 
OSPEEDR
;

660 
__IO
 
uöt32_t
 
PUPDR
;

661 
__IO
 
uöt32_t
 
IDR
;

662 
__IO
 
uöt32_t
 
ODR
;

663 
__IO
 
uöt16_t
 
BSRRL
;

664 
__IO
 
uöt16_t
 
BSRRH
;

665 
__IO
 
uöt32_t
 
LCKR
;

666 
__IO
 
uöt32_t
 
AFR
[2];

667 } 
	tGPIO_Ty≥Def
;

675 
__IO
 
uöt32_t
 
MEMRMP
;

676 
__IO
 
uöt32_t
 
PMC
;

677 
__IO
 
uöt32_t
 
EXTICR
[4];

678 
uöt32_t
 
RESERVED
[2];

679 
__IO
 
uöt32_t
 
CMPCR
;

680 } 
	tSYSCFG_Ty≥Def
;

688 
__IO
 
uöt16_t
 
CR1
;

689 
uöt16_t
 
RESERVED0
;

690 
__IO
 
uöt16_t
 
CR2
;

691 
uöt16_t
 
RESERVED1
;

692 
__IO
 
uöt16_t
 
OAR1
;

693 
uöt16_t
 
RESERVED2
;

694 
__IO
 
uöt16_t
 
OAR2
;

695 
uöt16_t
 
RESERVED3
;

696 
__IO
 
uöt16_t
 
DR
;

697 
uöt16_t
 
RESERVED4
;

698 
__IO
 
uöt16_t
 
SR1
;

699 
uöt16_t
 
RESERVED5
;

700 
__IO
 
uöt16_t
 
SR2
;

701 
uöt16_t
 
RESERVED6
;

702 
__IO
 
uöt16_t
 
CCR
;

703 
uöt16_t
 
RESERVED7
;

704 
__IO
 
uöt16_t
 
TRISE
;

705 
uöt16_t
 
RESERVED8
;

706 } 
	tI2C_Ty≥Def
;

714 
__IO
 
uöt32_t
 
KR
;

715 
__IO
 
uöt32_t
 
PR
;

716 
__IO
 
uöt32_t
 
RLR
;

717 
__IO
 
uöt32_t
 
SR
;

718 } 
	tIWDG_Ty≥Def
;

726 
__IO
 
uöt32_t
 
CR
;

727 
__IO
 
uöt32_t
 
CSR
;

728 } 
	tPWR_Ty≥Def
;

736 
__IO
 
uöt32_t
 
CR
;

737 
__IO
 
uöt32_t
 
PLLCFGR
;

738 
__IO
 
uöt32_t
 
CFGR
;

739 
__IO
 
uöt32_t
 
CIR
;

740 
__IO
 
uöt32_t
 
AHB1RSTR
;

741 
__IO
 
uöt32_t
 
AHB2RSTR
;

742 
__IO
 
uöt32_t
 
AHB3RSTR
;

743 
uöt32_t
 
RESERVED0
;

744 
__IO
 
uöt32_t
 
APB1RSTR
;

745 
__IO
 
uöt32_t
 
APB2RSTR
;

746 
uöt32_t
 
RESERVED1
[2];

747 
__IO
 
uöt32_t
 
AHB1ENR
;

748 
__IO
 
uöt32_t
 
AHB2ENR
;

749 
__IO
 
uöt32_t
 
AHB3ENR
;

750 
uöt32_t
 
RESERVED2
;

751 
__IO
 
uöt32_t
 
APB1ENR
;

752 
__IO
 
uöt32_t
 
APB2ENR
;

753 
uöt32_t
 
RESERVED3
[2];

754 
__IO
 
uöt32_t
 
AHB1LPENR
;

755 
__IO
 
uöt32_t
 
AHB2LPENR
;

756 
__IO
 
uöt32_t
 
AHB3LPENR
;

757 
uöt32_t
 
RESERVED4
;

758 
__IO
 
uöt32_t
 
APB1LPENR
;

759 
__IO
 
uöt32_t
 
APB2LPENR
;

760 
uöt32_t
 
RESERVED5
[2];

761 
__IO
 
uöt32_t
 
BDCR
;

762 
__IO
 
uöt32_t
 
CSR
;

763 
uöt32_t
 
RESERVED6
[2];

764 
__IO
 
uöt32_t
 
SSCGR
;

765 
__IO
 
uöt32_t
 
PLLI2SCFGR
;

766 } 
	tRCC_Ty≥Def
;

774 
__IO
 
uöt32_t
 
TR
;

775 
__IO
 
uöt32_t
 
DR
;

776 
__IO
 
uöt32_t
 
CR
;

777 
__IO
 
uöt32_t
 
ISR
;

778 
__IO
 
uöt32_t
 
PRER
;

779 
__IO
 
uöt32_t
 
WUTR
;

780 
__IO
 
uöt32_t
 
CALIBR
;

781 
__IO
 
uöt32_t
 
ALRMAR
;

782 
__IO
 
uöt32_t
 
ALRMBR
;

783 
__IO
 
uöt32_t
 
WPR
;

784 
__IO
 
uöt32_t
 
SSR
;

785 
__IO
 
uöt32_t
 
SHIFTR
;

786 
__IO
 
uöt32_t
 
TSTR
;

787 
__IO
 
uöt32_t
 
TSDR
;

788 
__IO
 
uöt32_t
 
TSSSR
;

789 
__IO
 
uöt32_t
 
CALR
;

790 
__IO
 
uöt32_t
 
TAFCR
;

791 
__IO
 
uöt32_t
 
ALRMASSR
;

792 
__IO
 
uöt32_t
 
ALRMBSSR
;

793 
uöt32_t
 
RESERVED7
;

794 
__IO
 
uöt32_t
 
BKP0R
;

795 
__IO
 
uöt32_t
 
BKP1R
;

796 
__IO
 
uöt32_t
 
BKP2R
;

797 
__IO
 
uöt32_t
 
BKP3R
;

798 
__IO
 
uöt32_t
 
BKP4R
;

799 
__IO
 
uöt32_t
 
BKP5R
;

800 
__IO
 
uöt32_t
 
BKP6R
;

801 
__IO
 
uöt32_t
 
BKP7R
;

802 
__IO
 
uöt32_t
 
BKP8R
;

803 
__IO
 
uöt32_t
 
BKP9R
;

804 
__IO
 
uöt32_t
 
BKP10R
;

805 
__IO
 
uöt32_t
 
BKP11R
;

806 
__IO
 
uöt32_t
 
BKP12R
;

807 
__IO
 
uöt32_t
 
BKP13R
;

808 
__IO
 
uöt32_t
 
BKP14R
;

809 
__IO
 
uöt32_t
 
BKP15R
;

810 
__IO
 
uöt32_t
 
BKP16R
;

811 
__IO
 
uöt32_t
 
BKP17R
;

812 
__IO
 
uöt32_t
 
BKP18R
;

813 
__IO
 
uöt32_t
 
BKP19R
;

814 } 
	tRTC_Ty≥Def
;

822 
__IO
 
uöt32_t
 
POWER
;

823 
__IO
 
uöt32_t
 
CLKCR
;

824 
__IO
 
uöt32_t
 
ARG
;

825 
__IO
 
uöt32_t
 
CMD
;

826 
__I
 
uöt32_t
 
RESPCMD
;

827 
__I
 
uöt32_t
 
RESP1
;

828 
__I
 
uöt32_t
 
RESP2
;

829 
__I
 
uöt32_t
 
RESP3
;

830 
__I
 
uöt32_t
 
RESP4
;

831 
__IO
 
uöt32_t
 
DTIMER
;

832 
__IO
 
uöt32_t
 
DLEN
;

833 
__IO
 
uöt32_t
 
DCTRL
;

834 
__I
 
uöt32_t
 
DCOUNT
;

835 
__I
 
uöt32_t
 
STA
;

836 
__IO
 
uöt32_t
 
ICR
;

837 
__IO
 
uöt32_t
 
MASK
;

838 
uöt32_t
 
RESERVED0
[2];

839 
__I
 
uöt32_t
 
FIFOCNT
;

840 
uöt32_t
 
RESERVED1
[13];

841 
__IO
 
uöt32_t
 
FIFO
;

842 } 
	tSDIO_Ty≥Def
;

850 
__IO
 
uöt16_t
 
CR1
;

851 
uöt16_t
 
RESERVED0
;

852 
__IO
 
uöt16_t
 
CR2
;

853 
uöt16_t
 
RESERVED1
;

854 
__IO
 
uöt16_t
 
SR
;

855 
uöt16_t
 
RESERVED2
;

856 
__IO
 
uöt16_t
 
DR
;

857 
uöt16_t
 
RESERVED3
;

858 
__IO
 
uöt16_t
 
CRCPR
;

859 
uöt16_t
 
RESERVED4
;

860 
__IO
 
uöt16_t
 
RXCRCR
;

861 
uöt16_t
 
RESERVED5
;

862 
__IO
 
uöt16_t
 
TXCRCR
;

863 
uöt16_t
 
RESERVED6
;

864 
__IO
 
uöt16_t
 
I2SCFGR
;

865 
uöt16_t
 
RESERVED7
;

866 
__IO
 
uöt16_t
 
I2SPR
;

867 
uöt16_t
 
RESERVED8
;

868 } 
	tSPI_Ty≥Def
;

876 
__IO
 
uöt16_t
 
CR1
;

877 
uöt16_t
 
RESERVED0
;

878 
__IO
 
uöt16_t
 
CR2
;

879 
uöt16_t
 
RESERVED1
;

880 
__IO
 
uöt16_t
 
SMCR
;

881 
uöt16_t
 
RESERVED2
;

882 
__IO
 
uöt16_t
 
DIER
;

883 
uöt16_t
 
RESERVED3
;

884 
__IO
 
uöt16_t
 
SR
;

885 
uöt16_t
 
RESERVED4
;

886 
__IO
 
uöt16_t
 
EGR
;

887 
uöt16_t
 
RESERVED5
;

888 
__IO
 
uöt16_t
 
CCMR1
;

889 
uöt16_t
 
RESERVED6
;

890 
__IO
 
uöt16_t
 
CCMR2
;

891 
uöt16_t
 
RESERVED7
;

892 
__IO
 
uöt16_t
 
CCER
;

893 
uöt16_t
 
RESERVED8
;

894 
__IO
 
uöt32_t
 
CNT
;

895 
__IO
 
uöt16_t
 
PSC
;

896 
uöt16_t
 
RESERVED9
;

897 
__IO
 
uöt32_t
 
ARR
;

898 
__IO
 
uöt16_t
 
RCR
;

899 
uöt16_t
 
RESERVED10
;

900 
__IO
 
uöt32_t
 
CCR1
;

901 
__IO
 
uöt32_t
 
CCR2
;

902 
__IO
 
uöt32_t
 
CCR3
;

903 
__IO
 
uöt32_t
 
CCR4
;

904 
__IO
 
uöt16_t
 
BDTR
;

905 
uöt16_t
 
RESERVED11
;

906 
__IO
 
uöt16_t
 
DCR
;

907 
uöt16_t
 
RESERVED12
;

908 
__IO
 
uöt16_t
 
DMAR
;

909 
uöt16_t
 
RESERVED13
;

910 
__IO
 
uöt16_t
 
OR
;

911 
uöt16_t
 
RESERVED14
;

912 } 
	tTIM_Ty≥Def
;

920 
__IO
 
uöt16_t
 
SR
;

921 
uöt16_t
 
RESERVED0
;

922 
__IO
 
uöt16_t
 
DR
;

923 
uöt16_t
 
RESERVED1
;

924 
__IO
 
uöt16_t
 
BRR
;

925 
uöt16_t
 
RESERVED2
;

926 
__IO
 
uöt16_t
 
CR1
;

927 
uöt16_t
 
RESERVED3
;

928 
__IO
 
uöt16_t
 
CR2
;

929 
uöt16_t
 
RESERVED4
;

930 
__IO
 
uöt16_t
 
CR3
;

931 
uöt16_t
 
RESERVED5
;

932 
__IO
 
uöt16_t
 
GTPR
;

933 
uöt16_t
 
RESERVED6
;

934 } 
	tUSART_Ty≥Def
;

942 
__IO
 
uöt32_t
 
CR
;

943 
__IO
 
uöt32_t
 
CFR
;

944 
__IO
 
uöt32_t
 
SR
;

945 } 
	tWWDG_Ty≥Def
;

953 
__IO
 
uöt32_t
 
CR
;

954 
__IO
 
uöt32_t
 
SR
;

955 
__IO
 
uöt32_t
 
DR
;

956 
__IO
 
uöt32_t
 
DOUT
;

957 
__IO
 
uöt32_t
 
DMACR
;

958 
__IO
 
uöt32_t
 
IMSCR
;

959 
__IO
 
uöt32_t
 
RISR
;

960 
__IO
 
uöt32_t
 
MISR
;

961 
__IO
 
uöt32_t
 
K0LR
;

962 
__IO
 
uöt32_t
 
K0RR
;

963 
__IO
 
uöt32_t
 
K1LR
;

964 
__IO
 
uöt32_t
 
K1RR
;

965 
__IO
 
uöt32_t
 
K2LR
;

966 
__IO
 
uöt32_t
 
K2RR
;

967 
__IO
 
uöt32_t
 
K3LR
;

968 
__IO
 
uöt32_t
 
K3RR
;

969 
__IO
 
uöt32_t
 
IV0LR
;

970 
__IO
 
uöt32_t
 
IV0RR
;

971 
__IO
 
uöt32_t
 
IV1LR
;

972 
__IO
 
uöt32_t
 
IV1RR
;

973 } 
	tCRYP_Ty≥Def
;

981 
__IO
 
uöt32_t
 
CR
;

982 
__IO
 
uöt32_t
 
DIN
;

983 
__IO
 
uöt32_t
 
STR
;

984 
__IO
 
uöt32_t
 
HR
[5];

985 
__IO
 
uöt32_t
 
IMR
;

986 
__IO
 
uöt32_t
 
SR
;

987 
uöt32_t
 
RESERVED
[52];

988 
__IO
 
uöt32_t
 
CSR
[51];

989 } 
	tHASH_Ty≥Def
;

997 
__IO
 
uöt32_t
 
CR
;

998 
__IO
 
uöt32_t
 
SR
;

999 
__IO
 
uöt32_t
 
DR
;

1000 } 
	tRNG_Ty≥Def
;

1009 
	#FLASH_BASE
 ((
uöt32_t
)0x08000000Ë

	)

1010 
	#CCMDATARAM_BASE
 ((
uöt32_t
)0x10000000Ë

	)

1011 
	#SRAM1_BASE
 ((
uöt32_t
)0x20000000Ë

	)

1012 
	#SRAM2_BASE
 ((
uöt32_t
)0x2001C000Ë

	)

1013 
	#PERIPH_BASE
 ((
uöt32_t
)0x40000000Ë

	)

1014 
	#BKPSRAM_BASE
 ((
uöt32_t
)0x40024000Ë

	)

1015 
	#FSMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

1017 
	#CCMDATARAM_BB_BASE
 ((
uöt32_t
)0x12000000Ë

	)

1018 
	#SRAM1_BB_BASE
 ((
uöt32_t
)0x22000000Ë

	)

1019 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x2201C000Ë

	)

1020 
	#PERIPH_BB_BASE
 ((
uöt32_t
)0x42000000Ë

	)

1021 
	#BKPSRAM_BB_BASE
 ((
uöt32_t
)0x42024000Ë

	)

1024 
	#SRAM_BASE
 
SRAM1_BASE


	)

1025 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1029 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1030 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1031 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1032 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1035 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1036 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1037 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1038 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1039 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1040 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1041 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1042 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1043 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1044 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1045 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1046 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1047 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1048 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1049 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1050 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1051 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1052 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1053 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1054 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1055 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1056 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1057 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1058 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1059 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1060 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1061 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1064 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1065 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1066 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1067 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1068 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1069 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1070 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1071 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1072 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1073 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1074 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1075 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1076 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1077 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1078 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1081 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1082 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1083 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1084 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1085 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1086 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1087 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1088 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1089 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1090 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1091 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1092 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1093 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1094 
	#DMA1_Såóm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1095 
	#DMA1_Såóm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1096 
	#DMA1_Såóm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1097 
	#DMA1_Såóm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1098 
	#DMA1_Såóm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1099 
	#DMA1_Såóm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1100 
	#DMA1_Såóm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1101 
	#DMA1_Såóm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1102 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1103 
	#DMA2_Såóm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1104 
	#DMA2_Såóm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1105 
	#DMA2_Såóm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1106 
	#DMA2_Såóm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1107 
	#DMA2_Såóm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1108 
	#DMA2_Såóm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1109 
	#DMA2_Såóm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1110 
	#DMA2_Såóm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1111 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1112 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1113 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1114 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1115 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1118 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

1119 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

1120 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

1121 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

1124 
	#FSMC_B™k1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

1125 
	#FSMC_B™k1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

1126 
	#FSMC_B™k2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

1127 
	#FSMC_B™k3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

1128 
	#FSMC_B™k4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

1131 
	#DBGMCU_BASE
 ((
uöt32_t
 )0xE0042000)

	)

1140 
	#TIM2
 ((
TIM_Ty≥Def
 *Ë
TIM2_BASE
)

	)

1141 
	#TIM3
 ((
TIM_Ty≥Def
 *Ë
TIM3_BASE
)

	)

1142 
	#TIM4
 ((
TIM_Ty≥Def
 *Ë
TIM4_BASE
)

	)

1143 
	#TIM5
 ((
TIM_Ty≥Def
 *Ë
TIM5_BASE
)

	)

1144 
	#TIM6
 ((
TIM_Ty≥Def
 *Ë
TIM6_BASE
)

	)

1145 
	#TIM7
 ((
TIM_Ty≥Def
 *Ë
TIM7_BASE
)

	)

1146 
	#TIM12
 ((
TIM_Ty≥Def
 *Ë
TIM12_BASE
)

	)

1147 
	#TIM13
 ((
TIM_Ty≥Def
 *Ë
TIM13_BASE
)

	)

1148 
	#TIM14
 ((
TIM_Ty≥Def
 *Ë
TIM14_BASE
)

	)

1149 
	#RTC
 ((
RTC_Ty≥Def
 *Ë
RTC_BASE
)

	)

1150 
	#WWDG
 ((
WWDG_Ty≥Def
 *Ë
WWDG_BASE
)

	)

1151 
	#IWDG
 ((
IWDG_Ty≥Def
 *Ë
IWDG_BASE
)

	)

1152 
	#I2S2ext
 ((
SPI_Ty≥Def
 *Ë
I2S2ext_BASE
)

	)

1153 
	#SPI2
 ((
SPI_Ty≥Def
 *Ë
SPI2_BASE
)

	)

1154 
	#SPI3
 ((
SPI_Ty≥Def
 *Ë
SPI3_BASE
)

	)

1155 
	#I2S3ext
 ((
SPI_Ty≥Def
 *Ë
I2S3ext_BASE
)

	)

1156 
	#USART2
 ((
USART_Ty≥Def
 *Ë
USART2_BASE
)

	)

1157 
	#USART3
 ((
USART_Ty≥Def
 *Ë
USART3_BASE
)

	)

1158 
	#UART4
 ((
USART_Ty≥Def
 *Ë
UART4_BASE
)

	)

1159 
	#UART5
 ((
USART_Ty≥Def
 *Ë
UART5_BASE
)

	)

1160 
	#I2C1
 ((
I2C_Ty≥Def
 *Ë
I2C1_BASE
)

	)

1161 
	#I2C2
 ((
I2C_Ty≥Def
 *Ë
I2C2_BASE
)

	)

1162 
	#I2C3
 ((
I2C_Ty≥Def
 *Ë
I2C3_BASE
)

	)

1163 
	#CAN1
 ((
CAN_Ty≥Def
 *Ë
CAN1_BASE
)

	)

1164 
	#CAN2
 ((
CAN_Ty≥Def
 *Ë
CAN2_BASE
)

	)

1165 
	#PWR
 ((
PWR_Ty≥Def
 *Ë
PWR_BASE
)

	)

1166 
	#DAC
 ((
DAC_Ty≥Def
 *Ë
DAC_BASE
)

	)

1167 
	#TIM1
 ((
TIM_Ty≥Def
 *Ë
TIM1_BASE
)

	)

1168 
	#TIM8
 ((
TIM_Ty≥Def
 *Ë
TIM8_BASE
)

	)

1169 
	#USART1
 ((
USART_Ty≥Def
 *Ë
USART1_BASE
)

	)

1170 
	#USART6
 ((
USART_Ty≥Def
 *Ë
USART6_BASE
)

	)

1171 
	#ADC
 ((
ADC_Comm⁄_Ty≥Def
 *Ë
ADC_BASE
)

	)

1172 
	#ADC1
 ((
ADC_Ty≥Def
 *Ë
ADC1_BASE
)

	)

1173 
	#ADC2
 ((
ADC_Ty≥Def
 *Ë
ADC2_BASE
)

	)

1174 
	#ADC3
 ((
ADC_Ty≥Def
 *Ë
ADC3_BASE
)

	)

1175 
	#SDIO
 ((
SDIO_Ty≥Def
 *Ë
SDIO_BASE
)

	)

1176 
	#SPI1
 ((
SPI_Ty≥Def
 *Ë
SPI1_BASE
)

	)

1177 
	#SYSCFG
 ((
SYSCFG_Ty≥Def
 *Ë
SYSCFG_BASE
)

	)

1178 
	#EXTI
 ((
EXTI_Ty≥Def
 *Ë
EXTI_BASE
)

	)

1179 
	#TIM9
 ((
TIM_Ty≥Def
 *Ë
TIM9_BASE
)

	)

1180 
	#TIM10
 ((
TIM_Ty≥Def
 *Ë
TIM10_BASE
)

	)

1181 
	#TIM11
 ((
TIM_Ty≥Def
 *Ë
TIM11_BASE
)

	)

1182 
	#GPIOA
 ((
GPIO_Ty≥Def
 *Ë
GPIOA_BASE
)

	)

1183 
	#GPIOB
 ((
GPIO_Ty≥Def
 *Ë
GPIOB_BASE
)

	)

1184 
	#GPIOC
 ((
GPIO_Ty≥Def
 *Ë
GPIOC_BASE
)

	)

1185 
	#GPIOD
 ((
GPIO_Ty≥Def
 *Ë
GPIOD_BASE
)

	)

1186 
	#GPIOE
 ((
GPIO_Ty≥Def
 *Ë
GPIOE_BASE
)

	)

1187 
	#GPIOF
 ((
GPIO_Ty≥Def
 *Ë
GPIOF_BASE
)

	)

1188 
	#GPIOG
 ((
GPIO_Ty≥Def
 *Ë
GPIOG_BASE
)

	)

1189 
	#GPIOH
 ((
GPIO_Ty≥Def
 *Ë
GPIOH_BASE
)

	)

1190 
	#GPIOI
 ((
GPIO_Ty≥Def
 *Ë
GPIOI_BASE
)

	)

1191 
	#CRC
 ((
CRC_Ty≥Def
 *Ë
CRC_BASE
)

	)

1192 
	#RCC
 ((
RCC_Ty≥Def
 *Ë
RCC_BASE
)

	)

1193 
	#FLASH
 ((
FLASH_Ty≥Def
 *Ë
FLASH_R_BASE
)

	)

1194 
	#DMA1
 ((
DMA_Ty≥Def
 *Ë
DMA1_BASE
)

	)

1195 
	#DMA1_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm0_BASE
)

	)

1196 
	#DMA1_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm1_BASE
)

	)

1197 
	#DMA1_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm2_BASE
)

	)

1198 
	#DMA1_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm3_BASE
)

	)

1199 
	#DMA1_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm4_BASE
)

	)

1200 
	#DMA1_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm5_BASE
)

	)

1201 
	#DMA1_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm6_BASE
)

	)

1202 
	#DMA1_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm7_BASE
)

	)

1203 
	#DMA2
 ((
DMA_Ty≥Def
 *Ë
DMA2_BASE
)

	)

1204 
	#DMA2_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm0_BASE
)

	)

1205 
	#DMA2_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm1_BASE
)

	)

1206 
	#DMA2_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm2_BASE
)

	)

1207 
	#DMA2_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm3_BASE
)

	)

1208 
	#DMA2_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm4_BASE
)

	)

1209 
	#DMA2_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm5_BASE
)

	)

1210 
	#DMA2_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm6_BASE
)

	)

1211 
	#DMA2_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm7_BASE
)

	)

1212 
	#ETH
 ((
ETH_Ty≥Def
 *Ë
ETH_BASE
)

	)

1213 
	#DCMI
 ((
DCMI_Ty≥Def
 *Ë
DCMI_BASE
)

	)

1214 
	#CRYP
 ((
CRYP_Ty≥Def
 *Ë
CRYP_BASE
)

	)

1215 
	#HASH
 ((
HASH_Ty≥Def
 *Ë
HASH_BASE
)

	)

1216 
	#RNG
 ((
RNG_Ty≥Def
 *Ë
RNG_BASE
)

	)

1217 
	#FSMC_B™k1
 ((
FSMC_B™k1_Ty≥Def
 *Ë
FSMC_B™k1_R_BASE
)

	)

1218 
	#FSMC_B™k1E
 ((
FSMC_B™k1E_Ty≥Def
 *Ë
FSMC_B™k1E_R_BASE
)

	)

1219 
	#FSMC_B™k2
 ((
FSMC_B™k2_Ty≥Def
 *Ë
FSMC_B™k2_R_BASE
)

	)

1220 
	#FSMC_B™k3
 ((
FSMC_B™k3_Ty≥Def
 *Ë
FSMC_B™k3_R_BASE
)

	)

1221 
	#FSMC_B™k4
 ((
FSMC_B™k4_Ty≥Def
 *Ë
FSMC_B™k4_R_BASE
)

	)

1222 
	#DBGMCU
 ((
DBGMCU_Ty≥Def
 *Ë
DBGMCU_BASE
)

	)

1246 
	#ADC_SR_AWD
 ((
uöt8_t
)0x01Ë

	)

1247 
	#ADC_SR_EOC
 ((
uöt8_t
)0x02Ë

	)

1248 
	#ADC_SR_JEOC
 ((
uöt8_t
)0x04Ë

	)

1249 
	#ADC_SR_JSTRT
 ((
uöt8_t
)0x08Ë

	)

1250 
	#ADC_SR_STRT
 ((
uöt8_t
)0x10Ë

	)

1251 
	#ADC_SR_OVR
 ((
uöt8_t
)0x20Ë

	)

1254 
	#ADC_CR1_AWDCH
 ((
uöt32_t
)0x0000001FË

	)

1255 
	#ADC_CR1_AWDCH_0
 ((
uöt32_t
)0x00000001Ë

	)

1256 
	#ADC_CR1_AWDCH_1
 ((
uöt32_t
)0x00000002Ë

	)

1257 
	#ADC_CR1_AWDCH_2
 ((
uöt32_t
)0x00000004Ë

	)

1258 
	#ADC_CR1_AWDCH_3
 ((
uöt32_t
)0x00000008Ë

	)

1259 
	#ADC_CR1_AWDCH_4
 ((
uöt32_t
)0x00000010Ë

	)

1260 
	#ADC_CR1_EOCIE
 ((
uöt32_t
)0x00000020Ë

	)

1261 
	#ADC_CR1_AWDIE
 ((
uöt32_t
)0x00000040Ë

	)

1262 
	#ADC_CR1_JEOCIE
 ((
uöt32_t
)0x00000080Ë

	)

1263 
	#ADC_CR1_SCAN
 ((
uöt32_t
)0x00000100Ë

	)

1264 
	#ADC_CR1_AWDSGL
 ((
uöt32_t
)0x00000200Ë

	)

1265 
	#ADC_CR1_JAUTO
 ((
uöt32_t
)0x00000400Ë

	)

1266 
	#ADC_CR1_DISCEN
 ((
uöt32_t
)0x00000800Ë

	)

1267 
	#ADC_CR1_JDISCEN
 ((
uöt32_t
)0x00001000Ë

	)

1268 
	#ADC_CR1_DISCNUM
 ((
uöt32_t
)0x0000E000Ë

	)

1269 
	#ADC_CR1_DISCNUM_0
 ((
uöt32_t
)0x00002000Ë

	)

1270 
	#ADC_CR1_DISCNUM_1
 ((
uöt32_t
)0x00004000Ë

	)

1271 
	#ADC_CR1_DISCNUM_2
 ((
uöt32_t
)0x00008000Ë

	)

1272 
	#ADC_CR1_JAWDEN
 ((
uöt32_t
)0x00400000Ë

	)

1273 
	#ADC_CR1_AWDEN
 ((
uöt32_t
)0x00800000Ë

	)

1274 
	#ADC_CR1_RES
 ((
uöt32_t
)0x03000000Ë

	)

1275 
	#ADC_CR1_RES_0
 ((
uöt32_t
)0x01000000Ë

	)

1276 
	#ADC_CR1_RES_1
 ((
uöt32_t
)0x02000000Ë

	)

1277 
	#ADC_CR1_OVRIE
 ((
uöt32_t
)0x04000000Ë

	)

1280 
	#ADC_CR2_ADON
 ((
uöt32_t
)0x00000001Ë

	)

1281 
	#ADC_CR2_CONT
 ((
uöt32_t
)0x00000002Ë

	)

1282 
	#ADC_CR2_DMA
 ((
uöt32_t
)0x00000100Ë

	)

1283 
	#ADC_CR2_DDS
 ((
uöt32_t
)0x00000200Ë

	)

1284 
	#ADC_CR2_EOCS
 ((
uöt32_t
)0x00000400Ë

	)

1285 
	#ADC_CR2_ALIGN
 ((
uöt32_t
)0x00000800Ë

	)

1286 
	#ADC_CR2_JEXTSEL
 ((
uöt32_t
)0x000F0000Ë

	)

1287 
	#ADC_CR2_JEXTSEL_0
 ((
uöt32_t
)0x00010000Ë

	)

1288 
	#ADC_CR2_JEXTSEL_1
 ((
uöt32_t
)0x00020000Ë

	)

1289 
	#ADC_CR2_JEXTSEL_2
 ((
uöt32_t
)0x00040000Ë

	)

1290 
	#ADC_CR2_JEXTSEL_3
 ((
uöt32_t
)0x00080000Ë

	)

1291 
	#ADC_CR2_JEXTEN
 ((
uöt32_t
)0x00300000Ë

	)

1292 
	#ADC_CR2_JEXTEN_0
 ((
uöt32_t
)0x00100000Ë

	)

1293 
	#ADC_CR2_JEXTEN_1
 ((
uöt32_t
)0x00200000Ë

	)

1294 
	#ADC_CR2_JSWSTART
 ((
uöt32_t
)0x00400000Ë

	)

1295 
	#ADC_CR2_EXTSEL
 ((
uöt32_t
)0x0F000000Ë

	)

1296 
	#ADC_CR2_EXTSEL_0
 ((
uöt32_t
)0x01000000Ë

	)

1297 
	#ADC_CR2_EXTSEL_1
 ((
uöt32_t
)0x02000000Ë

	)

1298 
	#ADC_CR2_EXTSEL_2
 ((
uöt32_t
)0x04000000Ë

	)

1299 
	#ADC_CR2_EXTSEL_3
 ((
uöt32_t
)0x08000000Ë

	)

1300 
	#ADC_CR2_EXTEN
 ((
uöt32_t
)0x30000000Ë

	)

1301 
	#ADC_CR2_EXTEN_0
 ((
uöt32_t
)0x10000000Ë

	)

1302 
	#ADC_CR2_EXTEN_1
 ((
uöt32_t
)0x20000000Ë

	)

1303 
	#ADC_CR2_SWSTART
 ((
uöt32_t
)0x40000000Ë

	)

1306 
	#ADC_SMPR1_SMP10
 ((
uöt32_t
)0x00000007Ë

	)

1307 
	#ADC_SMPR1_SMP10_0
 ((
uöt32_t
)0x00000001Ë

	)

1308 
	#ADC_SMPR1_SMP10_1
 ((
uöt32_t
)0x00000002Ë

	)

1309 
	#ADC_SMPR1_SMP10_2
 ((
uöt32_t
)0x00000004Ë

	)

1310 
	#ADC_SMPR1_SMP11
 ((
uöt32_t
)0x00000038Ë

	)

1311 
	#ADC_SMPR1_SMP11_0
 ((
uöt32_t
)0x00000008Ë

	)

1312 
	#ADC_SMPR1_SMP11_1
 ((
uöt32_t
)0x00000010Ë

	)

1313 
	#ADC_SMPR1_SMP11_2
 ((
uöt32_t
)0x00000020Ë

	)

1314 
	#ADC_SMPR1_SMP12
 ((
uöt32_t
)0x000001C0Ë

	)

1315 
	#ADC_SMPR1_SMP12_0
 ((
uöt32_t
)0x00000040Ë

	)

1316 
	#ADC_SMPR1_SMP12_1
 ((
uöt32_t
)0x00000080Ë

	)

1317 
	#ADC_SMPR1_SMP12_2
 ((
uöt32_t
)0x00000100Ë

	)

1318 
	#ADC_SMPR1_SMP13
 ((
uöt32_t
)0x00000E00Ë

	)

1319 
	#ADC_SMPR1_SMP13_0
 ((
uöt32_t
)0x00000200Ë

	)

1320 
	#ADC_SMPR1_SMP13_1
 ((
uöt32_t
)0x00000400Ë

	)

1321 
	#ADC_SMPR1_SMP13_2
 ((
uöt32_t
)0x00000800Ë

	)

1322 
	#ADC_SMPR1_SMP14
 ((
uöt32_t
)0x00007000Ë

	)

1323 
	#ADC_SMPR1_SMP14_0
 ((
uöt32_t
)0x00001000Ë

	)

1324 
	#ADC_SMPR1_SMP14_1
 ((
uöt32_t
)0x00002000Ë

	)

1325 
	#ADC_SMPR1_SMP14_2
 ((
uöt32_t
)0x00004000Ë

	)

1326 
	#ADC_SMPR1_SMP15
 ((
uöt32_t
)0x00038000Ë

	)

1327 
	#ADC_SMPR1_SMP15_0
 ((
uöt32_t
)0x00008000Ë

	)

1328 
	#ADC_SMPR1_SMP15_1
 ((
uöt32_t
)0x00010000Ë

	)

1329 
	#ADC_SMPR1_SMP15_2
 ((
uöt32_t
)0x00020000Ë

	)

1330 
	#ADC_SMPR1_SMP16
 ((
uöt32_t
)0x001C0000Ë

	)

1331 
	#ADC_SMPR1_SMP16_0
 ((
uöt32_t
)0x00040000Ë

	)

1332 
	#ADC_SMPR1_SMP16_1
 ((
uöt32_t
)0x00080000Ë

	)

1333 
	#ADC_SMPR1_SMP16_2
 ((
uöt32_t
)0x00100000Ë

	)

1334 
	#ADC_SMPR1_SMP17
 ((
uöt32_t
)0x00E00000Ë

	)

1335 
	#ADC_SMPR1_SMP17_0
 ((
uöt32_t
)0x00200000Ë

	)

1336 
	#ADC_SMPR1_SMP17_1
 ((
uöt32_t
)0x00400000Ë

	)

1337 
	#ADC_SMPR1_SMP17_2
 ((
uöt32_t
)0x00800000Ë

	)

1338 
	#ADC_SMPR1_SMP18
 ((
uöt32_t
)0x07000000Ë

	)

1339 
	#ADC_SMPR1_SMP18_0
 ((
uöt32_t
)0x01000000Ë

	)

1340 
	#ADC_SMPR1_SMP18_1
 ((
uöt32_t
)0x02000000Ë

	)

1341 
	#ADC_SMPR1_SMP18_2
 ((
uöt32_t
)0x04000000Ë

	)

1344 
	#ADC_SMPR2_SMP0
 ((
uöt32_t
)0x00000007Ë

	)

1345 
	#ADC_SMPR2_SMP0_0
 ((
uöt32_t
)0x00000001Ë

	)

1346 
	#ADC_SMPR2_SMP0_1
 ((
uöt32_t
)0x00000002Ë

	)

1347 
	#ADC_SMPR2_SMP0_2
 ((
uöt32_t
)0x00000004Ë

	)

1348 
	#ADC_SMPR2_SMP1
 ((
uöt32_t
)0x00000038Ë

	)

1349 
	#ADC_SMPR2_SMP1_0
 ((
uöt32_t
)0x00000008Ë

	)

1350 
	#ADC_SMPR2_SMP1_1
 ((
uöt32_t
)0x00000010Ë

	)

1351 
	#ADC_SMPR2_SMP1_2
 ((
uöt32_t
)0x00000020Ë

	)

1352 
	#ADC_SMPR2_SMP2
 ((
uöt32_t
)0x000001C0Ë

	)

1353 
	#ADC_SMPR2_SMP2_0
 ((
uöt32_t
)0x00000040Ë

	)

1354 
	#ADC_SMPR2_SMP2_1
 ((
uöt32_t
)0x00000080Ë

	)

1355 
	#ADC_SMPR2_SMP2_2
 ((
uöt32_t
)0x00000100Ë

	)

1356 
	#ADC_SMPR2_SMP3
 ((
uöt32_t
)0x00000E00Ë

	)

1357 
	#ADC_SMPR2_SMP3_0
 ((
uöt32_t
)0x00000200Ë

	)

1358 
	#ADC_SMPR2_SMP3_1
 ((
uöt32_t
)0x00000400Ë

	)

1359 
	#ADC_SMPR2_SMP3_2
 ((
uöt32_t
)0x00000800Ë

	)

1360 
	#ADC_SMPR2_SMP4
 ((
uöt32_t
)0x00007000Ë

	)

1361 
	#ADC_SMPR2_SMP4_0
 ((
uöt32_t
)0x00001000Ë

	)

1362 
	#ADC_SMPR2_SMP4_1
 ((
uöt32_t
)0x00002000Ë

	)

1363 
	#ADC_SMPR2_SMP4_2
 ((
uöt32_t
)0x00004000Ë

	)

1364 
	#ADC_SMPR2_SMP5
 ((
uöt32_t
)0x00038000Ë

	)

1365 
	#ADC_SMPR2_SMP5_0
 ((
uöt32_t
)0x00008000Ë

	)

1366 
	#ADC_SMPR2_SMP5_1
 ((
uöt32_t
)0x00010000Ë

	)

1367 
	#ADC_SMPR2_SMP5_2
 ((
uöt32_t
)0x00020000Ë

	)

1368 
	#ADC_SMPR2_SMP6
 ((
uöt32_t
)0x001C0000Ë

	)

1369 
	#ADC_SMPR2_SMP6_0
 ((
uöt32_t
)0x00040000Ë

	)

1370 
	#ADC_SMPR2_SMP6_1
 ((
uöt32_t
)0x00080000Ë

	)

1371 
	#ADC_SMPR2_SMP6_2
 ((
uöt32_t
)0x00100000Ë

	)

1372 
	#ADC_SMPR2_SMP7
 ((
uöt32_t
)0x00E00000Ë

	)

1373 
	#ADC_SMPR2_SMP7_0
 ((
uöt32_t
)0x00200000Ë

	)

1374 
	#ADC_SMPR2_SMP7_1
 ((
uöt32_t
)0x00400000Ë

	)

1375 
	#ADC_SMPR2_SMP7_2
 ((
uöt32_t
)0x00800000Ë

	)

1376 
	#ADC_SMPR2_SMP8
 ((
uöt32_t
)0x07000000Ë

	)

1377 
	#ADC_SMPR2_SMP8_0
 ((
uöt32_t
)0x01000000Ë

	)

1378 
	#ADC_SMPR2_SMP8_1
 ((
uöt32_t
)0x02000000Ë

	)

1379 
	#ADC_SMPR2_SMP8_2
 ((
uöt32_t
)0x04000000Ë

	)

1380 
	#ADC_SMPR2_SMP9
 ((
uöt32_t
)0x38000000Ë

	)

1381 
	#ADC_SMPR2_SMP9_0
 ((
uöt32_t
)0x08000000Ë

	)

1382 
	#ADC_SMPR2_SMP9_1
 ((
uöt32_t
)0x10000000Ë

	)

1383 
	#ADC_SMPR2_SMP9_2
 ((
uöt32_t
)0x20000000Ë

	)

1386 
	#ADC_JOFR1_JOFFSET1
 ((
uöt16_t
)0x0FFFË

	)

1389 
	#ADC_JOFR2_JOFFSET2
 ((
uöt16_t
)0x0FFFË

	)

1392 
	#ADC_JOFR3_JOFFSET3
 ((
uöt16_t
)0x0FFFË

	)

1395 
	#ADC_JOFR4_JOFFSET4
 ((
uöt16_t
)0x0FFFË

	)

1398 
	#ADC_HTR_HT
 ((
uöt16_t
)0x0FFFË

	)

1401 
	#ADC_LTR_LT
 ((
uöt16_t
)0x0FFFË

	)

1404 
	#ADC_SQR1_SQ13
 ((
uöt32_t
)0x0000001FË

	)

1405 
	#ADC_SQR1_SQ13_0
 ((
uöt32_t
)0x00000001Ë

	)

1406 
	#ADC_SQR1_SQ13_1
 ((
uöt32_t
)0x00000002Ë

	)

1407 
	#ADC_SQR1_SQ13_2
 ((
uöt32_t
)0x00000004Ë

	)

1408 
	#ADC_SQR1_SQ13_3
 ((
uöt32_t
)0x00000008Ë

	)

1409 
	#ADC_SQR1_SQ13_4
 ((
uöt32_t
)0x00000010Ë

	)

1410 
	#ADC_SQR1_SQ14
 ((
uöt32_t
)0x000003E0Ë

	)

1411 
	#ADC_SQR1_SQ14_0
 ((
uöt32_t
)0x00000020Ë

	)

1412 
	#ADC_SQR1_SQ14_1
 ((
uöt32_t
)0x00000040Ë

	)

1413 
	#ADC_SQR1_SQ14_2
 ((
uöt32_t
)0x00000080Ë

	)

1414 
	#ADC_SQR1_SQ14_3
 ((
uöt32_t
)0x00000100Ë

	)

1415 
	#ADC_SQR1_SQ14_4
 ((
uöt32_t
)0x00000200Ë

	)

1416 
	#ADC_SQR1_SQ15
 ((
uöt32_t
)0x00007C00Ë

	)

1417 
	#ADC_SQR1_SQ15_0
 ((
uöt32_t
)0x00000400Ë

	)

1418 
	#ADC_SQR1_SQ15_1
 ((
uöt32_t
)0x00000800Ë

	)

1419 
	#ADC_SQR1_SQ15_2
 ((
uöt32_t
)0x00001000Ë

	)

1420 
	#ADC_SQR1_SQ15_3
 ((
uöt32_t
)0x00002000Ë

	)

1421 
	#ADC_SQR1_SQ15_4
 ((
uöt32_t
)0x00004000Ë

	)

1422 
	#ADC_SQR1_SQ16
 ((
uöt32_t
)0x000F8000Ë

	)

1423 
	#ADC_SQR1_SQ16_0
 ((
uöt32_t
)0x00008000Ë

	)

1424 
	#ADC_SQR1_SQ16_1
 ((
uöt32_t
)0x00010000Ë

	)

1425 
	#ADC_SQR1_SQ16_2
 ((
uöt32_t
)0x00020000Ë

	)

1426 
	#ADC_SQR1_SQ16_3
 ((
uöt32_t
)0x00040000Ë

	)

1427 
	#ADC_SQR1_SQ16_4
 ((
uöt32_t
)0x00080000Ë

	)

1428 
	#ADC_SQR1_L
 ((
uöt32_t
)0x00F00000Ë

	)

1429 
	#ADC_SQR1_L_0
 ((
uöt32_t
)0x00100000Ë

	)

1430 
	#ADC_SQR1_L_1
 ((
uöt32_t
)0x00200000Ë

	)

1431 
	#ADC_SQR1_L_2
 ((
uöt32_t
)0x00400000Ë

	)

1432 
	#ADC_SQR1_L_3
 ((
uöt32_t
)0x00800000Ë

	)

1435 
	#ADC_SQR2_SQ7
 ((
uöt32_t
)0x0000001FË

	)

1436 
	#ADC_SQR2_SQ7_0
 ((
uöt32_t
)0x00000001Ë

	)

1437 
	#ADC_SQR2_SQ7_1
 ((
uöt32_t
)0x00000002Ë

	)

1438 
	#ADC_SQR2_SQ7_2
 ((
uöt32_t
)0x00000004Ë

	)

1439 
	#ADC_SQR2_SQ7_3
 ((
uöt32_t
)0x00000008Ë

	)

1440 
	#ADC_SQR2_SQ7_4
 ((
uöt32_t
)0x00000010Ë

	)

1441 
	#ADC_SQR2_SQ8
 ((
uöt32_t
)0x000003E0Ë

	)

1442 
	#ADC_SQR2_SQ8_0
 ((
uöt32_t
)0x00000020Ë

	)

1443 
	#ADC_SQR2_SQ8_1
 ((
uöt32_t
)0x00000040Ë

	)

1444 
	#ADC_SQR2_SQ8_2
 ((
uöt32_t
)0x00000080Ë

	)

1445 
	#ADC_SQR2_SQ8_3
 ((
uöt32_t
)0x00000100Ë

	)

1446 
	#ADC_SQR2_SQ8_4
 ((
uöt32_t
)0x00000200Ë

	)

1447 
	#ADC_SQR2_SQ9
 ((
uöt32_t
)0x00007C00Ë

	)

1448 
	#ADC_SQR2_SQ9_0
 ((
uöt32_t
)0x00000400Ë

	)

1449 
	#ADC_SQR2_SQ9_1
 ((
uöt32_t
)0x00000800Ë

	)

1450 
	#ADC_SQR2_SQ9_2
 ((
uöt32_t
)0x00001000Ë

	)

1451 
	#ADC_SQR2_SQ9_3
 ((
uöt32_t
)0x00002000Ë

	)

1452 
	#ADC_SQR2_SQ9_4
 ((
uöt32_t
)0x00004000Ë

	)

1453 
	#ADC_SQR2_SQ10
 ((
uöt32_t
)0x000F8000Ë

	)

1454 
	#ADC_SQR2_SQ10_0
 ((
uöt32_t
)0x00008000Ë

	)

1455 
	#ADC_SQR2_SQ10_1
 ((
uöt32_t
)0x00010000Ë

	)

1456 
	#ADC_SQR2_SQ10_2
 ((
uöt32_t
)0x00020000Ë

	)

1457 
	#ADC_SQR2_SQ10_3
 ((
uöt32_t
)0x00040000Ë

	)

1458 
	#ADC_SQR2_SQ10_4
 ((
uöt32_t
)0x00080000Ë

	)

1459 
	#ADC_SQR2_SQ11
 ((
uöt32_t
)0x01F00000Ë

	)

1460 
	#ADC_SQR2_SQ11_0
 ((
uöt32_t
)0x00100000Ë

	)

1461 
	#ADC_SQR2_SQ11_1
 ((
uöt32_t
)0x00200000Ë

	)

1462 
	#ADC_SQR2_SQ11_2
 ((
uöt32_t
)0x00400000Ë

	)

1463 
	#ADC_SQR2_SQ11_3
 ((
uöt32_t
)0x00800000Ë

	)

1464 
	#ADC_SQR2_SQ11_4
 ((
uöt32_t
)0x01000000Ë

	)

1465 
	#ADC_SQR2_SQ12
 ((
uöt32_t
)0x3E000000Ë

	)

1466 
	#ADC_SQR2_SQ12_0
 ((
uöt32_t
)0x02000000Ë

	)

1467 
	#ADC_SQR2_SQ12_1
 ((
uöt32_t
)0x04000000Ë

	)

1468 
	#ADC_SQR2_SQ12_2
 ((
uöt32_t
)0x08000000Ë

	)

1469 
	#ADC_SQR2_SQ12_3
 ((
uöt32_t
)0x10000000Ë

	)

1470 
	#ADC_SQR2_SQ12_4
 ((
uöt32_t
)0x20000000Ë

	)

1473 
	#ADC_SQR3_SQ1
 ((
uöt32_t
)0x0000001FË

	)

1474 
	#ADC_SQR3_SQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

1475 
	#ADC_SQR3_SQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

1476 
	#ADC_SQR3_SQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

1477 
	#ADC_SQR3_SQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

1478 
	#ADC_SQR3_SQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

1479 
	#ADC_SQR3_SQ2
 ((
uöt32_t
)0x000003E0Ë

	)

1480 
	#ADC_SQR3_SQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

1481 
	#ADC_SQR3_SQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

1482 
	#ADC_SQR3_SQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

1483 
	#ADC_SQR3_SQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

1484 
	#ADC_SQR3_SQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

1485 
	#ADC_SQR3_SQ3
 ((
uöt32_t
)0x00007C00Ë

	)

1486 
	#ADC_SQR3_SQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

1487 
	#ADC_SQR3_SQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

1488 
	#ADC_SQR3_SQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

1489 
	#ADC_SQR3_SQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

1490 
	#ADC_SQR3_SQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

1491 
	#ADC_SQR3_SQ4
 ((
uöt32_t
)0x000F8000Ë

	)

1492 
	#ADC_SQR3_SQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

1493 
	#ADC_SQR3_SQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

1494 
	#ADC_SQR3_SQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

1495 
	#ADC_SQR3_SQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

1496 
	#ADC_SQR3_SQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

1497 
	#ADC_SQR3_SQ5
 ((
uöt32_t
)0x01F00000Ë

	)

1498 
	#ADC_SQR3_SQ5_0
 ((
uöt32_t
)0x00100000Ë

	)

1499 
	#ADC_SQR3_SQ5_1
 ((
uöt32_t
)0x00200000Ë

	)

1500 
	#ADC_SQR3_SQ5_2
 ((
uöt32_t
)0x00400000Ë

	)

1501 
	#ADC_SQR3_SQ5_3
 ((
uöt32_t
)0x00800000Ë

	)

1502 
	#ADC_SQR3_SQ5_4
 ((
uöt32_t
)0x01000000Ë

	)

1503 
	#ADC_SQR3_SQ6
 ((
uöt32_t
)0x3E000000Ë

	)

1504 
	#ADC_SQR3_SQ6_0
 ((
uöt32_t
)0x02000000Ë

	)

1505 
	#ADC_SQR3_SQ6_1
 ((
uöt32_t
)0x04000000Ë

	)

1506 
	#ADC_SQR3_SQ6_2
 ((
uöt32_t
)0x08000000Ë

	)

1507 
	#ADC_SQR3_SQ6_3
 ((
uöt32_t
)0x10000000Ë

	)

1508 
	#ADC_SQR3_SQ6_4
 ((
uöt32_t
)0x20000000Ë

	)

1511 
	#ADC_JSQR_JSQ1
 ((
uöt32_t
)0x0000001FË

	)

1512 
	#ADC_JSQR_JSQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

1513 
	#ADC_JSQR_JSQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

1514 
	#ADC_JSQR_JSQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

1515 
	#ADC_JSQR_JSQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

1516 
	#ADC_JSQR_JSQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

1517 
	#ADC_JSQR_JSQ2
 ((
uöt32_t
)0x000003E0Ë

	)

1518 
	#ADC_JSQR_JSQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

1519 
	#ADC_JSQR_JSQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

1520 
	#ADC_JSQR_JSQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

1521 
	#ADC_JSQR_JSQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

1522 
	#ADC_JSQR_JSQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

1523 
	#ADC_JSQR_JSQ3
 ((
uöt32_t
)0x00007C00Ë

	)

1524 
	#ADC_JSQR_JSQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

1525 
	#ADC_JSQR_JSQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

1526 
	#ADC_JSQR_JSQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

1527 
	#ADC_JSQR_JSQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

1528 
	#ADC_JSQR_JSQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

1529 
	#ADC_JSQR_JSQ4
 ((
uöt32_t
)0x000F8000Ë

	)

1530 
	#ADC_JSQR_JSQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

1531 
	#ADC_JSQR_JSQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

1532 
	#ADC_JSQR_JSQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

1533 
	#ADC_JSQR_JSQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

1534 
	#ADC_JSQR_JSQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

1535 
	#ADC_JSQR_JL
 ((
uöt32_t
)0x00300000Ë

	)

1536 
	#ADC_JSQR_JL_0
 ((
uöt32_t
)0x00100000Ë

	)

1537 
	#ADC_JSQR_JL_1
 ((
uöt32_t
)0x00200000Ë

	)

1540 
	#ADC_JDR1_JDATA
 ((
uöt16_t
)0xFFFFË

	)

1543 
	#ADC_JDR2_JDATA
 ((
uöt16_t
)0xFFFFË

	)

1546 
	#ADC_JDR3_JDATA
 ((
uöt16_t
)0xFFFFË

	)

1549 
	#ADC_JDR4_JDATA
 ((
uöt16_t
)0xFFFFË

	)

1552 
	#ADC_DR_DATA
 ((
uöt32_t
)0x0000FFFFË

	)

1553 
	#ADC_DR_ADC2DATA
 ((
uöt32_t
)0xFFFF0000Ë

	)

1556 
	#ADC_CSR_AWD1
 ((
uöt32_t
)0x00000001Ë

	)

1557 
	#ADC_CSR_EOC1
 ((
uöt32_t
)0x00000002Ë

	)

1558 
	#ADC_CSR_JEOC1
 ((
uöt32_t
)0x00000004Ë

	)

1559 
	#ADC_CSR_JSTRT1
 ((
uöt32_t
)0x00000008Ë

	)

1560 
	#ADC_CSR_STRT1
 ((
uöt32_t
)0x00000010Ë

	)

1561 
	#ADC_CSR_DOVR1
 ((
uöt32_t
)0x00000020Ë

	)

1562 
	#ADC_CSR_AWD2
 ((
uöt32_t
)0x00000100Ë

	)

1563 
	#ADC_CSR_EOC2
 ((
uöt32_t
)0x00000200Ë

	)

1564 
	#ADC_CSR_JEOC2
 ((
uöt32_t
)0x00000400Ë

	)

1565 
	#ADC_CSR_JSTRT2
 ((
uöt32_t
)0x00000800Ë

	)

1566 
	#ADC_CSR_STRT2
 ((
uöt32_t
)0x00001000Ë

	)

1567 
	#ADC_CSR_DOVR2
 ((
uöt32_t
)0x00002000Ë

	)

1568 
	#ADC_CSR_AWD3
 ((
uöt32_t
)0x00010000Ë

	)

1569 
	#ADC_CSR_EOC3
 ((
uöt32_t
)0x00020000Ë

	)

1570 
	#ADC_CSR_JEOC3
 ((
uöt32_t
)0x00040000Ë

	)

1571 
	#ADC_CSR_JSTRT3
 ((
uöt32_t
)0x00080000Ë

	)

1572 
	#ADC_CSR_STRT3
 ((
uöt32_t
)0x00100000Ë

	)

1573 
	#ADC_CSR_DOVR3
 ((
uöt32_t
)0x00200000Ë

	)

1576 
	#ADC_CCR_MULTI
 ((
uöt32_t
)0x0000001FË

	)

1577 
	#ADC_CCR_MULTI_0
 ((
uöt32_t
)0x00000001Ë

	)

1578 
	#ADC_CCR_MULTI_1
 ((
uöt32_t
)0x00000002Ë

	)

1579 
	#ADC_CCR_MULTI_2
 ((
uöt32_t
)0x00000004Ë

	)

1580 
	#ADC_CCR_MULTI_3
 ((
uöt32_t
)0x00000008Ë

	)

1581 
	#ADC_CCR_MULTI_4
 ((
uöt32_t
)0x00000010Ë

	)

1582 
	#ADC_CCR_DELAY
 ((
uöt32_t
)0x00000F00Ë

	)

1583 
	#ADC_CCR_DELAY_0
 ((
uöt32_t
)0x00000100Ë

	)

1584 
	#ADC_CCR_DELAY_1
 ((
uöt32_t
)0x00000200Ë

	)

1585 
	#ADC_CCR_DELAY_2
 ((
uöt32_t
)0x00000400Ë

	)

1586 
	#ADC_CCR_DELAY_3
 ((
uöt32_t
)0x00000800Ë

	)

1587 
	#ADC_CCR_DDS
 ((
uöt32_t
)0x00002000Ë

	)

1588 
	#ADC_CCR_DMA
 ((
uöt32_t
)0x0000C000Ë

	)

1589 
	#ADC_CCR_DMA_0
 ((
uöt32_t
)0x00004000Ë

	)

1590 
	#ADC_CCR_DMA_1
 ((
uöt32_t
)0x00008000Ë

	)

1591 
	#ADC_CCR_ADCPRE
 ((
uöt32_t
)0x00030000Ë

	)

1592 
	#ADC_CCR_ADCPRE_0
 ((
uöt32_t
)0x00010000Ë

	)

1593 
	#ADC_CCR_ADCPRE_1
 ((
uöt32_t
)0x00020000Ë

	)

1594 
	#ADC_CCR_VBATE
 ((
uöt32_t
)0x00400000Ë

	)

1595 
	#ADC_CCR_TSVREFE
 ((
uöt32_t
)0x00800000Ë

	)

1598 
	#ADC_CDR_DATA1
 ((
uöt32_t
)0x0000FFFFË

	)

1599 
	#ADC_CDR_DATA2
 ((
uöt32_t
)0xFFFF0000Ë

	)

1608 
	#CAN_MCR_INRQ
 ((
uöt16_t
)0x0001Ë

	)

1609 
	#CAN_MCR_SLEEP
 ((
uöt16_t
)0x0002Ë

	)

1610 
	#CAN_MCR_TXFP
 ((
uöt16_t
)0x0004Ë

	)

1611 
	#CAN_MCR_RFLM
 ((
uöt16_t
)0x0008Ë

	)

1612 
	#CAN_MCR_NART
 ((
uöt16_t
)0x0010Ë

	)

1613 
	#CAN_MCR_AWUM
 ((
uöt16_t
)0x0020Ë

	)

1614 
	#CAN_MCR_ABOM
 ((
uöt16_t
)0x0040Ë

	)

1615 
	#CAN_MCR_TTCM
 ((
uöt16_t
)0x0080Ë

	)

1616 
	#CAN_MCR_RESET
 ((
uöt16_t
)0x8000Ë

	)

1619 
	#CAN_MSR_INAK
 ((
uöt16_t
)0x0001Ë

	)

1620 
	#CAN_MSR_SLAK
 ((
uöt16_t
)0x0002Ë

	)

1621 
	#CAN_MSR_ERRI
 ((
uöt16_t
)0x0004Ë

	)

1622 
	#CAN_MSR_WKUI
 ((
uöt16_t
)0x0008Ë

	)

1623 
	#CAN_MSR_SLAKI
 ((
uöt16_t
)0x0010Ë

	)

1624 
	#CAN_MSR_TXM
 ((
uöt16_t
)0x0100Ë

	)

1625 
	#CAN_MSR_RXM
 ((
uöt16_t
)0x0200Ë

	)

1626 
	#CAN_MSR_SAMP
 ((
uöt16_t
)0x0400Ë

	)

1627 
	#CAN_MSR_RX
 ((
uöt16_t
)0x0800Ë

	)

1630 
	#CAN_TSR_RQCP0
 ((
uöt32_t
)0x00000001Ë

	)

1631 
	#CAN_TSR_TXOK0
 ((
uöt32_t
)0x00000002Ë

	)

1632 
	#CAN_TSR_ALST0
 ((
uöt32_t
)0x00000004Ë

	)

1633 
	#CAN_TSR_TERR0
 ((
uöt32_t
)0x00000008Ë

	)

1634 
	#CAN_TSR_ABRQ0
 ((
uöt32_t
)0x00000080Ë

	)

1635 
	#CAN_TSR_RQCP1
 ((
uöt32_t
)0x00000100Ë

	)

1636 
	#CAN_TSR_TXOK1
 ((
uöt32_t
)0x00000200Ë

	)

1637 
	#CAN_TSR_ALST1
 ((
uöt32_t
)0x00000400Ë

	)

1638 
	#CAN_TSR_TERR1
 ((
uöt32_t
)0x00000800Ë

	)

1639 
	#CAN_TSR_ABRQ1
 ((
uöt32_t
)0x00008000Ë

	)

1640 
	#CAN_TSR_RQCP2
 ((
uöt32_t
)0x00010000Ë

	)

1641 
	#CAN_TSR_TXOK2
 ((
uöt32_t
)0x00020000Ë

	)

1642 
	#CAN_TSR_ALST2
 ((
uöt32_t
)0x00040000Ë

	)

1643 
	#CAN_TSR_TERR2
 ((
uöt32_t
)0x00080000Ë

	)

1644 
	#CAN_TSR_ABRQ2
 ((
uöt32_t
)0x00800000Ë

	)

1645 
	#CAN_TSR_CODE
 ((
uöt32_t
)0x03000000Ë

	)

1647 
	#CAN_TSR_TME
 ((
uöt32_t
)0x1C000000Ë

	)

1648 
	#CAN_TSR_TME0
 ((
uöt32_t
)0x04000000Ë

	)

1649 
	#CAN_TSR_TME1
 ((
uöt32_t
)0x08000000Ë

	)

1650 
	#CAN_TSR_TME2
 ((
uöt32_t
)0x10000000Ë

	)

1652 
	#CAN_TSR_LOW
 ((
uöt32_t
)0xE0000000Ë

	)

1653 
	#CAN_TSR_LOW0
 ((
uöt32_t
)0x20000000Ë

	)

1654 
	#CAN_TSR_LOW1
 ((
uöt32_t
)0x40000000Ë

	)

1655 
	#CAN_TSR_LOW2
 ((
uöt32_t
)0x80000000Ë

	)

1658 
	#CAN_RF0R_FMP0
 ((
uöt8_t
)0x03Ë

	)

1659 
	#CAN_RF0R_FULL0
 ((
uöt8_t
)0x08Ë

	)

1660 
	#CAN_RF0R_FOVR0
 ((
uöt8_t
)0x10Ë

	)

1661 
	#CAN_RF0R_RFOM0
 ((
uöt8_t
)0x20Ë

	)

1664 
	#CAN_RF1R_FMP1
 ((
uöt8_t
)0x03Ë

	)

1665 
	#CAN_RF1R_FULL1
 ((
uöt8_t
)0x08Ë

	)

1666 
	#CAN_RF1R_FOVR1
 ((
uöt8_t
)0x10Ë

	)

1667 
	#CAN_RF1R_RFOM1
 ((
uöt8_t
)0x20Ë

	)

1670 
	#CAN_IER_TMEIE
 ((
uöt32_t
)0x00000001Ë

	)

1671 
	#CAN_IER_FMPIE0
 ((
uöt32_t
)0x00000002Ë

	)

1672 
	#CAN_IER_FFIE0
 ((
uöt32_t
)0x00000004Ë

	)

1673 
	#CAN_IER_FOVIE0
 ((
uöt32_t
)0x00000008Ë

	)

1674 
	#CAN_IER_FMPIE1
 ((
uöt32_t
)0x00000010Ë

	)

1675 
	#CAN_IER_FFIE1
 ((
uöt32_t
)0x00000020Ë

	)

1676 
	#CAN_IER_FOVIE1
 ((
uöt32_t
)0x00000040Ë

	)

1677 
	#CAN_IER_EWGIE
 ((
uöt32_t
)0x00000100Ë

	)

1678 
	#CAN_IER_EPVIE
 ((
uöt32_t
)0x00000200Ë

	)

1679 
	#CAN_IER_BOFIE
 ((
uöt32_t
)0x00000400Ë

	)

1680 
	#CAN_IER_LECIE
 ((
uöt32_t
)0x00000800Ë

	)

1681 
	#CAN_IER_ERRIE
 ((
uöt32_t
)0x00008000Ë

	)

1682 
	#CAN_IER_WKUIE
 ((
uöt32_t
)0x00010000Ë

	)

1683 
	#CAN_IER_SLKIE
 ((
uöt32_t
)0x00020000Ë

	)

1686 
	#CAN_ESR_EWGF
 ((
uöt32_t
)0x00000001Ë

	)

1687 
	#CAN_ESR_EPVF
 ((
uöt32_t
)0x00000002Ë

	)

1688 
	#CAN_ESR_BOFF
 ((
uöt32_t
)0x00000004Ë

	)

1690 
	#CAN_ESR_LEC
 ((
uöt32_t
)0x00000070Ë

	)

1691 
	#CAN_ESR_LEC_0
 ((
uöt32_t
)0x00000010Ë

	)

1692 
	#CAN_ESR_LEC_1
 ((
uöt32_t
)0x00000020Ë

	)

1693 
	#CAN_ESR_LEC_2
 ((
uöt32_t
)0x00000040Ë

	)

1695 
	#CAN_ESR_TEC
 ((
uöt32_t
)0x00FF0000Ë

	)

1696 
	#CAN_ESR_REC
 ((
uöt32_t
)0xFF000000Ë

	)

1699 
	#CAN_BTR_BRP
 ((
uöt32_t
)0x000003FFË

	)

1700 
	#CAN_BTR_TS1
 ((
uöt32_t
)0x000F0000Ë

	)

1701 
	#CAN_BTR_TS2
 ((
uöt32_t
)0x00700000Ë

	)

1702 
	#CAN_BTR_SJW
 ((
uöt32_t
)0x03000000Ë

	)

1703 
	#CAN_BTR_LBKM
 ((
uöt32_t
)0x40000000Ë

	)

1704 
	#CAN_BTR_SILM
 ((
uöt32_t
)0x80000000Ë

	)

1708 
	#CAN_TI0R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

1709 
	#CAN_TI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

1710 
	#CAN_TI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

1711 
	#CAN_TI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

1712 
	#CAN_TI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

1715 
	#CAN_TDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

1716 
	#CAN_TDT0R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

1717 
	#CAN_TDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

1720 
	#CAN_TDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

1721 
	#CAN_TDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

1722 
	#CAN_TDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

1723 
	#CAN_TDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

1726 
	#CAN_TDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

1727 
	#CAN_TDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

1728 
	#CAN_TDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

1729 
	#CAN_TDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

1732 
	#CAN_TI1R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

1733 
	#CAN_TI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

1734 
	#CAN_TI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

1735 
	#CAN_TI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

1736 
	#CAN_TI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

1739 
	#CAN_TDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

1740 
	#CAN_TDT1R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

1741 
	#CAN_TDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

1744 
	#CAN_TDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

1745 
	#CAN_TDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

1746 
	#CAN_TDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

1747 
	#CAN_TDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

1750 
	#CAN_TDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

1751 
	#CAN_TDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

1752 
	#CAN_TDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

1753 
	#CAN_TDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

1756 
	#CAN_TI2R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

1757 
	#CAN_TI2R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

1758 
	#CAN_TI2R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

1759 
	#CAN_TI2R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

1760 
	#CAN_TI2R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

1763 
	#CAN_TDT2R_DLC
 ((
uöt32_t
)0x0000000FË

	)

1764 
	#CAN_TDT2R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

1765 
	#CAN_TDT2R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

1768 
	#CAN_TDL2R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

1769 
	#CAN_TDL2R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

1770 
	#CAN_TDL2R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

1771 
	#CAN_TDL2R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

1774 
	#CAN_TDH2R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

1775 
	#CAN_TDH2R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

1776 
	#CAN_TDH2R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

1777 
	#CAN_TDH2R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

1780 
	#CAN_RI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

1781 
	#CAN_RI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

1782 
	#CAN_RI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

1783 
	#CAN_RI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

1786 
	#CAN_RDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

1787 
	#CAN_RDT0R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

1788 
	#CAN_RDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

1791 
	#CAN_RDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

1792 
	#CAN_RDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

1793 
	#CAN_RDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

1794 
	#CAN_RDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

1797 
	#CAN_RDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

1798 
	#CAN_RDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

1799 
	#CAN_RDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

1800 
	#CAN_RDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

1803 
	#CAN_RI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

1804 
	#CAN_RI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

1805 
	#CAN_RI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

1806 
	#CAN_RI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

1809 
	#CAN_RDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

1810 
	#CAN_RDT1R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

1811 
	#CAN_RDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

1814 
	#CAN_RDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

1815 
	#CAN_RDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

1816 
	#CAN_RDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

1817 
	#CAN_RDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

1820 
	#CAN_RDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

1821 
	#CAN_RDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

1822 
	#CAN_RDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

1823 
	#CAN_RDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

1827 
	#CAN_FMR_FINIT
 ((
uöt8_t
)0x01Ë

	)

1830 
	#CAN_FM1R_FBM
 ((
uöt16_t
)0x3FFFË

	)

1831 
	#CAN_FM1R_FBM0
 ((
uöt16_t
)0x0001Ë

	)

1832 
	#CAN_FM1R_FBM1
 ((
uöt16_t
)0x0002Ë

	)

1833 
	#CAN_FM1R_FBM2
 ((
uöt16_t
)0x0004Ë

	)

1834 
	#CAN_FM1R_FBM3
 ((
uöt16_t
)0x0008Ë

	)

1835 
	#CAN_FM1R_FBM4
 ((
uöt16_t
)0x0010Ë

	)

1836 
	#CAN_FM1R_FBM5
 ((
uöt16_t
)0x0020Ë

	)

1837 
	#CAN_FM1R_FBM6
 ((
uöt16_t
)0x0040Ë

	)

1838 
	#CAN_FM1R_FBM7
 ((
uöt16_t
)0x0080Ë

	)

1839 
	#CAN_FM1R_FBM8
 ((
uöt16_t
)0x0100Ë

	)

1840 
	#CAN_FM1R_FBM9
 ((
uöt16_t
)0x0200Ë

	)

1841 
	#CAN_FM1R_FBM10
 ((
uöt16_t
)0x0400Ë

	)

1842 
	#CAN_FM1R_FBM11
 ((
uöt16_t
)0x0800Ë

	)

1843 
	#CAN_FM1R_FBM12
 ((
uöt16_t
)0x1000Ë

	)

1844 
	#CAN_FM1R_FBM13
 ((
uöt16_t
)0x2000Ë

	)

1847 
	#CAN_FS1R_FSC
 ((
uöt16_t
)0x3FFFË

	)

1848 
	#CAN_FS1R_FSC0
 ((
uöt16_t
)0x0001Ë

	)

1849 
	#CAN_FS1R_FSC1
 ((
uöt16_t
)0x0002Ë

	)

1850 
	#CAN_FS1R_FSC2
 ((
uöt16_t
)0x0004Ë

	)

1851 
	#CAN_FS1R_FSC3
 ((
uöt16_t
)0x0008Ë

	)

1852 
	#CAN_FS1R_FSC4
 ((
uöt16_t
)0x0010Ë

	)

1853 
	#CAN_FS1R_FSC5
 ((
uöt16_t
)0x0020Ë

	)

1854 
	#CAN_FS1R_FSC6
 ((
uöt16_t
)0x0040Ë

	)

1855 
	#CAN_FS1R_FSC7
 ((
uöt16_t
)0x0080Ë

	)

1856 
	#CAN_FS1R_FSC8
 ((
uöt16_t
)0x0100Ë

	)

1857 
	#CAN_FS1R_FSC9
 ((
uöt16_t
)0x0200Ë

	)

1858 
	#CAN_FS1R_FSC10
 ((
uöt16_t
)0x0400Ë

	)

1859 
	#CAN_FS1R_FSC11
 ((
uöt16_t
)0x0800Ë

	)

1860 
	#CAN_FS1R_FSC12
 ((
uöt16_t
)0x1000Ë

	)

1861 
	#CAN_FS1R_FSC13
 ((
uöt16_t
)0x2000Ë

	)

1864 
	#CAN_FFA1R_FFA
 ((
uöt16_t
)0x3FFFË

	)

1865 
	#CAN_FFA1R_FFA0
 ((
uöt16_t
)0x0001Ë

	)

1866 
	#CAN_FFA1R_FFA1
 ((
uöt16_t
)0x0002Ë

	)

1867 
	#CAN_FFA1R_FFA2
 ((
uöt16_t
)0x0004Ë

	)

1868 
	#CAN_FFA1R_FFA3
 ((
uöt16_t
)0x0008Ë

	)

1869 
	#CAN_FFA1R_FFA4
 ((
uöt16_t
)0x0010Ë

	)

1870 
	#CAN_FFA1R_FFA5
 ((
uöt16_t
)0x0020Ë

	)

1871 
	#CAN_FFA1R_FFA6
 ((
uöt16_t
)0x0040Ë

	)

1872 
	#CAN_FFA1R_FFA7
 ((
uöt16_t
)0x0080Ë

	)

1873 
	#CAN_FFA1R_FFA8
 ((
uöt16_t
)0x0100Ë

	)

1874 
	#CAN_FFA1R_FFA9
 ((
uöt16_t
)0x0200Ë

	)

1875 
	#CAN_FFA1R_FFA10
 ((
uöt16_t
)0x0400Ë

	)

1876 
	#CAN_FFA1R_FFA11
 ((
uöt16_t
)0x0800Ë

	)

1877 
	#CAN_FFA1R_FFA12
 ((
uöt16_t
)0x1000Ë

	)

1878 
	#CAN_FFA1R_FFA13
 ((
uöt16_t
)0x2000Ë

	)

1881 
	#CAN_FA1R_FACT
 ((
uöt16_t
)0x3FFFË

	)

1882 
	#CAN_FA1R_FACT0
 ((
uöt16_t
)0x0001Ë

	)

1883 
	#CAN_FA1R_FACT1
 ((
uöt16_t
)0x0002Ë

	)

1884 
	#CAN_FA1R_FACT2
 ((
uöt16_t
)0x0004Ë

	)

1885 
	#CAN_FA1R_FACT3
 ((
uöt16_t
)0x0008Ë

	)

1886 
	#CAN_FA1R_FACT4
 ((
uöt16_t
)0x0010Ë

	)

1887 
	#CAN_FA1R_FACT5
 ((
uöt16_t
)0x0020Ë

	)

1888 
	#CAN_FA1R_FACT6
 ((
uöt16_t
)0x0040Ë

	)

1889 
	#CAN_FA1R_FACT7
 ((
uöt16_t
)0x0080Ë

	)

1890 
	#CAN_FA1R_FACT8
 ((
uöt16_t
)0x0100Ë

	)

1891 
	#CAN_FA1R_FACT9
 ((
uöt16_t
)0x0200Ë

	)

1892 
	#CAN_FA1R_FACT10
 ((
uöt16_t
)0x0400Ë

	)

1893 
	#CAN_FA1R_FACT11
 ((
uöt16_t
)0x0800Ë

	)

1894 
	#CAN_FA1R_FACT12
 ((
uöt16_t
)0x1000Ë

	)

1895 
	#CAN_FA1R_FACT13
 ((
uöt16_t
)0x2000Ë

	)

1898 
	#CAN_F0R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

1899 
	#CAN_F0R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

1900 
	#CAN_F0R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

1901 
	#CAN_F0R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

1902 
	#CAN_F0R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

1903 
	#CAN_F0R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

1904 
	#CAN_F0R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

1905 
	#CAN_F0R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

1906 
	#CAN_F0R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

1907 
	#CAN_F0R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

1908 
	#CAN_F0R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

1909 
	#CAN_F0R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

1910 
	#CAN_F0R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

1911 
	#CAN_F0R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

1912 
	#CAN_F0R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

1913 
	#CAN_F0R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

1914 
	#CAN_F0R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

1915 
	#CAN_F0R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

1916 
	#CAN_F0R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

1917 
	#CAN_F0R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

1918 
	#CAN_F0R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

1919 
	#CAN_F0R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

1920 
	#CAN_F0R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

1921 
	#CAN_F0R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

1922 
	#CAN_F0R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

1923 
	#CAN_F0R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

1924 
	#CAN_F0R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

1925 
	#CAN_F0R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

1926 
	#CAN_F0R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

1927 
	#CAN_F0R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

1928 
	#CAN_F0R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

1929 
	#CAN_F0R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

1932 
	#CAN_F1R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

1933 
	#CAN_F1R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

1934 
	#CAN_F1R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

1935 
	#CAN_F1R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

1936 
	#CAN_F1R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

1937 
	#CAN_F1R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

1938 
	#CAN_F1R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

1939 
	#CAN_F1R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

1940 
	#CAN_F1R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

1941 
	#CAN_F1R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

1942 
	#CAN_F1R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

1943 
	#CAN_F1R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

1944 
	#CAN_F1R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

1945 
	#CAN_F1R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

1946 
	#CAN_F1R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

1947 
	#CAN_F1R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

1948 
	#CAN_F1R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

1949 
	#CAN_F1R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

1950 
	#CAN_F1R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

1951 
	#CAN_F1R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

1952 
	#CAN_F1R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

1953 
	#CAN_F1R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

1954 
	#CAN_F1R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

1955 
	#CAN_F1R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

1956 
	#CAN_F1R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

1957 
	#CAN_F1R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

1958 
	#CAN_F1R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

1959 
	#CAN_F1R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

1960 
	#CAN_F1R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

1961 
	#CAN_F1R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

1962 
	#CAN_F1R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

1963 
	#CAN_F1R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

1966 
	#CAN_F2R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

1967 
	#CAN_F2R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

1968 
	#CAN_F2R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

1969 
	#CAN_F2R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

1970 
	#CAN_F2R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

1971 
	#CAN_F2R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

1972 
	#CAN_F2R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

1973 
	#CAN_F2R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

1974 
	#CAN_F2R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

1975 
	#CAN_F2R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

1976 
	#CAN_F2R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

1977 
	#CAN_F2R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

1978 
	#CAN_F2R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

1979 
	#CAN_F2R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

1980 
	#CAN_F2R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

1981 
	#CAN_F2R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

1982 
	#CAN_F2R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

1983 
	#CAN_F2R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

1984 
	#CAN_F2R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

1985 
	#CAN_F2R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

1986 
	#CAN_F2R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

1987 
	#CAN_F2R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

1988 
	#CAN_F2R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

1989 
	#CAN_F2R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

1990 
	#CAN_F2R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

1991 
	#CAN_F2R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

1992 
	#CAN_F2R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

1993 
	#CAN_F2R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

1994 
	#CAN_F2R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

1995 
	#CAN_F2R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

1996 
	#CAN_F2R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

1997 
	#CAN_F2R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2000 
	#CAN_F3R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2001 
	#CAN_F3R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2002 
	#CAN_F3R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2003 
	#CAN_F3R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2004 
	#CAN_F3R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2005 
	#CAN_F3R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2006 
	#CAN_F3R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2007 
	#CAN_F3R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2008 
	#CAN_F3R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2009 
	#CAN_F3R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2010 
	#CAN_F3R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2011 
	#CAN_F3R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2012 
	#CAN_F3R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2013 
	#CAN_F3R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2014 
	#CAN_F3R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2015 
	#CAN_F3R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2016 
	#CAN_F3R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2017 
	#CAN_F3R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2018 
	#CAN_F3R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2019 
	#CAN_F3R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2020 
	#CAN_F3R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2021 
	#CAN_F3R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2022 
	#CAN_F3R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2023 
	#CAN_F3R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2024 
	#CAN_F3R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2025 
	#CAN_F3R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2026 
	#CAN_F3R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2027 
	#CAN_F3R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2028 
	#CAN_F3R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2029 
	#CAN_F3R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2030 
	#CAN_F3R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2031 
	#CAN_F3R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2034 
	#CAN_F4R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2035 
	#CAN_F4R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2036 
	#CAN_F4R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2037 
	#CAN_F4R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2038 
	#CAN_F4R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2039 
	#CAN_F4R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2040 
	#CAN_F4R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2041 
	#CAN_F4R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2042 
	#CAN_F4R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2043 
	#CAN_F4R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2044 
	#CAN_F4R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2045 
	#CAN_F4R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2046 
	#CAN_F4R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2047 
	#CAN_F4R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2048 
	#CAN_F4R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2049 
	#CAN_F4R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2050 
	#CAN_F4R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2051 
	#CAN_F4R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2052 
	#CAN_F4R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2053 
	#CAN_F4R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2054 
	#CAN_F4R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2055 
	#CAN_F4R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2056 
	#CAN_F4R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2057 
	#CAN_F4R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2058 
	#CAN_F4R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2059 
	#CAN_F4R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2060 
	#CAN_F4R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2061 
	#CAN_F4R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2062 
	#CAN_F4R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2063 
	#CAN_F4R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2064 
	#CAN_F4R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2065 
	#CAN_F4R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2068 
	#CAN_F5R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2069 
	#CAN_F5R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2070 
	#CAN_F5R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2071 
	#CAN_F5R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2072 
	#CAN_F5R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2073 
	#CAN_F5R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2074 
	#CAN_F5R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2075 
	#CAN_F5R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2076 
	#CAN_F5R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2077 
	#CAN_F5R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2078 
	#CAN_F5R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2079 
	#CAN_F5R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2080 
	#CAN_F5R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2081 
	#CAN_F5R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2082 
	#CAN_F5R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2083 
	#CAN_F5R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2084 
	#CAN_F5R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2085 
	#CAN_F5R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2086 
	#CAN_F5R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2087 
	#CAN_F5R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2088 
	#CAN_F5R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2089 
	#CAN_F5R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2090 
	#CAN_F5R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2091 
	#CAN_F5R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2092 
	#CAN_F5R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2093 
	#CAN_F5R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2094 
	#CAN_F5R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2095 
	#CAN_F5R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2096 
	#CAN_F5R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2097 
	#CAN_F5R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2098 
	#CAN_F5R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2099 
	#CAN_F5R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2102 
	#CAN_F6R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2103 
	#CAN_F6R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2104 
	#CAN_F6R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2105 
	#CAN_F6R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2106 
	#CAN_F6R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2107 
	#CAN_F6R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2108 
	#CAN_F6R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2109 
	#CAN_F6R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2110 
	#CAN_F6R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2111 
	#CAN_F6R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2112 
	#CAN_F6R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2113 
	#CAN_F6R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2114 
	#CAN_F6R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2115 
	#CAN_F6R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2116 
	#CAN_F6R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2117 
	#CAN_F6R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2118 
	#CAN_F6R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2119 
	#CAN_F6R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2120 
	#CAN_F6R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2121 
	#CAN_F6R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2122 
	#CAN_F6R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2123 
	#CAN_F6R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2124 
	#CAN_F6R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2125 
	#CAN_F6R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2126 
	#CAN_F6R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2127 
	#CAN_F6R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2128 
	#CAN_F6R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2129 
	#CAN_F6R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2130 
	#CAN_F6R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2131 
	#CAN_F6R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2132 
	#CAN_F6R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2133 
	#CAN_F6R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2136 
	#CAN_F7R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2137 
	#CAN_F7R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2138 
	#CAN_F7R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2139 
	#CAN_F7R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2140 
	#CAN_F7R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2141 
	#CAN_F7R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2142 
	#CAN_F7R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2143 
	#CAN_F7R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2144 
	#CAN_F7R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2145 
	#CAN_F7R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2146 
	#CAN_F7R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2147 
	#CAN_F7R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2148 
	#CAN_F7R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2149 
	#CAN_F7R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2150 
	#CAN_F7R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2151 
	#CAN_F7R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2152 
	#CAN_F7R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2153 
	#CAN_F7R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2154 
	#CAN_F7R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2155 
	#CAN_F7R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2156 
	#CAN_F7R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2157 
	#CAN_F7R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2158 
	#CAN_F7R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2159 
	#CAN_F7R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2160 
	#CAN_F7R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2161 
	#CAN_F7R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2162 
	#CAN_F7R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2163 
	#CAN_F7R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2164 
	#CAN_F7R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2165 
	#CAN_F7R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2166 
	#CAN_F7R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2167 
	#CAN_F7R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2170 
	#CAN_F8R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2171 
	#CAN_F8R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2172 
	#CAN_F8R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2173 
	#CAN_F8R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2174 
	#CAN_F8R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2175 
	#CAN_F8R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2176 
	#CAN_F8R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2177 
	#CAN_F8R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2178 
	#CAN_F8R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2179 
	#CAN_F8R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2180 
	#CAN_F8R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2181 
	#CAN_F8R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2182 
	#CAN_F8R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2183 
	#CAN_F8R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2184 
	#CAN_F8R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2185 
	#CAN_F8R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2186 
	#CAN_F8R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2187 
	#CAN_F8R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2188 
	#CAN_F8R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2189 
	#CAN_F8R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2190 
	#CAN_F8R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2191 
	#CAN_F8R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2192 
	#CAN_F8R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2193 
	#CAN_F8R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2194 
	#CAN_F8R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2195 
	#CAN_F8R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2196 
	#CAN_F8R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2197 
	#CAN_F8R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2198 
	#CAN_F8R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2199 
	#CAN_F8R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2200 
	#CAN_F8R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2201 
	#CAN_F8R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2204 
	#CAN_F9R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2205 
	#CAN_F9R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2206 
	#CAN_F9R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2207 
	#CAN_F9R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2208 
	#CAN_F9R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2209 
	#CAN_F9R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2210 
	#CAN_F9R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2211 
	#CAN_F9R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2212 
	#CAN_F9R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2213 
	#CAN_F9R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2214 
	#CAN_F9R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2215 
	#CAN_F9R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2216 
	#CAN_F9R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2217 
	#CAN_F9R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2218 
	#CAN_F9R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2219 
	#CAN_F9R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2220 
	#CAN_F9R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2221 
	#CAN_F9R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2222 
	#CAN_F9R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2223 
	#CAN_F9R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2224 
	#CAN_F9R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2225 
	#CAN_F9R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2226 
	#CAN_F9R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2227 
	#CAN_F9R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2228 
	#CAN_F9R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2229 
	#CAN_F9R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2230 
	#CAN_F9R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2231 
	#CAN_F9R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2232 
	#CAN_F9R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2233 
	#CAN_F9R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2234 
	#CAN_F9R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2235 
	#CAN_F9R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2238 
	#CAN_F10R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2239 
	#CAN_F10R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2240 
	#CAN_F10R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2241 
	#CAN_F10R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2242 
	#CAN_F10R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2243 
	#CAN_F10R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2244 
	#CAN_F10R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2245 
	#CAN_F10R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2246 
	#CAN_F10R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2247 
	#CAN_F10R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2248 
	#CAN_F10R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2249 
	#CAN_F10R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2250 
	#CAN_F10R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2251 
	#CAN_F10R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2252 
	#CAN_F10R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2253 
	#CAN_F10R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2254 
	#CAN_F10R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2255 
	#CAN_F10R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2256 
	#CAN_F10R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2257 
	#CAN_F10R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2258 
	#CAN_F10R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2259 
	#CAN_F10R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2260 
	#CAN_F10R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2261 
	#CAN_F10R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2262 
	#CAN_F10R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2263 
	#CAN_F10R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2264 
	#CAN_F10R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2265 
	#CAN_F10R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2266 
	#CAN_F10R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2267 
	#CAN_F10R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2268 
	#CAN_F10R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2269 
	#CAN_F10R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2272 
	#CAN_F11R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2273 
	#CAN_F11R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2274 
	#CAN_F11R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2275 
	#CAN_F11R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2276 
	#CAN_F11R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2277 
	#CAN_F11R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2278 
	#CAN_F11R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2279 
	#CAN_F11R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2280 
	#CAN_F11R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2281 
	#CAN_F11R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2282 
	#CAN_F11R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2283 
	#CAN_F11R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2284 
	#CAN_F11R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2285 
	#CAN_F11R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2286 
	#CAN_F11R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2287 
	#CAN_F11R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2288 
	#CAN_F11R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2289 
	#CAN_F11R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2290 
	#CAN_F11R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2291 
	#CAN_F11R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2292 
	#CAN_F11R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2293 
	#CAN_F11R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2294 
	#CAN_F11R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2295 
	#CAN_F11R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2296 
	#CAN_F11R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2297 
	#CAN_F11R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2298 
	#CAN_F11R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2299 
	#CAN_F11R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2300 
	#CAN_F11R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2301 
	#CAN_F11R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2302 
	#CAN_F11R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2303 
	#CAN_F11R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2306 
	#CAN_F12R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2307 
	#CAN_F12R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2308 
	#CAN_F12R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2309 
	#CAN_F12R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2310 
	#CAN_F12R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2311 
	#CAN_F12R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2312 
	#CAN_F12R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2313 
	#CAN_F12R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2314 
	#CAN_F12R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2315 
	#CAN_F12R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2316 
	#CAN_F12R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2317 
	#CAN_F12R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2318 
	#CAN_F12R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2319 
	#CAN_F12R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2320 
	#CAN_F12R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2321 
	#CAN_F12R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2322 
	#CAN_F12R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2323 
	#CAN_F12R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2324 
	#CAN_F12R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2325 
	#CAN_F12R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2326 
	#CAN_F12R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2327 
	#CAN_F12R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2328 
	#CAN_F12R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2329 
	#CAN_F12R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2330 
	#CAN_F12R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2331 
	#CAN_F12R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2332 
	#CAN_F12R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2333 
	#CAN_F12R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2334 
	#CAN_F12R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2335 
	#CAN_F12R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2336 
	#CAN_F12R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2337 
	#CAN_F12R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2340 
	#CAN_F13R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2341 
	#CAN_F13R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2342 
	#CAN_F13R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2343 
	#CAN_F13R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2344 
	#CAN_F13R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2345 
	#CAN_F13R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2346 
	#CAN_F13R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2347 
	#CAN_F13R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2348 
	#CAN_F13R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2349 
	#CAN_F13R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2350 
	#CAN_F13R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2351 
	#CAN_F13R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2352 
	#CAN_F13R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2353 
	#CAN_F13R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2354 
	#CAN_F13R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2355 
	#CAN_F13R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2356 
	#CAN_F13R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2357 
	#CAN_F13R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2358 
	#CAN_F13R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2359 
	#CAN_F13R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2360 
	#CAN_F13R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2361 
	#CAN_F13R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2362 
	#CAN_F13R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2363 
	#CAN_F13R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2364 
	#CAN_F13R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2365 
	#CAN_F13R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2366 
	#CAN_F13R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2367 
	#CAN_F13R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2368 
	#CAN_F13R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2369 
	#CAN_F13R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2370 
	#CAN_F13R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2371 
	#CAN_F13R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2374 
	#CAN_F0R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2375 
	#CAN_F0R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2376 
	#CAN_F0R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2377 
	#CAN_F0R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2378 
	#CAN_F0R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2379 
	#CAN_F0R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2380 
	#CAN_F0R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2381 
	#CAN_F0R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2382 
	#CAN_F0R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2383 
	#CAN_F0R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2384 
	#CAN_F0R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2385 
	#CAN_F0R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2386 
	#CAN_F0R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2387 
	#CAN_F0R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2388 
	#CAN_F0R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2389 
	#CAN_F0R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2390 
	#CAN_F0R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2391 
	#CAN_F0R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2392 
	#CAN_F0R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2393 
	#CAN_F0R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2394 
	#CAN_F0R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2395 
	#CAN_F0R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2396 
	#CAN_F0R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2397 
	#CAN_F0R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2398 
	#CAN_F0R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2399 
	#CAN_F0R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2400 
	#CAN_F0R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2401 
	#CAN_F0R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2402 
	#CAN_F0R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2403 
	#CAN_F0R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2404 
	#CAN_F0R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2405 
	#CAN_F0R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2408 
	#CAN_F1R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2409 
	#CAN_F1R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2410 
	#CAN_F1R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2411 
	#CAN_F1R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2412 
	#CAN_F1R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2413 
	#CAN_F1R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2414 
	#CAN_F1R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2415 
	#CAN_F1R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2416 
	#CAN_F1R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2417 
	#CAN_F1R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2418 
	#CAN_F1R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2419 
	#CAN_F1R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2420 
	#CAN_F1R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2421 
	#CAN_F1R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2422 
	#CAN_F1R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2423 
	#CAN_F1R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2424 
	#CAN_F1R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2425 
	#CAN_F1R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2426 
	#CAN_F1R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2427 
	#CAN_F1R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2428 
	#CAN_F1R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2429 
	#CAN_F1R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2430 
	#CAN_F1R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2431 
	#CAN_F1R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2432 
	#CAN_F1R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2433 
	#CAN_F1R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2434 
	#CAN_F1R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2435 
	#CAN_F1R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2436 
	#CAN_F1R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2437 
	#CAN_F1R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2438 
	#CAN_F1R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2439 
	#CAN_F1R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2442 
	#CAN_F2R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2443 
	#CAN_F2R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2444 
	#CAN_F2R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2445 
	#CAN_F2R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2446 
	#CAN_F2R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2447 
	#CAN_F2R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2448 
	#CAN_F2R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2449 
	#CAN_F2R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2450 
	#CAN_F2R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2451 
	#CAN_F2R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2452 
	#CAN_F2R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2453 
	#CAN_F2R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2454 
	#CAN_F2R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2455 
	#CAN_F2R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2456 
	#CAN_F2R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2457 
	#CAN_F2R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2458 
	#CAN_F2R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2459 
	#CAN_F2R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2460 
	#CAN_F2R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2461 
	#CAN_F2R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2462 
	#CAN_F2R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2463 
	#CAN_F2R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2464 
	#CAN_F2R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2465 
	#CAN_F2R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2466 
	#CAN_F2R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2467 
	#CAN_F2R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2468 
	#CAN_F2R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2469 
	#CAN_F2R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2470 
	#CAN_F2R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2471 
	#CAN_F2R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2472 
	#CAN_F2R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2473 
	#CAN_F2R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2476 
	#CAN_F3R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2477 
	#CAN_F3R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2478 
	#CAN_F3R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2479 
	#CAN_F3R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2480 
	#CAN_F3R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2481 
	#CAN_F3R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2482 
	#CAN_F3R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2483 
	#CAN_F3R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2484 
	#CAN_F3R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2485 
	#CAN_F3R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2486 
	#CAN_F3R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2487 
	#CAN_F3R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2488 
	#CAN_F3R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2489 
	#CAN_F3R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2490 
	#CAN_F3R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2491 
	#CAN_F3R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2492 
	#CAN_F3R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2493 
	#CAN_F3R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2494 
	#CAN_F3R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2495 
	#CAN_F3R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2496 
	#CAN_F3R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2497 
	#CAN_F3R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2498 
	#CAN_F3R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2499 
	#CAN_F3R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2500 
	#CAN_F3R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2501 
	#CAN_F3R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2502 
	#CAN_F3R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2503 
	#CAN_F3R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2504 
	#CAN_F3R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2505 
	#CAN_F3R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2506 
	#CAN_F3R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2507 
	#CAN_F3R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2510 
	#CAN_F4R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2511 
	#CAN_F4R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2512 
	#CAN_F4R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2513 
	#CAN_F4R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2514 
	#CAN_F4R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2515 
	#CAN_F4R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2516 
	#CAN_F4R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2517 
	#CAN_F4R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2518 
	#CAN_F4R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2519 
	#CAN_F4R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2520 
	#CAN_F4R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2521 
	#CAN_F4R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2522 
	#CAN_F4R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2523 
	#CAN_F4R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2524 
	#CAN_F4R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2525 
	#CAN_F4R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2526 
	#CAN_F4R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2527 
	#CAN_F4R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2528 
	#CAN_F4R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2529 
	#CAN_F4R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2530 
	#CAN_F4R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2531 
	#CAN_F4R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2532 
	#CAN_F4R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2533 
	#CAN_F4R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2534 
	#CAN_F4R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2535 
	#CAN_F4R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2536 
	#CAN_F4R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2537 
	#CAN_F4R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2538 
	#CAN_F4R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2539 
	#CAN_F4R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2540 
	#CAN_F4R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2541 
	#CAN_F4R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2544 
	#CAN_F5R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2545 
	#CAN_F5R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2546 
	#CAN_F5R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2547 
	#CAN_F5R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2548 
	#CAN_F5R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2549 
	#CAN_F5R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2550 
	#CAN_F5R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2551 
	#CAN_F5R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2552 
	#CAN_F5R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2553 
	#CAN_F5R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2554 
	#CAN_F5R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2555 
	#CAN_F5R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2556 
	#CAN_F5R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2557 
	#CAN_F5R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2558 
	#CAN_F5R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2559 
	#CAN_F5R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2560 
	#CAN_F5R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2561 
	#CAN_F5R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2562 
	#CAN_F5R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2563 
	#CAN_F5R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2564 
	#CAN_F5R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2565 
	#CAN_F5R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2566 
	#CAN_F5R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2567 
	#CAN_F5R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2568 
	#CAN_F5R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2569 
	#CAN_F5R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2570 
	#CAN_F5R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2571 
	#CAN_F5R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2572 
	#CAN_F5R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2573 
	#CAN_F5R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2574 
	#CAN_F5R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2575 
	#CAN_F5R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2578 
	#CAN_F6R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2579 
	#CAN_F6R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2580 
	#CAN_F6R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2581 
	#CAN_F6R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2582 
	#CAN_F6R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2583 
	#CAN_F6R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2584 
	#CAN_F6R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2585 
	#CAN_F6R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2586 
	#CAN_F6R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2587 
	#CAN_F6R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2588 
	#CAN_F6R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2589 
	#CAN_F6R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2590 
	#CAN_F6R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2591 
	#CAN_F6R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2592 
	#CAN_F6R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2593 
	#CAN_F6R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2594 
	#CAN_F6R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2595 
	#CAN_F6R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2596 
	#CAN_F6R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2597 
	#CAN_F6R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2598 
	#CAN_F6R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2599 
	#CAN_F6R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2600 
	#CAN_F6R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2601 
	#CAN_F6R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2602 
	#CAN_F6R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2603 
	#CAN_F6R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2604 
	#CAN_F6R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2605 
	#CAN_F6R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2606 
	#CAN_F6R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2607 
	#CAN_F6R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2608 
	#CAN_F6R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2609 
	#CAN_F6R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2612 
	#CAN_F7R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2613 
	#CAN_F7R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2614 
	#CAN_F7R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2615 
	#CAN_F7R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2616 
	#CAN_F7R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2617 
	#CAN_F7R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2618 
	#CAN_F7R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2619 
	#CAN_F7R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2620 
	#CAN_F7R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2621 
	#CAN_F7R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2622 
	#CAN_F7R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2623 
	#CAN_F7R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2624 
	#CAN_F7R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2625 
	#CAN_F7R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2626 
	#CAN_F7R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2627 
	#CAN_F7R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2628 
	#CAN_F7R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2629 
	#CAN_F7R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2630 
	#CAN_F7R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2631 
	#CAN_F7R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2632 
	#CAN_F7R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2633 
	#CAN_F7R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2634 
	#CAN_F7R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2635 
	#CAN_F7R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2636 
	#CAN_F7R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2637 
	#CAN_F7R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2638 
	#CAN_F7R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2639 
	#CAN_F7R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2640 
	#CAN_F7R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2641 
	#CAN_F7R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2642 
	#CAN_F7R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2643 
	#CAN_F7R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2646 
	#CAN_F8R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2647 
	#CAN_F8R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2648 
	#CAN_F8R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2649 
	#CAN_F8R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2650 
	#CAN_F8R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2651 
	#CAN_F8R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2652 
	#CAN_F8R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2653 
	#CAN_F8R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2654 
	#CAN_F8R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2655 
	#CAN_F8R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2656 
	#CAN_F8R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2657 
	#CAN_F8R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2658 
	#CAN_F8R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2659 
	#CAN_F8R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2660 
	#CAN_F8R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2661 
	#CAN_F8R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2662 
	#CAN_F8R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2663 
	#CAN_F8R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2664 
	#CAN_F8R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2665 
	#CAN_F8R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2666 
	#CAN_F8R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2667 
	#CAN_F8R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2668 
	#CAN_F8R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2669 
	#CAN_F8R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2670 
	#CAN_F8R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2671 
	#CAN_F8R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2672 
	#CAN_F8R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2673 
	#CAN_F8R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2674 
	#CAN_F8R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2675 
	#CAN_F8R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2676 
	#CAN_F8R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2677 
	#CAN_F8R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2680 
	#CAN_F9R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2681 
	#CAN_F9R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2682 
	#CAN_F9R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2683 
	#CAN_F9R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2684 
	#CAN_F9R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2685 
	#CAN_F9R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2686 
	#CAN_F9R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2687 
	#CAN_F9R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2688 
	#CAN_F9R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2689 
	#CAN_F9R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2690 
	#CAN_F9R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2691 
	#CAN_F9R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2692 
	#CAN_F9R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2693 
	#CAN_F9R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2694 
	#CAN_F9R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2695 
	#CAN_F9R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2696 
	#CAN_F9R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2697 
	#CAN_F9R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2698 
	#CAN_F9R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2699 
	#CAN_F9R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2700 
	#CAN_F9R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2701 
	#CAN_F9R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2702 
	#CAN_F9R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2703 
	#CAN_F9R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2704 
	#CAN_F9R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2705 
	#CAN_F9R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2706 
	#CAN_F9R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2707 
	#CAN_F9R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2708 
	#CAN_F9R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2709 
	#CAN_F9R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2710 
	#CAN_F9R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2711 
	#CAN_F9R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2714 
	#CAN_F10R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2715 
	#CAN_F10R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2716 
	#CAN_F10R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2717 
	#CAN_F10R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2718 
	#CAN_F10R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2719 
	#CAN_F10R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2720 
	#CAN_F10R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2721 
	#CAN_F10R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2722 
	#CAN_F10R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2723 
	#CAN_F10R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2724 
	#CAN_F10R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2725 
	#CAN_F10R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2726 
	#CAN_F10R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2727 
	#CAN_F10R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2728 
	#CAN_F10R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2729 
	#CAN_F10R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2730 
	#CAN_F10R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2731 
	#CAN_F10R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2732 
	#CAN_F10R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2733 
	#CAN_F10R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2734 
	#CAN_F10R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2735 
	#CAN_F10R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2736 
	#CAN_F10R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2737 
	#CAN_F10R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2738 
	#CAN_F10R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2739 
	#CAN_F10R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2740 
	#CAN_F10R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2741 
	#CAN_F10R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2742 
	#CAN_F10R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2743 
	#CAN_F10R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2744 
	#CAN_F10R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2745 
	#CAN_F10R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2748 
	#CAN_F11R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2749 
	#CAN_F11R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2750 
	#CAN_F11R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2751 
	#CAN_F11R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2752 
	#CAN_F11R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2753 
	#CAN_F11R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2754 
	#CAN_F11R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2755 
	#CAN_F11R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2756 
	#CAN_F11R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2757 
	#CAN_F11R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2758 
	#CAN_F11R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2759 
	#CAN_F11R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2760 
	#CAN_F11R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2761 
	#CAN_F11R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2762 
	#CAN_F11R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2763 
	#CAN_F11R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2764 
	#CAN_F11R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2765 
	#CAN_F11R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2766 
	#CAN_F11R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2767 
	#CAN_F11R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2768 
	#CAN_F11R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2769 
	#CAN_F11R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2770 
	#CAN_F11R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2771 
	#CAN_F11R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2772 
	#CAN_F11R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2773 
	#CAN_F11R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2774 
	#CAN_F11R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2775 
	#CAN_F11R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2776 
	#CAN_F11R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2777 
	#CAN_F11R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2778 
	#CAN_F11R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2779 
	#CAN_F11R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2782 
	#CAN_F12R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2783 
	#CAN_F12R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2784 
	#CAN_F12R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2785 
	#CAN_F12R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2786 
	#CAN_F12R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2787 
	#CAN_F12R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2788 
	#CAN_F12R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2789 
	#CAN_F12R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2790 
	#CAN_F12R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2791 
	#CAN_F12R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2792 
	#CAN_F12R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2793 
	#CAN_F12R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2794 
	#CAN_F12R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2795 
	#CAN_F12R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2796 
	#CAN_F12R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2797 
	#CAN_F12R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2798 
	#CAN_F12R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2799 
	#CAN_F12R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2800 
	#CAN_F12R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2801 
	#CAN_F12R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2802 
	#CAN_F12R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2803 
	#CAN_F12R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2804 
	#CAN_F12R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2805 
	#CAN_F12R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2806 
	#CAN_F12R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2807 
	#CAN_F12R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2808 
	#CAN_F12R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2809 
	#CAN_F12R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2810 
	#CAN_F12R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2811 
	#CAN_F12R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2812 
	#CAN_F12R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2813 
	#CAN_F12R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2816 
	#CAN_F13R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2817 
	#CAN_F13R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2818 
	#CAN_F13R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2819 
	#CAN_F13R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2820 
	#CAN_F13R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2821 
	#CAN_F13R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2822 
	#CAN_F13R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2823 
	#CAN_F13R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2824 
	#CAN_F13R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2825 
	#CAN_F13R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2826 
	#CAN_F13R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2827 
	#CAN_F13R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2828 
	#CAN_F13R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2829 
	#CAN_F13R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2830 
	#CAN_F13R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2831 
	#CAN_F13R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2832 
	#CAN_F13R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2833 
	#CAN_F13R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2834 
	#CAN_F13R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2835 
	#CAN_F13R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2836 
	#CAN_F13R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2837 
	#CAN_F13R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2838 
	#CAN_F13R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2839 
	#CAN_F13R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2840 
	#CAN_F13R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2841 
	#CAN_F13R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2842 
	#CAN_F13R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2843 
	#CAN_F13R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2844 
	#CAN_F13R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2845 
	#CAN_F13R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2846 
	#CAN_F13R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2847 
	#CAN_F13R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2855 
	#CRC_DR_DR
 ((
uöt32_t
)0xFFFFFFFFË

	)

2859 
	#CRC_IDR_IDR
 ((
uöt8_t
)0xFFË

	)

2863 
	#CRC_CR_RESET
 ((
uöt8_t
)0x01Ë

	)

2871 
	#CRYP_CR_ALGODIR
 ((
uöt32_t
)0x00000004)

	)

2873 
	#CRYP_CR_ALGOMODE
 ((
uöt32_t
)0x00000038)

	)

2874 
	#CRYP_CR_ALGOMODE_0
 ((
uöt32_t
)0x00000008)

	)

2875 
	#CRYP_CR_ALGOMODE_1
 ((
uöt32_t
)0x00000010)

	)

2876 
	#CRYP_CR_ALGOMODE_2
 ((
uöt32_t
)0x00000020)

	)

2877 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
uöt32_t
)0x00000000)

	)

2878 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
uöt32_t
)0x00000008)

	)

2879 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
uöt32_t
)0x00000010)

	)

2880 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
uöt32_t
)0x00000018)

	)

2881 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
uöt32_t
)0x00000020)

	)

2882 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
uöt32_t
)0x00000028)

	)

2883 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
uöt32_t
)0x00000030)

	)

2884 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
uöt32_t
)0x00000038)

	)

2886 
	#CRYP_CR_DATATYPE
 ((
uöt32_t
)0x000000C0)

	)

2887 
	#CRYP_CR_DATATYPE_0
 ((
uöt32_t
)0x00000040)

	)

2888 
	#CRYP_CR_DATATYPE_1
 ((
uöt32_t
)0x00000080)

	)

2889 
	#CRYP_CR_KEYSIZE
 ((
uöt32_t
)0x00000300)

	)

2890 
	#CRYP_CR_KEYSIZE_0
 ((
uöt32_t
)0x00000100)

	)

2891 
	#CRYP_CR_KEYSIZE_1
 ((
uöt32_t
)0x00000200)

	)

2892 
	#CRYP_CR_FFLUSH
 ((
uöt32_t
)0x00004000)

	)

2893 
	#CRYP_CR_CRYPEN
 ((
uöt32_t
)0x00008000)

	)

2895 
	#CRYP_SR_IFEM
 ((
uöt32_t
)0x00000001)

	)

2896 
	#CRYP_SR_IFNF
 ((
uöt32_t
)0x00000002)

	)

2897 
	#CRYP_SR_OFNE
 ((
uöt32_t
)0x00000004)

	)

2898 
	#CRYP_SR_OFFU
 ((
uöt32_t
)0x00000008)

	)

2899 
	#CRYP_SR_BUSY
 ((
uöt32_t
)0x00000010)

	)

2901 
	#CRYP_DMACR_DIEN
 ((
uöt32_t
)0x00000001)

	)

2902 
	#CRYP_DMACR_DOEN
 ((
uöt32_t
)0x00000002)

	)

2904 
	#CRYP_IMSCR_INIM
 ((
uöt32_t
)0x00000001)

	)

2905 
	#CRYP_IMSCR_OUTIM
 ((
uöt32_t
)0x00000002)

	)

2907 
	#CRYP_RISR_OUTRIS
 ((
uöt32_t
)0x00000001)

	)

2908 
	#CRYP_RISR_INRIS
 ((
uöt32_t
)0x00000002)

	)

2910 
	#CRYP_MISR_INMIS
 ((
uöt32_t
)0x00000001)

	)

2911 
	#CRYP_MISR_OUTMIS
 ((
uöt32_t
)0x00000002)

	)

2919 
	#DAC_CR_EN1
 ((
uöt32_t
)0x00000001Ë

	)

2920 
	#DAC_CR_BOFF1
 ((
uöt32_t
)0x00000002Ë

	)

2921 
	#DAC_CR_TEN1
 ((
uöt32_t
)0x00000004Ë

	)

2923 
	#DAC_CR_TSEL1
 ((
uöt32_t
)0x00000038Ë

	)

2924 
	#DAC_CR_TSEL1_0
 ((
uöt32_t
)0x00000008Ë

	)

2925 
	#DAC_CR_TSEL1_1
 ((
uöt32_t
)0x00000010Ë

	)

2926 
	#DAC_CR_TSEL1_2
 ((
uöt32_t
)0x00000020Ë

	)

2928 
	#DAC_CR_WAVE1
 ((
uöt32_t
)0x000000C0Ë

	)

2929 
	#DAC_CR_WAVE1_0
 ((
uöt32_t
)0x00000040Ë

	)

2930 
	#DAC_CR_WAVE1_1
 ((
uöt32_t
)0x00000080Ë

	)

2932 
	#DAC_CR_MAMP1
 ((
uöt32_t
)0x00000F00Ë

	)

2933 
	#DAC_CR_MAMP1_0
 ((
uöt32_t
)0x00000100Ë

	)

2934 
	#DAC_CR_MAMP1_1
 ((
uöt32_t
)0x00000200Ë

	)

2935 
	#DAC_CR_MAMP1_2
 ((
uöt32_t
)0x00000400Ë

	)

2936 
	#DAC_CR_MAMP1_3
 ((
uöt32_t
)0x00000800Ë

	)

2938 
	#DAC_CR_DMAEN1
 ((
uöt32_t
)0x00001000Ë

	)

2939 
	#DAC_CR_EN2
 ((
uöt32_t
)0x00010000Ë

	)

2940 
	#DAC_CR_BOFF2
 ((
uöt32_t
)0x00020000Ë

	)

2941 
	#DAC_CR_TEN2
 ((
uöt32_t
)0x00040000Ë

	)

2943 
	#DAC_CR_TSEL2
 ((
uöt32_t
)0x00380000Ë

	)

2944 
	#DAC_CR_TSEL2_0
 ((
uöt32_t
)0x00080000Ë

	)

2945 
	#DAC_CR_TSEL2_1
 ((
uöt32_t
)0x00100000Ë

	)

2946 
	#DAC_CR_TSEL2_2
 ((
uöt32_t
)0x00200000Ë

	)

2948 
	#DAC_CR_WAVE2
 ((
uöt32_t
)0x00C00000Ë

	)

2949 
	#DAC_CR_WAVE2_0
 ((
uöt32_t
)0x00400000Ë

	)

2950 
	#DAC_CR_WAVE2_1
 ((
uöt32_t
)0x00800000Ë

	)

2952 
	#DAC_CR_MAMP2
 ((
uöt32_t
)0x0F000000Ë

	)

2953 
	#DAC_CR_MAMP2_0
 ((
uöt32_t
)0x01000000Ë

	)

2954 
	#DAC_CR_MAMP2_1
 ((
uöt32_t
)0x02000000Ë

	)

2955 
	#DAC_CR_MAMP2_2
 ((
uöt32_t
)0x04000000Ë

	)

2956 
	#DAC_CR_MAMP2_3
 ((
uöt32_t
)0x08000000Ë

	)

2958 
	#DAC_CR_DMAEN2
 ((
uöt32_t
)0x10000000Ë

	)

2961 
	#DAC_SWTRIGR_SWTRIG1
 ((
uöt8_t
)0x01Ë

	)

2962 
	#DAC_SWTRIGR_SWTRIG2
 ((
uöt8_t
)0x02Ë

	)

2965 
	#DAC_DHR12R1_DACC1DHR
 ((
uöt16_t
)0x0FFFË

	)

2968 
	#DAC_DHR12L1_DACC1DHR
 ((
uöt16_t
)0xFFF0Ë

	)

2971 
	#DAC_DHR8R1_DACC1DHR
 ((
uöt8_t
)0xFFË

	)

2974 
	#DAC_DHR12R2_DACC2DHR
 ((
uöt16_t
)0x0FFFË

	)

2977 
	#DAC_DHR12L2_DACC2DHR
 ((
uöt16_t
)0xFFF0Ë

	)

2980 
	#DAC_DHR8R2_DACC2DHR
 ((
uöt8_t
)0xFFË

	)

2983 
	#DAC_DHR12RD_DACC1DHR
 ((
uöt32_t
)0x00000FFFË

	)

2984 
	#DAC_DHR12RD_DACC2DHR
 ((
uöt32_t
)0x0FFF0000Ë

	)

2987 
	#DAC_DHR12LD_DACC1DHR
 ((
uöt32_t
)0x0000FFF0Ë

	)

2988 
	#DAC_DHR12LD_DACC2DHR
 ((
uöt32_t
)0xFFF00000Ë

	)

2991 
	#DAC_DHR8RD_DACC1DHR
 ((
uöt16_t
)0x00FFË

	)

2992 
	#DAC_DHR8RD_DACC2DHR
 ((
uöt16_t
)0xFF00Ë

	)

2995 
	#DAC_DOR1_DACC1DOR
 ((
uöt16_t
)0x0FFFË

	)

2998 
	#DAC_DOR2_DACC2DOR
 ((
uöt16_t
)0x0FFFË

	)

3001 
	#DAC_SR_DMAUDR1
 ((
uöt32_t
)0x00002000Ë

	)

3002 
	#DAC_SR_DMAUDR2
 ((
uöt32_t
)0x20000000Ë

	)

3016 
	#DCMI_CR_CAPTURE
 ((
uöt32_t
)0x00000001)

	)

3017 
	#DCMI_CR_CM
 ((
uöt32_t
)0x00000002)

	)

3018 
	#DCMI_CR_CROP
 ((
uöt32_t
)0x00000004)

	)

3019 
	#DCMI_CR_JPEG
 ((
uöt32_t
)0x00000008)

	)

3020 
	#DCMI_CR_ESS
 ((
uöt32_t
)0x00000010)

	)

3021 
	#DCMI_CR_PCKPOL
 ((
uöt32_t
)0x00000020)

	)

3022 
	#DCMI_CR_HSPOL
 ((
uöt32_t
)0x00000040)

	)

3023 
	#DCMI_CR_VSPOL
 ((
uöt32_t
)0x00000080)

	)

3024 
	#DCMI_CR_FCRC_0
 ((
uöt32_t
)0x00000100)

	)

3025 
	#DCMI_CR_FCRC_1
 ((
uöt32_t
)0x00000200)

	)

3026 
	#DCMI_CR_EDM_0
 ((
uöt32_t
)0x00000400)

	)

3027 
	#DCMI_CR_EDM_1
 ((
uöt32_t
)0x00000800)

	)

3028 
	#DCMI_CR_CRE
 ((
uöt32_t
)0x00001000)

	)

3029 
	#DCMI_CR_ENABLE
 ((
uöt32_t
)0x00004000)

	)

3032 
	#DCMI_SR_HSYNC
 ((
uöt32_t
)0x00000001)

	)

3033 
	#DCMI_SR_VSYNC
 ((
uöt32_t
)0x00000002)

	)

3034 
	#DCMI_SR_FNE
 ((
uöt32_t
)0x00000004)

	)

3037 
	#DCMI_RISR_FRAME_RIS
 ((
uöt32_t
)0x00000001)

	)

3038 
	#DCMI_RISR_OVF_RIS
 ((
uöt32_t
)0x00000002)

	)

3039 
	#DCMI_RISR_ERR_RIS
 ((
uöt32_t
)0x00000004)

	)

3040 
	#DCMI_RISR_VSYNC_RIS
 ((
uöt32_t
)0x00000008)

	)

3041 
	#DCMI_RISR_LINE_RIS
 ((
uöt32_t
)0x00000010)

	)

3044 
	#DCMI_IER_FRAME_IE
 ((
uöt32_t
)0x00000001)

	)

3045 
	#DCMI_IER_OVF_IE
 ((
uöt32_t
)0x00000002)

	)

3046 
	#DCMI_IER_ERR_IE
 ((
uöt32_t
)0x00000004)

	)

3047 
	#DCMI_IER_VSYNC_IE
 ((
uöt32_t
)0x00000008)

	)

3048 
	#DCMI_IER_LINE_IE
 ((
uöt32_t
)0x00000010)

	)

3051 
	#DCMI_MISR_FRAME_MIS
 ((
uöt32_t
)0x00000001)

	)

3052 
	#DCMI_MISR_OVF_MIS
 ((
uöt32_t
)0x00000002)

	)

3053 
	#DCMI_MISR_ERR_MIS
 ((
uöt32_t
)0x00000004)

	)

3054 
	#DCMI_MISR_VSYNC_MIS
 ((
uöt32_t
)0x00000008)

	)

3055 
	#DCMI_MISR_LINE_MIS
 ((
uöt32_t
)0x00000010)

	)

3058 
	#DCMI_ICR_FRAME_ISC
 ((
uöt32_t
)0x00000001)

	)

3059 
	#DCMI_ICR_OVF_ISC
 ((
uöt32_t
)0x00000002)

	)

3060 
	#DCMI_ICR_ERR_ISC
 ((
uöt32_t
)0x00000004)

	)

3061 
	#DCMI_ICR_VSYNC_ISC
 ((
uöt32_t
)0x00000008)

	)

3062 
	#DCMI_ICR_LINE_ISC
 ((
uöt32_t
)0x00000010)

	)

3070 
	#DMA_SxCR_CHSEL
 ((
uöt32_t
)0x0E000000)

	)

3071 
	#DMA_SxCR_CHSEL_0
 ((
uöt32_t
)0x02000000)

	)

3072 
	#DMA_SxCR_CHSEL_1
 ((
uöt32_t
)0x04000000)

	)

3073 
	#DMA_SxCR_CHSEL_2
 ((
uöt32_t
)0x08000000)

	)

3074 
	#DMA_SxCR_MBURST
 ((
uöt32_t
)0x01800000)

	)

3075 
	#DMA_SxCR_MBURST_0
 ((
uöt32_t
)0x00800000)

	)

3076 
	#DMA_SxCR_MBURST_1
 ((
uöt32_t
)0x01000000)

	)

3077 
	#DMA_SxCR_PBURST
 ((
uöt32_t
)0x00600000)

	)

3078 
	#DMA_SxCR_PBURST_0
 ((
uöt32_t
)0x00200000)

	)

3079 
	#DMA_SxCR_PBURST_1
 ((
uöt32_t
)0x00400000)

	)

3080 
	#DMA_SxCR_ACK
 ((
uöt32_t
)0x00100000)

	)

3081 
	#DMA_SxCR_CT
 ((
uöt32_t
)0x00080000)

	)

3082 
	#DMA_SxCR_DBM
 ((
uöt32_t
)0x00040000)

	)

3083 
	#DMA_SxCR_PL
 ((
uöt32_t
)0x00030000)

	)

3084 
	#DMA_SxCR_PL_0
 ((
uöt32_t
)0x00010000)

	)

3085 
	#DMA_SxCR_PL_1
 ((
uöt32_t
)0x00020000)

	)

3086 
	#DMA_SxCR_PINCOS
 ((
uöt32_t
)0x00008000)

	)

3087 
	#DMA_SxCR_MSIZE
 ((
uöt32_t
)0x00006000)

	)

3088 
	#DMA_SxCR_MSIZE_0
 ((
uöt32_t
)0x00002000)

	)

3089 
	#DMA_SxCR_MSIZE_1
 ((
uöt32_t
)0x00004000)

	)

3090 
	#DMA_SxCR_PSIZE
 ((
uöt32_t
)0x00001800)

	)

3091 
	#DMA_SxCR_PSIZE_0
 ((
uöt32_t
)0x00000800)

	)

3092 
	#DMA_SxCR_PSIZE_1
 ((
uöt32_t
)0x00001000)

	)

3093 
	#DMA_SxCR_MINC
 ((
uöt32_t
)0x00000400)

	)

3094 
	#DMA_SxCR_PINC
 ((
uöt32_t
)0x00000200)

	)

3095 
	#DMA_SxCR_CIRC
 ((
uöt32_t
)0x00000100)

	)

3096 
	#DMA_SxCR_DIR
 ((
uöt32_t
)0x000000C0)

	)

3097 
	#DMA_SxCR_DIR_0
 ((
uöt32_t
)0x00000040)

	)

3098 
	#DMA_SxCR_DIR_1
 ((
uöt32_t
)0x00000080)

	)

3099 
	#DMA_SxCR_PFCTRL
 ((
uöt32_t
)0x00000020)

	)

3100 
	#DMA_SxCR_TCIE
 ((
uöt32_t
)0x00000010)

	)

3101 
	#DMA_SxCR_HTIE
 ((
uöt32_t
)0x00000008)

	)

3102 
	#DMA_SxCR_TEIE
 ((
uöt32_t
)0x00000004)

	)

3103 
	#DMA_SxCR_DMEIE
 ((
uöt32_t
)0x00000002)

	)

3104 
	#DMA_SxCR_EN
 ((
uöt32_t
)0x00000001)

	)

3107 
	#DMA_SxNDT
 ((
uöt32_t
)0x0000FFFF)

	)

3108 
	#DMA_SxNDT_0
 ((
uöt32_t
)0x00000001)

	)

3109 
	#DMA_SxNDT_1
 ((
uöt32_t
)0x00000002)

	)

3110 
	#DMA_SxNDT_2
 ((
uöt32_t
)0x00000004)

	)

3111 
	#DMA_SxNDT_3
 ((
uöt32_t
)0x00000008)

	)

3112 
	#DMA_SxNDT_4
 ((
uöt32_t
)0x00000010)

	)

3113 
	#DMA_SxNDT_5
 ((
uöt32_t
)0x00000020)

	)

3114 
	#DMA_SxNDT_6
 ((
uöt32_t
)0x00000040)

	)

3115 
	#DMA_SxNDT_7
 ((
uöt32_t
)0x00000080)

	)

3116 
	#DMA_SxNDT_8
 ((
uöt32_t
)0x00000100)

	)

3117 
	#DMA_SxNDT_9
 ((
uöt32_t
)0x00000200)

	)

3118 
	#DMA_SxNDT_10
 ((
uöt32_t
)0x00000400)

	)

3119 
	#DMA_SxNDT_11
 ((
uöt32_t
)0x00000800)

	)

3120 
	#DMA_SxNDT_12
 ((
uöt32_t
)0x00001000)

	)

3121 
	#DMA_SxNDT_13
 ((
uöt32_t
)0x00002000)

	)

3122 
	#DMA_SxNDT_14
 ((
uöt32_t
)0x00004000)

	)

3123 
	#DMA_SxNDT_15
 ((
uöt32_t
)0x00008000)

	)

3126 
	#DMA_SxFCR_FEIE
 ((
uöt32_t
)0x00000080)

	)

3127 
	#DMA_SxFCR_FS
 ((
uöt32_t
)0x00000038)

	)

3128 
	#DMA_SxFCR_FS_0
 ((
uöt32_t
)0x00000008)

	)

3129 
	#DMA_SxFCR_FS_1
 ((
uöt32_t
)0x00000010)

	)

3130 
	#DMA_SxFCR_FS_2
 ((
uöt32_t
)0x00000020)

	)

3131 
	#DMA_SxFCR_DMDIS
 ((
uöt32_t
)0x00000004)

	)

3132 
	#DMA_SxFCR_FTH
 ((
uöt32_t
)0x00000003)

	)

3133 
	#DMA_SxFCR_FTH_0
 ((
uöt32_t
)0x00000001)

	)

3134 
	#DMA_SxFCR_FTH_1
 ((
uöt32_t
)0x00000002)

	)

3137 
	#DMA_LISR_TCIF3
 ((
uöt32_t
)0x08000000)

	)

3138 
	#DMA_LISR_HTIF3
 ((
uöt32_t
)0x04000000)

	)

3139 
	#DMA_LISR_TEIF3
 ((
uöt32_t
)0x02000000)

	)

3140 
	#DMA_LISR_DMEIF3
 ((
uöt32_t
)0x01000000)

	)

3141 
	#DMA_LISR_FEIF3
 ((
uöt32_t
)0x00400000)

	)

3142 
	#DMA_LISR_TCIF2
 ((
uöt32_t
)0x00200000)

	)

3143 
	#DMA_LISR_HTIF2
 ((
uöt32_t
)0x00100000)

	)

3144 
	#DMA_LISR_TEIF2
 ((
uöt32_t
)0x00080000)

	)

3145 
	#DMA_LISR_DMEIF2
 ((
uöt32_t
)0x00040000)

	)

3146 
	#DMA_LISR_FEIF2
 ((
uöt32_t
)0x00010000)

	)

3147 
	#DMA_LISR_TCIF1
 ((
uöt32_t
)0x00000800)

	)

3148 
	#DMA_LISR_HTIF1
 ((
uöt32_t
)0x00000400)

	)

3149 
	#DMA_LISR_TEIF1
 ((
uöt32_t
)0x00000200)

	)

3150 
	#DMA_LISR_DMEIF1
 ((
uöt32_t
)0x00000100)

	)

3151 
	#DMA_LISR_FEIF1
 ((
uöt32_t
)0x00000040)

	)

3152 
	#DMA_LISR_TCIF0
 ((
uöt32_t
)0x00000020)

	)

3153 
	#DMA_LISR_HTIF0
 ((
uöt32_t
)0x00000010)

	)

3154 
	#DMA_LISR_TEIF0
 ((
uöt32_t
)0x00000008)

	)

3155 
	#DMA_LISR_DMEIF0
 ((
uöt32_t
)0x00000004)

	)

3156 
	#DMA_LISR_FEIF0
 ((
uöt32_t
)0x00000001)

	)

3159 
	#DMA_HISR_TCIF7
 ((
uöt32_t
)0x08000000)

	)

3160 
	#DMA_HISR_HTIF7
 ((
uöt32_t
)0x04000000)

	)

3161 
	#DMA_HISR_TEIF7
 ((
uöt32_t
)0x02000000)

	)

3162 
	#DMA_HISR_DMEIF7
 ((
uöt32_t
)0x01000000)

	)

3163 
	#DMA_HISR_FEIF7
 ((
uöt32_t
)0x00400000)

	)

3164 
	#DMA_HISR_TCIF6
 ((
uöt32_t
)0x00200000)

	)

3165 
	#DMA_HISR_HTIF6
 ((
uöt32_t
)0x00100000)

	)

3166 
	#DMA_HISR_TEIF6
 ((
uöt32_t
)0x00080000)

	)

3167 
	#DMA_HISR_DMEIF6
 ((
uöt32_t
)0x00040000)

	)

3168 
	#DMA_HISR_FEIF6
 ((
uöt32_t
)0x00010000)

	)

3169 
	#DMA_HISR_TCIF5
 ((
uöt32_t
)0x00000800)

	)

3170 
	#DMA_HISR_HTIF5
 ((
uöt32_t
)0x00000400)

	)

3171 
	#DMA_HISR_TEIF5
 ((
uöt32_t
)0x00000200)

	)

3172 
	#DMA_HISR_DMEIF5
 ((
uöt32_t
)0x00000100)

	)

3173 
	#DMA_HISR_FEIF5
 ((
uöt32_t
)0x00000040)

	)

3174 
	#DMA_HISR_TCIF4
 ((
uöt32_t
)0x00000020)

	)

3175 
	#DMA_HISR_HTIF4
 ((
uöt32_t
)0x00000010)

	)

3176 
	#DMA_HISR_TEIF4
 ((
uöt32_t
)0x00000008)

	)

3177 
	#DMA_HISR_DMEIF4
 ((
uöt32_t
)0x00000004)

	)

3178 
	#DMA_HISR_FEIF4
 ((
uöt32_t
)0x00000001)

	)

3181 
	#DMA_LIFCR_CTCIF3
 ((
uöt32_t
)0x08000000)

	)

3182 
	#DMA_LIFCR_CHTIF3
 ((
uöt32_t
)0x04000000)

	)

3183 
	#DMA_LIFCR_CTEIF3
 ((
uöt32_t
)0x02000000)

	)

3184 
	#DMA_LIFCR_CDMEIF3
 ((
uöt32_t
)0x01000000)

	)

3185 
	#DMA_LIFCR_CFEIF3
 ((
uöt32_t
)0x00400000)

	)

3186 
	#DMA_LIFCR_CTCIF2
 ((
uöt32_t
)0x00200000)

	)

3187 
	#DMA_LIFCR_CHTIF2
 ((
uöt32_t
)0x00100000)

	)

3188 
	#DMA_LIFCR_CTEIF2
 ((
uöt32_t
)0x00080000)

	)

3189 
	#DMA_LIFCR_CDMEIF2
 ((
uöt32_t
)0x00040000)

	)

3190 
	#DMA_LIFCR_CFEIF2
 ((
uöt32_t
)0x00010000)

	)

3191 
	#DMA_LIFCR_CTCIF1
 ((
uöt32_t
)0x00000800)

	)

3192 
	#DMA_LIFCR_CHTIF1
 ((
uöt32_t
)0x00000400)

	)

3193 
	#DMA_LIFCR_CTEIF1
 ((
uöt32_t
)0x00000200)

	)

3194 
	#DMA_LIFCR_CDMEIF1
 ((
uöt32_t
)0x00000100)

	)

3195 
	#DMA_LIFCR_CFEIF1
 ((
uöt32_t
)0x00000040)

	)

3196 
	#DMA_LIFCR_CTCIF0
 ((
uöt32_t
)0x00000020)

	)

3197 
	#DMA_LIFCR_CHTIF0
 ((
uöt32_t
)0x00000010)

	)

3198 
	#DMA_LIFCR_CTEIF0
 ((
uöt32_t
)0x00000008)

	)

3199 
	#DMA_LIFCR_CDMEIF0
 ((
uöt32_t
)0x00000004)

	)

3200 
	#DMA_LIFCR_CFEIF0
 ((
uöt32_t
)0x00000001)

	)

3203 
	#DMA_HIFCR_CTCIF7
 ((
uöt32_t
)0x08000000)

	)

3204 
	#DMA_HIFCR_CHTIF7
 ((
uöt32_t
)0x04000000)

	)

3205 
	#DMA_HIFCR_CTEIF7
 ((
uöt32_t
)0x02000000)

	)

3206 
	#DMA_HIFCR_CDMEIF7
 ((
uöt32_t
)0x01000000)

	)

3207 
	#DMA_HIFCR_CFEIF7
 ((
uöt32_t
)0x00400000)

	)

3208 
	#DMA_HIFCR_CTCIF6
 ((
uöt32_t
)0x00200000)

	)

3209 
	#DMA_HIFCR_CHTIF6
 ((
uöt32_t
)0x00100000)

	)

3210 
	#DMA_HIFCR_CTEIF6
 ((
uöt32_t
)0x00080000)

	)

3211 
	#DMA_HIFCR_CDMEIF6
 ((
uöt32_t
)0x00040000)

	)

3212 
	#DMA_HIFCR_CFEIF6
 ((
uöt32_t
)0x00010000)

	)

3213 
	#DMA_HIFCR_CTCIF5
 ((
uöt32_t
)0x00000800)

	)

3214 
	#DMA_HIFCR_CHTIF5
 ((
uöt32_t
)0x00000400)

	)

3215 
	#DMA_HIFCR_CTEIF5
 ((
uöt32_t
)0x00000200)

	)

3216 
	#DMA_HIFCR_CDMEIF5
 ((
uöt32_t
)0x00000100)

	)

3217 
	#DMA_HIFCR_CFEIF5
 ((
uöt32_t
)0x00000040)

	)

3218 
	#DMA_HIFCR_CTCIF4
 ((
uöt32_t
)0x00000020)

	)

3219 
	#DMA_HIFCR_CHTIF4
 ((
uöt32_t
)0x00000010)

	)

3220 
	#DMA_HIFCR_CTEIF4
 ((
uöt32_t
)0x00000008)

	)

3221 
	#DMA_HIFCR_CDMEIF4
 ((
uöt32_t
)0x00000004)

	)

3222 
	#DMA_HIFCR_CFEIF4
 ((
uöt32_t
)0x00000001)

	)

3230 
	#EXTI_IMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

3231 
	#EXTI_IMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

3232 
	#EXTI_IMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

3233 
	#EXTI_IMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

3234 
	#EXTI_IMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

3235 
	#EXTI_IMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

3236 
	#EXTI_IMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

3237 
	#EXTI_IMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

3238 
	#EXTI_IMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

3239 
	#EXTI_IMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

3240 
	#EXTI_IMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

3241 
	#EXTI_IMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

3242 
	#EXTI_IMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

3243 
	#EXTI_IMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

3244 
	#EXTI_IMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

3245 
	#EXTI_IMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

3246 
	#EXTI_IMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

3247 
	#EXTI_IMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

3248 
	#EXTI_IMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

3249 
	#EXTI_IMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

3252 
	#EXTI_EMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

3253 
	#EXTI_EMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

3254 
	#EXTI_EMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

3255 
	#EXTI_EMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

3256 
	#EXTI_EMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

3257 
	#EXTI_EMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

3258 
	#EXTI_EMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

3259 
	#EXTI_EMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

3260 
	#EXTI_EMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

3261 
	#EXTI_EMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

3262 
	#EXTI_EMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

3263 
	#EXTI_EMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

3264 
	#EXTI_EMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

3265 
	#EXTI_EMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

3266 
	#EXTI_EMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

3267 
	#EXTI_EMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

3268 
	#EXTI_EMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

3269 
	#EXTI_EMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

3270 
	#EXTI_EMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

3271 
	#EXTI_EMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

3274 
	#EXTI_RTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

3275 
	#EXTI_RTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

3276 
	#EXTI_RTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

3277 
	#EXTI_RTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

3278 
	#EXTI_RTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

3279 
	#EXTI_RTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

3280 
	#EXTI_RTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

3281 
	#EXTI_RTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

3282 
	#EXTI_RTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

3283 
	#EXTI_RTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

3284 
	#EXTI_RTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

3285 
	#EXTI_RTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

3286 
	#EXTI_RTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

3287 
	#EXTI_RTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

3288 
	#EXTI_RTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

3289 
	#EXTI_RTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

3290 
	#EXTI_RTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

3291 
	#EXTI_RTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

3292 
	#EXTI_RTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

3293 
	#EXTI_RTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

3296 
	#EXTI_FTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

3297 
	#EXTI_FTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

3298 
	#EXTI_FTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

3299 
	#EXTI_FTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

3300 
	#EXTI_FTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

3301 
	#EXTI_FTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

3302 
	#EXTI_FTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

3303 
	#EXTI_FTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

3304 
	#EXTI_FTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

3305 
	#EXTI_FTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

3306 
	#EXTI_FTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

3307 
	#EXTI_FTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

3308 
	#EXTI_FTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

3309 
	#EXTI_FTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

3310 
	#EXTI_FTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

3311 
	#EXTI_FTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

3312 
	#EXTI_FTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

3313 
	#EXTI_FTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

3314 
	#EXTI_FTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

3315 
	#EXTI_FTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

3318 
	#EXTI_SWIER_SWIER0
 ((
uöt32_t
)0x00000001Ë

	)

3319 
	#EXTI_SWIER_SWIER1
 ((
uöt32_t
)0x00000002Ë

	)

3320 
	#EXTI_SWIER_SWIER2
 ((
uöt32_t
)0x00000004Ë

	)

3321 
	#EXTI_SWIER_SWIER3
 ((
uöt32_t
)0x00000008Ë

	)

3322 
	#EXTI_SWIER_SWIER4
 ((
uöt32_t
)0x00000010Ë

	)

3323 
	#EXTI_SWIER_SWIER5
 ((
uöt32_t
)0x00000020Ë

	)

3324 
	#EXTI_SWIER_SWIER6
 ((
uöt32_t
)0x00000040Ë

	)

3325 
	#EXTI_SWIER_SWIER7
 ((
uöt32_t
)0x00000080Ë

	)

3326 
	#EXTI_SWIER_SWIER8
 ((
uöt32_t
)0x00000100Ë

	)

3327 
	#EXTI_SWIER_SWIER9
 ((
uöt32_t
)0x00000200Ë

	)

3328 
	#EXTI_SWIER_SWIER10
 ((
uöt32_t
)0x00000400Ë

	)

3329 
	#EXTI_SWIER_SWIER11
 ((
uöt32_t
)0x00000800Ë

	)

3330 
	#EXTI_SWIER_SWIER12
 ((
uöt32_t
)0x00001000Ë

	)

3331 
	#EXTI_SWIER_SWIER13
 ((
uöt32_t
)0x00002000Ë

	)

3332 
	#EXTI_SWIER_SWIER14
 ((
uöt32_t
)0x00004000Ë

	)

3333 
	#EXTI_SWIER_SWIER15
 ((
uöt32_t
)0x00008000Ë

	)

3334 
	#EXTI_SWIER_SWIER16
 ((
uöt32_t
)0x00010000Ë

	)

3335 
	#EXTI_SWIER_SWIER17
 ((
uöt32_t
)0x00020000Ë

	)

3336 
	#EXTI_SWIER_SWIER18
 ((
uöt32_t
)0x00040000Ë

	)

3337 
	#EXTI_SWIER_SWIER19
 ((
uöt32_t
)0x00080000Ë

	)

3340 
	#EXTI_PR_PR0
 ((
uöt32_t
)0x00000001Ë

	)

3341 
	#EXTI_PR_PR1
 ((
uöt32_t
)0x00000002Ë

	)

3342 
	#EXTI_PR_PR2
 ((
uöt32_t
)0x00000004Ë

	)

3343 
	#EXTI_PR_PR3
 ((
uöt32_t
)0x00000008Ë

	)

3344 
	#EXTI_PR_PR4
 ((
uöt32_t
)0x00000010Ë

	)

3345 
	#EXTI_PR_PR5
 ((
uöt32_t
)0x00000020Ë

	)

3346 
	#EXTI_PR_PR6
 ((
uöt32_t
)0x00000040Ë

	)

3347 
	#EXTI_PR_PR7
 ((
uöt32_t
)0x00000080Ë

	)

3348 
	#EXTI_PR_PR8
 ((
uöt32_t
)0x00000100Ë

	)

3349 
	#EXTI_PR_PR9
 ((
uöt32_t
)0x00000200Ë

	)

3350 
	#EXTI_PR_PR10
 ((
uöt32_t
)0x00000400Ë

	)

3351 
	#EXTI_PR_PR11
 ((
uöt32_t
)0x00000800Ë

	)

3352 
	#EXTI_PR_PR12
 ((
uöt32_t
)0x00001000Ë

	)

3353 
	#EXTI_PR_PR13
 ((
uöt32_t
)0x00002000Ë

	)

3354 
	#EXTI_PR_PR14
 ((
uöt32_t
)0x00004000Ë

	)

3355 
	#EXTI_PR_PR15
 ((
uöt32_t
)0x00008000Ë

	)

3356 
	#EXTI_PR_PR16
 ((
uöt32_t
)0x00010000Ë

	)

3357 
	#EXTI_PR_PR17
 ((
uöt32_t
)0x00020000Ë

	)

3358 
	#EXTI_PR_PR18
 ((
uöt32_t
)0x00040000Ë

	)

3359 
	#EXTI_PR_PR19
 ((
uöt32_t
)0x00080000Ë

	)

3367 
	#FLASH_ACR_LATENCY
 ((
uöt32_t
)0x00000007)

	)

3368 
	#FLASH_ACR_LATENCY_0WS
 ((
uöt32_t
)0x00000000)

	)

3369 
	#FLASH_ACR_LATENCY_1WS
 ((
uöt32_t
)0x00000001)

	)

3370 
	#FLASH_ACR_LATENCY_2WS
 ((
uöt32_t
)0x00000002)

	)

3371 
	#FLASH_ACR_LATENCY_3WS
 ((
uöt32_t
)0x00000003)

	)

3372 
	#FLASH_ACR_LATENCY_4WS
 ((
uöt32_t
)0x00000004)

	)

3373 
	#FLASH_ACR_LATENCY_5WS
 ((
uöt32_t
)0x00000005)

	)

3374 
	#FLASH_ACR_LATENCY_6WS
 ((
uöt32_t
)0x00000006)

	)

3375 
	#FLASH_ACR_LATENCY_7WS
 ((
uöt32_t
)0x00000007)

	)

3377 
	#FLASH_ACR_PRFTEN
 ((
uöt32_t
)0x00000100)

	)

3378 
	#FLASH_ACR_ICEN
 ((
uöt32_t
)0x00000200)

	)

3379 
	#FLASH_ACR_DCEN
 ((
uöt32_t
)0x00000400)

	)

3380 
	#FLASH_ACR_ICRST
 ((
uöt32_t
)0x00000800)

	)

3381 
	#FLASH_ACR_DCRST
 ((
uöt32_t
)0x00001000)

	)

3382 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C00)

	)

3383 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C03)

	)

3386 
	#FLASH_SR_EOP
 ((
uöt32_t
)0x00000001)

	)

3387 
	#FLASH_SR_SOP
 ((
uöt32_t
)0x00000002)

	)

3388 
	#FLASH_SR_WRPERR
 ((
uöt32_t
)0x00000010)

	)

3389 
	#FLASH_SR_PGAERR
 ((
uöt32_t
)0x00000020)

	)

3390 
	#FLASH_SR_PGPERR
 ((
uöt32_t
)0x00000040)

	)

3391 
	#FLASH_SR_PGSERR
 ((
uöt32_t
)0x00000080)

	)

3392 
	#FLASH_SR_BSY
 ((
uöt32_t
)0x00010000)

	)

3395 
	#FLASH_CR_PG
 ((
uöt32_t
)0x00000001)

	)

3396 
	#FLASH_CR_SER
 ((
uöt32_t
)0x00000002)

	)

3397 
	#FLASH_CR_MER
 ((
uöt32_t
)0x00000004)

	)

3398 
	#FLASH_CR_SNB_0
 ((
uöt32_t
)0x00000008)

	)

3399 
	#FLASH_CR_SNB_1
 ((
uöt32_t
)0x00000010)

	)

3400 
	#FLASH_CR_SNB_2
 ((
uöt32_t
)0x00000020)

	)

3401 
	#FLASH_CR_SNB_3
 ((
uöt32_t
)0x00000040)

	)

3402 
	#FLASH_CR_PSIZE_0
 ((
uöt32_t
)0x00000100)

	)

3403 
	#FLASH_CR_PSIZE_1
 ((
uöt32_t
)0x00000200)

	)

3404 
	#FLASH_CR_STRT
 ((
uöt32_t
)0x00010000)

	)

3405 
	#FLASH_CR_EOPIE
 ((
uöt32_t
)0x01000000)

	)

3406 
	#FLASH_CR_LOCK
 ((
uöt32_t
)0x80000000)

	)

3409 
	#FLASH_OPTCR_OPTLOCK
 ((
uöt32_t
)0x00000001)

	)

3410 
	#FLASH_OPTCR_OPTSTRT
 ((
uöt32_t
)0x00000002)

	)

3411 
	#FLASH_OPTCR_BOR_LEV_0
 ((
uöt32_t
)0x00000004)

	)

3412 
	#FLASH_OPTCR_BOR_LEV_1
 ((
uöt32_t
)0x00000008)

	)

3413 
	#FLASH_OPTCR_BOR_LEV
 ((
uöt32_t
)0x0000000C)

	)

3414 
	#FLASH_OPTCR_WDG_SW
 ((
uöt32_t
)0x00000020)

	)

3415 
	#FLASH_OPTCR_nRST_STOP
 ((
uöt32_t
)0x00000040)

	)

3416 
	#FLASH_OPTCR_nRST_STDBY
 ((
uöt32_t
)0x00000080)

	)

3417 
	#FLASH_OPTCR_RDP_0
 ((
uöt32_t
)0x00000100)

	)

3418 
	#FLASH_OPTCR_RDP_1
 ((
uöt32_t
)0x00000200)

	)

3419 
	#FLASH_OPTCR_RDP_2
 ((
uöt32_t
)0x00000400)

	)

3420 
	#FLASH_OPTCR_RDP_3
 ((
uöt32_t
)0x00000800)

	)

3421 
	#FLASH_OPTCR_RDP_4
 ((
uöt32_t
)0x00001000)

	)

3422 
	#FLASH_OPTCR_RDP_5
 ((
uöt32_t
)0x00002000)

	)

3423 
	#FLASH_OPTCR_RDP_6
 ((
uöt32_t
)0x00004000)

	)

3424 
	#FLASH_OPTCR_RDP_7
 ((
uöt32_t
)0x00008000)

	)

3425 
	#FLASH_OPTCR_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

3426 
	#FLASH_OPTCR_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

3427 
	#FLASH_OPTCR_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

3428 
	#FLASH_OPTCR_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

3429 
	#FLASH_OPTCR_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

3430 
	#FLASH_OPTCR_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

3431 
	#FLASH_OPTCR_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

3432 
	#FLASH_OPTCR_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

3433 
	#FLASH_OPTCR_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

3434 
	#FLASH_OPTCR_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

3435 
	#FLASH_OPTCR_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

3436 
	#FLASH_OPTCR_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

3444 
	#FSMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

3445 
	#FSMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

3447 
	#FSMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

3448 
	#FSMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

3449 
	#FSMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

3451 
	#FSMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

3452 
	#FSMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3453 
	#FSMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3455 
	#FSMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

3456 
	#FSMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

3457 
	#FSMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

3458 
	#FSMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

3459 
	#FSMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

3460 
	#FSMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

3461 
	#FSMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

3462 
	#FSMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

3463 
	#FSMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

3464 
	#FSMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

3467 
	#FSMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

3468 
	#FSMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

3470 
	#FSMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

3471 
	#FSMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

3472 
	#FSMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

3474 
	#FSMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

3475 
	#FSMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3476 
	#FSMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3478 
	#FSMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

3479 
	#FSMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

3480 
	#FSMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

3481 
	#FSMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

3482 
	#FSMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

3483 
	#FSMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

3484 
	#FSMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

3485 
	#FSMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

3486 
	#FSMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

3487 
	#FSMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

3490 
	#FSMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

3491 
	#FSMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

3493 
	#FSMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

3494 
	#FSMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

3495 
	#FSMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

3497 
	#FSMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

3498 
	#FSMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3499 
	#FSMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3501 
	#FSMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

3502 
	#FSMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

3503 
	#FSMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

3504 
	#FSMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

3505 
	#FSMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

3506 
	#FSMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

3507 
	#FSMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

3508 
	#FSMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

3509 
	#FSMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

3510 
	#FSMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

3513 
	#FSMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

3514 
	#FSMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

3516 
	#FSMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

3517 
	#FSMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

3518 
	#FSMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

3520 
	#FSMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

3521 
	#FSMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3522 
	#FSMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3524 
	#FSMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

3525 
	#FSMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

3526 
	#FSMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

3527 
	#FSMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

3528 
	#FSMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

3529 
	#FSMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

3530 
	#FSMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

3531 
	#FSMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

3532 
	#FSMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

3533 
	#FSMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

3536 
	#FSMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3537 
	#FSMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3538 
	#FSMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3539 
	#FSMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3540 
	#FSMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3542 
	#FSMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3543 
	#FSMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3544 
	#FSMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3545 
	#FSMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3546 
	#FSMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3548 
	#FSMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3549 
	#FSMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3550 
	#FSMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3551 
	#FSMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3552 
	#FSMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3554 
	#FSMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

3555 
	#FSMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

3556 
	#FSMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

3557 
	#FSMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

3558 
	#FSMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

3560 
	#FSMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3561 
	#FSMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3562 
	#FSMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3563 
	#FSMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3564 
	#FSMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3566 
	#FSMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3567 
	#FSMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3568 
	#FSMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3569 
	#FSMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3570 
	#FSMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3572 
	#FSMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3573 
	#FSMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3574 
	#FSMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3577 
	#FSMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3578 
	#FSMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3579 
	#FSMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3580 
	#FSMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3581 
	#FSMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3583 
	#FSMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3584 
	#FSMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3585 
	#FSMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3586 
	#FSMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3587 
	#FSMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3589 
	#FSMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3590 
	#FSMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3591 
	#FSMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3592 
	#FSMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3593 
	#FSMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3595 
	#FSMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

3596 
	#FSMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

3597 
	#FSMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

3598 
	#FSMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

3599 
	#FSMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

3601 
	#FSMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3602 
	#FSMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3603 
	#FSMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3604 
	#FSMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3605 
	#FSMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3607 
	#FSMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3608 
	#FSMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3609 
	#FSMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3610 
	#FSMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3611 
	#FSMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3613 
	#FSMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3614 
	#FSMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3615 
	#FSMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3618 
	#FSMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3619 
	#FSMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3620 
	#FSMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3621 
	#FSMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3622 
	#FSMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3624 
	#FSMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3625 
	#FSMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3626 
	#FSMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3627 
	#FSMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3628 
	#FSMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3630 
	#FSMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3631 
	#FSMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3632 
	#FSMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3633 
	#FSMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3634 
	#FSMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3636 
	#FSMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

3637 
	#FSMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

3638 
	#FSMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

3639 
	#FSMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

3640 
	#FSMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

3642 
	#FSMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3643 
	#FSMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3644 
	#FSMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3645 
	#FSMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3646 
	#FSMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3648 
	#FSMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3649 
	#FSMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3650 
	#FSMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3651 
	#FSMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3652 
	#FSMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3654 
	#FSMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3655 
	#FSMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3656 
	#FSMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3659 
	#FSMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3660 
	#FSMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3661 
	#FSMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3662 
	#FSMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3663 
	#FSMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3665 
	#FSMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3666 
	#FSMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3667 
	#FSMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3668 
	#FSMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3669 
	#FSMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3671 
	#FSMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3672 
	#FSMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3673 
	#FSMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3674 
	#FSMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3675 
	#FSMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3677 
	#FSMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

3678 
	#FSMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

3679 
	#FSMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

3680 
	#FSMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

3681 
	#FSMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

3683 
	#FSMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3684 
	#FSMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3685 
	#FSMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3686 
	#FSMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3687 
	#FSMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3689 
	#FSMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3690 
	#FSMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3691 
	#FSMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3692 
	#FSMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3693 
	#FSMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3695 
	#FSMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3696 
	#FSMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3697 
	#FSMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3700 
	#FSMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3701 
	#FSMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3702 
	#FSMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3703 
	#FSMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3704 
	#FSMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3706 
	#FSMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3707 
	#FSMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3708 
	#FSMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3709 
	#FSMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3710 
	#FSMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3712 
	#FSMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3713 
	#FSMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3714 
	#FSMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3715 
	#FSMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3716 
	#FSMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3718 
	#FSMC_BWTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3719 
	#FSMC_BWTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3720 
	#FSMC_BWTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3721 
	#FSMC_BWTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3722 
	#FSMC_BWTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3724 
	#FSMC_BWTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3725 
	#FSMC_BWTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3726 
	#FSMC_BWTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3727 
	#FSMC_BWTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3728 
	#FSMC_BWTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3730 
	#FSMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3731 
	#FSMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3732 
	#FSMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3735 
	#FSMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3736 
	#FSMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3737 
	#FSMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3738 
	#FSMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3739 
	#FSMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3741 
	#FSMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3742 
	#FSMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3743 
	#FSMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3744 
	#FSMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3745 
	#FSMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3747 
	#FSMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3748 
	#FSMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3749 
	#FSMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3750 
	#FSMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3751 
	#FSMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3753 
	#FSMC_BWTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3754 
	#FSMC_BWTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3755 
	#FSMC_BWTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3756 
	#FSMC_BWTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3757 
	#FSMC_BWTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3759 
	#FSMC_BWTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3760 
	#FSMC_BWTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3761 
	#FSMC_BWTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3762 
	#FSMC_BWTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3763 
	#FSMC_BWTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3765 
	#FSMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3766 
	#FSMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3767 
	#FSMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3770 
	#FSMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3771 
	#FSMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3772 
	#FSMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3773 
	#FSMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3774 
	#FSMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3776 
	#FSMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3777 
	#FSMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3778 
	#FSMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3779 
	#FSMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3780 
	#FSMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3782 
	#FSMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3783 
	#FSMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3784 
	#FSMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3785 
	#FSMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3786 
	#FSMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3788 
	#FSMC_BWTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3789 
	#FSMC_BWTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3790 
	#FSMC_BWTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3791 
	#FSMC_BWTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3792 
	#FSMC_BWTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3794 
	#FSMC_BWTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3795 
	#FSMC_BWTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3796 
	#FSMC_BWTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3797 
	#FSMC_BWTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3798 
	#FSMC_BWTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3800 
	#FSMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3801 
	#FSMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3802 
	#FSMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3805 
	#FSMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

3806 
	#FSMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

3807 
	#FSMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

3808 
	#FSMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

3809 
	#FSMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

3811 
	#FSMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

3812 
	#FSMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

3813 
	#FSMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

3814 
	#FSMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

3815 
	#FSMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

3817 
	#FSMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

3818 
	#FSMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

3819 
	#FSMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

3820 
	#FSMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

3821 
	#FSMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

3823 
	#FSMC_BWTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

3824 
	#FSMC_BWTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

3825 
	#FSMC_BWTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

3826 
	#FSMC_BWTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

3827 
	#FSMC_BWTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

3829 
	#FSMC_BWTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

3830 
	#FSMC_BWTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

3831 
	#FSMC_BWTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

3832 
	#FSMC_BWTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

3833 
	#FSMC_BWTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

3835 
	#FSMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

3836 
	#FSMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

3837 
	#FSMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

3840 
	#FSMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

3841 
	#FSMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

3842 
	#FSMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

3844 
	#FSMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

3845 
	#FSMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3846 
	#FSMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3848 
	#FSMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

3850 
	#FSMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

3851 
	#FSMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

3852 
	#FSMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

3853 
	#FSMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

3854 
	#FSMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

3856 
	#FSMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

3857 
	#FSMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

3858 
	#FSMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

3859 
	#FSMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

3860 
	#FSMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

3862 
	#FSMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

3863 
	#FSMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

3864 
	#FSMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

3865 
	#FSMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

3868 
	#FSMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

3869 
	#FSMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

3870 
	#FSMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

3872 
	#FSMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

3873 
	#FSMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3874 
	#FSMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3876 
	#FSMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

3878 
	#FSMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

3879 
	#FSMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

3880 
	#FSMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

3881 
	#FSMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

3882 
	#FSMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

3884 
	#FSMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

3885 
	#FSMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

3886 
	#FSMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

3887 
	#FSMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

3888 
	#FSMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

3890 
	#FSMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

3891 
	#FSMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

3892 
	#FSMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

3893 
	#FSMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

3896 
	#FSMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

3897 
	#FSMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

3898 
	#FSMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

3900 
	#FSMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

3901 
	#FSMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

3902 
	#FSMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

3904 
	#FSMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

3906 
	#FSMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

3907 
	#FSMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

3908 
	#FSMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

3909 
	#FSMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

3910 
	#FSMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

3912 
	#FSMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

3913 
	#FSMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

3914 
	#FSMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

3915 
	#FSMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

3916 
	#FSMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

3918 
	#FSMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

3919 
	#FSMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

3920 
	#FSMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

3921 
	#FSMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

3924 
	#FSMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

3925 
	#FSMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

3926 
	#FSMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

3927 
	#FSMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

3928 
	#FSMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

3929 
	#FSMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

3930 
	#FSMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

3933 
	#FSMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

3934 
	#FSMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

3935 
	#FSMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

3936 
	#FSMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

3937 
	#FSMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

3938 
	#FSMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

3939 
	#FSMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

3942 
	#FSMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

3943 
	#FSMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

3944 
	#FSMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

3945 
	#FSMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

3946 
	#FSMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

3947 
	#FSMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

3948 
	#FSMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

3951 
	#FSMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

3952 
	#FSMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

3953 
	#FSMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

3954 
	#FSMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

3955 
	#FSMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

3956 
	#FSMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

3957 
	#FSMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

3958 
	#FSMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

3959 
	#FSMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

3961 
	#FSMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

3962 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

3963 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

3964 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

3965 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

3966 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

3967 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

3968 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

3969 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

3971 
	#FSMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

3972 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

3973 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

3974 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

3975 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

3976 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

3977 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

3978 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

3979 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

3981 
	#FSMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

3982 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

3983 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

3984 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

3985 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

3986 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

3987 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

3988 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

3989 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

3992 
	#FSMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

3993 
	#FSMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

3994 
	#FSMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

3995 
	#FSMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

3996 
	#FSMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

3997 
	#FSMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

3998 
	#FSMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

3999 
	#FSMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

4000 
	#FSMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

4002 
	#FSMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

4003 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

4004 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

4005 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

4006 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

4007 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

4008 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

4009 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

4010 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

4012 
	#FSMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

4013 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

4014 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

4015 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

4016 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

4017 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

4018 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

4019 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

4020 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

4022 
	#FSMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

4023 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

4024 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

4025 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

4026 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

4027 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

4028 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

4029 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

4030 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

4033 
	#FSMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

4034 
	#FSMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4035 
	#FSMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4036 
	#FSMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4037 
	#FSMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4038 
	#FSMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4039 
	#FSMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4040 
	#FSMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4041 
	#FSMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4043 
	#FSMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4044 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4045 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4046 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4047 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4048 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4049 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4050 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4051 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4053 
	#FSMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4054 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4055 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4056 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4057 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4058 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4059 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4060 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4061 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4063 
	#FSMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4064 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4065 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4066 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4067 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4068 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4069 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4070 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4071 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4074 
	#FSMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

4075 
	#FSMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

4076 
	#FSMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

4077 
	#FSMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

4078 
	#FSMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

4079 
	#FSMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

4080 
	#FSMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

4081 
	#FSMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

4082 
	#FSMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

4084 
	#FSMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

4085 
	#FSMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

4086 
	#FSMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

4087 
	#FSMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

4088 
	#FSMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

4089 
	#FSMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

4090 
	#FSMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

4091 
	#FSMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

4092 
	#FSMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

4094 
	#FSMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

4095 
	#FSMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

4096 
	#FSMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

4097 
	#FSMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

4098 
	#FSMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

4099 
	#FSMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

4100 
	#FSMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

4101 
	#FSMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

4102 
	#FSMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

4104 
	#FSMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

4105 
	#FSMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

4106 
	#FSMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

4107 
	#FSMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

4108 
	#FSMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

4109 
	#FSMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

4110 
	#FSMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

4111 
	#FSMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

4112 
	#FSMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

4115 
	#FSMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

4116 
	#FSMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

4117 
	#FSMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

4118 
	#FSMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

4119 
	#FSMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

4120 
	#FSMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

4121 
	#FSMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

4122 
	#FSMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

4123 
	#FSMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

4125 
	#FSMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

4126 
	#FSMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

4127 
	#FSMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

4128 
	#FSMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

4129 
	#FSMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

4130 
	#FSMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

4131 
	#FSMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

4132 
	#FSMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

4133 
	#FSMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

4135 
	#FSMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

4136 
	#FSMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

4137 
	#FSMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

4138 
	#FSMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

4139 
	#FSMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

4140 
	#FSMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

4141 
	#FSMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

4142 
	#FSMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

4143 
	#FSMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

4145 
	#FSMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

4146 
	#FSMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

4147 
	#FSMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

4148 
	#FSMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

4149 
	#FSMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

4150 
	#FSMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

4151 
	#FSMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

4152 
	#FSMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

4153 
	#FSMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

4156 
	#FSMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

4157 
	#FSMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4158 
	#FSMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4159 
	#FSMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4160 
	#FSMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4161 
	#FSMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4162 
	#FSMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4163 
	#FSMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4164 
	#FSMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4166 
	#FSMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4167 
	#FSMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4168 
	#FSMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4169 
	#FSMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4170 
	#FSMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4171 
	#FSMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4172 
	#FSMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4173 
	#FSMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4174 
	#FSMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4176 
	#FSMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4177 
	#FSMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4178 
	#FSMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4179 
	#FSMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4180 
	#FSMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4181 
	#FSMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4182 
	#FSMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4183 
	#FSMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4184 
	#FSMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4186 
	#FSMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4187 
	#FSMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4188 
	#FSMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4189 
	#FSMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4190 
	#FSMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4191 
	#FSMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4192 
	#FSMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4193 
	#FSMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4194 
	#FSMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4197 
	#FSMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

4198 
	#FSMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4199 
	#FSMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4200 
	#FSMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4201 
	#FSMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4202 
	#FSMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4203 
	#FSMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4204 
	#FSMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4205 
	#FSMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4207 
	#FSMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4208 
	#FSMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4209 
	#FSMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4210 
	#FSMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4211 
	#FSMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4212 
	#FSMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4213 
	#FSMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4214 
	#FSMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4215 
	#FSMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4217 
	#FSMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4218 
	#FSMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4219 
	#FSMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4220 
	#FSMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4221 
	#FSMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4222 
	#FSMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4223 
	#FSMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4224 
	#FSMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4225 
	#FSMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4227 
	#FSMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4228 
	#FSMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4229 
	#FSMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4230 
	#FSMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4231 
	#FSMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4232 
	#FSMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4233 
	#FSMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4234 
	#FSMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4235 
	#FSMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4238 
	#FSMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

4241 
	#FSMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

4249 
	#GPIO_MODER_MODER0
 ((
uöt32_t
)0x00000003)

	)

4250 
	#GPIO_MODER_MODER0_0
 ((
uöt32_t
)0x00000001)

	)

4251 
	#GPIO_MODER_MODER0_1
 ((
uöt32_t
)0x00000002)

	)

4253 
	#GPIO_MODER_MODER1
 ((
uöt32_t
)0x0000000C)

	)

4254 
	#GPIO_MODER_MODER1_0
 ((
uöt32_t
)0x00000004)

	)

4255 
	#GPIO_MODER_MODER1_1
 ((
uöt32_t
)0x00000008)

	)

4257 
	#GPIO_MODER_MODER2
 ((
uöt32_t
)0x00000030)

	)

4258 
	#GPIO_MODER_MODER2_0
 ((
uöt32_t
)0x00000010)

	)

4259 
	#GPIO_MODER_MODER2_1
 ((
uöt32_t
)0x00000020)

	)

4261 
	#GPIO_MODER_MODER3
 ((
uöt32_t
)0x000000C0)

	)

4262 
	#GPIO_MODER_MODER3_0
 ((
uöt32_t
)0x00000040)

	)

4263 
	#GPIO_MODER_MODER3_1
 ((
uöt32_t
)0x00000080)

	)

4265 
	#GPIO_MODER_MODER4
 ((
uöt32_t
)0x00000300)

	)

4266 
	#GPIO_MODER_MODER4_0
 ((
uöt32_t
)0x00000100)

	)

4267 
	#GPIO_MODER_MODER4_1
 ((
uöt32_t
)0x00000200)

	)

4269 
	#GPIO_MODER_MODER5
 ((
uöt32_t
)0x00000C00)

	)

4270 
	#GPIO_MODER_MODER5_0
 ((
uöt32_t
)0x00000400)

	)

4271 
	#GPIO_MODER_MODER5_1
 ((
uöt32_t
)0x00000800)

	)

4273 
	#GPIO_MODER_MODER6
 ((
uöt32_t
)0x00003000)

	)

4274 
	#GPIO_MODER_MODER6_0
 ((
uöt32_t
)0x00001000)

	)

4275 
	#GPIO_MODER_MODER6_1
 ((
uöt32_t
)0x00002000)

	)

4277 
	#GPIO_MODER_MODER7
 ((
uöt32_t
)0x0000C000)

	)

4278 
	#GPIO_MODER_MODER7_0
 ((
uöt32_t
)0x00004000)

	)

4279 
	#GPIO_MODER_MODER7_1
 ((
uöt32_t
)0x00008000)

	)

4281 
	#GPIO_MODER_MODER8
 ((
uöt32_t
)0x00030000)

	)

4282 
	#GPIO_MODER_MODER8_0
 ((
uöt32_t
)0x00010000)

	)

4283 
	#GPIO_MODER_MODER8_1
 ((
uöt32_t
)0x00020000)

	)

4285 
	#GPIO_MODER_MODER9
 ((
uöt32_t
)0x000C0000)

	)

4286 
	#GPIO_MODER_MODER9_0
 ((
uöt32_t
)0x00040000)

	)

4287 
	#GPIO_MODER_MODER9_1
 ((
uöt32_t
)0x00080000)

	)

4289 
	#GPIO_MODER_MODER10
 ((
uöt32_t
)0x00300000)

	)

4290 
	#GPIO_MODER_MODER10_0
 ((
uöt32_t
)0x00100000)

	)

4291 
	#GPIO_MODER_MODER10_1
 ((
uöt32_t
)0x00200000)

	)

4293 
	#GPIO_MODER_MODER11
 ((
uöt32_t
)0x00C00000)

	)

4294 
	#GPIO_MODER_MODER11_0
 ((
uöt32_t
)0x00400000)

	)

4295 
	#GPIO_MODER_MODER11_1
 ((
uöt32_t
)0x00800000)

	)

4297 
	#GPIO_MODER_MODER12
 ((
uöt32_t
)0x03000000)

	)

4298 
	#GPIO_MODER_MODER12_0
 ((
uöt32_t
)0x01000000)

	)

4299 
	#GPIO_MODER_MODER12_1
 ((
uöt32_t
)0x02000000)

	)

4301 
	#GPIO_MODER_MODER13
 ((
uöt32_t
)0x0C000000)

	)

4302 
	#GPIO_MODER_MODER13_0
 ((
uöt32_t
)0x04000000)

	)

4303 
	#GPIO_MODER_MODER13_1
 ((
uöt32_t
)0x08000000)

	)

4305 
	#GPIO_MODER_MODER14
 ((
uöt32_t
)0x30000000)

	)

4306 
	#GPIO_MODER_MODER14_0
 ((
uöt32_t
)0x10000000)

	)

4307 
	#GPIO_MODER_MODER14_1
 ((
uöt32_t
)0x20000000)

	)

4309 
	#GPIO_MODER_MODER15
 ((
uöt32_t
)0xC0000000)

	)

4310 
	#GPIO_MODER_MODER15_0
 ((
uöt32_t
)0x40000000)

	)

4311 
	#GPIO_MODER_MODER15_1
 ((
uöt32_t
)0x80000000)

	)

4314 
	#GPIO_OTYPER_OT_0
 ((
uöt32_t
)0x00000001)

	)

4315 
	#GPIO_OTYPER_OT_1
 ((
uöt32_t
)0x00000002)

	)

4316 
	#GPIO_OTYPER_OT_2
 ((
uöt32_t
)0x00000004)

	)

4317 
	#GPIO_OTYPER_OT_3
 ((
uöt32_t
)0x00000008)

	)

4318 
	#GPIO_OTYPER_OT_4
 ((
uöt32_t
)0x00000010)

	)

4319 
	#GPIO_OTYPER_OT_5
 ((
uöt32_t
)0x00000020)

	)

4320 
	#GPIO_OTYPER_OT_6
 ((
uöt32_t
)0x00000040)

	)

4321 
	#GPIO_OTYPER_OT_7
 ((
uöt32_t
)0x00000080)

	)

4322 
	#GPIO_OTYPER_OT_8
 ((
uöt32_t
)0x00000100)

	)

4323 
	#GPIO_OTYPER_OT_9
 ((
uöt32_t
)0x00000200)

	)

4324 
	#GPIO_OTYPER_OT_10
 ((
uöt32_t
)0x00000400)

	)

4325 
	#GPIO_OTYPER_OT_11
 ((
uöt32_t
)0x00000800)

	)

4326 
	#GPIO_OTYPER_OT_12
 ((
uöt32_t
)0x00001000)

	)

4327 
	#GPIO_OTYPER_OT_13
 ((
uöt32_t
)0x00002000)

	)

4328 
	#GPIO_OTYPER_OT_14
 ((
uöt32_t
)0x00004000)

	)

4329 
	#GPIO_OTYPER_OT_15
 ((
uöt32_t
)0x00008000)

	)

4332 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
uöt32_t
)0x00000003)

	)

4333 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
uöt32_t
)0x00000001)

	)

4334 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
uöt32_t
)0x00000002)

	)

4336 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
uöt32_t
)0x0000000C)

	)

4337 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
uöt32_t
)0x00000004)

	)

4338 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
uöt32_t
)0x00000008)

	)

4340 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
uöt32_t
)0x00000030)

	)

4341 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
uöt32_t
)0x00000010)

	)

4342 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
uöt32_t
)0x00000020)

	)

4344 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
uöt32_t
)0x000000C0)

	)

4345 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
uöt32_t
)0x00000040)

	)

4346 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
uöt32_t
)0x00000080)

	)

4348 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
uöt32_t
)0x00000300)

	)

4349 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
uöt32_t
)0x00000100)

	)

4350 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
uöt32_t
)0x00000200)

	)

4352 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
uöt32_t
)0x00000C00)

	)

4353 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
uöt32_t
)0x00000400)

	)

4354 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
uöt32_t
)0x00000800)

	)

4356 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
uöt32_t
)0x00003000)

	)

4357 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
uöt32_t
)0x00001000)

	)

4358 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
uöt32_t
)0x00002000)

	)

4360 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
uöt32_t
)0x0000C000)

	)

4361 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
uöt32_t
)0x00004000)

	)

4362 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
uöt32_t
)0x00008000)

	)

4364 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
uöt32_t
)0x00030000)

	)

4365 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
uöt32_t
)0x00010000)

	)

4366 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
uöt32_t
)0x00020000)

	)

4368 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
uöt32_t
)0x000C0000)

	)

4369 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
uöt32_t
)0x00040000)

	)

4370 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
uöt32_t
)0x00080000)

	)

4372 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
uöt32_t
)0x00300000)

	)

4373 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
uöt32_t
)0x00100000)

	)

4374 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
uöt32_t
)0x00200000)

	)

4376 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
uöt32_t
)0x00C00000)

	)

4377 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
uöt32_t
)0x00400000)

	)

4378 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
uöt32_t
)0x00800000)

	)

4380 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
uöt32_t
)0x03000000)

	)

4381 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
uöt32_t
)0x01000000)

	)

4382 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
uöt32_t
)0x02000000)

	)

4384 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
uöt32_t
)0x0C000000)

	)

4385 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
uöt32_t
)0x04000000)

	)

4386 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
uöt32_t
)0x08000000)

	)

4388 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
uöt32_t
)0x30000000)

	)

4389 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
uöt32_t
)0x10000000)

	)

4390 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
uöt32_t
)0x20000000)

	)

4392 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
uöt32_t
)0xC0000000)

	)

4393 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
uöt32_t
)0x40000000)

	)

4394 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
uöt32_t
)0x80000000)

	)

4397 
	#GPIO_PUPDR_PUPDR0
 ((
uöt32_t
)0x00000003)

	)

4398 
	#GPIO_PUPDR_PUPDR0_0
 ((
uöt32_t
)0x00000001)

	)

4399 
	#GPIO_PUPDR_PUPDR0_1
 ((
uöt32_t
)0x00000002)

	)

4401 
	#GPIO_PUPDR_PUPDR1
 ((
uöt32_t
)0x0000000C)

	)

4402 
	#GPIO_PUPDR_PUPDR1_0
 ((
uöt32_t
)0x00000004)

	)

4403 
	#GPIO_PUPDR_PUPDR1_1
 ((
uöt32_t
)0x00000008)

	)

4405 
	#GPIO_PUPDR_PUPDR2
 ((
uöt32_t
)0x00000030)

	)

4406 
	#GPIO_PUPDR_PUPDR2_0
 ((
uöt32_t
)0x00000010)

	)

4407 
	#GPIO_PUPDR_PUPDR2_1
 ((
uöt32_t
)0x00000020)

	)

4409 
	#GPIO_PUPDR_PUPDR3
 ((
uöt32_t
)0x000000C0)

	)

4410 
	#GPIO_PUPDR_PUPDR3_0
 ((
uöt32_t
)0x00000040)

	)

4411 
	#GPIO_PUPDR_PUPDR3_1
 ((
uöt32_t
)0x00000080)

	)

4413 
	#GPIO_PUPDR_PUPDR4
 ((
uöt32_t
)0x00000300)

	)

4414 
	#GPIO_PUPDR_PUPDR4_0
 ((
uöt32_t
)0x00000100)

	)

4415 
	#GPIO_PUPDR_PUPDR4_1
 ((
uöt32_t
)0x00000200)

	)

4417 
	#GPIO_PUPDR_PUPDR5
 ((
uöt32_t
)0x00000C00)

	)

4418 
	#GPIO_PUPDR_PUPDR5_0
 ((
uöt32_t
)0x00000400)

	)

4419 
	#GPIO_PUPDR_PUPDR5_1
 ((
uöt32_t
)0x00000800)

	)

4421 
	#GPIO_PUPDR_PUPDR6
 ((
uöt32_t
)0x00003000)

	)

4422 
	#GPIO_PUPDR_PUPDR6_0
 ((
uöt32_t
)0x00001000)

	)

4423 
	#GPIO_PUPDR_PUPDR6_1
 ((
uöt32_t
)0x00002000)

	)

4425 
	#GPIO_PUPDR_PUPDR7
 ((
uöt32_t
)0x0000C000)

	)

4426 
	#GPIO_PUPDR_PUPDR7_0
 ((
uöt32_t
)0x00004000)

	)

4427 
	#GPIO_PUPDR_PUPDR7_1
 ((
uöt32_t
)0x00008000)

	)

4429 
	#GPIO_PUPDR_PUPDR8
 ((
uöt32_t
)0x00030000)

	)

4430 
	#GPIO_PUPDR_PUPDR8_0
 ((
uöt32_t
)0x00010000)

	)

4431 
	#GPIO_PUPDR_PUPDR8_1
 ((
uöt32_t
)0x00020000)

	)

4433 
	#GPIO_PUPDR_PUPDR9
 ((
uöt32_t
)0x000C0000)

	)

4434 
	#GPIO_PUPDR_PUPDR9_0
 ((
uöt32_t
)0x00040000)

	)

4435 
	#GPIO_PUPDR_PUPDR9_1
 ((
uöt32_t
)0x00080000)

	)

4437 
	#GPIO_PUPDR_PUPDR10
 ((
uöt32_t
)0x00300000)

	)

4438 
	#GPIO_PUPDR_PUPDR10_0
 ((
uöt32_t
)0x00100000)

	)

4439 
	#GPIO_PUPDR_PUPDR10_1
 ((
uöt32_t
)0x00200000)

	)

4441 
	#GPIO_PUPDR_PUPDR11
 ((
uöt32_t
)0x00C00000)

	)

4442 
	#GPIO_PUPDR_PUPDR11_0
 ((
uöt32_t
)0x00400000)

	)

4443 
	#GPIO_PUPDR_PUPDR11_1
 ((
uöt32_t
)0x00800000)

	)

4445 
	#GPIO_PUPDR_PUPDR12
 ((
uöt32_t
)0x03000000)

	)

4446 
	#GPIO_PUPDR_PUPDR12_0
 ((
uöt32_t
)0x01000000)

	)

4447 
	#GPIO_PUPDR_PUPDR12_1
 ((
uöt32_t
)0x02000000)

	)

4449 
	#GPIO_PUPDR_PUPDR13
 ((
uöt32_t
)0x0C000000)

	)

4450 
	#GPIO_PUPDR_PUPDR13_0
 ((
uöt32_t
)0x04000000)

	)

4451 
	#GPIO_PUPDR_PUPDR13_1
 ((
uöt32_t
)0x08000000)

	)

4453 
	#GPIO_PUPDR_PUPDR14
 ((
uöt32_t
)0x30000000)

	)

4454 
	#GPIO_PUPDR_PUPDR14_0
 ((
uöt32_t
)0x10000000)

	)

4455 
	#GPIO_PUPDR_PUPDR14_1
 ((
uöt32_t
)0x20000000)

	)

4457 
	#GPIO_PUPDR_PUPDR15
 ((
uöt32_t
)0xC0000000)

	)

4458 
	#GPIO_PUPDR_PUPDR15_0
 ((
uöt32_t
)0x40000000)

	)

4459 
	#GPIO_PUPDR_PUPDR15_1
 ((
uöt32_t
)0x80000000)

	)

4462 
	#GPIO_IDR_IDR_0
 ((
uöt32_t
)0x00000001)

	)

4463 
	#GPIO_IDR_IDR_1
 ((
uöt32_t
)0x00000002)

	)

4464 
	#GPIO_IDR_IDR_2
 ((
uöt32_t
)0x00000004)

	)

4465 
	#GPIO_IDR_IDR_3
 ((
uöt32_t
)0x00000008)

	)

4466 
	#GPIO_IDR_IDR_4
 ((
uöt32_t
)0x00000010)

	)

4467 
	#GPIO_IDR_IDR_5
 ((
uöt32_t
)0x00000020)

	)

4468 
	#GPIO_IDR_IDR_6
 ((
uöt32_t
)0x00000040)

	)

4469 
	#GPIO_IDR_IDR_7
 ((
uöt32_t
)0x00000080)

	)

4470 
	#GPIO_IDR_IDR_8
 ((
uöt32_t
)0x00000100)

	)

4471 
	#GPIO_IDR_IDR_9
 ((
uöt32_t
)0x00000200)

	)

4472 
	#GPIO_IDR_IDR_10
 ((
uöt32_t
)0x00000400)

	)

4473 
	#GPIO_IDR_IDR_11
 ((
uöt32_t
)0x00000800)

	)

4474 
	#GPIO_IDR_IDR_12
 ((
uöt32_t
)0x00001000)

	)

4475 
	#GPIO_IDR_IDR_13
 ((
uöt32_t
)0x00002000)

	)

4476 
	#GPIO_IDR_IDR_14
 ((
uöt32_t
)0x00004000)

	)

4477 
	#GPIO_IDR_IDR_15
 ((
uöt32_t
)0x00008000)

	)

4479 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

4480 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

4481 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

4482 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

4483 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

4484 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

4485 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

4486 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

4487 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

4488 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

4489 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

4490 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

4491 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

4492 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

4493 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

4494 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

4497 
	#GPIO_ODR_ODR_0
 ((
uöt32_t
)0x00000001)

	)

4498 
	#GPIO_ODR_ODR_1
 ((
uöt32_t
)0x00000002)

	)

4499 
	#GPIO_ODR_ODR_2
 ((
uöt32_t
)0x00000004)

	)

4500 
	#GPIO_ODR_ODR_3
 ((
uöt32_t
)0x00000008)

	)

4501 
	#GPIO_ODR_ODR_4
 ((
uöt32_t
)0x00000010)

	)

4502 
	#GPIO_ODR_ODR_5
 ((
uöt32_t
)0x00000020)

	)

4503 
	#GPIO_ODR_ODR_6
 ((
uöt32_t
)0x00000040)

	)

4504 
	#GPIO_ODR_ODR_7
 ((
uöt32_t
)0x00000080)

	)

4505 
	#GPIO_ODR_ODR_8
 ((
uöt32_t
)0x00000100)

	)

4506 
	#GPIO_ODR_ODR_9
 ((
uöt32_t
)0x00000200)

	)

4507 
	#GPIO_ODR_ODR_10
 ((
uöt32_t
)0x00000400)

	)

4508 
	#GPIO_ODR_ODR_11
 ((
uöt32_t
)0x00000800)

	)

4509 
	#GPIO_ODR_ODR_12
 ((
uöt32_t
)0x00001000)

	)

4510 
	#GPIO_ODR_ODR_13
 ((
uöt32_t
)0x00002000)

	)

4511 
	#GPIO_ODR_ODR_14
 ((
uöt32_t
)0x00004000)

	)

4512 
	#GPIO_ODR_ODR_15
 ((
uöt32_t
)0x00008000)

	)

4514 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

4515 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

4516 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

4517 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

4518 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

4519 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

4520 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

4521 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

4522 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

4523 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

4524 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

4525 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

4526 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

4527 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

4528 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

4529 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

4532 
	#GPIO_BSRR_BS_0
 ((
uöt32_t
)0x00000001)

	)

4533 
	#GPIO_BSRR_BS_1
 ((
uöt32_t
)0x00000002)

	)

4534 
	#GPIO_BSRR_BS_2
 ((
uöt32_t
)0x00000004)

	)

4535 
	#GPIO_BSRR_BS_3
 ((
uöt32_t
)0x00000008)

	)

4536 
	#GPIO_BSRR_BS_4
 ((
uöt32_t
)0x00000010)

	)

4537 
	#GPIO_BSRR_BS_5
 ((
uöt32_t
)0x00000020)

	)

4538 
	#GPIO_BSRR_BS_6
 ((
uöt32_t
)0x00000040)

	)

4539 
	#GPIO_BSRR_BS_7
 ((
uöt32_t
)0x00000080)

	)

4540 
	#GPIO_BSRR_BS_8
 ((
uöt32_t
)0x00000100)

	)

4541 
	#GPIO_BSRR_BS_9
 ((
uöt32_t
)0x00000200)

	)

4542 
	#GPIO_BSRR_BS_10
 ((
uöt32_t
)0x00000400)

	)

4543 
	#GPIO_BSRR_BS_11
 ((
uöt32_t
)0x00000800)

	)

4544 
	#GPIO_BSRR_BS_12
 ((
uöt32_t
)0x00001000)

	)

4545 
	#GPIO_BSRR_BS_13
 ((
uöt32_t
)0x00002000)

	)

4546 
	#GPIO_BSRR_BS_14
 ((
uöt32_t
)0x00004000)

	)

4547 
	#GPIO_BSRR_BS_15
 ((
uöt32_t
)0x00008000)

	)

4548 
	#GPIO_BSRR_BR_0
 ((
uöt32_t
)0x00010000)

	)

4549 
	#GPIO_BSRR_BR_1
 ((
uöt32_t
)0x00020000)

	)

4550 
	#GPIO_BSRR_BR_2
 ((
uöt32_t
)0x00040000)

	)

4551 
	#GPIO_BSRR_BR_3
 ((
uöt32_t
)0x00080000)

	)

4552 
	#GPIO_BSRR_BR_4
 ((
uöt32_t
)0x00100000)

	)

4553 
	#GPIO_BSRR_BR_5
 ((
uöt32_t
)0x00200000)

	)

4554 
	#GPIO_BSRR_BR_6
 ((
uöt32_t
)0x00400000)

	)

4555 
	#GPIO_BSRR_BR_7
 ((
uöt32_t
)0x00800000)

	)

4556 
	#GPIO_BSRR_BR_8
 ((
uöt32_t
)0x01000000)

	)

4557 
	#GPIO_BSRR_BR_9
 ((
uöt32_t
)0x02000000)

	)

4558 
	#GPIO_BSRR_BR_10
 ((
uöt32_t
)0x04000000)

	)

4559 
	#GPIO_BSRR_BR_11
 ((
uöt32_t
)0x08000000)

	)

4560 
	#GPIO_BSRR_BR_12
 ((
uöt32_t
)0x10000000)

	)

4561 
	#GPIO_BSRR_BR_13
 ((
uöt32_t
)0x20000000)

	)

4562 
	#GPIO_BSRR_BR_14
 ((
uöt32_t
)0x40000000)

	)

4563 
	#GPIO_BSRR_BR_15
 ((
uöt32_t
)0x80000000)

	)

4571 
	#HASH_CR_INIT
 ((
uöt32_t
)0x00000004)

	)

4572 
	#HASH_CR_DMAE
 ((
uöt32_t
)0x00000008)

	)

4573 
	#HASH_CR_DATATYPE
 ((
uöt32_t
)0x00000030)

	)

4574 
	#HASH_CR_DATATYPE_0
 ((
uöt32_t
)0x00000010)

	)

4575 
	#HASH_CR_DATATYPE_1
 ((
uöt32_t
)0x00000020)

	)

4576 
	#HASH_CR_MODE
 ((
uöt32_t
)0x00000040)

	)

4577 
	#HASH_CR_ALGO
 ((
uöt32_t
)0x00000080)

	)

4578 
	#HASH_CR_NBW
 ((
uöt32_t
)0x00000F00)

	)

4579 
	#HASH_CR_NBW_0
 ((
uöt32_t
)0x00000100)

	)

4580 
	#HASH_CR_NBW_1
 ((
uöt32_t
)0x00000200)

	)

4581 
	#HASH_CR_NBW_2
 ((
uöt32_t
)0x00000400)

	)

4582 
	#HASH_CR_NBW_3
 ((
uöt32_t
)0x00000800)

	)

4583 
	#HASH_CR_DINNE
 ((
uöt32_t
)0x00001000)

	)

4584 
	#HASH_CR_LKEY
 ((
uöt32_t
)0x00010000)

	)

4587 
	#HASH_STR_NBW
 ((
uöt32_t
)0x0000001F)

	)

4588 
	#HASH_STR_NBW_0
 ((
uöt32_t
)0x00000001)

	)

4589 
	#HASH_STR_NBW_1
 ((
uöt32_t
)0x00000002)

	)

4590 
	#HASH_STR_NBW_2
 ((
uöt32_t
)0x00000004)

	)

4591 
	#HASH_STR_NBW_3
 ((
uöt32_t
)0x00000008)

	)

4592 
	#HASH_STR_NBW_4
 ((
uöt32_t
)0x00000010)

	)

4593 
	#HASH_STR_DCAL
 ((
uöt32_t
)0x00000100)

	)

4596 
	#HASH_IMR_DINIM
 ((
uöt32_t
)0x00000001)

	)

4597 
	#HASH_IMR_DCIM
 ((
uöt32_t
)0x00000002)

	)

4600 
	#HASH_SR_DINIS
 ((
uöt32_t
)0x00000001)

	)

4601 
	#HASH_SR_DCIS
 ((
uöt32_t
)0x00000002)

	)

4602 
	#HASH_SR_DMAS
 ((
uöt32_t
)0x00000004)

	)

4603 
	#HASH_SR_BUSY
 ((
uöt32_t
)0x00000008)

	)

4611 
	#I2C_CR1_PE
 ((
uöt16_t
)0x0001Ë

	)

4612 
	#I2C_CR1_SMBUS
 ((
uöt16_t
)0x0002Ë

	)

4613 
	#I2C_CR1_SMBTYPE
 ((
uöt16_t
)0x0008Ë

	)

4614 
	#I2C_CR1_ENARP
 ((
uöt16_t
)0x0010Ë

	)

4615 
	#I2C_CR1_ENPEC
 ((
uöt16_t
)0x0020Ë

	)

4616 
	#I2C_CR1_ENGC
 ((
uöt16_t
)0x0040Ë

	)

4617 
	#I2C_CR1_NOSTRETCH
 ((
uöt16_t
)0x0080Ë

	)

4618 
	#I2C_CR1_START
 ((
uöt16_t
)0x0100Ë

	)

4619 
	#I2C_CR1_STOP
 ((
uöt16_t
)0x0200Ë

	)

4620 
	#I2C_CR1_ACK
 ((
uöt16_t
)0x0400Ë

	)

4621 
	#I2C_CR1_POS
 ((
uöt16_t
)0x0800Ë

	)

4622 
	#I2C_CR1_PEC
 ((
uöt16_t
)0x1000Ë

	)

4623 
	#I2C_CR1_ALERT
 ((
uöt16_t
)0x2000Ë

	)

4624 
	#I2C_CR1_SWRST
 ((
uöt16_t
)0x8000Ë

	)

4627 
	#I2C_CR2_FREQ
 ((
uöt16_t
)0x003FË

	)

4628 
	#I2C_CR2_FREQ_0
 ((
uöt16_t
)0x0001Ë

	)

4629 
	#I2C_CR2_FREQ_1
 ((
uöt16_t
)0x0002Ë

	)

4630 
	#I2C_CR2_FREQ_2
 ((
uöt16_t
)0x0004Ë

	)

4631 
	#I2C_CR2_FREQ_3
 ((
uöt16_t
)0x0008Ë

	)

4632 
	#I2C_CR2_FREQ_4
 ((
uöt16_t
)0x0010Ë

	)

4633 
	#I2C_CR2_FREQ_5
 ((
uöt16_t
)0x0020Ë

	)

4635 
	#I2C_CR2_ITERREN
 ((
uöt16_t
)0x0100Ë

	)

4636 
	#I2C_CR2_ITEVTEN
 ((
uöt16_t
)0x0200Ë

	)

4637 
	#I2C_CR2_ITBUFEN
 ((
uöt16_t
)0x0400Ë

	)

4638 
	#I2C_CR2_DMAEN
 ((
uöt16_t
)0x0800Ë

	)

4639 
	#I2C_CR2_LAST
 ((
uöt16_t
)0x1000Ë

	)

4642 
	#I2C_OAR1_ADD1_7
 ((
uöt16_t
)0x00FEË

	)

4643 
	#I2C_OAR1_ADD8_9
 ((
uöt16_t
)0x0300Ë

	)

4645 
	#I2C_OAR1_ADD0
 ((
uöt16_t
)0x0001Ë

	)

4646 
	#I2C_OAR1_ADD1
 ((
uöt16_t
)0x0002Ë

	)

4647 
	#I2C_OAR1_ADD2
 ((
uöt16_t
)0x0004Ë

	)

4648 
	#I2C_OAR1_ADD3
 ((
uöt16_t
)0x0008Ë

	)

4649 
	#I2C_OAR1_ADD4
 ((
uöt16_t
)0x0010Ë

	)

4650 
	#I2C_OAR1_ADD5
 ((
uöt16_t
)0x0020Ë

	)

4651 
	#I2C_OAR1_ADD6
 ((
uöt16_t
)0x0040Ë

	)

4652 
	#I2C_OAR1_ADD7
 ((
uöt16_t
)0x0080Ë

	)

4653 
	#I2C_OAR1_ADD8
 ((
uöt16_t
)0x0100Ë

	)

4654 
	#I2C_OAR1_ADD9
 ((
uöt16_t
)0x0200Ë

	)

4656 
	#I2C_OAR1_ADDMODE
 ((
uöt16_t
)0x8000Ë

	)

4659 
	#I2C_OAR2_ENDUAL
 ((
uöt8_t
)0x01Ë

	)

4660 
	#I2C_OAR2_ADD2
 ((
uöt8_t
)0xFEË

	)

4663 
	#I2C_DR_DR
 ((
uöt8_t
)0xFFË

	)

4666 
	#I2C_SR1_SB
 ((
uöt16_t
)0x0001Ë

	)

4667 
	#I2C_SR1_ADDR
 ((
uöt16_t
)0x0002Ë

	)

4668 
	#I2C_SR1_BTF
 ((
uöt16_t
)0x0004Ë

	)

4669 
	#I2C_SR1_ADD10
 ((
uöt16_t
)0x0008Ë

	)

4670 
	#I2C_SR1_STOPF
 ((
uöt16_t
)0x0010Ë

	)

4671 
	#I2C_SR1_RXNE
 ((
uöt16_t
)0x0040Ë

	)

4672 
	#I2C_SR1_TXE
 ((
uöt16_t
)0x0080Ë

	)

4673 
	#I2C_SR1_BERR
 ((
uöt16_t
)0x0100Ë

	)

4674 
	#I2C_SR1_ARLO
 ((
uöt16_t
)0x0200Ë

	)

4675 
	#I2C_SR1_AF
 ((
uöt16_t
)0x0400Ë

	)

4676 
	#I2C_SR1_OVR
 ((
uöt16_t
)0x0800Ë

	)

4677 
	#I2C_SR1_PECERR
 ((
uöt16_t
)0x1000Ë

	)

4678 
	#I2C_SR1_TIMEOUT
 ((
uöt16_t
)0x4000Ë

	)

4679 
	#I2C_SR1_SMBALERT
 ((
uöt16_t
)0x8000Ë

	)

4682 
	#I2C_SR2_MSL
 ((
uöt16_t
)0x0001Ë

	)

4683 
	#I2C_SR2_BUSY
 ((
uöt16_t
)0x0002Ë

	)

4684 
	#I2C_SR2_TRA
 ((
uöt16_t
)0x0004Ë

	)

4685 
	#I2C_SR2_GENCALL
 ((
uöt16_t
)0x0010Ë

	)

4686 
	#I2C_SR2_SMBDEFAULT
 ((
uöt16_t
)0x0020Ë

	)

4687 
	#I2C_SR2_SMBHOST
 ((
uöt16_t
)0x0040Ë

	)

4688 
	#I2C_SR2_DUALF
 ((
uöt16_t
)0x0080Ë

	)

4689 
	#I2C_SR2_PEC
 ((
uöt16_t
)0xFF00Ë

	)

4692 
	#I2C_CCR_CCR
 ((
uöt16_t
)0x0FFFË

	)

4693 
	#I2C_CCR_DUTY
 ((
uöt16_t
)0x4000Ë

	)

4694 
	#I2C_CCR_FS
 ((
uöt16_t
)0x8000Ë

	)

4697 
	#I2C_TRISE_TRISE
 ((
uöt8_t
)0x3FË

	)

4705 
	#IWDG_KR_KEY
 ((
uöt16_t
)0xFFFFË

	)

4708 
	#IWDG_PR_PR
 ((
uöt8_t
)0x07Ë

	)

4709 
	#IWDG_PR_PR_0
 ((
uöt8_t
)0x01Ë

	)

4710 
	#IWDG_PR_PR_1
 ((
uöt8_t
)0x02Ë

	)

4711 
	#IWDG_PR_PR_2
 ((
uöt8_t
)0x04Ë

	)

4714 
	#IWDG_RLR_RL
 ((
uöt16_t
)0x0FFFË

	)

4717 
	#IWDG_SR_PVU
 ((
uöt8_t
)0x01Ë

	)

4718 
	#IWDG_SR_RVU
 ((
uöt8_t
)0x02Ë

	)

4726 
	#PWR_CR_LPDS
 ((
uöt16_t
)0x0001Ë

	)

4727 
	#PWR_CR_PDDS
 ((
uöt16_t
)0x0002Ë

	)

4728 
	#PWR_CR_CWUF
 ((
uöt16_t
)0x0004Ë

	)

4729 
	#PWR_CR_CSBF
 ((
uöt16_t
)0x0008Ë

	)

4730 
	#PWR_CR_PVDE
 ((
uöt16_t
)0x0010Ë

	)

4732 
	#PWR_CR_PLS
 ((
uöt16_t
)0x00E0Ë

	)

4733 
	#PWR_CR_PLS_0
 ((
uöt16_t
)0x0020Ë

	)

4734 
	#PWR_CR_PLS_1
 ((
uöt16_t
)0x0040Ë

	)

4735 
	#PWR_CR_PLS_2
 ((
uöt16_t
)0x0080Ë

	)

4739 
	#PWR_CR_PLS_LEV0
 ((
uöt16_t
)0x0000Ë

	)

4740 
	#PWR_CR_PLS_LEV1
 ((
uöt16_t
)0x0020Ë

	)

4741 
	#PWR_CR_PLS_LEV2
 ((
uöt16_t
)0x0040Ë

	)

4742 
	#PWR_CR_PLS_LEV3
 ((
uöt16_t
)0x0060Ë

	)

4743 
	#PWR_CR_PLS_LEV4
 ((
uöt16_t
)0x0080Ë

	)

4744 
	#PWR_CR_PLS_LEV5
 ((
uöt16_t
)0x00A0Ë

	)

4745 
	#PWR_CR_PLS_LEV6
 ((
uöt16_t
)0x00C0Ë

	)

4746 
	#PWR_CR_PLS_LEV7
 ((
uöt16_t
)0x00E0Ë

	)

4748 
	#PWR_CR_DBP
 ((
uöt16_t
)0x0100Ë

	)

4749 
	#PWR_CR_FPDS
 ((
uöt16_t
)0x0200Ë

	)

4750 
	#PWR_CR_VOS
 ((
uöt16_t
)0x4000Ë

	)

4752 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

4755 
	#PWR_CSR_WUF
 ((
uöt16_t
)0x0001Ë

	)

4756 
	#PWR_CSR_SBF
 ((
uöt16_t
)0x0002Ë

	)

4757 
	#PWR_CSR_PVDO
 ((
uöt16_t
)0x0004Ë

	)

4758 
	#PWR_CSR_BRR
 ((
uöt16_t
)0x0008Ë

	)

4759 
	#PWR_CSR_EWUP
 ((
uöt16_t
)0x0100Ë

	)

4760 
	#PWR_CSR_BRE
 ((
uöt16_t
)0x0200Ë

	)

4761 
	#PWR_CSR_VOSRDY
 ((
uöt16_t
)0x4000Ë

	)

4763 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

4771 
	#RCC_CR_HSION
 ((
uöt32_t
)0x00000001)

	)

4772 
	#RCC_CR_HSIRDY
 ((
uöt32_t
)0x00000002)

	)

4774 
	#RCC_CR_HSITRIM
 ((
uöt32_t
)0x000000F8)

	)

4775 
	#RCC_CR_HSITRIM_0
 ((
uöt32_t
)0x00000008)

	)

4776 
	#RCC_CR_HSITRIM_1
 ((
uöt32_t
)0x00000010)

	)

4777 
	#RCC_CR_HSITRIM_2
 ((
uöt32_t
)0x00000020)

	)

4778 
	#RCC_CR_HSITRIM_3
 ((
uöt32_t
)0x00000040)

	)

4779 
	#RCC_CR_HSITRIM_4
 ((
uöt32_t
)0x00000080)

	)

4781 
	#RCC_CR_HSICAL
 ((
uöt32_t
)0x0000FF00)

	)

4782 
	#RCC_CR_HSICAL_0
 ((
uöt32_t
)0x00000100)

	)

4783 
	#RCC_CR_HSICAL_1
 ((
uöt32_t
)0x00000200)

	)

4784 
	#RCC_CR_HSICAL_2
 ((
uöt32_t
)0x00000400)

	)

4785 
	#RCC_CR_HSICAL_3
 ((
uöt32_t
)0x00000800)

	)

4786 
	#RCC_CR_HSICAL_4
 ((
uöt32_t
)0x00001000)

	)

4787 
	#RCC_CR_HSICAL_5
 ((
uöt32_t
)0x00002000)

	)

4788 
	#RCC_CR_HSICAL_6
 ((
uöt32_t
)0x00004000)

	)

4789 
	#RCC_CR_HSICAL_7
 ((
uöt32_t
)0x00008000)

	)

4791 
	#RCC_CR_HSEON
 ((
uöt32_t
)0x00010000)

	)

4792 
	#RCC_CR_HSERDY
 ((
uöt32_t
)0x00020000)

	)

4793 
	#RCC_CR_HSEBYP
 ((
uöt32_t
)0x00040000)

	)

4794 
	#RCC_CR_CSSON
 ((
uöt32_t
)0x00080000)

	)

4795 
	#RCC_CR_PLLON
 ((
uöt32_t
)0x01000000)

	)

4796 
	#RCC_CR_PLLRDY
 ((
uöt32_t
)0x02000000)

	)

4797 
	#RCC_CR_PLLI2SON
 ((
uöt32_t
)0x04000000)

	)

4798 
	#RCC_CR_PLLI2SRDY
 ((
uöt32_t
)0x08000000)

	)

4801 
	#RCC_PLLCFGR_PLLM
 ((
uöt32_t
)0x0000003F)

	)

4802 
	#RCC_PLLCFGR_PLLM_0
 ((
uöt32_t
)0x00000001)

	)

4803 
	#RCC_PLLCFGR_PLLM_1
 ((
uöt32_t
)0x00000002)

	)

4804 
	#RCC_PLLCFGR_PLLM_2
 ((
uöt32_t
)0x00000004)

	)

4805 
	#RCC_PLLCFGR_PLLM_3
 ((
uöt32_t
)0x00000008)

	)

4806 
	#RCC_PLLCFGR_PLLM_4
 ((
uöt32_t
)0x00000010)

	)

4807 
	#RCC_PLLCFGR_PLLM_5
 ((
uöt32_t
)0x00000020)

	)

4809 
	#RCC_PLLCFGR_PLLN
 ((
uöt32_t
)0x00007FC0)

	)

4810 
	#RCC_PLLCFGR_PLLN_0
 ((
uöt32_t
)0x00000040)

	)

4811 
	#RCC_PLLCFGR_PLLN_1
 ((
uöt32_t
)0x00000080)

	)

4812 
	#RCC_PLLCFGR_PLLN_2
 ((
uöt32_t
)0x00000100)

	)

4813 
	#RCC_PLLCFGR_PLLN_3
 ((
uöt32_t
)0x00000200)

	)

4814 
	#RCC_PLLCFGR_PLLN_4
 ((
uöt32_t
)0x00000400)

	)

4815 
	#RCC_PLLCFGR_PLLN_5
 ((
uöt32_t
)0x00000800)

	)

4816 
	#RCC_PLLCFGR_PLLN_6
 ((
uöt32_t
)0x00001000)

	)

4817 
	#RCC_PLLCFGR_PLLN_7
 ((
uöt32_t
)0x00002000)

	)

4818 
	#RCC_PLLCFGR_PLLN_8
 ((
uöt32_t
)0x00004000)

	)

4820 
	#RCC_PLLCFGR_PLLP
 ((
uöt32_t
)0x00030000)

	)

4821 
	#RCC_PLLCFGR_PLLP_0
 ((
uöt32_t
)0x00010000)

	)

4822 
	#RCC_PLLCFGR_PLLP_1
 ((
uöt32_t
)0x00020000)

	)

4824 
	#RCC_PLLCFGR_PLLSRC
 ((
uöt32_t
)0x00400000)

	)

4825 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
uöt32_t
)0x00400000)

	)

4826 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
uöt32_t
)0x00000000)

	)

4828 
	#RCC_PLLCFGR_PLLQ
 ((
uöt32_t
)0x0F000000)

	)

4829 
	#RCC_PLLCFGR_PLLQ_0
 ((
uöt32_t
)0x01000000)

	)

4830 
	#RCC_PLLCFGR_PLLQ_1
 ((
uöt32_t
)0x02000000)

	)

4831 
	#RCC_PLLCFGR_PLLQ_2
 ((
uöt32_t
)0x04000000)

	)

4832 
	#RCC_PLLCFGR_PLLQ_3
 ((
uöt32_t
)0x08000000)

	)

4836 
	#RCC_CFGR_SW
 ((
uöt32_t
)0x00000003Ë

	)

4837 
	#RCC_CFGR_SW_0
 ((
uöt32_t
)0x00000001Ë

	)

4838 
	#RCC_CFGR_SW_1
 ((
uöt32_t
)0x00000002Ë

	)

4840 
	#RCC_CFGR_SW_HSI
 ((
uöt32_t
)0x00000000Ë

	)

4841 
	#RCC_CFGR_SW_HSE
 ((
uöt32_t
)0x00000001Ë

	)

4842 
	#RCC_CFGR_SW_PLL
 ((
uöt32_t
)0x00000002Ë

	)

4845 
	#RCC_CFGR_SWS
 ((
uöt32_t
)0x0000000CË

	)

4846 
	#RCC_CFGR_SWS_0
 ((
uöt32_t
)0x00000004Ë

	)

4847 
	#RCC_CFGR_SWS_1
 ((
uöt32_t
)0x00000008Ë

	)

4849 
	#RCC_CFGR_SWS_HSI
 ((
uöt32_t
)0x00000000Ë

	)

4850 
	#RCC_CFGR_SWS_HSE
 ((
uöt32_t
)0x00000004Ë

	)

4851 
	#RCC_CFGR_SWS_PLL
 ((
uöt32_t
)0x00000008Ë

	)

4854 
	#RCC_CFGR_HPRE
 ((
uöt32_t
)0x000000F0Ë

	)

4855 
	#RCC_CFGR_HPRE_0
 ((
uöt32_t
)0x00000010Ë

	)

4856 
	#RCC_CFGR_HPRE_1
 ((
uöt32_t
)0x00000020Ë

	)

4857 
	#RCC_CFGR_HPRE_2
 ((
uöt32_t
)0x00000040Ë

	)

4858 
	#RCC_CFGR_HPRE_3
 ((
uöt32_t
)0x00000080Ë

	)

4860 
	#RCC_CFGR_HPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

4861 
	#RCC_CFGR_HPRE_DIV2
 ((
uöt32_t
)0x00000080Ë

	)

4862 
	#RCC_CFGR_HPRE_DIV4
 ((
uöt32_t
)0x00000090Ë

	)

4863 
	#RCC_CFGR_HPRE_DIV8
 ((
uöt32_t
)0x000000A0Ë

	)

4864 
	#RCC_CFGR_HPRE_DIV16
 ((
uöt32_t
)0x000000B0Ë

	)

4865 
	#RCC_CFGR_HPRE_DIV64
 ((
uöt32_t
)0x000000C0Ë

	)

4866 
	#RCC_CFGR_HPRE_DIV128
 ((
uöt32_t
)0x000000D0Ë

	)

4867 
	#RCC_CFGR_HPRE_DIV256
 ((
uöt32_t
)0x000000E0Ë

	)

4868 
	#RCC_CFGR_HPRE_DIV512
 ((
uöt32_t
)0x000000F0Ë

	)

4871 
	#RCC_CFGR_PPRE1
 ((
uöt32_t
)0x00001C00Ë

	)

4872 
	#RCC_CFGR_PPRE1_0
 ((
uöt32_t
)0x00000400Ë

	)

4873 
	#RCC_CFGR_PPRE1_1
 ((
uöt32_t
)0x00000800Ë

	)

4874 
	#RCC_CFGR_PPRE1_2
 ((
uöt32_t
)0x00001000Ë

	)

4876 
	#RCC_CFGR_PPRE1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

4877 
	#RCC_CFGR_PPRE1_DIV2
 ((
uöt32_t
)0x00001000Ë

	)

4878 
	#RCC_CFGR_PPRE1_DIV4
 ((
uöt32_t
)0x00001400Ë

	)

4879 
	#RCC_CFGR_PPRE1_DIV8
 ((
uöt32_t
)0x00001800Ë

	)

4880 
	#RCC_CFGR_PPRE1_DIV16
 ((
uöt32_t
)0x00001C00Ë

	)

4883 
	#RCC_CFGR_PPRE2
 ((
uöt32_t
)0x0000E000Ë

	)

4884 
	#RCC_CFGR_PPRE2_0
 ((
uöt32_t
)0x00002000Ë

	)

4885 
	#RCC_CFGR_PPRE2_1
 ((
uöt32_t
)0x00004000Ë

	)

4886 
	#RCC_CFGR_PPRE2_2
 ((
uöt32_t
)0x00008000Ë

	)

4888 
	#RCC_CFGR_PPRE2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

4889 
	#RCC_CFGR_PPRE2_DIV2
 ((
uöt32_t
)0x00008000Ë

	)

4890 
	#RCC_CFGR_PPRE2_DIV4
 ((
uöt32_t
)0x0000A000Ë

	)

4891 
	#RCC_CFGR_PPRE2_DIV8
 ((
uöt32_t
)0x0000C000Ë

	)

4892 
	#RCC_CFGR_PPRE2_DIV16
 ((
uöt32_t
)0x0000E000Ë

	)

4895 
	#RCC_CFGR_RTCPRE
 ((
uöt32_t
)0x001F0000)

	)

4896 
	#RCC_CFGR_RTCPRE_0
 ((
uöt32_t
)0x00010000)

	)

4897 
	#RCC_CFGR_RTCPRE_1
 ((
uöt32_t
)0x00020000)

	)

4898 
	#RCC_CFGR_RTCPRE_2
 ((
uöt32_t
)0x00040000)

	)

4899 
	#RCC_CFGR_RTCPRE_3
 ((
uöt32_t
)0x00080000)

	)

4900 
	#RCC_CFGR_RTCPRE_4
 ((
uöt32_t
)0x00100000)

	)

4903 
	#RCC_CFGR_MCO1
 ((
uöt32_t
)0x00600000)

	)

4904 
	#RCC_CFGR_MCO1_0
 ((
uöt32_t
)0x00200000)

	)

4905 
	#RCC_CFGR_MCO1_1
 ((
uöt32_t
)0x00400000)

	)

4907 
	#RCC_CFGR_I2SSRC
 ((
uöt32_t
)0x00800000)

	)

4909 
	#RCC_CFGR_MCO1PRE
 ((
uöt32_t
)0x07000000)

	)

4910 
	#RCC_CFGR_MCO1PRE_0
 ((
uöt32_t
)0x01000000)

	)

4911 
	#RCC_CFGR_MCO1PRE_1
 ((
uöt32_t
)0x02000000)

	)

4912 
	#RCC_CFGR_MCO1PRE_2
 ((
uöt32_t
)0x04000000)

	)

4914 
	#RCC_CFGR_MCO2PRE
 ((
uöt32_t
)0x38000000)

	)

4915 
	#RCC_CFGR_MCO2PRE_0
 ((
uöt32_t
)0x08000000)

	)

4916 
	#RCC_CFGR_MCO2PRE_1
 ((
uöt32_t
)0x10000000)

	)

4917 
	#RCC_CFGR_MCO2PRE_2
 ((
uöt32_t
)0x20000000)

	)

4919 
	#RCC_CFGR_MCO2
 ((
uöt32_t
)0xC0000000)

	)

4920 
	#RCC_CFGR_MCO2_0
 ((
uöt32_t
)0x40000000)

	)

4921 
	#RCC_CFGR_MCO2_1
 ((
uöt32_t
)0x80000000)

	)

4924 
	#RCC_CIR_LSIRDYF
 ((
uöt32_t
)0x00000001)

	)

4925 
	#RCC_CIR_LSERDYF
 ((
uöt32_t
)0x00000002)

	)

4926 
	#RCC_CIR_HSIRDYF
 ((
uöt32_t
)0x00000004)

	)

4927 
	#RCC_CIR_HSERDYF
 ((
uöt32_t
)0x00000008)

	)

4928 
	#RCC_CIR_PLLRDYF
 ((
uöt32_t
)0x00000010)

	)

4929 
	#RCC_CIR_PLLI2SRDYF
 ((
uöt32_t
)0x00000020)

	)

4930 
	#RCC_CIR_CSSF
 ((
uöt32_t
)0x00000080)

	)

4931 
	#RCC_CIR_LSIRDYIE
 ((
uöt32_t
)0x00000100)

	)

4932 
	#RCC_CIR_LSERDYIE
 ((
uöt32_t
)0x00000200)

	)

4933 
	#RCC_CIR_HSIRDYIE
 ((
uöt32_t
)0x00000400)

	)

4934 
	#RCC_CIR_HSERDYIE
 ((
uöt32_t
)0x00000800)

	)

4935 
	#RCC_CIR_PLLRDYIE
 ((
uöt32_t
)0x00001000)

	)

4936 
	#RCC_CIR_PLLI2SRDYIE
 ((
uöt32_t
)0x00002000)

	)

4937 
	#RCC_CIR_LSIRDYC
 ((
uöt32_t
)0x00010000)

	)

4938 
	#RCC_CIR_LSERDYC
 ((
uöt32_t
)0x00020000)

	)

4939 
	#RCC_CIR_HSIRDYC
 ((
uöt32_t
)0x00040000)

	)

4940 
	#RCC_CIR_HSERDYC
 ((
uöt32_t
)0x00080000)

	)

4941 
	#RCC_CIR_PLLRDYC
 ((
uöt32_t
)0x00100000)

	)

4942 
	#RCC_CIR_PLLI2SRDYC
 ((
uöt32_t
)0x00200000)

	)

4943 
	#RCC_CIR_CSSC
 ((
uöt32_t
)0x00800000)

	)

4946 
	#RCC_AHB1RSTR_GPIOARST
 ((
uöt32_t
)0x00000001)

	)

4947 
	#RCC_AHB1RSTR_GPIOBRST
 ((
uöt32_t
)0x00000002)

	)

4948 
	#RCC_AHB1RSTR_GPIOCRST
 ((
uöt32_t
)0x00000004)

	)

4949 
	#RCC_AHB1RSTR_GPIODRST
 ((
uöt32_t
)0x00000008)

	)

4950 
	#RCC_AHB1RSTR_GPIOERST
 ((
uöt32_t
)0x00000010)

	)

4951 
	#RCC_AHB1RSTR_GPIOFRST
 ((
uöt32_t
)0x00000020)

	)

4952 
	#RCC_AHB1RSTR_GPIOGRST
 ((
uöt32_t
)0x00000040)

	)

4953 
	#RCC_AHB1RSTR_GPIOHRST
 ((
uöt32_t
)0x00000080)

	)

4954 
	#RCC_AHB1RSTR_GPIOIRST
 ((
uöt32_t
)0x00000100)

	)

4955 
	#RCC_AHB1RSTR_CRCRST
 ((
uöt32_t
)0x00001000)

	)

4956 
	#RCC_AHB1RSTR_DMA1RST
 ((
uöt32_t
)0x00200000)

	)

4957 
	#RCC_AHB1RSTR_DMA2RST
 ((
uöt32_t
)0x00400000)

	)

4958 
	#RCC_AHB1RSTR_ETHMACRST
 ((
uöt32_t
)0x02000000)

	)

4959 
	#RCC_AHB1RSTR_OTGHRST
 ((
uöt32_t
)0x10000000)

	)

4962 
	#RCC_AHB2RSTR_DCMIRST
 ((
uöt32_t
)0x00000001)

	)

4963 
	#RCC_AHB2RSTR_CRYPRST
 ((
uöt32_t
)0x00000010)

	)

4964 
	#RCC_AHB2RSTR_HASHRST
 ((
uöt32_t
)0x00000020)

	)

4966 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

4967 
	#RCC_AHB2RSTR_RNGRST
 ((
uöt32_t
)0x00000040)

	)

4968 
	#RCC_AHB2RSTR_OTGFSRST
 ((
uöt32_t
)0x00000080)

	)

4971 
	#RCC_AHB3RSTR_FSMCRST
 ((
uöt32_t
)0x00000001)

	)

4974 
	#RCC_APB1RSTR_TIM2RST
 ((
uöt32_t
)0x00000001)

	)

4975 
	#RCC_APB1RSTR_TIM3RST
 ((
uöt32_t
)0x00000002)

	)

4976 
	#RCC_APB1RSTR_TIM4RST
 ((
uöt32_t
)0x00000004)

	)

4977 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008)

	)

4978 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010)

	)

4979 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020)

	)

4980 
	#RCC_APB1RSTR_TIM12RST
 ((
uöt32_t
)0x00000040)

	)

4981 
	#RCC_APB1RSTR_TIM13RST
 ((
uöt32_t
)0x00000080)

	)

4982 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100)

	)

4983 
	#RCC_APB1RSTR_WWDGEN
 ((
uöt32_t
)0x00000800)

	)

4984 
	#RCC_APB1RSTR_SPI2RST
 ((
uöt32_t
)0x00008000)

	)

4985 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00010000)

	)

4986 
	#RCC_APB1RSTR_USART2RST
 ((
uöt32_t
)0x00020000)

	)

4987 
	#RCC_APB1RSTR_USART3RST
 ((
uöt32_t
)0x00040000)

	)

4988 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000)

	)

4989 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000)

	)

4990 
	#RCC_APB1RSTR_I2C1RST
 ((
uöt32_t
)0x00200000)

	)

4991 
	#RCC_APB1RSTR_I2C2RST
 ((
uöt32_t
)0x00400000)

	)

4992 
	#RCC_APB1RSTR_I2C3RST
 ((
uöt32_t
)0x00800000)

	)

4993 
	#RCC_APB1RSTR_CAN1RST
 ((
uöt32_t
)0x02000000)

	)

4994 
	#RCC_APB1RSTR_CAN2RST
 ((
uöt32_t
)0x04000000)

	)

4995 
	#RCC_APB1RSTR_PWRRST
 ((
uöt32_t
)0x10000000)

	)

4996 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000)

	)

4999 
	#RCC_APB2RSTR_TIM1RST
 ((
uöt32_t
)0x00000001)

	)

5000 
	#RCC_APB2RSTR_TIM8RST
 ((
uöt32_t
)0x00000002)

	)

5001 
	#RCC_APB2RSTR_USART1RST
 ((
uöt32_t
)0x00000010)

	)

5002 
	#RCC_APB2RSTR_USART6RST
 ((
uöt32_t
)0x00000020)

	)

5003 
	#RCC_APB2RSTR_ADCRST
 ((
uöt32_t
)0x00000100)

	)

5004 
	#RCC_APB2RSTR_SDIORST
 ((
uöt32_t
)0x00000800)

	)

5005 
	#RCC_APB2RSTR_SPI1RST
 ((
uöt32_t
)0x00001000)

	)

5006 
	#RCC_APB2RSTR_SYSCFGRST
 ((
uöt32_t
)0x00004000)

	)

5007 
	#RCC_APB2RSTR_TIM9RST
 ((
uöt32_t
)0x00010000)

	)

5008 
	#RCC_APB2RSTR_TIM10RST
 ((
uöt32_t
)0x00020000)

	)

5009 
	#RCC_APB2RSTR_TIM11RST
 ((
uöt32_t
)0x00040000)

	)

5011 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

5014 
	#RCC_AHB1ENR_GPIOAEN
 ((
uöt32_t
)0x00000001)

	)

5015 
	#RCC_AHB1ENR_GPIOBEN
 ((
uöt32_t
)0x00000002)

	)

5016 
	#RCC_AHB1ENR_GPIOCEN
 ((
uöt32_t
)0x00000004)

	)

5017 
	#RCC_AHB1ENR_GPIODEN
 ((
uöt32_t
)0x00000008)

	)

5018 
	#RCC_AHB1ENR_GPIOEEN
 ((
uöt32_t
)0x00000010)

	)

5019 
	#RCC_AHB1ENR_GPIOFEN
 ((
uöt32_t
)0x00000020)

	)

5020 
	#RCC_AHB1ENR_GPIOGEN
 ((
uöt32_t
)0x00000040)

	)

5021 
	#RCC_AHB1ENR_GPIOHEN
 ((
uöt32_t
)0x00000080)

	)

5022 
	#RCC_AHB1ENR_GPIOIEN
 ((
uöt32_t
)0x00000100)

	)

5023 
	#RCC_AHB1ENR_CRCEN
 ((
uöt32_t
)0x00001000)

	)

5024 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
uöt32_t
)0x00040000)

	)

5025 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
uöt32_t
)0x00100000)

	)

5026 
	#RCC_AHB1ENR_DMA1EN
 ((
uöt32_t
)0x00200000)

	)

5027 
	#RCC_AHB1ENR_DMA2EN
 ((
uöt32_t
)0x00400000)

	)

5028 
	#RCC_AHB1ENR_ETHMACEN
 ((
uöt32_t
)0x02000000)

	)

5029 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
uöt32_t
)0x04000000)

	)

5030 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
uöt32_t
)0x08000000)

	)

5031 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
uöt32_t
)0x10000000)

	)

5032 
	#RCC_AHB1ENR_OTGHSEN
 ((
uöt32_t
)0x20000000)

	)

5033 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
uöt32_t
)0x40000000)

	)

5036 
	#RCC_AHB2ENR_DCMIEN
 ((
uöt32_t
)0x00000001)

	)

5037 
	#RCC_AHB2ENR_CRYPEN
 ((
uöt32_t
)0x00000010)

	)

5038 
	#RCC_AHB2ENR_HASHEN
 ((
uöt32_t
)0x00000020)

	)

5039 
	#RCC_AHB2ENR_RNGEN
 ((
uöt32_t
)0x00000040)

	)

5040 
	#RCC_AHB2ENR_OTGFSEN
 ((
uöt32_t
)0x00000080)

	)

5043 
	#RCC_AHB3ENR_FSMCEN
 ((
uöt32_t
)0x00000001)

	)

5046 
	#RCC_APB1ENR_TIM2EN
 ((
uöt32_t
)0x00000001)

	)

5047 
	#RCC_APB1ENR_TIM3EN
 ((
uöt32_t
)0x00000002)

	)

5048 
	#RCC_APB1ENR_TIM4EN
 ((
uöt32_t
)0x00000004)

	)

5049 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008)

	)

5050 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010)

	)

5051 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020)

	)

5052 
	#RCC_APB1ENR_TIM12EN
 ((
uöt32_t
)0x00000040)

	)

5053 
	#RCC_APB1ENR_TIM13EN
 ((
uöt32_t
)0x00000080)

	)

5054 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100)

	)

5055 
	#RCC_APB1ENR_WWDGEN
 ((
uöt32_t
)0x00000800)

	)

5056 
	#RCC_APB1ENR_SPI2EN
 ((
uöt32_t
)0x00004000)

	)

5057 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000)

	)

5058 
	#RCC_APB1ENR_USART2EN
 ((
uöt32_t
)0x00020000)

	)

5059 
	#RCC_APB1ENR_USART3EN
 ((
uöt32_t
)0x00040000)

	)

5060 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000)

	)

5061 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000)

	)

5062 
	#RCC_APB1ENR_I2C1EN
 ((
uöt32_t
)0x00200000)

	)

5063 
	#RCC_APB1ENR_I2C2EN
 ((
uöt32_t
)0x00400000)

	)

5064 
	#RCC_APB1ENR_I2C3EN
 ((
uöt32_t
)0x00800000)

	)

5065 
	#RCC_APB1ENR_CAN1EN
 ((
uöt32_t
)0x02000000)

	)

5066 
	#RCC_APB1ENR_CAN2EN
 ((
uöt32_t
)0x04000000)

	)

5067 
	#RCC_APB1ENR_PWREN
 ((
uöt32_t
)0x10000000)

	)

5068 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000)

	)

5071 
	#RCC_APB2ENR_TIM1EN
 ((
uöt32_t
)0x00000001)

	)

5072 
	#RCC_APB2ENR_TIM8EN
 ((
uöt32_t
)0x00000002)

	)

5073 
	#RCC_APB2ENR_USART1EN
 ((
uöt32_t
)0x00000010)

	)

5074 
	#RCC_APB2ENR_USART6EN
 ((
uöt32_t
)0x00000020)

	)

5075 
	#RCC_APB2ENR_ADC1EN
 ((
uöt32_t
)0x00000100)

	)

5076 
	#RCC_APB2ENR_ADC2EN
 ((
uöt32_t
)0x00000200)

	)

5077 
	#RCC_APB2ENR_ADC3EN
 ((
uöt32_t
)0x00000400)

	)

5078 
	#RCC_APB2ENR_SDIOEN
 ((
uöt32_t
)0x00000800)

	)

5079 
	#RCC_APB2ENR_SPI1EN
 ((
uöt32_t
)0x00001000)

	)

5080 
	#RCC_APB2ENR_SYSCFGEN
 ((
uöt32_t
)0x00004000)

	)

5081 
	#RCC_APB2ENR_TIM11EN
 ((
uöt32_t
)0x00040000)

	)

5082 
	#RCC_APB2ENR_TIM10EN
 ((
uöt32_t
)0x00020000)

	)

5083 
	#RCC_APB2ENR_TIM9EN
 ((
uöt32_t
)0x00010000)

	)

5086 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
uöt32_t
)0x00000001)

	)

5087 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
uöt32_t
)0x00000002)

	)

5088 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
uöt32_t
)0x00000004)

	)

5089 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
uöt32_t
)0x00000008)

	)

5090 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
uöt32_t
)0x00000010)

	)

5091 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
uöt32_t
)0x00000020)

	)

5092 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
uöt32_t
)0x00000040)

	)

5093 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
uöt32_t
)0x00000080)

	)

5094 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
uöt32_t
)0x00000100)

	)

5095 
	#RCC_AHB1LPENR_CRCLPEN
 ((
uöt32_t
)0x00001000)

	)

5096 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
uöt32_t
)0x00008000)

	)

5097 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
uöt32_t
)0x00010000)

	)

5098 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
uöt32_t
)0x00020000)

	)

5099 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
uöt32_t
)0x00040000)

	)

5100 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
uöt32_t
)0x00200000)

	)

5101 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
uöt32_t
)0x00400000)

	)

5102 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
uöt32_t
)0x02000000)

	)

5103 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
uöt32_t
)0x04000000)

	)

5104 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
uöt32_t
)0x08000000)

	)

5105 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
uöt32_t
)0x10000000)

	)

5106 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
uöt32_t
)0x20000000)

	)

5107 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
uöt32_t
)0x40000000)

	)

5110 
	#RCC_AHB2LPENR_DCMILPEN
 ((
uöt32_t
)0x00000001)

	)

5111 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
uöt32_t
)0x00000010)

	)

5112 
	#RCC_AHB2LPENR_HASHLPEN
 ((
uöt32_t
)0x00000020)

	)

5113 
	#RCC_AHB2LPENR_RNGLPEN
 ((
uöt32_t
)0x00000040)

	)

5114 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
uöt32_t
)0x00000080)

	)

5117 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
uöt32_t
)0x00000001)

	)

5120 
	#RCC_APB1LPENR_TIM2LPEN
 ((
uöt32_t
)0x00000001)

	)

5121 
	#RCC_APB1LPENR_TIM3LPEN
 ((
uöt32_t
)0x00000002)

	)

5122 
	#RCC_APB1LPENR_TIM4LPEN
 ((
uöt32_t
)0x00000004)

	)

5123 
	#RCC_APB1LPENR_TIM5LPEN
 ((
uöt32_t
)0x00000008)

	)

5124 
	#RCC_APB1LPENR_TIM6LPEN
 ((
uöt32_t
)0x00000010)

	)

5125 
	#RCC_APB1LPENR_TIM7LPEN
 ((
uöt32_t
)0x00000020)

	)

5126 
	#RCC_APB1LPENR_TIM12LPEN
 ((
uöt32_t
)0x00000040)

	)

5127 
	#RCC_APB1LPENR_TIM13LPEN
 ((
uöt32_t
)0x00000080)

	)

5128 
	#RCC_APB1LPENR_TIM14LPEN
 ((
uöt32_t
)0x00000100)

	)

5129 
	#RCC_APB1LPENR_WWDGLPEN
 ((
uöt32_t
)0x00000800)

	)

5130 
	#RCC_APB1LPENR_SPI2LPEN
 ((
uöt32_t
)0x00004000)

	)

5131 
	#RCC_APB1LPENR_SPI3LPEN
 ((
uöt32_t
)0x00008000)

	)

5132 
	#RCC_APB1LPENR_USART2LPEN
 ((
uöt32_t
)0x00020000)

	)

5133 
	#RCC_APB1LPENR_USART3LPEN
 ((
uöt32_t
)0x00040000)

	)

5134 
	#RCC_APB1LPENR_UART4LPEN
 ((
uöt32_t
)0x00080000)

	)

5135 
	#RCC_APB1LPENR_UART5LPEN
 ((
uöt32_t
)0x00100000)

	)

5136 
	#RCC_APB1LPENR_I2C1LPEN
 ((
uöt32_t
)0x00200000)

	)

5137 
	#RCC_APB1LPENR_I2C2LPEN
 ((
uöt32_t
)0x00400000)

	)

5138 
	#RCC_APB1LPENR_I2C3LPEN
 ((
uöt32_t
)0x00800000)

	)

5139 
	#RCC_APB1LPENR_CAN1LPEN
 ((
uöt32_t
)0x02000000)

	)

5140 
	#RCC_APB1LPENR_CAN2LPEN
 ((
uöt32_t
)0x04000000)

	)

5141 
	#RCC_APB1LPENR_PWRLPEN
 ((
uöt32_t
)0x10000000)

	)

5142 
	#RCC_APB1LPENR_DACLPEN
 ((
uöt32_t
)0x20000000)

	)

5145 
	#RCC_APB2LPENR_TIM1LPEN
 ((
uöt32_t
)0x00000001)

	)

5146 
	#RCC_APB2LPENR_TIM8LPEN
 ((
uöt32_t
)0x00000002)

	)

5147 
	#RCC_APB2LPENR_USART1LPEN
 ((
uöt32_t
)0x00000010)

	)

5148 
	#RCC_APB2LPENR_USART6LPEN
 ((
uöt32_t
)0x00000020)

	)

5149 
	#RCC_APB2LPENR_ADC1LPEN
 ((
uöt32_t
)0x00000100)

	)

5150 
	#RCC_APB2LPENR_ADC2PEN
 ((
uöt32_t
)0x00000200)

	)

5151 
	#RCC_APB2LPENR_ADC3LPEN
 ((
uöt32_t
)0x00000400)

	)

5152 
	#RCC_APB2LPENR_SDIOLPEN
 ((
uöt32_t
)0x00000800)

	)

5153 
	#RCC_APB2LPENR_SPI1LPEN
 ((
uöt32_t
)0x00001000)

	)

5154 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
uöt32_t
)0x00004000)

	)

5155 
	#RCC_APB2LPENR_TIM9LPEN
 ((
uöt32_t
)0x00010000)

	)

5156 
	#RCC_APB2LPENR_TIM10LPEN
 ((
uöt32_t
)0x00020000)

	)

5157 
	#RCC_APB2LPENR_TIM11LPEN
 ((
uöt32_t
)0x00040000)

	)

5160 
	#RCC_BDCR_LSEON
 ((
uöt32_t
)0x00000001)

	)

5161 
	#RCC_BDCR_LSERDY
 ((
uöt32_t
)0x00000002)

	)

5162 
	#RCC_BDCR_LSEBYP
 ((
uöt32_t
)0x00000004)

	)

5164 
	#RCC_BDCR_RTCSEL
 ((
uöt32_t
)0x00000300)

	)

5165 
	#RCC_BDCR_RTCSEL_0
 ((
uöt32_t
)0x00000100)

	)

5166 
	#RCC_BDCR_RTCSEL_1
 ((
uöt32_t
)0x00000200)

	)

5168 
	#RCC_BDCR_RTCEN
 ((
uöt32_t
)0x00008000)

	)

5169 
	#RCC_BDCR_BDRST
 ((
uöt32_t
)0x00010000)

	)

5172 
	#RCC_CSR_LSION
 ((
uöt32_t
)0x00000001)

	)

5173 
	#RCC_CSR_LSIRDY
 ((
uöt32_t
)0x00000002)

	)

5174 
	#RCC_CSR_RMVF
 ((
uöt32_t
)0x01000000)

	)

5175 
	#RCC_CSR_BORRSTF
 ((
uöt32_t
)0x02000000)

	)

5176 
	#RCC_CSR_PADRSTF
 ((
uöt32_t
)0x04000000)

	)

5177 
	#RCC_CSR_PORRSTF
 ((
uöt32_t
)0x08000000)

	)

5178 
	#RCC_CSR_SFTRSTF
 ((
uöt32_t
)0x10000000)

	)

5179 
	#RCC_CSR_WDGRSTF
 ((
uöt32_t
)0x20000000)

	)

5180 
	#RCC_CSR_WWDGRSTF
 ((
uöt32_t
)0x40000000)

	)

5181 
	#RCC_CSR_LPWRRSTF
 ((
uöt32_t
)0x80000000)

	)

5184 
	#RCC_SSCGR_MODPER
 ((
uöt32_t
)0x00001FFF)

	)

5185 
	#RCC_SSCGR_INCSTEP
 ((
uöt32_t
)0x0FFFE000)

	)

5186 
	#RCC_SSCGR_SPREADSEL
 ((
uöt32_t
)0x40000000)

	)

5187 
	#RCC_SSCGR_SSCGEN
 ((
uöt32_t
)0x80000000)

	)

5190 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
uöt32_t
)0x00007FC0)

	)

5191 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
uöt32_t
)0x70000000)

	)

5199 
	#RNG_CR_RNGEN
 ((
uöt32_t
)0x00000004)

	)

5200 
	#RNG_CR_IE
 ((
uöt32_t
)0x00000008)

	)

5203 
	#RNG_SR_DRDY
 ((
uöt32_t
)0x00000001)

	)

5204 
	#RNG_SR_CECS
 ((
uöt32_t
)0x00000002)

	)

5205 
	#RNG_SR_SECS
 ((
uöt32_t
)0x00000004)

	)

5206 
	#RNG_SR_CEIS
 ((
uöt32_t
)0x00000020)

	)

5207 
	#RNG_SR_SEIS
 ((
uöt32_t
)0x00000040)

	)

5215 
	#RTC_TR_PM
 ((
uöt32_t
)0x00400000)

	)

5216 
	#RTC_TR_HT
 ((
uöt32_t
)0x00300000)

	)

5217 
	#RTC_TR_HT_0
 ((
uöt32_t
)0x00100000)

	)

5218 
	#RTC_TR_HT_1
 ((
uöt32_t
)0x00200000)

	)

5219 
	#RTC_TR_HU
 ((
uöt32_t
)0x000F0000)

	)

5220 
	#RTC_TR_HU_0
 ((
uöt32_t
)0x00010000)

	)

5221 
	#RTC_TR_HU_1
 ((
uöt32_t
)0x00020000)

	)

5222 
	#RTC_TR_HU_2
 ((
uöt32_t
)0x00040000)

	)

5223 
	#RTC_TR_HU_3
 ((
uöt32_t
)0x00080000)

	)

5224 
	#RTC_TR_MNT
 ((
uöt32_t
)0x00007000)

	)

5225 
	#RTC_TR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

5226 
	#RTC_TR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

5227 
	#RTC_TR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

5228 
	#RTC_TR_MNU
 ((
uöt32_t
)0x00000F00)

	)

5229 
	#RTC_TR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

5230 
	#RTC_TR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

5231 
	#RTC_TR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

5232 
	#RTC_TR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

5233 
	#RTC_TR_ST
 ((
uöt32_t
)0x00000070)

	)

5234 
	#RTC_TR_ST_0
 ((
uöt32_t
)0x00000010)

	)

5235 
	#RTC_TR_ST_1
 ((
uöt32_t
)0x00000020)

	)

5236 
	#RTC_TR_ST_2
 ((
uöt32_t
)0x00000040)

	)

5237 
	#RTC_TR_SU
 ((
uöt32_t
)0x0000000F)

	)

5238 
	#RTC_TR_SU_0
 ((
uöt32_t
)0x00000001)

	)

5239 
	#RTC_TR_SU_1
 ((
uöt32_t
)0x00000002)

	)

5240 
	#RTC_TR_SU_2
 ((
uöt32_t
)0x00000004)

	)

5241 
	#RTC_TR_SU_3
 ((
uöt32_t
)0x00000008)

	)

5244 
	#RTC_DR_YT
 ((
uöt32_t
)0x00F00000)

	)

5245 
	#RTC_DR_YT_0
 ((
uöt32_t
)0x00100000)

	)

5246 
	#RTC_DR_YT_1
 ((
uöt32_t
)0x00200000)

	)

5247 
	#RTC_DR_YT_2
 ((
uöt32_t
)0x00400000)

	)

5248 
	#RTC_DR_YT_3
 ((
uöt32_t
)0x00800000)

	)

5249 
	#RTC_DR_YU
 ((
uöt32_t
)0x000F0000)

	)

5250 
	#RTC_DR_YU_0
 ((
uöt32_t
)0x00010000)

	)

5251 
	#RTC_DR_YU_1
 ((
uöt32_t
)0x00020000)

	)

5252 
	#RTC_DR_YU_2
 ((
uöt32_t
)0x00040000)

	)

5253 
	#RTC_DR_YU_3
 ((
uöt32_t
)0x00080000)

	)

5254 
	#RTC_DR_WDU
 ((
uöt32_t
)0x0000E000)

	)

5255 
	#RTC_DR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

5256 
	#RTC_DR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

5257 
	#RTC_DR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

5258 
	#RTC_DR_MT
 ((
uöt32_t
)0x00001000)

	)

5259 
	#RTC_DR_MU
 ((
uöt32_t
)0x00000F00)

	)

5260 
	#RTC_DR_MU_0
 ((
uöt32_t
)0x00000100)

	)

5261 
	#RTC_DR_MU_1
 ((
uöt32_t
)0x00000200)

	)

5262 
	#RTC_DR_MU_2
 ((
uöt32_t
)0x00000400)

	)

5263 
	#RTC_DR_MU_3
 ((
uöt32_t
)0x00000800)

	)

5264 
	#RTC_DR_DT
 ((
uöt32_t
)0x00000030)

	)

5265 
	#RTC_DR_DT_0
 ((
uöt32_t
)0x00000010)

	)

5266 
	#RTC_DR_DT_1
 ((
uöt32_t
)0x00000020)

	)

5267 
	#RTC_DR_DU
 ((
uöt32_t
)0x0000000F)

	)

5268 
	#RTC_DR_DU_0
 ((
uöt32_t
)0x00000001)

	)

5269 
	#RTC_DR_DU_1
 ((
uöt32_t
)0x00000002)

	)

5270 
	#RTC_DR_DU_2
 ((
uöt32_t
)0x00000004)

	)

5271 
	#RTC_DR_DU_3
 ((
uöt32_t
)0x00000008)

	)

5274 
	#RTC_CR_COE
 ((
uöt32_t
)0x00800000)

	)

5275 
	#RTC_CR_OSEL
 ((
uöt32_t
)0x00600000)

	)

5276 
	#RTC_CR_OSEL_0
 ((
uöt32_t
)0x00200000)

	)

5277 
	#RTC_CR_OSEL_1
 ((
uöt32_t
)0x00400000)

	)

5278 
	#RTC_CR_POL
 ((
uöt32_t
)0x00100000)

	)

5279 
	#RTC_CR_COSEL
 ((
uöt32_t
)0x00080000)

	)

5280 
	#RTC_CR_BCK
 ((
uöt32_t
)0x00040000)

	)

5281 
	#RTC_CR_SUB1H
 ((
uöt32_t
)0x00020000)

	)

5282 
	#RTC_CR_ADD1H
 ((
uöt32_t
)0x00010000)

	)

5283 
	#RTC_CR_TSIE
 ((
uöt32_t
)0x00008000)

	)

5284 
	#RTC_CR_WUTIE
 ((
uöt32_t
)0x00004000)

	)

5285 
	#RTC_CR_ALRBIE
 ((
uöt32_t
)0x00002000)

	)

5286 
	#RTC_CR_ALRAIE
 ((
uöt32_t
)0x00001000)

	)

5287 
	#RTC_CR_TSE
 ((
uöt32_t
)0x00000800)

	)

5288 
	#RTC_CR_WUTE
 ((
uöt32_t
)0x00000400)

	)

5289 
	#RTC_CR_ALRBE
 ((
uöt32_t
)0x00000200)

	)

5290 
	#RTC_CR_ALRAE
 ((
uöt32_t
)0x00000100)

	)

5291 
	#RTC_CR_DCE
 ((
uöt32_t
)0x00000080)

	)

5292 
	#RTC_CR_FMT
 ((
uöt32_t
)0x00000040)

	)

5293 
	#RTC_CR_BYPSHAD
 ((
uöt32_t
)0x00000020)

	)

5294 
	#RTC_CR_REFCKON
 ((
uöt32_t
)0x00000010)

	)

5295 
	#RTC_CR_TSEDGE
 ((
uöt32_t
)0x00000008)

	)

5296 
	#RTC_CR_WUCKSEL
 ((
uöt32_t
)0x00000007)

	)

5297 
	#RTC_CR_WUCKSEL_0
 ((
uöt32_t
)0x00000001)

	)

5298 
	#RTC_CR_WUCKSEL_1
 ((
uöt32_t
)0x00000002)

	)

5299 
	#RTC_CR_WUCKSEL_2
 ((
uöt32_t
)0x00000004)

	)

5302 
	#RTC_ISR_RECALPF
 ((
uöt32_t
)0x00010000)

	)

5303 
	#RTC_ISR_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

5304 
	#RTC_ISR_TSOVF
 ((
uöt32_t
)0x00001000)

	)

5305 
	#RTC_ISR_TSF
 ((
uöt32_t
)0x00000800)

	)

5306 
	#RTC_ISR_WUTF
 ((
uöt32_t
)0x00000400)

	)

5307 
	#RTC_ISR_ALRBF
 ((
uöt32_t
)0x00000200)

	)

5308 
	#RTC_ISR_ALRAF
 ((
uöt32_t
)0x00000100)

	)

5309 
	#RTC_ISR_INIT
 ((
uöt32_t
)0x00000080)

	)

5310 
	#RTC_ISR_INITF
 ((
uöt32_t
)0x00000040)

	)

5311 
	#RTC_ISR_RSF
 ((
uöt32_t
)0x00000020)

	)

5312 
	#RTC_ISR_INITS
 ((
uöt32_t
)0x00000010)

	)

5313 
	#RTC_ISR_SHPF
 ((
uöt32_t
)0x00000008)

	)

5314 
	#RTC_ISR_WUTWF
 ((
uöt32_t
)0x00000004)

	)

5315 
	#RTC_ISR_ALRBWF
 ((
uöt32_t
)0x00000002)

	)

5316 
	#RTC_ISR_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

5319 
	#RTC_PRER_PREDIV_A
 ((
uöt32_t
)0x007F0000)

	)

5320 
	#RTC_PRER_PREDIV_S
 ((
uöt32_t
)0x00001FFF)

	)

5323 
	#RTC_WUTR_WUT
 ((
uöt32_t
)0x0000FFFF)

	)

5326 
	#RTC_CALIBR_DCS
 ((
uöt32_t
)0x00000080)

	)

5327 
	#RTC_CALIBR_DC
 ((
uöt32_t
)0x0000001F)

	)

5330 
	#RTC_ALRMAR_MSK4
 ((
uöt32_t
)0x80000000)

	)

5331 
	#RTC_ALRMAR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

5332 
	#RTC_ALRMAR_DT
 ((
uöt32_t
)0x30000000)

	)

5333 
	#RTC_ALRMAR_DT_0
 ((
uöt32_t
)0x10000000)

	)

5334 
	#RTC_ALRMAR_DT_1
 ((
uöt32_t
)0x20000000)

	)

5335 
	#RTC_ALRMAR_DU
 ((
uöt32_t
)0x0F000000)

	)

5336 
	#RTC_ALRMAR_DU_0
 ((
uöt32_t
)0x01000000)

	)

5337 
	#RTC_ALRMAR_DU_1
 ((
uöt32_t
)0x02000000)

	)

5338 
	#RTC_ALRMAR_DU_2
 ((
uöt32_t
)0x04000000)

	)

5339 
	#RTC_ALRMAR_DU_3
 ((
uöt32_t
)0x08000000)

	)

5340 
	#RTC_ALRMAR_MSK3
 ((
uöt32_t
)0x00800000)

	)

5341 
	#RTC_ALRMAR_PM
 ((
uöt32_t
)0x00400000)

	)

5342 
	#RTC_ALRMAR_HT
 ((
uöt32_t
)0x00300000)

	)

5343 
	#RTC_ALRMAR_HT_0
 ((
uöt32_t
)0x00100000)

	)

5344 
	#RTC_ALRMAR_HT_1
 ((
uöt32_t
)0x00200000)

	)

5345 
	#RTC_ALRMAR_HU
 ((
uöt32_t
)0x000F0000)

	)

5346 
	#RTC_ALRMAR_HU_0
 ((
uöt32_t
)0x00010000)

	)

5347 
	#RTC_ALRMAR_HU_1
 ((
uöt32_t
)0x00020000)

	)

5348 
	#RTC_ALRMAR_HU_2
 ((
uöt32_t
)0x00040000)

	)

5349 
	#RTC_ALRMAR_HU_3
 ((
uöt32_t
)0x00080000)

	)

5350 
	#RTC_ALRMAR_MSK2
 ((
uöt32_t
)0x00008000)

	)

5351 
	#RTC_ALRMAR_MNT
 ((
uöt32_t
)0x00007000)

	)

5352 
	#RTC_ALRMAR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

5353 
	#RTC_ALRMAR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

5354 
	#RTC_ALRMAR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

5355 
	#RTC_ALRMAR_MNU
 ((
uöt32_t
)0x00000F00)

	)

5356 
	#RTC_ALRMAR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

5357 
	#RTC_ALRMAR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

5358 
	#RTC_ALRMAR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

5359 
	#RTC_ALRMAR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

5360 
	#RTC_ALRMAR_MSK1
 ((
uöt32_t
)0x00000080)

	)

5361 
	#RTC_ALRMAR_ST
 ((
uöt32_t
)0x00000070)

	)

5362 
	#RTC_ALRMAR_ST_0
 ((
uöt32_t
)0x00000010)

	)

5363 
	#RTC_ALRMAR_ST_1
 ((
uöt32_t
)0x00000020)

	)

5364 
	#RTC_ALRMAR_ST_2
 ((
uöt32_t
)0x00000040)

	)

5365 
	#RTC_ALRMAR_SU
 ((
uöt32_t
)0x0000000F)

	)

5366 
	#RTC_ALRMAR_SU_0
 ((
uöt32_t
)0x00000001)

	)

5367 
	#RTC_ALRMAR_SU_1
 ((
uöt32_t
)0x00000002)

	)

5368 
	#RTC_ALRMAR_SU_2
 ((
uöt32_t
)0x00000004)

	)

5369 
	#RTC_ALRMAR_SU_3
 ((
uöt32_t
)0x00000008)

	)

5372 
	#RTC_ALRMBR_MSK4
 ((
uöt32_t
)0x80000000)

	)

5373 
	#RTC_ALRMBR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

5374 
	#RTC_ALRMBR_DT
 ((
uöt32_t
)0x30000000)

	)

5375 
	#RTC_ALRMBR_DT_0
 ((
uöt32_t
)0x10000000)

	)

5376 
	#RTC_ALRMBR_DT_1
 ((
uöt32_t
)0x20000000)

	)

5377 
	#RTC_ALRMBR_DU
 ((
uöt32_t
)0x0F000000)

	)

5378 
	#RTC_ALRMBR_DU_0
 ((
uöt32_t
)0x01000000)

	)

5379 
	#RTC_ALRMBR_DU_1
 ((
uöt32_t
)0x02000000)

	)

5380 
	#RTC_ALRMBR_DU_2
 ((
uöt32_t
)0x04000000)

	)

5381 
	#RTC_ALRMBR_DU_3
 ((
uöt32_t
)0x08000000)

	)

5382 
	#RTC_ALRMBR_MSK3
 ((
uöt32_t
)0x00800000)

	)

5383 
	#RTC_ALRMBR_PM
 ((
uöt32_t
)0x00400000)

	)

5384 
	#RTC_ALRMBR_HT
 ((
uöt32_t
)0x00300000)

	)

5385 
	#RTC_ALRMBR_HT_0
 ((
uöt32_t
)0x00100000)

	)

5386 
	#RTC_ALRMBR_HT_1
 ((
uöt32_t
)0x00200000)

	)

5387 
	#RTC_ALRMBR_HU
 ((
uöt32_t
)0x000F0000)

	)

5388 
	#RTC_ALRMBR_HU_0
 ((
uöt32_t
)0x00010000)

	)

5389 
	#RTC_ALRMBR_HU_1
 ((
uöt32_t
)0x00020000)

	)

5390 
	#RTC_ALRMBR_HU_2
 ((
uöt32_t
)0x00040000)

	)

5391 
	#RTC_ALRMBR_HU_3
 ((
uöt32_t
)0x00080000)

	)

5392 
	#RTC_ALRMBR_MSK2
 ((
uöt32_t
)0x00008000)

	)

5393 
	#RTC_ALRMBR_MNT
 ((
uöt32_t
)0x00007000)

	)

5394 
	#RTC_ALRMBR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

5395 
	#RTC_ALRMBR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

5396 
	#RTC_ALRMBR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

5397 
	#RTC_ALRMBR_MNU
 ((
uöt32_t
)0x00000F00)

	)

5398 
	#RTC_ALRMBR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

5399 
	#RTC_ALRMBR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

5400 
	#RTC_ALRMBR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

5401 
	#RTC_ALRMBR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

5402 
	#RTC_ALRMBR_MSK1
 ((
uöt32_t
)0x00000080)

	)

5403 
	#RTC_ALRMBR_ST
 ((
uöt32_t
)0x00000070)

	)

5404 
	#RTC_ALRMBR_ST_0
 ((
uöt32_t
)0x00000010)

	)

5405 
	#RTC_ALRMBR_ST_1
 ((
uöt32_t
)0x00000020)

	)

5406 
	#RTC_ALRMBR_ST_2
 ((
uöt32_t
)0x00000040)

	)

5407 
	#RTC_ALRMBR_SU
 ((
uöt32_t
)0x0000000F)

	)

5408 
	#RTC_ALRMBR_SU_0
 ((
uöt32_t
)0x00000001)

	)

5409 
	#RTC_ALRMBR_SU_1
 ((
uöt32_t
)0x00000002)

	)

5410 
	#RTC_ALRMBR_SU_2
 ((
uöt32_t
)0x00000004)

	)

5411 
	#RTC_ALRMBR_SU_3
 ((
uöt32_t
)0x00000008)

	)

5414 
	#RTC_WPR_KEY
 ((
uöt32_t
)0x000000FF)

	)

5417 
	#RTC_SSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

5420 
	#RTC_SHIFTR_SUBFS
 ((
uöt32_t
)0x00007FFF)

	)

5421 
	#RTC_SHIFTR_ADD1S
 ((
uöt32_t
)0x80000000)

	)

5424 
	#RTC_TSTR_PM
 ((
uöt32_t
)0x00400000)

	)

5425 
	#RTC_TSTR_HT
 ((
uöt32_t
)0x00300000)

	)

5426 
	#RTC_TSTR_HT_0
 ((
uöt32_t
)0x00100000)

	)

5427 
	#RTC_TSTR_HT_1
 ((
uöt32_t
)0x00200000)

	)

5428 
	#RTC_TSTR_HU
 ((
uöt32_t
)0x000F0000)

	)

5429 
	#RTC_TSTR_HU_0
 ((
uöt32_t
)0x00010000)

	)

5430 
	#RTC_TSTR_HU_1
 ((
uöt32_t
)0x00020000)

	)

5431 
	#RTC_TSTR_HU_2
 ((
uöt32_t
)0x00040000)

	)

5432 
	#RTC_TSTR_HU_3
 ((
uöt32_t
)0x00080000)

	)

5433 
	#RTC_TSTR_MNT
 ((
uöt32_t
)0x00007000)

	)

5434 
	#RTC_TSTR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

5435 
	#RTC_TSTR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

5436 
	#RTC_TSTR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

5437 
	#RTC_TSTR_MNU
 ((
uöt32_t
)0x00000F00)

	)

5438 
	#RTC_TSTR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

5439 
	#RTC_TSTR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

5440 
	#RTC_TSTR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

5441 
	#RTC_TSTR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

5442 
	#RTC_TSTR_ST
 ((
uöt32_t
)0x00000070)

	)

5443 
	#RTC_TSTR_ST_0
 ((
uöt32_t
)0x00000010)

	)

5444 
	#RTC_TSTR_ST_1
 ((
uöt32_t
)0x00000020)

	)

5445 
	#RTC_TSTR_ST_2
 ((
uöt32_t
)0x00000040)

	)

5446 
	#RTC_TSTR_SU
 ((
uöt32_t
)0x0000000F)

	)

5447 
	#RTC_TSTR_SU_0
 ((
uöt32_t
)0x00000001)

	)

5448 
	#RTC_TSTR_SU_1
 ((
uöt32_t
)0x00000002)

	)

5449 
	#RTC_TSTR_SU_2
 ((
uöt32_t
)0x00000004)

	)

5450 
	#RTC_TSTR_SU_3
 ((
uöt32_t
)0x00000008)

	)

5453 
	#RTC_TSDR_WDU
 ((
uöt32_t
)0x0000E000)

	)

5454 
	#RTC_TSDR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

5455 
	#RTC_TSDR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

5456 
	#RTC_TSDR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

5457 
	#RTC_TSDR_MT
 ((
uöt32_t
)0x00001000)

	)

5458 
	#RTC_TSDR_MU
 ((
uöt32_t
)0x00000F00)

	)

5459 
	#RTC_TSDR_MU_0
 ((
uöt32_t
)0x00000100)

	)

5460 
	#RTC_TSDR_MU_1
 ((
uöt32_t
)0x00000200)

	)

5461 
	#RTC_TSDR_MU_2
 ((
uöt32_t
)0x00000400)

	)

5462 
	#RTC_TSDR_MU_3
 ((
uöt32_t
)0x00000800)

	)

5463 
	#RTC_TSDR_DT
 ((
uöt32_t
)0x00000030)

	)

5464 
	#RTC_TSDR_DT_0
 ((
uöt32_t
)0x00000010)

	)

5465 
	#RTC_TSDR_DT_1
 ((
uöt32_t
)0x00000020)

	)

5466 
	#RTC_TSDR_DU
 ((
uöt32_t
)0x0000000F)

	)

5467 
	#RTC_TSDR_DU_0
 ((
uöt32_t
)0x00000001)

	)

5468 
	#RTC_TSDR_DU_1
 ((
uöt32_t
)0x00000002)

	)

5469 
	#RTC_TSDR_DU_2
 ((
uöt32_t
)0x00000004)

	)

5470 
	#RTC_TSDR_DU_3
 ((
uöt32_t
)0x00000008)

	)

5473 
	#RTC_TSSSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

5476 
	#RTC_CALR_CALP
 ((
uöt32_t
)0x00008000)

	)

5477 
	#RTC_CALR_CALW8
 ((
uöt32_t
)0x00004000)

	)

5478 
	#RTC_CALR_CALW16
 ((
uöt32_t
)0x00002000)

	)

5479 
	#RTC_CALR_CALM
 ((
uöt32_t
)0x000001FF)

	)

5480 
	#RTC_CALR_CALM_0
 ((
uöt32_t
)0x00000001)

	)

5481 
	#RTC_CALR_CALM_1
 ((
uöt32_t
)0x00000002)

	)

5482 
	#RTC_CALR_CALM_2
 ((
uöt32_t
)0x00000004)

	)

5483 
	#RTC_CALR_CALM_3
 ((
uöt32_t
)0x00000008)

	)

5484 
	#RTC_CALR_CALM_4
 ((
uöt32_t
)0x00000010)

	)

5485 
	#RTC_CALR_CALM_5
 ((
uöt32_t
)0x00000020)

	)

5486 
	#RTC_CALR_CALM_6
 ((
uöt32_t
)0x00000040)

	)

5487 
	#RTC_CALR_CALM_7
 ((
uöt32_t
)0x00000080)

	)

5488 
	#RTC_CALR_CALM_8
 ((
uöt32_t
)0x00000100)

	)

5491 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
uöt32_t
)0x00040000)

	)

5492 
	#RTC_TAFCR_TSINSEL
 ((
uöt32_t
)0x00020000)

	)

5493 
	#RTC_TAFCR_TAMPINSEL
 ((
uöt32_t
)0x00010000)

	)

5494 
	#RTC_TAFCR_TAMPPUDIS
 ((
uöt32_t
)0x00008000)

	)

5495 
	#RTC_TAFCR_TAMPPRCH
 ((
uöt32_t
)0x00006000)

	)

5496 
	#RTC_TAFCR_TAMPPRCH_0
 ((
uöt32_t
)0x00002000)

	)

5497 
	#RTC_TAFCR_TAMPPRCH_1
 ((
uöt32_t
)0x00004000)

	)

5498 
	#RTC_TAFCR_TAMPFLT
 ((
uöt32_t
)0x00001800)

	)

5499 
	#RTC_TAFCR_TAMPFLT_0
 ((
uöt32_t
)0x00000800)

	)

5500 
	#RTC_TAFCR_TAMPFLT_1
 ((
uöt32_t
)0x00001000)

	)

5501 
	#RTC_TAFCR_TAMPFREQ
 ((
uöt32_t
)0x00000700)

	)

5502 
	#RTC_TAFCR_TAMPFREQ_0
 ((
uöt32_t
)0x00000100)

	)

5503 
	#RTC_TAFCR_TAMPFREQ_1
 ((
uöt32_t
)0x00000200)

	)

5504 
	#RTC_TAFCR_TAMPFREQ_2
 ((
uöt32_t
)0x00000400)

	)

5505 
	#RTC_TAFCR_TAMPTS
 ((
uöt32_t
)0x00000080)

	)

5506 
	#RTC_TAFCR_TAMPIE
 ((
uöt32_t
)0x00000004)

	)

5507 
	#RTC_TAFCR_TAMP1TRG
 ((
uöt32_t
)0x00000002)

	)

5508 
	#RTC_TAFCR_TAMP1E
 ((
uöt32_t
)0x00000001)

	)

5511 
	#RTC_ALRMASSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

5512 
	#RTC_ALRMASSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

5513 
	#RTC_ALRMASSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

5514 
	#RTC_ALRMASSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

5515 
	#RTC_ALRMASSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

5516 
	#RTC_ALRMASSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

5519 
	#RTC_ALRMBSSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

5520 
	#RTC_ALRMBSSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

5521 
	#RTC_ALRMBSSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

5522 
	#RTC_ALRMBSSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

5523 
	#RTC_ALRMBSSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

5524 
	#RTC_ALRMBSSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

5527 
	#RTC_BKP0R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5530 
	#RTC_BKP1R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5533 
	#RTC_BKP2R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5536 
	#RTC_BKP3R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5539 
	#RTC_BKP4R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5542 
	#RTC_BKP5R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5545 
	#RTC_BKP6R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5548 
	#RTC_BKP7R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5551 
	#RTC_BKP8R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5554 
	#RTC_BKP9R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5557 
	#RTC_BKP10R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5560 
	#RTC_BKP11R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5563 
	#RTC_BKP12R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5566 
	#RTC_BKP13R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5569 
	#RTC_BKP14R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5572 
	#RTC_BKP15R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5575 
	#RTC_BKP16R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5578 
	#RTC_BKP17R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5581 
	#RTC_BKP18R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5584 
	#RTC_BKP19R
 ((
uöt32_t
)0xFFFFFFFF)

	)

5592 
	#SDIO_POWER_PWRCTRL
 ((
uöt8_t
)0x03Ë

	)

5593 
	#SDIO_POWER_PWRCTRL_0
 ((
uöt8_t
)0x01Ë

	)

5594 
	#SDIO_POWER_PWRCTRL_1
 ((
uöt8_t
)0x02Ë

	)

5597 
	#SDIO_CLKCR_CLKDIV
 ((
uöt16_t
)0x00FFË

	)

5598 
	#SDIO_CLKCR_CLKEN
 ((
uöt16_t
)0x0100Ë

	)

5599 
	#SDIO_CLKCR_PWRSAV
 ((
uöt16_t
)0x0200Ë

	)

5600 
	#SDIO_CLKCR_BYPASS
 ((
uöt16_t
)0x0400Ë

	)

5602 
	#SDIO_CLKCR_WIDBUS
 ((
uöt16_t
)0x1800Ë

	)

5603 
	#SDIO_CLKCR_WIDBUS_0
 ((
uöt16_t
)0x0800Ë

	)

5604 
	#SDIO_CLKCR_WIDBUS_1
 ((
uöt16_t
)0x1000Ë

	)

5606 
	#SDIO_CLKCR_NEGEDGE
 ((
uöt16_t
)0x2000Ë

	)

5607 
	#SDIO_CLKCR_HWFC_EN
 ((
uöt16_t
)0x4000Ë

	)

5610 
	#SDIO_ARG_CMDARG
 ((
uöt32_t
)0xFFFFFFFFË

	)

5613 
	#SDIO_CMD_CMDINDEX
 ((
uöt16_t
)0x003FË

	)

5615 
	#SDIO_CMD_WAITRESP
 ((
uöt16_t
)0x00C0Ë

	)

5616 
	#SDIO_CMD_WAITRESP_0
 ((
uöt16_t
)0x0040Ë

	)

5617 
	#SDIO_CMD_WAITRESP_1
 ((
uöt16_t
)0x0080Ë

	)

5619 
	#SDIO_CMD_WAITINT
 ((
uöt16_t
)0x0100Ë

	)

5620 
	#SDIO_CMD_WAITPEND
 ((
uöt16_t
)0x0200Ë

	)

5621 
	#SDIO_CMD_CPSMEN
 ((
uöt16_t
)0x0400Ë

	)

5622 
	#SDIO_CMD_SDIOSUSPEND
 ((
uöt16_t
)0x0800Ë

	)

5623 
	#SDIO_CMD_ENCMDCOMPL
 ((
uöt16_t
)0x1000Ë

	)

5624 
	#SDIO_CMD_NIEN
 ((
uöt16_t
)0x2000Ë

	)

5625 
	#SDIO_CMD_CEATACMD
 ((
uöt16_t
)0x4000Ë

	)

5628 
	#SDIO_RESPCMD_RESPCMD
 ((
uöt8_t
)0x3FË

	)

5631 
	#SDIO_RESP0_CARDSTATUS0
 ((
uöt32_t
)0xFFFFFFFFË

	)

5634 
	#SDIO_RESP1_CARDSTATUS1
 ((
uöt32_t
)0xFFFFFFFFË

	)

5637 
	#SDIO_RESP2_CARDSTATUS2
 ((
uöt32_t
)0xFFFFFFFFË

	)

5640 
	#SDIO_RESP3_CARDSTATUS3
 ((
uöt32_t
)0xFFFFFFFFË

	)

5643 
	#SDIO_RESP4_CARDSTATUS4
 ((
uöt32_t
)0xFFFFFFFFË

	)

5646 
	#SDIO_DTIMER_DATATIME
 ((
uöt32_t
)0xFFFFFFFFË

	)

5649 
	#SDIO_DLEN_DATALENGTH
 ((
uöt32_t
)0x01FFFFFFË

	)

5652 
	#SDIO_DCTRL_DTEN
 ((
uöt16_t
)0x0001Ë

	)

5653 
	#SDIO_DCTRL_DTDIR
 ((
uöt16_t
)0x0002Ë

	)

5654 
	#SDIO_DCTRL_DTMODE
 ((
uöt16_t
)0x0004Ë

	)

5655 
	#SDIO_DCTRL_DMAEN
 ((
uöt16_t
)0x0008Ë

	)

5657 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
uöt16_t
)0x00F0Ë

	)

5658 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
uöt16_t
)0x0010Ë

	)

5659 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
uöt16_t
)0x0020Ë

	)

5660 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
uöt16_t
)0x0040Ë

	)

5661 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
uöt16_t
)0x0080Ë

	)

5663 
	#SDIO_DCTRL_RWSTART
 ((
uöt16_t
)0x0100Ë

	)

5664 
	#SDIO_DCTRL_RWSTOP
 ((
uöt16_t
)0x0200Ë

	)

5665 
	#SDIO_DCTRL_RWMOD
 ((
uöt16_t
)0x0400Ë

	)

5666 
	#SDIO_DCTRL_SDIOEN
 ((
uöt16_t
)0x0800Ë

	)

5669 
	#SDIO_DCOUNT_DATACOUNT
 ((
uöt32_t
)0x01FFFFFFË

	)

5672 
	#SDIO_STA_CCRCFAIL
 ((
uöt32_t
)0x00000001Ë

	)

5673 
	#SDIO_STA_DCRCFAIL
 ((
uöt32_t
)0x00000002Ë

	)

5674 
	#SDIO_STA_CTIMEOUT
 ((
uöt32_t
)0x00000004Ë

	)

5675 
	#SDIO_STA_DTIMEOUT
 ((
uöt32_t
)0x00000008Ë

	)

5676 
	#SDIO_STA_TXUNDERR
 ((
uöt32_t
)0x00000010Ë

	)

5677 
	#SDIO_STA_RXOVERR
 ((
uöt32_t
)0x00000020Ë

	)

5678 
	#SDIO_STA_CMDREND
 ((
uöt32_t
)0x00000040Ë

	)

5679 
	#SDIO_STA_CMDSENT
 ((
uöt32_t
)0x00000080Ë

	)

5680 
	#SDIO_STA_DATAEND
 ((
uöt32_t
)0x00000100Ë

	)

5681 
	#SDIO_STA_STBITERR
 ((
uöt32_t
)0x00000200Ë

	)

5682 
	#SDIO_STA_DBCKEND
 ((
uöt32_t
)0x00000400Ë

	)

5683 
	#SDIO_STA_CMDACT
 ((
uöt32_t
)0x00000800Ë

	)

5684 
	#SDIO_STA_TXACT
 ((
uöt32_t
)0x00001000Ë

	)

5685 
	#SDIO_STA_RXACT
 ((
uöt32_t
)0x00002000Ë

	)

5686 
	#SDIO_STA_TXFIFOHE
 ((
uöt32_t
)0x00004000Ë

	)

5687 
	#SDIO_STA_RXFIFOHF
 ((
uöt32_t
)0x00008000Ë

	)

5688 
	#SDIO_STA_TXFIFOF
 ((
uöt32_t
)0x00010000Ë

	)

5689 
	#SDIO_STA_RXFIFOF
 ((
uöt32_t
)0x00020000Ë

	)

5690 
	#SDIO_STA_TXFIFOE
 ((
uöt32_t
)0x00040000Ë

	)

5691 
	#SDIO_STA_RXFIFOE
 ((
uöt32_t
)0x00080000Ë

	)

5692 
	#SDIO_STA_TXDAVL
 ((
uöt32_t
)0x00100000Ë

	)

5693 
	#SDIO_STA_RXDAVL
 ((
uöt32_t
)0x00200000Ë

	)

5694 
	#SDIO_STA_SDIOIT
 ((
uöt32_t
)0x00400000Ë

	)

5695 
	#SDIO_STA_CEATAEND
 ((
uöt32_t
)0x00800000Ë

	)

5698 
	#SDIO_ICR_CCRCFAILC
 ((
uöt32_t
)0x00000001Ë

	)

5699 
	#SDIO_ICR_DCRCFAILC
 ((
uöt32_t
)0x00000002Ë

	)

5700 
	#SDIO_ICR_CTIMEOUTC
 ((
uöt32_t
)0x00000004Ë

	)

5701 
	#SDIO_ICR_DTIMEOUTC
 ((
uöt32_t
)0x00000008Ë

	)

5702 
	#SDIO_ICR_TXUNDERRC
 ((
uöt32_t
)0x00000010Ë

	)

5703 
	#SDIO_ICR_RXOVERRC
 ((
uöt32_t
)0x00000020Ë

	)

5704 
	#SDIO_ICR_CMDRENDC
 ((
uöt32_t
)0x00000040Ë

	)

5705 
	#SDIO_ICR_CMDSENTC
 ((
uöt32_t
)0x00000080Ë

	)

5706 
	#SDIO_ICR_DATAENDC
 ((
uöt32_t
)0x00000100Ë

	)

5707 
	#SDIO_ICR_STBITERRC
 ((
uöt32_t
)0x00000200Ë

	)

5708 
	#SDIO_ICR_DBCKENDC
 ((
uöt32_t
)0x00000400Ë

	)

5709 
	#SDIO_ICR_SDIOITC
 ((
uöt32_t
)0x00400000Ë

	)

5710 
	#SDIO_ICR_CEATAENDC
 ((
uöt32_t
)0x00800000Ë

	)

5713 
	#SDIO_MASK_CCRCFAILIE
 ((
uöt32_t
)0x00000001Ë

	)

5714 
	#SDIO_MASK_DCRCFAILIE
 ((
uöt32_t
)0x00000002Ë

	)

5715 
	#SDIO_MASK_CTIMEOUTIE
 ((
uöt32_t
)0x00000004Ë

	)

5716 
	#SDIO_MASK_DTIMEOUTIE
 ((
uöt32_t
)0x00000008Ë

	)

5717 
	#SDIO_MASK_TXUNDERRIE
 ((
uöt32_t
)0x00000010Ë

	)

5718 
	#SDIO_MASK_RXOVERRIE
 ((
uöt32_t
)0x00000020Ë

	)

5719 
	#SDIO_MASK_CMDRENDIE
 ((
uöt32_t
)0x00000040Ë

	)

5720 
	#SDIO_MASK_CMDSENTIE
 ((
uöt32_t
)0x00000080Ë

	)

5721 
	#SDIO_MASK_DATAENDIE
 ((
uöt32_t
)0x00000100Ë

	)

5722 
	#SDIO_MASK_STBITERRIE
 ((
uöt32_t
)0x00000200Ë

	)

5723 
	#SDIO_MASK_DBCKENDIE
 ((
uöt32_t
)0x00000400Ë

	)

5724 
	#SDIO_MASK_CMDACTIE
 ((
uöt32_t
)0x00000800Ë

	)

5725 
	#SDIO_MASK_TXACTIE
 ((
uöt32_t
)0x00001000Ë

	)

5726 
	#SDIO_MASK_RXACTIE
 ((
uöt32_t
)0x00002000Ë

	)

5727 
	#SDIO_MASK_TXFIFOHEIE
 ((
uöt32_t
)0x00004000Ë

	)

5728 
	#SDIO_MASK_RXFIFOHFIE
 ((
uöt32_t
)0x00008000Ë

	)

5729 
	#SDIO_MASK_TXFIFOFIE
 ((
uöt32_t
)0x00010000Ë

	)

5730 
	#SDIO_MASK_RXFIFOFIE
 ((
uöt32_t
)0x00020000Ë

	)

5731 
	#SDIO_MASK_TXFIFOEIE
 ((
uöt32_t
)0x00040000Ë

	)

5732 
	#SDIO_MASK_RXFIFOEIE
 ((
uöt32_t
)0x00080000Ë

	)

5733 
	#SDIO_MASK_TXDAVLIE
 ((
uöt32_t
)0x00100000Ë

	)

5734 
	#SDIO_MASK_RXDAVLIE
 ((
uöt32_t
)0x00200000Ë

	)

5735 
	#SDIO_MASK_SDIOITIE
 ((
uöt32_t
)0x00400000Ë

	)

5736 
	#SDIO_MASK_CEATAENDIE
 ((
uöt32_t
)0x00800000Ë

	)

5739 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
uöt32_t
)0x00FFFFFFË

	)

5742 
	#SDIO_FIFO_FIFODATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

5750 
	#SPI_CR1_CPHA
 ((
uöt16_t
)0x0001Ë

	)

5751 
	#SPI_CR1_CPOL
 ((
uöt16_t
)0x0002Ë

	)

5752 
	#SPI_CR1_MSTR
 ((
uöt16_t
)0x0004Ë

	)

5754 
	#SPI_CR1_BR
 ((
uöt16_t
)0x0038Ë

	)

5755 
	#SPI_CR1_BR_0
 ((
uöt16_t
)0x0008Ë

	)

5756 
	#SPI_CR1_BR_1
 ((
uöt16_t
)0x0010Ë

	)

5757 
	#SPI_CR1_BR_2
 ((
uöt16_t
)0x0020Ë

	)

5759 
	#SPI_CR1_SPE
 ((
uöt16_t
)0x0040Ë

	)

5760 
	#SPI_CR1_LSBFIRST
 ((
uöt16_t
)0x0080Ë

	)

5761 
	#SPI_CR1_SSI
 ((
uöt16_t
)0x0100Ë

	)

5762 
	#SPI_CR1_SSM
 ((
uöt16_t
)0x0200Ë

	)

5763 
	#SPI_CR1_RXONLY
 ((
uöt16_t
)0x0400Ë

	)

5764 
	#SPI_CR1_DFF
 ((
uöt16_t
)0x0800Ë

	)

5765 
	#SPI_CR1_CRCNEXT
 ((
uöt16_t
)0x1000Ë

	)

5766 
	#SPI_CR1_CRCEN
 ((
uöt16_t
)0x2000Ë

	)

5767 
	#SPI_CR1_BIDIOE
 ((
uöt16_t
)0x4000Ë

	)

5768 
	#SPI_CR1_BIDIMODE
 ((
uöt16_t
)0x8000Ë

	)

5771 
	#SPI_CR2_RXDMAEN
 ((
uöt8_t
)0x01Ë

	)

5772 
	#SPI_CR2_TXDMAEN
 ((
uöt8_t
)0x02Ë

	)

5773 
	#SPI_CR2_SSOE
 ((
uöt8_t
)0x04Ë

	)

5774 
	#SPI_CR2_ERRIE
 ((
uöt8_t
)0x20Ë

	)

5775 
	#SPI_CR2_RXNEIE
 ((
uöt8_t
)0x40Ë

	)

5776 
	#SPI_CR2_TXEIE
 ((
uöt8_t
)0x80Ë

	)

5779 
	#SPI_SR_RXNE
 ((
uöt8_t
)0x01Ë

	)

5780 
	#SPI_SR_TXE
 ((
uöt8_t
)0x02Ë

	)

5781 
	#SPI_SR_CHSIDE
 ((
uöt8_t
)0x04Ë

	)

5782 
	#SPI_SR_UDR
 ((
uöt8_t
)0x08Ë

	)

5783 
	#SPI_SR_CRCERR
 ((
uöt8_t
)0x10Ë

	)

5784 
	#SPI_SR_MODF
 ((
uöt8_t
)0x20Ë

	)

5785 
	#SPI_SR_OVR
 ((
uöt8_t
)0x40Ë

	)

5786 
	#SPI_SR_BSY
 ((
uöt8_t
)0x80Ë

	)

5789 
	#SPI_DR_DR
 ((
uöt16_t
)0xFFFFË

	)

5792 
	#SPI_CRCPR_CRCPOLY
 ((
uöt16_t
)0xFFFFË

	)

5795 
	#SPI_RXCRCR_RXCRC
 ((
uöt16_t
)0xFFFFË

	)

5798 
	#SPI_TXCRCR_TXCRC
 ((
uöt16_t
)0xFFFFË

	)

5801 
	#SPI_I2SCFGR_CHLEN
 ((
uöt16_t
)0x0001Ë

	)

5803 
	#SPI_I2SCFGR_DATLEN
 ((
uöt16_t
)0x0006Ë

	)

5804 
	#SPI_I2SCFGR_DATLEN_0
 ((
uöt16_t
)0x0002Ë

	)

5805 
	#SPI_I2SCFGR_DATLEN_1
 ((
uöt16_t
)0x0004Ë

	)

5807 
	#SPI_I2SCFGR_CKPOL
 ((
uöt16_t
)0x0008Ë

	)

5809 
	#SPI_I2SCFGR_I2SSTD
 ((
uöt16_t
)0x0030Ë

	)

5810 
	#SPI_I2SCFGR_I2SSTD_0
 ((
uöt16_t
)0x0010Ë

	)

5811 
	#SPI_I2SCFGR_I2SSTD_1
 ((
uöt16_t
)0x0020Ë

	)

5813 
	#SPI_I2SCFGR_PCMSYNC
 ((
uöt16_t
)0x0080Ë

	)

5815 
	#SPI_I2SCFGR_I2SCFG
 ((
uöt16_t
)0x0300Ë

	)

5816 
	#SPI_I2SCFGR_I2SCFG_0
 ((
uöt16_t
)0x0100Ë

	)

5817 
	#SPI_I2SCFGR_I2SCFG_1
 ((
uöt16_t
)0x0200Ë

	)

5819 
	#SPI_I2SCFGR_I2SE
 ((
uöt16_t
)0x0400Ë

	)

5820 
	#SPI_I2SCFGR_I2SMOD
 ((
uöt16_t
)0x0800Ë

	)

5823 
	#SPI_I2SPR_I2SDIV
 ((
uöt16_t
)0x00FFË

	)

5824 
	#SPI_I2SPR_ODD
 ((
uöt16_t
)0x0100Ë

	)

5825 
	#SPI_I2SPR_MCKOE
 ((
uöt16_t
)0x0200Ë

	)

5833 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
uöt32_t
)0x00000003Ë

	)

5834 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
uöt32_t
)0x00000001)

	)

5835 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
uöt32_t
)0x00000002)

	)

5838 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
uöt32_t
)0x00800000Ë

	)

5840 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

5843 
	#SYSCFG_EXTICR1_EXTI0
 ((
uöt16_t
)0x000FË

	)

5844 
	#SYSCFG_EXTICR1_EXTI1
 ((
uöt16_t
)0x00F0Ë

	)

5845 
	#SYSCFG_EXTICR1_EXTI2
 ((
uöt16_t
)0x0F00Ë

	)

5846 
	#SYSCFG_EXTICR1_EXTI3
 ((
uöt16_t
)0xF000Ë

	)

5850 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
uöt16_t
)0x0000Ë

	)

5851 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
uöt16_t
)0x0001Ë

	)

5852 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
uöt16_t
)0x0002Ë

	)

5853 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
uöt16_t
)0x0003Ë

	)

5854 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
uöt16_t
)0x0004Ë

	)

5855 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
uöt16_t
)0x0005Ë

	)

5856 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
uöt16_t
)0x0006Ë

	)

5857 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
uöt16_t
)0x0007Ë

	)

5858 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
uöt16_t
)0x0008Ë

	)

5862 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
uöt16_t
)0x0000Ë

	)

5863 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
uöt16_t
)0x0010Ë

	)

5864 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
uöt16_t
)0x0020Ë

	)

5865 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
uöt16_t
)0x0030Ë

	)

5866 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
uöt16_t
)0x0040Ë

	)

5867 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
uöt16_t
)0x0050Ë

	)

5868 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
uöt16_t
)0x0060Ë

	)

5869 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
uöt16_t
)0x0070Ë

	)

5870 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
uöt16_t
)0x0080Ë

	)

5874 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
uöt16_t
)0x0000Ë

	)

5875 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
uöt16_t
)0x0100Ë

	)

5876 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
uöt16_t
)0x0200Ë

	)

5877 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
uöt16_t
)0x0300Ë

	)

5878 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
uöt16_t
)0x0400Ë

	)

5879 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
uöt16_t
)0x0500Ë

	)

5880 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
uöt16_t
)0x0600Ë

	)

5881 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
uöt16_t
)0x0700Ë

	)

5882 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
uöt16_t
)0x0800Ë

	)

5886 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
uöt16_t
)0x0000Ë

	)

5887 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
uöt16_t
)0x1000Ë

	)

5888 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
uöt16_t
)0x2000Ë

	)

5889 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
uöt16_t
)0x3000Ë

	)

5890 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
uöt16_t
)0x4000Ë

	)

5891 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
uöt16_t
)0x5000Ë

	)

5892 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
uöt16_t
)0x6000Ë

	)

5893 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
uöt16_t
)0x7000Ë

	)

5894 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
uöt16_t
)0x8000Ë

	)

5897 
	#SYSCFG_EXTICR2_EXTI4
 ((
uöt16_t
)0x000FË

	)

5898 
	#SYSCFG_EXTICR2_EXTI5
 ((
uöt16_t
)0x00F0Ë

	)

5899 
	#SYSCFG_EXTICR2_EXTI6
 ((
uöt16_t
)0x0F00Ë

	)

5900 
	#SYSCFG_EXTICR2_EXTI7
 ((
uöt16_t
)0xF000Ë

	)

5904 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
uöt16_t
)0x0000Ë

	)

5905 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
uöt16_t
)0x0001Ë

	)

5906 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
uöt16_t
)0x0002Ë

	)

5907 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
uöt16_t
)0x0003Ë

	)

5908 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
uöt16_t
)0x0004Ë

	)

5909 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
uöt16_t
)0x0005Ë

	)

5910 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
uöt16_t
)0x0006Ë

	)

5911 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
uöt16_t
)0x0007Ë

	)

5912 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
uöt16_t
)0x0008Ë

	)

5916 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
uöt16_t
)0x0000Ë

	)

5917 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
uöt16_t
)0x0010Ë

	)

5918 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
uöt16_t
)0x0020Ë

	)

5919 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
uöt16_t
)0x0030Ë

	)

5920 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
uöt16_t
)0x0040Ë

	)

5921 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
uöt16_t
)0x0050Ë

	)

5922 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
uöt16_t
)0x0060Ë

	)

5923 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
uöt16_t
)0x0070Ë

	)

5924 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
uöt16_t
)0x0080Ë

	)

5928 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
uöt16_t
)0x0000Ë

	)

5929 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
uöt16_t
)0x0100Ë

	)

5930 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
uöt16_t
)0x0200Ë

	)

5931 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
uöt16_t
)0x0300Ë

	)

5932 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
uöt16_t
)0x0400Ë

	)

5933 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
uöt16_t
)0x0500Ë

	)

5934 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
uöt16_t
)0x0600Ë

	)

5935 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
uöt16_t
)0x0700Ë

	)

5936 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
uöt16_t
)0x0800Ë

	)

5940 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
uöt16_t
)0x0000Ë

	)

5941 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
uöt16_t
)0x1000Ë

	)

5942 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
uöt16_t
)0x2000Ë

	)

5943 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
uöt16_t
)0x3000Ë

	)

5944 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
uöt16_t
)0x4000Ë

	)

5945 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
uöt16_t
)0x5000Ë

	)

5946 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
uöt16_t
)0x6000Ë

	)

5947 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
uöt16_t
)0x7000Ë

	)

5948 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
uöt16_t
)0x8000Ë

	)

5951 
	#SYSCFG_EXTICR3_EXTI8
 ((
uöt16_t
)0x000FË

	)

5952 
	#SYSCFG_EXTICR3_EXTI9
 ((
uöt16_t
)0x00F0Ë

	)

5953 
	#SYSCFG_EXTICR3_EXTI10
 ((
uöt16_t
)0x0F00Ë

	)

5954 
	#SYSCFG_EXTICR3_EXTI11
 ((
uöt16_t
)0xF000Ë

	)

5959 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
uöt16_t
)0x0000Ë

	)

5960 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
uöt16_t
)0x0001Ë

	)

5961 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
uöt16_t
)0x0002Ë

	)

5962 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
uöt16_t
)0x0003Ë

	)

5963 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
uöt16_t
)0x0004Ë

	)

5964 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
uöt16_t
)0x0005Ë

	)

5965 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
uöt16_t
)0x0006Ë

	)

5966 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
uöt16_t
)0x0007Ë

	)

5967 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
uöt16_t
)0x0008Ë

	)

5971 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
uöt16_t
)0x0000Ë

	)

5972 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
uöt16_t
)0x0010Ë

	)

5973 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
uöt16_t
)0x0020Ë

	)

5974 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
uöt16_t
)0x0030Ë

	)

5975 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
uöt16_t
)0x0040Ë

	)

5976 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
uöt16_t
)0x0050Ë

	)

5977 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
uöt16_t
)0x0060Ë

	)

5978 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
uöt16_t
)0x0070Ë

	)

5979 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
uöt16_t
)0x0080Ë

	)

5983 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
uöt16_t
)0x0000Ë

	)

5984 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
uöt16_t
)0x0100Ë

	)

5985 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
uöt16_t
)0x0200Ë

	)

5986 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
uöt16_t
)0x0300Ë

	)

5987 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
uöt16_t
)0x0400Ë

	)

5988 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
uöt16_t
)0x0500Ë

	)

5989 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
uöt16_t
)0x0600Ë

	)

5990 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
uöt16_t
)0x0700Ë

	)

5991 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
uöt16_t
)0x0800Ë

	)

5995 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
uöt16_t
)0x0000Ë

	)

5996 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
uöt16_t
)0x1000Ë

	)

5997 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
uöt16_t
)0x2000Ë

	)

5998 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
uöt16_t
)0x3000Ë

	)

5999 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
uöt16_t
)0x4000Ë

	)

6000 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
uöt16_t
)0x5000Ë

	)

6001 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
uöt16_t
)0x6000Ë

	)

6002 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
uöt16_t
)0x7000Ë

	)

6003 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
uöt16_t
)0x8000Ë

	)

6006 
	#SYSCFG_EXTICR4_EXTI12
 ((
uöt16_t
)0x000FË

	)

6007 
	#SYSCFG_EXTICR4_EXTI13
 ((
uöt16_t
)0x00F0Ë

	)

6008 
	#SYSCFG_EXTICR4_EXTI14
 ((
uöt16_t
)0x0F00Ë

	)

6009 
	#SYSCFG_EXTICR4_EXTI15
 ((
uöt16_t
)0xF000Ë

	)

6013 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
uöt16_t
)0x0000Ë

	)

6014 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
uöt16_t
)0x0001Ë

	)

6015 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
uöt16_t
)0x0002Ë

	)

6016 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
uöt16_t
)0x0003Ë

	)

6017 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
uöt16_t
)0x0004Ë

	)

6018 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
uöt16_t
)0x0005Ë

	)

6019 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
uöt16_t
)0x0006Ë

	)

6020 
	#SYSCFG_EXTICR3_EXTI12_PH
 ((
uöt16_t
)0x0007Ë

	)

6024 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
uöt16_t
)0x0000Ë

	)

6025 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
uöt16_t
)0x0010Ë

	)

6026 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
uöt16_t
)0x0020Ë

	)

6027 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
uöt16_t
)0x0030Ë

	)

6028 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
uöt16_t
)0x0040Ë

	)

6029 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
uöt16_t
)0x0050Ë

	)

6030 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
uöt16_t
)0x0060Ë

	)

6031 
	#SYSCFG_EXTICR3_EXTI13_PH
 ((
uöt16_t
)0x0070Ë

	)

6035 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
uöt16_t
)0x0000Ë

	)

6036 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
uöt16_t
)0x0100Ë

	)

6037 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
uöt16_t
)0x0200Ë

	)

6038 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
uöt16_t
)0x0300Ë

	)

6039 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
uöt16_t
)0x0400Ë

	)

6040 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
uöt16_t
)0x0500Ë

	)

6041 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
uöt16_t
)0x0600Ë

	)

6042 
	#SYSCFG_EXTICR3_EXTI14_PH
 ((
uöt16_t
)0x0700Ë

	)

6046 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
uöt16_t
)0x0000Ë

	)

6047 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
uöt16_t
)0x1000Ë

	)

6048 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
uöt16_t
)0x2000Ë

	)

6049 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
uöt16_t
)0x3000Ë

	)

6050 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
uöt16_t
)0x4000Ë

	)

6051 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
uöt16_t
)0x5000Ë

	)

6052 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
uöt16_t
)0x6000Ë

	)

6053 
	#SYSCFG_EXTICR3_EXTI15_PH
 ((
uöt16_t
)0x7000Ë

	)

6056 
	#SYSCFG_CMPCR_CMP_PD
 ((
uöt32_t
)0x00000001Ë

	)

6057 
	#SYSCFG_CMPCR_READY
 ((
uöt32_t
)0x00000100Ë

	)

6065 
	#TIM_CR1_CEN
 ((
uöt16_t
)0x0001Ë

	)

6066 
	#TIM_CR1_UDIS
 ((
uöt16_t
)0x0002Ë

	)

6067 
	#TIM_CR1_URS
 ((
uöt16_t
)0x0004Ë

	)

6068 
	#TIM_CR1_OPM
 ((
uöt16_t
)0x0008Ë

	)

6069 
	#TIM_CR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

6071 
	#TIM_CR1_CMS
 ((
uöt16_t
)0x0060Ë

	)

6072 
	#TIM_CR1_CMS_0
 ((
uöt16_t
)0x0020Ë

	)

6073 
	#TIM_CR1_CMS_1
 ((
uöt16_t
)0x0040Ë

	)

6075 
	#TIM_CR1_ARPE
 ((
uöt16_t
)0x0080Ë

	)

6077 
	#TIM_CR1_CKD
 ((
uöt16_t
)0x0300Ë

	)

6078 
	#TIM_CR1_CKD_0
 ((
uöt16_t
)0x0100Ë

	)

6079 
	#TIM_CR1_CKD_1
 ((
uöt16_t
)0x0200Ë

	)

6082 
	#TIM_CR2_CCPC
 ((
uöt16_t
)0x0001Ë

	)

6083 
	#TIM_CR2_CCUS
 ((
uöt16_t
)0x0004Ë

	)

6084 
	#TIM_CR2_CCDS
 ((
uöt16_t
)0x0008Ë

	)

6086 
	#TIM_CR2_MMS
 ((
uöt16_t
)0x0070Ë

	)

6087 
	#TIM_CR2_MMS_0
 ((
uöt16_t
)0x0010Ë

	)

6088 
	#TIM_CR2_MMS_1
 ((
uöt16_t
)0x0020Ë

	)

6089 
	#TIM_CR2_MMS_2
 ((
uöt16_t
)0x0040Ë

	)

6091 
	#TIM_CR2_TI1S
 ((
uöt16_t
)0x0080Ë

	)

6092 
	#TIM_CR2_OIS1
 ((
uöt16_t
)0x0100Ë

	)

6093 
	#TIM_CR2_OIS1N
 ((
uöt16_t
)0x0200Ë

	)

6094 
	#TIM_CR2_OIS2
 ((
uöt16_t
)0x0400Ë

	)

6095 
	#TIM_CR2_OIS2N
 ((
uöt16_t
)0x0800Ë

	)

6096 
	#TIM_CR2_OIS3
 ((
uöt16_t
)0x1000Ë

	)

6097 
	#TIM_CR2_OIS3N
 ((
uöt16_t
)0x2000Ë

	)

6098 
	#TIM_CR2_OIS4
 ((
uöt16_t
)0x4000Ë

	)

6101 
	#TIM_SMCR_SMS
 ((
uöt16_t
)0x0007Ë

	)

6102 
	#TIM_SMCR_SMS_0
 ((
uöt16_t
)0x0001Ë

	)

6103 
	#TIM_SMCR_SMS_1
 ((
uöt16_t
)0x0002Ë

	)

6104 
	#TIM_SMCR_SMS_2
 ((
uöt16_t
)0x0004Ë

	)

6106 
	#TIM_SMCR_TS
 ((
uöt16_t
)0x0070Ë

	)

6107 
	#TIM_SMCR_TS_0
 ((
uöt16_t
)0x0010Ë

	)

6108 
	#TIM_SMCR_TS_1
 ((
uöt16_t
)0x0020Ë

	)

6109 
	#TIM_SMCR_TS_2
 ((
uöt16_t
)0x0040Ë

	)

6111 
	#TIM_SMCR_MSM
 ((
uöt16_t
)0x0080Ë

	)

6113 
	#TIM_SMCR_ETF
 ((
uöt16_t
)0x0F00Ë

	)

6114 
	#TIM_SMCR_ETF_0
 ((
uöt16_t
)0x0100Ë

	)

6115 
	#TIM_SMCR_ETF_1
 ((
uöt16_t
)0x0200Ë

	)

6116 
	#TIM_SMCR_ETF_2
 ((
uöt16_t
)0x0400Ë

	)

6117 
	#TIM_SMCR_ETF_3
 ((
uöt16_t
)0x0800Ë

	)

6119 
	#TIM_SMCR_ETPS
 ((
uöt16_t
)0x3000Ë

	)

6120 
	#TIM_SMCR_ETPS_0
 ((
uöt16_t
)0x1000Ë

	)

6121 
	#TIM_SMCR_ETPS_1
 ((
uöt16_t
)0x2000Ë

	)

6123 
	#TIM_SMCR_ECE
 ((
uöt16_t
)0x4000Ë

	)

6124 
	#TIM_SMCR_ETP
 ((
uöt16_t
)0x8000Ë

	)

6127 
	#TIM_DIER_UIE
 ((
uöt16_t
)0x0001Ë

	)

6128 
	#TIM_DIER_CC1IE
 ((
uöt16_t
)0x0002Ë

	)

6129 
	#TIM_DIER_CC2IE
 ((
uöt16_t
)0x0004Ë

	)

6130 
	#TIM_DIER_CC3IE
 ((
uöt16_t
)0x0008Ë

	)

6131 
	#TIM_DIER_CC4IE
 ((
uöt16_t
)0x0010Ë

	)

6132 
	#TIM_DIER_COMIE
 ((
uöt16_t
)0x0020Ë

	)

6133 
	#TIM_DIER_TIE
 ((
uöt16_t
)0x0040Ë

	)

6134 
	#TIM_DIER_BIE
 ((
uöt16_t
)0x0080Ë

	)

6135 
	#TIM_DIER_UDE
 ((
uöt16_t
)0x0100Ë

	)

6136 
	#TIM_DIER_CC1DE
 ((
uöt16_t
)0x0200Ë

	)

6137 
	#TIM_DIER_CC2DE
 ((
uöt16_t
)0x0400Ë

	)

6138 
	#TIM_DIER_CC3DE
 ((
uöt16_t
)0x0800Ë

	)

6139 
	#TIM_DIER_CC4DE
 ((
uöt16_t
)0x1000Ë

	)

6140 
	#TIM_DIER_COMDE
 ((
uöt16_t
)0x2000Ë

	)

6141 
	#TIM_DIER_TDE
 ((
uöt16_t
)0x4000Ë

	)

6144 
	#TIM_SR_UIF
 ((
uöt16_t
)0x0001Ë

	)

6145 
	#TIM_SR_CC1IF
 ((
uöt16_t
)0x0002Ë

	)

6146 
	#TIM_SR_CC2IF
 ((
uöt16_t
)0x0004Ë

	)

6147 
	#TIM_SR_CC3IF
 ((
uöt16_t
)0x0008Ë

	)

6148 
	#TIM_SR_CC4IF
 ((
uöt16_t
)0x0010Ë

	)

6149 
	#TIM_SR_COMIF
 ((
uöt16_t
)0x0020Ë

	)

6150 
	#TIM_SR_TIF
 ((
uöt16_t
)0x0040Ë

	)

6151 
	#TIM_SR_BIF
 ((
uöt16_t
)0x0080Ë

	)

6152 
	#TIM_SR_CC1OF
 ((
uöt16_t
)0x0200Ë

	)

6153 
	#TIM_SR_CC2OF
 ((
uöt16_t
)0x0400Ë

	)

6154 
	#TIM_SR_CC3OF
 ((
uöt16_t
)0x0800Ë

	)

6155 
	#TIM_SR_CC4OF
 ((
uöt16_t
)0x1000Ë

	)

6158 
	#TIM_EGR_UG
 ((
uöt8_t
)0x01Ë

	)

6159 
	#TIM_EGR_CC1G
 ((
uöt8_t
)0x02Ë

	)

6160 
	#TIM_EGR_CC2G
 ((
uöt8_t
)0x04Ë

	)

6161 
	#TIM_EGR_CC3G
 ((
uöt8_t
)0x08Ë

	)

6162 
	#TIM_EGR_CC4G
 ((
uöt8_t
)0x10Ë

	)

6163 
	#TIM_EGR_COMG
 ((
uöt8_t
)0x20Ë

	)

6164 
	#TIM_EGR_TG
 ((
uöt8_t
)0x40Ë

	)

6165 
	#TIM_EGR_BG
 ((
uöt8_t
)0x80Ë

	)

6168 
	#TIM_CCMR1_CC1S
 ((
uöt16_t
)0x0003Ë

	)

6169 
	#TIM_CCMR1_CC1S_0
 ((
uöt16_t
)0x0001Ë

	)

6170 
	#TIM_CCMR1_CC1S_1
 ((
uöt16_t
)0x0002Ë

	)

6172 
	#TIM_CCMR1_OC1FE
 ((
uöt16_t
)0x0004Ë

	)

6173 
	#TIM_CCMR1_OC1PE
 ((
uöt16_t
)0x0008Ë

	)

6175 
	#TIM_CCMR1_OC1M
 ((
uöt16_t
)0x0070Ë

	)

6176 
	#TIM_CCMR1_OC1M_0
 ((
uöt16_t
)0x0010Ë

	)

6177 
	#TIM_CCMR1_OC1M_1
 ((
uöt16_t
)0x0020Ë

	)

6178 
	#TIM_CCMR1_OC1M_2
 ((
uöt16_t
)0x0040Ë

	)

6180 
	#TIM_CCMR1_OC1CE
 ((
uöt16_t
)0x0080Ë

	)

6182 
	#TIM_CCMR1_CC2S
 ((
uöt16_t
)0x0300Ë

	)

6183 
	#TIM_CCMR1_CC2S_0
 ((
uöt16_t
)0x0100Ë

	)

6184 
	#TIM_CCMR1_CC2S_1
 ((
uöt16_t
)0x0200Ë

	)

6186 
	#TIM_CCMR1_OC2FE
 ((
uöt16_t
)0x0400Ë

	)

6187 
	#TIM_CCMR1_OC2PE
 ((
uöt16_t
)0x0800Ë

	)

6189 
	#TIM_CCMR1_OC2M
 ((
uöt16_t
)0x7000Ë

	)

6190 
	#TIM_CCMR1_OC2M_0
 ((
uöt16_t
)0x1000Ë

	)

6191 
	#TIM_CCMR1_OC2M_1
 ((
uöt16_t
)0x2000Ë

	)

6192 
	#TIM_CCMR1_OC2M_2
 ((
uöt16_t
)0x4000Ë

	)

6194 
	#TIM_CCMR1_OC2CE
 ((
uöt16_t
)0x8000Ë

	)

6198 
	#TIM_CCMR1_IC1PSC
 ((
uöt16_t
)0x000CË

	)

6199 
	#TIM_CCMR1_IC1PSC_0
 ((
uöt16_t
)0x0004Ë

	)

6200 
	#TIM_CCMR1_IC1PSC_1
 ((
uöt16_t
)0x0008Ë

	)

6202 
	#TIM_CCMR1_IC1F
 ((
uöt16_t
)0x00F0Ë

	)

6203 
	#TIM_CCMR1_IC1F_0
 ((
uöt16_t
)0x0010Ë

	)

6204 
	#TIM_CCMR1_IC1F_1
 ((
uöt16_t
)0x0020Ë

	)

6205 
	#TIM_CCMR1_IC1F_2
 ((
uöt16_t
)0x0040Ë

	)

6206 
	#TIM_CCMR1_IC1F_3
 ((
uöt16_t
)0x0080Ë

	)

6208 
	#TIM_CCMR1_IC2PSC
 ((
uöt16_t
)0x0C00Ë

	)

6209 
	#TIM_CCMR1_IC2PSC_0
 ((
uöt16_t
)0x0400Ë

	)

6210 
	#TIM_CCMR1_IC2PSC_1
 ((
uöt16_t
)0x0800Ë

	)

6212 
	#TIM_CCMR1_IC2F
 ((
uöt16_t
)0xF000Ë

	)

6213 
	#TIM_CCMR1_IC2F_0
 ((
uöt16_t
)0x1000Ë

	)

6214 
	#TIM_CCMR1_IC2F_1
 ((
uöt16_t
)0x2000Ë

	)

6215 
	#TIM_CCMR1_IC2F_2
 ((
uöt16_t
)0x4000Ë

	)

6216 
	#TIM_CCMR1_IC2F_3
 ((
uöt16_t
)0x8000Ë

	)

6219 
	#TIM_CCMR2_CC3S
 ((
uöt16_t
)0x0003Ë

	)

6220 
	#TIM_CCMR2_CC3S_0
 ((
uöt16_t
)0x0001Ë

	)

6221 
	#TIM_CCMR2_CC3S_1
 ((
uöt16_t
)0x0002Ë

	)

6223 
	#TIM_CCMR2_OC3FE
 ((
uöt16_t
)0x0004Ë

	)

6224 
	#TIM_CCMR2_OC3PE
 ((
uöt16_t
)0x0008Ë

	)

6226 
	#TIM_CCMR2_OC3M
 ((
uöt16_t
)0x0070Ë

	)

6227 
	#TIM_CCMR2_OC3M_0
 ((
uöt16_t
)0x0010Ë

	)

6228 
	#TIM_CCMR2_OC3M_1
 ((
uöt16_t
)0x0020Ë

	)

6229 
	#TIM_CCMR2_OC3M_2
 ((
uöt16_t
)0x0040Ë

	)

6231 
	#TIM_CCMR2_OC3CE
 ((
uöt16_t
)0x0080Ë

	)

6233 
	#TIM_CCMR2_CC4S
 ((
uöt16_t
)0x0300Ë

	)

6234 
	#TIM_CCMR2_CC4S_0
 ((
uöt16_t
)0x0100Ë

	)

6235 
	#TIM_CCMR2_CC4S_1
 ((
uöt16_t
)0x0200Ë

	)

6237 
	#TIM_CCMR2_OC4FE
 ((
uöt16_t
)0x0400Ë

	)

6238 
	#TIM_CCMR2_OC4PE
 ((
uöt16_t
)0x0800Ë

	)

6240 
	#TIM_CCMR2_OC4M
 ((
uöt16_t
)0x7000Ë

	)

6241 
	#TIM_CCMR2_OC4M_0
 ((
uöt16_t
)0x1000Ë

	)

6242 
	#TIM_CCMR2_OC4M_1
 ((
uöt16_t
)0x2000Ë

	)

6243 
	#TIM_CCMR2_OC4M_2
 ((
uöt16_t
)0x4000Ë

	)

6245 
	#TIM_CCMR2_OC4CE
 ((
uöt16_t
)0x8000Ë

	)

6249 
	#TIM_CCMR2_IC3PSC
 ((
uöt16_t
)0x000CË

	)

6250 
	#TIM_CCMR2_IC3PSC_0
 ((
uöt16_t
)0x0004Ë

	)

6251 
	#TIM_CCMR2_IC3PSC_1
 ((
uöt16_t
)0x0008Ë

	)

6253 
	#TIM_CCMR2_IC3F
 ((
uöt16_t
)0x00F0Ë

	)

6254 
	#TIM_CCMR2_IC3F_0
 ((
uöt16_t
)0x0010Ë

	)

6255 
	#TIM_CCMR2_IC3F_1
 ((
uöt16_t
)0x0020Ë

	)

6256 
	#TIM_CCMR2_IC3F_2
 ((
uöt16_t
)0x0040Ë

	)

6257 
	#TIM_CCMR2_IC3F_3
 ((
uöt16_t
)0x0080Ë

	)

6259 
	#TIM_CCMR2_IC4PSC
 ((
uöt16_t
)0x0C00Ë

	)

6260 
	#TIM_CCMR2_IC4PSC_0
 ((
uöt16_t
)0x0400Ë

	)

6261 
	#TIM_CCMR2_IC4PSC_1
 ((
uöt16_t
)0x0800Ë

	)

6263 
	#TIM_CCMR2_IC4F
 ((
uöt16_t
)0xF000Ë

	)

6264 
	#TIM_CCMR2_IC4F_0
 ((
uöt16_t
)0x1000Ë

	)

6265 
	#TIM_CCMR2_IC4F_1
 ((
uöt16_t
)0x2000Ë

	)

6266 
	#TIM_CCMR2_IC4F_2
 ((
uöt16_t
)0x4000Ë

	)

6267 
	#TIM_CCMR2_IC4F_3
 ((
uöt16_t
)0x8000Ë

	)

6270 
	#TIM_CCER_CC1E
 ((
uöt16_t
)0x0001Ë

	)

6271 
	#TIM_CCER_CC1P
 ((
uöt16_t
)0x0002Ë

	)

6272 
	#TIM_CCER_CC1NE
 ((
uöt16_t
)0x0004Ë

	)

6273 
	#TIM_CCER_CC1NP
 ((
uöt16_t
)0x0008Ë

	)

6274 
	#TIM_CCER_CC2E
 ((
uöt16_t
)0x0010Ë

	)

6275 
	#TIM_CCER_CC2P
 ((
uöt16_t
)0x0020Ë

	)

6276 
	#TIM_CCER_CC2NE
 ((
uöt16_t
)0x0040Ë

	)

6277 
	#TIM_CCER_CC2NP
 ((
uöt16_t
)0x0080Ë

	)

6278 
	#TIM_CCER_CC3E
 ((
uöt16_t
)0x0100Ë

	)

6279 
	#TIM_CCER_CC3P
 ((
uöt16_t
)0x0200Ë

	)

6280 
	#TIM_CCER_CC3NE
 ((
uöt16_t
)0x0400Ë

	)

6281 
	#TIM_CCER_CC3NP
 ((
uöt16_t
)0x0800Ë

	)

6282 
	#TIM_CCER_CC4E
 ((
uöt16_t
)0x1000Ë

	)

6283 
	#TIM_CCER_CC4P
 ((
uöt16_t
)0x2000Ë

	)

6284 
	#TIM_CCER_CC4NP
 ((
uöt16_t
)0x8000Ë

	)

6287 
	#TIM_CNT_CNT
 ((
uöt16_t
)0xFFFFË

	)

6290 
	#TIM_PSC_PSC
 ((
uöt16_t
)0xFFFFË

	)

6293 
	#TIM_ARR_ARR
 ((
uöt16_t
)0xFFFFË

	)

6296 
	#TIM_RCR_REP
 ((
uöt8_t
)0xFFË

	)

6299 
	#TIM_CCR1_CCR1
 ((
uöt16_t
)0xFFFFË

	)

6302 
	#TIM_CCR2_CCR2
 ((
uöt16_t
)0xFFFFË

	)

6305 
	#TIM_CCR3_CCR3
 ((
uöt16_t
)0xFFFFË

	)

6308 
	#TIM_CCR4_CCR4
 ((
uöt16_t
)0xFFFFË

	)

6311 
	#TIM_BDTR_DTG
 ((
uöt16_t
)0x00FFË

	)

6312 
	#TIM_BDTR_DTG_0
 ((
uöt16_t
)0x0001Ë

	)

6313 
	#TIM_BDTR_DTG_1
 ((
uöt16_t
)0x0002Ë

	)

6314 
	#TIM_BDTR_DTG_2
 ((
uöt16_t
)0x0004Ë

	)

6315 
	#TIM_BDTR_DTG_3
 ((
uöt16_t
)0x0008Ë

	)

6316 
	#TIM_BDTR_DTG_4
 ((
uöt16_t
)0x0010Ë

	)

6317 
	#TIM_BDTR_DTG_5
 ((
uöt16_t
)0x0020Ë

	)

6318 
	#TIM_BDTR_DTG_6
 ((
uöt16_t
)0x0040Ë

	)

6319 
	#TIM_BDTR_DTG_7
 ((
uöt16_t
)0x0080Ë

	)

6321 
	#TIM_BDTR_LOCK
 ((
uöt16_t
)0x0300Ë

	)

6322 
	#TIM_BDTR_LOCK_0
 ((
uöt16_t
)0x0100Ë

	)

6323 
	#TIM_BDTR_LOCK_1
 ((
uöt16_t
)0x0200Ë

	)

6325 
	#TIM_BDTR_OSSI
 ((
uöt16_t
)0x0400Ë

	)

6326 
	#TIM_BDTR_OSSR
 ((
uöt16_t
)0x0800Ë

	)

6327 
	#TIM_BDTR_BKE
 ((
uöt16_t
)0x1000Ë

	)

6328 
	#TIM_BDTR_BKP
 ((
uöt16_t
)0x2000Ë

	)

6329 
	#TIM_BDTR_AOE
 ((
uöt16_t
)0x4000Ë

	)

6330 
	#TIM_BDTR_MOE
 ((
uöt16_t
)0x8000Ë

	)

6333 
	#TIM_DCR_DBA
 ((
uöt16_t
)0x001FË

	)

6334 
	#TIM_DCR_DBA_0
 ((
uöt16_t
)0x0001Ë

	)

6335 
	#TIM_DCR_DBA_1
 ((
uöt16_t
)0x0002Ë

	)

6336 
	#TIM_DCR_DBA_2
 ((
uöt16_t
)0x0004Ë

	)

6337 
	#TIM_DCR_DBA_3
 ((
uöt16_t
)0x0008Ë

	)

6338 
	#TIM_DCR_DBA_4
 ((
uöt16_t
)0x0010Ë

	)

6340 
	#TIM_DCR_DBL
 ((
uöt16_t
)0x1F00Ë

	)

6341 
	#TIM_DCR_DBL_0
 ((
uöt16_t
)0x0100Ë

	)

6342 
	#TIM_DCR_DBL_1
 ((
uöt16_t
)0x0200Ë

	)

6343 
	#TIM_DCR_DBL_2
 ((
uöt16_t
)0x0400Ë

	)

6344 
	#TIM_DCR_DBL_3
 ((
uöt16_t
)0x0800Ë

	)

6345 
	#TIM_DCR_DBL_4
 ((
uöt16_t
)0x1000Ë

	)

6348 
	#TIM_DMAR_DMAB
 ((
uöt16_t
)0xFFFFË

	)

6351 
	#TIM_OR_TI4_RMP
 ((
uöt16_t
)0x00C0Ë

	)

6352 
	#TIM_OR_TI4_RMP_0
 ((
uöt16_t
)0x0040Ë

	)

6353 
	#TIM_OR_TI4_RMP_1
 ((
uöt16_t
)0x0080Ë

	)

6354 
	#TIM_OR_ITR1_RMP
 ((
uöt16_t
)0x0C00Ë

	)

6355 
	#TIM_OR_ITR1_RMP_0
 ((
uöt16_t
)0x0400Ë

	)

6356 
	#TIM_OR_ITR1_RMP_1
 ((
uöt16_t
)0x0800Ë

	)

6365 
	#USART_SR_PE
 ((
uöt16_t
)0x0001Ë

	)

6366 
	#USART_SR_FE
 ((
uöt16_t
)0x0002Ë

	)

6367 
	#USART_SR_NE
 ((
uöt16_t
)0x0004Ë

	)

6368 
	#USART_SR_ORE
 ((
uöt16_t
)0x0008Ë

	)

6369 
	#USART_SR_IDLE
 ((
uöt16_t
)0x0010Ë

	)

6370 
	#USART_SR_RXNE
 ((
uöt16_t
)0x0020Ë

	)

6371 
	#USART_SR_TC
 ((
uöt16_t
)0x0040Ë

	)

6372 
	#USART_SR_TXE
 ((
uöt16_t
)0x0080Ë

	)

6373 
	#USART_SR_LBD
 ((
uöt16_t
)0x0100Ë

	)

6374 
	#USART_SR_CTS
 ((
uöt16_t
)0x0200Ë

	)

6377 
	#USART_DR_DR
 ((
uöt16_t
)0x01FFË

	)

6380 
	#USART_BRR_DIV_Fø˘i⁄
 ((
uöt16_t
)0x000FË

	)

6381 
	#USART_BRR_DIV_M™tisß
 ((
uöt16_t
)0xFFF0Ë

	)

6384 
	#USART_CR1_SBK
 ((
uöt16_t
)0x0001Ë

	)

6385 
	#USART_CR1_RWU
 ((
uöt16_t
)0x0002Ë

	)

6386 
	#USART_CR1_RE
 ((
uöt16_t
)0x0004Ë

	)

6387 
	#USART_CR1_TE
 ((
uöt16_t
)0x0008Ë

	)

6388 
	#USART_CR1_IDLEIE
 ((
uöt16_t
)0x0010Ë

	)

6389 
	#USART_CR1_RXNEIE
 ((
uöt16_t
)0x0020Ë

	)

6390 
	#USART_CR1_TCIE
 ((
uöt16_t
)0x0040Ë

	)

6391 
	#USART_CR1_TXEIE
 ((
uöt16_t
)0x0080Ë

	)

6392 
	#USART_CR1_PEIE
 ((
uöt16_t
)0x0100Ë

	)

6393 
	#USART_CR1_PS
 ((
uöt16_t
)0x0200Ë

	)

6394 
	#USART_CR1_PCE
 ((
uöt16_t
)0x0400Ë

	)

6395 
	#USART_CR1_WAKE
 ((
uöt16_t
)0x0800Ë

	)

6396 
	#USART_CR1_M
 ((
uöt16_t
)0x1000Ë

	)

6397 
	#USART_CR1_UE
 ((
uöt16_t
)0x2000Ë

	)

6398 
	#USART_CR1_OVER8
 ((
uöt16_t
)0x8000Ë

	)

6401 
	#USART_CR2_ADD
 ((
uöt16_t
)0x000FË

	)

6402 
	#USART_CR2_LBDL
 ((
uöt16_t
)0x0020Ë

	)

6403 
	#USART_CR2_LBDIE
 ((
uöt16_t
)0x0040Ë

	)

6404 
	#USART_CR2_LBCL
 ((
uöt16_t
)0x0100Ë

	)

6405 
	#USART_CR2_CPHA
 ((
uöt16_t
)0x0200Ë

	)

6406 
	#USART_CR2_CPOL
 ((
uöt16_t
)0x0400Ë

	)

6407 
	#USART_CR2_CLKEN
 ((
uöt16_t
)0x0800Ë

	)

6409 
	#USART_CR2_STOP
 ((
uöt16_t
)0x3000Ë

	)

6410 
	#USART_CR2_STOP_0
 ((
uöt16_t
)0x1000Ë

	)

6411 
	#USART_CR2_STOP_1
 ((
uöt16_t
)0x2000Ë

	)

6413 
	#USART_CR2_LINEN
 ((
uöt16_t
)0x4000Ë

	)

6416 
	#USART_CR3_EIE
 ((
uöt16_t
)0x0001Ë

	)

6417 
	#USART_CR3_IREN
 ((
uöt16_t
)0x0002Ë

	)

6418 
	#USART_CR3_IRLP
 ((
uöt16_t
)0x0004Ë

	)

6419 
	#USART_CR3_HDSEL
 ((
uöt16_t
)0x0008Ë

	)

6420 
	#USART_CR3_NACK
 ((
uöt16_t
)0x0010Ë

	)

6421 
	#USART_CR3_SCEN
 ((
uöt16_t
)0x0020Ë

	)

6422 
	#USART_CR3_DMAR
 ((
uöt16_t
)0x0040Ë

	)

6423 
	#USART_CR3_DMAT
 ((
uöt16_t
)0x0080Ë

	)

6424 
	#USART_CR3_RTSE
 ((
uöt16_t
)0x0100Ë

	)

6425 
	#USART_CR3_CTSE
 ((
uöt16_t
)0x0200Ë

	)

6426 
	#USART_CR3_CTSIE
 ((
uöt16_t
)0x0400Ë

	)

6427 
	#USART_CR3_ONEBIT
 ((
uöt16_t
)0x0800Ë

	)

6430 
	#USART_GTPR_PSC
 ((
uöt16_t
)0x00FFË

	)

6431 
	#USART_GTPR_PSC_0
 ((
uöt16_t
)0x0001Ë

	)

6432 
	#USART_GTPR_PSC_1
 ((
uöt16_t
)0x0002Ë

	)

6433 
	#USART_GTPR_PSC_2
 ((
uöt16_t
)0x0004Ë

	)

6434 
	#USART_GTPR_PSC_3
 ((
uöt16_t
)0x0008Ë

	)

6435 
	#USART_GTPR_PSC_4
 ((
uöt16_t
)0x0010Ë

	)

6436 
	#USART_GTPR_PSC_5
 ((
uöt16_t
)0x0020Ë

	)

6437 
	#USART_GTPR_PSC_6
 ((
uöt16_t
)0x0040Ë

	)

6438 
	#USART_GTPR_PSC_7
 ((
uöt16_t
)0x0080Ë

	)

6440 
	#USART_GTPR_GT
 ((
uöt16_t
)0xFF00Ë

	)

6448 
	#WWDG_CR_T
 ((
uöt8_t
)0x7FË

	)

6449 
	#WWDG_CR_T0
 ((
uöt8_t
)0x01Ë

	)

6450 
	#WWDG_CR_T1
 ((
uöt8_t
)0x02Ë

	)

6451 
	#WWDG_CR_T2
 ((
uöt8_t
)0x04Ë

	)

6452 
	#WWDG_CR_T3
 ((
uöt8_t
)0x08Ë

	)

6453 
	#WWDG_CR_T4
 ((
uöt8_t
)0x10Ë

	)

6454 
	#WWDG_CR_T5
 ((
uöt8_t
)0x20Ë

	)

6455 
	#WWDG_CR_T6
 ((
uöt8_t
)0x40Ë

	)

6457 
	#WWDG_CR_WDGA
 ((
uöt8_t
)0x80Ë

	)

6460 
	#WWDG_CFR_W
 ((
uöt16_t
)0x007FË

	)

6461 
	#WWDG_CFR_W0
 ((
uöt16_t
)0x0001Ë

	)

6462 
	#WWDG_CFR_W1
 ((
uöt16_t
)0x0002Ë

	)

6463 
	#WWDG_CFR_W2
 ((
uöt16_t
)0x0004Ë

	)

6464 
	#WWDG_CFR_W3
 ((
uöt16_t
)0x0008Ë

	)

6465 
	#WWDG_CFR_W4
 ((
uöt16_t
)0x0010Ë

	)

6466 
	#WWDG_CFR_W5
 ((
uöt16_t
)0x0020Ë

	)

6467 
	#WWDG_CFR_W6
 ((
uöt16_t
)0x0040Ë

	)

6469 
	#WWDG_CFR_WDGTB
 ((
uöt16_t
)0x0180Ë

	)

6470 
	#WWDG_CFR_WDGTB0
 ((
uöt16_t
)0x0080Ë

	)

6471 
	#WWDG_CFR_WDGTB1
 ((
uöt16_t
)0x0100Ë

	)

6473 
	#WWDG_CFR_EWI
 ((
uöt16_t
)0x0200Ë

	)

6476 
	#WWDG_SR_EWIF
 ((
uöt8_t
)0x01Ë

	)

6485 
	#DBGMCU_IDCODE_DEV_ID
 ((
uöt32_t
)0x00000FFF)

	)

6486 
	#DBGMCU_IDCODE_REV_ID
 ((
uöt32_t
)0xFFFF0000)

	)

6489 
	#DBGMCU_CR_DBG_SLEEP
 ((
uöt32_t
)0x00000001)

	)

6490 
	#DBGMCU_CR_DBG_STOP
 ((
uöt32_t
)0x00000002)

	)

6491 
	#DBGMCU_CR_DBG_STANDBY
 ((
uöt32_t
)0x00000004)

	)

6492 
	#DBGMCU_CR_TRACE_IOEN
 ((
uöt32_t
)0x00000020)

	)

6494 
	#DBGMCU_CR_TRACE_MODE
 ((
uöt32_t
)0x000000C0)

	)

6495 
	#DBGMCU_CR_TRACE_MODE_0
 ((
uöt32_t
)0x00000040)

	)

6496 
	#DBGMCU_CR_TRACE_MODE_1
 ((
uöt32_t
)0x00000080)

	)

6499 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
uöt32_t
)0x00000001)

	)

6500 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
uöt32_t
)0x00000002)

	)

6501 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
uöt32_t
)0x00000004)

	)

6502 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
uöt32_t
)0x00000008)

	)

6503 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
uöt32_t
)0x00000010)

	)

6504 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
uöt32_t
)0x00000020)

	)

6505 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
uöt32_t
)0x00000040)

	)

6506 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
uöt32_t
)0x00000080)

	)

6507 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
uöt32_t
)0x00000100)

	)

6508 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
uöt32_t
)0x00000400)

	)

6509 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
uöt32_t
)0x00000800)

	)

6510 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
uöt32_t
)0x00001000)

	)

6511 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000)

	)

6512 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00400000)

	)

6513 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00800000)

	)

6514 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
uöt32_t
)0x02000000)

	)

6515 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
uöt32_t
)0x04000000)

	)

6517 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

6520 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
uöt32_t
)0x00000001)

	)

6521 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
uöt32_t
)0x00000002)

	)

6522 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
uöt32_t
)0x00010000)

	)

6523 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
uöt32_t
)0x00020000)

	)

6524 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
uöt32_t
)0x00040000)

	)

6532 
	#ETH_MACCR_WD
 ((
uöt32_t
)0x00800000Ë

	)

6533 
	#ETH_MACCR_JD
 ((
uöt32_t
)0x00400000Ë

	)

6534 
	#ETH_MACCR_IFG
 ((
uöt32_t
)0x000E0000Ë

	)

6535 
	#ETH_MACCR_IFG_96Bô
 ((
uöt32_t
)0x00000000Ë

	)

6536 
	#ETH_MACCR_IFG_88Bô
 ((
uöt32_t
)0x00020000Ë

	)

6537 
	#ETH_MACCR_IFG_80Bô
 ((
uöt32_t
)0x00040000Ë

	)

6538 
	#ETH_MACCR_IFG_72Bô
 ((
uöt32_t
)0x00060000Ë

	)

6539 
	#ETH_MACCR_IFG_64Bô
 ((
uöt32_t
)0x00080000Ë

	)

6540 
	#ETH_MACCR_IFG_56Bô
 ((
uöt32_t
)0x000A0000Ë

	)

6541 
	#ETH_MACCR_IFG_48Bô
 ((
uöt32_t
)0x000C0000Ë

	)

6542 
	#ETH_MACCR_IFG_40Bô
 ((
uöt32_t
)0x000E0000Ë

	)

6543 
	#ETH_MACCR_CSD
 ((
uöt32_t
)0x00010000Ë

	)

6544 
	#ETH_MACCR_FES
 ((
uöt32_t
)0x00004000Ë

	)

6545 
	#ETH_MACCR_ROD
 ((
uöt32_t
)0x00002000Ë

	)

6546 
	#ETH_MACCR_LM
 ((
uöt32_t
)0x00001000Ë

	)

6547 
	#ETH_MACCR_DM
 ((
uöt32_t
)0x00000800Ë

	)

6548 
	#ETH_MACCR_IPCO
 ((
uöt32_t
)0x00000400Ë

	)

6549 
	#ETH_MACCR_RD
 ((
uöt32_t
)0x00000200Ë

	)

6550 
	#ETH_MACCR_APCS
 ((
uöt32_t
)0x00000080Ë

	)

6551 
	#ETH_MACCR_BL
 ((
uöt32_t
)0x00000060Ë

	)

6553 
	#ETH_MACCR_BL_10
 ((
uöt32_t
)0x00000000Ë

	)

6554 
	#ETH_MACCR_BL_8
 ((
uöt32_t
)0x00000020Ë

	)

6555 
	#ETH_MACCR_BL_4
 ((
uöt32_t
)0x00000040Ë

	)

6556 
	#ETH_MACCR_BL_1
 ((
uöt32_t
)0x00000060Ë

	)

6557 
	#ETH_MACCR_DC
 ((
uöt32_t
)0x00000010Ë

	)

6558 
	#ETH_MACCR_TE
 ((
uöt32_t
)0x00000008Ë

	)

6559 
	#ETH_MACCR_RE
 ((
uöt32_t
)0x00000004Ë

	)

6562 
	#ETH_MACFFR_RA
 ((
uöt32_t
)0x80000000Ë

	)

6563 
	#ETH_MACFFR_HPF
 ((
uöt32_t
)0x00000400Ë

	)

6564 
	#ETH_MACFFR_SAF
 ((
uöt32_t
)0x00000200Ë

	)

6565 
	#ETH_MACFFR_SAIF
 ((
uöt32_t
)0x00000100Ë

	)

6566 
	#ETH_MACFFR_PCF
 ((
uöt32_t
)0x000000C0Ë

	)

6567 
	#ETH_MACFFR_PCF_BlockAŒ
 ((
uöt32_t
)0x00000040Ë

	)

6568 
	#ETH_MACFFR_PCF_F‹w¨dAŒ
 ((
uöt32_t
)0x00000080Ë

	)

6569 
	#ETH_MACFFR_PCF_F‹w¨dPas£dAddrFûãr
 ((
uöt32_t
)0x000000C0Ë

	)

6570 
	#ETH_MACFFR_BFD
 ((
uöt32_t
)0x00000020Ë

	)

6571 
	#ETH_MACFFR_PAM
 ((
uöt32_t
)0x00000010Ë

	)

6572 
	#ETH_MACFFR_DAIF
 ((
uöt32_t
)0x00000008Ë

	)

6573 
	#ETH_MACFFR_HM
 ((
uöt32_t
)0x00000004Ë

	)

6574 
	#ETH_MACFFR_HU
 ((
uöt32_t
)0x00000002Ë

	)

6575 
	#ETH_MACFFR_PM
 ((
uöt32_t
)0x00000001Ë

	)

6578 
	#ETH_MACHTHR_HTH
 ((
uöt32_t
)0xFFFFFFFFË

	)

6581 
	#ETH_MACHTLR_HTL
 ((
uöt32_t
)0xFFFFFFFFË

	)

6584 
	#ETH_MACMIIAR_PA
 ((
uöt32_t
)0x0000F800Ë

	)

6585 
	#ETH_MACMIIAR_MR
 ((
uöt32_t
)0x000007C0Ë

	)

6586 
	#ETH_MACMIIAR_CR
 ((
uöt32_t
)0x0000001CË

	)

6587 
	#ETH_MACMIIAR_CR_Div42
 ((
uöt32_t
)0x00000000Ë

	)

6588 
	#ETH_MACMIIAR_CR_Div62
 ((
uöt32_t
)0x00000004Ë

	)

6589 
	#ETH_MACMIIAR_CR_Div16
 ((
uöt32_t
)0x00000008Ë

	)

6590 
	#ETH_MACMIIAR_CR_Div26
 ((
uöt32_t
)0x0000000CË

	)

6591 
	#ETH_MACMIIAR_CR_Div102
 ((
uöt32_t
)0x00000010Ë

	)

6592 
	#ETH_MACMIIAR_MW
 ((
uöt32_t
)0x00000002Ë

	)

6593 
	#ETH_MACMIIAR_MB
 ((
uöt32_t
)0x00000001Ë

	)

6596 
	#ETH_MACMIIDR_MD
 ((
uöt32_t
)0x0000FFFFË

	)

6599 
	#ETH_MACFCR_PT
 ((
uöt32_t
)0xFFFF0000Ë

	)

6600 
	#ETH_MACFCR_ZQPD
 ((
uöt32_t
)0x00000080Ë

	)

6601 
	#ETH_MACFCR_PLT
 ((
uöt32_t
)0x00000030Ë

	)

6602 
	#ETH_MACFCR_PLT_Möus4
 ((
uöt32_t
)0x00000000Ë

	)

6603 
	#ETH_MACFCR_PLT_Möus28
 ((
uöt32_t
)0x00000010Ë

	)

6604 
	#ETH_MACFCR_PLT_Möus144
 ((
uöt32_t
)0x00000020Ë

	)

6605 
	#ETH_MACFCR_PLT_Möus256
 ((
uöt32_t
)0x00000030Ë

	)

6606 
	#ETH_MACFCR_UPFD
 ((
uöt32_t
)0x00000008Ë

	)

6607 
	#ETH_MACFCR_RFCE
 ((
uöt32_t
)0x00000004Ë

	)

6608 
	#ETH_MACFCR_TFCE
 ((
uöt32_t
)0x00000002Ë

	)

6609 
	#ETH_MACFCR_FCBBPA
 ((
uöt32_t
)0x00000001Ë

	)

6612 
	#ETH_MACVLANTR_VLANTC
 ((
uöt32_t
)0x00010000Ë

	)

6613 
	#ETH_MACVLANTR_VLANTI
 ((
uöt32_t
)0x0000FFFFË

	)

6616 
	#ETH_MACRWUFFR_D
 ((
uöt32_t
)0xFFFFFFFFË

	)

6630 
	#ETH_MACPMTCSR_WFFRPR
 ((
uöt32_t
)0x80000000Ë

	)

6631 
	#ETH_MACPMTCSR_GU
 ((
uöt32_t
)0x00000200Ë

	)

6632 
	#ETH_MACPMTCSR_WFR
 ((
uöt32_t
)0x00000040Ë

	)

6633 
	#ETH_MACPMTCSR_MPR
 ((
uöt32_t
)0x00000020Ë

	)

6634 
	#ETH_MACPMTCSR_WFE
 ((
uöt32_t
)0x00000004Ë

	)

6635 
	#ETH_MACPMTCSR_MPE
 ((
uöt32_t
)0x00000002Ë

	)

6636 
	#ETH_MACPMTCSR_PD
 ((
uöt32_t
)0x00000001Ë

	)

6639 
	#ETH_MACSR_TSTS
 ((
uöt32_t
)0x00000200Ë

	)

6640 
	#ETH_MACSR_MMCTS
 ((
uöt32_t
)0x00000040Ë

	)

6641 
	#ETH_MACSR_MMMCRS
 ((
uöt32_t
)0x00000020Ë

	)

6642 
	#ETH_MACSR_MMCS
 ((
uöt32_t
)0x00000010Ë

	)

6643 
	#ETH_MACSR_PMTS
 ((
uöt32_t
)0x00000008Ë

	)

6646 
	#ETH_MACIMR_TSTIM
 ((
uöt32_t
)0x00000200Ë

	)

6647 
	#ETH_MACIMR_PMTIM
 ((
uöt32_t
)0x00000008Ë

	)

6650 
	#ETH_MACA0HR_MACA0H
 ((
uöt32_t
)0x0000FFFFË

	)

6653 
	#ETH_MACA0LR_MACA0L
 ((
uöt32_t
)0xFFFFFFFFË

	)

6656 
	#ETH_MACA1HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

6657 
	#ETH_MACA1HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

6658 
	#ETH_MACA1HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

6659 
	#ETH_MACA1HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

6660 
	#ETH_MACA1HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

6661 
	#ETH_MACA1HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

6662 
	#ETH_MACA1HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

6663 
	#ETH_MACA1HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

6664 
	#ETH_MACA1HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

6665 
	#ETH_MACA1HR_MACA1H
 ((
uöt32_t
)0x0000FFFFË

	)

6668 
	#ETH_MACA1LR_MACA1L
 ((
uöt32_t
)0xFFFFFFFFË

	)

6671 
	#ETH_MACA2HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

6672 
	#ETH_MACA2HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

6673 
	#ETH_MACA2HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

6674 
	#ETH_MACA2HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

6675 
	#ETH_MACA2HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

6676 
	#ETH_MACA2HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

6677 
	#ETH_MACA2HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

6678 
	#ETH_MACA2HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

6679 
	#ETH_MACA2HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

6680 
	#ETH_MACA2HR_MACA2H
 ((
uöt32_t
)0x0000FFFFË

	)

6683 
	#ETH_MACA2LR_MACA2L
 ((
uöt32_t
)0xFFFFFFFFË

	)

6686 
	#ETH_MACA3HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

6687 
	#ETH_MACA3HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

6688 
	#ETH_MACA3HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

6689 
	#ETH_MACA3HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

6690 
	#ETH_MACA3HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

6691 
	#ETH_MACA3HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

6692 
	#ETH_MACA3HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

6693 
	#ETH_MACA3HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

6694 
	#ETH_MACA3HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

6695 
	#ETH_MACA3HR_MACA3H
 ((
uöt32_t
)0x0000FFFFË

	)

6698 
	#ETH_MACA3LR_MACA3L
 ((
uöt32_t
)0xFFFFFFFFË

	)

6705 
	#ETH_MMCCR_MCFHP
 ((
uöt32_t
)0x00000020Ë

	)

6706 
	#ETH_MMCCR_MCP
 ((
uöt32_t
)0x00000010Ë

	)

6707 
	#ETH_MMCCR_MCF
 ((
uöt32_t
)0x00000008Ë

	)

6708 
	#ETH_MMCCR_ROR
 ((
uöt32_t
)0x00000004Ë

	)

6709 
	#ETH_MMCCR_CSR
 ((
uöt32_t
)0x00000002Ë

	)

6710 
	#ETH_MMCCR_CR
 ((
uöt32_t
)0x00000001Ë

	)

6713 
	#ETH_MMCRIR_RGUFS
 ((
uöt32_t
)0x00020000Ë

	)

6714 
	#ETH_MMCRIR_RFAES
 ((
uöt32_t
)0x00000040Ë

	)

6715 
	#ETH_MMCRIR_RFCES
 ((
uöt32_t
)0x00000020Ë

	)

6718 
	#ETH_MMCTIR_TGFS
 ((
uöt32_t
)0x00200000Ë

	)

6719 
	#ETH_MMCTIR_TGFMSCS
 ((
uöt32_t
)0x00008000Ë

	)

6720 
	#ETH_MMCTIR_TGFSCS
 ((
uöt32_t
)0x00004000Ë

	)

6723 
	#ETH_MMCRIMR_RGUFM
 ((
uöt32_t
)0x00020000Ë

	)

6724 
	#ETH_MMCRIMR_RFAEM
 ((
uöt32_t
)0x00000040Ë

	)

6725 
	#ETH_MMCRIMR_RFCEM
 ((
uöt32_t
)0x00000020Ë

	)

6728 
	#ETH_MMCTIMR_TGFM
 ((
uöt32_t
)0x00200000Ë

	)

6729 
	#ETH_MMCTIMR_TGFMSCM
 ((
uöt32_t
)0x00008000Ë

	)

6730 
	#ETH_MMCTIMR_TGFSCM
 ((
uöt32_t
)0x00004000Ë

	)

6733 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

6736 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

6739 
	#ETH_MMCTGFCR_TGFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

6742 
	#ETH_MMCRFCECR_RFCEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

6745 
	#ETH_MMCRFAECR_RFAEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

6748 
	#ETH_MMCRGUFCR_RGUFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

6755 
	#ETH_PTPTSCR_TSCNT
 ((
uöt32_t
)0x00030000Ë

	)

6756 
	#ETH_PTPTSSR_TSSMRME
 ((
uöt32_t
)0x00008000Ë

	)

6757 
	#ETH_PTPTSSR_TSSEME
 ((
uöt32_t
)0x00004000Ë

	)

6758 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
uöt32_t
)0x00002000Ë

	)

6759 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
uöt32_t
)0x00001000Ë

	)

6760 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
uöt32_t
)0x00000800Ë

	)

6761 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
uöt32_t
)0x00000400Ë

	)

6762 
	#ETH_PTPTSSR_TSSSR
 ((
uöt32_t
)0x00000200Ë

	)

6763 
	#ETH_PTPTSSR_TSSARFE
 ((
uöt32_t
)0x00000100Ë

	)

6765 
	#ETH_PTPTSCR_TSARU
 ((
uöt32_t
)0x00000020Ë

	)

6766 
	#ETH_PTPTSCR_TSITE
 ((
uöt32_t
)0x00000010Ë

	)

6767 
	#ETH_PTPTSCR_TSSTU
 ((
uöt32_t
)0x00000008Ë

	)

6768 
	#ETH_PTPTSCR_TSSTI
 ((
uöt32_t
)0x00000004Ë

	)

6769 
	#ETH_PTPTSCR_TSFCU
 ((
uöt32_t
)0x00000002Ë

	)

6770 
	#ETH_PTPTSCR_TSE
 ((
uöt32_t
)0x00000001Ë

	)

6773 
	#ETH_PTPSSIR_STSSI
 ((
uöt32_t
)0x000000FFË

	)

6776 
	#ETH_PTPTSHR_STS
 ((
uöt32_t
)0xFFFFFFFFË

	)

6779 
	#ETH_PTPTSLR_STPNS
 ((
uöt32_t
)0x80000000Ë

	)

6780 
	#ETH_PTPTSLR_STSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

6783 
	#ETH_PTPTSHUR_TSUS
 ((
uöt32_t
)0xFFFFFFFFË

	)

6786 
	#ETH_PTPTSLUR_TSUPNS
 ((
uöt32_t
)0x80000000Ë

	)

6787 
	#ETH_PTPTSLUR_TSUSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

6790 
	#ETH_PTPTSAR_TSA
 ((
uöt32_t
)0xFFFFFFFFË

	)

6793 
	#ETH_PTPTTHR_TTSH
 ((
uöt32_t
)0xFFFFFFFFË

	)

6796 
	#ETH_PTPTTLR_TTSL
 ((
uöt32_t
)0xFFFFFFFFË

	)

6799 
	#ETH_PTPTSSR_TSTTR
 ((
uöt32_t
)0x00000020Ë

	)

6800 
	#ETH_PTPTSSR_TSSO
 ((
uöt32_t
)0x00000010Ë

	)

6807 
	#ETH_DMABMR_AAB
 ((
uöt32_t
)0x02000000Ë

	)

6808 
	#ETH_DMABMR_FPM
 ((
uöt32_t
)0x01000000Ë

	)

6809 
	#ETH_DMABMR_USP
 ((
uöt32_t
)0x00800000Ë

	)

6810 
	#ETH_DMABMR_RDP
 ((
uöt32_t
)0x007E0000Ë

	)

6811 
	#ETH_DMABMR_RDP_1Bót
 ((
uöt32_t
)0x00020000Ë

	)

6812 
	#ETH_DMABMR_RDP_2Bót
 ((
uöt32_t
)0x00040000Ë

	)

6813 
	#ETH_DMABMR_RDP_4Bót
 ((
uöt32_t
)0x00080000Ë

	)

6814 
	#ETH_DMABMR_RDP_8Bót
 ((
uöt32_t
)0x00100000Ë

	)

6815 
	#ETH_DMABMR_RDP_16Bót
 ((
uöt32_t
)0x00200000Ë

	)

6816 
	#ETH_DMABMR_RDP_32Bót
 ((
uöt32_t
)0x00400000Ë

	)

6817 
	#ETH_DMABMR_RDP_4xPBL_4Bót
 ((
uöt32_t
)0x01020000Ë

	)

6818 
	#ETH_DMABMR_RDP_4xPBL_8Bót
 ((
uöt32_t
)0x01040000Ë

	)

6819 
	#ETH_DMABMR_RDP_4xPBL_16Bót
 ((
uöt32_t
)0x01080000Ë

	)

6820 
	#ETH_DMABMR_RDP_4xPBL_32Bót
 ((
uöt32_t
)0x01100000Ë

	)

6821 
	#ETH_DMABMR_RDP_4xPBL_64Bót
 ((
uöt32_t
)0x01200000Ë

	)

6822 
	#ETH_DMABMR_RDP_4xPBL_128Bót
 ((
uöt32_t
)0x01400000Ë

	)

6823 
	#ETH_DMABMR_FB
 ((
uöt32_t
)0x00010000Ë

	)

6824 
	#ETH_DMABMR_RTPR
 ((
uöt32_t
)0x0000C000Ë

	)

6825 
	#ETH_DMABMR_RTPR_1_1
 ((
uöt32_t
)0x00000000Ë

	)

6826 
	#ETH_DMABMR_RTPR_2_1
 ((
uöt32_t
)0x00004000Ë

	)

6827 
	#ETH_DMABMR_RTPR_3_1
 ((
uöt32_t
)0x00008000Ë

	)

6828 
	#ETH_DMABMR_RTPR_4_1
 ((
uöt32_t
)0x0000C000Ë

	)

6829 
	#ETH_DMABMR_PBL
 ((
uöt32_t
)0x00003F00Ë

	)

6830 
	#ETH_DMABMR_PBL_1Bót
 ((
uöt32_t
)0x00000100Ë

	)

6831 
	#ETH_DMABMR_PBL_2Bót
 ((
uöt32_t
)0x00000200Ë

	)

6832 
	#ETH_DMABMR_PBL_4Bót
 ((
uöt32_t
)0x00000400Ë

	)

6833 
	#ETH_DMABMR_PBL_8Bót
 ((
uöt32_t
)0x00000800Ë

	)

6834 
	#ETH_DMABMR_PBL_16Bót
 ((
uöt32_t
)0x00001000Ë

	)

6835 
	#ETH_DMABMR_PBL_32Bót
 ((
uöt32_t
)0x00002000Ë

	)

6836 
	#ETH_DMABMR_PBL_4xPBL_4Bót
 ((
uöt32_t
)0x01000100Ë

	)

6837 
	#ETH_DMABMR_PBL_4xPBL_8Bót
 ((
uöt32_t
)0x01000200Ë

	)

6838 
	#ETH_DMABMR_PBL_4xPBL_16Bót
 ((
uöt32_t
)0x01000400Ë

	)

6839 
	#ETH_DMABMR_PBL_4xPBL_32Bót
 ((
uöt32_t
)0x01000800Ë

	)

6840 
	#ETH_DMABMR_PBL_4xPBL_64Bót
 ((
uöt32_t
)0x01001000Ë

	)

6841 
	#ETH_DMABMR_PBL_4xPBL_128Bót
 ((
uöt32_t
)0x01002000Ë

	)

6842 
	#ETH_DMABMR_EDE
 ((
uöt32_t
)0x00000080Ë

	)

6843 
	#ETH_DMABMR_DSL
 ((
uöt32_t
)0x0000007CË

	)

6844 
	#ETH_DMABMR_DA
 ((
uöt32_t
)0x00000002Ë

	)

6845 
	#ETH_DMABMR_SR
 ((
uöt32_t
)0x00000001Ë

	)

6848 
	#ETH_DMATPDR_TPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

6851 
	#ETH_DMARPDR_RPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

6854 
	#ETH_DMARDLAR_SRL
 ((
uöt32_t
)0xFFFFFFFFË

	)

6857 
	#ETH_DMATDLAR_STL
 ((
uöt32_t
)0xFFFFFFFFË

	)

6860 
	#ETH_DMASR_TSTS
 ((
uöt32_t
)0x20000000Ë

	)

6861 
	#ETH_DMASR_PMTS
 ((
uöt32_t
)0x10000000Ë

	)

6862 
	#ETH_DMASR_MMCS
 ((
uöt32_t
)0x08000000Ë

	)

6863 
	#ETH_DMASR_EBS
 ((
uöt32_t
)0x03800000Ë

	)

6865 
	#ETH_DMASR_EBS_DescAc˚ss
 ((
uöt32_t
)0x02000000Ë

	)

6866 
	#ETH_DMASR_EBS_RódTønsf
 ((
uöt32_t
)0x01000000Ë

	)

6867 
	#ETH_DMASR_EBS_D©aTønsfTx
 ((
uöt32_t
)0x00800000Ë

	)

6868 
	#ETH_DMASR_TPS
 ((
uöt32_t
)0x00700000Ë

	)

6869 
	#ETH_DMASR_TPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

6870 
	#ETH_DMASR_TPS_Fëchög
 ((
uöt32_t
)0x00100000Ë

	)

6871 
	#ETH_DMASR_TPS_Waôög
 ((
uöt32_t
)0x00200000Ë

	)

6872 
	#ETH_DMASR_TPS_Ródög
 ((
uöt32_t
)0x00300000Ë

	)

6873 
	#ETH_DMASR_TPS_Su•íded
 ((
uöt32_t
)0x00600000Ë

	)

6874 
	#ETH_DMASR_TPS_Closög
 ((
uöt32_t
)0x00700000Ë

	)

6875 
	#ETH_DMASR_RPS
 ((
uöt32_t
)0x000E0000Ë

	)

6876 
	#ETH_DMASR_RPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

6877 
	#ETH_DMASR_RPS_Fëchög
 ((
uöt32_t
)0x00020000Ë

	)

6878 
	#ETH_DMASR_RPS_Waôög
 ((
uöt32_t
)0x00060000Ë

	)

6879 
	#ETH_DMASR_RPS_Su•íded
 ((
uöt32_t
)0x00080000Ë

	)

6880 
	#ETH_DMASR_RPS_Closög
 ((
uöt32_t
)0x000A0000Ë

	)

6881 
	#ETH_DMASR_RPS_Queuög
 ((
uöt32_t
)0x000E0000Ë

	)

6882 
	#ETH_DMASR_NIS
 ((
uöt32_t
)0x00010000Ë

	)

6883 
	#ETH_DMASR_AIS
 ((
uöt32_t
)0x00008000Ë

	)

6884 
	#ETH_DMASR_ERS
 ((
uöt32_t
)0x00004000Ë

	)

6885 
	#ETH_DMASR_FBES
 ((
uöt32_t
)0x00002000Ë

	)

6886 
	#ETH_DMASR_ETS
 ((
uöt32_t
)0x00000400Ë

	)

6887 
	#ETH_DMASR_RWTS
 ((
uöt32_t
)0x00000200Ë

	)

6888 
	#ETH_DMASR_RPSS
 ((
uöt32_t
)0x00000100Ë

	)

6889 
	#ETH_DMASR_RBUS
 ((
uöt32_t
)0x00000080Ë

	)

6890 
	#ETH_DMASR_RS
 ((
uöt32_t
)0x00000040Ë

	)

6891 
	#ETH_DMASR_TUS
 ((
uöt32_t
)0x00000020Ë

	)

6892 
	#ETH_DMASR_ROS
 ((
uöt32_t
)0x00000010Ë

	)

6893 
	#ETH_DMASR_TJTS
 ((
uöt32_t
)0x00000008Ë

	)

6894 
	#ETH_DMASR_TBUS
 ((
uöt32_t
)0x00000004Ë

	)

6895 
	#ETH_DMASR_TPSS
 ((
uöt32_t
)0x00000002Ë

	)

6896 
	#ETH_DMASR_TS
 ((
uöt32_t
)0x00000001Ë

	)

6899 
	#ETH_DMAOMR_DTCEFD
 ((
uöt32_t
)0x04000000Ë

	)

6900 
	#ETH_DMAOMR_RSF
 ((
uöt32_t
)0x02000000Ë

	)

6901 
	#ETH_DMAOMR_DFRF
 ((
uöt32_t
)0x01000000Ë

	)

6902 
	#ETH_DMAOMR_TSF
 ((
uöt32_t
)0x00200000Ë

	)

6903 
	#ETH_DMAOMR_FTF
 ((
uöt32_t
)0x00100000Ë

	)

6904 
	#ETH_DMAOMR_TTC
 ((
uöt32_t
)0x0001C000Ë

	)

6905 
	#ETH_DMAOMR_TTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

6906 
	#ETH_DMAOMR_TTC_128Byãs
 ((
uöt32_t
)0x00004000Ë

	)

6907 
	#ETH_DMAOMR_TTC_192Byãs
 ((
uöt32_t
)0x00008000Ë

	)

6908 
	#ETH_DMAOMR_TTC_256Byãs
 ((
uöt32_t
)0x0000C000Ë

	)

6909 
	#ETH_DMAOMR_TTC_40Byãs
 ((
uöt32_t
)0x00010000Ë

	)

6910 
	#ETH_DMAOMR_TTC_32Byãs
 ((
uöt32_t
)0x00014000Ë

	)

6911 
	#ETH_DMAOMR_TTC_24Byãs
 ((
uöt32_t
)0x00018000Ë

	)

6912 
	#ETH_DMAOMR_TTC_16Byãs
 ((
uöt32_t
)0x0001C000Ë

	)

6913 
	#ETH_DMAOMR_ST
 ((
uöt32_t
)0x00002000Ë

	)

6914 
	#ETH_DMAOMR_FEF
 ((
uöt32_t
)0x00000080Ë

	)

6915 
	#ETH_DMAOMR_FUGF
 ((
uöt32_t
)0x00000040Ë

	)

6916 
	#ETH_DMAOMR_RTC
 ((
uöt32_t
)0x00000018Ë

	)

6917 
	#ETH_DMAOMR_RTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

6918 
	#ETH_DMAOMR_RTC_32Byãs
 ((
uöt32_t
)0x00000008Ë

	)

6919 
	#ETH_DMAOMR_RTC_96Byãs
 ((
uöt32_t
)0x00000010Ë

	)

6920 
	#ETH_DMAOMR_RTC_128Byãs
 ((
uöt32_t
)0x00000018Ë

	)

6921 
	#ETH_DMAOMR_OSF
 ((
uöt32_t
)0x00000004Ë

	)

6922 
	#ETH_DMAOMR_SR
 ((
uöt32_t
)0x00000002Ë

	)

6925 
	#ETH_DMAIER_NISE
 ((
uöt32_t
)0x00010000Ë

	)

6926 
	#ETH_DMAIER_AISE
 ((
uöt32_t
)0x00008000Ë

	)

6927 
	#ETH_DMAIER_ERIE
 ((
uöt32_t
)0x00004000Ë

	)

6928 
	#ETH_DMAIER_FBEIE
 ((
uöt32_t
)0x00002000Ë

	)

6929 
	#ETH_DMAIER_ETIE
 ((
uöt32_t
)0x00000400Ë

	)

6930 
	#ETH_DMAIER_RWTIE
 ((
uöt32_t
)0x00000200Ë

	)

6931 
	#ETH_DMAIER_RPSIE
 ((
uöt32_t
)0x00000100Ë

	)

6932 
	#ETH_DMAIER_RBUIE
 ((
uöt32_t
)0x00000080Ë

	)

6933 
	#ETH_DMAIER_RIE
 ((
uöt32_t
)0x00000040Ë

	)

6934 
	#ETH_DMAIER_TUIE
 ((
uöt32_t
)0x00000020Ë

	)

6935 
	#ETH_DMAIER_ROIE
 ((
uöt32_t
)0x00000010Ë

	)

6936 
	#ETH_DMAIER_TJTIE
 ((
uöt32_t
)0x00000008Ë

	)

6937 
	#ETH_DMAIER_TBUIE
 ((
uöt32_t
)0x00000004Ë

	)

6938 
	#ETH_DMAIER_TPSIE
 ((
uöt32_t
)0x00000002Ë

	)

6939 
	#ETH_DMAIER_TIE
 ((
uöt32_t
)0x00000001Ë

	)

6942 
	#ETH_DMAMFBOCR_OFOC
 ((
uöt32_t
)0x10000000Ë

	)

6943 
	#ETH_DMAMFBOCR_MFA
 ((
uöt32_t
)0x0FFE0000Ë

	)

6944 
	#ETH_DMAMFBOCR_OMFC
 ((
uöt32_t
)0x00010000Ë

	)

6945 
	#ETH_DMAMFBOCR_MFC
 ((
uöt32_t
)0x0000FFFFË

	)

6948 
	#ETH_DMACHTDR_HTDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

6951 
	#ETH_DMACHRDR_HRDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

6954 
	#ETH_DMACHTBAR_HTBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

6957 
	#ETH_DMACHRBAR_HRBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

6967 #ifde‡
USE_STDPERIPH_DRIVER


6968 
	~"°m32f4xx_c⁄f.h
"

6975 
	#SET_BIT
(
REG
, 
BIT
Ë((REGË|(BIT))

	)

6977 
	#CLEAR_BIT
(
REG
, 
BIT
Ë((REGË&~(BIT))

	)

6979 
	#READ_BIT
(
REG
, 
BIT
Ë((REGË& (BIT))

	)

6981 
	#CLEAR_REG
(
REG
Ë((REGË(0x0))

	)

6983 
	#WRITE_REG
(
REG
, 
VAL
Ë((REGË(VAL))

	)

6985 
	#READ_REG
(
REG
Ë((REG))

	)

6987 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
Ë
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)Ë& (~(CLEARMASK))Ë| (SETMASK)))

	)

6993 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Include\system_stm32f4xx.h

39 #i‚de‡
__SYSTEM_STM32F4XX_H


40 
	#__SYSTEM_STM32F4XX_H


	)

42 #ifde‡
__˝lu•lus


59 
uöt32_t
 
Sy°emC‹eClock
;

86 
Sy°emInô
();

87 
Sy°emC‹eClockUpd©e
();

92 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Source\Templates\TrueSTUDIO\startup_stm32f4xx.s

39 .
sy¡ax
 
	gunifõd


40 .
˝u
 
	gc‹ãx
-
	gm3


41 .
Âu
 
	gso·vÂ


42 .
	gthumb


44 .
globÆ
 
	gg_p‚Ve˘‹s


45 .
globÆ
 
	gDeÁu…_H™dÀr


49 .
w‹d
 
	g_sid©a


51 .
w‹d
 
	g_sd©a


53 .
w‹d
 
	g_ed©a


55 .
w‹d
 
	g_sbss


57 .
w‹d
 
	g_ebss


69 .
	g£˘i⁄
 .
	gãxt
.
	gRe£t_H™dÀr


70 .
wók
 
	gRe£t_H™dÀr


71 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


72 
	gRe£t_H™dÀr
:

75 
movs
 
r1
, #0

76 
b
 
Lo›C›yD©aInô


78 
	gC›yD©aInô
:

79 
ldr
 
r3
, =
_sid©a


80 
ldr
 
r3
, [r3, 
r1
]

81 
°r
 
	gr3
, [
r0
, 
r1
]

82 
adds
 
	gr1
,Ñ1, #4

84 
	gLo›C›yD©aInô
:

85 
ldr
 
r0
, =
_sd©a


86 
ldr
 
r3
, =
_ed©a


87 
adds
 
r2
, 
	gr0
, 
r1


88 
cmp
 
	gr2
, 
r3


89 
bcc
 
C›yD©aInô


90 
ldr
 
	gr2
, =
_sbss


91 
b
 
Lo›FûlZîobss


93 
FûlZîobss
:

94 
movs
 
r3
, #0

95 
°r
 
	gr3
, [
r2
], #4

97 
	gLo›FûlZîobss
:

98 
ldr
 
r3
, = 
_ebss


99 
cmp
 
r2
, 
r3


100 
bcc
 
FûlZîobss


103 
bl
 
Sy°emInô


105 
bl
 
__libc_öô_¨øy


107 
bl
 
maö


108 
bx
 
	gÃ


109 .
size
 
	gRe£t_H™dÀr
, .-Reset_Handler

118 .
	g£˘i⁄
 .
	gãxt
.
	gDeÁu…_H™dÀr
,"ax",%
¥ogbôs


119 
	gDeÁu…_H™dÀr
:

120 
Inföôe_Lo›
:

121 
b
 
Inföôe_Lo›


122 .
size
 
DeÁu…_H™dÀr
, .-
	gDeÁu…_H™dÀr


130 .
	g£˘i⁄
 .
	gi§_ve˘‹
,"a",%
	g¥ogbôs


131 .
ty≥
 
	gg_p‚Ve˘‹s
, %
	gobje˘


132 .
size
 
	gg_p‚Ve˘‹s
, .-
g_p‚Ve˘‹s


135 
	gg_p‚Ve˘‹s
:

136 .
w‹d
 
_e°ack


137 .
w‹d
 
Re£t_H™dÀr


138 .
w‹d
 
NMI_H™dÀr


139 .
w‹d
 
H¨dFau…_H™dÀr


140 .
w‹d
 
MemM™age_H™dÀr


141 .
w‹d
 
BusFau…_H™dÀr


142 .
w‹d
 
UßgeFau…_H™dÀr


143 .
w‹d
 0

144 .
w‹d
 0

145 .
w‹d
 0

146 .
w‹d
 0

147 .
w‹d
 
SVC_H™dÀr


148 .
w‹d
 
DebugM⁄_H™dÀr


149 .
w‹d
 0

150 .
w‹d
 
PídSV_H™dÀr


151 .
w‹d
 
SysTick_H™dÀr


154 .
w‹d
 
WWDG_IRQH™dÀr


155 .
w‹d
 
PVD_IRQH™dÀr


156 .
w‹d
 
TAMP_STAMP_IRQH™dÀr


157 .
w‹d
 
RTC_WKUP_IRQH™dÀr


158 .
w‹d
 
FLASH_IRQH™dÀr


159 .
w‹d
 
RCC_IRQH™dÀr


160 .
w‹d
 
EXTI0_IRQH™dÀr


161 .
w‹d
 
EXTI1_IRQH™dÀr


162 .
w‹d
 
EXTI2_IRQH™dÀr


163 .
w‹d
 
EXTI3_IRQH™dÀr


164 .
w‹d
 
EXTI4_IRQH™dÀr


165 .
w‹d
 
DMA1_Såóm0_IRQH™dÀr


166 .
w‹d
 
DMA1_Såóm1_IRQH™dÀr


167 .
w‹d
 
DMA1_Såóm2_IRQH™dÀr


168 .
w‹d
 
DMA1_Såóm3_IRQH™dÀr


169 .
w‹d
 
DMA1_Såóm4_IRQH™dÀr


170 .
w‹d
 
DMA1_Såóm5_IRQH™dÀr


171 .
w‹d
 
DMA1_Såóm6_IRQH™dÀr


172 .
w‹d
 
ADC_IRQH™dÀr


173 .
w‹d
 
CAN1_TX_IRQH™dÀr


174 .
w‹d
 
CAN1_RX0_IRQH™dÀr


175 .
w‹d
 
CAN1_RX1_IRQH™dÀr


176 .
w‹d
 
CAN1_SCE_IRQH™dÀr


177 .
w‹d
 
EXTI9_5_IRQH™dÀr


178 .
w‹d
 
TIM1_BRK_TIM9_IRQH™dÀr


179 .
w‹d
 
TIM1_UP_TIM10_IRQH™dÀr


180 .
w‹d
 
TIM1_TRG_COM_TIM11_IRQH™dÀr


181 .
w‹d
 
TIM1_CC_IRQH™dÀr


182 .
w‹d
 
TIM2_IRQH™dÀr


183 .
w‹d
 
TIM3_IRQH™dÀr


184 .
w‹d
 
TIM4_IRQH™dÀr


185 .
w‹d
 
I2C1_EV_IRQH™dÀr


186 .
w‹d
 
I2C1_ER_IRQH™dÀr


187 .
w‹d
 
I2C2_EV_IRQH™dÀr


188 .
w‹d
 
I2C2_ER_IRQH™dÀr


189 .
w‹d
 
SPI1_IRQH™dÀr


190 .
w‹d
 
SPI2_IRQH™dÀr


191 .
w‹d
 
USART1_IRQH™dÀr


192 .
w‹d
 
USART2_IRQH™dÀr


193 .
w‹d
 
USART3_IRQH™dÀr


194 .
w‹d
 
EXTI15_10_IRQH™dÀr


195 .
w‹d
 
RTC_Aœrm_IRQH™dÀr


196 .
w‹d
 
OTG_FS_WKUP_IRQH™dÀr


197 .
w‹d
 
TIM8_BRK_TIM12_IRQH™dÀr


198 .
w‹d
 
TIM8_UP_TIM13_IRQH™dÀr


199 .
w‹d
 
TIM8_TRG_COM_TIM14_IRQH™dÀr


200 .
w‹d
 
TIM8_CC_IRQH™dÀr


201 .
w‹d
 
DMA1_Såóm7_IRQH™dÀr


202 .
w‹d
 
FSMC_IRQH™dÀr


203 .
w‹d
 
SDIO_IRQH™dÀr


204 .
w‹d
 
TIM5_IRQH™dÀr


205 .
w‹d
 
SPI3_IRQH™dÀr


206 .
w‹d
 
UART4_IRQH™dÀr


207 .
w‹d
 
UART5_IRQH™dÀr


208 .
w‹d
 
TIM6_DAC_IRQH™dÀr


209 .
w‹d
 
TIM7_IRQH™dÀr


210 .
w‹d
 
DMA2_Såóm0_IRQH™dÀr


211 .
w‹d
 
DMA2_Såóm1_IRQH™dÀr


212 .
w‹d
 
DMA2_Såóm2_IRQH™dÀr


213 .
w‹d
 
DMA2_Såóm3_IRQH™dÀr


214 .
w‹d
 
DMA2_Såóm4_IRQH™dÀr


215 .
w‹d
 
ETH_IRQH™dÀr


216 .
w‹d
 
ETH_WKUP_IRQH™dÀr


217 .
w‹d
 
CAN2_TX_IRQH™dÀr


218 .
w‹d
 
CAN2_RX0_IRQH™dÀr


219 .
w‹d
 
CAN2_RX1_IRQH™dÀr


220 .
w‹d
 
CAN2_SCE_IRQH™dÀr


221 .
w‹d
 
OTG_FS_IRQH™dÀr


222 .
w‹d
 
DMA2_Såóm5_IRQH™dÀr


223 .
w‹d
 
DMA2_Såóm6_IRQH™dÀr


224 .
w‹d
 
DMA2_Såóm7_IRQH™dÀr


225 .
w‹d
 
USART6_IRQH™dÀr


226 .
w‹d
 
I2C3_EV_IRQH™dÀr


227 .
w‹d
 
I2C3_ER_IRQH™dÀr


228 .
w‹d
 
OTG_HS_EP1_OUT_IRQH™dÀr


229 .
w‹d
 
OTG_HS_EP1_IN_IRQH™dÀr


230 .
w‹d
 
OTG_HS_WKUP_IRQH™dÀr


231 .
w‹d
 
OTG_HS_IRQH™dÀr


232 .
w‹d
 
DCMI_IRQH™dÀr


233 .
w‹d
 
CRYP_IRQH™dÀr


234 .
w‹d
 
HASH_RNG_IRQH™dÀr


235 .
w‹d
 
FPU_IRQH™dÀr


245 .
wók
 
NMI_H™dÀr


246 .
thumb_£t
 
NMI_H™dÀr
,
	gDeÁu…_H™dÀr


248 .
wók
 
	gH¨dFau…_H™dÀr


249 .
thumb_£t
 
	gH¨dFau…_H™dÀr
,
	gDeÁu…_H™dÀr


251 .
wók
 
	gMemM™age_H™dÀr


252 .
thumb_£t
 
	gMemM™age_H™dÀr
,
	gDeÁu…_H™dÀr


254 .
wók
 
	gBusFau…_H™dÀr


255 .
thumb_£t
 
	gBusFau…_H™dÀr
,
	gDeÁu…_H™dÀr


257 .
wók
 
	gUßgeFau…_H™dÀr


258 .
thumb_£t
 
	gUßgeFau…_H™dÀr
,
	gDeÁu…_H™dÀr


260 .
wók
 
	gSVC_H™dÀr


261 .
thumb_£t
 
	gSVC_H™dÀr
,
	gDeÁu…_H™dÀr


263 .
wók
 
	gDebugM⁄_H™dÀr


264 .
thumb_£t
 
	gDebugM⁄_H™dÀr
,
	gDeÁu…_H™dÀr


266 .
wók
 
	gPídSV_H™dÀr


267 .
thumb_£t
 
	gPídSV_H™dÀr
,
	gDeÁu…_H™dÀr


269 .
wók
 
	gSysTick_H™dÀr


270 .
thumb_£t
 
	gSysTick_H™dÀr
,
	gDeÁu…_H™dÀr


272 .
wók
 
	gWWDG_IRQH™dÀr


273 .
thumb_£t
 
	gWWDG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


275 .
wók
 
	gPVD_IRQH™dÀr


276 .
thumb_£t
 
	gPVD_IRQH™dÀr
,
	gDeÁu…_H™dÀr


278 .
wók
 
	gTAMP_STAMP_IRQH™dÀr


279 .
thumb_£t
 
	gTAMP_STAMP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


281 .
wók
 
	gRTC_WKUP_IRQH™dÀr


282 .
thumb_£t
 
	gRTC_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


284 .
wók
 
	gFLASH_IRQH™dÀr


285 .
thumb_£t
 
	gFLASH_IRQH™dÀr
,
	gDeÁu…_H™dÀr


287 .
wók
 
	gRCC_IRQH™dÀr


288 .
thumb_£t
 
	gRCC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


290 .
wók
 
	gEXTI0_IRQH™dÀr


291 .
thumb_£t
 
	gEXTI0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


293 .
wók
 
	gEXTI1_IRQH™dÀr


294 .
thumb_£t
 
	gEXTI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


296 .
wók
 
	gEXTI2_IRQH™dÀr


297 .
thumb_£t
 
	gEXTI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


299 .
wók
 
	gEXTI3_IRQH™dÀr


300 .
thumb_£t
 
	gEXTI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


302 .
wók
 
	gEXTI4_IRQH™dÀr


303 .
thumb_£t
 
	gEXTI4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


305 .
wók
 
	gDMA1_Såóm0_IRQH™dÀr


306 .
thumb_£t
 
	gDMA1_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


308 .
wók
 
	gDMA1_Såóm1_IRQH™dÀr


309 .
thumb_£t
 
	gDMA1_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


311 .
wók
 
	gDMA1_Såóm2_IRQH™dÀr


312 .
thumb_£t
 
	gDMA1_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


314 .
wók
 
	gDMA1_Såóm3_IRQH™dÀr


315 .
thumb_£t
 
	gDMA1_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


317 .
wók
 
	gDMA1_Såóm4_IRQH™dÀr


318 .
thumb_£t
 
	gDMA1_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


320 .
wók
 
	gDMA1_Såóm5_IRQH™dÀr


321 .
thumb_£t
 
	gDMA1_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


323 .
wók
 
	gDMA1_Såóm6_IRQH™dÀr


324 .
thumb_£t
 
	gDMA1_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


326 .
wók
 
	gADC_IRQH™dÀr


327 .
thumb_£t
 
	gADC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


329 .
wók
 
	gCAN1_TX_IRQH™dÀr


330 .
thumb_£t
 
	gCAN1_TX_IRQH™dÀr
,
	gDeÁu…_H™dÀr


332 .
wók
 
	gCAN1_RX0_IRQH™dÀr


333 .
thumb_£t
 
	gCAN1_RX0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


335 .
wók
 
	gCAN1_RX1_IRQH™dÀr


336 .
thumb_£t
 
	gCAN1_RX1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


338 .
wók
 
	gCAN1_SCE_IRQH™dÀr


339 .
thumb_£t
 
	gCAN1_SCE_IRQH™dÀr
,
	gDeÁu…_H™dÀr


341 .
wók
 
	gEXTI9_5_IRQH™dÀr


342 .
thumb_£t
 
	gEXTI9_5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


344 .
wók
 
	gTIM1_BRK_TIM9_IRQH™dÀr


345 .
thumb_£t
 
	gTIM1_BRK_TIM9_IRQH™dÀr
,
	gDeÁu…_H™dÀr


347 .
wók
 
	gTIM1_UP_TIM10_IRQH™dÀr


348 .
thumb_£t
 
	gTIM1_UP_TIM10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


350 .
wók
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr


351 .
thumb_£t
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr
,
	gDeÁu…_H™dÀr


353 .
wók
 
	gTIM1_CC_IRQH™dÀr


354 .
thumb_£t
 
	gTIM1_CC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


356 .
wók
 
	gTIM2_IRQH™dÀr


357 .
thumb_£t
 
	gTIM2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


359 .
wók
 
	gTIM3_IRQH™dÀr


360 .
thumb_£t
 
	gTIM3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


362 .
wók
 
	gTIM4_IRQH™dÀr


363 .
thumb_£t
 
	gTIM4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


365 .
wók
 
	gI2C1_EV_IRQH™dÀr


366 .
thumb_£t
 
	gI2C1_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


368 .
wók
 
	gI2C1_ER_IRQH™dÀr


369 .
thumb_£t
 
	gI2C1_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


371 .
wók
 
	gI2C2_EV_IRQH™dÀr


372 .
thumb_£t
 
	gI2C2_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


374 .
wók
 
	gI2C2_ER_IRQH™dÀr


375 .
thumb_£t
 
	gI2C2_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


377 .
wók
 
	gSPI1_IRQH™dÀr


378 .
thumb_£t
 
	gSPI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


380 .
wók
 
	gSPI2_IRQH™dÀr


381 .
thumb_£t
 
	gSPI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


383 .
wók
 
	gUSART1_IRQH™dÀr


384 .
thumb_£t
 
	gUSART1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


386 .
wók
 
	gUSART2_IRQH™dÀr


387 .
thumb_£t
 
	gUSART2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


389 .
wók
 
	gUSART3_IRQH™dÀr


390 .
thumb_£t
 
	gUSART3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


392 .
wók
 
	gEXTI15_10_IRQH™dÀr


393 .
thumb_£t
 
	gEXTI15_10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


395 .
wók
 
	gRTC_Aœrm_IRQH™dÀr


396 .
thumb_£t
 
	gRTC_Aœrm_IRQH™dÀr
,
	gDeÁu…_H™dÀr


398 .
wók
 
	gOTG_FS_WKUP_IRQH™dÀr


399 .
thumb_£t
 
	gOTG_FS_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


401 .
wók
 
	gTIM8_BRK_TIM12_IRQH™dÀr


402 .
thumb_£t
 
	gTIM8_BRK_TIM12_IRQH™dÀr
,
	gDeÁu…_H™dÀr


404 .
wók
 
	gTIM8_UP_TIM13_IRQH™dÀr


405 .
thumb_£t
 
	gTIM8_UP_TIM13_IRQH™dÀr
,
	gDeÁu…_H™dÀr


407 .
wók
 
	gTIM8_TRG_COM_TIM14_IRQH™dÀr


408 .
thumb_£t
 
	gTIM8_TRG_COM_TIM14_IRQH™dÀr
,
	gDeÁu…_H™dÀr


410 .
wók
 
	gTIM8_CC_IRQH™dÀr


411 .
thumb_£t
 
	gTIM8_CC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


413 .
wók
 
	gDMA1_Såóm7_IRQH™dÀr


414 .
thumb_£t
 
	gDMA1_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


416 .
wók
 
	gFSMC_IRQH™dÀr


417 .
thumb_£t
 
	gFSMC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


419 .
wók
 
	gSDIO_IRQH™dÀr


420 .
thumb_£t
 
	gSDIO_IRQH™dÀr
,
	gDeÁu…_H™dÀr


422 .
wók
 
	gTIM5_IRQH™dÀr


423 .
thumb_£t
 
	gTIM5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


425 .
wók
 
	gSPI3_IRQH™dÀr


426 .
thumb_£t
 
	gSPI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


428 .
wók
 
	gUART4_IRQH™dÀr


429 .
thumb_£t
 
	gUART4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


431 .
wók
 
	gUART5_IRQH™dÀr


432 .
thumb_£t
 
	gUART5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


434 .
wók
 
	gTIM6_DAC_IRQH™dÀr


435 .
thumb_£t
 
	gTIM6_DAC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


437 .
wók
 
	gTIM7_IRQH™dÀr


438 .
thumb_£t
 
	gTIM7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


440 .
wók
 
	gDMA2_Såóm0_IRQH™dÀr


441 .
thumb_£t
 
	gDMA2_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


443 .
wók
 
	gDMA2_Såóm1_IRQH™dÀr


444 .
thumb_£t
 
	gDMA2_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


446 .
wók
 
	gDMA2_Såóm2_IRQH™dÀr


447 .
thumb_£t
 
	gDMA2_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


449 .
wók
 
	gDMA2_Såóm3_IRQH™dÀr


450 .
thumb_£t
 
	gDMA2_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


452 .
wók
 
	gDMA2_Såóm4_IRQH™dÀr


453 .
thumb_£t
 
	gDMA2_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


455 .
wók
 
	gETH_IRQH™dÀr


456 .
thumb_£t
 
	gETH_IRQH™dÀr
,
	gDeÁu…_H™dÀr


458 .
wók
 
	gETH_WKUP_IRQH™dÀr


459 .
thumb_£t
 
	gETH_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


461 .
wók
 
	gCAN2_TX_IRQH™dÀr


462 .
thumb_£t
 
	gCAN2_TX_IRQH™dÀr
,
	gDeÁu…_H™dÀr


464 .
wók
 
	gCAN2_RX0_IRQH™dÀr


465 .
thumb_£t
 
	gCAN2_RX0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


467 .
wók
 
	gCAN2_RX1_IRQH™dÀr


468 .
thumb_£t
 
	gCAN2_RX1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


470 .
wók
 
	gCAN2_SCE_IRQH™dÀr


471 .
thumb_£t
 
	gCAN2_SCE_IRQH™dÀr
,
	gDeÁu…_H™dÀr


473 .
wók
 
	gOTG_FS_IRQH™dÀr


474 .
thumb_£t
 
	gOTG_FS_IRQH™dÀr
,
	gDeÁu…_H™dÀr


476 .
wók
 
	gDMA2_Såóm5_IRQH™dÀr


477 .
thumb_£t
 
	gDMA2_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


479 .
wók
 
	gDMA2_Såóm6_IRQH™dÀr


480 .
thumb_£t
 
	gDMA2_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


482 .
wók
 
	gDMA2_Såóm7_IRQH™dÀr


483 .
thumb_£t
 
	gDMA2_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


485 .
wók
 
	gUSART6_IRQH™dÀr


486 .
thumb_£t
 
	gUSART6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


488 .
wók
 
	gI2C3_EV_IRQH™dÀr


489 .
thumb_£t
 
	gI2C3_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


491 .
wók
 
	gI2C3_ER_IRQH™dÀr


492 .
thumb_£t
 
	gI2C3_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


494 .
wók
 
	gOTG_HS_EP1_OUT_IRQH™dÀr


495 .
thumb_£t
 
	gOTG_HS_EP1_OUT_IRQH™dÀr
,
	gDeÁu…_H™dÀr


497 .
wók
 
	gOTG_HS_EP1_IN_IRQH™dÀr


498 .
thumb_£t
 
	gOTG_HS_EP1_IN_IRQH™dÀr
,
	gDeÁu…_H™dÀr


500 .
wók
 
	gOTG_HS_WKUP_IRQH™dÀr


501 .
thumb_£t
 
	gOTG_HS_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


503 .
wók
 
	gOTG_HS_IRQH™dÀr


504 .
thumb_£t
 
	gOTG_HS_IRQH™dÀr
,
	gDeÁu…_H™dÀr


506 .
wók
 
	gDCMI_IRQH™dÀr


507 .
thumb_£t
 
	gDCMI_IRQH™dÀr
,
	gDeÁu…_H™dÀr


509 .
wók
 
	gCRYP_IRQH™dÀr


510 .
thumb_£t
 
	gCRYP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


512 .
wók
 
	gHASH_RNG_IRQH™dÀr


513 .
thumb_£t
 
	gHASH_RNG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


515 .
wók
 
	gFPU_IRQH™dÀr


516 .
thumb_£t
 
	gFPU_IRQH™dÀr
,
	gDeÁu…_H™dÀr


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f4xx.s

1 ;******************** (
	gC
Ë
	gCOPYRIGHT
 2012 
	gSTMi¸€À˘r⁄ics
 ********************

2 ;* 
Fûe
 
	gName
 : 
°¨tup_°m32f4xx
.
s


3 ;* 
	gAuth‹
 : 
MCD
 
Aµliˇti⁄
 
Tóm


4 ;* 
	gVîsi⁄
 : 
V1
.0.2

5 ;* 
	gD©e
 : 05-
M¨ch
-2012

6 ;* 
	gDes¸ùti⁄
 : 
STM32F4xx
 
devi˚s
 
ve˘‹
 
èbÀ
 
MDK
-
ARM
 
toﬁchaö
.

7 ;* 
This
 
moduÀ
 
	g≥rf‹ms
:

8 ;* - 
Së
 
the
 
öôül
 
	gSP


9 ;* - 
Së
 
the
 
öôül
 
	gPC
 =
Re£t_H™dÀr


10 ;* - 
Së
 
the
 
ve˘‹
 
èbÀ
 
íåõs
 
wôh
Åhê
ex˚±i⁄s
 
ISR
 
	gaddªss


11 ;* - 
C⁄figuª
 
the
 
sy°em
 
˛ock
 
™d
Åhê
exã∫Æ
 
SRAM
 
mou¡ed
 
	g⁄


12 ;* 
	gSTM324xG
-
EVAL
 
bﬂrd
 
to
 
be
 
u£d
 
as
 
d©a
 
mem‹y
 (
›ti⁄Æ
,

13 ;* 
to
 
be
 
íabÀd
 
by
 
u£r
)

14 ;* - 
Bønches
 
to
 
__maö
 
ö
 
the
 
C
 
libøry
 (
which
 
evítuÆly


15 ;* 
ˇŒs
 
maö
()).

16 ;* 
A·î
 
Re£t
 
the
 
C‹ãxM4
 
¥o˚ss‹
 
is
 
ö
 
Thªad
 
	gmode
,

17 ;* 
¥i‹ôy
 
is
 
	gPrivûeged
, 
™d
 
the
 
Sèck
 i†
£t
 
to
 
	gMaö
.

18 ;* <<< 
U£
 
C⁄figuøti⁄
 
Wiz¨d
 
ö
 
C⁄ãxt
 
	gMíu
 >>>

21 ; 
Li˚n£d
 
undî
 
	gMCD
-
ST
 
Libîty
 
SW
 
Li˚n£
 
Agªemít
 
	gV2
, (
	gthe
 "License");

22 ; 
You
 
may
 
nŸ
 
u£
 
this
 
fûe
 
ex˚±
 
ö
 
com∂ün˚
 
wôh
 
the
 
	gLi˚n£
.

23 ; 
You
 
may
 
obèö
 
a
 
c›y
 
of
 
the
 
Li˚n£
 
	g©
:

25 ; 
	ghâp
:

27 ; 
U∆ess
 
ªquúed
 
by
 
≠∂iˇbÀ
 
œw
 
‹
 
agªed
 
to
 
ö
 
	gwrôög
, 
	gso·w¨e


28 ; 
di°ribuãd
 
undî
 
the
 
Li˚n£
 
is
 di°ribuãd 
⁄
 
	g™
 "AS IS" 
	gBASIS
,

29 ; 
WITHOUT
 
WARRANTIES
 
OR
 
CONDITIONS
 
OF
 
ANY
 
	gKIND
, 
eôhî
 
ex¥ess
 
‹
 
	gim∂õd
.

30 ; 
Sì
 
the
 
Li˚n£
 thê
•ecific
 
œnguage
 
govînög
 
≥rmissi⁄s
 
	g™d


31 ; 
limô©i⁄s
 
undî
 
the
 
	gLi˚n£
.

35 ; 
Amou¡
 
of
 
	$mem‹y
 (
ö
 
byãs
Ë
Æloˇãd
 
Sèck


36 ; 
Taû‹
 
this
 
vÆue
 
to
 
your
 
≠∂iˇti⁄
 
√eds


37 ; <
h
> 
Sèck
 
C⁄figuøti⁄


38 ; <
o
> 
Sèck
 
	`Size
 (
ö
 
Byãs
) <0x0-0xFFFFFFFF:8>

39 ; </
h
>

41 
Sèck_Size
 
EQU
 0x00000400

43 
AREA
 
STACK
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

44 
Sèck_Mem
 
SPACE
 
Sèck_Size


45 
__öôül_•


48 ; <
h
> 
Hóp
 
C⁄figuøti⁄


49 ; <
o
> 
Hóp
 
	`Size
 (
ö
 
Byãs
) <0x0-0xFFFFFFFF:8>

50 ; </
h
>

52 
Hóp_Size
 
EQU
 0x00000200

54 
AREA
 
HEAP
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

55 
__hóp_ba£


56 
Hóp_Mem
 
SPACE
 
Hóp_Size


57 
__hóp_limô


59 
PRESERVE8


60 
THUMB


63 ; 
Ve˘‹
 
TabÀ
 
M≠≥d
 
to
 
Addªss
 0 
©
 
Re£t


64 
AREA
 
RESET
, 
DATA
, 
READONLY


65 
EXPORT
 
__Ve˘‹s


66 
EXPORT
 
__Ve˘‹s_End


67 
EXPORT
 
__Ve˘‹s_Size


69 
__Ve˘‹s
 
DCD
 
__öôül_•
 ; 
T›
 
of
 
Sèck


70 
DCD
 
Re£t_H™dÀr
 ; 
Re£t
 
H™dÀr


71 
DCD
 
NMI_H™dÀr
 ; 
NMI
 
H™dÀr


72 
DCD
 
H¨dFau…_H™dÀr
 ; 
H¨d
 
Fau…
 
H™dÀr


73 
DCD
 
MemM™age_H™dÀr
 ; 
MPU
 
Fau…
 
H™dÀr


74 
DCD
 
BusFau…_H™dÀr
 ; 
Bus
 
Fau…
 
H™dÀr


75 
DCD
 
UßgeFau…_H™dÀr
 ; 
Ußge
 
Fau…
 
H™dÀr


76 
DCD
 0 ; 
Re£rved


77 
DCD
 0 ; 
Re£rved


78 
DCD
 0 ; 
Re£rved


79 
DCD
 0 ; 
Re£rved


80 
DCD
 
SVC_H™dÀr
 ; 
SVCÆl
 
H™dÀr


81 
DCD
 
DebugM⁄_H™dÀr
 ; 
Debug
 
M⁄ô‹
 
H™dÀr


82 
DCD
 0 ; 
Re£rved


83 
DCD
 
PídSV_H™dÀr
 ; 
PídSV
 
H™dÀr


84 
DCD
 
SysTick_H™dÀr
 ; 
SysTick
 
H™dÀr


86 ; 
Exã∫Æ
 
I¡îru±s


87 
DCD
 
WWDG_IRQH™dÀr
 ; 
Wödow
 
W©chDog


88 
DCD
 
PVD_IRQH™dÀr
 ; 
PVD
 
through
 
EXTI
 
Löe
 
dëe˘i⁄


89 
DCD
 
TAMP_STAMP_IRQH™dÀr
 ; 
Tam≥r
 
™d
 
TimeSèmps
 
through
 
the
 
EXTI
 
löe


90 
DCD
 
RTC_WKUP_IRQH™dÀr
 ; 
RTC
 
Wakeup
 
through
 
the
 
EXTI
 
löe


91 
DCD
 
FLASH_IRQH™dÀr
 ; 
FLASH


92 
DCD
 
RCC_IRQH™dÀr
 ; 
RCC


93 
DCD
 
EXTI0_IRQH™dÀr
 ; 
EXTI
 
Löe0


94 
DCD
 
EXTI1_IRQH™dÀr
 ; 
EXTI
 
Löe1


95 
DCD
 
EXTI2_IRQH™dÀr
 ; 
EXTI
 
Löe2


96 
DCD
 
EXTI3_IRQH™dÀr
 ; 
EXTI
 
Löe3


97 
DCD
 
EXTI4_IRQH™dÀr
 ; 
EXTI
 
Löe4


98 
DCD
 
DMA1_Såóm0_IRQH™dÀr
 ; 
DMA1
 
Såóm
 0

99 
DCD
 
DMA1_Såóm1_IRQH™dÀr
 ; 
DMA1
 
Såóm
 1

100 
DCD
 
DMA1_Såóm2_IRQH™dÀr
 ; 
DMA1
 
Såóm
 2

101 
DCD
 
DMA1_Såóm3_IRQH™dÀr
 ; 
DMA1
 
Såóm
 3

102 
DCD
 
DMA1_Såóm4_IRQH™dÀr
 ; 
DMA1
 
Såóm
 4

103 
DCD
 
DMA1_Såóm5_IRQH™dÀr
 ; 
DMA1
 
Såóm
 5

104 
DCD
 
DMA1_Såóm6_IRQH™dÀr
 ; 
DMA1
 
Såóm
 6

105 
DCD
 
ADC_IRQH™dÀr
 ; 
ADC1
, 
ADC2
 
™d
 
ADC3s


106 
DCD
 
CAN1_TX_IRQH™dÀr
 ; 
CAN1
 
TX


107 
DCD
 
CAN1_RX0_IRQH™dÀr
 ; 
CAN1
 
RX0


108 
DCD
 
CAN1_RX1_IRQH™dÀr
 ; 
CAN1
 
RX1


109 
DCD
 
CAN1_SCE_IRQH™dÀr
 ; 
CAN1
 
SCE


110 
DCD
 
EXTI9_5_IRQH™dÀr
 ; 
Exã∫Æ
 
Löe
[9:5]
s


111 
DCD
 
TIM1_BRK_TIM9_IRQH™dÀr
 ; 
TIM1
 
Bªak
 
™d
 
TIM9


112 
DCD
 
TIM1_UP_TIM10_IRQH™dÀr
 ; 
TIM1
 
Upd©e
 
™d
 
TIM10


113 
DCD
 
TIM1_TRG_COM_TIM11_IRQH™dÀr
 ; 
TIM1
 
Triggî
 
™d
 
Commuèti⁄
ánd 
TIM11


114 
DCD
 
TIM1_CC_IRQH™dÀr
 ; 
TIM1
 
C≠tuª
 
Com∑ª


115 
DCD
 
TIM2_IRQH™dÀr
 ; 
TIM2


116 
DCD
 
TIM3_IRQH™dÀr
 ; 
TIM3


117 
DCD
 
TIM4_IRQH™dÀr
 ; 
TIM4


118 
DCD
 
I2C1_EV_IRQH™dÀr
 ; 
I2C1
 
Evít


119 
DCD
 
I2C1_ER_IRQH™dÀr
 ; 
I2C1
 
Eº‹


120 
DCD
 
I2C2_EV_IRQH™dÀr
 ; 
I2C2
 
Evít


121 
DCD
 
I2C2_ER_IRQH™dÀr
 ; 
I2C2
 
Eº‹


122 
DCD
 
SPI1_IRQH™dÀr
 ; 
SPI1


123 
DCD
 
SPI2_IRQH™dÀr
 ; 
SPI2


124 
DCD
 
USART1_IRQH™dÀr
 ; 
USART1


125 
DCD
 
USART2_IRQH™dÀr
 ; 
USART2


126 
DCD
 
USART3_IRQH™dÀr
 ; 
USART3


127 
DCD
 
EXTI15_10_IRQH™dÀr
 ; 
Exã∫Æ
 
Löe
[15:10]
s


128 
DCD
 
RTC_Aœrm_IRQH™dÀr
 ; 
RTC
 
	$Aœrm
 (
A
 
™d
 
B
Ë
through
 
EXTI
 
Löe


129 
DCD
 
OTG_FS_WKUP_IRQH™dÀr
 ; 
USB
 
OTG
 
FS
 
Wakeup
 
through
 
EXTI
 
löe


130 
DCD
 
TIM8_BRK_TIM12_IRQH™dÀr
 ; 
TIM8
 
Bªak
 
™d
 
TIM12


131 
DCD
 
TIM8_UP_TIM13_IRQH™dÀr
 ; 
TIM8
 
Upd©e
 
™d
 
TIM13


132 
DCD
 
TIM8_TRG_COM_TIM14_IRQH™dÀr
 ; 
TIM8
 
Triggî
 
™d
 
Commuèti⁄
ánd 
TIM14


133 
DCD
 
TIM8_CC_IRQH™dÀr
 ; 
TIM8
 
C≠tuª
 
Com∑ª


134 
DCD
 
DMA1_Såóm7_IRQH™dÀr
 ; 
DMA1
 
Såóm7


135 
DCD
 
FSMC_IRQH™dÀr
 ; 
FSMC


136 
DCD
 
SDIO_IRQH™dÀr
 ; 
SDIO


137 
DCD
 
TIM5_IRQH™dÀr
 ; 
TIM5


138 
DCD
 
SPI3_IRQH™dÀr
 ; 
SPI3


139 
DCD
 
UART4_IRQH™dÀr
 ; 
UART4


140 
DCD
 
UART5_IRQH™dÀr
 ; 
UART5


141 
DCD
 
TIM6_DAC_IRQH™dÀr
 ; 
TIM6
 
™d
 
DAC1
&2 
undîrun
 
îr‹s


142 
DCD
 
TIM7_IRQH™dÀr
 ; 
TIM7


143 
DCD
 
DMA2_Såóm0_IRQH™dÀr
 ; 
DMA2
 
Såóm
 0

144 
DCD
 
DMA2_Såóm1_IRQH™dÀr
 ; 
DMA2
 
Såóm
 1

145 
DCD
 
DMA2_Såóm2_IRQH™dÀr
 ; 
DMA2
 
Såóm
 2

146 
DCD
 
DMA2_Såóm3_IRQH™dÀr
 ; 
DMA2
 
Såóm
 3

147 
DCD
 
DMA2_Såóm4_IRQH™dÀr
 ; 
DMA2
 
Såóm
 4

148 
DCD
 
ETH_IRQH™dÀr
 ; 
Ethî√t


149 
DCD
 
ETH_WKUP_IRQH™dÀr
 ; 
Ethî√t
 
Wakeup
 
through
 
EXTI
 
löe


150 
DCD
 
CAN2_TX_IRQH™dÀr
 ; 
CAN2
 
TX


151 
DCD
 
CAN2_RX0_IRQH™dÀr
 ; 
CAN2
 
RX0


152 
DCD
 
CAN2_RX1_IRQH™dÀr
 ; 
CAN2
 
RX1


153 
DCD
 
CAN2_SCE_IRQH™dÀr
 ; 
CAN2
 
SCE


154 
DCD
 
OTG_FS_IRQH™dÀr
 ; 
USB
 
OTG
 
FS


155 
DCD
 
DMA2_Såóm5_IRQH™dÀr
 ; 
DMA2
 
Såóm
 5

156 
DCD
 
DMA2_Såóm6_IRQH™dÀr
 ; 
DMA2
 
Såóm
 6

157 
DCD
 
DMA2_Såóm7_IRQH™dÀr
 ; 
DMA2
 
Såóm
 7

158 
DCD
 
USART6_IRQH™dÀr
 ; 
USART6


159 
DCD
 
I2C3_EV_IRQH™dÀr
 ; 
I2C3
 
evít


160 
DCD
 
I2C3_ER_IRQH™dÀr
 ; 
I2C3
 
îr‹


161 
DCD
 
OTG_HS_EP1_OUT_IRQH™dÀr
 ; 
USB
 
OTG
 
HS
 
End
 
Poöt
 1 
Out


162 
DCD
 
OTG_HS_EP1_IN_IRQH™dÀr
 ; 
USB
 
OTG
 
HS
 
End
 
Poöt
 1 
In


163 
DCD
 
OTG_HS_WKUP_IRQH™dÀr
 ; 
USB
 
OTG
 
HS
 
Wakeup
 
through
 
EXTI


164 
DCD
 
OTG_HS_IRQH™dÀr
 ; 
USB
 
OTG
 
HS


165 
DCD
 
DCMI_IRQH™dÀr
 ; 
DCMI


166 
DCD
 
CRYP_IRQH™dÀr
 ; 
CRYP
 
¸y±o


167 
DCD
 
HASH_RNG_IRQH™dÀr
 ; 
Hash
 
™d
 
Rng


168 
DCD
 
FPU_IRQH™dÀr
 ; 
FPU


170 
__Ve˘‹s_End


172 
__Ve˘‹s_Size
 
EQU
 
__Ve˘‹s_End
 - 
__Ve˘‹s


174 
AREA
 |.
ãxt
|, 
CODE
, 
READONLY


176 ; 
Re£t
 
h™dÀr


177 
Re£t_H™dÀr
 
PROC


178 
EXPORT
 
Re£t_H™dÀr
 [
WEAK
]

179 
IMPORT
 
Sy°emInô


180 
IMPORT
 
__maö


182 
LDR
 
R0
, =
Sy°emInô


183 
BLX
 
R0


184 
LDR
 
R0
, =
__maö


185 
BX
 
R0


186 
ENDP


188 ; 
Dummy
 
Ex˚±i⁄
 
	$H™dÀrs
 (
öföôe
 
lo›s
 
which
 
ˇn
 
be
 
modifõd
)

190 
NMI_H™dÀr
 
PROC


191 
EXPORT
 
NMI_H™dÀr
 [
WEAK
]

192 
B
 .

193 
ENDP


194 
H¨dFau…_H™dÀr
\

195 
PROC


196 
EXPORT
 
H¨dFau…_H™dÀr
 [
WEAK
]

197 
B
 .

198 
ENDP


199 
MemM™age_H™dÀr
\

200 
PROC


201 
EXPORT
 
MemM™age_H™dÀr
 [
WEAK
]

202 
B
 .

203 
ENDP


204 
BusFau…_H™dÀr
\

205 
PROC


206 
EXPORT
 
BusFau…_H™dÀr
 [
WEAK
]

207 
B
 .

208 
ENDP


209 
UßgeFau…_H™dÀr
\

210 
PROC


211 
EXPORT
 
UßgeFau…_H™dÀr
 [
WEAK
]

212 
B
 .

213 
ENDP


214 
SVC_H™dÀr
 
PROC


215 
EXPORT
 
SVC_H™dÀr
 [
WEAK
]

216 
B
 .

217 
ENDP


218 
DebugM⁄_H™dÀr
\

219 
PROC


220 
EXPORT
 
DebugM⁄_H™dÀr
 [
WEAK
]

221 
B
 .

222 
ENDP


223 
PídSV_H™dÀr
 
PROC


224 
EXPORT
 
PídSV_H™dÀr
 [
WEAK
]

225 
B
 .

226 
ENDP


227 
SysTick_H™dÀr
 
PROC


228 
EXPORT
 
SysTick_H™dÀr
 [
WEAK
]

229 
B
 .

230 
ENDP


232 
DeÁu…_H™dÀr
 
PROC


234 
EXPORT
 
WWDG_IRQH™dÀr
 [
WEAK
]

235 
EXPORT
 
PVD_IRQH™dÀr
 [
WEAK
]

236 
EXPORT
 
TAMP_STAMP_IRQH™dÀr
 [
WEAK
]

237 
EXPORT
 
RTC_WKUP_IRQH™dÀr
 [
WEAK
]

238 
EXPORT
 
FLASH_IRQH™dÀr
 [
WEAK
]

239 
EXPORT
 
RCC_IRQH™dÀr
 [
WEAK
]

240 
EXPORT
 
EXTI0_IRQH™dÀr
 [
WEAK
]

241 
EXPORT
 
EXTI1_IRQH™dÀr
 [
WEAK
]

242 
EXPORT
 
EXTI2_IRQH™dÀr
 [
WEAK
]

243 
EXPORT
 
EXTI3_IRQH™dÀr
 [
WEAK
]

244 
EXPORT
 
EXTI4_IRQH™dÀr
 [
WEAK
]

245 
EXPORT
 
DMA1_Såóm0_IRQH™dÀr
 [
WEAK
]

246 
EXPORT
 
DMA1_Såóm1_IRQH™dÀr
 [
WEAK
]

247 
EXPORT
 
DMA1_Såóm2_IRQH™dÀr
 [
WEAK
]

248 
EXPORT
 
DMA1_Såóm3_IRQH™dÀr
 [
WEAK
]

249 
EXPORT
 
DMA1_Såóm4_IRQH™dÀr
 [
WEAK
]

250 
EXPORT
 
DMA1_Såóm5_IRQH™dÀr
 [
WEAK
]

251 
EXPORT
 
DMA1_Såóm6_IRQH™dÀr
 [
WEAK
]

252 
EXPORT
 
ADC_IRQH™dÀr
 [
WEAK
]

253 
EXPORT
 
CAN1_TX_IRQH™dÀr
 [
WEAK
]

254 
EXPORT
 
CAN1_RX0_IRQH™dÀr
 [
WEAK
]

255 
EXPORT
 
CAN1_RX1_IRQH™dÀr
 [
WEAK
]

256 
EXPORT
 
CAN1_SCE_IRQH™dÀr
 [
WEAK
]

257 
EXPORT
 
EXTI9_5_IRQH™dÀr
 [
WEAK
]

258 
EXPORT
 
TIM1_BRK_TIM9_IRQH™dÀr
 [
WEAK
]

259 
EXPORT
 
TIM1_UP_TIM10_IRQH™dÀr
 [
WEAK
]

260 
EXPORT
 
TIM1_TRG_COM_TIM11_IRQH™dÀr
 [
WEAK
]

261 
EXPORT
 
TIM1_CC_IRQH™dÀr
 [
WEAK
]

262 
EXPORT
 
TIM2_IRQH™dÀr
 [
WEAK
]

263 
EXPORT
 
TIM3_IRQH™dÀr
 [
WEAK
]

264 
EXPORT
 
TIM4_IRQH™dÀr
 [
WEAK
]

265 
EXPORT
 
I2C1_EV_IRQH™dÀr
 [
WEAK
]

266 
EXPORT
 
I2C1_ER_IRQH™dÀr
 [
WEAK
]

267 
EXPORT
 
I2C2_EV_IRQH™dÀr
 [
WEAK
]

268 
EXPORT
 
I2C2_ER_IRQH™dÀr
 [
WEAK
]

269 
EXPORT
 
SPI1_IRQH™dÀr
 [
WEAK
]

270 
EXPORT
 
SPI2_IRQH™dÀr
 [
WEAK
]

271 
EXPORT
 
USART1_IRQH™dÀr
 [
WEAK
]

272 
EXPORT
 
USART2_IRQH™dÀr
 [
WEAK
]

273 
EXPORT
 
USART3_IRQH™dÀr
 [
WEAK
]

274 
EXPORT
 
EXTI15_10_IRQH™dÀr
 [
WEAK
]

275 
EXPORT
 
RTC_Aœrm_IRQH™dÀr
 [
WEAK
]

276 
EXPORT
 
OTG_FS_WKUP_IRQH™dÀr
 [
WEAK
]

277 
EXPORT
 
TIM8_BRK_TIM12_IRQH™dÀr
 [
WEAK
]

278 
EXPORT
 
TIM8_UP_TIM13_IRQH™dÀr
 [
WEAK
]

279 
EXPORT
 
TIM8_TRG_COM_TIM14_IRQH™dÀr
 [
WEAK
]

280 
EXPORT
 
TIM8_CC_IRQH™dÀr
 [
WEAK
]

281 
EXPORT
 
DMA1_Såóm7_IRQH™dÀr
 [
WEAK
]

282 
EXPORT
 
FSMC_IRQH™dÀr
 [
WEAK
]

283 
EXPORT
 
SDIO_IRQH™dÀr
 [
WEAK
]

284 
EXPORT
 
TIM5_IRQH™dÀr
 [
WEAK
]

285 
EXPORT
 
SPI3_IRQH™dÀr
 [
WEAK
]

286 
EXPORT
 
UART4_IRQH™dÀr
 [
WEAK
]

287 
EXPORT
 
UART5_IRQH™dÀr
 [
WEAK
]

288 
EXPORT
 
TIM6_DAC_IRQH™dÀr
 [
WEAK
]

289 
EXPORT
 
TIM7_IRQH™dÀr
 [
WEAK
]

290 
EXPORT
 
DMA2_Såóm0_IRQH™dÀr
 [
WEAK
]

291 
EXPORT
 
DMA2_Såóm1_IRQH™dÀr
 [
WEAK
]

292 
EXPORT
 
DMA2_Såóm2_IRQH™dÀr
 [
WEAK
]

293 
EXPORT
 
DMA2_Såóm3_IRQH™dÀr
 [
WEAK
]

294 
EXPORT
 
DMA2_Såóm4_IRQH™dÀr
 [
WEAK
]

295 
EXPORT
 
ETH_IRQH™dÀr
 [
WEAK
]

296 
EXPORT
 
ETH_WKUP_IRQH™dÀr
 [
WEAK
]

297 
EXPORT
 
CAN2_TX_IRQH™dÀr
 [
WEAK
]

298 
EXPORT
 
CAN2_RX0_IRQH™dÀr
 [
WEAK
]

299 
EXPORT
 
CAN2_RX1_IRQH™dÀr
 [
WEAK
]

300 
EXPORT
 
CAN2_SCE_IRQH™dÀr
 [
WEAK
]

301 
EXPORT
 
OTG_FS_IRQH™dÀr
 [
WEAK
]

302 
EXPORT
 
DMA2_Såóm5_IRQH™dÀr
 [
WEAK
]

303 
EXPORT
 
DMA2_Såóm6_IRQH™dÀr
 [
WEAK
]

304 
EXPORT
 
DMA2_Såóm7_IRQH™dÀr
 [
WEAK
]

305 
EXPORT
 
USART6_IRQH™dÀr
 [
WEAK
]

306 
EXPORT
 
I2C3_EV_IRQH™dÀr
 [
WEAK
]

307 
EXPORT
 
I2C3_ER_IRQH™dÀr
 [
WEAK
]

308 
EXPORT
 
OTG_HS_EP1_OUT_IRQH™dÀr
 [
WEAK
]

309 
EXPORT
 
OTG_HS_EP1_IN_IRQH™dÀr
 [
WEAK
]

310 
EXPORT
 
OTG_HS_WKUP_IRQH™dÀr
 [
WEAK
]

311 
EXPORT
 
OTG_HS_IRQH™dÀr
 [
WEAK
]

312 
EXPORT
 
DCMI_IRQH™dÀr
 [
WEAK
]

313 
EXPORT
 
CRYP_IRQH™dÀr
 [
WEAK
]

314 
EXPORT
 
HASH_RNG_IRQH™dÀr
 [
WEAK
]

315 
EXPORT
 
FPU_IRQH™dÀr
 [
WEAK
]

317 
WWDG_IRQH™dÀr


318 
PVD_IRQH™dÀr


319 
TAMP_STAMP_IRQH™dÀr


320 
RTC_WKUP_IRQH™dÀr


321 
FLASH_IRQH™dÀr


322 
RCC_IRQH™dÀr


323 
EXTI0_IRQH™dÀr


324 
EXTI1_IRQH™dÀr


325 
EXTI2_IRQH™dÀr


326 
EXTI3_IRQH™dÀr


327 
EXTI4_IRQH™dÀr


328 
DMA1_Såóm0_IRQH™dÀr


329 
DMA1_Såóm1_IRQH™dÀr


330 
DMA1_Såóm2_IRQH™dÀr


331 
DMA1_Såóm3_IRQH™dÀr


332 
DMA1_Såóm4_IRQH™dÀr


333 
DMA1_Såóm5_IRQH™dÀr


334 
DMA1_Såóm6_IRQH™dÀr


335 
ADC_IRQH™dÀr


336 
CAN1_TX_IRQH™dÀr


337 
CAN1_RX0_IRQH™dÀr


338 
CAN1_RX1_IRQH™dÀr


339 
CAN1_SCE_IRQH™dÀr


340 
EXTI9_5_IRQH™dÀr


341 
TIM1_BRK_TIM9_IRQH™dÀr


342 
TIM1_UP_TIM10_IRQH™dÀr


343 
TIM1_TRG_COM_TIM11_IRQH™dÀr


344 
TIM1_CC_IRQH™dÀr


345 
TIM2_IRQH™dÀr


346 
TIM3_IRQH™dÀr


347 
TIM4_IRQH™dÀr


348 
I2C1_EV_IRQH™dÀr


349 
I2C1_ER_IRQH™dÀr


350 
I2C2_EV_IRQH™dÀr


351 
I2C2_ER_IRQH™dÀr


352 
SPI1_IRQH™dÀr


353 
SPI2_IRQH™dÀr


354 
USART1_IRQH™dÀr


355 
USART2_IRQH™dÀr


356 
USART3_IRQH™dÀr


357 
EXTI15_10_IRQH™dÀr


358 
RTC_Aœrm_IRQH™dÀr


359 
OTG_FS_WKUP_IRQH™dÀr


360 
TIM8_BRK_TIM12_IRQH™dÀr


361 
TIM8_UP_TIM13_IRQH™dÀr


362 
TIM8_TRG_COM_TIM14_IRQH™dÀr


363 
TIM8_CC_IRQH™dÀr


364 
DMA1_Såóm7_IRQH™dÀr


365 
FSMC_IRQH™dÀr


366 
SDIO_IRQH™dÀr


367 
TIM5_IRQH™dÀr


368 
SPI3_IRQH™dÀr


369 
UART4_IRQH™dÀr


370 
UART5_IRQH™dÀr


371 
TIM6_DAC_IRQH™dÀr


372 
TIM7_IRQH™dÀr


373 
DMA2_Såóm0_IRQH™dÀr


374 
DMA2_Såóm1_IRQH™dÀr


375 
DMA2_Såóm2_IRQH™dÀr


376 
DMA2_Såóm3_IRQH™dÀr


377 
DMA2_Såóm4_IRQH™dÀr


378 
ETH_IRQH™dÀr


379 
ETH_WKUP_IRQH™dÀr


380 
CAN2_TX_IRQH™dÀr


381 
CAN2_RX0_IRQH™dÀr


382 
CAN2_RX1_IRQH™dÀr


383 
CAN2_SCE_IRQH™dÀr


384 
OTG_FS_IRQH™dÀr


385 
DMA2_Såóm5_IRQH™dÀr


386 
DMA2_Såóm6_IRQH™dÀr


387 
DMA2_Såóm7_IRQH™dÀr


388 
USART6_IRQH™dÀr


389 
I2C3_EV_IRQH™dÀr


390 
I2C3_ER_IRQH™dÀr


391 
OTG_HS_EP1_OUT_IRQH™dÀr


392 
OTG_HS_EP1_IN_IRQH™dÀr


393 
OTG_HS_WKUP_IRQH™dÀr


394 
OTG_HS_IRQH™dÀr


395 
DCMI_IRQH™dÀr


396 
CRYP_IRQH™dÀr


397 
HASH_RNG_IRQH™dÀr


398 
FPU_IRQH™dÀr


400 
B
 .

402 
ENDP


404 
ALIGN


407 ; 
U£r
 
Sèck
 
™d
 
Hóp
 
öôüliz©i⁄


409 
IF
 :
DEF
:
__MICROLIB


411 
EXPORT
 
__öôül_•


412 
EXPORT
 
__hóp_ba£


413 
EXPORT
 
__hóp_limô


415 
ELSE


417 
IMPORT
 
__u£_two_ªgi⁄_mem‹y


418 
EXPORT
 
__u£r_öôül_°ackhóp


420 
__u£r_öôül_°ackhóp


422 
LDR
 
R0
, = 
Hóp_Mem


423 
LDR
 
R1
, =(
Sèck_Mem
 + 
Sèck_Size
)

424 
LDR
 
R2
, = (
Hóp_Mem
 + 
Hóp_Size
)

425 
LDR
 
R3
, = 
Sèck_Mem


426 
BX
 
LR


428 
ALIGN


430 
ENDIF


432 
END


434 ;************************ (
C
Ë
COPYRIGHT
 
STMi¸€À˘r⁄ics
 *****
END
 
OF
 
FILE
*****

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f4xx.s

39 .
sy¡ax
 
	gunifõd


40 .
˝u
 
	gc‹ãx
-
	gm3


41 .
Âu
 
	gso·vÂ


42 .
	gthumb


44 .
globÆ
 
	gg_p‚Ve˘‹s


45 .
globÆ
 
	gDeÁu…_H™dÀr


49 .
w‹d
 
	g_sid©a


51 .
w‹d
 
	g_sd©a


53 .
w‹d
 
	g_ed©a


55 .
w‹d
 
	g_sbss


57 .
w‹d
 
	g_ebss


69 .
	g£˘i⁄
 .
	gãxt
.
	gRe£t_H™dÀr


70 .
wók
 
	gRe£t_H™dÀr


71 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


72 
	gRe£t_H™dÀr
:

75 
movs
 
r1
, #0

76 
b
 
Lo›C›yD©aInô


78 
	gC›yD©aInô
:

79 
ldr
 
r3
, =
_sid©a


80 
ldr
 
r3
, [r3, 
r1
]

81 
°r
 
	gr3
, [
r0
, 
r1
]

82 
adds
 
	gr1
,Ñ1, #4

84 
	gLo›C›yD©aInô
:

85 
ldr
 
r0
, =
_sd©a


86 
ldr
 
r3
, =
_ed©a


87 
adds
 
r2
, 
	gr0
, 
r1


88 
cmp
 
	gr2
, 
r3


89 
bcc
 
C›yD©aInô


90 
ldr
 
	gr2
, =
_sbss


91 
b
 
Lo›FûlZîobss


93 
FûlZîobss
:

94 
movs
 
r3
, #0

95 
°r
 
	gr3
, [
r2
], #4

97 
	gLo›FûlZîobss
:

98 
ldr
 
r3
, = 
_ebss


99 
cmp
 
r2
, 
r3


100 
bcc
 
FûlZîobss


103 
bl
 
Sy°emInô


105 
bl
 
maö


106 
bx
 
	gÃ


107 .
size
 
	gRe£t_H™dÀr
, .-Reset_Handler

116 .
	g£˘i⁄
 .
	gãxt
.
	gDeÁu…_H™dÀr
,"ax",%
¥ogbôs


117 
	gDeÁu…_H™dÀr
:

118 
Inföôe_Lo›
:

119 
b
 
Inföôe_Lo›


120 .
size
 
DeÁu…_H™dÀr
, .-
	gDeÁu…_H™dÀr


128 .
	g£˘i⁄
 .
	gi§_ve˘‹
,"a",%
	g¥ogbôs


129 .
ty≥
 
	gg_p‚Ve˘‹s
, %
	gobje˘


130 .
size
 
	gg_p‚Ve˘‹s
, .-
g_p‚Ve˘‹s


133 
	gg_p‚Ve˘‹s
:

134 .
w‹d
 
_e°ack


135 .
w‹d
 
Re£t_H™dÀr


136 .
w‹d
 
NMI_H™dÀr


137 .
w‹d
 
H¨dFau…_H™dÀr


138 .
w‹d
 
MemM™age_H™dÀr


139 .
w‹d
 
BusFau…_H™dÀr


140 .
w‹d
 
UßgeFau…_H™dÀr


141 .
w‹d
 0

142 .
w‹d
 0

143 .
w‹d
 0

144 .
w‹d
 0

145 .
w‹d
 
SVC_H™dÀr


146 .
w‹d
 
DebugM⁄_H™dÀr


147 .
w‹d
 0

148 .
w‹d
 
PídSV_H™dÀr


149 .
w‹d
 
SysTick_H™dÀr


152 .
w‹d
 
WWDG_IRQH™dÀr


153 .
w‹d
 
PVD_IRQH™dÀr


154 .
w‹d
 
TAMP_STAMP_IRQH™dÀr


155 .
w‹d
 
RTC_WKUP_IRQH™dÀr


156 .
w‹d
 
FLASH_IRQH™dÀr


157 .
w‹d
 
RCC_IRQH™dÀr


158 .
w‹d
 
EXTI0_IRQH™dÀr


159 .
w‹d
 
EXTI1_IRQH™dÀr


160 .
w‹d
 
EXTI2_IRQH™dÀr


161 .
w‹d
 
EXTI3_IRQH™dÀr


162 .
w‹d
 
EXTI4_IRQH™dÀr


163 .
w‹d
 
DMA1_Såóm0_IRQH™dÀr


164 .
w‹d
 
DMA1_Såóm1_IRQH™dÀr


165 .
w‹d
 
DMA1_Såóm2_IRQH™dÀr


166 .
w‹d
 
DMA1_Såóm3_IRQH™dÀr


167 .
w‹d
 
DMA1_Såóm4_IRQH™dÀr


168 .
w‹d
 
DMA1_Såóm5_IRQH™dÀr


169 .
w‹d
 
DMA1_Såóm6_IRQH™dÀr


170 .
w‹d
 
ADC_IRQH™dÀr


171 .
w‹d
 
CAN1_TX_IRQH™dÀr


172 .
w‹d
 
CAN1_RX0_IRQH™dÀr


173 .
w‹d
 
CAN1_RX1_IRQH™dÀr


174 .
w‹d
 
CAN1_SCE_IRQH™dÀr


175 .
w‹d
 
EXTI9_5_IRQH™dÀr


176 .
w‹d
 
TIM1_BRK_TIM9_IRQH™dÀr


177 .
w‹d
 
TIM1_UP_TIM10_IRQH™dÀr


178 .
w‹d
 
TIM1_TRG_COM_TIM11_IRQH™dÀr


179 .
w‹d
 
TIM1_CC_IRQH™dÀr


180 .
w‹d
 
TIM2_IRQH™dÀr


181 .
w‹d
 
TIM3_IRQH™dÀr


182 .
w‹d
 
TIM4_IRQH™dÀr


183 .
w‹d
 
I2C1_EV_IRQH™dÀr


184 .
w‹d
 
I2C1_ER_IRQH™dÀr


185 .
w‹d
 
I2C2_EV_IRQH™dÀr


186 .
w‹d
 
I2C2_ER_IRQH™dÀr


187 .
w‹d
 
SPI1_IRQH™dÀr


188 .
w‹d
 
SPI2_IRQH™dÀr


189 .
w‹d
 
USART1_IRQH™dÀr


190 .
w‹d
 
USART2_IRQH™dÀr


191 .
w‹d
 
USART3_IRQH™dÀr


192 .
w‹d
 
EXTI15_10_IRQH™dÀr


193 .
w‹d
 
RTC_Aœrm_IRQH™dÀr


194 .
w‹d
 
OTG_FS_WKUP_IRQH™dÀr


195 .
w‹d
 
TIM8_BRK_TIM12_IRQH™dÀr


196 .
w‹d
 
TIM8_UP_TIM13_IRQH™dÀr


197 .
w‹d
 
TIM8_TRG_COM_TIM14_IRQH™dÀr


198 .
w‹d
 
TIM8_CC_IRQH™dÀr


199 .
w‹d
 
DMA1_Såóm7_IRQH™dÀr


200 .
w‹d
 
FSMC_IRQH™dÀr


201 .
w‹d
 
SDIO_IRQH™dÀr


202 .
w‹d
 
TIM5_IRQH™dÀr


203 .
w‹d
 
SPI3_IRQH™dÀr


204 .
w‹d
 
UART4_IRQH™dÀr


205 .
w‹d
 
UART5_IRQH™dÀr


206 .
w‹d
 
TIM6_DAC_IRQH™dÀr


207 .
w‹d
 
TIM7_IRQH™dÀr


208 .
w‹d
 
DMA2_Såóm0_IRQH™dÀr


209 .
w‹d
 
DMA2_Såóm1_IRQH™dÀr


210 .
w‹d
 
DMA2_Såóm2_IRQH™dÀr


211 .
w‹d
 
DMA2_Såóm3_IRQH™dÀr


212 .
w‹d
 
DMA2_Såóm4_IRQH™dÀr


213 .
w‹d
 
ETH_IRQH™dÀr


214 .
w‹d
 
ETH_WKUP_IRQH™dÀr


215 .
w‹d
 
CAN2_TX_IRQH™dÀr


216 .
w‹d
 
CAN2_RX0_IRQH™dÀr


217 .
w‹d
 
CAN2_RX1_IRQH™dÀr


218 .
w‹d
 
CAN2_SCE_IRQH™dÀr


219 .
w‹d
 
OTG_FS_IRQH™dÀr


220 .
w‹d
 
DMA2_Såóm5_IRQH™dÀr


221 .
w‹d
 
DMA2_Såóm6_IRQH™dÀr


222 .
w‹d
 
DMA2_Såóm7_IRQH™dÀr


223 .
w‹d
 
USART6_IRQH™dÀr


224 .
w‹d
 
I2C3_EV_IRQH™dÀr


225 .
w‹d
 
I2C3_ER_IRQH™dÀr


226 .
w‹d
 
OTG_HS_EP1_OUT_IRQH™dÀr


227 .
w‹d
 
OTG_HS_EP1_IN_IRQH™dÀr


228 .
w‹d
 
OTG_HS_WKUP_IRQH™dÀr


229 .
w‹d
 
OTG_HS_IRQH™dÀr


230 .
w‹d
 
DCMI_IRQH™dÀr


231 .
w‹d
 
CRYP_IRQH™dÀr


232 .
w‹d
 
HASH_RNG_IRQH™dÀr


233 .
w‹d
 
FPU_IRQH™dÀr


242 .
wók
 
NMI_H™dÀr


243 .
thumb_£t
 
NMI_H™dÀr
,
	gDeÁu…_H™dÀr


245 .
wók
 
	gH¨dFau…_H™dÀr


246 .
thumb_£t
 
	gH¨dFau…_H™dÀr
,
	gDeÁu…_H™dÀr


248 .
wók
 
	gMemM™age_H™dÀr


249 .
thumb_£t
 
	gMemM™age_H™dÀr
,
	gDeÁu…_H™dÀr


251 .
wók
 
	gBusFau…_H™dÀr


252 .
thumb_£t
 
	gBusFau…_H™dÀr
,
	gDeÁu…_H™dÀr


254 .
wók
 
	gUßgeFau…_H™dÀr


255 .
thumb_£t
 
	gUßgeFau…_H™dÀr
,
	gDeÁu…_H™dÀr


257 .
wók
 
	gSVC_H™dÀr


258 .
thumb_£t
 
	gSVC_H™dÀr
,
	gDeÁu…_H™dÀr


260 .
wók
 
	gDebugM⁄_H™dÀr


261 .
thumb_£t
 
	gDebugM⁄_H™dÀr
,
	gDeÁu…_H™dÀr


263 .
wók
 
	gPídSV_H™dÀr


264 .
thumb_£t
 
	gPídSV_H™dÀr
,
	gDeÁu…_H™dÀr


266 .
wók
 
	gSysTick_H™dÀr


267 .
thumb_£t
 
	gSysTick_H™dÀr
,
	gDeÁu…_H™dÀr


269 .
wók
 
	gWWDG_IRQH™dÀr


270 .
thumb_£t
 
	gWWDG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


272 .
wók
 
	gPVD_IRQH™dÀr


273 .
thumb_£t
 
	gPVD_IRQH™dÀr
,
	gDeÁu…_H™dÀr


275 .
wók
 
	gTAMP_STAMP_IRQH™dÀr


276 .
thumb_£t
 
	gTAMP_STAMP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


278 .
wók
 
	gRTC_WKUP_IRQH™dÀr


279 .
thumb_£t
 
	gRTC_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


281 .
wók
 
	gFLASH_IRQH™dÀr


282 .
thumb_£t
 
	gFLASH_IRQH™dÀr
,
	gDeÁu…_H™dÀr


284 .
wók
 
	gRCC_IRQH™dÀr


285 .
thumb_£t
 
	gRCC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


287 .
wók
 
	gEXTI0_IRQH™dÀr


288 .
thumb_£t
 
	gEXTI0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


290 .
wók
 
	gEXTI1_IRQH™dÀr


291 .
thumb_£t
 
	gEXTI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


293 .
wók
 
	gEXTI2_IRQH™dÀr


294 .
thumb_£t
 
	gEXTI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


296 .
wók
 
	gEXTI3_IRQH™dÀr


297 .
thumb_£t
 
	gEXTI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


299 .
wók
 
	gEXTI4_IRQH™dÀr


300 .
thumb_£t
 
	gEXTI4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


302 .
wók
 
	gDMA1_Såóm0_IRQH™dÀr


303 .
thumb_£t
 
	gDMA1_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


305 .
wók
 
	gDMA1_Såóm1_IRQH™dÀr


306 .
thumb_£t
 
	gDMA1_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


308 .
wók
 
	gDMA1_Såóm2_IRQH™dÀr


309 .
thumb_£t
 
	gDMA1_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


311 .
wók
 
	gDMA1_Såóm3_IRQH™dÀr


312 .
thumb_£t
 
	gDMA1_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


314 .
wók
 
	gDMA1_Såóm4_IRQH™dÀr


315 .
thumb_£t
 
	gDMA1_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


317 .
wók
 
	gDMA1_Såóm5_IRQH™dÀr


318 .
thumb_£t
 
	gDMA1_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


320 .
wók
 
	gDMA1_Såóm6_IRQH™dÀr


321 .
thumb_£t
 
	gDMA1_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


323 .
wók
 
	gADC_IRQH™dÀr


324 .
thumb_£t
 
	gADC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


326 .
wók
 
	gCAN1_TX_IRQH™dÀr


327 .
thumb_£t
 
	gCAN1_TX_IRQH™dÀr
,
	gDeÁu…_H™dÀr


329 .
wók
 
	gCAN1_RX0_IRQH™dÀr


330 .
thumb_£t
 
	gCAN1_RX0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


332 .
wók
 
	gCAN1_RX1_IRQH™dÀr


333 .
thumb_£t
 
	gCAN1_RX1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


335 .
wók
 
	gCAN1_SCE_IRQH™dÀr


336 .
thumb_£t
 
	gCAN1_SCE_IRQH™dÀr
,
	gDeÁu…_H™dÀr


338 .
wók
 
	gEXTI9_5_IRQH™dÀr


339 .
thumb_£t
 
	gEXTI9_5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


341 .
wók
 
	gTIM1_BRK_TIM9_IRQH™dÀr


342 .
thumb_£t
 
	gTIM1_BRK_TIM9_IRQH™dÀr
,
	gDeÁu…_H™dÀr


344 .
wók
 
	gTIM1_UP_TIM10_IRQH™dÀr


345 .
thumb_£t
 
	gTIM1_UP_TIM10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


347 .
wók
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr


348 .
thumb_£t
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr
,
	gDeÁu…_H™dÀr


350 .
wók
 
	gTIM1_CC_IRQH™dÀr


351 .
thumb_£t
 
	gTIM1_CC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


353 .
wók
 
	gTIM2_IRQH™dÀr


354 .
thumb_£t
 
	gTIM2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


356 .
wók
 
	gTIM3_IRQH™dÀr


357 .
thumb_£t
 
	gTIM3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


359 .
wók
 
	gTIM4_IRQH™dÀr


360 .
thumb_£t
 
	gTIM4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


362 .
wók
 
	gI2C1_EV_IRQH™dÀr


363 .
thumb_£t
 
	gI2C1_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


365 .
wók
 
	gI2C1_ER_IRQH™dÀr


366 .
thumb_£t
 
	gI2C1_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


368 .
wók
 
	gI2C2_EV_IRQH™dÀr


369 .
thumb_£t
 
	gI2C2_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


371 .
wók
 
	gI2C2_ER_IRQH™dÀr


372 .
thumb_£t
 
	gI2C2_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


374 .
wók
 
	gSPI1_IRQH™dÀr


375 .
thumb_£t
 
	gSPI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


377 .
wók
 
	gSPI2_IRQH™dÀr


378 .
thumb_£t
 
	gSPI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


380 .
wók
 
	gUSART1_IRQH™dÀr


381 .
thumb_£t
 
	gUSART1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


383 .
wók
 
	gUSART2_IRQH™dÀr


384 .
thumb_£t
 
	gUSART2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


386 .
wók
 
	gUSART3_IRQH™dÀr


387 .
thumb_£t
 
	gUSART3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


389 .
wók
 
	gEXTI15_10_IRQH™dÀr


390 .
thumb_£t
 
	gEXTI15_10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


392 .
wók
 
	gRTC_Aœrm_IRQH™dÀr


393 .
thumb_£t
 
	gRTC_Aœrm_IRQH™dÀr
,
	gDeÁu…_H™dÀr


395 .
wók
 
	gOTG_FS_WKUP_IRQH™dÀr


396 .
thumb_£t
 
	gOTG_FS_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


398 .
wók
 
	gTIM8_BRK_TIM12_IRQH™dÀr


399 .
thumb_£t
 
	gTIM8_BRK_TIM12_IRQH™dÀr
,
	gDeÁu…_H™dÀr


401 .
wók
 
	gTIM8_UP_TIM13_IRQH™dÀr


402 .
thumb_£t
 
	gTIM8_UP_TIM13_IRQH™dÀr
,
	gDeÁu…_H™dÀr


404 .
wók
 
	gTIM8_TRG_COM_TIM14_IRQH™dÀr


405 .
thumb_£t
 
	gTIM8_TRG_COM_TIM14_IRQH™dÀr
,
	gDeÁu…_H™dÀr


407 .
wók
 
	gTIM8_CC_IRQH™dÀr


408 .
thumb_£t
 
	gTIM8_CC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


410 .
wók
 
	gDMA1_Såóm7_IRQH™dÀr


411 .
thumb_£t
 
	gDMA1_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


413 .
wók
 
	gFSMC_IRQH™dÀr


414 .
thumb_£t
 
	gFSMC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


416 .
wók
 
	gSDIO_IRQH™dÀr


417 .
thumb_£t
 
	gSDIO_IRQH™dÀr
,
	gDeÁu…_H™dÀr


419 .
wók
 
	gTIM5_IRQH™dÀr


420 .
thumb_£t
 
	gTIM5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


422 .
wók
 
	gSPI3_IRQH™dÀr


423 .
thumb_£t
 
	gSPI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


425 .
wók
 
	gUART4_IRQH™dÀr


426 .
thumb_£t
 
	gUART4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


428 .
wók
 
	gUART5_IRQH™dÀr


429 .
thumb_£t
 
	gUART5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


431 .
wók
 
	gTIM6_DAC_IRQH™dÀr


432 .
thumb_£t
 
	gTIM6_DAC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


434 .
wók
 
	gTIM7_IRQH™dÀr


435 .
thumb_£t
 
	gTIM7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


437 .
wók
 
	gDMA2_Såóm0_IRQH™dÀr


438 .
thumb_£t
 
	gDMA2_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


440 .
wók
 
	gDMA2_Såóm1_IRQH™dÀr


441 .
thumb_£t
 
	gDMA2_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


443 .
wók
 
	gDMA2_Såóm2_IRQH™dÀr


444 .
thumb_£t
 
	gDMA2_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


446 .
wók
 
	gDMA2_Såóm3_IRQH™dÀr


447 .
thumb_£t
 
	gDMA2_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


449 .
wók
 
	gDMA2_Såóm4_IRQH™dÀr


450 .
thumb_£t
 
	gDMA2_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


452 .
wók
 
	gETH_IRQH™dÀr


453 .
thumb_£t
 
	gETH_IRQH™dÀr
,
	gDeÁu…_H™dÀr


455 .
wók
 
	gETH_WKUP_IRQH™dÀr


456 .
thumb_£t
 
	gETH_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


458 .
wók
 
	gCAN2_TX_IRQH™dÀr


459 .
thumb_£t
 
	gCAN2_TX_IRQH™dÀr
,
	gDeÁu…_H™dÀr


461 .
wók
 
	gCAN2_RX0_IRQH™dÀr


462 .
thumb_£t
 
	gCAN2_RX0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


464 .
wók
 
	gCAN2_RX1_IRQH™dÀr


465 .
thumb_£t
 
	gCAN2_RX1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


467 .
wók
 
	gCAN2_SCE_IRQH™dÀr


468 .
thumb_£t
 
	gCAN2_SCE_IRQH™dÀr
,
	gDeÁu…_H™dÀr


470 .
wók
 
	gOTG_FS_IRQH™dÀr


471 .
thumb_£t
 
	gOTG_FS_IRQH™dÀr
,
	gDeÁu…_H™dÀr


473 .
wók
 
	gDMA2_Såóm5_IRQH™dÀr


474 .
thumb_£t
 
	gDMA2_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


476 .
wók
 
	gDMA2_Såóm6_IRQH™dÀr


477 .
thumb_£t
 
	gDMA2_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


479 .
wók
 
	gDMA2_Såóm7_IRQH™dÀr


480 .
thumb_£t
 
	gDMA2_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


482 .
wók
 
	gUSART6_IRQH™dÀr


483 .
thumb_£t
 
	gUSART6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


485 .
wók
 
	gI2C3_EV_IRQH™dÀr


486 .
thumb_£t
 
	gI2C3_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


488 .
wók
 
	gI2C3_ER_IRQH™dÀr


489 .
thumb_£t
 
	gI2C3_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


491 .
wók
 
	gOTG_HS_EP1_OUT_IRQH™dÀr


492 .
thumb_£t
 
	gOTG_HS_EP1_OUT_IRQH™dÀr
,
	gDeÁu…_H™dÀr


494 .
wók
 
	gOTG_HS_EP1_IN_IRQH™dÀr


495 .
thumb_£t
 
	gOTG_HS_EP1_IN_IRQH™dÀr
,
	gDeÁu…_H™dÀr


497 .
wók
 
	gOTG_HS_WKUP_IRQH™dÀr


498 .
thumb_£t
 
	gOTG_HS_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


500 .
wók
 
	gOTG_HS_IRQH™dÀr


501 .
thumb_£t
 
	gOTG_HS_IRQH™dÀr
,
	gDeÁu…_H™dÀr


503 .
wók
 
	gDCMI_IRQH™dÀr


504 .
thumb_£t
 
	gDCMI_IRQH™dÀr
,
	gDeÁu…_H™dÀr


506 .
wók
 
	gCRYP_IRQH™dÀr


507 .
thumb_£t
 
	gCRYP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


509 .
wók
 
	gHASH_RNG_IRQH™dÀr


510 .
thumb_£t
 
	gHASH_RNG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


512 .
wók
 
	gFPU_IRQH™dÀr


513 .
thumb_£t
 
	gFPU_IRQH™dÀr
,
	gDeÁu…_H™dÀr


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f4xx.s

36 ; 
The
 
moduÀs
 
ö
 
this
 
fûe
 
¨e
 
ö˛uded
 i¿
the
 
	glibørõs
, 
™d
 
may
 
be
 
	gª∂a˚d


37 ; 
by
 
™y
 
	gu£r
-
deföed
 
moduÀs
 
th©
 
deföe
 
the
 
PUBLIC
 
symbﬁ
 
_¥ogøm_°¨t
 
	g‹


38 ; 
a
 
u£r
 
deföed
 
°¨t
 
	gsymbﬁ
.

39 ; 
To
 
ovîride
 
the
 
c°¨tup
 
deföed
 
ö
Åhê
	glibøry
, 
sim∂y
 
add
 
your
 
	gmodifõd


40 ; 
vîsi⁄
 
to
 
the
 
w‹kbích
 
	g¥oje˘
.

42 ; 
The
 
ve˘‹
 
èbÀ
 
is
 
n‹mÆly
 
loˇãd
 
©
 
	gaddªss
 0.

43 ; 
Whí
 
debuggög
 
ö
 
	gRAM
, 
ô
 
ˇn
 
be
 
loˇãd
 i¿RAM, 
Æig√d
 
to
 
©
 
	gÀa°
 2^6.

44 ; 
The
 
	g«me
 "__ve˘‹_èbÀ" 
has
 
•ecül
 
mónög
 
	gC
-
	gSPY
:

45 ; 
ô
 
is
 
whîe
 
the
 
SP
 
°¨t
 
vÆue
 i†
	gfound
, 
™d
Åhê
NVIC
 
	gve˘‹


46 ; 
èbÀ
 (
VTOR
Ë
is
 
öôülized
 
to
 
this
 
addªss
 != 0.

48 ; 
C‹ãx
-
M
 
vîsi⁄


51 
MODULE
 ?
c°¨tup


53 ;; 
F‹w¨d
 
de˛¨©i⁄
 
of
 
£˘i⁄s
.

54 
SECTION
 
CSTACK
:
DATA
:
	$NOROOT
(3)

56 
SECTION
 .
ötvec
:
CODE
:
	$NOROOT
(2)

58 
EXTERN
 
__ür_¥ogøm_°¨t


59 
EXTERN
 
Sy°emInô


60 
PUBLIC
 
__ve˘‹_èbÀ


62 
DATA


63 
__ve˘‹_èbÀ


64 
DCD
 
	$s„
(
CSTACK
)

65 
DCD
 
Re£t_H™dÀr
 ; 
Re£t
 
H™dÀr


67 
DCD
 
NMI_H™dÀr
 ; 
NMI
 
H™dÀr


68 
DCD
 
H¨dFau…_H™dÀr
 ; 
H¨d
 
Fau…
 
H™dÀr


69 
DCD
 
MemM™age_H™dÀr
 ; 
MPU
 
Fau…
 
H™dÀr


70 
DCD
 
BusFau…_H™dÀr
 ; 
Bus
 
Fau…
 
H™dÀr


71 
DCD
 
UßgeFau…_H™dÀr
 ; 
Ußge
 
Fau…
 
H™dÀr


72 
DCD
 0 ; 
Re£rved


73 
DCD
 0 ; 
Re£rved


74 
DCD
 0 ; 
Re£rved


75 
DCD
 0 ; 
Re£rved


76 
DCD
 
SVC_H™dÀr
 ; 
SVCÆl
 
H™dÀr


77 
DCD
 
DebugM⁄_H™dÀr
 ; 
Debug
 
M⁄ô‹
 
H™dÀr


78 
DCD
 0 ; 
Re£rved


79 
DCD
 
PídSV_H™dÀr
 ; 
PídSV
 
H™dÀr


80 
DCD
 
SysTick_H™dÀr
 ; 
SysTick
 
H™dÀr


82 ; 
Exã∫Æ
 
I¡îru±s


83 
DCD
 
WWDG_IRQH™dÀr
 ; 
Wödow
 
W©chDog


84 
DCD
 
PVD_IRQH™dÀr
 ; 
PVD
 
through
 
EXTI
 
Löe
 
dëe˘i⁄


85 
DCD
 
TAMP_STAMP_IRQH™dÀr
 ; 
Tam≥r
 
™d
 
TimeSèmps
 
through
 
the
 
EXTI
 
löe


86 
DCD
 
RTC_WKUP_IRQH™dÀr
 ; 
RTC
 
Wakeup
 
through
 
the
 
EXTI
 
löe


87 
DCD
 
FLASH_IRQH™dÀr
 ; 
FLASH


88 
DCD
 
RCC_IRQH™dÀr
 ; 
RCC


89 
DCD
 
EXTI0_IRQH™dÀr
 ; 
EXTI
 
Löe0


90 
DCD
 
EXTI1_IRQH™dÀr
 ; 
EXTI
 
Löe1


91 
DCD
 
EXTI2_IRQH™dÀr
 ; 
EXTI
 
Löe2


92 
DCD
 
EXTI3_IRQH™dÀr
 ; 
EXTI
 
Löe3


93 
DCD
 
EXTI4_IRQH™dÀr
 ; 
EXTI
 
Löe4


94 
DCD
 
DMA1_Såóm0_IRQH™dÀr
 ; 
DMA1
 
Såóm
 0

95 
DCD
 
DMA1_Såóm1_IRQH™dÀr
 ; 
DMA1
 
Såóm
 1

96 
DCD
 
DMA1_Såóm2_IRQH™dÀr
 ; 
DMA1
 
Såóm
 2

97 
DCD
 
DMA1_Såóm3_IRQH™dÀr
 ; 
DMA1
 
Såóm
 3

98 
DCD
 
DMA1_Såóm4_IRQH™dÀr
 ; 
DMA1
 
Såóm
 4

99 
DCD
 
DMA1_Såóm5_IRQH™dÀr
 ; 
DMA1
 
Såóm
 5

100 
DCD
 
DMA1_Såóm6_IRQH™dÀr
 ; 
DMA1
 
Såóm
 6

101 
DCD
 
ADC_IRQH™dÀr
 ; 
ADC1
, 
ADC2
 
™d
 
ADC3s


102 
DCD
 
CAN1_TX_IRQH™dÀr
 ; 
CAN1
 
TX


103 
DCD
 
CAN1_RX0_IRQH™dÀr
 ; 
CAN1
 
RX0


104 
DCD
 
CAN1_RX1_IRQH™dÀr
 ; 
CAN1
 
RX1


105 
DCD
 
CAN1_SCE_IRQH™dÀr
 ; 
CAN1
 
SCE


106 
DCD
 
EXTI9_5_IRQH™dÀr
 ; 
Exã∫Æ
 
Löe
[9:5]
s


107 
DCD
 
TIM1_BRK_TIM9_IRQH™dÀr
 ; 
TIM1
 
Bªak
 
™d
 
TIM9


108 
DCD
 
TIM1_UP_TIM10_IRQH™dÀr
 ; 
TIM1
 
Upd©e
 
™d
 
TIM10


109 
DCD
 
TIM1_TRG_COM_TIM11_IRQH™dÀr
 ; 
TIM1
 
Triggî
 
™d
 
Commuèti⁄
ánd 
TIM11


110 
DCD
 
TIM1_CC_IRQH™dÀr
 ; 
TIM1
 
C≠tuª
 
Com∑ª


111 
DCD
 
TIM2_IRQH™dÀr
 ; 
TIM2


112 
DCD
 
TIM3_IRQH™dÀr
 ; 
TIM3


113 
DCD
 
TIM4_IRQH™dÀr
 ; 
TIM4


114 
DCD
 
I2C1_EV_IRQH™dÀr
 ; 
I2C1
 
Evít


115 
DCD
 
I2C1_ER_IRQH™dÀr
 ; 
I2C1
 
Eº‹


116 
DCD
 
I2C2_EV_IRQH™dÀr
 ; 
I2C2
 
Evít


117 
DCD
 
I2C2_ER_IRQH™dÀr
 ; 
I2C2
 
Eº‹


118 
DCD
 
SPI1_IRQH™dÀr
 ; 
SPI1


119 
DCD
 
SPI2_IRQH™dÀr
 ; 
SPI2


120 
DCD
 
USART1_IRQH™dÀr
 ; 
USART1


121 
DCD
 
USART2_IRQH™dÀr
 ; 
USART2


122 
DCD
 
USART3_IRQH™dÀr
 ; 
USART3


123 
DCD
 
EXTI15_10_IRQH™dÀr
 ; 
Exã∫Æ
 
Löe
[15:10]
s


124 
DCD
 
RTC_Aœrm_IRQH™dÀr
 ; 
RTC
 
	$Aœrm
 (
A
 
™d
 
B
Ë
through
 
EXTI
 
Löe


125 
DCD
 
OTG_FS_WKUP_IRQH™dÀr
 ; 
USB
 
OTG
 
FS
 
Wakeup
 
through
 
EXTI
 
löe


126 
DCD
 
TIM8_BRK_TIM12_IRQH™dÀr
 ; 
TIM8
 
Bªak
 
™d
 
TIM12


127 
DCD
 
TIM8_UP_TIM13_IRQH™dÀr
 ; 
TIM8
 
Upd©e
 
™d
 
TIM13


128 
DCD
 
TIM8_TRG_COM_TIM14_IRQH™dÀr
 ; 
TIM8
 
Triggî
 
™d
 
Commuèti⁄
ánd 
TIM14


129 
DCD
 
TIM8_CC_IRQH™dÀr
 ; 
TIM8
 
C≠tuª
 
Com∑ª


130 
DCD
 
DMA1_Såóm7_IRQH™dÀr
 ; 
DMA1
 
Såóm7


131 
DCD
 
FSMC_IRQH™dÀr
 ; 
FSMC


132 
DCD
 
SDIO_IRQH™dÀr
 ; 
SDIO


133 
DCD
 
TIM5_IRQH™dÀr
 ; 
TIM5


134 
DCD
 
SPI3_IRQH™dÀr
 ; 
SPI3


135 
DCD
 
UART4_IRQH™dÀr
 ; 
UART4


136 
DCD
 
UART5_IRQH™dÀr
 ; 
UART5


137 
DCD
 
TIM6_DAC_IRQH™dÀr
 ; 
TIM6
 
™d
 
DAC1
&2 
undîrun
 
îr‹s


138 
DCD
 
TIM7_IRQH™dÀr
 ; 
TIM7


139 
DCD
 
DMA2_Såóm0_IRQH™dÀr
 ; 
DMA2
 
Såóm
 0

140 
DCD
 
DMA2_Såóm1_IRQH™dÀr
 ; 
DMA2
 
Såóm
 1

141 
DCD
 
DMA2_Såóm2_IRQH™dÀr
 ; 
DMA2
 
Såóm
 2

142 
DCD
 
DMA2_Såóm3_IRQH™dÀr
 ; 
DMA2
 
Såóm
 3

143 
DCD
 
DMA2_Såóm4_IRQH™dÀr
 ; 
DMA2
 
Såóm
 4

144 
DCD
 
ETH_IRQH™dÀr
 ; 
Ethî√t


145 
DCD
 
ETH_WKUP_IRQH™dÀr
 ; 
Ethî√t
 
Wakeup
 
through
 
EXTI
 
löe


146 
DCD
 
CAN2_TX_IRQH™dÀr
 ; 
CAN2
 
TX


147 
DCD
 
CAN2_RX0_IRQH™dÀr
 ; 
CAN2
 
RX0


148 
DCD
 
CAN2_RX1_IRQH™dÀr
 ; 
CAN2
 
RX1


149 
DCD
 
CAN2_SCE_IRQH™dÀr
 ; 
CAN2
 
SCE


150 
DCD
 
OTG_FS_IRQH™dÀr
 ; 
USB
 
OTG
 
FS


151 
DCD
 
DMA2_Såóm5_IRQH™dÀr
 ; 
DMA2
 
Såóm
 5

152 
DCD
 
DMA2_Såóm6_IRQH™dÀr
 ; 
DMA2
 
Såóm
 6

153 
DCD
 
DMA2_Såóm7_IRQH™dÀr
 ; 
DMA2
 
Såóm
 7

154 
DCD
 
USART6_IRQH™dÀr
 ; 
USART6


155 
DCD
 
I2C3_EV_IRQH™dÀr
 ; 
I2C3
 
evít


156 
DCD
 
I2C3_ER_IRQH™dÀr
 ; 
I2C3
 
îr‹


157 
DCD
 
OTG_HS_EP1_OUT_IRQH™dÀr
 ; 
USB
 
OTG
 
HS
 
End
 
Poöt
 1 
Out


158 
DCD
 
OTG_HS_EP1_IN_IRQH™dÀr
 ; 
USB
 
OTG
 
HS
 
End
 
Poöt
 1 
In


159 
DCD
 
OTG_HS_WKUP_IRQH™dÀr
 ; 
USB
 
OTG
 
HS
 
Wakeup
 
through
 
EXTI


160 
DCD
 
OTG_HS_IRQH™dÀr
 ; 
USB
 
OTG
 
HS


161 
DCD
 
DCMI_IRQH™dÀr
 ; 
DCMI


162 
DCD
 
CRYP_IRQH™dÀr
 ; 
CRYP
 
¸y±o


163 
DCD
 
HASH_RNG_IRQH™dÀr
 ; 
Hash
 
™d
 
Rng


164 
DCD
 
FPU_IRQH™dÀr
 ; 
FPU


168 ;; 
DeÁu…
 
öãºu±
 
h™dÀrs
.

170 
THUMB


171 
PUBWEAK
 
Re£t_H™dÀr


172 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(2)

173 
Re£t_H™dÀr


175 
LDR
 
R0
, =
Sy°emInô


176 
BLX
 
R0


177 
LDR
 
R0
, =
__ür_¥ogøm_°¨t


178 
BX
 
R0


180 
PUBWEAK
 
NMI_H™dÀr


181 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

182 
NMI_H™dÀr


183 
B
 
NMI_H™dÀr


185 
PUBWEAK
 
H¨dFau…_H™dÀr


186 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

187 
H¨dFau…_H™dÀr


188 
B
 
H¨dFau…_H™dÀr


190 
PUBWEAK
 
MemM™age_H™dÀr


191 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

192 
MemM™age_H™dÀr


193 
B
 
MemM™age_H™dÀr


195 
PUBWEAK
 
BusFau…_H™dÀr


196 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

197 
BusFau…_H™dÀr


198 
B
 
BusFau…_H™dÀr


200 
PUBWEAK
 
UßgeFau…_H™dÀr


201 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

202 
UßgeFau…_H™dÀr


203 
B
 
UßgeFau…_H™dÀr


205 
PUBWEAK
 
SVC_H™dÀr


206 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

207 
SVC_H™dÀr


208 
B
 
SVC_H™dÀr


210 
PUBWEAK
 
DebugM⁄_H™dÀr


211 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

212 
DebugM⁄_H™dÀr


213 
B
 
DebugM⁄_H™dÀr


215 
PUBWEAK
 
PídSV_H™dÀr


216 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

217 
PídSV_H™dÀr


218 
B
 
PídSV_H™dÀr


220 
PUBWEAK
 
SysTick_H™dÀr


221 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

222 
SysTick_H™dÀr


223 
B
 
SysTick_H™dÀr


225 
PUBWEAK
 
WWDG_IRQH™dÀr


226 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

227 
WWDG_IRQH™dÀr


228 
B
 
WWDG_IRQH™dÀr


230 
PUBWEAK
 
PVD_IRQH™dÀr


231 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

232 
PVD_IRQH™dÀr


233 
B
 
PVD_IRQH™dÀr


235 
PUBWEAK
 
TAMP_STAMP_IRQH™dÀr


236 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

237 
TAMP_STAMP_IRQH™dÀr


238 
B
 
TAMP_STAMP_IRQH™dÀr


240 
PUBWEAK
 
RTC_WKUP_IRQH™dÀr


241 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

242 
RTC_WKUP_IRQH™dÀr


243 
B
 
RTC_WKUP_IRQH™dÀr


245 
PUBWEAK
 
FLASH_IRQH™dÀr


246 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

247 
FLASH_IRQH™dÀr


248 
B
 
FLASH_IRQH™dÀr


250 
PUBWEAK
 
RCC_IRQH™dÀr


251 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

252 
RCC_IRQH™dÀr


253 
B
 
RCC_IRQH™dÀr


255 
PUBWEAK
 
EXTI0_IRQH™dÀr


256 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

257 
EXTI0_IRQH™dÀr


258 
B
 
EXTI0_IRQH™dÀr


260 
PUBWEAK
 
EXTI1_IRQH™dÀr


261 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

262 
EXTI1_IRQH™dÀr


263 
B
 
EXTI1_IRQH™dÀr


265 
PUBWEAK
 
EXTI2_IRQH™dÀr


266 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

267 
EXTI2_IRQH™dÀr


268 
B
 
EXTI2_IRQH™dÀr


270 
PUBWEAK
 
EXTI3_IRQH™dÀr


271 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

272 
EXTI3_IRQH™dÀr


273 
B
 
EXTI3_IRQH™dÀr


275 
PUBWEAK
 
EXTI4_IRQH™dÀr


276 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

277 
EXTI4_IRQH™dÀr


278 
B
 
EXTI4_IRQH™dÀr


280 
PUBWEAK
 
DMA1_Såóm0_IRQH™dÀr


281 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

282 
DMA1_Såóm0_IRQH™dÀr


283 
B
 
DMA1_Såóm0_IRQH™dÀr


285 
PUBWEAK
 
DMA1_Såóm1_IRQH™dÀr


286 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

287 
DMA1_Såóm1_IRQH™dÀr


288 
B
 
DMA1_Såóm1_IRQH™dÀr


290 
PUBWEAK
 
DMA1_Såóm2_IRQH™dÀr


291 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

292 
DMA1_Såóm2_IRQH™dÀr


293 
B
 
DMA1_Såóm2_IRQH™dÀr


295 
PUBWEAK
 
DMA1_Såóm3_IRQH™dÀr


296 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

297 
DMA1_Såóm3_IRQH™dÀr


298 
B
 
DMA1_Såóm3_IRQH™dÀr


300 
PUBWEAK
 
DMA1_Såóm4_IRQH™dÀr


301 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

302 
DMA1_Såóm4_IRQH™dÀr


303 
B
 
DMA1_Såóm4_IRQH™dÀr


305 
PUBWEAK
 
DMA1_Såóm5_IRQH™dÀr


306 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

307 
DMA1_Såóm5_IRQH™dÀr


308 
B
 
DMA1_Såóm5_IRQH™dÀr


310 
PUBWEAK
 
DMA1_Såóm6_IRQH™dÀr


311 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

312 
DMA1_Såóm6_IRQH™dÀr


313 
B
 
DMA1_Såóm6_IRQH™dÀr


315 
PUBWEAK
 
ADC_IRQH™dÀr


316 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

317 
ADC_IRQH™dÀr


318 
B
 
ADC_IRQH™dÀr


320 
PUBWEAK
 
CAN1_TX_IRQH™dÀr


321 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

322 
CAN1_TX_IRQH™dÀr


323 
B
 
CAN1_TX_IRQH™dÀr


325 
PUBWEAK
 
CAN1_RX0_IRQH™dÀr


326 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

327 
CAN1_RX0_IRQH™dÀr


328 
B
 
CAN1_RX0_IRQH™dÀr


330 
PUBWEAK
 
CAN1_RX1_IRQH™dÀr


331 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

332 
CAN1_RX1_IRQH™dÀr


333 
B
 
CAN1_RX1_IRQH™dÀr


335 
PUBWEAK
 
CAN1_SCE_IRQH™dÀr


336 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

337 
CAN1_SCE_IRQH™dÀr


338 
B
 
CAN1_SCE_IRQH™dÀr


340 
PUBWEAK
 
EXTI9_5_IRQH™dÀr


341 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

342 
EXTI9_5_IRQH™dÀr


343 
B
 
EXTI9_5_IRQH™dÀr


345 
PUBWEAK
 
TIM1_BRK_TIM9_IRQH™dÀr


346 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

347 
TIM1_BRK_TIM9_IRQH™dÀr


348 
B
 
TIM1_BRK_TIM9_IRQH™dÀr


350 
PUBWEAK
 
TIM1_UP_TIM10_IRQH™dÀr


351 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

352 
TIM1_UP_TIM10_IRQH™dÀr


353 
B
 
TIM1_UP_TIM10_IRQH™dÀr


355 
PUBWEAK
 
TIM1_TRG_COM_TIM11_IRQH™dÀr


356 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

357 
TIM1_TRG_COM_TIM11_IRQH™dÀr


358 
B
 
TIM1_TRG_COM_TIM11_IRQH™dÀr


360 
PUBWEAK
 
TIM1_CC_IRQH™dÀr


361 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

362 
TIM1_CC_IRQH™dÀr


363 
B
 
TIM1_CC_IRQH™dÀr


365 
PUBWEAK
 
TIM2_IRQH™dÀr


366 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

367 
TIM2_IRQH™dÀr


368 
B
 
TIM2_IRQH™dÀr


370 
PUBWEAK
 
TIM3_IRQH™dÀr


371 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

372 
TIM3_IRQH™dÀr


373 
B
 
TIM3_IRQH™dÀr


375 
PUBWEAK
 
TIM4_IRQH™dÀr


376 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

377 
TIM4_IRQH™dÀr


378 
B
 
TIM4_IRQH™dÀr


380 
PUBWEAK
 
I2C1_EV_IRQH™dÀr


381 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

382 
I2C1_EV_IRQH™dÀr


383 
B
 
I2C1_EV_IRQH™dÀr


385 
PUBWEAK
 
I2C1_ER_IRQH™dÀr


386 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

387 
I2C1_ER_IRQH™dÀr


388 
B
 
I2C1_ER_IRQH™dÀr


390 
PUBWEAK
 
I2C2_EV_IRQH™dÀr


391 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

392 
I2C2_EV_IRQH™dÀr


393 
B
 
I2C2_EV_IRQH™dÀr


395 
PUBWEAK
 
I2C2_ER_IRQH™dÀr


396 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

397 
I2C2_ER_IRQH™dÀr


398 
B
 
I2C2_ER_IRQH™dÀr


400 
PUBWEAK
 
SPI1_IRQH™dÀr


401 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

402 
SPI1_IRQH™dÀr


403 
B
 
SPI1_IRQH™dÀr


405 
PUBWEAK
 
SPI2_IRQH™dÀr


406 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

407 
SPI2_IRQH™dÀr


408 
B
 
SPI2_IRQH™dÀr


410 
PUBWEAK
 
USART1_IRQH™dÀr


411 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

412 
USART1_IRQH™dÀr


413 
B
 
USART1_IRQH™dÀr


415 
PUBWEAK
 
USART2_IRQH™dÀr


416 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

417 
USART2_IRQH™dÀr


418 
B
 
USART2_IRQH™dÀr


420 
PUBWEAK
 
USART3_IRQH™dÀr


421 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

422 
USART3_IRQH™dÀr


423 
B
 
USART3_IRQH™dÀr


425 
PUBWEAK
 
EXTI15_10_IRQH™dÀr


426 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

427 
EXTI15_10_IRQH™dÀr


428 
B
 
EXTI15_10_IRQH™dÀr


430 
PUBWEAK
 
RTC_Aœrm_IRQH™dÀr


431 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

432 
RTC_Aœrm_IRQH™dÀr


433 
B
 
RTC_Aœrm_IRQH™dÀr


435 
PUBWEAK
 
OTG_FS_WKUP_IRQH™dÀr


436 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

437 
OTG_FS_WKUP_IRQH™dÀr


438 
B
 
OTG_FS_WKUP_IRQH™dÀr


440 
PUBWEAK
 
TIM8_BRK_TIM12_IRQH™dÀr


441 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

442 
TIM8_BRK_TIM12_IRQH™dÀr


443 
B
 
TIM8_BRK_TIM12_IRQH™dÀr


445 
PUBWEAK
 
TIM8_UP_TIM13_IRQH™dÀr


446 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

447 
TIM8_UP_TIM13_IRQH™dÀr


448 
B
 
TIM8_UP_TIM13_IRQH™dÀr


450 
PUBWEAK
 
TIM8_TRG_COM_TIM14_IRQH™dÀr


451 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

452 
TIM8_TRG_COM_TIM14_IRQH™dÀr


453 
B
 
TIM8_TRG_COM_TIM14_IRQH™dÀr


455 
PUBWEAK
 
TIM8_CC_IRQH™dÀr


456 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

457 
TIM8_CC_IRQH™dÀr


458 
B
 
TIM8_CC_IRQH™dÀr


460 
PUBWEAK
 
DMA1_Såóm7_IRQH™dÀr


461 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

462 
DMA1_Såóm7_IRQH™dÀr


463 
B
 
DMA1_Såóm7_IRQH™dÀr


465 
PUBWEAK
 
FSMC_IRQH™dÀr


466 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

467 
FSMC_IRQH™dÀr


468 
B
 
FSMC_IRQH™dÀr


470 
PUBWEAK
 
SDIO_IRQH™dÀr


471 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

472 
SDIO_IRQH™dÀr


473 
B
 
SDIO_IRQH™dÀr


475 
PUBWEAK
 
TIM5_IRQH™dÀr


476 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

477 
TIM5_IRQH™dÀr


478 
B
 
TIM5_IRQH™dÀr


480 
PUBWEAK
 
SPI3_IRQH™dÀr


481 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

482 
SPI3_IRQH™dÀr


483 
B
 
SPI3_IRQH™dÀr


485 
PUBWEAK
 
UART4_IRQH™dÀr


486 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

487 
UART4_IRQH™dÀr


488 
B
 
UART4_IRQH™dÀr


490 
PUBWEAK
 
UART5_IRQH™dÀr


491 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

492 
UART5_IRQH™dÀr


493 
B
 
UART5_IRQH™dÀr


495 
PUBWEAK
 
TIM6_DAC_IRQH™dÀr


496 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

497 
TIM6_DAC_IRQH™dÀr


498 
B
 
TIM6_DAC_IRQH™dÀr


500 
PUBWEAK
 
TIM7_IRQH™dÀr


501 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

502 
TIM7_IRQH™dÀr


503 
B
 
TIM7_IRQH™dÀr


505 
PUBWEAK
 
DMA2_Såóm0_IRQH™dÀr


506 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

507 
DMA2_Såóm0_IRQH™dÀr


508 
B
 
DMA2_Såóm0_IRQH™dÀr


510 
PUBWEAK
 
DMA2_Såóm1_IRQH™dÀr


511 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

512 
DMA2_Såóm1_IRQH™dÀr


513 
B
 
DMA2_Såóm1_IRQH™dÀr


515 
PUBWEAK
 
DMA2_Såóm2_IRQH™dÀr


516 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

517 
DMA2_Såóm2_IRQH™dÀr


518 
B
 
DMA2_Såóm2_IRQH™dÀr


520 
PUBWEAK
 
DMA2_Såóm3_IRQH™dÀr


521 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

522 
DMA2_Såóm3_IRQH™dÀr


523 
B
 
DMA2_Såóm3_IRQH™dÀr


525 
PUBWEAK
 
DMA2_Såóm4_IRQH™dÀr


526 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

527 
DMA2_Såóm4_IRQH™dÀr


528 
B
 
DMA2_Såóm4_IRQH™dÀr


530 
PUBWEAK
 
ETH_IRQH™dÀr


531 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

532 
ETH_IRQH™dÀr


533 
B
 
ETH_IRQH™dÀr


535 
PUBWEAK
 
ETH_WKUP_IRQH™dÀr


536 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

537 
ETH_WKUP_IRQH™dÀr


538 
B
 
ETH_WKUP_IRQH™dÀr


540 
PUBWEAK
 
CAN2_TX_IRQH™dÀr


541 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

542 
CAN2_TX_IRQH™dÀr


543 
B
 
CAN2_TX_IRQH™dÀr


545 
PUBWEAK
 
CAN2_RX0_IRQH™dÀr


546 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

547 
CAN2_RX0_IRQH™dÀr


548 
B
 
CAN2_RX0_IRQH™dÀr


550 
PUBWEAK
 
CAN2_RX1_IRQH™dÀr


551 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

552 
CAN2_RX1_IRQH™dÀr


553 
B
 
CAN2_RX1_IRQH™dÀr


555 
PUBWEAK
 
CAN2_SCE_IRQH™dÀr


556 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

557 
CAN2_SCE_IRQH™dÀr


558 
B
 
CAN2_SCE_IRQH™dÀr


560 
PUBWEAK
 
OTG_FS_IRQH™dÀr


561 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

562 
OTG_FS_IRQH™dÀr


563 
B
 
OTG_FS_IRQH™dÀr


565 
PUBWEAK
 
DMA2_Såóm5_IRQH™dÀr


566 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

567 
DMA2_Såóm5_IRQH™dÀr


568 
B
 
DMA2_Såóm5_IRQH™dÀr


570 
PUBWEAK
 
DMA2_Såóm6_IRQH™dÀr


571 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

572 
DMA2_Såóm6_IRQH™dÀr


573 
B
 
DMA2_Såóm6_IRQH™dÀr


575 
PUBWEAK
 
DMA2_Såóm7_IRQH™dÀr


576 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

577 
DMA2_Såóm7_IRQH™dÀr


578 
B
 
DMA2_Såóm7_IRQH™dÀr


580 
PUBWEAK
 
USART6_IRQH™dÀr


581 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

582 
USART6_IRQH™dÀr


583 
B
 
USART6_IRQH™dÀr


585 
PUBWEAK
 
I2C3_EV_IRQH™dÀr


586 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

587 
I2C3_EV_IRQH™dÀr


588 
B
 
I2C3_EV_IRQH™dÀr


590 
PUBWEAK
 
I2C3_ER_IRQH™dÀr


591 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

592 
I2C3_ER_IRQH™dÀr


593 
B
 
I2C3_ER_IRQH™dÀr


595 
PUBWEAK
 
OTG_HS_EP1_OUT_IRQH™dÀr


596 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

597 
OTG_HS_EP1_OUT_IRQH™dÀr


598 
B
 
OTG_HS_EP1_OUT_IRQH™dÀr


600 
PUBWEAK
 
OTG_HS_EP1_IN_IRQH™dÀr


601 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

602 
OTG_HS_EP1_IN_IRQH™dÀr


603 
B
 
OTG_HS_EP1_IN_IRQH™dÀr


605 
PUBWEAK
 
OTG_HS_WKUP_IRQH™dÀr


606 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

607 
OTG_HS_WKUP_IRQH™dÀr


608 
B
 
OTG_HS_WKUP_IRQH™dÀr


610 
PUBWEAK
 
OTG_HS_IRQH™dÀr


611 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

612 
OTG_HS_IRQH™dÀr


613 
B
 
OTG_HS_IRQH™dÀr


615 
PUBWEAK
 
DCMI_IRQH™dÀr


616 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

617 
DCMI_IRQH™dÀr


618 
B
 
DCMI_IRQH™dÀr


620 
PUBWEAK
 
CRYP_IRQH™dÀr


621 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

622 
CRYP_IRQH™dÀr


623 
B
 
CRYP_IRQH™dÀr


625 
PUBWEAK
 
HASH_RNG_IRQH™dÀr


626 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

627 
HASH_RNG_IRQH™dÀr


628 
B
 
HASH_RNG_IRQH™dÀr


630 
PUBWEAK
 
FPU_IRQH™dÀr


631 
SECTION
 .
ãxt
:
CODE
:
	$REORDER
(1)

632 
FPU_IRQH™dÀr


633 
B
 
FPU_IRQH™dÀr


635 
END


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Source\Templates\system_stm32f4xx.c

123 
	~"°m32f4xx.h
"

149 
	#VECT_TAB_OFFSET
 0x00

	)

155 
	#PLL_M
 25

	)

156 
	#PLL_N
 336

	)

159 
	#PLL_P
 2

	)

162 
	#PLL_Q
 7

	)

182 
uöt32_t
 
	gSy°emC‹eClock
 = 168000000;

184 
__I
 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

194 
SëSysClock
();

195 #ifde‡
DATA_IN_ExtSRAM


196 
Sy°emInô_ExtMemCé
();

214 
	$Sy°emInô
()

217 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

218 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

223 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

226 
RCC
->
CFGR
 = 0x00000000;

229 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

232 
RCC
->
PLLCFGR
 = 0x24003010;

235 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

238 
RCC
->
CIR
 = 0x00000000;

240 #ifde‡
DATA_IN_ExtSRAM


241 
	`Sy°emInô_ExtMemCé
();

246 
	`SëSysClock
();

249 #ifde‡
VECT_TAB_SRAM


250 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

252 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

254 
	}
}

292 
	$Sy°emC‹eClockUpd©e
()

294 
uöt32_t
 
tmp
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

297 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

299 
tmp
)

302 
Sy°emC‹eClock
 = 
HSI_VALUE
;

305 
Sy°emC‹eClock
 = 
HSE_VALUE
;

312 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

313 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

315 i‡(
∂lsour˚
 != 0)

318 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

323 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

326 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

327 
Sy°emC‹eClock
 = 
∂lvco
/
∂Õ
;

330 
Sy°emC‹eClock
 = 
HSI_VALUE
;

335 
tmp
 = 
AHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

337 
Sy°emC‹eClock
 >>
tmp
;

338 
	}
}

348 
	$SëSysClock
()

353 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

356 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

361 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

362 
SèπUpCou¡î
++;

363 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

365 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

367 
HSESètus
 = (
uöt32_t
)0x01;

371 
HSESètus
 = (
uöt32_t
)0x00;

374 i‡(
HSESètus
 =(
uöt32_t
)0x01)

377 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

378 
PWR
->
CR
 |
PWR_CR_VOS
;

381 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

384 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

387 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

390 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1) -1) << 16) |

391 (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24);

394 
RCC
->
CR
 |
RCC_CR_PLLON
;

397 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

402 
FLASH
->
ACR
 = 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

405 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

406 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

409 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

418 
	}
}

426 #ifde‡
DATA_IN_ExtSRAM


435 
	$Sy°emInô_ExtMemCé
()

458 
RCC
->
AHB1ENR
 = 0x00000078;

461 
GPIOD
->
AFR
[0] = 0x00cc00cc;

462 
GPIOD
->
AFR
[1] = 0xcc0ccccc;

464 
GPIOD
->
MODER
 = 0xaaaa0a0a;

466 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

468 
GPIOD
->
OTYPER
 = 0x00000000;

470 
GPIOD
->
PUPDR
 = 0x00000000;

473 
GPIOE
->
AFR
[0] = 0xc00cc0cc;

474 
GPIOE
->
AFR
[1] = 0xcccccccc;

476 
GPIOE
->
MODER
 = 0xaaaa828a;

478 
GPIOE
->
OSPEEDR
 = 0xffffc3cf;

480 
GPIOE
->
OTYPER
 = 0x00000000;

482 
GPIOE
->
PUPDR
 = 0x00000000;

485 
GPIOF
->
AFR
[0] = 0x00cccccc;

486 
GPIOF
->
AFR
[1] = 0xcccc0000;

488 
GPIOF
->
MODER
 = 0xaa000aaa;

490 
GPIOF
->
OSPEEDR
 = 0xff000fff;

492 
GPIOF
->
OTYPER
 = 0x00000000;

494 
GPIOF
->
PUPDR
 = 0x00000000;

497 
GPIOG
->
AFR
[0] = 0x00cccccc;

498 
GPIOG
->
AFR
[1] = 0x000000c0;

500 
GPIOG
->
MODER
 = 0x00080aaa;

502 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

504 
GPIOG
->
OTYPER
 = 0x00000000;

506 
GPIOG
->
PUPDR
 = 0x00000000;

510 
RCC
->
AHB3ENR
 = 0x00000001;

513 
FSMC_B™k1
->
BTCR
[2] = 0x00001015;

514 
FSMC_B™k1
->
BTCR
[3] = 0x00010603;

515 
FSMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

544 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\arm_common_tables.h

24 #i‚de‡
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"¨m_m©h.h
"

29 
uöt16_t
 
¨mBôRevTabÀ
[256];

30 
q15_t
 
¨mRecùTabÀQ15
[64];

31 
q31_t
 
¨mRecùTabÀQ31
[64];

32 c⁄° 
q31_t
 
ªÆC€fAQ31
[1024];

33 c⁄° 
q31_t
 
ªÆC€fBQ31
[1024];

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\arm_math.h

251 #i‚de‡
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #i‡
deföed
 (
ARM_MATH_CM4
)

257 
	~"c‹e_cm4.h
"

258 #ñi‡
deföed
 (
ARM_MATH_CM3
)

259 
	~"c‹e_cm3.h
"

260 #ñi‡
deföed
 (
ARM_MATH_CM0
)

261 
	~"c‹e_cm0.h
"

263 
	~"ARMCM4.h
"

267 #unde‡
__CMSIS_GENERIC


268 
	~"°rög.h
"

269 
	~"m©h.h
"

270 #ifdef 
__˝lu•lus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

314 } 
	t¨m_°©us
;

319 
öt8_t
 
	tq7_t
;

324 
öt16_t
 
	tq15_t
;

329 
öt32_t
 
	tq31_t
;

334 
öt64_t
 
	tq63_t
;

339 
	tÊﬂt32_t
;

344 
	tÊﬂt64_t
;

349 
	#__SIMD32
(
addr
Ë(*(
öt32_t
 **Ë& (addr))

	)

351 #i‡
deföed
 (
ARM_MATH_CM3
Ë|| deföed (
ARM_MATH_CM0
)

355 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
Ë–(((
öt32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

356 (((
öt32_t
)(
ARG2
Ë<< 
ARG3
Ë& (öt32_t)0xFFFF0000Ë)

	)

364 #i‚de‡
ARM_MATH_BIG_ENDIAN


366 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
Ë–(((
öt32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

367 (((
öt32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

368 (((
öt32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

369 (((
öt32_t
)(
v3
Ë<< 24Ë& (öt32_t)0xFF000000Ë)

	)

372 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
Ë–(((
öt32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

373 (((
öt32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

374 (((
öt32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

375 (((
öt32_t
)(
v0
Ë<< 24Ë& (öt32_t)0xFF000000Ë)

	)

383 
__INLINE
 
q31_t
 
˛ù_q63_to_q31
(

384 
q63_t
 
x
)

386  ((
q31_t
Ë(
x
 >> 32) != ((q31_t) x >> 31)) ?

387 ((0x7FFFFFFF ^ ((
q31_t
Ë(
x
 >> 63)))) : (q31_t) x;

393 
__INLINE
 
q15_t
 
˛ù_q63_to_q15
(

394 
q63_t
 
x
)

396  ((
q31_t
Ë(
x
 >> 32) != ((q31_t) x >> 31)) ?

397 ((0x7FFF ^ ((
q15_t
Ë(
x
 >> 63)))) : (q15_t) (x >> 15);

403 
__INLINE
 
q7_t
 
˛ù_q31_to_q7
(

404 
q31_t
 
x
)

406  ((
q31_t
Ë(
x
 >> 24) != ((q31_t) x >> 23)) ?

407 ((0x7F ^ ((
q7_t
Ë(
x
 >> 31)))) : (q7_t) x;

413 
__INLINE
 
q15_t
 
˛ù_q31_to_q15
(

414 
q31_t
 
x
)

416  ((
q31_t
Ë(
x
 >> 16) != ((q31_t) x >> 15)) ?

417 ((0x7FFF ^ ((
q15_t
Ë(
x
 >> 31)))) : (q15_t) x;

424 
__INLINE
 
q63_t
 
mu…32x64
(

425 
q63_t
 
x
,

426 
q31_t
 
y
)

428  ((((
q63_t
Ë(
x
 & 0x00000000FFFFFFFFË* 
y
) >> 32) +

429 (((
q63_t
Ë(
x
 >> 32Ë* 
y
)));

433 #i‡
deföed
 (
ARM_MATH_CM0
Ë&& deföed ( 
__CC_ARM
 )

434 
	#__CLZ
 
__˛z


	)

437 #i‡
deföed
 (
ARM_MATH_CM0
Ë&& ((deföed (
__ICCARM__
)Ë||(deföed (
__GNUC__
)Ë|| deföed (
__TASKING__
) )

439 
__INLINE
 
uöt32_t
 
__CLZ
(
q31_t
 
d©a
);

442 
__INLINE
 
uöt32_t
 
__CLZ
(
q31_t
 
d©a
)

444 
uöt32_t
 
cou¡
 = 0;

445 
uöt32_t
 
mask
 = 0x80000000;

447 (
d©a
 & 
mask
) == 0)

449 
cou¡
 += 1u;

450 
mask
 = mask >> 1u;

453 (
cou¡
);

463 
__INLINE
 
uöt32_t
 
¨m_ªcù_q31
(

464 
q31_t
 
ö
,

465 
q31_t
 * 
d°
,

466 
q31_t
 * 
pRecùTabÀ
)

469 
uöt32_t
 
out
, 
ãmpVÆ
;

470 
uöt32_t
 
ödex
, 
i
;

471 
uöt32_t
 
signBôs
;

473 if(
ö
 > 0)

475 
signBôs
 = 
__CLZ
(
ö
) - 1;

479 
signBôs
 = 
__CLZ
(-
ö
) - 1;

483 
ö
 = i¿<< 
signBôs
;

486 
ödex
 = (
uöt32_t
Ë(
ö
 >> 24u);

487 
ödex
 = (ödex & 
INDEX_MASK
);

490 
out
 = 
pRecùTabÀ
[
ödex
];

494 
i
 = 0u; i < 2u; i++)

496 
ãmpVÆ
 = (
q31_t
Ë(((
q63_t
Ë
ö
 * 
out
) >> 31u);

497 
ãmpVÆ
 = 0x7FFFFFFF -ÅempVal;

500 
out
 = (
q31_t
Ë
˛ù_q63_to_q31
(((
q63_t
Ëouà* 
ãmpVÆ
) >> 30u);

504 *
d°
 = 
out
;

507  (
signBôs
 + 1u);

514 
__INLINE
 
uöt32_t
 
¨m_ªcù_q15
(

515 
q15_t
 
ö
,

516 
q15_t
 * 
d°
,

517 
q15_t
 * 
pRecùTabÀ
)

520 
uöt32_t
 
out
 = 0, 
ãmpVÆ
 = 0;

521 
uöt32_t
 
ödex
 = 0, 
i
 = 0;

522 
uöt32_t
 
signBôs
 = 0;

524 if(
ö
 > 0)

526 
signBôs
 = 
__CLZ
(
ö
) - 17;

530 
signBôs
 = 
__CLZ
(-
ö
) - 17;

534 
ö
 = i¿<< 
signBôs
;

537 
ödex
 = 
ö
 >> 8;

538 
ödex
 = (ödex & 
INDEX_MASK
);

541 
out
 = 
pRecùTabÀ
[
ödex
];

545 
i
 = 0; i < 2; i++)

547 
ãmpVÆ
 = (
q15_t
Ë(((
q31_t
Ë
ö
 * 
out
) >> 15);

548 
ãmpVÆ
 = 0x7FFF -ÅempVal;

550 
out
 = (
q15_t
Ë(((
q31_t
Ëouà* 
ãmpVÆ
) >> 14);

554 *
d°
 = 
out
;

557  (
signBôs
 + 1);

565 #i‡
deföed
(
ARM_MATH_CM0
)

567 
__INLINE
 
q31_t
 
__SSAT
(

568 
q31_t
 
x
,

569 
uöt32_t
 
y
)

571 
öt32_t
 
posMax
, 
√gMö
;

572 
uöt32_t
 
i
;

574 
posMax
 = 1;

575 
i
 = 0; i < (
y
 - 1); i++)

577 
posMax
 =ÖosMax * 2;

580 if(
x
 > 0)

582 
posMax
 = (posMax - 1);

584 if(
x
 > 
posMax
)

586 
x
 = 
posMax
;

591 
√gMö
 = -
posMax
;

593 if(
x
 < 
√gMö
)

595 
x
 = 
√gMö
;

598  (
x
);

610 #i‡
deföed
 (
ARM_MATH_CM3
Ë|| deföed (
ARM_MATH_CM0
)

615 
__INLINE
 
q31_t
 
__QADD8
(

616 
q31_t
 
x
,

617 
q31_t
 
y
)

620 
q31_t
 
sum
;

621 
q7_t
 
r
, 
s
, 
t
, 
u
;

623 
r
 = (Ë
x
;

624 
s
 = (Ë
y
;

626 
r
 = 
__SSAT
((
q31_t
Ë‘ + 
s
), 8);

627 
s
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 16Ë>> 24Ë+ ((
y
 << 16) >> 24))), 8);

628 
t
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 8Ë>> 24Ë+ ((
y
 << 8) >> 24))), 8);

629 
u
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 24Ë+ (
y
 >> 24))), 8);

631 
sum
 = (((
q31_t
Ë
u
 << 24Ë& 0xFF000000Ë| (((q31_tË
t
 << 16) & 0x00FF0000) |

632 (((
q31_t
Ë
s
 << 8Ë& 0x0000FF00Ë| (
r
 & 0x000000FF);

634  
sum
;

641 
__INLINE
 
q31_t
 
__QSUB8
(

642 
q31_t
 
x
,

643 
q31_t
 
y
)

646 
q31_t
 
sum
;

647 
q31_t
 
r
, 
s
, 
t
, 
u
;

649 
r
 = (Ë
x
;

650 
s
 = (Ë
y
;

652 
r
 = 
__SSAT
(‘ - 
s
), 8);

653 
s
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 16Ë>> 24Ë- ((
y
 << 16) >> 24))), 8) << 8;

654 
t
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 8Ë>> 24Ë- ((
y
 << 8) >> 24))), 8) << 16;

655 
u
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 24Ë- (
y
 >> 24))), 8) << 24;

657 
sum
 =

658 (
u
 & 0xFF000000Ë| (
t
 & 0x00FF0000Ë| (
s
 & 0x0000FF00Ë| (
r
 & 0x000000FF);

660  
sum
;

670 
__INLINE
 
q31_t
 
__QADD16
(

671 
q31_t
 
x
,

672 
q31_t
 
y
)

675 
q31_t
 
sum
;

676 
q31_t
 
r
, 
s
;

678 
r
 = (Ë
x
;

679 
s
 = (Ë
y
;

681 
r
 = 
__SSAT
‘ + 
s
, 16);

682 
s
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 16Ë+ (
y
 >> 16))), 16) << 16;

684 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

686  
sum
;

693 
__INLINE
 
q31_t
 
__SHADD16
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q31_t
 
r
, 
s
;

701 
r
 = (Ë
x
;

702 
s
 = (Ë
y
;

704 
r
 = (‘ >> 1Ë+ (
s
 >> 1));

705 
s
 = ((
q31_t
Ë((
x
 >> 17Ë+ (
y
 >> 17))) << 16;

707 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

709  
sum
;

716 
__INLINE
 
q31_t
 
__QSUB16
(

717 
q31_t
 
x
,

718 
q31_t
 
y
)

721 
q31_t
 
sum
;

722 
q31_t
 
r
, 
s
;

724 
r
 = (Ë
x
;

725 
s
 = (Ë
y
;

727 
r
 = 
__SSAT
‘ - 
s
, 16);

728 
s
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 16Ë- (
y
 >> 16))), 16) << 16;

730 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

732  
sum
;

738 
__INLINE
 
q31_t
 
__SHSUB16
(

739 
q31_t
 
x
,

740 
q31_t
 
y
)

743 
q31_t
 
diff
;

744 
q31_t
 
r
, 
s
;

746 
r
 = (Ë
x
;

747 
s
 = (Ë
y
;

749 
r
 = (‘ >> 1Ë- (
s
 >> 1));

750 
s
 = (((
x
 >> 17Ë- (
y
 >> 17)) << 16);

752 
diff
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

754  
diff
;

760 
__INLINE
 
q31_t
 
__QASX
(

761 
q31_t
 
x
,

762 
q31_t
 
y
)

765 
q31_t
 
sum
 = 0;

767 
sum
 = ((sum + 
˛ù_q31_to_q15
((
q31_t
Ë((Ë(
x
 >> 16Ë+ (Ë
y
))) << 16) +

768 
˛ù_q31_to_q15
((
q31_t
Ë((Ë
x
 - (Ë(
y
 >> 16)));

770  
sum
;

776 
__INLINE
 
q31_t
 
__SHASX
(

777 
q31_t
 
x
,

778 
q31_t
 
y
)

781 
q31_t
 
sum
;

782 
q31_t
 
r
, 
s
;

784 
r
 = (Ë
x
;

785 
s
 = (Ë
y
;

787 
r
 = (‘ >> 1Ë- (
y
 >> 17));

788 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

790 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

792  
sum
;

799 
__INLINE
 
q31_t
 
__QSAX
(

800 
q31_t
 
x
,

801 
q31_t
 
y
)

804 
q31_t
 
sum
 = 0;

806 
sum
 = ((sum + 
˛ù_q31_to_q15
((
q31_t
Ë((Ë(
x
 >> 16Ë- (Ë
y
))) << 16) +

807 
˛ù_q31_to_q15
((
q31_t
Ë((Ë
x
 + (Ë(
y
 >> 16)));

809  
sum
;

815 
__INLINE
 
q31_t
 
__SHSAX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
;

821 
q31_t
 
r
, 
s
;

823 
r
 = (Ë
x
;

824 
s
 = (Ë
y
;

826 
r
 = (‘ >> 1Ë+ (
y
 >> 17));

827 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

829 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

831  
sum
;

837 
__INLINE
 
q31_t
 
__SMUSDX
(

838 
q31_t
 
x
,

839 
q31_t
 
y
)

842  ((
q31_t
)(((Ë
x
 * (Ë(
y
 >> 16)) -

843 ((Ë(
x
 >> 16Ë* (Ë
y
)));

849 
__INLINE
 
q31_t
 
__SMUADX
(

850 
q31_t
 
x
,

851 
q31_t
 
y
)

854  ((
q31_t
)(((Ë
x
 * (Ë(
y
 >> 16)) +

855 ((Ë(
x
 >> 16Ë* (Ë
y
)));

861 
__INLINE
 
q31_t
 
__QADD
(

862 
q31_t
 
x
,

863 
q31_t
 
y
)

865  
˛ù_q63_to_q31
((
q63_t
Ë
x
 + 
y
);

871 
__INLINE
 
q31_t
 
__QSUB
(

872 
q31_t
 
x
,

873 
q31_t
 
y
)

875  
˛ù_q63_to_q31
((
q63_t
Ë
x
 - 
y
);

881 
__INLINE
 
q31_t
 
__SMLAD
(

882 
q31_t
 
x
,

883 
q31_t
 
y
,

884 
q31_t
 
sum
)

887  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë(
y
 >> 16)) +

888 ((Ë
x
 * (Ë
y
));

894 
__INLINE
 
q31_t
 
__SMLADX
(

895 
q31_t
 
x
,

896 
q31_t
 
y
,

897 
q31_t
 
sum
)

900  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë(
y
)) +

901 ((Ë
x
 * (Ë(
y
 >> 16)));

907 
__INLINE
 
q31_t
 
__SMLSDX
(

908 
q31_t
 
x
,

909 
q31_t
 
y
,

910 
q31_t
 
sum
)

913  (
sum
 - ((Ë(
x
 >> 16Ë* (Ë(
y
)) +

914 ((Ë
x
 * (Ë(
y
 >> 16)));

920 
__INLINE
 
q63_t
 
__SMLALD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
,

923 
q63_t
 
sum
)

926  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë(
y
 >> 16)) +

927 ((Ë
x
 * (Ë
y
));

933 
__INLINE
 
q63_t
 
__SMLALDX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
,

936 
q63_t
 
sum
)

939  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë
y
)) +

940 ((Ë
x
 * (Ë(
y
 >> 16));

946 
__INLINE
 
q31_t
 
__SMUAD
(

947 
q31_t
 
x
,

948 
q31_t
 
y
)

951  (((
x
 >> 16Ë* (
y
 >> 16)) +

952 (((
x
 << 16Ë>> 16Ë* ((
y
 << 16) >> 16)));

958 
__INLINE
 
q31_t
 
__SMUSD
(

959 
q31_t
 
x
,

960 
q31_t
 
y
)

963  (-((
x
 >> 16Ë* (
y
 >> 16)) +

964 (((
x
 << 16Ë>> 16Ë* ((
y
 << 16) >> 16)));

978 
uöt16_t
 
numT≠s
;

979 
q7_t
 *
pSèã
;

980 
q7_t
 *
pC€ffs
;

981 } 
	t¨m_fú_ö°™˚_q7
;

988 
uöt16_t
 
numT≠s
;

989 
q15_t
 *
pSèã
;

990 
q15_t
 *
pC€ffs
;

991 } 
	t¨m_fú_ö°™˚_q15
;

998 
uöt16_t
 
numT≠s
;

999 
q31_t
 *
pSèã
;

1000 
q31_t
 *
pC€ffs
;

1001 } 
	t¨m_fú_ö°™˚_q31
;

1008 
uöt16_t
 
numT≠s
;

1009 
Êﬂt32_t
 *
pSèã
;

1010 
Êﬂt32_t
 *
pC€ffs
;

1011 } 
	t¨m_fú_ö°™˚_f32
;

1022 
¨m_fú_q7
(

1023 c⁄° 
¨m_fú_ö°™˚_q7
 * 
S
,

1024 
q7_t
 * 
pSrc
,

1025 
q7_t
 * 
pD°
,

1026 
uöt32_t
 
blockSize
);

1038 
¨m_fú_öô_q7
(

1039 
¨m_fú_ö°™˚_q7
 * 
S
,

1040 
uöt16_t
 
numT≠s
,

1041 
q7_t
 * 
pC€ffs
,

1042 
q7_t
 * 
pSèã
,

1043 
uöt32_t
 
blockSize
);

1054 
¨m_fú_q15
(

1055 c⁄° 
¨m_fú_ö°™˚_q15
 * 
S
,

1056 
q15_t
 * 
pSrc
,

1057 
q15_t
 * 
pD°
,

1058 
uöt32_t
 
blockSize
);

1068 
¨m_fú_Á°_q15
(

1069 c⁄° 
¨m_fú_ö°™˚_q15
 * 
S
,

1070 
q15_t
 * 
pSrc
,

1071 
q15_t
 * 
pD°
,

1072 
uöt32_t
 
blockSize
);

1085 
¨m_°©us
 
¨m_fú_öô_q15
(

1086 
¨m_fú_ö°™˚_q15
 * 
S
,

1087 
uöt16_t
 
numT≠s
,

1088 
q15_t
 * 
pC€ffs
,

1089 
q15_t
 * 
pSèã
,

1090 
uöt32_t
 
blockSize
);

1100 
¨m_fú_q31
(

1101 c⁄° 
¨m_fú_ö°™˚_q31
 * 
S
,

1102 
q31_t
 * 
pSrc
,

1103 
q31_t
 * 
pD°
,

1104 
uöt32_t
 
blockSize
);

1114 
¨m_fú_Á°_q31
(

1115 c⁄° 
¨m_fú_ö°™˚_q31
 * 
S
,

1116 
q31_t
 * 
pSrc
,

1117 
q31_t
 * 
pD°
,

1118 
uöt32_t
 
blockSize
);

1129 
¨m_fú_öô_q31
(

1130 
¨m_fú_ö°™˚_q31
 * 
S
,

1131 
uöt16_t
 
numT≠s
,

1132 
q31_t
 * 
pC€ffs
,

1133 
q31_t
 * 
pSèã
,

1134 
uöt32_t
 
blockSize
);

1144 
¨m_fú_f32
(

1145 c⁄° 
¨m_fú_ö°™˚_f32
 * 
S
,

1146 
Êﬂt32_t
 * 
pSrc
,

1147 
Êﬂt32_t
 * 
pD°
,

1148 
uöt32_t
 
blockSize
);

1159 
¨m_fú_öô_f32
(

1160 
¨m_fú_ö°™˚_f32
 * 
S
,

1161 
uöt16_t
 
numT≠s
,

1162 
Êﬂt32_t
 * 
pC€ffs
,

1163 
Êﬂt32_t
 * 
pSèã
,

1164 
uöt32_t
 
blockSize
);

1172 
öt8_t
 
numSèges
;

1173 
q15_t
 *
pSèã
;

1174 
q15_t
 *
pC€ffs
;

1175 
öt8_t
 
po°Shi·
;

1177 } 
	t¨m_biquad_ˇsd_df1_ö°_q15
;

1185 
uöt32_t
 
numSèges
;

1186 
q31_t
 *
pSèã
;

1187 
q31_t
 *
pC€ffs
;

1188 
uöt8_t
 
po°Shi·
;

1190 } 
	t¨m_biquad_ˇsd_df1_ö°_q31
;

1197 
uöt32_t
 
numSèges
;

1198 
Êﬂt32_t
 *
pSèã
;

1199 
Êﬂt32_t
 *
pC€ffs
;

1202 } 
	t¨m_biquad_ˇsd_df1_ö°_f32
;

1215 
¨m_biquad_ˇsˇde_df1_q15
(

1216 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1217 
q15_t
 * 
pSrc
,

1218 
q15_t
 * 
pD°
,

1219 
uöt32_t
 
blockSize
);

1231 
¨m_biquad_ˇsˇde_df1_öô_q15
(

1232 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1233 
uöt8_t
 
numSèges
,

1234 
q15_t
 * 
pC€ffs
,

1235 
q15_t
 * 
pSèã
,

1236 
öt8_t
 
po°Shi·
);

1248 
¨m_biquad_ˇsˇde_df1_Á°_q15
(

1249 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1250 
q15_t
 * 
pSrc
,

1251 
q15_t
 * 
pD°
,

1252 
uöt32_t
 
blockSize
);

1264 
¨m_biquad_ˇsˇde_df1_q31
(

1265 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1266 
q31_t
 * 
pSrc
,

1267 
q31_t
 * 
pD°
,

1268 
uöt32_t
 
blockSize
);

1279 
¨m_biquad_ˇsˇde_df1_Á°_q31
(

1280 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1281 
q31_t
 * 
pSrc
,

1282 
q31_t
 * 
pD°
,

1283 
uöt32_t
 
blockSize
);

1295 
¨m_biquad_ˇsˇde_df1_öô_q31
(

1296 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1297 
uöt8_t
 
numSèges
,

1298 
q31_t
 * 
pC€ffs
,

1299 
q31_t
 * 
pSèã
,

1300 
öt8_t
 
po°Shi·
);

1311 
¨m_biquad_ˇsˇde_df1_f32
(

1312 c⁄° 
¨m_biquad_ˇsd_df1_ö°_f32
 * 
S
,

1313 
Êﬂt32_t
 * 
pSrc
,

1314 
Êﬂt32_t
 * 
pD°
,

1315 
uöt32_t
 
blockSize
);

1326 
¨m_biquad_ˇsˇde_df1_öô_f32
(

1327 
¨m_biquad_ˇsd_df1_ö°_f32
 * 
S
,

1328 
uöt8_t
 
numSèges
,

1329 
Êﬂt32_t
 * 
pC€ffs
,

1330 
Êﬂt32_t
 * 
pSèã
);

1339 
uöt16_t
 
numRows
;

1340 
uöt16_t
 
numCﬁs
;

1341 
Êﬂt32_t
 *
pD©a
;

1342 } 
	t¨m_m©rix_ö°™˚_f32
;

1350 
uöt16_t
 
numRows
;

1351 
uöt16_t
 
numCﬁs
;

1352 
q15_t
 *
pD©a
;

1354 } 
	t¨m_m©rix_ö°™˚_q15
;

1362 
uöt16_t
 
numRows
;

1363 
uöt16_t
 
numCﬁs
;

1364 
q31_t
 *
pD©a
;

1366 } 
	t¨m_m©rix_ö°™˚_q31
;

1379 
¨m_°©us
 
¨m_m©_add_f32
(

1380 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1381 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1382 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1393 
¨m_°©us
 
¨m_m©_add_q15
(

1394 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1395 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1396 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1407 
¨m_°©us
 
¨m_m©_add_q31
(

1408 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1409 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1410 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1421 
¨m_°©us
 
¨m_m©_å™s_f32
(

1422 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrc
,

1423 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1434 
¨m_°©us
 
¨m_m©_å™s_q15
(

1435 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrc
,

1436 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1446 
¨m_°©us
 
¨m_m©_å™s_q31
(

1447 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrc
,

1448 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1460 
¨m_°©us
 
¨m_m©_mu…_f32
(

1461 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1462 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1463 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1474 
¨m_°©us
 
¨m_m©_mu…_q15
(

1475 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1476 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1477 
¨m_m©rix_ö°™˚_q15
 * 
pD°
,

1478 
q15_t
 * 
pSèã
);

1490 
¨m_°©us
 
¨m_m©_mu…_Á°_q15
(

1491 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1492 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1493 
¨m_m©rix_ö°™˚_q15
 * 
pD°
,

1494 
q15_t
 * 
pSèã
);

1505 
¨m_°©us
 
¨m_m©_mu…_q31
(

1506 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1507 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1508 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1519 
¨m_°©us
 
¨m_m©_mu…_Á°_q31
(

1520 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1521 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1522 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1534 
¨m_°©us
 
¨m_m©_sub_f32
(

1535 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1536 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1537 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1548 
¨m_°©us
 
¨m_m©_sub_q15
(

1549 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1550 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1551 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1562 
¨m_°©us
 
¨m_m©_sub_q31
(

1563 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1564 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1565 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1576 
¨m_°©us
 
¨m_m©_sˇÀ_f32
(

1577 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrc
,

1578 
Êﬂt32_t
 
sˇÀ
,

1579 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1591 
¨m_°©us
 
¨m_m©_sˇÀ_q15
(

1592 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrc
,

1593 
q15_t
 
sˇÀFø˘
,

1594 
öt32_t
 
shi·
,

1595 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1607 
¨m_°©us
 
¨m_m©_sˇÀ_q31
(

1608 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrc
,

1609 
q31_t
 
sˇÀFø˘
,

1610 
öt32_t
 
shi·
,

1611 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1623 
¨m_m©_öô_q31
(

1624 
¨m_m©rix_ö°™˚_q31
 * 
S
,

1625 
uöt16_t
 
nRows
,

1626 
uöt16_t
 
nCﬁumns
,

1627 
q31_t
 *
pD©a
);

1638 
¨m_m©_öô_q15
(

1639 
¨m_m©rix_ö°™˚_q15
 * 
S
,

1640 
uöt16_t
 
nRows
,

1641 
uöt16_t
 
nCﬁumns
,

1642 
q15_t
 *
pD©a
);

1653 
¨m_m©_öô_f32
(

1654 
¨m_m©rix_ö°™˚_f32
 * 
S
,

1655 
uöt16_t
 
nRows
,

1656 
uöt16_t
 
nCﬁumns
,

1657 
Êﬂt32_t
 *
pD©a
);

1666 
q15_t
 
A0
;

1667 #ifde‡
ARM_MATH_CM0


1668 
q15_t
 
A1
;

1669 
q15_t
 
A2
;

1671 
q31_t
 
A1
;

1673 
q15_t
 
°©e
[3];

1674 
q15_t
 
Kp
;

1675 
q15_t
 
Ki
;

1676 
q15_t
 
Kd
;

1677 } 
	t¨m_pid_ö°™˚_q15
;

1684 
q31_t
 
A0
;

1685 
q31_t
 
A1
;

1686 
q31_t
 
A2
;

1687 
q31_t
 
°©e
[3];

1688 
q31_t
 
Kp
;

1689 
q31_t
 
Ki
;

1690 
q31_t
 
Kd
;

1692 } 
	t¨m_pid_ö°™˚_q31
;

1699 
Êﬂt32_t
 
A0
;

1700 
Êﬂt32_t
 
A1
;

1701 
Êﬂt32_t
 
A2
;

1702 
Êﬂt32_t
 
°©e
[3];

1703 
Êﬂt32_t
 
Kp
;

1704 
Êﬂt32_t
 
Ki
;

1705 
Êﬂt32_t
 
Kd
;

1706 } 
	t¨m_pid_ö°™˚_f32
;

1716 
¨m_pid_öô_f32
(

1717 
¨m_pid_ö°™˚_f32
 * 
S
,

1718 
öt32_t
 
ª£tSèãFœg
);

1725 
¨m_pid_ª£t_f32
(

1726 
¨m_pid_ö°™˚_f32
 * 
S
);

1735 
¨m_pid_öô_q31
(

1736 
¨m_pid_ö°™˚_q31
 * 
S
,

1737 
öt32_t
 
ª£tSèãFœg
);

1746 
¨m_pid_ª£t_q31
(

1747 
¨m_pid_ö°™˚_q31
 * 
S
);

1755 
¨m_pid_öô_q15
(

1756 
¨m_pid_ö°™˚_q15
 * 
S
,

1757 
öt32_t
 
ª£tSèãFœg
);

1764 
¨m_pid_ª£t_q15
(

1765 
¨m_pid_ö°™˚_q15
 * 
S
);

1773 
uöt32_t
 
nVÆues
;

1774 
Êﬂt32_t
 
x1
;

1775 
Êﬂt32_t
 
xS∑cög
;

1776 
Êﬂt32_t
 *
pYD©a
;

1777 } 
	t¨m_löór_öãΩ_ö°™˚_f32
;

1785 
uöt16_t
 
numRows
;

1786 
uöt16_t
 
numCﬁs
;

1787 
Êﬂt32_t
 *
pD©a
;

1788 } 
	t¨m_bûöór_öãΩ_ö°™˚_f32
;

1796 
uöt16_t
 
numRows
;

1797 
uöt16_t
 
numCﬁs
;

1798 
q31_t
 *
pD©a
;

1799 } 
	t¨m_bûöór_öãΩ_ö°™˚_q31
;

1807 
uöt16_t
 
numRows
;

1808 
uöt16_t
 
numCﬁs
;

1809 
q15_t
 *
pD©a
;

1810 } 
	t¨m_bûöór_öãΩ_ö°™˚_q15
;

1818 
uöt16_t
 
numRows
;

1819 
uöt16_t
 
numCﬁs
;

1820 
q7_t
 *
pD©a
;

1821 } 
	t¨m_bûöór_öãΩ_ö°™˚_q7
;

1833 
¨m_mu…_q7
(

1834 
q7_t
 * 
pSrcA
,

1835 
q7_t
 * 
pSrcB
,

1836 
q7_t
 * 
pD°
,

1837 
uöt32_t
 
blockSize
);

1848 
¨m_mu…_q15
(

1849 
q15_t
 * 
pSrcA
,

1850 
q15_t
 * 
pSrcB
,

1851 
q15_t
 * 
pD°
,

1852 
uöt32_t
 
blockSize
);

1863 
¨m_mu…_q31
(

1864 
q31_t
 * 
pSrcA
,

1865 
q31_t
 * 
pSrcB
,

1866 
q31_t
 * 
pD°
,

1867 
uöt32_t
 
blockSize
);

1878 
¨m_mu…_f32
(

1879 
Êﬂt32_t
 * 
pSrcA
,

1880 
Êﬂt32_t
 * 
pSrcB
,

1881 
Êﬂt32_t
 * 
pD°
,

1882 
uöt32_t
 
blockSize
);

1891 
uöt16_t
 
f·Lí
;

1892 
uöt8_t
 
if·Fœg
;

1893 
uöt8_t
 
bôRevî£Fœg
;

1894 
q15_t
 *
pTwiddÀ
;

1895 
uöt16_t
 *
pBôRevTabÀ
;

1896 
uöt16_t
 
twidC€fModifõr
;

1897 
uöt16_t
 
bôRevFa˘‹
;

1898 } 
	t¨m_cf·_ødix4_ö°™˚_q15
;

1906 
uöt16_t
 
f·Lí
;

1907 
uöt8_t
 
if·Fœg
;

1908 
uöt8_t
 
bôRevî£Fœg
;

1909 
q31_t
 *
pTwiddÀ
;

1910 
uöt16_t
 *
pBôRevTabÀ
;

1911 
uöt16_t
 
twidC€fModifõr
;

1912 
uöt16_t
 
bôRevFa˘‹
;

1913 } 
	t¨m_cf·_ødix4_ö°™˚_q31
;

1921 
uöt16_t
 
f·Lí
;

1922 
uöt8_t
 
if·Fœg
;

1923 
uöt8_t
 
bôRevî£Fœg
;

1924 
Êﬂt32_t
 *
pTwiddÀ
;

1925 
uöt16_t
 *
pBôRevTabÀ
;

1926 
uöt16_t
 
twidC€fModifõr
;

1927 
uöt16_t
 
bôRevFa˘‹
;

1928 
Êﬂt32_t
 
⁄ebyf·Lí
;

1929 } 
	t¨m_cf·_ødix4_ö°™˚_f32
;

1938 
¨m_cf·_ødix4_q15
(

1939 c⁄° 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S
,

1940 
q15_t
 * 
pSrc
);

1951 
¨m_°©us
 
¨m_cf·_ødix4_öô_q15
(

1952 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S
,

1953 
uöt16_t
 
f·Lí
,

1954 
uöt8_t
 
if·Fœg
,

1955 
uöt8_t
 
bôRevî£Fœg
);

1964 
¨m_cf·_ødix4_q31
(

1965 c⁄° 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S
,

1966 
q31_t
 * 
pSrc
);

1977 
¨m_°©us
 
¨m_cf·_ødix4_öô_q31
(

1978 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S
,

1979 
uöt16_t
 
f·Lí
,

1980 
uöt8_t
 
if·Fœg
,

1981 
uöt8_t
 
bôRevî£Fœg
);

1990 
¨m_cf·_ødix4_f32
(

1991 c⁄° 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S
,

1992 
Êﬂt32_t
 * 
pSrc
);

2003 
¨m_°©us
 
¨m_cf·_ødix4_öô_f32
(

2004 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S
,

2005 
uöt16_t
 
f·Lí
,

2006 
uöt8_t
 
if·Fœg
,

2007 
uöt8_t
 
bôRevî£Fœg
);

2024 
¨m_ødix4_buâîÊy_f32
(

2025 
Êﬂt32_t
 * 
pSrc
,

2026 
uöt16_t
 
f·Lí
,

2027 
Êﬂt32_t
 * 
pC€f
,

2028 
uöt16_t
 
twidC€fModifõr
);

2040 
¨m_ødix4_buâîÊy_övî£_f32
(

2041 
Êﬂt32_t
 * 
pSrc
,

2042 
uöt16_t
 
f·Lí
,

2043 
Êﬂt32_t
 * 
pC€f
,

2044 
uöt16_t
 
twidC€fModifõr
,

2045 
Êﬂt32_t
 
⁄ebyf·Lí
);

2056 
¨m_bôªvîßl_f32
(

2057 
Êﬂt32_t
 *
pSrc
,

2058 
uöt16_t
 
f·Size
,

2059 
uöt16_t
 
bôRevFa˘‹
,

2060 
uöt16_t
 *
pBôRevTab
);

2071 
¨m_ødix4_buâîÊy_q31
(

2072 
q31_t
 *
pSrc
,

2073 
uöt32_t
 
f·Lí
,

2074 
q31_t
 *
pC€f
,

2075 
uöt32_t
 
twidC€fModifõr
);

2086 
¨m_ødix4_buâîÊy_övî£_q31
(

2087 
q31_t
 * 
pSrc
,

2088 
uöt32_t
 
f·Lí
,

2089 
q31_t
 * 
pC€f
,

2090 
uöt32_t
 
twidC€fModifõr
);

2101 
¨m_bôªvîßl_q31
(

2102 
q31_t
 * 
pSrc
,

2103 
uöt32_t
 
f·Lí
,

2104 
uöt16_t
 
bôRevFa˘‹
,

2105 
uöt16_t
 *
pBôRevTab
);

2116 
¨m_ødix4_buâîÊy_q15
(

2117 
q15_t
 *
pSrc16
,

2118 
uöt32_t
 
f·Lí
,

2119 
q15_t
 *
pC€f16
,

2120 
uöt32_t
 
twidC€fModifõr
);

2131 
¨m_ødix4_buâîÊy_övî£_q15
(

2132 
q15_t
 *
pSrc16
,

2133 
uöt32_t
 
f·Lí
,

2134 
q15_t
 *
pC€f16
,

2135 
uöt32_t
 
twidC€fModifõr
);

2146 
¨m_bôªvîßl_q15
(

2147 
q15_t
 * 
pSrc
,

2148 
uöt32_t
 
f·Lí
,

2149 
uöt16_t
 
bôRevFa˘‹
,

2150 
uöt16_t
 *
pBôRevTab
);

2158 
uöt32_t
 
f·LíRól
;

2159 
uöt32_t
 
f·LíBy2
;

2160 
uöt8_t
 
if·FœgR
;

2161 
uöt8_t
 
bôRevî£FœgR
;

2162 
uöt32_t
 
twidC€fRModifõr
;

2163 
q15_t
 *
pTwiddÀARól
;

2164 
q15_t
 *
pTwiddÀBRól
;

2165 
¨m_cf·_ødix4_ö°™˚_q15
 *
pCf·
;

2166 } 
	t¨m_rf·_ö°™˚_q15
;

2174 
uöt32_t
 
f·LíRól
;

2175 
uöt32_t
 
f·LíBy2
;

2176 
uöt8_t
 
if·FœgR
;

2177 
uöt8_t
 
bôRevî£FœgR
;

2178 
uöt32_t
 
twidC€fRModifõr
;

2179 
q31_t
 *
pTwiddÀARól
;

2180 
q31_t
 *
pTwiddÀBRól
;

2181 
¨m_cf·_ødix4_ö°™˚_q31
 *
pCf·
;

2182 } 
	t¨m_rf·_ö°™˚_q31
;

2190 
uöt32_t
 
f·LíRól
;

2191 
uöt16_t
 
f·LíBy2
;

2192 
uöt8_t
 
if·FœgR
;

2193 
uöt8_t
 
bôRevî£FœgR
;

2194 
uöt32_t
 
twidC€fRModifõr
;

2195 
Êﬂt32_t
 *
pTwiddÀARól
;

2196 
Êﬂt32_t
 *
pTwiddÀBRól
;

2197 
¨m_cf·_ødix4_ö°™˚_f32
 *
pCf·
;

2198 } 
	t¨m_rf·_ö°™˚_f32
;

2208 
¨m_rf·_q15
(

2209 c⁄° 
¨m_rf·_ö°™˚_q15
 * 
S
,

2210 
q15_t
 * 
pSrc
,

2211 
q15_t
 * 
pD°
);

2223 
¨m_°©us
 
¨m_rf·_öô_q15
(

2224 
¨m_rf·_ö°™˚_q15
 * 
S
,

2225 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S_CFFT
,

2226 
uöt32_t
 
f·LíRól
,

2227 
uöt32_t
 
if·FœgR
,

2228 
uöt32_t
 
bôRevî£Fœg
);

2238 
¨m_rf·_q31
(

2239 c⁄° 
¨m_rf·_ö°™˚_q31
 * 
S
,

2240 
q31_t
 * 
pSrc
,

2241 
q31_t
 * 
pD°
);

2253 
¨m_°©us
 
¨m_rf·_öô_q31
(

2254 
¨m_rf·_ö°™˚_q31
 * 
S
,

2255 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S_CFFT
,

2256 
uöt32_t
 
f·LíRól
,

2257 
uöt32_t
 
if·FœgR
,

2258 
uöt32_t
 
bôRevî£Fœg
);

2270 
¨m_°©us
 
¨m_rf·_öô_f32
(

2271 
¨m_rf·_ö°™˚_f32
 * 
S
,

2272 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S_CFFT
,

2273 
uöt32_t
 
f·LíRól
,

2274 
uöt32_t
 
if·FœgR
,

2275 
uöt32_t
 
bôRevî£Fœg
);

2285 
¨m_rf·_f32
(

2286 c⁄° 
¨m_rf·_ö°™˚_f32
 * 
S
,

2287 
Êﬂt32_t
 * 
pSrc
,

2288 
Êﬂt32_t
 * 
pD°
);

2296 
uöt16_t
 
N
;

2297 
uöt16_t
 
Nby2
;

2298 
Êﬂt32_t
 
n‹mÆize
;

2299 
Êﬂt32_t
 *
pTwiddÀ
;

2300 
Êﬂt32_t
 *
pCosFa˘‹
;

2301 
¨m_rf·_ö°™˚_f32
 *
pRf·
;

2302 
¨m_cf·_ødix4_ö°™˚_f32
 *
pCf·
;

2303 } 
	t¨m_d˘4_ö°™˚_f32
;

2316 
¨m_°©us
 
¨m_d˘4_öô_f32
(

2317 
¨m_d˘4_ö°™˚_f32
 * 
S
,

2318 
¨m_rf·_ö°™˚_f32
 * 
S_RFFT
,

2319 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S_CFFT
,

2320 
uöt16_t
 
N
,

2321 
uöt16_t
 
Nby2
,

2322 
Êﬂt32_t
 
n‹mÆize
);

2332 
¨m_d˘4_f32
(

2333 c⁄° 
¨m_d˘4_ö°™˚_f32
 * 
S
,

2334 
Êﬂt32_t
 * 
pSèã
,

2335 
Êﬂt32_t
 * 
pI∆öeBuf„r
);

2343 
uöt16_t
 
N
;

2344 
uöt16_t
 
Nby2
;

2345 
q31_t
 
n‹mÆize
;

2346 
q31_t
 *
pTwiddÀ
;

2347 
q31_t
 *
pCosFa˘‹
;

2348 
¨m_rf·_ö°™˚_q31
 *
pRf·
;

2349 
¨m_cf·_ødix4_ö°™˚_q31
 *
pCf·
;

2350 } 
	t¨m_d˘4_ö°™˚_q31
;

2363 
¨m_°©us
 
¨m_d˘4_öô_q31
(

2364 
¨m_d˘4_ö°™˚_q31
 * 
S
,

2365 
¨m_rf·_ö°™˚_q31
 * 
S_RFFT
,

2366 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S_CFFT
,

2367 
uöt16_t
 
N
,

2368 
uöt16_t
 
Nby2
,

2369 
q31_t
 
n‹mÆize
);

2379 
¨m_d˘4_q31
(

2380 c⁄° 
¨m_d˘4_ö°™˚_q31
 * 
S
,

2381 
q31_t
 * 
pSèã
,

2382 
q31_t
 * 
pI∆öeBuf„r
);

2390 
uöt16_t
 
N
;

2391 
uöt16_t
 
Nby2
;

2392 
q15_t
 
n‹mÆize
;

2393 
q15_t
 *
pTwiddÀ
;

2394 
q15_t
 *
pCosFa˘‹
;

2395 
¨m_rf·_ö°™˚_q15
 *
pRf·
;

2396 
¨m_cf·_ødix4_ö°™˚_q15
 *
pCf·
;

2397 } 
	t¨m_d˘4_ö°™˚_q15
;

2410 
¨m_°©us
 
¨m_d˘4_öô_q15
(

2411 
¨m_d˘4_ö°™˚_q15
 * 
S
,

2412 
¨m_rf·_ö°™˚_q15
 * 
S_RFFT
,

2413 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S_CFFT
,

2414 
uöt16_t
 
N
,

2415 
uöt16_t
 
Nby2
,

2416 
q15_t
 
n‹mÆize
);

2426 
¨m_d˘4_q15
(

2427 c⁄° 
¨m_d˘4_ö°™˚_q15
 * 
S
,

2428 
q15_t
 * 
pSèã
,

2429 
q15_t
 * 
pI∆öeBuf„r
);

2440 
¨m_add_f32
(

2441 
Êﬂt32_t
 * 
pSrcA
,

2442 
Êﬂt32_t
 * 
pSrcB
,

2443 
Êﬂt32_t
 * 
pD°
,

2444 
uöt32_t
 
blockSize
);

2455 
¨m_add_q7
(

2456 
q7_t
 * 
pSrcA
,

2457 
q7_t
 * 
pSrcB
,

2458 
q7_t
 * 
pD°
,

2459 
uöt32_t
 
blockSize
);

2470 
¨m_add_q15
(

2471 
q15_t
 * 
pSrcA
,

2472 
q15_t
 * 
pSrcB
,

2473 
q15_t
 * 
pD°
,

2474 
uöt32_t
 
blockSize
);

2485 
¨m_add_q31
(

2486 
q31_t
 * 
pSrcA
,

2487 
q31_t
 * 
pSrcB
,

2488 
q31_t
 * 
pD°
,

2489 
uöt32_t
 
blockSize
);

2500 
¨m_sub_f32
(

2501 
Êﬂt32_t
 * 
pSrcA
,

2502 
Êﬂt32_t
 * 
pSrcB
,

2503 
Êﬂt32_t
 * 
pD°
,

2504 
uöt32_t
 
blockSize
);

2515 
¨m_sub_q7
(

2516 
q7_t
 * 
pSrcA
,

2517 
q7_t
 * 
pSrcB
,

2518 
q7_t
 * 
pD°
,

2519 
uöt32_t
 
blockSize
);

2530 
¨m_sub_q15
(

2531 
q15_t
 * 
pSrcA
,

2532 
q15_t
 * 
pSrcB
,

2533 
q15_t
 * 
pD°
,

2534 
uöt32_t
 
blockSize
);

2545 
¨m_sub_q31
(

2546 
q31_t
 * 
pSrcA
,

2547 
q31_t
 * 
pSrcB
,

2548 
q31_t
 * 
pD°
,

2549 
uöt32_t
 
blockSize
);

2560 
¨m_sˇÀ_f32
(

2561 
Êﬂt32_t
 * 
pSrc
,

2562 
Êﬂt32_t
 
sˇÀ
,

2563 
Êﬂt32_t
 * 
pD°
,

2564 
uöt32_t
 
blockSize
);

2576 
¨m_sˇÀ_q7
(

2577 
q7_t
 * 
pSrc
,

2578 
q7_t
 
sˇÀFø˘
,

2579 
öt8_t
 
shi·
,

2580 
q7_t
 * 
pD°
,

2581 
uöt32_t
 
blockSize
);

2593 
¨m_sˇÀ_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 
sˇÀFø˘
,

2596 
öt8_t
 
shi·
,

2597 
q15_t
 * 
pD°
,

2598 
uöt32_t
 
blockSize
);

2610 
¨m_sˇÀ_q31
(

2611 
q31_t
 * 
pSrc
,

2612 
q31_t
 
sˇÀFø˘
,

2613 
öt8_t
 
shi·
,

2614 
q31_t
 * 
pD°
,

2615 
uöt32_t
 
blockSize
);

2625 
¨m_abs_q7
(

2626 
q7_t
 * 
pSrc
,

2627 
q7_t
 * 
pD°
,

2628 
uöt32_t
 
blockSize
);

2638 
¨m_abs_f32
(

2639 
Êﬂt32_t
 * 
pSrc
,

2640 
Êﬂt32_t
 * 
pD°
,

2641 
uöt32_t
 
blockSize
);

2651 
¨m_abs_q15
(

2652 
q15_t
 * 
pSrc
,

2653 
q15_t
 * 
pD°
,

2654 
uöt32_t
 
blockSize
);

2664 
¨m_abs_q31
(

2665 
q31_t
 * 
pSrc
,

2666 
q31_t
 * 
pD°
,

2667 
uöt32_t
 
blockSize
);

2678 
¨m_dŸ_¥od_f32
(

2679 
Êﬂt32_t
 * 
pSrcA
,

2680 
Êﬂt32_t
 * 
pSrcB
,

2681 
uöt32_t
 
blockSize
,

2682 
Êﬂt32_t
 * 
ªsu…
);

2693 
¨m_dŸ_¥od_q7
(

2694 
q7_t
 * 
pSrcA
,

2695 
q7_t
 * 
pSrcB
,

2696 
uöt32_t
 
blockSize
,

2697 
q31_t
 * 
ªsu…
);

2708 
¨m_dŸ_¥od_q15
(

2709 
q15_t
 * 
pSrcA
,

2710 
q15_t
 * 
pSrcB
,

2711 
uöt32_t
 
blockSize
,

2712 
q63_t
 * 
ªsu…
);

2723 
¨m_dŸ_¥od_q31
(

2724 
q31_t
 * 
pSrcA
,

2725 
q31_t
 * 
pSrcB
,

2726 
uöt32_t
 
blockSize
,

2727 
q63_t
 * 
ªsu…
);

2738 
¨m_shi·_q7
(

2739 
q7_t
 * 
pSrc
,

2740 
öt8_t
 
shi·Bôs
,

2741 
q7_t
 * 
pD°
,

2742 
uöt32_t
 
blockSize
);

2753 
¨m_shi·_q15
(

2754 
q15_t
 * 
pSrc
,

2755 
öt8_t
 
shi·Bôs
,

2756 
q15_t
 * 
pD°
,

2757 
uöt32_t
 
blockSize
);

2768 
¨m_shi·_q31
(

2769 
q31_t
 * 
pSrc
,

2770 
öt8_t
 
shi·Bôs
,

2771 
q31_t
 * 
pD°
,

2772 
uöt32_t
 
blockSize
);

2783 
¨m_off£t_f32
(

2784 
Êﬂt32_t
 * 
pSrc
,

2785 
Êﬂt32_t
 
off£t
,

2786 
Êﬂt32_t
 * 
pD°
,

2787 
uöt32_t
 
blockSize
);

2798 
¨m_off£t_q7
(

2799 
q7_t
 * 
pSrc
,

2800 
q7_t
 
off£t
,

2801 
q7_t
 * 
pD°
,

2802 
uöt32_t
 
blockSize
);

2813 
¨m_off£t_q15
(

2814 
q15_t
 * 
pSrc
,

2815 
q15_t
 
off£t
,

2816 
q15_t
 * 
pD°
,

2817 
uöt32_t
 
blockSize
);

2828 
¨m_off£t_q31
(

2829 
q31_t
 * 
pSrc
,

2830 
q31_t
 
off£t
,

2831 
q31_t
 * 
pD°
,

2832 
uöt32_t
 
blockSize
);

2842 
¨m_√g©e_f32
(

2843 
Êﬂt32_t
 * 
pSrc
,

2844 
Êﬂt32_t
 * 
pD°
,

2845 
uöt32_t
 
blockSize
);

2855 
¨m_√g©e_q7
(

2856 
q7_t
 * 
pSrc
,

2857 
q7_t
 * 
pD°
,

2858 
uöt32_t
 
blockSize
);

2868 
¨m_√g©e_q15
(

2869 
q15_t
 * 
pSrc
,

2870 
q15_t
 * 
pD°
,

2871 
uöt32_t
 
blockSize
);

2881 
¨m_√g©e_q31
(

2882 
q31_t
 * 
pSrc
,

2883 
q31_t
 * 
pD°
,

2884 
uöt32_t
 
blockSize
);

2892 
¨m_c›y_f32
(

2893 
Êﬂt32_t
 * 
pSrc
,

2894 
Êﬂt32_t
 * 
pD°
,

2895 
uöt32_t
 
blockSize
);

2904 
¨m_c›y_q7
(

2905 
q7_t
 * 
pSrc
,

2906 
q7_t
 * 
pD°
,

2907 
uöt32_t
 
blockSize
);

2916 
¨m_c›y_q15
(

2917 
q15_t
 * 
pSrc
,

2918 
q15_t
 * 
pD°
,

2919 
uöt32_t
 
blockSize
);

2928 
¨m_c›y_q31
(

2929 
q31_t
 * 
pSrc
,

2930 
q31_t
 * 
pD°
,

2931 
uöt32_t
 
blockSize
);

2939 
¨m_fûl_f32
(

2940 
Êﬂt32_t
 
vÆue
,

2941 
Êﬂt32_t
 * 
pD°
,

2942 
uöt32_t
 
blockSize
);

2951 
¨m_fûl_q7
(

2952 
q7_t
 
vÆue
,

2953 
q7_t
 * 
pD°
,

2954 
uöt32_t
 
blockSize
);

2963 
¨m_fûl_q15
(

2964 
q15_t
 
vÆue
,

2965 
q15_t
 * 
pD°
,

2966 
uöt32_t
 
blockSize
);

2975 
¨m_fûl_q31
(

2976 
q31_t
 
vÆue
,

2977 
q31_t
 * 
pD°
,

2978 
uöt32_t
 
blockSize
);

2990 
¨m_c⁄v_f32
(

2991 
Êﬂt32_t
 * 
pSrcA
,

2992 
uöt32_t
 
§cALí
,

2993 
Êﬂt32_t
 * 
pSrcB
,

2994 
uöt32_t
 
§cBLí
,

2995 
Êﬂt32_t
 * 
pD°
);

3007 
¨m_c⁄v_q15
(

3008 
q15_t
 * 
pSrcA
,

3009 
uöt32_t
 
§cALí
,

3010 
q15_t
 * 
pSrcB
,

3011 
uöt32_t
 
§cBLí
,

3012 
q15_t
 * 
pD°
);

3024 
¨m_c⁄v_Á°_q15
(

3025 
q15_t
 * 
pSrcA
,

3026 
uöt32_t
 
§cALí
,

3027 
q15_t
 * 
pSrcB
,

3028 
uöt32_t
 
§cBLí
,

3029 
q15_t
 * 
pD°
);

3041 
¨m_c⁄v_q31
(

3042 
q31_t
 * 
pSrcA
,

3043 
uöt32_t
 
§cALí
,

3044 
q31_t
 * 
pSrcB
,

3045 
uöt32_t
 
§cBLí
,

3046 
q31_t
 * 
pD°
);

3058 
¨m_c⁄v_Á°_q31
(

3059 
q31_t
 * 
pSrcA
,

3060 
uöt32_t
 
§cALí
,

3061 
q31_t
 * 
pSrcB
,

3062 
uöt32_t
 
§cBLí
,

3063 
q31_t
 * 
pD°
);

3075 
¨m_c⁄v_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
uöt32_t
 
§cALí
,

3078 
q7_t
 * 
pSrcB
,

3079 
uöt32_t
 
§cBLí
,

3080 
q7_t
 * 
pD°
);

3094 
¨m_°©us
 
¨m_c⁄v_∑πül_f32
(

3095 
Êﬂt32_t
 * 
pSrcA
,

3096 
uöt32_t
 
§cALí
,

3097 
Êﬂt32_t
 * 
pSrcB
,

3098 
uöt32_t
 
§cBLí
,

3099 
Êﬂt32_t
 * 
pD°
,

3100 
uöt32_t
 
fú°Index
,

3101 
uöt32_t
 
numPoöts
);

3115 
¨m_°©us
 
¨m_c⁄v_∑πül_q15
(

3116 
q15_t
 * 
pSrcA
,

3117 
uöt32_t
 
§cALí
,

3118 
q15_t
 * 
pSrcB
,

3119 
uöt32_t
 
§cBLí
,

3120 
q15_t
 * 
pD°
,

3121 
uöt32_t
 
fú°Index
,

3122 
uöt32_t
 
numPoöts
);

3136 
¨m_°©us
 
¨m_c⁄v_∑πül_Á°_q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
uöt32_t
 
§cALí
,

3139 
q15_t
 * 
pSrcB
,

3140 
uöt32_t
 
§cBLí
,

3141 
q15_t
 * 
pD°
,

3142 
uöt32_t
 
fú°Index
,

3143 
uöt32_t
 
numPoöts
);

3157 
¨m_°©us
 
¨m_c⁄v_∑πül_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
uöt32_t
 
§cALí
,

3160 
q31_t
 * 
pSrcB
,

3161 
uöt32_t
 
§cBLí
,

3162 
q31_t
 * 
pD°
,

3163 
uöt32_t
 
fú°Index
,

3164 
uöt32_t
 
numPoöts
);

3179 
¨m_°©us
 
¨m_c⁄v_∑πül_Á°_q31
(

3180 
q31_t
 * 
pSrcA
,

3181 
uöt32_t
 
§cALí
,

3182 
q31_t
 * 
pSrcB
,

3183 
uöt32_t
 
§cBLí
,

3184 
q31_t
 * 
pD°
,

3185 
uöt32_t
 
fú°Index
,

3186 
uöt32_t
 
numPoöts
);

3200 
¨m_°©us
 
¨m_c⁄v_∑πül_q7
(

3201 
q7_t
 * 
pSrcA
,

3202 
uöt32_t
 
§cALí
,

3203 
q7_t
 * 
pSrcB
,

3204 
uöt32_t
 
§cBLí
,

3205 
q7_t
 * 
pD°
,

3206 
uöt32_t
 
fú°Index
,

3207 
uöt32_t
 
numPoöts
);

3216 
uöt8_t
 
M
;

3217 
uöt16_t
 
numT≠s
;

3218 
q15_t
 *
pC€ffs
;

3219 
q15_t
 *
pSèã
;

3220 } 
	t¨m_fú_decim©e_ö°™˚_q15
;

3228 
uöt8_t
 
M
;

3229 
uöt16_t
 
numT≠s
;

3230 
q31_t
 *
pC€ffs
;

3231 
q31_t
 *
pSèã
;

3233 } 
	t¨m_fú_decim©e_ö°™˚_q31
;

3241 
uöt8_t
 
M
;

3242 
uöt16_t
 
numT≠s
;

3243 
Êﬂt32_t
 *
pC€ffs
;

3244 
Êﬂt32_t
 *
pSèã
;

3246 } 
	t¨m_fú_decim©e_ö°™˚_f32
;

3259 
¨m_fú_decim©e_f32
(

3260 c⁄° 
¨m_fú_decim©e_ö°™˚_f32
 * 
S
,

3261 
Êﬂt32_t
 * 
pSrc
,

3262 
Êﬂt32_t
 * 
pD°
,

3263 
uöt32_t
 
blockSize
);

3278 
¨m_°©us
 
¨m_fú_decim©e_öô_f32
(

3279 
¨m_fú_decim©e_ö°™˚_f32
 * 
S
,

3280 
uöt16_t
 
numT≠s
,

3281 
uöt8_t
 
M
,

3282 
Êﬂt32_t
 * 
pC€ffs
,

3283 
Êﬂt32_t
 * 
pSèã
,

3284 
uöt32_t
 
blockSize
);

3295 
¨m_fú_decim©e_q15
(

3296 c⁄° 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3297 
q15_t
 * 
pSrc
,

3298 
q15_t
 * 
pD°
,

3299 
uöt32_t
 
blockSize
);

3310 
¨m_fú_decim©e_Á°_q15
(

3311 c⁄° 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3312 
q15_t
 * 
pSrc
,

3313 
q15_t
 * 
pD°
,

3314 
uöt32_t
 
blockSize
);

3330 
¨m_°©us
 
¨m_fú_decim©e_öô_q15
(

3331 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3332 
uöt16_t
 
numT≠s
,

3333 
uöt8_t
 
M
,

3334 
q15_t
 * 
pC€ffs
,

3335 
q15_t
 * 
pSèã
,

3336 
uöt32_t
 
blockSize
);

3347 
¨m_fú_decim©e_q31
(

3348 c⁄° 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3349 
q31_t
 * 
pSrc
,

3350 
q31_t
 * 
pD°
,

3351 
uöt32_t
 
blockSize
);

3362 
¨m_fú_decim©e_Á°_q31
(

3363 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3364 
q31_t
 * 
pSrc
,

3365 
q31_t
 * 
pD°
,

3366 
uöt32_t
 
blockSize
);

3381 
¨m_°©us
 
¨m_fú_decim©e_öô_q31
(

3382 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3383 
uöt16_t
 
numT≠s
,

3384 
uöt8_t
 
M
,

3385 
q31_t
 * 
pC€ffs
,

3386 
q31_t
 * 
pSèã
,

3387 
uöt32_t
 
blockSize
);

3397 
uöt8_t
 
L
;

3398 
uöt16_t
 
pha£Lígth
;

3399 
q15_t
 *
pC€ffs
;

3400 
q15_t
 *
pSèã
;

3401 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_q15
;

3409 
uöt8_t
 
L
;

3410 
uöt16_t
 
pha£Lígth
;

3411 
q31_t
 *
pC€ffs
;

3412 
q31_t
 *
pSèã
;

3413 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_q31
;

3421 
uöt8_t
 
L
;

3422 
uöt16_t
 
pha£Lígth
;

3423 
Êﬂt32_t
 *
pC€ffs
;

3424 
Êﬂt32_t
 *
pSèã
;

3425 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_f32
;

3437 
¨m_fú_öãΩﬁ©e_q15
(

3438 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_q15
 * 
S
,

3439 
q15_t
 * 
pSrc
,

3440 
q15_t
 * 
pD°
,

3441 
uöt32_t
 
blockSize
);

3456 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_q15
(

3457 
¨m_fú_öãΩﬁ©e_ö°™˚_q15
 * 
S
,

3458 
uöt8_t
 
L
,

3459 
uöt16_t
 
numT≠s
,

3460 
q15_t
 * 
pC€ffs
,

3461 
q15_t
 * 
pSèã
,

3462 
uöt32_t
 
blockSize
);

3473 
¨m_fú_öãΩﬁ©e_q31
(

3474 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_q31
 * 
S
,

3475 
q31_t
 * 
pSrc
,

3476 
q31_t
 * 
pD°
,

3477 
uöt32_t
 
blockSize
);

3491 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_q31
(

3492 
¨m_fú_öãΩﬁ©e_ö°™˚_q31
 * 
S
,

3493 
uöt8_t
 
L
,

3494 
uöt16_t
 
numT≠s
,

3495 
q31_t
 * 
pC€ffs
,

3496 
q31_t
 * 
pSèã
,

3497 
uöt32_t
 
blockSize
);

3509 
¨m_fú_öãΩﬁ©e_f32
(

3510 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_f32
 * 
S
,

3511 
Êﬂt32_t
 * 
pSrc
,

3512 
Êﬂt32_t
 * 
pD°
,

3513 
uöt32_t
 
blockSize
);

3527 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_f32
(

3528 
¨m_fú_öãΩﬁ©e_ö°™˚_f32
 * 
S
,

3529 
uöt8_t
 
L
,

3530 
uöt16_t
 
numT≠s
,

3531 
Êﬂt32_t
 * 
pC€ffs
,

3532 
Êﬂt32_t
 * 
pSèã
,

3533 
uöt32_t
 
blockSize
);

3541 
uöt8_t
 
numSèges
;

3542 
q63_t
 *
pSèã
;

3543 
q31_t
 *
pC€ffs
;

3544 
uöt8_t
 
po°Shi·
;

3546 } 
	t¨m_biquad_ˇs_df1_32x64_ös_q31
;

3557 
¨m_biquad_ˇs_df1_32x64_q31
(

3558 c⁄° 
¨m_biquad_ˇs_df1_32x64_ös_q31
 * 
S
,

3559 
q31_t
 * 
pSrc
,

3560 
q31_t
 * 
pD°
,

3561 
uöt32_t
 
blockSize
);

3573 
¨m_biquad_ˇs_df1_32x64_öô_q31
(

3574 
¨m_biquad_ˇs_df1_32x64_ös_q31
 * 
S
,

3575 
uöt8_t
 
numSèges
,

3576 
q31_t
 * 
pC€ffs
,

3577 
q63_t
 * 
pSèã
,

3578 
uöt8_t
 
po°Shi·
);

3588 
uöt8_t
 
numSèges
;

3589 
Êﬂt32_t
 *
pSèã
;

3590 
Êﬂt32_t
 *
pC€ffs
;

3591 } 
	t¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
;

3603 
¨m_biquad_ˇsˇde_df2T_f32
(

3604 c⁄° 
¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
 * 
S
,

3605 
Êﬂt32_t
 * 
pSrc
,

3606 
Êﬂt32_t
 * 
pD°
,

3607 
uöt32_t
 
blockSize
);

3619 
¨m_biquad_ˇsˇde_df2T_öô_f32
(

3620 
¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
 * 
S
,

3621 
uöt8_t
 
numSèges
,

3622 
Êﬂt32_t
 * 
pC€ffs
,

3623 
Êﬂt32_t
 * 
pSèã
);

3633 
uöt16_t
 
numSèges
;

3634 
q15_t
 *
pSèã
;

3635 
q15_t
 *
pC€ffs
;

3636 } 
	t¨m_fú_œâi˚_ö°™˚_q15
;

3644 
uöt16_t
 
numSèges
;

3645 
q31_t
 *
pSèã
;

3646 
q31_t
 *
pC€ffs
;

3647 } 
	t¨m_fú_œâi˚_ö°™˚_q31
;

3655 
uöt16_t
 
numSèges
;

3656 
Êﬂt32_t
 *
pSèã
;

3657 
Êﬂt32_t
 *
pC€ffs
;

3658 } 
	t¨m_fú_œâi˚_ö°™˚_f32
;

3669 
¨m_fú_œâi˚_öô_q15
(

3670 
¨m_fú_œâi˚_ö°™˚_q15
 * 
S
,

3671 
uöt16_t
 
numSèges
,

3672 
q15_t
 * 
pC€ffs
,

3673 
q15_t
 * 
pSèã
);

3684 
¨m_fú_œâi˚_q15
(

3685 c⁄° 
¨m_fú_œâi˚_ö°™˚_q15
 * 
S
,

3686 
q15_t
 * 
pSrc
,

3687 
q15_t
 * 
pD°
,

3688 
uöt32_t
 
blockSize
);

3699 
¨m_fú_œâi˚_öô_q31
(

3700 
¨m_fú_œâi˚_ö°™˚_q31
 * 
S
,

3701 
uöt16_t
 
numSèges
,

3702 
q31_t
 * 
pC€ffs
,

3703 
q31_t
 * 
pSèã
);

3715 
¨m_fú_œâi˚_q31
(

3716 c⁄° 
¨m_fú_œâi˚_ö°™˚_q31
 * 
S
,

3717 
q31_t
 * 
pSrc
,

3718 
q31_t
 * 
pD°
,

3719 
uöt32_t
 
blockSize
);

3730 
¨m_fú_œâi˚_öô_f32
(

3731 
¨m_fú_œâi˚_ö°™˚_f32
 * 
S
,

3732 
uöt16_t
 
numSèges
,

3733 
Êﬂt32_t
 * 
pC€ffs
,

3734 
Êﬂt32_t
 * 
pSèã
);

3745 
¨m_fú_œâi˚_f32
(

3746 c⁄° 
¨m_fú_œâi˚_ö°™˚_f32
 * 
S
,

3747 
Êﬂt32_t
 * 
pSrc
,

3748 
Êﬂt32_t
 * 
pD°
,

3749 
uöt32_t
 
blockSize
);

3756 
uöt16_t
 
numSèges
;

3757 
q15_t
 *
pSèã
;

3758 
q15_t
 *
pkC€ffs
;

3759 
q15_t
 *
pvC€ffs
;

3760 } 
	t¨m_iú_œâi˚_ö°™˚_q15
;

3767 
uöt16_t
 
numSèges
;

3768 
q31_t
 *
pSèã
;

3769 
q31_t
 *
pkC€ffs
;

3770 
q31_t
 *
pvC€ffs
;

3771 } 
	t¨m_iú_œâi˚_ö°™˚_q31
;

3778 
uöt16_t
 
numSèges
;

3779 
Êﬂt32_t
 *
pSèã
;

3780 
Êﬂt32_t
 *
pkC€ffs
;

3781 
Êﬂt32_t
 *
pvC€ffs
;

3782 } 
	t¨m_iú_œâi˚_ö°™˚_f32
;

3793 
¨m_iú_œâi˚_f32
(

3794 c⁄° 
¨m_iú_œâi˚_ö°™˚_f32
 * 
S
,

3795 
Êﬂt32_t
 * 
pSrc
,

3796 
Êﬂt32_t
 * 
pD°
,

3797 
uöt32_t
 
blockSize
);

3810 
¨m_iú_œâi˚_öô_f32
(

3811 
¨m_iú_œâi˚_ö°™˚_f32
 * 
S
,

3812 
uöt16_t
 
numSèges
,

3813 
Êﬂt32_t
 *
pkC€ffs
,

3814 
Êﬂt32_t
 *
pvC€ffs
,

3815 
Êﬂt32_t
 *
pSèã
,

3816 
uöt32_t
 
blockSize
);

3828 
¨m_iú_œâi˚_q31
(

3829 c⁄° 
¨m_iú_œâi˚_ö°™˚_q31
 * 
S
,

3830 
q31_t
 * 
pSrc
,

3831 
q31_t
 * 
pD°
,

3832 
uöt32_t
 
blockSize
);

3846 
¨m_iú_œâi˚_öô_q31
(

3847 
¨m_iú_œâi˚_ö°™˚_q31
 * 
S
,

3848 
uöt16_t
 
numSèges
,

3849 
q31_t
 *
pkC€ffs
,

3850 
q31_t
 *
pvC€ffs
,

3851 
q31_t
 *
pSèã
,

3852 
uöt32_t
 
blockSize
);

3864 
¨m_iú_œâi˚_q15
(

3865 c⁄° 
¨m_iú_œâi˚_ö°™˚_q15
 * 
S
,

3866 
q15_t
 * 
pSrc
,

3867 
q15_t
 * 
pD°
,

3868 
uöt32_t
 
blockSize
);

3882 
¨m_iú_œâi˚_öô_q15
(

3883 
¨m_iú_œâi˚_ö°™˚_q15
 * 
S
,

3884 
uöt16_t
 
numSèges
,

3885 
q15_t
 *
pkC€ffs
,

3886 
q15_t
 *
pvC€ffs
,

3887 
q15_t
 *
pSèã
,

3888 
uöt32_t
 
blockSize
);

3896 
uöt16_t
 
numT≠s
;

3897 
Êﬂt32_t
 *
pSèã
;

3898 
Êﬂt32_t
 *
pC€ffs
;

3899 
Êﬂt32_t
 
mu
;

3900 } 
	t¨m_lms_ö°™˚_f32
;

3913 
¨m_lms_f32
(

3914 c⁄° 
¨m_lms_ö°™˚_f32
 * 
S
,

3915 
Êﬂt32_t
 * 
pSrc
,

3916 
Êﬂt32_t
 * 
pRef
,

3917 
Êﬂt32_t
 * 
pOut
,

3918 
Êﬂt32_t
 * 
pEº
,

3919 
uöt32_t
 
blockSize
);

3932 
¨m_lms_öô_f32
(

3933 
¨m_lms_ö°™˚_f32
 * 
S
,

3934 
uöt16_t
 
numT≠s
,

3935 
Êﬂt32_t
 * 
pC€ffs
,

3936 
Êﬂt32_t
 * 
pSèã
,

3937 
Êﬂt32_t
 
mu
,

3938 
uöt32_t
 
blockSize
);

3946 
uöt16_t
 
numT≠s
;

3947 
q15_t
 *
pSèã
;

3948 
q15_t
 *
pC€ffs
;

3949 
q15_t
 
mu
;

3950 
uöt32_t
 
po°Shi·
;

3951 } 
	t¨m_lms_ö°™˚_q15
;

3966 
¨m_lms_öô_q15
(

3967 
¨m_lms_ö°™˚_q15
 * 
S
,

3968 
uöt16_t
 
numT≠s
,

3969 
q15_t
 * 
pC€ffs
,

3970 
q15_t
 * 
pSèã
,

3971 
q15_t
 
mu
,

3972 
uöt32_t
 
blockSize
,

3973 
uöt32_t
 
po°Shi·
);

3986 
¨m_lms_q15
(

3987 c⁄° 
¨m_lms_ö°™˚_q15
 * 
S
,

3988 
q15_t
 * 
pSrc
,

3989 
q15_t
 * 
pRef
,

3990 
q15_t
 * 
pOut
,

3991 
q15_t
 * 
pEº
,

3992 
uöt32_t
 
blockSize
);

4001 
uöt16_t
 
numT≠s
;

4002 
q31_t
 *
pSèã
;

4003 
q31_t
 *
pC€ffs
;

4004 
q31_t
 
mu
;

4005 
uöt32_t
 
po°Shi·
;

4007 } 
	t¨m_lms_ö°™˚_q31
;

4020 
¨m_lms_q31
(

4021 c⁄° 
¨m_lms_ö°™˚_q31
 * 
S
,

4022 
q31_t
 * 
pSrc
,

4023 
q31_t
 * 
pRef
,

4024 
q31_t
 * 
pOut
,

4025 
q31_t
 * 
pEº
,

4026 
uöt32_t
 
blockSize
);

4040 
¨m_lms_öô_q31
(

4041 
¨m_lms_ö°™˚_q31
 * 
S
,

4042 
uöt16_t
 
numT≠s
,

4043 
q31_t
 *
pC€ffs
,

4044 
q31_t
 *
pSèã
,

4045 
q31_t
 
mu
,

4046 
uöt32_t
 
blockSize
,

4047 
uöt32_t
 
po°Shi·
);

4055 
uöt16_t
 
numT≠s
;

4056 
Êﬂt32_t
 *
pSèã
;

4057 
Êﬂt32_t
 *
pC€ffs
;

4058 
Êﬂt32_t
 
mu
;

4059 
Êﬂt32_t
 
íîgy
;

4060 
Êﬂt32_t
 
x0
;

4061 } 
	t¨m_lms_n‹m_ö°™˚_f32
;

4074 
¨m_lms_n‹m_f32
(

4075 
¨m_lms_n‹m_ö°™˚_f32
 * 
S
,

4076 
Êﬂt32_t
 * 
pSrc
,

4077 
Êﬂt32_t
 * 
pRef
,

4078 
Êﬂt32_t
 * 
pOut
,

4079 
Êﬂt32_t
 * 
pEº
,

4080 
uöt32_t
 
blockSize
);

4093 
¨m_lms_n‹m_öô_f32
(

4094 
¨m_lms_n‹m_ö°™˚_f32
 * 
S
,

4095 
uöt16_t
 
numT≠s
,

4096 
Êﬂt32_t
 * 
pC€ffs
,

4097 
Êﬂt32_t
 * 
pSèã
,

4098 
Êﬂt32_t
 
mu
,

4099 
uöt32_t
 
blockSize
);

4107 
uöt16_t
 
numT≠s
;

4108 
q31_t
 *
pSèã
;

4109 
q31_t
 *
pC€ffs
;

4110 
q31_t
 
mu
;

4111 
uöt8_t
 
po°Shi·
;

4112 
q31_t
 *
ªcùTabÀ
;

4113 
q31_t
 
íîgy
;

4114 
q31_t
 
x0
;

4115 } 
	t¨m_lms_n‹m_ö°™˚_q31
;

4128 
¨m_lms_n‹m_q31
(

4129 
¨m_lms_n‹m_ö°™˚_q31
 * 
S
,

4130 
q31_t
 * 
pSrc
,

4131 
q31_t
 * 
pRef
,

4132 
q31_t
 * 
pOut
,

4133 
q31_t
 * 
pEº
,

4134 
uöt32_t
 
blockSize
);

4148 
¨m_lms_n‹m_öô_q31
(

4149 
¨m_lms_n‹m_ö°™˚_q31
 * 
S
,

4150 
uöt16_t
 
numT≠s
,

4151 
q31_t
 * 
pC€ffs
,

4152 
q31_t
 * 
pSèã
,

4153 
q31_t
 
mu
,

4154 
uöt32_t
 
blockSize
,

4155 
uöt8_t
 
po°Shi·
);

4163 
uöt16_t
 
numT≠s
;

4164 
q15_t
 *
pSèã
;

4165 
q15_t
 *
pC€ffs
;

4166 
q15_t
 
mu
;

4167 
uöt8_t
 
po°Shi·
;

4168 
q15_t
 *
ªcùTabÀ
;

4169 
q15_t
 
íîgy
;

4170 
q15_t
 
x0
;

4171 } 
	t¨m_lms_n‹m_ö°™˚_q15
;

4184 
¨m_lms_n‹m_q15
(

4185 
¨m_lms_n‹m_ö°™˚_q15
 * 
S
,

4186 
q15_t
 * 
pSrc
,

4187 
q15_t
 * 
pRef
,

4188 
q15_t
 * 
pOut
,

4189 
q15_t
 * 
pEº
,

4190 
uöt32_t
 
blockSize
);

4205 
¨m_lms_n‹m_öô_q15
(

4206 
¨m_lms_n‹m_ö°™˚_q15
 * 
S
,

4207 
uöt16_t
 
numT≠s
,

4208 
q15_t
 * 
pC€ffs
,

4209 
q15_t
 * 
pSèã
,

4210 
q15_t
 
mu
,

4211 
uöt32_t
 
blockSize
,

4212 
uöt8_t
 
po°Shi·
);

4224 
¨m_c‹ªœã_f32
(

4225 
Êﬂt32_t
 * 
pSrcA
,

4226 
uöt32_t
 
§cALí
,

4227 
Êﬂt32_t
 * 
pSrcB
,

4228 
uöt32_t
 
§cBLí
,

4229 
Êﬂt32_t
 * 
pD°
);

4241 
¨m_c‹ªœã_q15
(

4242 
q15_t
 * 
pSrcA
,

4243 
uöt32_t
 
§cALí
,

4244 
q15_t
 * 
pSrcB
,

4245 
uöt32_t
 
§cBLí
,

4246 
q15_t
 * 
pD°
);

4258 
¨m_c‹ªœã_Á°_q15
(

4259 
q15_t
 * 
pSrcA
,

4260 
uöt32_t
 
§cALí
,

4261 
q15_t
 * 
pSrcB
,

4262 
uöt32_t
 
§cBLí
,

4263 
q15_t
 * 
pD°
);

4275 
¨m_c‹ªœã_q31
(

4276 
q31_t
 * 
pSrcA
,

4277 
uöt32_t
 
§cALí
,

4278 
q31_t
 * 
pSrcB
,

4279 
uöt32_t
 
§cBLí
,

4280 
q31_t
 * 
pD°
);

4292 
¨m_c‹ªœã_Á°_q31
(

4293 
q31_t
 * 
pSrcA
,

4294 
uöt32_t
 
§cALí
,

4295 
q31_t
 * 
pSrcB
,

4296 
uöt32_t
 
§cBLí
,

4297 
q31_t
 * 
pD°
);

4309 
¨m_c‹ªœã_q7
(

4310 
q7_t
 * 
pSrcA
,

4311 
uöt32_t
 
§cALí
,

4312 
q7_t
 * 
pSrcB
,

4313 
uöt32_t
 
§cBLí
,

4314 
q7_t
 * 
pD°
);

4321 
uöt16_t
 
numT≠s
;

4322 
uöt16_t
 
°©eIndex
;

4323 
Êﬂt32_t
 *
pSèã
;

4324 
Êﬂt32_t
 *
pC€ffs
;

4325 
uöt16_t
 
maxDñay
;

4326 
öt32_t
 *
pT≠Dñay
;

4327 } 
	t¨m_fú_•¨£_ö°™˚_f32
;

4335 
uöt16_t
 
numT≠s
;

4336 
uöt16_t
 
°©eIndex
;

4337 
q31_t
 *
pSèã
;

4338 
q31_t
 *
pC€ffs
;

4339 
uöt16_t
 
maxDñay
;

4340 
öt32_t
 *
pT≠Dñay
;

4341 } 
	t¨m_fú_•¨£_ö°™˚_q31
;

4349 
uöt16_t
 
numT≠s
;

4350 
uöt16_t
 
°©eIndex
;

4351 
q15_t
 *
pSèã
;

4352 
q15_t
 *
pC€ffs
;

4353 
uöt16_t
 
maxDñay
;

4354 
öt32_t
 *
pT≠Dñay
;

4355 } 
	t¨m_fú_•¨£_ö°™˚_q15
;

4363 
uöt16_t
 
numT≠s
;

4364 
uöt16_t
 
°©eIndex
;

4365 
q7_t
 *
pSèã
;

4366 
q7_t
 *
pC€ffs
;

4367 
uöt16_t
 
maxDñay
;

4368 
öt32_t
 *
pT≠Dñay
;

4369 } 
	t¨m_fú_•¨£_ö°™˚_q7
;

4381 
¨m_fú_•¨£_f32
(

4382 
¨m_fú_•¨£_ö°™˚_f32
 * 
S
,

4383 
Êﬂt32_t
 * 
pSrc
,

4384 
Êﬂt32_t
 * 
pD°
,

4385 
Êﬂt32_t
 * 
pS¸©chIn
,

4386 
uöt32_t
 
blockSize
);

4400 
¨m_fú_•¨£_öô_f32
(

4401 
¨m_fú_•¨£_ö°™˚_f32
 * 
S
,

4402 
uöt16_t
 
numT≠s
,

4403 
Êﬂt32_t
 * 
pC€ffs
,

4404 
Êﬂt32_t
 * 
pSèã
,

4405 
öt32_t
 * 
pT≠Dñay
,

4406 
uöt16_t
 
maxDñay
,

4407 
uöt32_t
 
blockSize
);

4419 
¨m_fú_•¨£_q31
(

4420 
¨m_fú_•¨£_ö°™˚_q31
 * 
S
,

4421 
q31_t
 * 
pSrc
,

4422 
q31_t
 * 
pD°
,

4423 
q31_t
 * 
pS¸©chIn
,

4424 
uöt32_t
 
blockSize
);

4438 
¨m_fú_•¨£_öô_q31
(

4439 
¨m_fú_•¨£_ö°™˚_q31
 * 
S
,

4440 
uöt16_t
 
numT≠s
,

4441 
q31_t
 * 
pC€ffs
,

4442 
q31_t
 * 
pSèã
,

4443 
öt32_t
 * 
pT≠Dñay
,

4444 
uöt16_t
 
maxDñay
,

4445 
uöt32_t
 
blockSize
);

4458 
¨m_fú_•¨£_q15
(

4459 
¨m_fú_•¨£_ö°™˚_q15
 * 
S
,

4460 
q15_t
 * 
pSrc
,

4461 
q15_t
 * 
pD°
,

4462 
q15_t
 * 
pS¸©chIn
,

4463 
q31_t
 * 
pS¸©chOut
,

4464 
uöt32_t
 
blockSize
);

4479 
¨m_fú_•¨£_öô_q15
(

4480 
¨m_fú_•¨£_ö°™˚_q15
 * 
S
,

4481 
uöt16_t
 
numT≠s
,

4482 
q15_t
 * 
pC€ffs
,

4483 
q15_t
 * 
pSèã
,

4484 
öt32_t
 * 
pT≠Dñay
,

4485 
uöt16_t
 
maxDñay
,

4486 
uöt32_t
 
blockSize
);

4499 
¨m_fú_•¨£_q7
(

4500 
¨m_fú_•¨£_ö°™˚_q7
 * 
S
,

4501 
q7_t
 * 
pSrc
,

4502 
q7_t
 * 
pD°
,

4503 
q7_t
 * 
pS¸©chIn
,

4504 
q31_t
 * 
pS¸©chOut
,

4505 
uöt32_t
 
blockSize
);

4519 
¨m_fú_•¨£_öô_q7
(

4520 
¨m_fú_•¨£_ö°™˚_q7
 * 
S
,

4521 
uöt16_t
 
numT≠s
,

4522 
q7_t
 * 
pC€ffs
,

4523 
q7_t
 * 
pSèã
,

4524 
öt32_t
 *
pT≠Dñay
,

4525 
uöt16_t
 
maxDñay
,

4526 
uöt32_t
 
blockSize
);

4537 
¨m_sö_cos_f32
(

4538 
Êﬂt32_t
 
thëa
,

4539 
Êﬂt32_t
 *
pSöVÆ
,

4540 
Êﬂt32_t
 *
pCcosVÆ
);

4550 
¨m_sö_cos_q31
(

4551 
q31_t
 
thëa
,

4552 
q31_t
 *
pSöVÆ
,

4553 
q31_t
 *
pCosVÆ
);

4564 
¨m_cm∂x_c⁄j_f32
(

4565 
Êﬂt32_t
 * 
pSrc
,

4566 
Êﬂt32_t
 * 
pD°
,

4567 
uöt32_t
 
numSam∂es
);

4577 
¨m_cm∂x_c⁄j_q31
(

4578 
q31_t
 * 
pSrc
,

4579 
q31_t
 * 
pD°
,

4580 
uöt32_t
 
numSam∂es
);

4590 
¨m_cm∂x_c⁄j_q15
(

4591 
q15_t
 * 
pSrc
,

4592 
q15_t
 * 
pD°
,

4593 
uöt32_t
 
numSam∂es
);

4605 
¨m_cm∂x_mag_squ¨ed_f32
(

4606 
Êﬂt32_t
 * 
pSrc
,

4607 
Êﬂt32_t
 * 
pD°
,

4608 
uöt32_t
 
numSam∂es
);

4618 
¨m_cm∂x_mag_squ¨ed_q31
(

4619 
q31_t
 * 
pSrc
,

4620 
q31_t
 * 
pD°
,

4621 
uöt32_t
 
numSam∂es
);

4631 
¨m_cm∂x_mag_squ¨ed_q15
(

4632 
q15_t
 * 
pSrc
,

4633 
q15_t
 * 
pD°
,

4634 
uöt32_t
 
numSam∂es
);

4711 
__INLINE
 
Êﬂt32_t
 
¨m_pid_f32
(

4712 
¨m_pid_ö°™˚_f32
 * 
S
,

4713 
Êﬂt32_t
 
ö
)

4715 
Êﬂt32_t
 
out
;

4718 
out
 = (
S
->
A0
 * 
ö
) +

4719 (
S
->
A1
 * S->
°©e
[0]Ë+ (S->
A2
 * S->state[1]) + (S->state[2]);

4722 
S
->
°©e
[1] = S->state[0];

4723 
S
->
°©e
[0] = 
ö
;

4724 
S
->
°©e
[2] = 
out
;

4727  (
out
);

4746 
__INLINE
 
q31_t
 
¨m_pid_q31
(

4747 
¨m_pid_ö°™˚_q31
 * 
S
,

4748 
q31_t
 
ö
)

4750 
q63_t
 
acc
;

4751 
q31_t
 
out
;

4754 
acc
 = (
q63_t
Ë
S
->
A0
 * 
ö
;

4757 
acc
 +(
q63_t
Ë
S
->
A1
 * S->
°©e
[0];

4760 
acc
 +(
q63_t
Ë
S
->
A2
 * S->
°©e
[1];

4763 
out
 = (
q31_t
Ë(
acc
 >> 31u);

4766 
out
 +
S
->
°©e
[2];

4769 
S
->
°©e
[1] = S->state[0];

4770 
S
->
°©e
[0] = 
ö
;

4771 
S
->
°©e
[2] = 
out
;

4774  (
out
);

4794 
__INLINE
 
q15_t
 
¨m_pid_q15
(

4795 
¨m_pid_ö°™˚_q15
 * 
S
,

4796 
q15_t
 
ö
)

4798 
q63_t
 
acc
;

4799 
q15_t
 
out
;

4803 #ifde‡
ARM_MATH_CM0


4806 
acc
 = ((
q31_t
Ë
S
->
A0
 )* 
ö
 ;

4811 
acc
 = (
q31_t
Ë
__SMUAD
(
S
->
A0
, 
ö
);

4815 #ifde‡
ARM_MATH_CM0


4818 
acc
 +(
q31_t
Ë
S
->
A1
 * S->
°©e
[0] ;

4819 
acc
 +(
q31_t
Ë
S
->
A2
 * S->
°©e
[1] ;

4824 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
°©e
),ácc);

4829 
acc
 +(
q31_t
Ë
S
->
°©e
[2] << 15;

4832 
out
 = (
q15_t
Ë(
__SSAT
((
acc
 >> 15), 16));

4835 
S
->
°©e
[1] = S->state[0];

4836 
S
->
°©e
[0] = 
ö
;

4837 
S
->
°©e
[2] = 
out
;

4840  (
out
);

4857 
¨m_°©us
 
¨m_m©_övî£_f32
(

4858 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
§c
,

4859 
¨m_m©rix_ö°™˚_f32
 * 
d°
);

4905 
__INLINE
 
¨m_˛¨ke_f32
(

4906 
Êﬂt32_t
 
Ia
,

4907 
Êﬂt32_t
 
Ib
,

4908 
Êﬂt32_t
 * 
pIÆpha
,

4909 
Êﬂt32_t
 * 
pIbëa
)

4912 *
pIÆpha
 = 
Ia
;

4915 *
pIbëa
 = ((
Êﬂt32_t
Ë0.57735026919 * 
Ia
 + (Êﬂt32_tË1.15470053838 * 
Ib
);

4934 
__INLINE
 
¨m_˛¨ke_q31
(

4935 
q31_t
 
Ia
,

4936 
q31_t
 
Ib
,

4937 
q31_t
 * 
pIÆpha
,

4938 
q31_t
 * 
pIbëa
)

4940 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

4943 *
pIÆpha
 = 
Ia
;

4946 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë
Ia
 * 0x24F34E8B) >> 30);

4949 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë
Ib
 * 0x49E69D16) >> 30);

4952 *
pIbëa
 = 
__QADD
(
¥odu˘1
, 
¥odu˘2
);

4966 
¨m_q7_to_q31
(

4967 
q7_t
 * 
pSrc
,

4968 
q31_t
 * 
pD°
,

4969 
uöt32_t
 
blockSize
);

5009 
__INLINE
 
¨m_öv_˛¨ke_f32
(

5010 
Êﬂt32_t
 
IÆpha
,

5011 
Êﬂt32_t
 
Ibëa
,

5012 
Êﬂt32_t
 * 
pIa
,

5013 
Êﬂt32_t
 * 
pIb
)

5016 *
pIa
 = 
IÆpha
;

5019 *
pIb
 = -0.5 * 
IÆpha
 + (
Êﬂt32_t
Ë0.8660254039 *
Ibëa
;

5038 
__INLINE
 
¨m_öv_˛¨ke_q31
(

5039 
q31_t
 
IÆpha
,

5040 
q31_t
 
Ibëa
,

5041 
q31_t
 * 
pIa
,

5042 
q31_t
 * 
pIb
)

5044 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5047 *
pIa
 = 
IÆpha
;

5050 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
) * (0x40000000)) >> 31);

5053 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
) * (0x6ED9EBA1)) >> 31);

5056 *
pIb
 = 
__QSUB
(
¥odu˘2
, 
¥odu˘1
);

5071 
¨m_q7_to_q15
(

5072 
q7_t
 * 
pSrc
,

5073 
q15_t
 * 
pD°
,

5074 
uöt32_t
 
blockSize
);

5125 
__INLINE
 
¨m_∑rk_f32
(

5126 
Êﬂt32_t
 
IÆpha
,

5127 
Êﬂt32_t
 
Ibëa
,

5128 
Êﬂt32_t
 * 
pId
,

5129 
Êﬂt32_t
 * 
pIq
,

5130 
Êﬂt32_t
 
söVÆ
,

5131 
Êﬂt32_t
 
cosVÆ
)

5134 *
pId
 = 
IÆpha
 * 
cosVÆ
 + 
Ibëa
 * 
söVÆ
;

5137 *
pIq
 = -
IÆpha
 * 
söVÆ
 + 
Ibëa
 * 
cosVÆ
;

5159 
__INLINE
 
¨m_∑rk_q31
(

5160 
q31_t
 
IÆpha
,

5161 
q31_t
 
Ibëa
,

5162 
q31_t
 * 
pId
,

5163 
q31_t
 * 
pIq
,

5164 
q31_t
 
söVÆ
,

5165 
q31_t
 
cosVÆ
)

5167 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5168 
q31_t
 
¥odu˘3
, 
¥odu˘4
;

5171 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
Ë* (
cosVÆ
)) >> 31);

5174 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
Ë* (
söVÆ
)) >> 31);

5178 
¥odu˘3
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
Ë* (
söVÆ
)) >> 31);

5181 
¥odu˘4
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
Ë* (
cosVÆ
)) >> 31);

5184 *
pId
 = 
__QADD
(
¥odu˘1
, 
¥odu˘2
);

5187 *
pIq
 = 
__QSUB
(
¥odu˘4
, 
¥odu˘3
);

5201 
¨m_q7_to_Êﬂt
(

5202 
q7_t
 * 
pSrc
,

5203 
Êﬂt32_t
 * 
pD°
,

5204 
uöt32_t
 
blockSize
);

5244 
__INLINE
 
¨m_öv_∑rk_f32
(

5245 
Êﬂt32_t
 
Id
,

5246 
Êﬂt32_t
 
Iq
,

5247 
Êﬂt32_t
 * 
pIÆpha
,

5248 
Êﬂt32_t
 * 
pIbëa
,

5249 
Êﬂt32_t
 
söVÆ
,

5250 
Êﬂt32_t
 
cosVÆ
)

5253 *
pIÆpha
 = 
Id
 * 
cosVÆ
 - 
Iq
 * 
söVÆ
;

5256 *
pIbëa
 = 
Id
 * 
söVÆ
 + 
Iq
 * 
cosVÆ
;

5279 
__INLINE
 
¨m_öv_∑rk_q31
(

5280 
q31_t
 
Id
,

5281 
q31_t
 
Iq
,

5282 
q31_t
 * 
pIÆpha
,

5283 
q31_t
 * 
pIbëa
,

5284 
q31_t
 
söVÆ
,

5285 
q31_t
 
cosVÆ
)

5287 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5288 
q31_t
 
¥odu˘3
, 
¥odu˘4
;

5291 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
Id
Ë* (
cosVÆ
)) >> 31);

5294 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Iq
Ë* (
söVÆ
)) >> 31);

5298 
¥odu˘3
 = (
q31_t
Ë(((
q63_t
Ë(
Id
Ë* (
söVÆ
)) >> 31);

5301 
¥odu˘4
 = (
q31_t
Ë(((
q63_t
Ë(
Iq
Ë* (
cosVÆ
)) >> 31);

5304 *
pIÆpha
 = 
__QSUB
(
¥odu˘1
, 
¥odu˘2
);

5307 *
pIbëa
 = 
__QADD
(
¥odu˘4
, 
¥odu˘3
);

5323 
¨m_q31_to_Êﬂt
(

5324 
q31_t
 * 
pSrc
,

5325 
Êﬂt32_t
 * 
pD°
,

5326 
uöt32_t
 
blockSize
);

5377 
__INLINE
 
Êﬂt32_t
 
¨m_löór_öãΩ_f32
(

5378 
¨m_löór_öãΩ_ö°™˚_f32
 * 
S
,

5379 
Êﬂt32_t
 
x
)

5382 
Êﬂt32_t
 
y
;

5383 
Êﬂt32_t
 
x0
, 
x1
;

5384 
Êﬂt32_t
 
y0
, 
y1
;

5385 
Êﬂt32_t
 
xS∑cög
 = 
S
->xSpacing;

5386 
öt32_t
 
i
;

5387 
Êﬂt32_t
 *
pYD©a
 = 
S
->pYData;

5390 
i
 = (
x
 - 
S
->
x1
Ë/ 
xS∑cög
;

5392 if(
i
 < 0)

5395 
y
 = 
pYD©a
[0];

5397 if(
i
 >
S
->
nVÆues
)

5400 
y
 = 
pYD©a
[
S
->
nVÆues
-1];

5405 
x0
 = 
S
->
x1
 + 
i
 * 
xS∑cög
;

5406 
x1
 = 
S
->x1 + (
i
 +1Ë* 
xS∑cög
;

5409 
y0
 = 
pYD©a
[
i
];

5410 
y1
 = 
pYD©a
[
i
 + 1];

5413 
y
 = 
y0
 + (
x
 - 
x0
Ë* ((
y1
 - y0)/(
x1
-x0));

5418  (
y
);

5436 
__INLINE
 
q31_t
 
¨m_löór_öãΩ_q31
(q31_à*
pYD©a
,

5437 
q31_t
 
x
, 
uöt32_t
 
nVÆues
)

5439 
q31_t
 
y
;

5440 
q31_t
 
y0
, 
y1
;

5441 
q31_t
 
‰a˘
;

5442 
öt32_t
 
ödex
;

5447 
ödex
 = ((
x
 & 0xFFF00000) >> 20);

5449 if(
ödex
 >(
nVÆues
 - 1))

5451 (
pYD©a
[
nVÆues
 - 1]);

5453 if(
ödex
 < 0)

5455 (
pYD©a
[0]);

5462 
‰a˘
 = (
x
 & 0x000FFFFF) << 11;

5465 
y0
 = 
pYD©a
[
ödex
];

5466 
y1
 = 
pYD©a
[
ödex
 + 1u];

5469 
y
 = ((
q31_t
Ë((
q63_t
Ë
y0
 * (0x7FFFFFFF - 
‰a˘
) >> 32));

5472 
y
 +((
q31_t
Ë(((
q63_t
Ë
y1
 * 
‰a˘
) >> 32));

5475  (
y
 << 1u);

5496 
__INLINE
 
q15_t
 
¨m_löór_öãΩ_q15
(q15_à*
pYD©a
, 
q31_t
 
x
, 
uöt32_t
 
nVÆues
)

5498 
q63_t
 
y
;

5499 
q15_t
 
y0
, 
y1
;

5500 
q31_t
 
‰a˘
;

5501 
öt32_t
 
ödex
;

5506 
ödex
 = ((
x
 & 0xFFF00000) >> 20u);

5508 if(
ödex
 >(
nVÆues
 - 1))

5510 (
pYD©a
[
nVÆues
 - 1]);

5512 if(
ödex
 < 0)

5514 (
pYD©a
[0]);

5520 
‰a˘
 = (
x
 & 0x000FFFFF);

5523 
y0
 = 
pYD©a
[
ödex
];

5524 
y1
 = 
pYD©a
[
ödex
 + 1u];

5527 
y
 = ((
q63_t
Ë
y0
 * (0xFFFFF - 
‰a˘
));

5530 
y
 +((
q63_t
Ë
y1
 * (
‰a˘
));

5533  (
y
 >> 20);

5553 
__INLINE
 
q7_t
 
¨m_löór_öãΩ_q7
(q7_à*
pYD©a
, 
q31_t
 
x
, 
uöt32_t
 
nVÆues
)

5555 
q31_t
 
y
;

5556 
q7_t
 
y0
, 
y1
;

5557 
q31_t
 
‰a˘
;

5558 
öt32_t
 
ödex
;

5563 
ödex
 = ((
x
 & 0xFFF00000) >> 20u);

5566 if(
ödex
 >(
nVÆues
 - 1))

5568 (
pYD©a
[
nVÆues
 - 1]);

5570 if(
ödex
 < 0)

5572 (
pYD©a
[0]);

5579 
‰a˘
 = (
x
 & 0x000FFFFF);

5582 
y0
 = 
pYD©a
[
ödex
];

5583 
y1
 = 
pYD©a
[
ödex
 + 1u];

5586 
y
 = ((
y0
 * (0xFFFFF - 
‰a˘
)));

5589 
y
 +(
y1
 * 
‰a˘
);

5592  (
y
 >> 20u);

5607 
Êﬂt32_t
 
¨m_sö_f32
(

5608 
Êﬂt32_t
 
x
);

5616 
q31_t
 
¨m_sö_q31
(

5617 
q31_t
 
x
);

5625 
q15_t
 
¨m_sö_q15
(

5626 
q15_t
 
x
);

5634 
Êﬂt32_t
 
¨m_cos_f32
(

5635 
Êﬂt32_t
 
x
);

5643 
q31_t
 
¨m_cos_q31
(

5644 
q31_t
 
x
);

5652 
q15_t
 
¨m_cos_q15
(

5653 
q15_t
 
x
);

5695 
__INLINE
 
¨m_°©us
 
¨m_sqπ_f32
(

5696 
Êﬂt32_t
 
ö
, flﬂt32_à*
pOut
)

5698 if(
ö
 > 0)

5702 #i‡(
__FPU_USED
 =1Ë&& 
deföed
 ( 
__CC_ARM
 )

5703 *
pOut
 = 
__sqπf
(
ö
);

5705 *
pOut
 = 
sqπf
(
ö
);

5708  (
ARM_MATH_SUCCESS
);

5712 *
pOut
 = 0.0f;

5713  (
ARM_MATH_ARGUMENT_ERROR
);

5726 
¨m_°©us
 
¨m_sqπ_q31
(

5727 
q31_t
 
ö
, q31_à*
pOut
);

5736 
¨m_°©us
 
¨m_sqπ_q15
(

5737 
q15_t
 
ö
, q15_à*
pOut
);

5752 
__INLINE
 
¨m_cúcuœrWrôe_f32
(

5753 
öt32_t
 * 
cúcBuf„r
,

5754 
öt32_t
 
L
,

5755 
uöt16_t
 * 
wrôeOff£t
,

5756 
öt32_t
 
buf„rInc
,

5757 c⁄° 
öt32_t
 * 
§c
,

5758 
öt32_t
 
§cInc
,

5759 
uöt32_t
 
blockSize
)

5761 
uöt32_t
 
i
 = 0u;

5762 
öt32_t
 
wOff£t
;

5766 
wOff£t
 = *
wrôeOff£t
;

5769 
i
 = 
blockSize
;

5771 
i
 > 0u)

5774 
cúcBuf„r
[
wOff£t
] = *
§c
;

5777 
§c
 +
§cInc
;

5780 
wOff£t
 +
buf„rInc
;

5781 if(
wOff£t
 >
L
)

5782 
wOff£t
 -
L
;

5785 
i
--;

5789 *
wrôeOff£t
 = 
wOff£t
;

5797 
__INLINE
 
¨m_cúcuœrRód_f32
(

5798 
öt32_t
 * 
cúcBuf„r
,

5799 
öt32_t
 
L
,

5800 
öt32_t
 * 
ªadOff£t
,

5801 
öt32_t
 
buf„rInc
,

5802 
öt32_t
 * 
d°
,

5803 
öt32_t
 * 
d°_ba£
,

5804 
öt32_t
 
d°_Àngth
,

5805 
öt32_t
 
d°Inc
,

5806 
uöt32_t
 
blockSize
)

5808 
uöt32_t
 
i
 = 0u;

5809 
öt32_t
 
rOff£t
, 
d°_íd
;

5813 
rOff£t
 = *
ªadOff£t
;

5814 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

5817 
i
 = 
blockSize
;

5819 
i
 > 0u)

5822 *
d°
 = 
cúcBuf„r
[
rOff£t
];

5825 
d°
 +
d°Inc
;

5827 if(
d°
 =(
öt32_t
 *Ë
d°_íd
)

5829 
d°
 = 
d°_ba£
;

5833 
rOff£t
 +
buf„rInc
;

5835 if(
rOff£t
 >
L
)

5837 
rOff£t
 -
L
;

5841 
i
--;

5845 *
ªadOff£t
 = 
rOff£t
;

5852 
__INLINE
 
¨m_cúcuœrWrôe_q15
(

5853 
q15_t
 * 
cúcBuf„r
,

5854 
öt32_t
 
L
,

5855 
uöt16_t
 * 
wrôeOff£t
,

5856 
öt32_t
 
buf„rInc
,

5857 c⁄° 
q15_t
 * 
§c
,

5858 
öt32_t
 
§cInc
,

5859 
uöt32_t
 
blockSize
)

5861 
uöt32_t
 
i
 = 0u;

5862 
öt32_t
 
wOff£t
;

5866 
wOff£t
 = *
wrôeOff£t
;

5869 
i
 = 
blockSize
;

5871 
i
 > 0u)

5874 
cúcBuf„r
[
wOff£t
] = *
§c
;

5877 
§c
 +
§cInc
;

5880 
wOff£t
 +
buf„rInc
;

5881 if(
wOff£t
 >
L
)

5882 
wOff£t
 -
L
;

5885 
i
--;

5889 *
wrôeOff£t
 = 
wOff£t
;

5897 
__INLINE
 
¨m_cúcuœrRód_q15
(

5898 
q15_t
 * 
cúcBuf„r
,

5899 
öt32_t
 
L
,

5900 
öt32_t
 * 
ªadOff£t
,

5901 
öt32_t
 
buf„rInc
,

5902 
q15_t
 * 
d°
,

5903 
q15_t
 * 
d°_ba£
,

5904 
öt32_t
 
d°_Àngth
,

5905 
öt32_t
 
d°Inc
,

5906 
uöt32_t
 
blockSize
)

5908 
uöt32_t
 
i
 = 0;

5909 
öt32_t
 
rOff£t
, 
d°_íd
;

5913 
rOff£t
 = *
ªadOff£t
;

5915 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

5918 
i
 = 
blockSize
;

5920 
i
 > 0u)

5923 *
d°
 = 
cúcBuf„r
[
rOff£t
];

5926 
d°
 +
d°Inc
;

5928 if(
d°
 =(
q15_t
 *Ë
d°_íd
)

5930 
d°
 = 
d°_ba£
;

5934 
rOff£t
 +
buf„rInc
;

5936 if(
rOff£t
 >
L
)

5938 
rOff£t
 -
L
;

5942 
i
--;

5946 *
ªadOff£t
 = 
rOff£t
;

5954 
__INLINE
 
¨m_cúcuœrWrôe_q7
(

5955 
q7_t
 * 
cúcBuf„r
,

5956 
öt32_t
 
L
,

5957 
uöt16_t
 * 
wrôeOff£t
,

5958 
öt32_t
 
buf„rInc
,

5959 c⁄° 
q7_t
 * 
§c
,

5960 
öt32_t
 
§cInc
,

5961 
uöt32_t
 
blockSize
)

5963 
uöt32_t
 
i
 = 0u;

5964 
öt32_t
 
wOff£t
;

5968 
wOff£t
 = *
wrôeOff£t
;

5971 
i
 = 
blockSize
;

5973 
i
 > 0u)

5976 
cúcBuf„r
[
wOff£t
] = *
§c
;

5979 
§c
 +
§cInc
;

5982 
wOff£t
 +
buf„rInc
;

5983 if(
wOff£t
 >
L
)

5984 
wOff£t
 -
L
;

5987 
i
--;

5991 *
wrôeOff£t
 = 
wOff£t
;

5999 
__INLINE
 
¨m_cúcuœrRód_q7
(

6000 
q7_t
 * 
cúcBuf„r
,

6001 
öt32_t
 
L
,

6002 
öt32_t
 * 
ªadOff£t
,

6003 
öt32_t
 
buf„rInc
,

6004 
q7_t
 * 
d°
,

6005 
q7_t
 * 
d°_ba£
,

6006 
öt32_t
 
d°_Àngth
,

6007 
öt32_t
 
d°Inc
,

6008 
uöt32_t
 
blockSize
)

6010 
uöt32_t
 
i
 = 0;

6011 
öt32_t
 
rOff£t
, 
d°_íd
;

6015 
rOff£t
 = *
ªadOff£t
;

6017 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

6020 
i
 = 
blockSize
;

6022 
i
 > 0u)

6025 *
d°
 = 
cúcBuf„r
[
rOff£t
];

6028 
d°
 +
d°Inc
;

6030 if(
d°
 =(
q7_t
 *Ë
d°_íd
)

6032 
d°
 = 
d°_ba£
;

6036 
rOff£t
 +
buf„rInc
;

6038 if(
rOff£t
 >
L
)

6040 
rOff£t
 -
L
;

6044 
i
--;

6048 *
ªadOff£t
 = 
rOff£t
;

6060 
¨m_powî_q31
(

6061 
q31_t
 * 
pSrc
,

6062 
uöt32_t
 
blockSize
,

6063 
q63_t
 * 
pResu…
);

6073 
¨m_powî_f32
(

6074 
Êﬂt32_t
 * 
pSrc
,

6075 
uöt32_t
 
blockSize
,

6076 
Êﬂt32_t
 * 
pResu…
);

6086 
¨m_powî_q15
(

6087 
q15_t
 * 
pSrc
,

6088 
uöt32_t
 
blockSize
,

6089 
q63_t
 * 
pResu…
);

6099 
¨m_powî_q7
(

6100 
q7_t
 * 
pSrc
,

6101 
uöt32_t
 
blockSize
,

6102 
q31_t
 * 
pResu…
);

6112 
¨m_món_q7
(

6113 
q7_t
 * 
pSrc
,

6114 
uöt32_t
 
blockSize
,

6115 
q7_t
 * 
pResu…
);

6124 
¨m_món_q15
(

6125 
q15_t
 * 
pSrc
,

6126 
uöt32_t
 
blockSize
,

6127 
q15_t
 * 
pResu…
);

6136 
¨m_món_q31
(

6137 
q31_t
 * 
pSrc
,

6138 
uöt32_t
 
blockSize
,

6139 
q31_t
 * 
pResu…
);

6148 
¨m_món_f32
(

6149 
Êﬂt32_t
 * 
pSrc
,

6150 
uöt32_t
 
blockSize
,

6151 
Êﬂt32_t
 * 
pResu…
);

6161 
¨m_v¨_f32
(

6162 
Êﬂt32_t
 * 
pSrc
,

6163 
uöt32_t
 
blockSize
,

6164 
Êﬂt32_t
 * 
pResu…
);

6174 
¨m_v¨_q31
(

6175 
q31_t
 * 
pSrc
,

6176 
uöt32_t
 
blockSize
,

6177 
q63_t
 * 
pResu…
);

6187 
¨m_v¨_q15
(

6188 
q15_t
 * 
pSrc
,

6189 
uöt32_t
 
blockSize
,

6190 
q31_t
 * 
pResu…
);

6200 
¨m_rms_f32
(

6201 
Êﬂt32_t
 * 
pSrc
,

6202 
uöt32_t
 
blockSize
,

6203 
Êﬂt32_t
 * 
pResu…
);

6213 
¨m_rms_q31
(

6214 
q31_t
 * 
pSrc
,

6215 
uöt32_t
 
blockSize
,

6216 
q31_t
 * 
pResu…
);

6226 
¨m_rms_q15
(

6227 
q15_t
 * 
pSrc
,

6228 
uöt32_t
 
blockSize
,

6229 
q15_t
 * 
pResu…
);

6239 
¨m_°d_f32
(

6240 
Êﬂt32_t
 * 
pSrc
,

6241 
uöt32_t
 
blockSize
,

6242 
Êﬂt32_t
 * 
pResu…
);

6252 
¨m_°d_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
uöt32_t
 
blockSize
,

6255 
q31_t
 * 
pResu…
);

6265 
¨m_°d_q15
(

6266 
q15_t
 * 
pSrc
,

6267 
uöt32_t
 
blockSize
,

6268 
q15_t
 * 
pResu…
);

6278 
¨m_cm∂x_mag_f32
(

6279 
Êﬂt32_t
 * 
pSrc
,

6280 
Êﬂt32_t
 * 
pD°
,

6281 
uöt32_t
 
numSam∂es
);

6291 
¨m_cm∂x_mag_q31
(

6292 
q31_t
 * 
pSrc
,

6293 
q31_t
 * 
pD°
,

6294 
uöt32_t
 
numSam∂es
);

6304 
¨m_cm∂x_mag_q15
(

6305 
q15_t
 * 
pSrc
,

6306 
q15_t
 * 
pD°
,

6307 
uöt32_t
 
numSam∂es
);

6319 
¨m_cm∂x_dŸ_¥od_q15
(

6320 
q15_t
 * 
pSrcA
,

6321 
q15_t
 * 
pSrcB
,

6322 
uöt32_t
 
numSam∂es
,

6323 
q31_t
 * 
ªÆResu…
,

6324 
q31_t
 * 
imagResu…
);

6336 
¨m_cm∂x_dŸ_¥od_q31
(

6337 
q31_t
 * 
pSrcA
,

6338 
q31_t
 * 
pSrcB
,

6339 
uöt32_t
 
numSam∂es
,

6340 
q63_t
 * 
ªÆResu…
,

6341 
q63_t
 * 
imagResu…
);

6353 
¨m_cm∂x_dŸ_¥od_f32
(

6354 
Êﬂt32_t
 * 
pSrcA
,

6355 
Êﬂt32_t
 * 
pSrcB
,

6356 
uöt32_t
 
numSam∂es
,

6357 
Êﬂt32_t
 * 
ªÆResu…
,

6358 
Êﬂt32_t
 * 
imagResu…
);

6369 
¨m_cm∂x_mu…_ªÆ_q15
(

6370 
q15_t
 * 
pSrcCm∂x
,

6371 
q15_t
 * 
pSrcRól
,

6372 
q15_t
 * 
pCm∂xD°
,

6373 
uöt32_t
 
numSam∂es
);

6384 
¨m_cm∂x_mu…_ªÆ_q31
(

6385 
q31_t
 * 
pSrcCm∂x
,

6386 
q31_t
 * 
pSrcRól
,

6387 
q31_t
 * 
pCm∂xD°
,

6388 
uöt32_t
 
numSam∂es
);

6399 
¨m_cm∂x_mu…_ªÆ_f32
(

6400 
Êﬂt32_t
 * 
pSrcCm∂x
,

6401 
Êﬂt32_t
 * 
pSrcRól
,

6402 
Êﬂt32_t
 * 
pCm∂xD°
,

6403 
uöt32_t
 
numSam∂es
);

6414 
¨m_mö_q7
(

6415 
q7_t
 * 
pSrc
,

6416 
uöt32_t
 
blockSize
,

6417 
q7_t
 * 
ªsu…
,

6418 
uöt32_t
 * 
ödex
);

6429 
¨m_mö_q15
(

6430 
q15_t
 * 
pSrc
,

6431 
uöt32_t
 
blockSize
,

6432 
q15_t
 * 
pResu…
,

6433 
uöt32_t
 * 
pIndex
);

6443 
¨m_mö_q31
(

6444 
q31_t
 * 
pSrc
,

6445 
uöt32_t
 
blockSize
,

6446 
q31_t
 * 
pResu…
,

6447 
uöt32_t
 * 
pIndex
);

6458 
¨m_mö_f32
(

6459 
Êﬂt32_t
 * 
pSrc
,

6460 
uöt32_t
 
blockSize
,

6461 
Êﬂt32_t
 * 
pResu…
,

6462 
uöt32_t
 * 
pIndex
);

6473 
¨m_max_q7
(

6474 
q7_t
 * 
pSrc
,

6475 
uöt32_t
 
blockSize
,

6476 
q7_t
 * 
pResu…
,

6477 
uöt32_t
 * 
pIndex
);

6488 
¨m_max_q15
(

6489 
q15_t
 * 
pSrc
,

6490 
uöt32_t
 
blockSize
,

6491 
q15_t
 * 
pResu…
,

6492 
uöt32_t
 * 
pIndex
);

6503 
¨m_max_q31
(

6504 
q31_t
 * 
pSrc
,

6505 
uöt32_t
 
blockSize
,

6506 
q31_t
 * 
pResu…
,

6507 
uöt32_t
 * 
pIndex
);

6518 
¨m_max_f32
(

6519 
Êﬂt32_t
 * 
pSrc
,

6520 
uöt32_t
 
blockSize
,

6521 
Êﬂt32_t
 * 
pResu…
,

6522 
uöt32_t
 * 
pIndex
);

6533 
¨m_cm∂x_mu…_cm∂x_q15
(

6534 
q15_t
 * 
pSrcA
,

6535 
q15_t
 * 
pSrcB
,

6536 
q15_t
 * 
pD°
,

6537 
uöt32_t
 
numSam∂es
);

6548 
¨m_cm∂x_mu…_cm∂x_q31
(

6549 
q31_t
 * 
pSrcA
,

6550 
q31_t
 * 
pSrcB
,

6551 
q31_t
 * 
pD°
,

6552 
uöt32_t
 
numSam∂es
);

6563 
¨m_cm∂x_mu…_cm∂x_f32
(

6564 
Êﬂt32_t
 * 
pSrcA
,

6565 
Êﬂt32_t
 * 
pSrcB
,

6566 
Êﬂt32_t
 * 
pD°
,

6567 
uöt32_t
 
numSam∂es
);

6576 
¨m_Êﬂt_to_q31
(

6577 
Êﬂt32_t
 * 
pSrc
,

6578 
q31_t
 * 
pD°
,

6579 
uöt32_t
 
blockSize
);

6588 
¨m_Êﬂt_to_q15
(

6589 
Êﬂt32_t
 * 
pSrc
,

6590 
q15_t
 * 
pD°
,

6591 
uöt32_t
 
blockSize
);

6600 
¨m_Êﬂt_to_q7
(

6601 
Êﬂt32_t
 * 
pSrc
,

6602 
q7_t
 * 
pD°
,

6603 
uöt32_t
 
blockSize
);

6613 
¨m_q31_to_q15
(

6614 
q31_t
 * 
pSrc
,

6615 
q15_t
 * 
pD°
,

6616 
uöt32_t
 
blockSize
);

6625 
¨m_q31_to_q7
(

6626 
q31_t
 * 
pSrc
,

6627 
q7_t
 * 
pD°
,

6628 
uöt32_t
 
blockSize
);

6637 
¨m_q15_to_Êﬂt
(

6638 
q15_t
 * 
pSrc
,

6639 
Êﬂt32_t
 * 
pD°
,

6640 
uöt32_t
 
blockSize
);

6650 
¨m_q15_to_q31
(

6651 
q15_t
 * 
pSrc
,

6652 
q31_t
 * 
pD°
,

6653 
uöt32_t
 
blockSize
);

6663 
¨m_q15_to_q7
(

6664 
q15_t
 * 
pSrc
,

6665 
q7_t
 * 
pD°
,

6666 
uöt32_t
 
blockSize
);

6740 
__INLINE
 
Êﬂt32_t
 
¨m_bûöór_öãΩ_f32
(

6741 c⁄° 
¨m_bûöór_öãΩ_ö°™˚_f32
 * 
S
,

6742 
Êﬂt32_t
 
X
,

6743 
Êﬂt32_t
 
Y
)

6745 
Êﬂt32_t
 
out
;

6746 
Êﬂt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6747 
Êﬂt32_t
 *
pD©a
 = 
S
->pData;

6748 
öt32_t
 
xIndex
, 
yIndex
, 
ödex
;

6749 
Êﬂt32_t
 
xdiff
, 
ydiff
;

6750 
Êﬂt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6752 
xIndex
 = (
öt32_t
Ë
X
;

6753 
yIndex
 = (
öt32_t
Ë
Y
;

6757 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1Ë|| 
yIndex
 < 0 || yIndex > ( S->
numCﬁs
-1))

6763 
ödex
 = (
xIndex
 - 1Ë+ (
yIndex
-1Ë* 
S
->
numCﬁs
 ;

6767 
f00
 = 
pD©a
[
ödex
];

6768 
f01
 = 
pD©a
[
ödex
 + 1];

6771 
ödex
 = (
xIndex
-1Ë+ (
yIndex
Ë* 
S
->
numCﬁs
;

6775 
f10
 = 
pD©a
[
ödex
];

6776 
f11
 = 
pD©a
[
ödex
 + 1];

6779 
b1
 = 
f00
;

6780 
b2
 = 
f01
 - 
f00
;

6781 
b3
 = 
f10
 - 
f00
;

6782 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6785 
xdiff
 = 
X
 - 
xIndex
;

6788 
ydiff
 = 
Y
 - 
yIndex
;

6791 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6794  (
out
);

6807 
__INLINE
 
q31_t
 
¨m_bûöór_öãΩ_q31
(

6808 
¨m_bûöór_öãΩ_ö°™˚_q31
 * 
S
,

6809 
q31_t
 
X
,

6810 
q31_t
 
Y
)

6812 
q31_t
 
out
;

6813 
q31_t
 
acc
 = 0;

6814 
q31_t
 
x‰a˘
, 
y‰a˘
;

6815 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6816 
öt32_t
 
rI
, 
cI
;

6817 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6818 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

6824 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6829 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6833 if(
rI
 < 0 ||ÑI > (
S
->
numRows
-1Ë|| 
cI
 < 0 || cI > ( S->
numCﬁs
-1))

6840 
x‰a˘
 = (
X
 & 0x000FFFFF) << 11u;

6843 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

6844 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

6848 
y‰a˘
 = (
Y
 & 0x000FFFFF) << 11u;

6851 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

6852 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

6855 
out
 = ((
q31_t
Ë(((
q63_t
Ë
x1
 * (0x7FFFFFFF - 
x‰a˘
)) >> 32));

6856 
acc
 = ((
q31_t
Ë(((
q63_t
Ë
out
 * (0x7FFFFFFF - 
y‰a˘
)) >> 32));

6859 
out
 = ((
q31_t
Ë((
q63_t
Ë
x2
 * (0x7FFFFFFF - 
y‰a˘
) >> 32));

6860 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
x‰a˘
) >> 32));

6863 
out
 = ((
q31_t
Ë((
q63_t
Ë
y1
 * (0x7FFFFFFF - 
x‰a˘
) >> 32));

6864 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
y‰a˘
) >> 32));

6867 
out
 = ((
q31_t
Ë((
q63_t
Ë
y2
 * (
x‰a˘
) >> 32));

6868 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
y‰a˘
) >> 32));

6871  (
acc
 << 2u);

6883 
__INLINE
 
q15_t
 
¨m_bûöór_öãΩ_q15
(

6884 
¨m_bûöór_öãΩ_ö°™˚_q15
 * 
S
,

6885 
q31_t
 
X
,

6886 
q31_t
 
Y
)

6888 
q63_t
 
acc
 = 0;

6889 
q31_t
 
out
;

6890 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6891 
q31_t
 
x‰a˘
, 
y‰a˘
;

6892 
öt32_t
 
rI
, 
cI
;

6893 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6894 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

6899 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6904 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6908 if(
rI
 < 0 ||ÑI > (
S
->
numRows
-1Ë|| 
cI
 < 0 || cI > ( S->
numCﬁs
-1))

6915 
x‰a˘
 = (
X
 & 0x000FFFFF);

6918 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

6919 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

6924 
y‰a˘
 = (
Y
 & 0x000FFFFF);

6927 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

6928 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

6934 
out
 = (
q31_t
Ë(((
q63_t
Ë
x1
 * (0xFFFFF - 
x‰a˘
)) >> 4u);

6935 
acc
 = ((
q63_t
Ë
out
 * (0xFFFFF - 
y‰a˘
));

6938 
out
 = (
q31_t
Ë(((
q63_t
Ë
x2
 * (0xFFFFF - 
y‰a˘
)) >> 4u);

6939 
acc
 +((
q63_t
Ë
out
 * (
x‰a˘
));

6942 
out
 = (
q31_t
Ë(((
q63_t
Ë
y1
 * (0xFFFFF - 
x‰a˘
)) >> 4u);

6943 
acc
 +((
q63_t
Ë
out
 * (
y‰a˘
));

6946 
out
 = (
q31_t
Ë(((
q63_t
Ë
y2
 * (
x‰a˘
)) >> 4u);

6947 
acc
 +((
q63_t
Ë
out
 * (
y‰a˘
));

6951  (
acc
 >> 36);

6963 
__INLINE
 
q7_t
 
¨m_bûöór_öãΩ_q7
(

6964 
¨m_bûöór_öãΩ_ö°™˚_q7
 * 
S
,

6965 
q31_t
 
X
,

6966 
q31_t
 
Y
)

6968 
q63_t
 
acc
 = 0;

6969 
q31_t
 
out
;

6970 
q31_t
 
x‰a˘
, 
y‰a˘
;

6971 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6972 
öt32_t
 
rI
, 
cI
;

6973 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6974 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

6979 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6984 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6988 if(
rI
 < 0 ||ÑI > (
S
->
numRows
-1Ë|| 
cI
 < 0 || cI > ( S->
numCﬁs
-1))

6995 
x‰a˘
 = (
X
 & 0x000FFFFF);

6998 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

6999 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

7004 
y‰a˘
 = (
Y
 & 0x000FFFFF);

7007 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

7008 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

7011 
out
 = ((
x1
 * (0xFFFFF - 
x‰a˘
)));

7012 
acc
 = (((
q63_t
Ë
out
 * (0xFFFFF - 
y‰a˘
)));

7015 
out
 = ((
x2
 * (0xFFFFF - 
y‰a˘
)));

7016 
acc
 +(((
q63_t
Ë
out
 * (
x‰a˘
)));

7019 
out
 = ((
y1
 * (0xFFFFF - 
x‰a˘
)));

7020 
acc
 +(((
q63_t
Ë
out
 * (
y‰a˘
)));

7023 
out
 = ((
y2
 * (
y‰a˘
)));

7024 
acc
 +(((
q63_t
Ë
out
 * (
x‰a˘
)));

7027  (
acc
 >> 40);

7040 #ifdef 
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\core_cm0.h

23 #i‡
deföed
 ( 
__ICCARM__
 )

24 #¥agm®
sy°em_ö˛ude


27 #ifde‡
__˝lu•lus


31 #i‚de‡
__CORE_CM0_H_GENERIC


32 
	#__CORE_CM0_H_GENERIC


	)

75 
	#__CM0_CMSIS_VERSION_MAIN
 (0x02Ë

	)

76 
	#__CM0_CMSIS_VERSION_SUB
 (0x10Ë

	)

77 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16Ë| 
__CM0_CMSIS_VERSION_SUB
Ë

	)

79 
	#__CORTEX_M
 (0x00Ë

	)

82 #i‡ 
deföed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__ölöe


	)

86 #ñi‡
deföed
 ( 
__ICCARM__
 )

87 
	#__ASM
 
__asm


	)

88 
	#__INLINE
 
ölöe


	)

90 #ñi‡
deföed
 ( 
__GNUC__
 )

91 
	#__ASM
 
__asm


	)

92 
	#__INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
ölöe


	)

101 
	#__FPU_USED
 0

	)

103 #i‡
deföed
 ( 
__CC_ARM
 )

104 #i‡
deföed
 
__TARGET_FPU_VFP


107 #ñi‡
deföed
 ( 
__ICCARM__
 )

108 #i‡
deföed
 
__ARMVFP__


112 #ñi‡
deföed
 ( 
__GNUC__
 )

113 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

117 #ñi‡
deföed
 ( 
__TASKING__
 )

121 
	~<°döt.h
>

122 
	~"c‹e_cmIn°r.h
"

123 
	~"c‹e_cmFunc.h
"

127 #i‚de‡
__CMSIS_GENERIC


129 #i‚de‡
__CORE_CM0_H_DEPENDANT


130 
	#__CORE_CM0_H_DEPENDANT


	)

133 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


134 #i‚de‡
__CM0_REV


135 
	#__CM0_REV
 0x0000

	)

139 #i‚de‡
__NVIC_PRIO_BITS


140 
	#__NVIC_PRIO_BITS
 2

	)

144 #i‚de‡
__Víd‹_SysTickC⁄fig


145 
	#__Víd‹_SysTickC⁄fig
 0

	)

151 #ifde‡
__˝lu•lus


152 
	#__I
 vﬁ©ûê

	)

154 
	#__I
 vﬁ©ûêc⁄°

	)

156 
	#__O
 vﬁ©ûê

	)

157 
	#__IO
 vﬁ©ûê

	)

186 #i‡(
__CORTEX_M
 != 0x04)

187 
uöt32_t
 
_ª£rved0
:27;

189 
uöt32_t
 
_ª£rved0
:16;

190 
uöt32_t
 
GE
:4;

191 
uöt32_t
 
_ª£rved1
:7;

193 
uöt32_t
 
Q
:1;

194 
uöt32_t
 
V
:1;

195 
uöt32_t
 
C
:1;

196 
uöt32_t
 
Z
:1;

197 
uöt32_t
 
N
:1;

198 } 
b
;

199 
uöt32_t
 
w
;

200 } 
	tAPSR_Ty≥
;

209 
uöt32_t
 
	mISR
:9;

210 
uöt32_t
 
	m_ª£rved0
:23;

211 } 
	mb
;

212 
uöt32_t
 
	mw
;

213 } 
	tIPSR_Ty≥
;

222 
uöt32_t
 
	mISR
:9;

223 #i‡(
__CORTEX_M
 != 0x04)

224 
uöt32_t
 
	m_ª£rved0
:15;

226 
uöt32_t
 
	m_ª£rved0
:7;

227 
uöt32_t
 
	mGE
:4;

228 
uöt32_t
 
	m_ª£rved1
:4;

230 
uöt32_t
 
	mT
:1;

231 
uöt32_t
 
	mIT
:2;

232 
uöt32_t
 
	mQ
:1;

233 
uöt32_t
 
	mV
:1;

234 
uöt32_t
 
	mC
:1;

235 
uöt32_t
 
	mZ
:1;

236 
uöt32_t
 
	mN
:1;

237 } 
	mb
;

238 
uöt32_t
 
	mw
;

239 } 
	txPSR_Ty≥
;

248 
uöt32_t
 
	mnPRIV
:1;

249 
uöt32_t
 
	mSPSEL
:1;

250 
uöt32_t
 
	mFPCA
:1;

251 
uöt32_t
 
	m_ª£rved0
:29;

252 } 
	mb
;

253 
uöt32_t
 
	mw
;

254 } 
	tCONTROL_Ty≥
;

269 
__IO
 
uöt32_t
 
	mISER
[1];

270 
uöt32_t
 
	mRESERVED0
[31];

271 
__IO
 
uöt32_t
 
	mICER
[1];

272 
uöt32_t
 
	mRSERVED1
[31];

273 
__IO
 
uöt32_t
 
	mISPR
[1];

274 
uöt32_t
 
	mRESERVED2
[31];

275 
__IO
 
uöt32_t
 
	mICPR
[1];

276 
uöt32_t
 
	mRESERVED3
[31];

277 
uöt32_t
 
	mRESERVED4
[64];

278 
__IO
 
uöt32_t
 
	mIP
[8];

279 } 
	tNVIC_Ty≥
;

294 
__I
 
uöt32_t
 
	mCPUID
;

295 
__IO
 
uöt32_t
 
	mICSR
;

296 
uöt32_t
 
	mRESERVED0
;

297 
__IO
 
uöt32_t
 
	mAIRCR
;

298 
__IO
 
uöt32_t
 
	mSCR
;

299 
__IO
 
uöt32_t
 
	mCCR
;

300 
uöt32_t
 
	mRESERVED1
;

301 
__IO
 
uöt32_t
 
	mSHP
[2];

302 
__IO
 
uöt32_t
 
	mSHCSR
;

303 } 
	tSCB_Ty≥
;

306 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

307 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

309 
	#SCB_CPUID_VARIANT_Pos
 20

	)

310 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

312 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

313 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

315 
	#SCB_CPUID_PARTNO_Pos
 4

	)

316 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

318 
	#SCB_CPUID_REVISION_Pos
 0

	)

319 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

322 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

323 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

325 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

326 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

328 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

329 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

331 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

332 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

334 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

335 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

337 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

338 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

340 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

341 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

343 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

344 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

346 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

347 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

350 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

351 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

353 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

354 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

356 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

357 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

359 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

360 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

362 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

363 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

366 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

367 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

369 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

370 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

372 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

373 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

376 
	#SCB_CCR_STKALIGN_Pos
 9

	)

377 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

379 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

380 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

383 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

384 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

399 
__IO
 
uöt32_t
 
	mCTRL
;

400 
__IO
 
uöt32_t
 
	mLOAD
;

401 
__IO
 
uöt32_t
 
	mVAL
;

402 
__I
 
uöt32_t
 
	mCALIB
;

403 } 
	tSysTick_Ty≥
;

406 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

407 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

409 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

410 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

412 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

413 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

415 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

416 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

419 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

420 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

423 
	#SysTick_VAL_CURRENT_Pos
 0

	)

424 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

427 
	#SysTick_CALIB_NOREF_Pos
 31

	)

428 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

430 
	#SysTick_CALIB_SKEW_Pos
 30

	)

431 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

433 
	#SysTick_CALIB_TENMS_Pos
 0

	)

434 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

453 
	#SCS_BASE
 (0xE000E000ULË

	)

454 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

455 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

456 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

457 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

459 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

460 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

461 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

488 
	#_BIT_SHIFT
(
IRQn
Ë–(((
uöt32_t
)(IRQnËË& 0x03Ë* 8 )

	)

489 
	#_SHP_IDX
(
IRQn
Ë–((((
uöt32_t
)(IRQnË& 0x0F)-8Ë>> 2Ë)

	)

490 
	#_IP_IDX
(
IRQn
Ë–((
uöt32_t
)(IRQnË>> 2Ë)

	)

500 
__INLINE
 
	$NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

502 
NVIC
->
ISER
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

503 
	}
}

513 
__INLINE
 
	$NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

515 
NVIC
->
ICER
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

516 
	}
}

528 
__INLINE
 
uöt32_t
 
	$NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

530 ((
uöt32_t
Ë((
NVIC
->
ISPR
[0] & (1 << ((uöt32_t)(
IRQn
) & 0x1F)))?1:0));

531 
	}
}

541 
__INLINE
 
	$NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

543 
NVIC
->
ISPR
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

544 
	}
}

554 
__INLINE
 
	$NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

556 
NVIC
->
ICPR
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

557 
	}
}

571 
__INLINE
 
	$NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

573 if(
IRQn
 < 0) {

574 
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

575 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& 0xFFË<< 
	`_BIT_SHIFT
(
IRQn
)); }

577 
NVIC
->
IP
[
	`_IP_IDX
(
IRQn
)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

578 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& 0xFFË<< 
	`_BIT_SHIFT
(
IRQn
)); }

579 
	}
}

594 
__INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

597 if(
IRQn
 < 0) {

598 ((
uöt32_t
)((
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnËË>> (8 - 
__NVIC_PRIO_BITS
))); }

600 ((
uöt32_t
)((
NVIC
->
IP
[ 
	`_IP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnËË>> (8 - 
__NVIC_PRIO_BITS
))); }

601 
	}
}

608 
__INLINE
 
	$NVIC_Sy°emRe£t
()

610 
	`__DSB
();

612 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

613 
SCB_AIRCR_SYSRESETREQ_Msk
);

614 
	`__DSB
();

616 
	}
}

628 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

639 
__INLINE
 
uöt32_t
 
	$SysTick_C⁄fig
(
uöt32_t
 
ticks
)

641 i‡(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

643 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

644 
	`NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

645 
SysTick
->
VAL
 = 0;

646 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

647 
SysTick_CTRL_TICKINT_Msk
 |

648 
SysTick_CTRL_ENABLE_Msk
;

650 
	}
}

663 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\core_cm3.h

23 #i‡
deföed
 ( 
__ICCARM__
 )

24 #¥agm®
sy°em_ö˛ude


27 #ifde‡
__˝lu•lus


31 #i‚de‡
__CORE_CM3_H_GENERIC


32 
	#__CORE_CM3_H_GENERIC


	)

75 
	#__CM3_CMSIS_VERSION_MAIN
 (0x02Ë

	)

76 
	#__CM3_CMSIS_VERSION_SUB
 (0x10Ë

	)

77 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16Ë| 
__CM3_CMSIS_VERSION_SUB
Ë

	)

79 
	#__CORTEX_M
 (0x03Ë

	)

82 #i‡ 
deföed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__ölöe


	)

86 #ñi‡
deföed
 ( 
__ICCARM__
 )

87 
	#__ASM
 
__asm


	)

88 
	#__INLINE
 
ölöe


	)

90 #ñi‡
deföed
 ( 
__GNUC__
 )

91 
	#__ASM
 
__asm


	)

92 
	#__INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
ölöe


	)

101 
	#__FPU_USED
 0

	)

103 #i‡
deföed
 ( 
__CC_ARM
 )

104 #i‡
deföed
 
__TARGET_FPU_VFP


107 #ñi‡
deföed
 ( 
__ICCARM__
 )

108 #i‡
deföed
 
__ARMVFP__


112 #ñi‡
deföed
 ( 
__GNUC__
 )

113 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

117 #ñi‡
deföed
 ( 
__TASKING__
 )

121 
	~<°döt.h
>

122 
	~"c‹e_cmIn°r.h
"

123 
	~"c‹e_cmFunc.h
"

127 #i‚de‡
__CMSIS_GENERIC


129 #i‚de‡
__CORE_CM3_H_DEPENDANT


130 
	#__CORE_CM3_H_DEPENDANT


	)

133 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


134 #i‚de‡
__CM3_REV


135 
	#__CM3_REV
 0x0200

	)

139 #i‚de‡
__MPU_PRESENT


140 
	#__MPU_PRESENT
 0

	)

144 #i‚de‡
__NVIC_PRIO_BITS


145 
	#__NVIC_PRIO_BITS
 4

	)

149 #i‚de‡
__Víd‹_SysTickC⁄fig


150 
	#__Víd‹_SysTickC⁄fig
 0

	)

156 #ifde‡
__˝lu•lus


157 
	#__I
 vﬁ©ûê

	)

159 
	#__I
 vﬁ©ûêc⁄°

	)

161 
	#__O
 vﬁ©ûê

	)

162 
	#__IO
 vﬁ©ûê

	)

193 #i‡(
__CORTEX_M
 != 0x04)

194 
uöt32_t
 
_ª£rved0
:27;

196 
uöt32_t
 
_ª£rved0
:16;

197 
uöt32_t
 
GE
:4;

198 
uöt32_t
 
_ª£rved1
:7;

200 
uöt32_t
 
Q
:1;

201 
uöt32_t
 
V
:1;

202 
uöt32_t
 
C
:1;

203 
uöt32_t
 
Z
:1;

204 
uöt32_t
 
N
:1;

205 } 
b
;

206 
uöt32_t
 
w
;

207 } 
	tAPSR_Ty≥
;

216 
uöt32_t
 
	mISR
:9;

217 
uöt32_t
 
	m_ª£rved0
:23;

218 } 
	mb
;

219 
uöt32_t
 
	mw
;

220 } 
	tIPSR_Ty≥
;

229 
uöt32_t
 
	mISR
:9;

230 #i‡(
__CORTEX_M
 != 0x04)

231 
uöt32_t
 
	m_ª£rved0
:15;

233 
uöt32_t
 
	m_ª£rved0
:7;

234 
uöt32_t
 
	mGE
:4;

235 
uöt32_t
 
	m_ª£rved1
:4;

237 
uöt32_t
 
	mT
:1;

238 
uöt32_t
 
	mIT
:2;

239 
uöt32_t
 
	mQ
:1;

240 
uöt32_t
 
	mV
:1;

241 
uöt32_t
 
	mC
:1;

242 
uöt32_t
 
	mZ
:1;

243 
uöt32_t
 
	mN
:1;

244 } 
	mb
;

245 
uöt32_t
 
	mw
;

246 } 
	txPSR_Ty≥
;

255 
uöt32_t
 
	mnPRIV
:1;

256 
uöt32_t
 
	mSPSEL
:1;

257 
uöt32_t
 
	mFPCA
:1;

258 
uöt32_t
 
	m_ª£rved0
:29;

259 } 
	mb
;

260 
uöt32_t
 
	mw
;

261 } 
	tCONTROL_Ty≥
;

276 
__IO
 
uöt32_t
 
	mISER
[8];

277 
uöt32_t
 
	mRESERVED0
[24];

278 
__IO
 
uöt32_t
 
	mICER
[8];

279 
uöt32_t
 
	mRSERVED1
[24];

280 
__IO
 
uöt32_t
 
	mISPR
[8];

281 
uöt32_t
 
	mRESERVED2
[24];

282 
__IO
 
uöt32_t
 
	mICPR
[8];

283 
uöt32_t
 
	mRESERVED3
[24];

284 
__IO
 
uöt32_t
 
	mIABR
[8];

285 
uöt32_t
 
	mRESERVED4
[56];

286 
__IO
 
uöt8_t
 
	mIP
[240];

287 
uöt32_t
 
	mRESERVED5
[644];

288 
__O
 
uöt32_t
 
	mSTIR
;

289 } 
	tNVIC_Ty≥
;

292 
	#NVIC_STIR_INTID_Pos
 0

	)

293 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
Ë

	)

308 
__I
 
uöt32_t
 
	mCPUID
;

309 
__IO
 
uöt32_t
 
	mICSR
;

310 
__IO
 
uöt32_t
 
	mVTOR
;

311 
__IO
 
uöt32_t
 
	mAIRCR
;

312 
__IO
 
uöt32_t
 
	mSCR
;

313 
__IO
 
uöt32_t
 
	mCCR
;

314 
__IO
 
uöt8_t
 
	mSHP
[12];

315 
__IO
 
uöt32_t
 
	mSHCSR
;

316 
__IO
 
uöt32_t
 
	mCFSR
;

317 
__IO
 
uöt32_t
 
	mHFSR
;

318 
__IO
 
uöt32_t
 
	mDFSR
;

319 
__IO
 
uöt32_t
 
	mMMFAR
;

320 
__IO
 
uöt32_t
 
	mBFAR
;

321 
__IO
 
uöt32_t
 
	mAFSR
;

322 
__I
 
uöt32_t
 
	mPFR
[2];

323 
__I
 
uöt32_t
 
	mDFR
;

324 
__I
 
uöt32_t
 
	mADR
;

325 
__I
 
uöt32_t
 
	mMMFR
[4];

326 
__I
 
uöt32_t
 
	mISAR
[5];

327 
uöt32_t
 
	mRESERVED0
[5];

328 
__IO
 
uöt32_t
 
	mCPACR
;

329 } 
	tSCB_Ty≥
;

332 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

333 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

335 
	#SCB_CPUID_VARIANT_Pos
 20

	)

336 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

338 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

339 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

341 
	#SCB_CPUID_PARTNO_Pos
 4

	)

342 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

344 
	#SCB_CPUID_REVISION_Pos
 0

	)

345 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

348 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

349 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

351 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

352 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

354 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

355 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

357 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

358 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

360 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

361 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

363 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

364 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

366 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

367 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

369 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

370 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

372 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

373 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

375 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

376 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

379 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

380 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

383 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

384 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

386 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

387 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

389 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

390 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

392 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

393 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

395 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

396 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

398 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

399 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

401 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

402 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
Ë

	)

405 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

406 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

408 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

409 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

411 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

412 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

415 
	#SCB_CCR_STKALIGN_Pos
 9

	)

416 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

418 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

419 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

421 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

422 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

424 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

425 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

427 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

428 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

430 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

431 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
Ë

	)

434 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

435 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

437 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

438 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

440 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

441 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

443 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

444 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

446 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

447 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

449 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

450 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

452 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

453 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

455 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

456 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

458 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

459 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

461 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

462 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

464 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

465 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

467 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

468 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

470 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

471 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

473 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

474 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
Ë

	)

477 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

478 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

480 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

481 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

483 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

484 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
Ë

	)

487 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

488 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

490 
	#SCB_HFSR_FORCED_Pos
 30

	)

491 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

493 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

494 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

497 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

498 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

500 
	#SCB_DFSR_VCATCH_Pos
 3

	)

501 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

503 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

504 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

506 
	#SCB_DFSR_BKPT_Pos
 1

	)

507 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

509 
	#SCB_DFSR_HALTED_Pos
 0

	)

510 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
Ë

	)

525 
uöt32_t
 
	mRESERVED0
[1];

526 
__I
 
uöt32_t
 
	mICTR
;

527 #i‡((
deföed
 
__CM3_REV
) && (__CM3_REV >= 0x200))

528 
__IO
 
uöt32_t
 
	mACTLR
;

530 
uöt32_t
 
	mRESERVED1
[1];

532 } 
	tSCnSCB_Ty≥
;

535 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

536 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
Ë

	)

540 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

541 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
Ë

	)

543 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

544 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
Ë

	)

546 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

547 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
Ë

	)

562 
__IO
 
uöt32_t
 
	mCTRL
;

563 
__IO
 
uöt32_t
 
	mLOAD
;

564 
__IO
 
uöt32_t
 
	mVAL
;

565 
__I
 
uöt32_t
 
	mCALIB
;

566 } 
	tSysTick_Ty≥
;

569 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

570 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

572 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

573 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

575 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

576 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

578 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

579 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

582 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

583 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

586 
	#SysTick_VAL_CURRENT_Pos
 0

	)

587 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

590 
	#SysTick_CALIB_NOREF_Pos
 31

	)

591 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

593 
	#SysTick_CALIB_SKEW_Pos
 30

	)

594 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

596 
	#SysTick_CALIB_TENMS_Pos
 0

	)

597 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

612 
__O
 union

614 
__O
 
uöt8_t
 
	mu8
;

615 
__O
 
uöt16_t
 
	mu16
;

616 
__O
 
uöt32_t
 
	mu32
;

617 } 
	mPORT
 [32];

618 
uöt32_t
 
	mRESERVED0
[864];

619 
__IO
 
uöt32_t
 
	mTER
;

620 
uöt32_t
 
	mRESERVED1
[15];

621 
__IO
 
uöt32_t
 
	mTPR
;

622 
uöt32_t
 
	mRESERVED2
[15];

623 
__IO
 
uöt32_t
 
	mTCR
;

624 } 
	tITM_Ty≥
;

627 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

628 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
Ë

	)

631 
	#ITM_TCR_BUSY_Pos
 23

	)

632 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

634 
	#ITM_TCR_Tø˚BusID_Pos
 16

	)

635 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

637 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

638 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

640 
	#ITM_TCR_TSPªsˇÀ_Pos
 8

	)

641 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

643 
	#ITM_TCR_SWOENA_Pos
 4

	)

644 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

646 
	#ITM_TCR_TXENA_Pos
 3

	)

647 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos
Ë

	)

649 
	#ITM_TCR_SYNCENA_Pos
 2

	)

650 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

652 
	#ITM_TCR_TSENA_Pos
 1

	)

653 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

655 
	#ITM_TCR_ITMENA_Pos
 0

	)

656 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
Ë

	)

661 #i‡(
__MPU_PRESENT
 == 1)

672 
__I
 
uöt32_t
 
	mTYPE
;

673 
__IO
 
uöt32_t
 
	mCTRL
;

674 
__IO
 
uöt32_t
 
	mRNR
;

675 
__IO
 
uöt32_t
 
	mRBAR
;

676 
__IO
 
uöt32_t
 
	mRASR
;

677 
__IO
 
uöt32_t
 
	mRBAR_A1
;

678 
__IO
 
uöt32_t
 
	mRASR_A1
;

679 
__IO
 
uöt32_t
 
	mRBAR_A2
;

680 
__IO
 
uöt32_t
 
	mRASR_A2
;

681 
__IO
 
uöt32_t
 
	mRBAR_A3
;

682 
__IO
 
uöt32_t
 
	mRASR_A3
;

683 } 
	tMPU_Ty≥
;

686 
	#MPU_TYPE_IREGION_Pos
 16

	)

687 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

689 
	#MPU_TYPE_DREGION_Pos
 8

	)

690 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

692 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

693 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
Ë

	)

696 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

697 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

699 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

700 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

702 
	#MPU_CTRL_ENABLE_Pos
 0

	)

703 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
Ë

	)

706 
	#MPU_RNR_REGION_Pos
 0

	)

707 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
Ë

	)

710 
	#MPU_RBAR_ADDR_Pos
 5

	)

711 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

713 
	#MPU_RBAR_VALID_Pos
 4

	)

714 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

716 
	#MPU_RBAR_REGION_Pos
 0

	)

717 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
Ë

	)

720 
	#MPU_RASR_ATTRS_Pos
 16

	)

721 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

723 
	#MPU_RASR_SRD_Pos
 8

	)

724 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

726 
	#MPU_RASR_SIZE_Pos
 1

	)

727 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

729 
	#MPU_RASR_ENABLE_Pos
 0

	)

730 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
Ë

	)

746 
__IO
 
uöt32_t
 
	mDHCSR
;

747 
__O
 
uöt32_t
 
	mDCRSR
;

748 
__IO
 
uöt32_t
 
	mDCRDR
;

749 
__IO
 
uöt32_t
 
	mDEMCR
;

750 } 
	tC‹eDebug_Ty≥
;

753 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16

	)

754 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

756 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25

	)

757 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

759 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

760 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

762 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19

	)

763 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

765 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18

	)

766 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

768 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17

	)

769 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

771 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16

	)

772 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

774 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

775 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

777 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3

	)

778 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

780 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2

	)

781 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

783 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1

	)

784 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

786 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

787 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
C‹eDebug_DHCSR_C_DEBUGEN_Pos
Ë

	)

790 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16

	)

791 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

793 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0

	)

794 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
C‹eDebug_DCRSR_REGSEL_Pos
Ë

	)

797 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24

	)

798 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

800 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19

	)

801 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

803 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18

	)

804 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

806 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17

	)

807 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

809 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16

	)

810 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

812 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10

	)

813 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

815 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9

	)

816 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

818 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8

	)

819 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

821 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7

	)

822 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

824 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6

	)

825 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

827 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

828 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

830 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4

	)

831 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

833 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0

	)

834 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CORERESET_Pos
Ë

	)

844 
	#SCS_BASE
 (0xE000E000ULË

	)

845 
	#ITM_BASE
 (0xE0000000ULË

	)

846 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

847 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

848 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

849 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

851 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

852 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

853 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

854 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

855 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

856 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

858 #i‡(
__MPU_PRESENT
 == 1)

859 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

860 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

896 
__INLINE
 
	$NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

898 
uöt32_t
 
ªg_vÆue
;

899 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07);

901 
ªg_vÆue
 = 
SCB
->
AIRCR
;

902 
ªg_vÆue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

903 
ªg_vÆue
 = (reg_value |

904 ((
uöt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

905 (
Pri‹ôyGroupTmp
 << 8));

906 
SCB
->
AIRCR
 = 
ªg_vÆue
;

907 
	}
}

917 
__INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôyGroupög
()

919  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
);

920 
	}
}

930 
__INLINE
 
	$NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

932 
NVIC
->
ISER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

933 
	}
}

943 
__INLINE
 
	$NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

945 
NVIC
->
ICER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

946 
	}
}

958 
__INLINE
 
uöt32_t
 
	$NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

960 ((
uöt32_t
Ë((
NVIC
->
ISPR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

961 
	}
}

971 
__INLINE
 
	$NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

973 
NVIC
->
ISPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

974 
	}
}

984 
__INLINE
 
	$NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

986 
NVIC
->
ICPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

987 
	}
}

997 
__INLINE
 
uöt32_t
 
	$NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

999 ((
uöt32_t
)((
NVIC
->
IABR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1000 
	}
}

1014 
__INLINE
 
	$NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1016 if(
IRQn
 < 0) {

1017 
SCB
->
SHP
[((
uöt32_t
)(
IRQn
Ë& 0xF)-4] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1019 
NVIC
->
IP
[(
uöt32_t
)(
IRQn
)] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1020 
	}
}

1035 
__INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1038 if(
IRQn
 < 0) {

1039 ((
uöt32_t
)(
SCB
->
SHP
[((uöt32_t)(
IRQn
Ë& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1041 ((
uöt32_t
)(
NVIC
->
IP
[(uöt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1042 
	}
}

1059 
__INLINE
 
uöt32_t
 
	$NVIC_EncodePri‹ôy
 (
uöt32_t
 
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1061 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1062 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1063 
uöt32_t
 
SubPri‹ôyBôs
;

1065 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1066 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1069 ((
Pªem±Pri‹ôy
 & ((1 << (
Pªem±Pri‹ôyBôs
)Ë- 1)Ë<< 
SubPri‹ôyBôs
) |

1070 ((
SubPri‹ôy
 & ((1 << (
SubPri‹ôyBôs
 )) - 1)))

1072 
	}
}

1089 
__INLINE
 
	$NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* 
pPªem±Pri‹ôy
, uöt32_t* 
pSubPri‹ôy
)

1091 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1092 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1093 
uöt32_t
 
SubPri‹ôyBôs
;

1095 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1096 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1098 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& ((1 << (
Pªem±Pri‹ôyBôs
)) - 1);

1099 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & ((1 << (
SubPri‹ôyBôs
 )) - 1);

1100 
	}
}

1107 
__INLINE
 
	$NVIC_Sy°emRe£t
()

1109 
	`__DSB
();

1111 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1112 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1113 
SCB_AIRCR_SYSRESETREQ_Msk
);

1114 
	`__DSB
();

1116 
	}
}

1128 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

1139 
__INLINE
 
uöt32_t
 
	$SysTick_C⁄fig
(
uöt32_t
 
ticks
)

1141 i‡(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1143 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1144 
	`NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1145 
SysTick
->
VAL
 = 0;

1146 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1147 
SysTick_CTRL_TICKINT_Msk
 |

1148 
SysTick_CTRL_ENABLE_Msk
;

1150 
	}
}

1164 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

1165 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1177 
__INLINE
 
uöt32_t
 
	$ITM_SídCh¨
 (
uöt32_t
 
ch
)

1179 i‡((
C‹eDebug
->
DEMCR
 & 
C‹eDebug_DEMCR_TRCENA_Msk
) &&

1180 (
ITM
->
TCR
 & 
ITM_TCR_ITMENA_Msk
) &&

1181 (
ITM
->
TER
 & (1UL << 0) ) )

1183 
ITM
->
PORT
[0].
u32
 == 0);

1184 
ITM
->
PORT
[0].
u8
 = (
uöt8_t
Ë
ch
;

1186  (
ch
);

1187 
	}
}

1199 
__INLINE
 
öt32_t
 
	$ITM_Re˚iveCh¨
 () {

1200 
öt32_t
 
ch
 = -1;

1202 i‡(
ITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
) {

1203 
ch
 = 
ITM_RxBuf„r
;

1204 
ITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

1207  (
ch
);

1208 
	}
}

1219 
__INLINE
 
öt32_t
 
	$ITM_CheckCh¨
 () {

1221 i‡(
ITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
) {

1226 
	}
}

1234 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\core_cm4.h

23 #i‡
deföed
 ( 
__ICCARM__
 )

24 #¥agm®
sy°em_ö˛ude


27 #ifde‡
__˝lu•lus


31 #i‚de‡
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

76 
	#__CM4_CMSIS_VERSION_MAIN
 (0x02Ë

	)

77 
	#__CM4_CMSIS_VERSION_SUB
 (0x10Ë

	)

78 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16Ë| 
__CM4_CMSIS_VERSION_SUB
Ë

	)

80 
	#__CORTEX_M
 (0x04Ë

	)

83 #i‡ 
deföed
 ( 
__CC_ARM
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
__ölöe


	)

87 #ñi‡
deföed
 ( 
__ICCARM__
 )

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
ölöe


	)

91 #ñi‡
deföed
 ( 
__GNUC__
 )

92 
	#__ASM
 
__asm


	)

93 
	#__INLINE
 
ölöe


	)

95 #ñi‡
deföed
 ( 
__TASKING__
 )

96 
	#__ASM
 
__asm


	)

97 
	#__INLINE
 
ölöe


	)

102 #i‡
deföed
 ( 
__CC_ARM
 )

103 #i‡
deföed
 
__TARGET_FPU_VFP


104 #i‡(
__FPU_PRESENT
 == 1)

105 
	#__FPU_USED
 1

	)

108 
	#__FPU_USED
 0

	)

111 
	#__FPU_USED
 0

	)

114 #ñi‡
deföed
 ( 
__ICCARM__
 )

115 #i‡
deföed
 
__ARMVFP__


116 #i‡(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #ñi‡
deföed
 ( 
__GNUC__
 )

127 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

128 #i‡(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #ñi‡
deföed
 ( 
__TASKING__
 )

140 
	#__FPU_USED
 0

	)

143 
	~<°döt.h
>

144 
	~<c‹e_cmIn°r.h
>

145 
	~<c‹e_cmFunc.h
>

146 
	~<c‹e_cm4_simd.h
>

150 #i‚de‡
__CMSIS_GENERIC


152 #i‚de‡
__CORE_CM4_H_DEPENDANT


153 
	#__CORE_CM4_H_DEPENDANT


	)

156 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


157 #i‚de‡
__CM4_REV


158 
	#__CM4_REV
 0x0000

	)

162 #i‚de‡
__FPU_PRESENT


163 
	#__FPU_PRESENT
 0

	)

167 #i‚de‡
__MPU_PRESENT


168 
	#__MPU_PRESENT
 0

	)

172 #i‚de‡
__NVIC_PRIO_BITS


173 
	#__NVIC_PRIO_BITS
 4

	)

177 #i‚de‡
__Víd‹_SysTickC⁄fig


178 
	#__Víd‹_SysTickC⁄fig
 0

	)

184 #ifde‡
__˝lu•lus


185 
	#__I
 vﬁ©ûê

	)

187 
	#__I
 vﬁ©ûêc⁄°

	)

189 
	#__O
 vﬁ©ûê

	)

190 
	#__IO
 vﬁ©ûê

	)

222 #i‡(
__CORTEX_M
 != 0x04)

223 
uöt32_t
 
_ª£rved0
:27;

225 
uöt32_t
 
_ª£rved0
:16;

226 
uöt32_t
 
GE
:4;

227 
uöt32_t
 
_ª£rved1
:7;

229 
uöt32_t
 
Q
:1;

230 
uöt32_t
 
V
:1;

231 
uöt32_t
 
C
:1;

232 
uöt32_t
 
Z
:1;

233 
uöt32_t
 
N
:1;

234 } 
b
;

235 
uöt32_t
 
w
;

236 } 
	tAPSR_Ty≥
;

245 
uöt32_t
 
ISR
:9;

246 
uöt32_t
 
_ª£rved0
:23;

247 } 
b
;

248 
uöt32_t
 
w
;

249 } 
	tIPSR_Ty≥
;

258 
uöt32_t
 
ISR
:9;

259 #i‡(
__CORTEX_M
 != 0x04)

260 
uöt32_t
 
_ª£rved0
:15;

262 
uöt32_t
 
_ª£rved0
:7;

263 
uöt32_t
 
GE
:4;

264 
uöt32_t
 
_ª£rved1
:4;

266 
uöt32_t
 
T
:1;

267 
uöt32_t
 
IT
:2;

268 
uöt32_t
 
Q
:1;

269 
uöt32_t
 
V
:1;

270 
uöt32_t
 
C
:1;

271 
uöt32_t
 
Z
:1;

272 
uöt32_t
 
N
:1;

273 } 
b
;

274 
uöt32_t
 
w
;

275 } 
	txPSR_Ty≥
;

284 
uöt32_t
 
nPRIV
:1;

285 
uöt32_t
 
SPSEL
:1;

286 
uöt32_t
 
FPCA
:1;

287 
uöt32_t
 
_ª£rved0
:29;

288 } 
b
;

289 
uöt32_t
 
w
;

290 } 
	tCONTROL_Ty≥
;

305 
__IO
 
uöt32_t
 
ISER
[8];

306 
uöt32_t
 
RESERVED0
[24];

307 
__IO
 
uöt32_t
 
ICER
[8];

308 
uöt32_t
 
RSERVED1
[24];

309 
__IO
 
uöt32_t
 
ISPR
[8];

310 
uöt32_t
 
RESERVED2
[24];

311 
__IO
 
uöt32_t
 
ICPR
[8];

312 
uöt32_t
 
RESERVED3
[24];

313 
__IO
 
uöt32_t
 
IABR
[8];

314 
uöt32_t
 
RESERVED4
[56];

315 
__IO
 
uöt8_t
 
IP
[240];

316 
uöt32_t
 
RESERVED5
[644];

317 
__O
 
uöt32_t
 
STIR
;

318 } 
	tNVIC_Ty≥
;

321 
	#NVIC_STIR_INTID_Pos
 0

	)

322 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
Ë

	)

337 
__I
 
uöt32_t
 
CPUID
;

338 
__IO
 
uöt32_t
 
ICSR
;

339 
__IO
 
uöt32_t
 
VTOR
;

340 
__IO
 
uöt32_t
 
AIRCR
;

341 
__IO
 
uöt32_t
 
SCR
;

342 
__IO
 
uöt32_t
 
CCR
;

343 
__IO
 
uöt8_t
 
SHP
[12];

344 
__IO
 
uöt32_t
 
SHCSR
;

345 
__IO
 
uöt32_t
 
CFSR
;

346 
__IO
 
uöt32_t
 
HFSR
;

347 
__IO
 
uöt32_t
 
DFSR
;

348 
__IO
 
uöt32_t
 
MMFAR
;

349 
__IO
 
uöt32_t
 
BFAR
;

350 
__IO
 
uöt32_t
 
AFSR
;

351 
__I
 
uöt32_t
 
PFR
[2];

352 
__I
 
uöt32_t
 
DFR
;

353 
__I
 
uöt32_t
 
ADR
;

354 
__I
 
uöt32_t
 
MMFR
[4];

355 
__I
 
uöt32_t
 
ISAR
[5];

356 
uöt32_t
 
RESERVED0
[5];

357 
__IO
 
uöt32_t
 
CPACR
;

358 } 
	tSCB_Ty≥
;

361 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

362 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

364 
	#SCB_CPUID_VARIANT_Pos
 20

	)

365 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

367 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

368 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

370 
	#SCB_CPUID_PARTNO_Pos
 4

	)

371 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

373 
	#SCB_CPUID_REVISION_Pos
 0

	)

374 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

377 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

378 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

380 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

381 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

383 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

384 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

386 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

387 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

389 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

390 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

392 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

393 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

395 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

396 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

398 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

399 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

401 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

402 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

404 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

405 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

412 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

413 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

418 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

419 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

421 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

422 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

424 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

427 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

430 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

431 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
Ë

	)

434 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

435 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

437 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

438 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

440 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

441 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

444 
	#SCB_CCR_STKALIGN_Pos
 9

	)

445 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

447 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

448 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

450 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

451 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

453 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

454 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

456 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

457 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

459 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

460 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
Ë

	)

463 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

464 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

466 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

469 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

472 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

475 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

478 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

481 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

484 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

485 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

487 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

488 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

490 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

491 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

493 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

494 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

496 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

497 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

499 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

502 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
Ë

	)

506 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

507 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

509 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

510 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

512 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

513 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
Ë

	)

516 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

517 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

519 
	#SCB_HFSR_FORCED_Pos
 30

	)

520 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

522 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

523 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

526 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

527 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

529 
	#SCB_DFSR_VCATCH_Pos
 3

	)

530 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

532 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

533 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

535 
	#SCB_DFSR_BKPT_Pos
 1

	)

536 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

538 
	#SCB_DFSR_HALTED_Pos
 0

	)

539 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
Ë

	)

554 
uöt32_t
 
RESERVED0
[1];

555 
__I
 
uöt32_t
 
ICTR
;

556 
__IO
 
uöt32_t
 
ACTLR
;

557 } 
	tSCnSCB_Ty≥
;

560 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

561 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
Ë

	)

564 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

565 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
Ë

	)

567 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

568 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
Ë

	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
Ë

	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
Ë

	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
Ë

	)

592 
__IO
 
uöt32_t
 
CTRL
;

593 
__IO
 
uöt32_t
 
LOAD
;

594 
__IO
 
uöt32_t
 
VAL
;

595 
__I
 
uöt32_t
 
CALIB
;

596 } 
	tSysTick_Ty≥
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

642 
__O
 union

644 
__O
 
uöt8_t
 
u8
;

645 
__O
 
uöt16_t
 
u16
;

646 
__O
 
uöt32_t
 
u32
;

647 } 
PORT
 [32];

648 
uöt32_t
 
RESERVED0
[864];

649 
__IO
 
uöt32_t
 
TER
;

650 
uöt32_t
 
RESERVED1
[15];

651 
__IO
 
uöt32_t
 
TPR
;

652 
uöt32_t
 
RESERVED2
[15];

653 
__IO
 
uöt32_t
 
TCR
;

654 } 
	tITM_Ty≥
;

657 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

658 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
Ë

	)

661 
	#ITM_TCR_BUSY_Pos
 23

	)

662 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

664 
	#ITM_TCR_Tø˚BusID_Pos
 16

	)

665 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

667 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

668 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

670 
	#ITM_TCR_TSPªsˇÀ_Pos
 8

	)

671 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

673 
	#ITM_TCR_SWOENA_Pos
 4

	)

674 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

676 
	#ITM_TCR_TXENA_Pos
 3

	)

677 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos
Ë

	)

679 
	#ITM_TCR_SYNCENA_Pos
 2

	)

680 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

682 
	#ITM_TCR_TSENA_Pos
 1

	)

683 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

685 
	#ITM_TCR_ITMENA_Pos
 0

	)

686 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
Ë

	)

691 #i‡(
__MPU_PRESENT
 == 1)

702 
__I
 
uöt32_t
 
TYPE
;

703 
__IO
 
uöt32_t
 
CTRL
;

704 
__IO
 
uöt32_t
 
RNR
;

705 
__IO
 
uöt32_t
 
RBAR
;

706 
__IO
 
uöt32_t
 
RASR
;

707 
__IO
 
uöt32_t
 
RBAR_A1
;

708 
__IO
 
uöt32_t
 
RASR_A1
;

709 
__IO
 
uöt32_t
 
RBAR_A2
;

710 
__IO
 
uöt32_t
 
RASR_A2
;

711 
__IO
 
uöt32_t
 
RBAR_A3
;

712 
__IO
 
uöt32_t
 
RASR_A3
;

713 } 
	tMPU_Ty≥
;

716 
	#MPU_TYPE_IREGION_Pos
 16

	)

717 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

719 
	#MPU_TYPE_DREGION_Pos
 8

	)

720 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

722 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

723 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
Ë

	)

726 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

727 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

729 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

730 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

732 
	#MPU_CTRL_ENABLE_Pos
 0

	)

733 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
Ë

	)

736 
	#MPU_RNR_REGION_Pos
 0

	)

737 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
Ë

	)

740 
	#MPU_RBAR_ADDR_Pos
 5

	)

741 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

743 
	#MPU_RBAR_VALID_Pos
 4

	)

744 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

746 
	#MPU_RBAR_REGION_Pos
 0

	)

747 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
Ë

	)

750 
	#MPU_RASR_ATTRS_Pos
 16

	)

751 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

753 
	#MPU_RASR_SRD_Pos
 8

	)

754 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

756 
	#MPU_RASR_SIZE_Pos
 1

	)

757 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

759 
	#MPU_RASR_ENABLE_Pos
 0

	)

760 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
Ë

	)

766 #i‡(
__FPU_PRESENT
 == 1)

777 
uöt32_t
 
RESERVED0
[1];

778 
__IO
 
uöt32_t
 
FPCCR
;

779 
__IO
 
uöt32_t
 
FPCAR
;

780 
__IO
 
uöt32_t
 
FPDSCR
;

781 
__I
 
uöt32_t
 
MVFR0
;

782 
__I
 
uöt32_t
 
MVFR1
;

783 } 
	tFPU_Ty≥
;

786 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

787 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
Ë

	)

789 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

790 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
Ë

	)

792 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

793 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
Ë

	)

795 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

796 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
Ë

	)

798 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

799 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
Ë

	)

801 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

802 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
Ë

	)

804 
	#FPU_FPCCR_THREAD_Pos
 3

	)

805 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
Ë

	)

807 
	#FPU_FPCCR_USER_Pos
 1

	)

808 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
Ë

	)

810 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

811 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos
Ë

	)

814 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

815 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
Ë

	)

818 
	#FPU_FPDSCR_AHP_Pos
 26

	)

819 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
Ë

	)

821 
	#FPU_FPDSCR_DN_Pos
 25

	)

822 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
Ë

	)

824 
	#FPU_FPDSCR_FZ_Pos
 24

	)

825 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
Ë

	)

827 
	#FPU_FPDSCR_RMode_Pos
 22

	)

828 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
Ë

	)

831 
	#FPU_MVFR0_FP_roundög_modes_Pos
 28

	)

832 
	#FPU_MVFR0_FP_roundög_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundög_modes_Pos
Ë

	)

834 
	#FPU_MVFR0_Sh‹t_ve˘‹s_Pos
 24

	)

835 
	#FPU_MVFR0_Sh‹t_ve˘‹s_Msk
 (0xFUL << 
FPU_MVFR0_Sh‹t_ve˘‹s_Pos
Ë

	)

837 
	#FPU_MVFR0_Squ¨e_roŸ_Pos
 20

	)

838 
	#FPU_MVFR0_Squ¨e_roŸ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¨e_roŸ_Pos
Ë

	)

840 
	#FPU_MVFR0_Divide_Pos
 16

	)

841 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
Ë

	)

843 
	#FPU_MVFR0_FP_ex˚p_å≠pög_Pos
 12

	)

844 
	#FPU_MVFR0_FP_ex˚p_å≠pög_Msk
 (0xFUL << 
FPU_MVFR0_FP_ex˚p_å≠pög_Pos
Ë

	)

846 
	#FPU_MVFR0_DoubÀ_¥ecisi⁄_Pos
 8

	)

847 
	#FPU_MVFR0_DoubÀ_¥ecisi⁄_Msk
 (0xFUL << 
FPU_MVFR0_DoubÀ_¥ecisi⁄_Pos
Ë

	)

849 
	#FPU_MVFR0_SögÀ_¥ecisi⁄_Pos
 4

	)

850 
	#FPU_MVFR0_SögÀ_¥ecisi⁄_Msk
 (0xFUL << 
FPU_MVFR0_SögÀ_¥ecisi⁄_Pos
Ë

	)

852 
	#FPU_MVFR0_A_SIMD_ªgi°îs_Pos
 0

	)

853 
	#FPU_MVFR0_A_SIMD_ªgi°îs_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_ªgi°îs_Pos
Ë

	)

856 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28

	)

857 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
Ë

	)

859 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

860 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
Ë

	)

862 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

863 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
Ë

	)

865 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

866 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos
Ë

	)

882 
__IO
 
uöt32_t
 
DHCSR
;

883 
__O
 
uöt32_t
 
DCRSR
;

884 
__IO
 
uöt32_t
 
DCRDR
;

885 
__IO
 
uöt32_t
 
DEMCR
;

886 } 
	tC‹eDebug_Ty≥
;

889 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16

	)

890 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

892 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25

	)

893 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

895 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

896 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

898 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19

	)

899 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

901 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18

	)

902 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

904 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17

	)

905 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

907 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16

	)

908 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

910 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

911 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

913 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3

	)

914 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

916 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2

	)

917 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

919 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1

	)

920 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

922 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

923 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
C‹eDebug_DHCSR_C_DEBUGEN_Pos
Ë

	)

926 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16

	)

927 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

929 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0

	)

930 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
C‹eDebug_DCRSR_REGSEL_Pos
Ë

	)

933 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24

	)

934 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

936 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19

	)

937 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

939 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18

	)

940 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

942 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17

	)

943 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

945 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16

	)

946 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

948 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10

	)

949 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

951 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9

	)

952 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

954 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8

	)

955 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

957 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7

	)

958 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

960 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6

	)

961 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

963 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

964 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

966 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4

	)

967 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

969 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0

	)

970 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CORERESET_Pos
Ë

	)

980 
	#SCS_BASE
 (0xE000E000ULË

	)

981 
	#ITM_BASE
 (0xE0000000ULË

	)

982 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

983 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

984 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

985 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

987 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

988 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

989 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

990 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

991 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

992 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

994 #i‡(
__MPU_PRESENT
 == 1)

995 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

996 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

999 #i‡(
__FPU_PRESENT
 == 1)

1000 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULË

	)

1001 
	#FPU
 ((
FPU_Ty≥
 *Ë
FPU_BASE
 )

	)

1037 
__INLINE
 
NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

1039 
uöt32_t
 
ªg_vÆue
;

1040 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07);

1042 
ªg_vÆue
 = 
SCB
->
AIRCR
;

1043 
ªg_vÆue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1044 
ªg_vÆue
 = (reg_value |

1045 ((
uöt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1046 (
Pri‹ôyGroupTmp
 << 8));

1047 
SCB
->
AIRCR
 = 
ªg_vÆue
;

1058 
__INLINE
 
uöt32_t
 
NVIC_GëPri‹ôyGroupög
()

1060  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
);

1071 
__INLINE
 
NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1074 
NVIC
->
ISER
[(
uöt32_t
)((
öt32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1085 
__INLINE
 
NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1087 
NVIC
->
ICER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1100 
__INLINE
 
uöt32_t
 
NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1102 ((
uöt32_t
Ë((
NVIC
->
ISPR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1113 
__INLINE
 
NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1115 
NVIC
->
ISPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1126 
__INLINE
 
NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1128 
NVIC
->
ICPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1139 
__INLINE
 
uöt32_t
 
NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

1141 ((
uöt32_t
)((
NVIC
->
IABR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1156 
__INLINE
 
NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1158 if(
IRQn
 < 0) {

1159 
SCB
->
SHP
[((
uöt32_t
)(
IRQn
Ë& 0xF)-4] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1161 
NVIC
->
IP
[(
uöt32_t
)(
IRQn
)] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1177 
__INLINE
 
uöt32_t
 
NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1180 if(
IRQn
 < 0) {

1181 ((
uöt32_t
)(
SCB
->
SHP
[((uöt32_t)(
IRQn
Ë& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1183 ((
uöt32_t
)(
NVIC
->
IP
[(uöt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1201 
__INLINE
 
uöt32_t
 
NVIC_EncodePri‹ôy
 (uöt32_à
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1203 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1204 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1205 
uöt32_t
 
SubPri‹ôyBôs
;

1207 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1208 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1211 ((
Pªem±Pri‹ôy
 & ((1 << (
Pªem±Pri‹ôyBôs
)Ë- 1)Ë<< 
SubPri‹ôyBôs
) |

1212 ((
SubPri‹ôy
 & ((1 << (
SubPri‹ôyBôs
 )) - 1)))

1231 
__INLINE
 
NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* 
pPªem±Pri‹ôy
, uöt32_t* 
pSubPri‹ôy
)

1233 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1234 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1235 
uöt32_t
 
SubPri‹ôyBôs
;

1237 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1238 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1240 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& ((1 << (
Pªem±Pri‹ôyBôs
)) - 1);

1241 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & ((1 << (
SubPri‹ôyBôs
 )) - 1);

1249 
__INLINE
 
NVIC_Sy°emRe£t
()

1251 
__DSB
();

1253 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1254 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1255 
SCB_AIRCR_SYSRESETREQ_Msk
);

1256 
__DSB
();

1270 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

1281 
__INLINE
 
uöt32_t
 
SysTick_C⁄fig
(uöt32_à
ticks
)

1283 i‡(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1285 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1286 
NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1287 
SysTick
->
VAL
 = 0;

1288 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1289 
SysTick_CTRL_TICKINT_Msk
 |

1290 
SysTick_CTRL_ENABLE_Msk
;

1306 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

1307 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1319 
__INLINE
 
uöt32_t
 
ITM_SídCh¨
 (uöt32_à
ch
)

1321 i‡((
	gC‹eDebug
->
	gDEMCR
 & 
	gC‹eDebug_DEMCR_TRCENA_Msk
) &&

1322 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1323 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1325 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1326 
	gITM
->
	gPORT
[0].
	gu8
 = (
uöt8_t
Ë
ch
;

1328  (
	gch
);

1341 
__INLINE
 
öt32_t
 
ITM_Re˚iveCh¨
 () {

1342 
öt32_t
 
	gch
 = -1;

1344 i‡(
	gITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
) {

1345 
ch
 = 
ITM_RxBuf„r
;

1346 
	gITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

1349  (
	gch
);

1361 
__INLINE
 
öt32_t
 
ITM_CheckCh¨
 () {

1363 i‡(
	gITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
) {

1376 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\core_cm4_simd.h

24 #ifde‡
__˝lu•lus


28 #i‚de‡
__CORE_CM4_SIMD_H


29 
	#__CORE_CM4_SIMD_H


	)

43 #i‡ 
deföed
 ( 
__CC_ARM
 )

47 
	#__SADD8
 
__ßdd8


	)

48 
	#__QADD8
 
__qadd8


	)

49 
	#__SHADD8
 
__shadd8


	)

50 
	#__UADD8
 
__uadd8


	)

51 
	#__UQADD8
 
__uqadd8


	)

52 
	#__UHADD8
 
__uhadd8


	)

53 
	#__SSUB8
 
__ssub8


	)

54 
	#__QSUB8
 
__qsub8


	)

55 
	#__SHSUB8
 
__shsub8


	)

56 
	#__USUB8
 
__usub8


	)

57 
	#__UQSUB8
 
__uqsub8


	)

58 
	#__UHSUB8
 
__uhsub8


	)

59 
	#__SADD16
 
__ßdd16


	)

60 
	#__QADD16
 
__qadd16


	)

61 
	#__SHADD16
 
__shadd16


	)

62 
	#__UADD16
 
__uadd16


	)

63 
	#__UQADD16
 
__uqadd16


	)

64 
	#__UHADD16
 
__uhadd16


	)

65 
	#__SSUB16
 
__ssub16


	)

66 
	#__QSUB16
 
__qsub16


	)

67 
	#__SHSUB16
 
__shsub16


	)

68 
	#__USUB16
 
__usub16


	)

69 
	#__UQSUB16
 
__uqsub16


	)

70 
	#__UHSUB16
 
__uhsub16


	)

71 
	#__SASX
 
__ßsx


	)

72 
	#__QASX
 
__qasx


	)

73 
	#__SHASX
 
__shasx


	)

74 
	#__UASX
 
__uasx


	)

75 
	#__UQASX
 
__uqasx


	)

76 
	#__UHASX
 
__uhasx


	)

77 
	#__SSAX
 
__sßx


	)

78 
	#__QSAX
 
__qßx


	)

79 
	#__SHSAX
 
__shßx


	)

80 
	#__USAX
 
__ußx


	)

81 
	#__UQSAX
 
__uqßx


	)

82 
	#__UHSAX
 
__uhßx


	)

83 
	#__USAD8
 
__ußd8


	)

84 
	#__USADA8
 
__ußda8


	)

85 
	#__SSAT16
 
__sßt16


	)

86 
	#__USAT16
 
__ußt16


	)

87 
	#__UXTB16
 
__uxtb16


	)

88 
	#__UXTAB16
 
__uxèb16


	)

89 
	#__SXTB16
 
__sxtb16


	)

90 
	#__SXTAB16
 
__sxèb16


	)

91 
	#__SMUAD
 
__smuad


	)

92 
	#__SMUADX
 
__smuadx


	)

93 
	#__SMLAD
 
__smœd


	)

94 
	#__SMLADX
 
__smœdx


	)

95 
	#__SMLALD
 
__smœld


	)

96 
	#__SMLALDX
 
__smœldx


	)

97 
	#__SMUSD
 
__smusd


	)

98 
	#__SMUSDX
 
__smusdx


	)

99 
	#__SMLSD
 
__smlsd


	)

100 
	#__SMLSDX
 
__smlsdx


	)

101 
	#__SMLSLD
 
__sml¶d


	)

102 
	#__SMLSLDX
 
__sml¶dx


	)

103 
	#__SEL
 
__£l


	)

104 
	#__QADD
 
__qadd


	)

105 
	#__QSUB
 
__qsub


	)

107 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
Ë–((((
uöt32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

108 ((((
uöt32_t
)(
ARG2
)Ë<< (
ARG3
)Ë& 0xFFFF0000ULË)

	)

110 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
Ë–((((
uöt32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

111 ((((
uöt32_t
)(
ARG2
)Ë>> (
ARG3
)Ë& 0x0000FFFFULË)

	)

118 #ñi‡
deföed
 ( 
__ICCARM__
 )

121 
	~<cmsis_ür.h
>

190 #ñi‡
deföed
 ( 
__GNUC__
 )

194 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

196 
uöt32_t
 
ªsu…
;

198 
__ASM
 vﬁ©ûê("ßdd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

199 (
ªsu…
);

200 
	}
}

202 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

204 
uöt32_t
 
ªsu…
;

206 
__ASM
 vﬁ©ûê("qadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

207 (
ªsu…
);

208 
	}
}

210 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SHADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

212 
uöt32_t
 
ªsu…
;

214 
__ASM
 vﬁ©ûê("shadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

215 (
ªsu…
);

216 
	}
}

218 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

220 
uöt32_t
 
ªsu…
;

222 
__ASM
 vﬁ©ûê("uadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

223 (
ªsu…
);

224 
	}
}

226 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UQADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

228 
uöt32_t
 
ªsu…
;

230 
__ASM
 vﬁ©ûê("uqadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

231 (
ªsu…
);

232 
	}
}

234 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UHADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

236 
uöt32_t
 
ªsu…
;

238 
__ASM
 vﬁ©ûê("uhadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

239 (
ªsu…
);

240 
	}
}

243 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

245 
uöt32_t
 
ªsu…
;

247 
__ASM
 vﬁ©ûê("ssub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

248 (
ªsu…
);

249 
	}
}

251 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

253 
uöt32_t
 
ªsu…
;

255 
__ASM
 vﬁ©ûê("qsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

256 (
ªsu…
);

257 
	}
}

259 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SHSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

261 
uöt32_t
 
ªsu…
;

263 
__ASM
 vﬁ©ûê("shsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

264 (
ªsu…
);

265 
	}
}

267 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__USUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

269 
uöt32_t
 
ªsu…
;

271 
__ASM
 vﬁ©ûê("usub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

272 (
ªsu…
);

273 
	}
}

275 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UQSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

277 
uöt32_t
 
ªsu…
;

279 
__ASM
 vﬁ©ûê("uqsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

280 (
ªsu…
);

281 
	}
}

283 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UHSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

285 
uöt32_t
 
ªsu…
;

287 
__ASM
 vﬁ©ûê("uhsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

288 (
ªsu…
);

289 
	}
}

292 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

294 
uöt32_t
 
ªsu…
;

296 
__ASM
 vﬁ©ûê("ßdd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

297 (
ªsu…
);

298 
	}
}

300 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

302 
uöt32_t
 
ªsu…
;

304 
__ASM
 vﬁ©ûê("qadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

305 (
ªsu…
);

306 
	}
}

308 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SHADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

310 
uöt32_t
 
ªsu…
;

312 
__ASM
 vﬁ©ûê("shadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

313 (
ªsu…
);

314 
	}
}

316 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

318 
uöt32_t
 
ªsu…
;

320 
__ASM
 vﬁ©ûê("uadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

321 (
ªsu…
);

322 
	}
}

324 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UQADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

326 
uöt32_t
 
ªsu…
;

328 
__ASM
 vﬁ©ûê("uqadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

329 (
ªsu…
);

330 
	}
}

332 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UHADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

334 
uöt32_t
 
ªsu…
;

336 
__ASM
 vﬁ©ûê("uhadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

337 (
ªsu…
);

338 
	}
}

340 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

342 
uöt32_t
 
ªsu…
;

344 
__ASM
 vﬁ©ûê("ssub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

345 (
ªsu…
);

346 
	}
}

348 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

350 
uöt32_t
 
ªsu…
;

352 
__ASM
 vﬁ©ûê("qsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

353 (
ªsu…
);

354 
	}
}

356 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SHSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

358 
uöt32_t
 
ªsu…
;

360 
__ASM
 vﬁ©ûê("shsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

361 (
ªsu…
);

362 
	}
}

364 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__USUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

366 
uöt32_t
 
ªsu…
;

368 
__ASM
 vﬁ©ûê("usub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

369 (
ªsu…
);

370 
	}
}

372 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UQSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

374 
uöt32_t
 
ªsu…
;

376 
__ASM
 vﬁ©ûê("uqsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

377 (
ªsu…
);

378 
	}
}

380 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UHSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

382 
uöt32_t
 
ªsu…
;

384 
__ASM
 vﬁ©ûê("uhsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

385 (
ªsu…
);

386 
	}
}

388 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

390 
uöt32_t
 
ªsu…
;

392 
__ASM
 vﬁ©ûê("ßsx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

393 (
ªsu…
);

394 
	}
}

396 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

398 
uöt32_t
 
ªsu…
;

400 
__ASM
 vﬁ©ûê("qasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

401 (
ªsu…
);

402 
	}
}

404 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SHASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

406 
uöt32_t
 
ªsu…
;

408 
__ASM
 vﬁ©ûê("shasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

409 (
ªsu…
);

410 
	}
}

412 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

414 
uöt32_t
 
ªsu…
;

416 
__ASM
 vﬁ©ûê("uasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

417 (
ªsu…
);

418 
	}
}

420 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UQASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

422 
uöt32_t
 
ªsu…
;

424 
__ASM
 vﬁ©ûê("uqasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

425 (
ªsu…
);

426 
	}
}

428 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UHASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

430 
uöt32_t
 
ªsu…
;

432 
__ASM
 vﬁ©ûê("uhasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

433 (
ªsu…
);

434 
	}
}

436 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

438 
uöt32_t
 
ªsu…
;

440 
__ASM
 vﬁ©ûê("sßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

441 (
ªsu…
);

442 
	}
}

444 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

446 
uöt32_t
 
ªsu…
;

448 
__ASM
 vﬁ©ûê("qßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

449 (
ªsu…
);

450 
	}
}

452 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SHSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

454 
uöt32_t
 
ªsu…
;

456 
__ASM
 vﬁ©ûê("shßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

457 (
ªsu…
);

458 
	}
}

460 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__USAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

462 
uöt32_t
 
ªsu…
;

464 
__ASM
 vﬁ©ûê("ußx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

465 (
ªsu…
);

466 
	}
}

468 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UQSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

470 
uöt32_t
 
ªsu…
;

472 
__ASM
 vﬁ©ûê("uqßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

473 (
ªsu…
);

474 
	}
}

476 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UHSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

478 
uöt32_t
 
ªsu…
;

480 
__ASM
 vﬁ©ûê("uhßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

481 (
ªsu…
);

482 
	}
}

484 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__USAD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

486 
uöt32_t
 
ªsu…
;

488 
__ASM
 vﬁ©ûê("ußd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

489 (
ªsu…
);

490 
	}
}

492 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__USADA8
(
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

494 
uöt32_t
 
ªsu…
;

496 
__ASM
 vﬁ©ûê("ußda8 %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

497 (
ªsu…
);

498 
	}
}

500 
	#__SSAT16
(
ARG1
,
ARG2
) \

502 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

503 
	`__ASM
 ("sßt16 %0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

504 
__RES
; \

505 })

	)

507 
	#__USAT16
(
ARG1
,
ARG2
) \

509 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

510 
	`__ASM
 ("ußt16 %0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

511 
__RES
; \

512 })

	)

514 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UXTB16
(
uöt32_t
 
›1
)

516 
uöt32_t
 
ªsu…
;

518 
__ASM
 vﬁ©ûê("uxtb16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
›1
));

519 (
ªsu…
);

520 
	}
}

522 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__UXTAB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

524 
uöt32_t
 
ªsu…
;

526 
__ASM
 vﬁ©ûê("uxèb16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

527 (
ªsu…
);

528 
	}
}

530 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SXTB16
(
uöt32_t
 
›1
)

532 
uöt32_t
 
ªsu…
;

534 
__ASM
 vﬁ©ûê("sxtb16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
›1
));

535 (
ªsu…
);

536 
	}
}

538 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SXTAB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

540 
uöt32_t
 
ªsu…
;

542 
__ASM
 vﬁ©ûê("sxèb16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

543 (
ªsu…
);

544 
	}
}

546 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMUAD
 (
uöt32_t
 
›1
, uöt32_à
›2
)

548 
uöt32_t
 
ªsu…
;

550 
__ASM
 vﬁ©ûê("smuad %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

551 (
ªsu…
);

552 
	}
}

554 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMUADX
 (
uöt32_t
 
›1
, uöt32_à
›2
)

556 
uöt32_t
 
ªsu…
;

558 
__ASM
 vﬁ©ûê("smuadx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

559 (
ªsu…
);

560 
	}
}

562 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMLAD
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

564 
uöt32_t
 
ªsu…
;

566 
__ASM
 vﬁ©ûê("smœd %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

567 (
ªsu…
);

568 
	}
}

570 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMLADX
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

572 
uöt32_t
 
ªsu…
;

574 
__ASM
 vﬁ©ûê("smœdx %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

575 (
ªsu…
);

576 
	}
}

578 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
) \

580 
uöt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (uöt32_t)((
uöt64_t
)(
ARG3
Ë>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

581 
__ASM
 vﬁ©ûê("smœld %0, %1, %2, %3" : "Ù" (
__ARG3_L
), "Ù" (
__ARG3_H
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

582 (
uöt64_t
)(((uöt64_t)
__ARG3_H
 << 32Ë| 
__ARG3_L
); \

583 })

	)

585 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
) \

587 
uöt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (uöt32_t)((
uöt64_t
)(
ARG3
Ë>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

588 
__ASM
 vﬁ©ûê("smœldx %0, %1, %2, %3" : "Ù" (
__ARG3_L
), "Ù" (
__ARG3_H
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

589 (
uöt64_t
)(((uöt64_t)
__ARG3_H
 << 32Ë| 
__ARG3_L
); \

590 })

	)

592 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMUSD
 (
uöt32_t
 
›1
, uöt32_à
›2
)

594 
uöt32_t
 
ªsu…
;

596 
__ASM
 vﬁ©ûê("smusd %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

597 (
ªsu…
);

598 
	}
}

600 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMUSDX
 (
uöt32_t
 
›1
, uöt32_à
›2
)

602 
uöt32_t
 
ªsu…
;

604 
__ASM
 vﬁ©ûê("smusdx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

605 (
ªsu…
);

606 
	}
}

608 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMLSD
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

610 
uöt32_t
 
ªsu…
;

612 
__ASM
 vﬁ©ûê("smlsd %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

613 (
ªsu…
);

614 
	}
}

616 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SMLSDX
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

618 
uöt32_t
 
ªsu…
;

620 
__ASM
 vﬁ©ûê("smlsdx %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

621 (
ªsu…
);

622 
	}
}

624 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
) \

626 
uöt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (uöt32_t)((
ARG3
Ë>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

627 
__ASM
 vﬁ©ûê("sml¶d %0, %1, %2, %3" : "Ù" (
__ARG3_L
), "Ù" (
__ARG3_H
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

628 (
uöt64_t
)(((uöt64_t)
__ARG3_H
 << 32Ë| 
__ARG3_L
); \

629 })

	)

631 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
) \

633 
uöt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (uöt32_t)((
ARG3
Ë>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

634 
__ASM
 vﬁ©ûê("sml¶dx %0, %1, %2, %3" : "Ù" (
__ARG3_L
), "Ù" (
__ARG3_H
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

635 (
uöt64_t
)(((uöt64_t)
__ARG3_H
 << 32Ë| 
__ARG3_L
); \

636 })

	)

638 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__SEL
 (
uöt32_t
 
›1
, uöt32_à
›2
)

640 
uöt32_t
 
ªsu…
;

642 
__ASM
 vﬁ©ûê("£»%0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

643 (
ªsu…
);

644 
	}
}

646 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QADD
(
uöt32_t
 
›1
, uöt32_à
›2
)

648 
uöt32_t
 
ªsu…
;

650 
__ASM
 vﬁ©ûê("qadd %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

651 (
ªsu…
);

652 
	}
}

654 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__QSUB
(
uöt32_t
 
›1
, uöt32_à
›2
)

656 
uöt32_t
 
ªsu…
;

658 
__ASM
 vﬁ©ûê("qsub %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

659 (
ªsu…
);

660 
	}
}

662 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

664 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

665 
	`__ASM
 ("pkhbà%0, %1, %2,Ü¶ %3" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

666 
__RES
; \

667 })

	)

669 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

671 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

672 i‡(
ARG3
 == 0) \

673 
	`__ASM
 ("pkhtb %0, %1, %2" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
) ); \

675 
	`__ASM
 ("pkhtb %0, %1, %2,á§ %3" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

676 
__RES
; \

677 })

	)

683 #ñi‡
deföed
 ( 
__TASKING__
 )

699 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\core_cmFunc.h

24 #i‚de‡
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i‡ 
deföed
 ( 
__CC_ARM
 )

37 #i‡(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

52 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

53 (
__ªgC⁄åﬁ
);

54 
	}
}

63 
__INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

65 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

66 
__ªgC⁄åﬁ
 = 
c⁄åﬁ
;

67 
	}
}

76 
__INLINE
 
uöt32_t
 
	$__gë_IPSR
()

78 
uöt32_t
 
__ªgIPSR
 
	`__ASM
("ipsr");

79 (
__ªgIPSR
);

80 
	}
}

89 
__INLINE
 
uöt32_t
 
	$__gë_APSR
()

91 
uöt32_t
 
__ªgAPSR
 
	`__ASM
("apsr");

92 (
__ªgAPSR
);

93 
	}
}

102 
__INLINE
 
uöt32_t
 
	$__gë_xPSR
()

104 
uöt32_t
 
__ªgXPSR
 
	`__ASM
("xpsr");

105 (
__ªgXPSR
);

106 
	}
}

115 
__INLINE
 
uöt32_t
 
	$__gë_PSP
()

117 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

118 (
__ªgPro˚ssSèckPoöãr
);

119 
	}
}

128 
__INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

130 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

131 
__ªgPro˚ssSèckPoöãr
 = 
t›OfProcSèck
;

132 
	}
}

141 
__INLINE
 
uöt32_t
 
	$__gë_MSP
()

143 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

144 (
__ªgMaöSèckPoöãr
);

145 
	}
}

154 
__INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

156 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

157 
__ªgMaöSèckPoöãr
 = 
t›OfMaöSèck
;

158 
	}
}

167 
__INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

169 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

170 (
__ªgPriMask
);

171 
	}
}

180 
__INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

182 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

183 
__ªgPriMask
 = (
¥iMask
);

184 
	}
}

187 #i‡ (
__CORTEX_M
 >= 0x03)

194 
	#__íabÀ_Áu…_úq
 
__íabÀ_fiq


	)

202 
	#__dißbÀ_Áu…_úq
 
__dißbÀ_fiq


	)

211 
__INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

213 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

214 (
__ªgBa£Pri
);

215 
	}
}

224 
__INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
ba£Pri
)

226 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

227 
__ªgBa£Pri
 = (
ba£Pri
 & 0xff);

228 
	}
}

237 
__INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

239 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

240 (
__ªgFau…Mask
);

241 
	}
}

250 
__INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

252 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

253 
__ªgFau…Mask
 = (
Áu…Mask
 & (
uöt32_t
)1);

254 
	}
}

259 #i‡ (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

269 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

270 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

271 (
__ªgÂs¸
);

275 
	}
}

284 
__INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

286 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

287 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

288 
__ªgÂs¸
 = (
Âs¸
);

290 
	}
}

295 #ñi‡
deföed
 ( 
__ICCARM__
 )

298 
	~<cmsis_ür.h
>

300 #ñi‡
deföed
 ( 
__GNUC__
 )

308 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__íabÀ_úq
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__dißbÀ_úq
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

333 
uöt32_t
 
ªsu…
;

335 
__ASM
 vﬁ©ûê("MRS %0, c⁄åﬁ" : "Ù" (
ªsu…
) );

336 (
ªsu…
);

337 
	}
}

346 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

348 
__ASM
 vﬁ©ûê("MSR c⁄åﬁ, %0" : : "r" (
c⁄åﬁ
) );

349 
	}
}

358 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_IPSR
()

360 
uöt32_t
 
ªsu…
;

362 
__ASM
 vﬁ©ûê("MRS %0, ip§" : "Ù" (
ªsu…
) );

363 (
ªsu…
);

364 
	}
}

373 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_APSR
()

375 
uöt32_t
 
ªsu…
;

377 
__ASM
 vﬁ©ûê("MRS %0,áp§" : "Ù" (
ªsu…
) );

378 (
ªsu…
);

379 
	}
}

388 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_xPSR
()

390 
uöt32_t
 
ªsu…
;

392 
__ASM
 vﬁ©ûê("MRS %0, xp§" : "Ù" (
ªsu…
) );

393 (
ªsu…
);

394 
	}
}

403 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_PSP
()

405 
uöt32_t
 
ªsu…
;

407 
__ASM
 vﬁ©ûê("MRS %0,Ö•\n" : "Ù" (
ªsu…
) );

408 (
ªsu…
);

409 
	}
}

418 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

420 
__ASM
 vﬁ©ûê("MSRÖ•, %0\n" : : "r" (
t›OfProcSèck
) );

421 
	}
}

430 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_MSP
()

432 
uöt32_t
 
ªsu…
;

434 
__ASM
 vﬁ©ûê("MRS %0, m•\n" : "Ù" (
ªsu…
) );

435 (
ªsu…
);

436 
	}
}

445 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

447 
__ASM
 vﬁ©ûê("MSR m•, %0\n" : : "r" (
t›OfMaöSèck
) );

448 
	}
}

457 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

459 
uöt32_t
 
ªsu…
;

461 
__ASM
 vﬁ©ûê("MRS %0,Örimask" : "Ù" (
ªsu…
) );

462 (
ªsu…
);

463 
	}
}

472 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

474 
__ASM
 vﬁ©ûê("MSRÖrimask, %0" : : "r" (
¥iMask
) );

475 
	}
}

478 #i‡ (
__CORTEX_M
 >= 0x03)

485 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__íabÀ_Áu…_úq
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__dißbÀ_Áu…_úq
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

510 
uöt32_t
 
ªsu…
;

512 
__ASM
 vﬁ©ûê("MRS %0, ba£¥i_max" : "Ù" (
ªsu…
) );

513 (
ªsu…
);

514 
	}
}

523 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
vÆue
)

525 
__ASM
 vﬁ©ûê("MSR ba£¥i, %0" : : "r" (
vÆue
) );

526 
	}
}

535 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

537 
uöt32_t
 
ªsu…
;

539 
__ASM
 vﬁ©ûê("MRS %0, fau…mask" : "Ù" (
ªsu…
) );

540 (
ªsu…
);

541 
	}
}

550 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

552 
__ASM
 vﬁ©ûê("MSR fau…mask, %0" : : "r" (
Áu…Mask
) );

553 
	}
}

558 #i‡ (
__CORTEX_M
 == 0x04)

566 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

568 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

569 
uöt32_t
 
ªsu…
;

571 
__ASM
 vﬁ©ûê("VMRS %0, fps¸" : "Ù" (
ªsu…
) );

572 (
ªsu…
);

576 
	}
}

585 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

587 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

588 
__ASM
 vﬁ©ûê("VMSR fps¸, %0" : : "r" (
Âs¸
) );

590 
	}
}

595 #ñi‡
deföed
 ( 
__TASKING__
 )

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\core_cmInstr.h

24 #i‚de‡
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i‡ 
deföed
 ( 
__CC_ARM
 )

37 #i‡(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n›


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w„


	)

69 
	#__SEV
 
__£v


	)

78 
	#__ISB
(Ë
	`__isb
(0xF)

	)

86 
	#__DSB
(Ë
	`__dsb
(0xF)

	)

94 
	#__DMB
(Ë
	`__dmb
(0xF)

	)

104 
	#__REV
 
__ªv


	)

114 
__INLINE
 
__ASM
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

116 
ªv16
 
r0
,Ñ0

117 
bx
 
Ã


118 
	}
}

128 
__INLINE
 
__ASM
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

130 
ªvsh
 
r0
,Ñ0

131 
bx
 
Ã


132 
	}
}

135 #i‡ (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rbô


	)

154 
	#__LDREXB
(
±r
Ë((
uöt8_t
 ) 
	`__ldªx
’å))

	)

164 
	#__LDREXH
(
±r
Ë((
uöt16_t
Ë
	`__ldªx
’å))

	)

174 
	#__LDREXW
(
±r
Ë((
uöt32_t
 ) 
	`__ldªx
’å))

	)

186 
	#__STREXB
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

198 
	#__STREXH
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

210 
	#__STREXW
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

218 
	#__CLREX
 
__˛ªx


	)

229 
	#__SSAT
 
__sßt


	)

240 
	#__USAT
 
__ußt


	)

250 
	#__CLZ
 
__˛z


	)

256 #ñi‡
deföed
 ( 
__ICCARM__
 )

259 
	~<cmsis_ür.h
>

262 #ñi‡
deföed
 ( 
__GNUC__
 )

269 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__REV
(
uöt32_t
 
vÆue
)

350 
uöt32_t
 
ªsu…
;

352 
__ASM
 vﬁ©ûê("ªv %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

353 (
ªsu…
);

354 
	}
}

364 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

366 
uöt32_t
 
ªsu…
;

368 
__ASM
 vﬁ©ûê("ªv16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

369 (
ªsu…
);

370 
	}
}

380 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

382 
uöt32_t
 
ªsu…
;

384 
__ASM
 vﬁ©ûê("ªvsh %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

385 (
ªsu…
);

386 
	}
}

389 #i‡ (
__CORTEX_M
 >= 0x03)

398 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__RBIT
(
uöt32_t
 
vÆue
)

400 
uöt32_t
 
ªsu…
;

402 
__ASM
 vﬁ©ûê("rbô %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

403 (
ªsu…
);

404 
	}
}

414 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt8_t
 
	$__LDREXB
(vﬁ©ûê
uöt8_t
 *
addr
)

416 
uöt8_t
 
ªsu…
;

418 
__ASM
 vﬁ©ûê("ldªxb %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

419 (
ªsu…
);

420 
	}
}

430 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt16_t
 
	$__LDREXH
(vﬁ©ûê
uöt16_t
 *
addr
)

432 
uöt16_t
 
ªsu…
;

434 
__ASM
 vﬁ©ûê("ldªxh %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

435 (
ªsu…
);

436 
	}
}

446 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__LDREXW
(vﬁ©ûê
uöt32_t
 *
addr
)

448 
uöt32_t
 
ªsu…
;

450 
__ASM
 vﬁ©ûê("ldªx %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

451 (
ªsu…
);

452 
	}
}

464 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__STREXB
(
uöt8_t
 
vÆue
, vﬁ©ûêuöt8_à*
addr
)

466 
uöt32_t
 
ªsu…
;

468 
__ASM
 vﬁ©ûê("°ªxb %0, %2, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

469 (
ªsu…
);

470 
	}
}

482 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__STREXH
(
uöt16_t
 
vÆue
, vﬁ©ûêuöt16_à*
addr
)

484 
uöt32_t
 
ªsu…
;

486 
__ASM
 vﬁ©ûê("°ªxh %0, %2, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

487 (
ªsu…
);

488 
	}
}

500 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__STREXW
(
uöt32_t
 
vÆue
, vﬁ©ûêuöt32_à*
addr
)

502 
uöt32_t
 
ªsu…
;

504 
__ASM
 vﬁ©ûê("°ªx %0, %2, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

505 (
ªsu…
);

506 
	}
}

514 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("sßà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("ußà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt8_t
 
	$__CLZ
(
uöt32_t
 
vÆue
)

561 
uöt8_t
 
ªsu…
;

563 
__ASM
 vﬁ©ûê("˛z %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

564 (
ªsu…
);

565 
	}
}

572 #ñi‡
deföed
 ( 
__TASKING__
 )

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\misc.h

30 #i‚de‡
__MISC_H


31 
	#__MISC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt8_t
 
NVIC_IRQCh™√l
;

61 
uöt8_t
 
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
;

66 
uöt8_t
 
NVIC_IRQCh™√lSubPri‹ôy
;

71 
Fun˘i⁄ÆSèã
 
NVIC_IRQCh™√lCmd
;

74 } 
	tNVIC_InôTy≥Def
;

86 
	#NVIC_Ve˘Tab_RAM
 ((
uöt32_t
)0x20000000)

	)

87 
	#NVIC_Ve˘Tab_FLASH
 ((
uöt32_t
)0x08000000)

	)

88 
	#IS_NVIC_VECTTAB
(
VECTTAB
Ë(((VECTTABË=
NVIC_Ve˘Tab_RAM
) || \

89 ((
VECTTAB
Ë=
NVIC_Ve˘Tab_FLASH
))

	)

98 
	#NVIC_LP_SEVONPEND
 ((
uöt8_t
)0x10)

	)

99 
	#NVIC_LP_SLEEPDEEP
 ((
uöt8_t
)0x04)

	)

100 
	#NVIC_LP_SLEEPONEXIT
 ((
uöt8_t
)0x02)

	)

101 
	#IS_NVIC_LP
(
LP
Ë(((LPË=
NVIC_LP_SEVONPEND
) || \

102 ((
LP
Ë=
NVIC_LP_SLEEPDEEP
) || \

103 ((
LP
Ë=
NVIC_LP_SLEEPONEXIT
))

	)

112 
	#NVIC_Pri‹ôyGroup_0
 ((
uöt32_t
)0x700Ë

	)

114 
	#NVIC_Pri‹ôyGroup_1
 ((
uöt32_t
)0x600Ë

	)

116 
	#NVIC_Pri‹ôyGroup_2
 ((
uöt32_t
)0x500Ë

	)

118 
	#NVIC_Pri‹ôyGroup_3
 ((
uöt32_t
)0x400Ë

	)

120 
	#NVIC_Pri‹ôyGroup_4
 ((
uöt32_t
)0x300Ë

	)

123 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
Ë(((GROUPË=
NVIC_Pri‹ôyGroup_0
) || \

124 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_1
) || \

125 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_2
) || \

126 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_3
) || \

127 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_4
))

	)

129 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x10)

	)

131 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x10)

	)

133 
	#IS_NVIC_OFFSET
(
OFFSET
Ë((OFFSETË< 0x000FFFFF)

	)

143 
	#SysTick_CLKSour˚_HCLK_Div8
 ((
uöt32_t
)0xFFFFFFFB)

	)

144 
	#SysTick_CLKSour˚_HCLK
 ((
uöt32_t
)0x00000004)

	)

145 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
SysTick_CLKSour˚_HCLK
) || \

146 ((
SOURCE
Ë=
SysTick_CLKSour˚_HCLK_Div8
))

	)

158 
NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
);

159 
NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
);

160 
NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
);

161 
NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

162 
SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
);

164 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_adc.h

30 #i‚de‡
__STM32F4xx_ADC_H


31 
	#__STM32F4xx_ADC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
ADC_Resﬁuti⁄
;

57 
Fun˘i⁄ÆSèã
 
ADC_SˇnC⁄vMode
;

61 
Fun˘i⁄ÆSèã
 
ADC_C⁄töuousC⁄vMode
;

64 
uöt32_t
 
ADC_Exã∫ÆTrigC⁄vEdge
;

68 
uöt32_t
 
ADC_Exã∫ÆTrigC⁄v
;

72 
uöt32_t
 
ADC_D©aAlign
;

75 
uöt8_t
 
ADC_NbrOfC⁄vîsi⁄
;

79 }
	tADC_InôTy≥Def
;

86 
uöt32_t
 
ADC_Mode
;

89 
uöt32_t
 
ADC_PªsˇÀr
;

92 
uöt32_t
 
ADC_DMAAc˚ssMode
;

96 
uöt32_t
 
ADC_TwoSam∂ögDñay
;

100 }
	tADC_Comm⁄InôTy≥Def
;

108 
	#IS_ADC_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
ADC1
) || \

109 ((
PERIPH
Ë=
ADC2
) || \

110 ((
PERIPH
Ë=
ADC3
))

	)

115 
	#ADC_Mode_Indïídít
 ((
uöt32_t
)0x00000000)

	)

116 
	#ADC_DuÆMode_RegSimu…_InjecSimu…
 ((
uöt32_t
)0x00000001)

	)

117 
	#ADC_DuÆMode_RegSimu…_A…îTrig
 ((
uöt32_t
)0x00000002)

	)

118 
	#ADC_DuÆMode_InjecSimu…
 ((
uöt32_t
)0x00000005)

	)

119 
	#ADC_DuÆMode_RegSimu…
 ((
uöt32_t
)0x00000006)

	)

120 
	#ADC_DuÆMode_I¡îl
 ((
uöt32_t
)0x00000007)

	)

121 
	#ADC_DuÆMode_A…îTrig
 ((
uöt32_t
)0x00000009)

	)

122 
	#ADC_TrùÀMode_RegSimu…_InjecSimu…
 ((
uöt32_t
)0x00000011)

	)

123 
	#ADC_TrùÀMode_RegSimu…_A…îTrig
 ((
uöt32_t
)0x00000012)

	)

124 
	#ADC_TrùÀMode_InjecSimu…
 ((
uöt32_t
)0x00000015)

	)

125 
	#ADC_TrùÀMode_RegSimu…
 ((
uöt32_t
)0x00000016)

	)

126 
	#ADC_TrùÀMode_I¡îl
 ((
uöt32_t
)0x00000017)

	)

127 
	#ADC_TrùÀMode_A…îTrig
 ((
uöt32_t
)0x00000019)

	)

128 
	#IS_ADC_MODE
(
MODE
Ë(((MODEË=
ADC_Mode_Indïídít
) || \

129 ((
MODE
Ë=
ADC_DuÆMode_RegSimu…_InjecSimu…
) || \

130 ((
MODE
Ë=
ADC_DuÆMode_RegSimu…_A…îTrig
) || \

131 ((
MODE
Ë=
ADC_DuÆMode_InjecSimu…
) || \

132 ((
MODE
Ë=
ADC_DuÆMode_RegSimu…
) || \

133 ((
MODE
Ë=
ADC_DuÆMode_I¡îl
) || \

134 ((
MODE
Ë=
ADC_DuÆMode_A…îTrig
) || \

135 ((
MODE
Ë=
ADC_TrùÀMode_RegSimu…_InjecSimu…
) || \

136 ((
MODE
Ë=
ADC_TrùÀMode_RegSimu…_A…îTrig
) || \

137 ((
MODE
Ë=
ADC_TrùÀMode_InjecSimu…
) || \

138 ((
MODE
Ë=
ADC_TrùÀMode_RegSimu…
) || \

139 ((
MODE
Ë=
ADC_TrùÀMode_I¡îl
) || \

140 ((
MODE
Ë=
ADC_TrùÀMode_A…îTrig
))

	)

149 
	#ADC_PªsˇÀr_Div2
 ((
uöt32_t
)0x00000000)

	)

150 
	#ADC_PªsˇÀr_Div4
 ((
uöt32_t
)0x00010000)

	)

151 
	#ADC_PªsˇÀr_Div6
 ((
uöt32_t
)0x00020000)

	)

152 
	#ADC_PªsˇÀr_Div8
 ((
uöt32_t
)0x00030000)

	)

153 
	#IS_ADC_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
ADC_PªsˇÀr_Div2
) || \

154 ((
PRESCALER
Ë=
ADC_PªsˇÀr_Div4
) || \

155 ((
PRESCALER
Ë=
ADC_PªsˇÀr_Div6
) || \

156 ((
PRESCALER
Ë=
ADC_PªsˇÀr_Div8
))

	)

165 
	#ADC_DMAAc˚ssMode_DißbÀd
 ((
uöt32_t
)0x00000000Ë

	)

166 
	#ADC_DMAAc˚ssMode_1
 ((
uöt32_t
)0x00004000Ë

	)

167 
	#ADC_DMAAc˚ssMode_2
 ((
uöt32_t
)0x00008000Ë

	)

168 
	#ADC_DMAAc˚ssMode_3
 ((
uöt32_t
)0x0000C000Ë

	)

169 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
Ë(((MODEË=
ADC_DMAAc˚ssMode_DißbÀd
) || \

170 ((
MODE
Ë=
ADC_DMAAc˚ssMode_1
) || \

171 ((
MODE
Ë=
ADC_DMAAc˚ssMode_2
) || \

172 ((
MODE
Ë=
ADC_DMAAc˚ssMode_3
))

	)

182 
	#ADC_TwoSam∂ögDñay_5Cy˛es
 ((
uöt32_t
)0x00000000)

	)

183 
	#ADC_TwoSam∂ögDñay_6Cy˛es
 ((
uöt32_t
)0x00000100)

	)

184 
	#ADC_TwoSam∂ögDñay_7Cy˛es
 ((
uöt32_t
)0x00000200)

	)

185 
	#ADC_TwoSam∂ögDñay_8Cy˛es
 ((
uöt32_t
)0x00000300)

	)

186 
	#ADC_TwoSam∂ögDñay_9Cy˛es
 ((
uöt32_t
)0x00000400)

	)

187 
	#ADC_TwoSam∂ögDñay_10Cy˛es
 ((
uöt32_t
)0x00000500)

	)

188 
	#ADC_TwoSam∂ögDñay_11Cy˛es
 ((
uöt32_t
)0x00000600)

	)

189 
	#ADC_TwoSam∂ögDñay_12Cy˛es
 ((
uöt32_t
)0x00000700)

	)

190 
	#ADC_TwoSam∂ögDñay_13Cy˛es
 ((
uöt32_t
)0x00000800)

	)

191 
	#ADC_TwoSam∂ögDñay_14Cy˛es
 ((
uöt32_t
)0x00000900)

	)

192 
	#ADC_TwoSam∂ögDñay_15Cy˛es
 ((
uöt32_t
)0x00000A00)

	)

193 
	#ADC_TwoSam∂ögDñay_16Cy˛es
 ((
uöt32_t
)0x00000B00)

	)

194 
	#ADC_TwoSam∂ögDñay_17Cy˛es
 ((
uöt32_t
)0x00000C00)

	)

195 
	#ADC_TwoSam∂ögDñay_18Cy˛es
 ((
uöt32_t
)0x00000D00)

	)

196 
	#ADC_TwoSam∂ögDñay_19Cy˛es
 ((
uöt32_t
)0x00000E00)

	)

197 
	#ADC_TwoSam∂ögDñay_20Cy˛es
 ((
uöt32_t
)0x00000F00)

	)

198 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
Ë(((DELAYË=
ADC_TwoSam∂ögDñay_5Cy˛es
) || \

199 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_6Cy˛es
) || \

200 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_7Cy˛es
) || \

201 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_8Cy˛es
) || \

202 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_9Cy˛es
) || \

203 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_10Cy˛es
) || \

204 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_11Cy˛es
) || \

205 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_12Cy˛es
) || \

206 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_13Cy˛es
) || \

207 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_14Cy˛es
) || \

208 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_15Cy˛es
) || \

209 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_16Cy˛es
) || \

210 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_17Cy˛es
) || \

211 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_18Cy˛es
) || \

212 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_19Cy˛es
) || \

213 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_20Cy˛es
))

	)

223 
	#ADC_Resﬁuti⁄_12b
 ((
uöt32_t
)0x00000000)

	)

224 
	#ADC_Resﬁuti⁄_10b
 ((
uöt32_t
)0x01000000)

	)

225 
	#ADC_Resﬁuti⁄_8b
 ((
uöt32_t
)0x02000000)

	)

226 
	#ADC_Resﬁuti⁄_6b
 ((
uöt32_t
)0x03000000)

	)

227 
	#IS_ADC_RESOLUTION
(
RESOLUTION
Ë(((RESOLUTIONË=
ADC_Resﬁuti⁄_12b
) || \

228 ((
RESOLUTION
Ë=
ADC_Resﬁuti⁄_10b
) || \

229 ((
RESOLUTION
Ë=
ADC_Resﬁuti⁄_8b
) || \

230 ((
RESOLUTION
Ë=
ADC_Resﬁuti⁄_6b
))

	)

240 
	#ADC_Exã∫ÆTrigC⁄vEdge_N⁄e
 ((
uöt32_t
)0x00000000)

	)

241 
	#ADC_Exã∫ÆTrigC⁄vEdge_Risög
 ((
uöt32_t
)0x10000000)

	)

242 
	#ADC_Exã∫ÆTrigC⁄vEdge_FÆlög
 ((
uöt32_t
)0x20000000)

	)

243 
	#ADC_Exã∫ÆTrigC⁄vEdge_RisögFÆlög
 ((
uöt32_t
)0x30000000)

	)

244 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
Ë(((EDGEË=
ADC_Exã∫ÆTrigC⁄vEdge_N⁄e
) || \

245 ((
EDGE
Ë=
ADC_Exã∫ÆTrigC⁄vEdge_Risög
) || \

246 ((
EDGE
Ë=
ADC_Exã∫ÆTrigC⁄vEdge_FÆlög
) || \

247 ((
EDGE
Ë=
ADC_Exã∫ÆTrigC⁄vEdge_RisögFÆlög
))

	)

256 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC1
 ((
uöt32_t
)0x00000000)

	)

257 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC2
 ((
uöt32_t
)0x01000000)

	)

258 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC3
 ((
uöt32_t
)0x02000000)

	)

259 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC2
 ((
uöt32_t
)0x03000000)

	)

260 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC3
 ((
uöt32_t
)0x04000000)

	)

261 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC4
 ((
uöt32_t
)0x05000000)

	)

262 
	#ADC_Exã∫ÆTrigC⁄v_T2_TRGO
 ((
uöt32_t
)0x06000000)

	)

263 
	#ADC_Exã∫ÆTrigC⁄v_T3_CC1
 ((
uöt32_t
)0x07000000)

	)

264 
	#ADC_Exã∫ÆTrigC⁄v_T3_TRGO
 ((
uöt32_t
)0x08000000)

	)

265 
	#ADC_Exã∫ÆTrigC⁄v_T4_CC4
 ((
uöt32_t
)0x09000000)

	)

266 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC1
 ((
uöt32_t
)0x0A000000)

	)

267 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC2
 ((
uöt32_t
)0x0B000000)

	)

268 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC3
 ((
uöt32_t
)0x0C000000)

	)

269 
	#ADC_Exã∫ÆTrigC⁄v_T8_CC1
 ((
uöt32_t
)0x0D000000)

	)

270 
	#ADC_Exã∫ÆTrigC⁄v_T8_TRGO
 ((
uöt32_t
)0x0E000000)

	)

271 
	#ADC_Exã∫ÆTrigC⁄v_Ext_IT11
 ((
uöt32_t
)0x0F000000)

	)

272 
	#IS_ADC_EXT_TRIG
(
REGTRIG
Ë(((REGTRIGË=
ADC_Exã∫ÆTrigC⁄v_T1_CC1
) || \

273 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T1_CC2
) || \

274 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T1_CC3
) || \

275 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC2
) || \

276 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC3
) || \

277 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC4
) || \

278 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_TRGO
) || \

279 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T3_CC1
) || \

280 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T3_TRGO
) || \

281 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T4_CC4
) || \

282 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC1
) || \

283 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC2
) || \

284 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC3
) || \

285 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T8_CC1
) || \

286 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T8_TRGO
) || \

287 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_Ext_IT11
))

	)

296 
	#ADC_D©aAlign_Right
 ((
uöt32_t
)0x00000000)

	)

297 
	#ADC_D©aAlign_Le·
 ((
uöt32_t
)0x00000800)

	)

298 
	#IS_ADC_DATA_ALIGN
(
ALIGN
Ë(((ALIGNË=
ADC_D©aAlign_Right
) || \

299 ((
ALIGN
Ë=
ADC_D©aAlign_Le·
))

	)

308 
	#ADC_Ch™√l_0
 ((
uöt8_t
)0x00)

	)

309 
	#ADC_Ch™√l_1
 ((
uöt8_t
)0x01)

	)

310 
	#ADC_Ch™√l_2
 ((
uöt8_t
)0x02)

	)

311 
	#ADC_Ch™√l_3
 ((
uöt8_t
)0x03)

	)

312 
	#ADC_Ch™√l_4
 ((
uöt8_t
)0x04)

	)

313 
	#ADC_Ch™√l_5
 ((
uöt8_t
)0x05)

	)

314 
	#ADC_Ch™√l_6
 ((
uöt8_t
)0x06)

	)

315 
	#ADC_Ch™√l_7
 ((
uöt8_t
)0x07)

	)

316 
	#ADC_Ch™√l_8
 ((
uöt8_t
)0x08)

	)

317 
	#ADC_Ch™√l_9
 ((
uöt8_t
)0x09)

	)

318 
	#ADC_Ch™√l_10
 ((
uöt8_t
)0x0A)

	)

319 
	#ADC_Ch™√l_11
 ((
uöt8_t
)0x0B)

	)

320 
	#ADC_Ch™√l_12
 ((
uöt8_t
)0x0C)

	)

321 
	#ADC_Ch™√l_13
 ((
uöt8_t
)0x0D)

	)

322 
	#ADC_Ch™√l_14
 ((
uöt8_t
)0x0E)

	)

323 
	#ADC_Ch™√l_15
 ((
uöt8_t
)0x0F)

	)

324 
	#ADC_Ch™√l_16
 ((
uöt8_t
)0x10)

	)

325 
	#ADC_Ch™√l_17
 ((
uöt8_t
)0x11)

	)

326 
	#ADC_Ch™√l_18
 ((
uöt8_t
)0x12)

	)

328 
	#ADC_Ch™√l_TempSís‹
 ((
uöt8_t
)
ADC_Ch™√l_16
)

	)

329 
	#ADC_Ch™√l_Vªföt
 ((
uöt8_t
)
ADC_Ch™√l_17
)

	)

330 
	#ADC_Ch™√l_Vb©
 ((
uöt8_t
)
ADC_Ch™√l_18
)

	)

332 
	#IS_ADC_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
ADC_Ch™√l_0
) || \

333 ((
CHANNEL
Ë=
ADC_Ch™√l_1
) || \

334 ((
CHANNEL
Ë=
ADC_Ch™√l_2
) || \

335 ((
CHANNEL
Ë=
ADC_Ch™√l_3
) || \

336 ((
CHANNEL
Ë=
ADC_Ch™√l_4
) || \

337 ((
CHANNEL
Ë=
ADC_Ch™√l_5
) || \

338 ((
CHANNEL
Ë=
ADC_Ch™√l_6
) || \

339 ((
CHANNEL
Ë=
ADC_Ch™√l_7
) || \

340 ((
CHANNEL
Ë=
ADC_Ch™√l_8
) || \

341 ((
CHANNEL
Ë=
ADC_Ch™√l_9
) || \

342 ((
CHANNEL
Ë=
ADC_Ch™√l_10
) || \

343 ((
CHANNEL
Ë=
ADC_Ch™√l_11
) || \

344 ((
CHANNEL
Ë=
ADC_Ch™√l_12
) || \

345 ((
CHANNEL
Ë=
ADC_Ch™√l_13
) || \

346 ((
CHANNEL
Ë=
ADC_Ch™√l_14
) || \

347 ((
CHANNEL
Ë=
ADC_Ch™√l_15
) || \

348 ((
CHANNEL
Ë=
ADC_Ch™√l_16
) || \

349 ((
CHANNEL
Ë=
ADC_Ch™√l_17
) || \

350 ((
CHANNEL
Ë=
ADC_Ch™√l_18
))

	)

359 
	#ADC_Sam∂eTime_3Cy˛es
 ((
uöt8_t
)0x00)

	)

360 
	#ADC_Sam∂eTime_15Cy˛es
 ((
uöt8_t
)0x01)

	)

361 
	#ADC_Sam∂eTime_28Cy˛es
 ((
uöt8_t
)0x02)

	)

362 
	#ADC_Sam∂eTime_56Cy˛es
 ((
uöt8_t
)0x03)

	)

363 
	#ADC_Sam∂eTime_84Cy˛es
 ((
uöt8_t
)0x04)

	)

364 
	#ADC_Sam∂eTime_112Cy˛es
 ((
uöt8_t
)0x05)

	)

365 
	#ADC_Sam∂eTime_144Cy˛es
 ((
uöt8_t
)0x06)

	)

366 
	#ADC_Sam∂eTime_480Cy˛es
 ((
uöt8_t
)0x07)

	)

367 
	#IS_ADC_SAMPLE_TIME
(
TIME
Ë(((TIMEË=
ADC_Sam∂eTime_3Cy˛es
) || \

368 ((
TIME
Ë=
ADC_Sam∂eTime_15Cy˛es
) || \

369 ((
TIME
Ë=
ADC_Sam∂eTime_28Cy˛es
) || \

370 ((
TIME
Ë=
ADC_Sam∂eTime_56Cy˛es
) || \

371 ((
TIME
Ë=
ADC_Sam∂eTime_84Cy˛es
) || \

372 ((
TIME
Ë=
ADC_Sam∂eTime_112Cy˛es
) || \

373 ((
TIME
Ë=
ADC_Sam∂eTime_144Cy˛es
) || \

374 ((
TIME
Ë=
ADC_Sam∂eTime_480Cy˛es
))

	)

383 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_N⁄e
 ((
uöt32_t
)0x00000000)

	)

384 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_Risög
 ((
uöt32_t
)0x00100000)

	)

385 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_FÆlög
 ((
uöt32_t
)0x00200000)

	)

386 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_RisögFÆlög
 ((
uöt32_t
)0x00300000)

	)

387 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
Ë(((EDGEË=
ADC_Exã∫ÆTrigInjecC⁄vEdge_N⁄e
) || \

388 ((
EDGE
Ë=
ADC_Exã∫ÆTrigInjecC⁄vEdge_Risög
) || \

389 ((
EDGE
Ë=
ADC_Exã∫ÆTrigInjecC⁄vEdge_FÆlög
) || \

390 ((
EDGE
Ë=
ADC_Exã∫ÆTrigInjecC⁄vEdge_RisögFÆlög
))

	)

400 
	#ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
 ((
uöt32_t
)0x00000000)

	)

401 
	#ADC_Exã∫ÆTrigInjecC⁄v_T1_TRGO
 ((
uöt32_t
)0x00010000)

	)

402 
	#ADC_Exã∫ÆTrigInjecC⁄v_T2_CC1
 ((
uöt32_t
)0x00020000)

	)

403 
	#ADC_Exã∫ÆTrigInjecC⁄v_T2_TRGO
 ((
uöt32_t
)0x00030000)

	)

404 
	#ADC_Exã∫ÆTrigInjecC⁄v_T3_CC2
 ((
uöt32_t
)0x00040000)

	)

405 
	#ADC_Exã∫ÆTrigInjecC⁄v_T3_CC4
 ((
uöt32_t
)0x00050000)

	)

406 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC1
 ((
uöt32_t
)0x00060000)

	)

407 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC2
 ((
uöt32_t
)0x00070000)

	)

408 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC3
 ((
uöt32_t
)0x00080000)

	)

409 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_TRGO
 ((
uöt32_t
)0x00090000)

	)

410 
	#ADC_Exã∫ÆTrigInjecC⁄v_T5_CC4
 ((
uöt32_t
)0x000A0000)

	)

411 
	#ADC_Exã∫ÆTrigInjecC⁄v_T5_TRGO
 ((
uöt32_t
)0x000B0000)

	)

412 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC2
 ((
uöt32_t
)0x000C0000)

	)

413 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC3
 ((
uöt32_t
)0x000D0000)

	)

414 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC4
 ((
uöt32_t
)0x000E0000)

	)

415 
	#ADC_Exã∫ÆTrigInjecC⁄v_Ext_IT15
 ((
uöt32_t
)0x000F0000)

	)

416 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
Ë(((INJTRIGË=
ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
) || \

417 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T1_TRGO
) || \

418 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T2_CC1
) || \

419 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T2_TRGO
) || \

420 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T3_CC2
) || \

421 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T3_CC4
) || \

422 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC1
) || \

423 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC2
) || \

424 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC3
) || \

425 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_TRGO
) || \

426 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T5_CC4
) || \

427 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T5_TRGO
) || \

428 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC2
) || \

429 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC3
) || \

430 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC4
) || \

431 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_Ext_IT15
))

	)

440 
	#ADC_Inje˘edCh™√l_1
 ((
uöt8_t
)0x14)

	)

441 
	#ADC_Inje˘edCh™√l_2
 ((
uöt8_t
)0x18)

	)

442 
	#ADC_Inje˘edCh™√l_3
 ((
uöt8_t
)0x1C)

	)

443 
	#ADC_Inje˘edCh™√l_4
 ((
uöt8_t
)0x20)

	)

444 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
ADC_Inje˘edCh™√l_1
) || \

445 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_2
) || \

446 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_3
) || \

447 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_4
))

	)

456 
	#ADC_A«logW©chdog_SögÀRegE«bÀ
 ((
uöt32_t
)0x00800200)

	)

457 
	#ADC_A«logW©chdog_SögÀInjecE«bÀ
 ((
uöt32_t
)0x00400200)

	)

458 
	#ADC_A«logW©chdog_SögÀRegOrInjecE«bÀ
 ((
uöt32_t
)0x00C00200)

	)

459 
	#ADC_A«logW©chdog_AŒRegE«bÀ
 ((
uöt32_t
)0x00800000)

	)

460 
	#ADC_A«logW©chdog_AŒInjecE«bÀ
 ((
uöt32_t
)0x00400000)

	)

461 
	#ADC_A«logW©chdog_AŒRegAŒInjecE«bÀ
 ((
uöt32_t
)0x00C00000)

	)

462 
	#ADC_A«logW©chdog_N⁄e
 ((
uöt32_t
)0x00000000)

	)

463 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
Ë(((WATCHDOGË=
ADC_A«logW©chdog_SögÀRegE«bÀ
) || \

464 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_SögÀInjecE«bÀ
) || \

465 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_SögÀRegOrInjecE«bÀ
) || \

466 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒRegE«bÀ
) || \

467 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒInjecE«bÀ
) || \

468 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒRegAŒInjecE«bÀ
) || \

469 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_N⁄e
))

	)

478 
	#ADC_IT_EOC
 ((
uöt16_t
)0x0205)

	)

479 
	#ADC_IT_AWD
 ((
uöt16_t
)0x0106)

	)

480 
	#ADC_IT_JEOC
 ((
uöt16_t
)0x0407)

	)

481 
	#ADC_IT_OVR
 ((
uöt16_t
)0x201A)

	)

482 
	#IS_ADC_IT
(
IT
Ë(((ITË=
ADC_IT_EOC
Ë|| ((ITË=
ADC_IT_AWD
) || \

483 ((
IT
Ë=
ADC_IT_JEOC
)|| ((ITË=
ADC_IT_OVR
))

	)

492 
	#ADC_FLAG_AWD
 ((
uöt8_t
)0x01)

	)

493 
	#ADC_FLAG_EOC
 ((
uöt8_t
)0x02)

	)

494 
	#ADC_FLAG_JEOC
 ((
uöt8_t
)0x04)

	)

495 
	#ADC_FLAG_JSTRT
 ((
uöt8_t
)0x08)

	)

496 
	#ADC_FLAG_STRT
 ((
uöt8_t
)0x10)

	)

497 
	#ADC_FLAG_OVR
 ((
uöt8_t
)0x20)

	)

499 
	#IS_ADC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt8_t
)0xC0Ë=0x00Ë&& ((FLAGË!0x00))

	)

500 
	#IS_ADC_GET_FLAG
(
FLAG
Ë(((FLAGË=
ADC_FLAG_AWD
) || \

501 ((
FLAG
Ë=
ADC_FLAG_EOC
) || \

502 ((
FLAG
Ë=
ADC_FLAG_JEOC
) || \

503 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

504 ((
FLAG
Ë=
ADC_FLAG_STRT
) || \

505 ((
FLAG
)=
ADC_FLAG_OVR
))

	)

514 
	#IS_ADC_THRESHOLD
(
THRESHOLD
Ë((THRESHOLDË<0xFFF)

	)

523 
	#IS_ADC_OFFSET
(
OFFSET
Ë((OFFSETË<0xFFF)

	)

532 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
Ë(((LENGTHË>0x1Ë&& ((LENGTHË<0x4))

	)

541 
	#IS_ADC_INJECTED_RANK
(
RANK
Ë(((RANKË>0x1Ë&& ((RANKË<0x4))

	)

550 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
Ë(((LENGTHË>0x1Ë&& ((LENGTHË<0x10))

	)

559 
	#IS_ADC_REGULAR_RANK
(
RANK
Ë(((RANKË>0x1Ë&& ((RANKË<0x10))

	)

568 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
Ë(((NUMBERË>0x1Ë&& ((NUMBERË<0x8))

	)

582 
ADC_DeInô
();

585 
ADC_Inô
(
ADC_Ty≥Def
* 
ADCx
, 
ADC_InôTy≥Def
* 
ADC_InôSåu˘
);

586 
ADC_Såu˘Inô
(
ADC_InôTy≥Def
* 
ADC_InôSåu˘
);

587 
ADC_Comm⁄Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
);

588 
ADC_Comm⁄Såu˘Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
);

589 
ADC_Cmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

592 
ADC_A«logW©chdogCmd
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_A«logW©chdog
);

593 
ADC_A«logW©chdogThªshﬁdsC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
HighThªshﬁd
,uöt16_à
LowThªshﬁd
);

594 
ADC_A«logW©chdogSögÀCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
);

597 
ADC_TempSís‹VªfötCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

598 
ADC_VBATCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

601 
ADC_ReguœrCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
);

602 
ADC_So·w¨eSèπC⁄v
(
ADC_Ty≥Def
* 
ADCx
);

603 
FœgSètus
 
ADC_GëSo·w¨eSèπC⁄vSètus
(
ADC_Ty≥Def
* 
ADCx
);

604 
ADC_EOCOnEachReguœrCh™√lCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

605 
ADC_C⁄töuousModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

606 
ADC_DiscModeCh™√lCou¡C⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Numbî
);

607 
ADC_DiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

608 
uöt16_t
 
ADC_GëC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
);

609 
uöt32_t
 
ADC_GëMu…iModeC⁄vîsi⁄VÆue
();

612 
ADC_DMACmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

613 
ADC_DMAReque°A·îLa°Tøns„rCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

614 
ADC_Mu…iModeDMAReque°A·îLa°Tøns„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

617 
ADC_Inje˘edCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
);

618 
ADC_Inje˘edSequí˚rLígthC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Lígth
);

619 
ADC_SëInje˘edOff£t
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
, 
uöt16_t
 
Off£t
);

620 
ADC_Exã∫ÆTrigInje˘edC⁄vC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄v
);

621 
ADC_Exã∫ÆTrigInje˘edC⁄vEdgeC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄vEdge
);

622 
ADC_So·w¨eSèπInje˘edC⁄v
(
ADC_Ty≥Def
* 
ADCx
);

623 
FœgSètus
 
ADC_GëSo·w¨eSèπInje˘edC⁄vCmdSètus
(
ADC_Ty≥Def
* 
ADCx
);

624 
ADC_AutoInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

625 
ADC_Inje˘edDiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

626 
uöt16_t
 
ADC_GëInje˘edC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
);

629 
ADC_ITC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

630 
FœgSètus
 
ADC_GëFœgSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
);

631 
ADC_CÀ¨Fœg
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
);

632 
ITSètus
 
ADC_GëITSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
);

633 
ADC_CÀ¨ITPídögBô
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
);

635 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_can.h

30 #i‚de‡
__STM32F4xx_CAN_H


31 
	#__STM32F4xx_CAN_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
CAN1
) || \

51 ((
PERIPH
Ë=
CAN2
))

	)

58 
uöt16_t
 
CAN_PªsˇÀr
;

61 
uöt8_t
 
CAN_Mode
;

64 
uöt8_t
 
CAN_SJW
;

69 
uöt8_t
 
CAN_BS1
;

73 
uöt8_t
 
CAN_BS2
;

76 
Fun˘i⁄ÆSèã
 
CAN_TTCM
;

79 
Fun˘i⁄ÆSèã
 
CAN_ABOM
;

82 
Fun˘i⁄ÆSèã
 
CAN_AWUM
;

85 
Fun˘i⁄ÆSèã
 
CAN_NART
;

88 
Fun˘i⁄ÆSèã
 
CAN_RFLM
;

91 
Fun˘i⁄ÆSèã
 
CAN_TXFP
;

93 } 
	tCAN_InôTy≥Def
;

100 
uöt16_t
 
CAN_FûãrIdHigh
;

104 
uöt16_t
 
CAN_FûãrIdLow
;

108 
uöt16_t
 
CAN_FûãrMaskIdHigh
;

113 
uöt16_t
 
CAN_FûãrMaskIdLow
;

118 
uöt16_t
 
CAN_FûãrFIFOAssignmít
;

121 
uöt8_t
 
CAN_FûãrNumbî
;

123 
uöt8_t
 
CAN_FûãrMode
;

126 
uöt8_t
 
CAN_FûãrSˇÀ
;

129 
Fun˘i⁄ÆSèã
 
CAN_FûãrA˘iv©i⁄
;

131 } 
	tCAN_FûãrInôTy≥Def
;

138 
uöt32_t
 
StdId
;

141 
uöt32_t
 
ExtId
;

144 
uöt8_t
 
IDE
;

148 
uöt8_t
 
RTR
;

152 
uöt8_t
 
DLC
;

156 
uöt8_t
 
D©a
[8];

158 } 
	tC™TxMsg
;

165 
uöt32_t
 
StdId
;

168 
uöt32_t
 
ExtId
;

171 
uöt8_t
 
IDE
;

175 
uöt8_t
 
RTR
;

179 
uöt8_t
 
DLC
;

182 
uöt8_t
 
D©a
[8];

185 
uöt8_t
 
FMI
;

188 } 
	tC™RxMsg
;

200 
	#CAN_InôSètus_Faûed
 ((
uöt8_t
)0x00Ë

	)

201 
	#CAN_InôSètus_Suc˚ss
 ((
uöt8_t
)0x01Ë

	)

205 
	#CANINITFAILED
 
CAN_InôSètus_Faûed


	)

206 
	#CANINITOK
 
CAN_InôSètus_Suc˚ss


	)

215 
	#CAN_Mode_N‹mÆ
 ((
uöt8_t
)0x00Ë

	)

216 
	#CAN_Mode_Lo›Back
 ((
uöt8_t
)0x01Ë

	)

217 
	#CAN_Mode_Sûít
 ((
uöt8_t
)0x02Ë

	)

218 
	#CAN_Mode_Sûít_Lo›Back
 ((
uöt8_t
)0x03Ë

	)

220 
	#IS_CAN_MODE
(
MODE
Ë(((MODEË=
CAN_Mode_N‹mÆ
) || \

221 ((
MODE
Ë=
CAN_Mode_Lo›Back
)|| \

222 ((
MODE
Ë=
CAN_Mode_Sûít
) || \

223 ((
MODE
Ë=
CAN_Mode_Sûít_Lo›Back
))

	)

233 
	#CAN_O≥øtögMode_Inôüliz©i⁄
 ((
uöt8_t
)0x00Ë

	)

234 
	#CAN_O≥øtögMode_N‹mÆ
 ((
uöt8_t
)0x01Ë

	)

235 
	#CAN_O≥øtögMode_SÀï
 ((
uöt8_t
)0x02Ë

	)

238 
	#IS_CAN_OPERATING_MODE
(
MODE
Ë(((MODEË=
CAN_O≥øtögMode_Inôüliz©i⁄
) ||\

239 ((
MODE
Ë=
CAN_O≥øtögMode_N‹mÆ
)|| \

240 ((
MODE
Ë=
CAN_O≥øtögMode_SÀï
))

	)

250 
	#CAN_ModeSètus_Faûed
 ((
uöt8_t
)0x00Ë

	)

251 
	#CAN_ModeSètus_Suc˚ss
 ((
uöt8_t
)!
CAN_ModeSètus_Faûed
Ë

	)

259 
	#CAN_SJW_1tq
 ((
uöt8_t
)0x00Ë

	)

260 
	#CAN_SJW_2tq
 ((
uöt8_t
)0x01Ë

	)

261 
	#CAN_SJW_3tq
 ((
uöt8_t
)0x02Ë

	)

262 
	#CAN_SJW_4tq
 ((
uöt8_t
)0x03Ë

	)

264 
	#IS_CAN_SJW
(
SJW
Ë(((SJWË=
CAN_SJW_1tq
Ë|| ((SJWË=
CAN_SJW_2tq
)|| \

265 ((
SJW
Ë=
CAN_SJW_3tq
Ë|| ((SJWË=
CAN_SJW_4tq
))

	)

273 
	#CAN_BS1_1tq
 ((
uöt8_t
)0x00Ë

	)

274 
	#CAN_BS1_2tq
 ((
uöt8_t
)0x01Ë

	)

275 
	#CAN_BS1_3tq
 ((
uöt8_t
)0x02Ë

	)

276 
	#CAN_BS1_4tq
 ((
uöt8_t
)0x03Ë

	)

277 
	#CAN_BS1_5tq
 ((
uöt8_t
)0x04Ë

	)

278 
	#CAN_BS1_6tq
 ((
uöt8_t
)0x05Ë

	)

279 
	#CAN_BS1_7tq
 ((
uöt8_t
)0x06Ë

	)

280 
	#CAN_BS1_8tq
 ((
uöt8_t
)0x07Ë

	)

281 
	#CAN_BS1_9tq
 ((
uöt8_t
)0x08Ë

	)

282 
	#CAN_BS1_10tq
 ((
uöt8_t
)0x09Ë

	)

283 
	#CAN_BS1_11tq
 ((
uöt8_t
)0x0AË

	)

284 
	#CAN_BS1_12tq
 ((
uöt8_t
)0x0BË

	)

285 
	#CAN_BS1_13tq
 ((
uöt8_t
)0x0CË

	)

286 
	#CAN_BS1_14tq
 ((
uöt8_t
)0x0DË

	)

287 
	#CAN_BS1_15tq
 ((
uöt8_t
)0x0EË

	)

288 
	#CAN_BS1_16tq
 ((
uöt8_t
)0x0FË

	)

290 
	#IS_CAN_BS1
(
BS1
Ë((BS1Ë<
CAN_BS1_16tq
)

	)

298 
	#CAN_BS2_1tq
 ((
uöt8_t
)0x00Ë

	)

299 
	#CAN_BS2_2tq
 ((
uöt8_t
)0x01Ë

	)

300 
	#CAN_BS2_3tq
 ((
uöt8_t
)0x02Ë

	)

301 
	#CAN_BS2_4tq
 ((
uöt8_t
)0x03Ë

	)

302 
	#CAN_BS2_5tq
 ((
uöt8_t
)0x04Ë

	)

303 
	#CAN_BS2_6tq
 ((
uöt8_t
)0x05Ë

	)

304 
	#CAN_BS2_7tq
 ((
uöt8_t
)0x06Ë

	)

305 
	#CAN_BS2_8tq
 ((
uöt8_t
)0x07Ë

	)

307 
	#IS_CAN_BS2
(
BS2
Ë((BS2Ë<
CAN_BS2_8tq
)

	)

315 
	#IS_CAN_PRESCALER
(
PRESCALER
Ë(((PRESCALERË>1Ë&& ((PRESCALERË<1024))

	)

323 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
Ë((NUMBERË<27)

	)

331 
	#CAN_FûãrMode_IdMask
 ((
uöt8_t
)0x00Ë

	)

332 
	#CAN_FûãrMode_IdLi°
 ((
uöt8_t
)0x01Ë

	)

334 
	#IS_CAN_FILTER_MODE
(
MODE
Ë(((MODEË=
CAN_FûãrMode_IdMask
) || \

335 ((
MODE
Ë=
CAN_FûãrMode_IdLi°
))

	)

343 
	#CAN_FûãrSˇÀ_16bô
 ((
uöt8_t
)0x00Ë

	)

344 
	#CAN_FûãrSˇÀ_32bô
 ((
uöt8_t
)0x01Ë

	)

346 
	#IS_CAN_FILTER_SCALE
(
SCALE
Ë(((SCALEË=
CAN_FûãrSˇÀ_16bô
) || \

347 ((
SCALE
Ë=
CAN_FûãrSˇÀ_32bô
))

	)

355 
	#CAN_Fûãr_FIFO0
 ((
uöt8_t
)0x00Ë

	)

356 
	#CAN_Fûãr_FIFO1
 ((
uöt8_t
)0x01Ë

	)

357 
	#IS_CAN_FILTER_FIFO
(
FIFO
Ë(((FIFOË=
CAN_FûãrFIFO0
) || \

358 ((
FIFO
Ë=
CAN_FûãrFIFO1
))

	)

361 
	#CAN_FûãrFIFO0
 
CAN_Fûãr_FIFO0


	)

362 
	#CAN_FûãrFIFO1
 
CAN_Fûãr_FIFO1


	)

370 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
Ë(((BANKNUMBERË>1Ë&& ((BANKNUMBERË<27))

	)

378 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
Ë((TRANSMITMAILBOXË<((
uöt8_t
)0x02))

	)

379 
	#IS_CAN_STDID
(
STDID
Ë((STDIDË<((
uöt32_t
)0x7FF))

	)

380 
	#IS_CAN_EXTID
(
EXTID
Ë((EXTIDË<((
uöt32_t
)0x1FFFFFFF))

	)

381 
	#IS_CAN_DLC
(
DLC
Ë((DLCË<((
uöt8_t
)0x08))

	)

389 
	#CAN_Id_Sènd¨d
 ((
uöt32_t
)0x00000000Ë

	)

390 
	#CAN_Id_Exãnded
 ((
uöt32_t
)0x00000004Ë

	)

391 
	#IS_CAN_IDTYPE
(
IDTYPE
Ë(((IDTYPEË=
CAN_Id_Sènd¨d
) || \

392 ((
IDTYPE
Ë=
CAN_Id_Exãnded
))

	)

395 
	#CAN_ID_STD
 
CAN_Id_Sènd¨d


	)

396 
	#CAN_ID_EXT
 
CAN_Id_Exãnded


	)

404 
	#CAN_RTR_D©a
 ((
uöt32_t
)0x00000000Ë

	)

405 
	#CAN_RTR_RemŸe
 ((
uöt32_t
)0x00000002Ë

	)

406 
	#IS_CAN_RTR
(
RTR
Ë(((RTRË=
CAN_RTR_D©a
Ë|| ((RTRË=
CAN_RTR_RemŸe
))

	)

409 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

410 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemŸe


	)

418 
	#CAN_TxSètus_Faûed
 ((
uöt8_t
)0x00)

	)

419 
	#CAN_TxSètus_Ok
 ((
uöt8_t
)0x01Ë

	)

420 
	#CAN_TxSètus_Pídög
 ((
uöt8_t
)0x02Ë

	)

421 
	#CAN_TxSètus_NoMaûBox
 ((
uöt8_t
)0x04Ë

	)

424 
	#CANTXFAILED
 
CAN_TxSètus_Faûed


	)

425 
	#CANTXOK
 
CAN_TxSètus_Ok


	)

426 
	#CANTXPENDING
 
CAN_TxSètus_Pídög


	)

427 
	#CAN_NO_MB
 
CAN_TxSètus_NoMaûBox


	)

435 
	#CAN_FIFO0
 ((
uöt8_t
)0x00Ë

	)

436 
	#CAN_FIFO1
 ((
uöt8_t
)0x01Ë

	)

438 
	#IS_CAN_FIFO
(
FIFO
Ë(((FIFOË=
CAN_FIFO0
Ë|| ((FIFOË=
CAN_FIFO1
))

	)

446 
	#CAN_SÀï_Faûed
 ((
uöt8_t
)0x00Ë

	)

447 
	#CAN_SÀï_Ok
 ((
uöt8_t
)0x01Ë

	)

450 
	#CANSLEEPFAILED
 
CAN_SÀï_Faûed


	)

451 
	#CANSLEEPOK
 
CAN_SÀï_Ok


	)

459 
	#CAN_WakeUp_Faûed
 ((
uöt8_t
)0x00Ë

	)

460 
	#CAN_WakeUp_Ok
 ((
uöt8_t
)0x01Ë

	)

463 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faûed


	)

464 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

473 
	#CAN_Eº‹Code_NoEº
 ((
uöt8_t
)0x00Ë

	)

474 
	#CAN_Eº‹Code_StuffEº
 ((
uöt8_t
)0x10Ë

	)

475 
	#CAN_Eº‹Code_F‹mEº
 ((
uöt8_t
)0x20Ë

	)

476 
	#CAN_Eº‹Code_ACKEº
 ((
uöt8_t
)0x30Ë

	)

477 
	#CAN_Eº‹Code_BôRe˚ssiveEº
 ((
uöt8_t
)0x40Ë

	)

478 
	#CAN_Eº‹Code_BôDomö™tEº
 ((
uöt8_t
)0x50Ë

	)

479 
	#CAN_Eº‹Code_CRCEº
 ((
uöt8_t
)0x60Ë

	)

480 
	#CAN_Eº‹Code_So·w¨eSëEº
 ((
uöt8_t
)0x70Ë

	)

494 
	#CAN_FLAG_RQCP0
 ((
uöt32_t
)0x38000001Ë

	)

495 
	#CAN_FLAG_RQCP1
 ((
uöt32_t
)0x38000100Ë

	)

496 
	#CAN_FLAG_RQCP2
 ((
uöt32_t
)0x38010000Ë

	)

499 
	#CAN_FLAG_FMP0
 ((
uöt32_t
)0x12000003Ë

	)

500 
	#CAN_FLAG_FF0
 ((
uöt32_t
)0x32000008Ë

	)

501 
	#CAN_FLAG_FOV0
 ((
uöt32_t
)0x32000010Ë

	)

502 
	#CAN_FLAG_FMP1
 ((
uöt32_t
)0x14000003Ë

	)

503 
	#CAN_FLAG_FF1
 ((
uöt32_t
)0x34000008Ë

	)

504 
	#CAN_FLAG_FOV1
 ((
uöt32_t
)0x34000010Ë

	)

507 
	#CAN_FLAG_WKU
 ((
uöt32_t
)0x31000008Ë

	)

508 
	#CAN_FLAG_SLAK
 ((
uöt32_t
)0x31000012Ë

	)

513 
	#CAN_FLAG_EWG
 ((
uöt32_t
)0x10F00001Ë

	)

514 
	#CAN_FLAG_EPV
 ((
uöt32_t
)0x10F00002Ë

	)

515 
	#CAN_FLAG_BOF
 ((
uöt32_t
)0x10F00004Ë

	)

516 
	#CAN_FLAG_LEC
 ((
uöt32_t
)0x30F00070Ë

	)

518 
	#IS_CAN_GET_FLAG
(
FLAG
Ë(((FLAGË=
CAN_FLAG_LEC
Ë|| ((FLAGË=
CAN_FLAG_BOF
) || \

519 ((
FLAG
Ë=
CAN_FLAG_EPV
Ë|| ((FLAGË=
CAN_FLAG_EWG
) || \

520 ((
FLAG
Ë=
CAN_FLAG_WKU
Ë|| ((FLAGË=
CAN_FLAG_FOV0
) || \

521 ((
FLAG
Ë=
CAN_FLAG_FF0
Ë|| ((FLAGË=
CAN_FLAG_FMP0
) || \

522 ((
FLAG
Ë=
CAN_FLAG_FOV1
Ë|| ((FLAGË=
CAN_FLAG_FF1
) || \

523 ((
FLAG
Ë=
CAN_FLAG_FMP1
Ë|| ((FLAGË=
CAN_FLAG_RQCP2
) || \

524 ((
FLAG
Ë=
CAN_FLAG_RQCP1
)|| ((FLAGË=
CAN_FLAG_RQCP0
) || \

525 ((
FLAG
Ë=
CAN_FLAG_SLAK
 ))

	)

527 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGË=
CAN_FLAG_LEC
Ë|| ((FLAGË=
CAN_FLAG_RQCP2
) || \

528 ((
FLAG
Ë=
CAN_FLAG_RQCP1
Ë|| ((FLAGË=
CAN_FLAG_RQCP0
) || \

529 ((
FLAG
Ë=
CAN_FLAG_FF0
Ë|| ((FLAGË=
CAN_FLAG_FOV0
) ||\

530 ((
FLAG
Ë=
CAN_FLAG_FF1
Ë|| ((FLAGË=
CAN_FLAG_FOV1
) || \

531 ((
FLAG
Ë=
CAN_FLAG_WKU
Ë|| ((FLAGË=
CAN_FLAG_SLAK
))

	)

540 
	#CAN_IT_TME
 ((
uöt32_t
)0x00000001Ë

	)

543 
	#CAN_IT_FMP0
 ((
uöt32_t
)0x00000002Ë

	)

544 
	#CAN_IT_FF0
 ((
uöt32_t
)0x00000004Ë

	)

545 
	#CAN_IT_FOV0
 ((
uöt32_t
)0x00000008Ë

	)

546 
	#CAN_IT_FMP1
 ((
uöt32_t
)0x00000010Ë

	)

547 
	#CAN_IT_FF1
 ((
uöt32_t
)0x00000020Ë

	)

548 
	#CAN_IT_FOV1
 ((
uöt32_t
)0x00000040Ë

	)

551 
	#CAN_IT_WKU
 ((
uöt32_t
)0x00010000Ë

	)

552 
	#CAN_IT_SLK
 ((
uöt32_t
)0x00020000Ë

	)

555 
	#CAN_IT_EWG
 ((
uöt32_t
)0x00000100Ë

	)

556 
	#CAN_IT_EPV
 ((
uöt32_t
)0x00000200Ë

	)

557 
	#CAN_IT_BOF
 ((
uöt32_t
)0x00000400Ë

	)

558 
	#CAN_IT_LEC
 ((
uöt32_t
)0x00000800Ë

	)

559 
	#CAN_IT_ERR
 ((
uöt32_t
)0x00008000Ë

	)

562 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

563 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

564 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

567 
	#IS_CAN_IT
(
IT
Ë(((ITË=
CAN_IT_TME
Ë|| ((ITË=
CAN_IT_FMP0
) ||\

568 ((
IT
Ë=
CAN_IT_FF0
Ë|| ((ITË=
CAN_IT_FOV0
) ||\

569 ((
IT
Ë=
CAN_IT_FMP1
Ë|| ((ITË=
CAN_IT_FF1
) ||\

570 ((
IT
Ë=
CAN_IT_FOV1
Ë|| ((ITË=
CAN_IT_EWG
) ||\

571 ((
IT
Ë=
CAN_IT_EPV
Ë|| ((ITË=
CAN_IT_BOF
) ||\

572 ((
IT
Ë=
CAN_IT_LEC
Ë|| ((ITË=
CAN_IT_ERR
) ||\

573 ((
IT
Ë=
CAN_IT_WKU
Ë|| ((ITË=
CAN_IT_SLK
))

	)

575 
	#IS_CAN_CLEAR_IT
(
IT
Ë(((ITË=
CAN_IT_TME
Ë|| ((ITË=
CAN_IT_FF0
) ||\

576 ((
IT
Ë=
CAN_IT_FOV0
)|| ((ITË=
CAN_IT_FF1
) ||\

577 ((
IT
Ë=
CAN_IT_FOV1
)|| ((ITË=
CAN_IT_EWG
) ||\

578 ((
IT
Ë=
CAN_IT_EPV
Ë|| ((ITË=
CAN_IT_BOF
) ||\

579 ((
IT
Ë=
CAN_IT_LEC
Ë|| ((ITË=
CAN_IT_ERR
) ||\

580 ((
IT
Ë=
CAN_IT_WKU
Ë|| ((ITË=
CAN_IT_SLK
))

	)

593 
CAN_DeInô
(
CAN_Ty≥Def
* 
CANx
);

596 
uöt8_t
 
CAN_Inô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_InôTy≥Def
* 
CAN_InôSåu˘
);

597 
CAN_FûãrInô
(
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
);

598 
CAN_Såu˘Inô
(
CAN_InôTy≥Def
* 
CAN_InôSåu˘
);

599 
CAN_SœveSèπB™k
(
uöt8_t
 
CAN_B™kNumbî
);

600 
CAN_DBGFªeze
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

601 
CAN_TTComModeCmd
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

604 
uöt8_t
 
CAN_Tønsmô
(
CAN_Ty≥Def
* 
CANx
, 
C™TxMsg
* 
TxMesßge
);

605 
uöt8_t
 
CAN_TønsmôSètus
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
TønsmôMaûbox
);

606 
CAN_C™˚lTønsmô
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
Maûbox
);

609 
CAN_Re˚ive
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
, 
C™RxMsg
* 
RxMesßge
);

610 
CAN_FIFORñó£
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
);

611 
uöt8_t
 
CAN_MesßgePídög
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
FIFONumbî
);

614 
uöt8_t
 
CAN_O≥øtögModeReque°
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
CAN_O≥øtögMode
);

615 
uöt8_t
 
CAN_SÀï
(
CAN_Ty≥Def
* 
CANx
);

616 
uöt8_t
 
CAN_WakeUp
(
CAN_Ty≥Def
* 
CANx
);

619 
uöt8_t
 
CAN_GëLa°Eº‹Code
(
CAN_Ty≥Def
* 
CANx
);

620 
uöt8_t
 
CAN_GëRe˚iveEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
);

621 
uöt8_t
 
CAN_GëLSBTønsmôEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
);

624 
CAN_ITC⁄fig
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

625 
FœgSètus
 
CAN_GëFœgSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
);

626 
CAN_CÀ¨Fœg
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
);

627 
ITSètus
 
CAN_GëITSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
);

628 
CAN_CÀ¨ITPídögBô
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
);

630 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_crc.h

30 #i‚de‡
__STM32F4xx_CRC_H


31 
	#__STM32F4xx_CRC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

62 
CRC_Re£tDR
();

63 
uöt32_t
 
CRC_CÆcCRC
(uöt32_à
D©a
);

64 
uöt32_t
 
CRC_CÆcBlockCRC
(uöt32_à
pBuf„r
[], uöt32_à
Buf„rLígth
);

65 
uöt32_t
 
CRC_GëCRC
();

66 
CRC_SëIDRegi°î
(
uöt8_t
 
IDVÆue
);

67 
uöt8_t
 
CRC_GëIDRegi°î
();

69 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_cryp.h

30 #i‚de‡
__STM32F4xx_CRYP_H


31 
	#__STM32F4xx_CRYP_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt16_t
 
CRYP_AlgoDú
;

57 
uöt16_t
 
CRYP_AlgoMode
;

60 
uöt16_t
 
CRYP_D©aTy≥
;

62 
uöt16_t
 
CRYP_KeySize
;

65 }
	tCRYP_InôTy≥Def
;

72 
uöt32_t
 
CRYP_Key0Le·
;

73 
uöt32_t
 
CRYP_Key0Right
;

74 
uöt32_t
 
CRYP_Key1Le·
;

75 
uöt32_t
 
CRYP_Key1Right
;

76 
uöt32_t
 
CRYP_Key2Le·
;

77 
uöt32_t
 
CRYP_Key2Right
;

78 
uöt32_t
 
CRYP_Key3Le·
;

79 
uöt32_t
 
CRYP_Key3Right
;

80 }
	tCRYP_KeyInôTy≥Def
;

86 
uöt32_t
 
CRYP_IV0Le·
;

87 
uöt32_t
 
CRYP_IV0Right
;

88 
uöt32_t
 
CRYP_IV1Le·
;

89 
uöt32_t
 
CRYP_IV1Right
;

90 }
	tCRYP_IVInôTy≥Def
;

98 
uöt32_t
 
CR_bôs9to2
;

100 
uöt32_t
 
CRYP_IV0LR
;

101 
uöt32_t
 
CRYP_IV0RR
;

102 
uöt32_t
 
CRYP_IV1LR
;

103 
uöt32_t
 
CRYP_IV1RR
;

105 
uöt32_t
 
CRYP_K0LR
;

106 
uöt32_t
 
CRYP_K0RR
;

107 
uöt32_t
 
CRYP_K1LR
;

108 
uöt32_t
 
CRYP_K1RR
;

109 
uöt32_t
 
CRYP_K2LR
;

110 
uöt32_t
 
CRYP_K2RR
;

111 
uöt32_t
 
CRYP_K3LR
;

112 
uöt32_t
 
CRYP_K3RR
;

113 }
	tCRYP_C⁄ãxt
;

125 
	#CRYP_AlgoDú_En¸y±
 ((
uöt16_t
)0x0000)

	)

126 
	#CRYP_AlgoDú_De¸y±
 ((
uöt16_t
)0x0004)

	)

127 
	#IS_CRYP_ALGODIR
(
ALGODIR
Ë(((ALGODIRË=
CRYP_AlgoDú_En¸y±
) || \

128 ((
ALGODIR
Ë=
CRYP_AlgoDú_De¸y±
))

	)

139 
	#CRYP_AlgoMode_TDES_ECB
 ((
uöt16_t
)0x0000)

	)

140 
	#CRYP_AlgoMode_TDES_CBC
 ((
uöt16_t
)0x0008)

	)

143 
	#CRYP_AlgoMode_DES_ECB
 ((
uöt16_t
)0x0010)

	)

144 
	#CRYP_AlgoMode_DES_CBC
 ((
uöt16_t
)0x0018)

	)

147 
	#CRYP_AlgoMode_AES_ECB
 ((
uöt16_t
)0x0020)

	)

148 
	#CRYP_AlgoMode_AES_CBC
 ((
uöt16_t
)0x0028)

	)

149 
	#CRYP_AlgoMode_AES_CTR
 ((
uöt16_t
)0x0030)

	)

150 
	#CRYP_AlgoMode_AES_Key
 ((
uöt16_t
)0x0038)

	)

152 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
Ë(((ALGOMODEË=
CRYP_AlgoMode_TDES_ECB
) || \

153 ((
ALGOMODE
Ë=
CRYP_AlgoMode_TDES_CBC
)|| \

154 ((
ALGOMODE
Ë=
CRYP_AlgoMode_DES_ECB
)|| \

155 ((
ALGOMODE
Ë=
CRYP_AlgoMode_DES_CBC
) || \

156 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_ECB
) || \

157 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_CBC
) || \

158 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_CTR
) || \

159 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_Key
))

	)

167 
	#CRYP_D©aTy≥_32b
 ((
uöt16_t
)0x0000)

	)

168 
	#CRYP_D©aTy≥_16b
 ((
uöt16_t
)0x0040)

	)

169 
	#CRYP_D©aTy≥_8b
 ((
uöt16_t
)0x0080)

	)

170 
	#CRYP_D©aTy≥_1b
 ((
uöt16_t
)0x00C0)

	)

171 
	#IS_CRYP_DATATYPE
(
DATATYPE
Ë(((DATATYPEË=
CRYP_D©aTy≥_32b
) || \

172 ((
DATATYPE
Ë=
CRYP_D©aTy≥_16b
)|| \

173 ((
DATATYPE
Ë=
CRYP_D©aTy≥_8b
)|| \

174 ((
DATATYPE
Ë=
CRYP_D©aTy≥_1b
))

	)

182 
	#CRYP_KeySize_128b
 ((
uöt16_t
)0x0000)

	)

183 
	#CRYP_KeySize_192b
 ((
uöt16_t
)0x0100)

	)

184 
	#CRYP_KeySize_256b
 ((
uöt16_t
)0x0200)

	)

185 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
Ë(((KEYSIZEË=
CRYP_KeySize_128b
)|| \

186 ((
KEYSIZE
Ë=
CRYP_KeySize_192b
)|| \

187 ((
KEYSIZE
Ë=
CRYP_KeySize_256b
))

	)

195 
	#CRYP_FLAG_BUSY
 ((
uöt8_t
)0x10Ë

	)

199 
	#CRYP_FLAG_IFEM
 ((
uöt8_t
)0x01Ë

	)

200 
	#CRYP_FLAG_IFNF
 ((
uöt8_t
)0x02Ë

	)

201 
	#CRYP_FLAG_INRIS
 ((
uöt8_t
)0x22Ë

	)

202 
	#CRYP_FLAG_OFNE
 ((
uöt8_t
)0x04Ë

	)

204 
	#CRYP_FLAG_OFFU
 ((
uöt8_t
)0x08Ë

	)

205 
	#CRYP_FLAG_OUTRIS
 ((
uöt8_t
)0x21Ë

	)

208 
	#IS_CRYP_GET_FLAG
(
FLAG
Ë(((FLAGË=
CRYP_FLAG_IFEM
) || \

209 ((
FLAG
Ë=
CRYP_FLAG_IFNF
) || \

210 ((
FLAG
Ë=
CRYP_FLAG_OFNE
) || \

211 ((
FLAG
Ë=
CRYP_FLAG_OFFU
) || \

212 ((
FLAG
Ë=
CRYP_FLAG_BUSY
) || \

213 ((
FLAG
Ë=
CRYP_FLAG_OUTRIS
)|| \

214 ((
FLAG
Ë=
CRYP_FLAG_INRIS
))

	)

222 
	#CRYP_IT_INI
 ((
uöt8_t
)0x01Ë

	)

223 
	#CRYP_IT_OUTI
 ((
uöt8_t
)0x02Ë

	)

224 
	#IS_CRYP_CONFIG_IT
(
IT
Ë((((ITË& (
uöt8_t
)0xFCË=0x00Ë&& ((ITË!0x00))

	)

225 
	#IS_CRYP_GET_IT
(
IT
Ë(((ITË=
CRYP_IT_INI
Ë|| ((ITË=
CRYP_IT_OUTI
))

	)

234 
	#MODE_ENCRYPT
 ((
uöt8_t
)0x01)

	)

235 
	#MODE_DECRYPT
 ((
uöt8_t
)0x00)

	)

244 
	#CRYP_DMAReq_D©aIN
 ((
uöt8_t
)0x01)

	)

245 
	#CRYP_DMAReq_D©aOUT
 ((
uöt8_t
)0x02)

	)

246 
	#IS_CRYP_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt8_t
)0xFCË=0x00Ë&& ((DMAREQË!0x00))

	)

259 
CRYP_DeInô
();

262 
CRYP_Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
);

263 
CRYP_Såu˘Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
);

264 
CRYP_KeyInô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
);

265 
CRYP_KeySåu˘Inô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
);

266 
CRYP_IVInô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
);

267 
CRYP_IVSåu˘Inô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
);

268 
CRYP_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

271 
CRYP_D©aIn
(
uöt32_t
 
D©a
);

272 
uöt32_t
 
CRYP_D©aOut
();

273 
CRYP_FIFOFlush
();

276 
Eº‹Sètus
 
CRYP_SaveC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtSave
,

277 
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
);

278 
CRYP_Re°‹eC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtRe°‹e
);

281 
CRYP_DMACmd
(
uöt8_t
 
CRYP_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

284 
CRYP_ITC⁄fig
(
uöt8_t
 
CRYP_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

285 
ITSètus
 
CRYP_GëITSètus
(
uöt8_t
 
CRYP_IT
);

286 
FœgSètus
 
CRYP_GëFœgSètus
(
uöt8_t
 
CRYP_FLAG
);

289 
Eº‹Sètus
 
CRYP_AES_ECB
(
uöt8_t
 
Mode
,

290 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

291 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

292 
uöt8_t
 *
Ouçut
);

294 
Eº‹Sètus
 
CRYP_AES_CBC
(
uöt8_t
 
Mode
,

295 
uöt8_t
 
InôVe˘‹s
[16],

296 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

297 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

298 
uöt8_t
 *
Ouçut
);

300 
Eº‹Sètus
 
CRYP_AES_CTR
(
uöt8_t
 
Mode
,

301 
uöt8_t
 
InôVe˘‹s
[16],

302 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

303 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

304 
uöt8_t
 *
Ouçut
);

307 
Eº‹Sètus
 
CRYP_TDES_ECB
(
uöt8_t
 
Mode
,

308 
uöt8_t
 
Key
[24],

309 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

310 
uöt8_t
 *
Ouçut
);

312 
Eº‹Sètus
 
CRYP_TDES_CBC
(
uöt8_t
 
Mode
,

313 
uöt8_t
 
Key
[24],

314 
uöt8_t
 
InôVe˘‹s
[8],

315 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

316 
uöt8_t
 *
Ouçut
);

319 
Eº‹Sètus
 
CRYP_DES_ECB
(
uöt8_t
 
Mode
,

320 
uöt8_t
 
Key
[8],

321 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

322 
uöt8_t
 *
Ouçut
);

324 
Eº‹Sètus
 
CRYP_DES_CBC
(
uöt8_t
 
Mode
,

325 
uöt8_t
 
Key
[8],

326 
uöt8_t
 
InôVe˘‹s
[8],

327 
uöt8_t
 *
I≈ut
,
uöt32_t
 
IÀngth
,

328 
uöt8_t
 *
Ouçut
);

330 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dac.h

30 #i‚de‡
__STM32F4xx_DAC_H


31 
	#__STM32F4xx_DAC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
DAC_Triggî
;

59 
uöt32_t
 
DAC_WaveGíî©i⁄
;

63 
uöt32_t
 
DAC_LFSRUnmask_TrüngÀAm∂ôude
;

67 
uöt32_t
 
DAC_OuçutBuf„r
;

69 }
	tDAC_InôTy≥Def
;

81 
	#DAC_Triggî_N⁄e
 ((
uöt32_t
)0x00000000Ë

	)

83 
	#DAC_Triggî_T2_TRGO
 ((
uöt32_t
)0x00000024Ë

	)

84 
	#DAC_Triggî_T4_TRGO
 ((
uöt32_t
)0x0000002CË

	)

85 
	#DAC_Triggî_T5_TRGO
 ((
uöt32_t
)0x0000001CË

	)

86 
	#DAC_Triggî_T6_TRGO
 ((
uöt32_t
)0x00000004Ë

	)

87 
	#DAC_Triggî_T7_TRGO
 ((
uöt32_t
)0x00000014Ë

	)

88 
	#DAC_Triggî_T8_TRGO
 ((
uöt32_t
)0x0000000CË

	)

90 
	#DAC_Triggî_Ext_IT9
 ((
uöt32_t
)0x00000034Ë

	)

91 
	#DAC_Triggî_So·w¨e
 ((
uöt32_t
)0x0000003CË

	)

93 
	#IS_DAC_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
DAC_Triggî_N⁄e
) || \

94 ((
TRIGGER
Ë=
DAC_Triggî_T6_TRGO
) || \

95 ((
TRIGGER
Ë=
DAC_Triggî_T8_TRGO
) || \

96 ((
TRIGGER
Ë=
DAC_Triggî_T7_TRGO
) || \

97 ((
TRIGGER
Ë=
DAC_Triggî_T5_TRGO
) || \

98 ((
TRIGGER
Ë=
DAC_Triggî_T2_TRGO
) || \

99 ((
TRIGGER
Ë=
DAC_Triggî_T4_TRGO
) || \

100 ((
TRIGGER
Ë=
DAC_Triggî_Ext_IT9
) || \

101 ((
TRIGGER
Ë=
DAC_Triggî_So·w¨e
))

	)

111 
	#DAC_WaveGíî©i⁄_N⁄e
 ((
uöt32_t
)0x00000000)

	)

112 
	#DAC_WaveGíî©i⁄_Noi£
 ((
uöt32_t
)0x00000040)

	)

113 
	#DAC_WaveGíî©i⁄_TrüngÀ
 ((
uöt32_t
)0x00000080)

	)

114 
	#IS_DAC_GENERATE_WAVE
(
WAVE
Ë(((WAVEË=
DAC_WaveGíî©i⁄_N⁄e
) || \

115 ((
WAVE
Ë=
DAC_WaveGíî©i⁄_Noi£
) || \

116 ((
WAVE
Ë=
DAC_WaveGíî©i⁄_TrüngÀ
))

	)

125 
	#DAC_LFSRUnmask_Bô0
 ((
uöt32_t
)0x00000000Ë

	)

126 
	#DAC_LFSRUnmask_Bôs1_0
 ((
uöt32_t
)0x00000100Ë

	)

127 
	#DAC_LFSRUnmask_Bôs2_0
 ((
uöt32_t
)0x00000200Ë

	)

128 
	#DAC_LFSRUnmask_Bôs3_0
 ((
uöt32_t
)0x00000300Ë

	)

129 
	#DAC_LFSRUnmask_Bôs4_0
 ((
uöt32_t
)0x00000400Ë

	)

130 
	#DAC_LFSRUnmask_Bôs5_0
 ((
uöt32_t
)0x00000500Ë

	)

131 
	#DAC_LFSRUnmask_Bôs6_0
 ((
uöt32_t
)0x00000600Ë

	)

132 
	#DAC_LFSRUnmask_Bôs7_0
 ((
uöt32_t
)0x00000700Ë

	)

133 
	#DAC_LFSRUnmask_Bôs8_0
 ((
uöt32_t
)0x00000800Ë

	)

134 
	#DAC_LFSRUnmask_Bôs9_0
 ((
uöt32_t
)0x00000900Ë

	)

135 
	#DAC_LFSRUnmask_Bôs10_0
 ((
uöt32_t
)0x00000A00Ë

	)

136 
	#DAC_LFSRUnmask_Bôs11_0
 ((
uöt32_t
)0x00000B00Ë

	)

137 
	#DAC_TrüngÀAm∂ôude_1
 ((
uöt32_t
)0x00000000Ë

	)

138 
	#DAC_TrüngÀAm∂ôude_3
 ((
uöt32_t
)0x00000100Ë

	)

139 
	#DAC_TrüngÀAm∂ôude_7
 ((
uöt32_t
)0x00000200Ë

	)

140 
	#DAC_TrüngÀAm∂ôude_15
 ((
uöt32_t
)0x00000300Ë

	)

141 
	#DAC_TrüngÀAm∂ôude_31
 ((
uöt32_t
)0x00000400Ë

	)

142 
	#DAC_TrüngÀAm∂ôude_63
 ((
uöt32_t
)0x00000500Ë

	)

143 
	#DAC_TrüngÀAm∂ôude_127
 ((
uöt32_t
)0x00000600Ë

	)

144 
	#DAC_TrüngÀAm∂ôude_255
 ((
uöt32_t
)0x00000700Ë

	)

145 
	#DAC_TrüngÀAm∂ôude_511
 ((
uöt32_t
)0x00000800Ë

	)

146 
	#DAC_TrüngÀAm∂ôude_1023
 ((
uöt32_t
)0x00000900Ë

	)

147 
	#DAC_TrüngÀAm∂ôude_2047
 ((
uöt32_t
)0x00000A00Ë

	)

148 
	#DAC_TrüngÀAm∂ôude_4095
 ((
uöt32_t
)0x00000B00Ë

	)

150 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
Ë(((VALUEË=
DAC_LFSRUnmask_Bô0
) || \

151 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs1_0
) || \

152 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs2_0
) || \

153 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs3_0
) || \

154 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs4_0
) || \

155 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs5_0
) || \

156 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs6_0
) || \

157 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs7_0
) || \

158 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs8_0
) || \

159 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs9_0
) || \

160 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs10_0
) || \

161 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs11_0
) || \

162 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_1
) || \

163 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_3
) || \

164 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_7
) || \

165 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_15
) || \

166 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_31
) || \

167 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_63
) || \

168 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_127
) || \

169 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_255
) || \

170 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_511
) || \

171 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_1023
) || \

172 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_2047
) || \

173 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_4095
))

	)

182 
	#DAC_OuçutBuf„r_E«bÀ
 ((
uöt32_t
)0x00000000)

	)

183 
	#DAC_OuçutBuf„r_DißbÀ
 ((
uöt32_t
)0x00000002)

	)

184 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
Ë(((STATEË=
DAC_OuçutBuf„r_E«bÀ
) || \

185 ((
STATE
Ë=
DAC_OuçutBuf„r_DißbÀ
))

	)

194 
	#DAC_Ch™√l_1
 ((
uöt32_t
)0x00000000)

	)

195 
	#DAC_Ch™√l_2
 ((
uöt32_t
)0x00000010)

	)

196 
	#IS_DAC_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DAC_Ch™√l_1
) || \

197 ((
CHANNEL
Ë=
DAC_Ch™√l_2
))

	)

206 
	#DAC_Align_12b_R
 ((
uöt32_t
)0x00000000)

	)

207 
	#DAC_Align_12b_L
 ((
uöt32_t
)0x00000004)

	)

208 
	#DAC_Align_8b_R
 ((
uöt32_t
)0x00000008)

	)

209 
	#IS_DAC_ALIGN
(
ALIGN
Ë(((ALIGNË=
DAC_Align_12b_R
) || \

210 ((
ALIGN
Ë=
DAC_Align_12b_L
) || \

211 ((
ALIGN
Ë=
DAC_Align_8b_R
))

	)

220 
	#DAC_Wave_Noi£
 ((
uöt32_t
)0x00000040)

	)

221 
	#DAC_Wave_TrüngÀ
 ((
uöt32_t
)0x00000080)

	)

222 
	#IS_DAC_WAVE
(
WAVE
Ë(((WAVEË=
DAC_Wave_Noi£
) || \

223 ((
WAVE
Ë=
DAC_Wave_TrüngÀ
))

	)

232 
	#IS_DAC_DATA
(
DATA
Ë((DATAË<0xFFF0)

	)

240 
	#DAC_IT_DMAUDR
 ((
uöt32_t
)0x00002000)

	)

241 
	#IS_DAC_IT
(
IT
Ë(((ITË=
DAC_IT_DMAUDR
))

	)

251 
	#DAC_FLAG_DMAUDR
 ((
uöt32_t
)0x00002000)

	)

252 
	#IS_DAC_FLAG
(
FLAG
Ë(((FLAGË=
DAC_FLAG_DMAUDR
))

	)

266 
DAC_DeInô
();

269 
DAC_Inô
(
uöt32_t
 
DAC_Ch™√l
, 
DAC_InôTy≥Def
* 
DAC_InôSåu˘
);

270 
DAC_Såu˘Inô
(
DAC_InôTy≥Def
* 
DAC_InôSåu˘
);

271 
DAC_Cmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

272 
DAC_So·w¨eTriggîCmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

273 
DAC_DuÆSo·w¨eTriggîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

274 
DAC_WaveGíî©i⁄Cmd
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_Wave
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

275 
DAC_SëCh™√l1D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
);

276 
DAC_SëCh™√l2D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
);

277 
DAC_SëDuÆCh™√lD©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a2
, uöt16_à
D©a1
);

278 
uöt16_t
 
DAC_GëD©aOuçutVÆue
(
uöt32_t
 
DAC_Ch™√l
);

281 
DAC_DMACmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

284 
DAC_ITC⁄fig
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

285 
FœgSètus
 
DAC_GëFœgSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
);

286 
DAC_CÀ¨Fœg
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
);

287 
ITSètus
 
DAC_GëITSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
);

288 
DAC_CÀ¨ITPídögBô
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
);

290 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dbgmcu.h

29 #i‚de‡
__STM32F4xx_DBGMCU_H


30 
	#__STM32F4xx_DBGMCU_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

53 
	#DBGMCU_SLEEP
 ((
uöt32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
uöt32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
uöt32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFF8Ë=0x00Ë&& ((PERIPHË!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
uöt32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
uöt32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
uöt32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM5_STOP
 ((
uöt32_t
)0x00000008)

	)

62 
	#DBGMCU_TIM6_STOP
 ((
uöt32_t
)0x00000010)

	)

63 
	#DBGMCU_TIM7_STOP
 ((
uöt32_t
)0x00000020)

	)

64 
	#DBGMCU_TIM12_STOP
 ((
uöt32_t
)0x00000040)

	)

65 
	#DBGMCU_TIM13_STOP
 ((
uöt32_t
)0x00000080)

	)

66 
	#DBGMCU_TIM14_STOP
 ((
uöt32_t
)0x00000100)

	)

67 
	#DBGMCU_RTC_STOP
 ((
uöt32_t
)0x00000400)

	)

68 
	#DBGMCU_WWDG_STOP
 ((
uöt32_t
)0x00000800)

	)

69 
	#DBGMCU_IWDG_STOP
 ((
uöt32_t
)0x00001000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00400000)

	)

72 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00800000)

	)

73 
	#DBGMCU_CAN1_STOP
 ((
uöt32_t
)0x02000000)

	)

74 
	#DBGMCU_CAN2_STOP
 ((
uöt32_t
)0x04000000)

	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
Ë((((PERIPHË& 0xF91FE200Ë=0x00Ë&& ((PERIPHË!0x00))

	)

77 
	#DBGMCU_TIM1_STOP
 ((
uöt32_t
)0x00000001)

	)

78 
	#DBGMCU_TIM8_STOP
 ((
uöt32_t
)0x00000002)

	)

79 
	#DBGMCU_TIM9_STOP
 ((
uöt32_t
)0x00010000)

	)

80 
	#DBGMCU_TIM10_STOP
 ((
uöt32_t
)0x00020000)

	)

81 
	#DBGMCU_TIM11_STOP
 ((
uöt32_t
)0x00040000)

	)

82 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFF8FFFCË=0x00Ë&& ((PERIPHË!0x00))

	)

89 
uöt32_t
 
DBGMCU_GëREVID
();

90 
uöt32_t
 
DBGMCU_GëDEVID
();

91 
DBGMCU_C⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

92 
DBGMCU_APB1PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

93 
DBGMCU_APB2PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

95 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dcmi.h

29 #i‚de‡
__STM32F4xx_DCMI_H


30 
	#__STM32F4xx_DCMI_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

53 
uöt16_t
 
DCMI_C≠tuªMode
;

56 
uöt16_t
 
DCMI_SynchroMode
;

59 
uöt16_t
 
DCMI_PCKPﬁ¨ôy
;

62 
uöt16_t
 
DCMI_VSPﬁ¨ôy
;

65 
uöt16_t
 
DCMI_HSPﬁ¨ôy
;

68 
uöt16_t
 
DCMI_C≠tuªR©e
;

71 
uöt16_t
 
DCMI_ExãndedD©aMode
;

73 } 
	tDCMI_InôTy≥Def
;

80 
uöt16_t
 
DCMI_VîtiˇlSèπLöe
;

83 
uöt16_t
 
DCMI_H‹iz⁄èlOff£tCou¡
;

86 
uöt16_t
 
DCMI_VîtiˇlLöeCou¡
;

89 
uöt16_t
 
DCMI_C≠tuªCou¡
;

92 } 
	tDCMI_CROPInôTy≥Def
;

99 
uöt8_t
 
DCMI_FømeSèπCode
;

100 
uöt8_t
 
DCMI_LöeSèπCode
;

101 
uöt8_t
 
DCMI_LöeEndCode
;

102 
uöt8_t
 
DCMI_FømeEndCode
;

103 } 
	tDCMI_CodesInôTy≥Def
;

114 
	#DCMI_C≠tuªMode_C⁄töuous
 ((
uöt16_t
)0x0000Ë

	)

116 
	#DCMI_C≠tuªMode_S«pShŸ
 ((
uöt16_t
)0x0002Ë

	)

118 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODEË=
DCMI_C≠tuªMode_C⁄töuous
) || \

119 ((
MODE
Ë=
DCMI_C≠tuªMode_S«pShŸ
))

	)

128 
	#DCMI_SynchroMode_H¨dw¨e
 ((
uöt16_t
)0x0000Ë

	)

130 
	#DCMI_SynchroMode_Embedded
 ((
uöt16_t
)0x0010Ë

	)

132 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODEË=
DCMI_SynchroMode_H¨dw¨e
) || \

133 ((
MODE
Ë=
DCMI_SynchroMode_Embedded
))

	)

142 
	#DCMI_PCKPﬁ¨ôy_FÆlög
 ((
uöt16_t
)0x0000Ë

	)

143 
	#DCMI_PCKPﬁ¨ôy_Risög
 ((
uöt16_t
)0x0020Ë

	)

144 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITYË=
DCMI_PCKPﬁ¨ôy_FÆlög
) || \

145 ((
POLARITY
Ë=
DCMI_PCKPﬁ¨ôy_Risög
))

	)

154 
	#DCMI_VSPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000Ë

	)

155 
	#DCMI_VSPﬁ¨ôy_High
 ((
uöt16_t
)0x0080Ë

	)

156 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITYË=
DCMI_VSPﬁ¨ôy_Low
) || \

157 ((
POLARITY
Ë=
DCMI_VSPﬁ¨ôy_High
))

	)

166 
	#DCMI_HSPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000Ë

	)

167 
	#DCMI_HSPﬁ¨ôy_High
 ((
uöt16_t
)0x0040Ë

	)

168 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITYË=
DCMI_HSPﬁ¨ôy_Low
) || \

169 ((
POLARITY
Ë=
DCMI_HSPﬁ¨ôy_High
))

	)

178 
	#DCMI_C≠tuªR©e_AŒ_Føme
 ((
uöt16_t
)0x0000Ë

	)

179 
	#DCMI_C≠tuªR©e_1of2_Føme
 ((
uöt16_t
)0x0100Ë

	)

180 
	#DCMI_C≠tuªR©e_1of4_Føme
 ((
uöt16_t
)0x0200Ë

	)

181 
	#IS_DCMI_CAPTURE_RATE
(
RATE
Ë(((RATEË=
DCMI_C≠tuªR©e_AŒ_Føme
) || \

182 ((
RATE
Ë=
DCMI_C≠tuªR©e_1of2_Føme
) ||\

183 ((
RATE
Ë=
DCMI_C≠tuªR©e_1of4_Føme
))

	)

192 
	#DCMI_ExãndedD©aMode_8b
 ((
uöt16_t
)0x0000Ë

	)

193 
	#DCMI_ExãndedD©aMode_10b
 ((
uöt16_t
)0x0400Ë

	)

194 
	#DCMI_ExãndedD©aMode_12b
 ((
uöt16_t
)0x0800Ë

	)

195 
	#DCMI_ExãndedD©aMode_14b
 ((
uöt16_t
)0x0C00Ë

	)

196 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATAË=
DCMI_ExãndedD©aMode_8b
) || \

197 ((
DATA
Ë=
DCMI_ExãndedD©aMode_10b
) ||\

198 ((
DATA
Ë=
DCMI_ExãndedD©aMode_12b
) ||\

199 ((
DATA
Ë=
DCMI_ExãndedD©aMode_14b
))

	)

208 
	#DCMI_IT_FRAME
 ((
uöt16_t
)0x0001)

	)

209 
	#DCMI_IT_OVF
 ((
uöt16_t
)0x0002)

	)

210 
	#DCMI_IT_ERR
 ((
uöt16_t
)0x0004)

	)

211 
	#DCMI_IT_VSYNC
 ((
uöt16_t
)0x0008)

	)

212 
	#DCMI_IT_LINE
 ((
uöt16_t
)0x0010)

	)

213 
	#IS_DCMI_CONFIG_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xFFE0Ë=0x0000Ë&& ((ITË!0x0000))

	)

214 
	#IS_DCMI_GET_IT
(
IT
Ë(((ITË=
DCMI_IT_FRAME
) || \

215 ((
IT
Ë=
DCMI_IT_OVF
) || \

216 ((
IT
Ë=
DCMI_IT_ERR
) || \

217 ((
IT
Ë=
DCMI_IT_VSYNC
) || \

218 ((
IT
Ë=
DCMI_IT_LINE
))

	)

230 
	#DCMI_FLAG_HSYNC
 ((
uöt16_t
)0x2001)

	)

231 
	#DCMI_FLAG_VSYNC
 ((
uöt16_t
)0x2002)

	)

232 
	#DCMI_FLAG_FNE
 ((
uöt16_t
)0x2004)

	)

236 
	#DCMI_FLAG_FRAMERI
 ((
uöt16_t
)0x0001)

	)

237 
	#DCMI_FLAG_OVFRI
 ((
uöt16_t
)0x0002)

	)

238 
	#DCMI_FLAG_ERRRI
 ((
uöt16_t
)0x0004)

	)

239 
	#DCMI_FLAG_VSYNCRI
 ((
uöt16_t
)0x0008)

	)

240 
	#DCMI_FLAG_LINERI
 ((
uöt16_t
)0x0010)

	)

244 
	#DCMI_FLAG_FRAMEMI
 ((
uöt16_t
)0x1001)

	)

245 
	#DCMI_FLAG_OVFMI
 ((
uöt16_t
)0x1002)

	)

246 
	#DCMI_FLAG_ERRMI
 ((
uöt16_t
)0x1004)

	)

247 
	#DCMI_FLAG_VSYNCMI
 ((
uöt16_t
)0x1008)

	)

248 
	#DCMI_FLAG_LINEMI
 ((
uöt16_t
)0x1010)

	)

249 
	#IS_DCMI_GET_FLAG
(
FLAG
Ë(((FLAGË=
DCMI_FLAG_HSYNC
) || \

250 ((
FLAG
Ë=
DCMI_FLAG_VSYNC
) || \

251 ((
FLAG
Ë=
DCMI_FLAG_FNE
) || \

252 ((
FLAG
Ë=
DCMI_FLAG_FRAMERI
) || \

253 ((
FLAG
Ë=
DCMI_FLAG_OVFRI
) || \

254 ((
FLAG
Ë=
DCMI_FLAG_ERRRI
) || \

255 ((
FLAG
Ë=
DCMI_FLAG_VSYNCRI
) || \

256 ((
FLAG
Ë=
DCMI_FLAG_LINERI
) || \

257 ((
FLAG
Ë=
DCMI_FLAG_FRAMEMI
) || \

258 ((
FLAG
Ë=
DCMI_FLAG_OVFMI
) || \

259 ((
FLAG
Ë=
DCMI_FLAG_ERRMI
) || \

260 ((
FLAG
Ë=
DCMI_FLAG_VSYNCMI
) || \

261 ((
FLAG
Ë=
DCMI_FLAG_LINEMI
))

	)

263 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0xFFE0Ë=0x0000Ë&& ((FLAGË!0x0000))

	)

276 
DCMI_DeInô
();

279 
DCMI_Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
);

280 
DCMI_Såu˘Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
);

281 
DCMI_CROPC⁄fig
(
DCMI_CROPInôTy≥Def
* 
DCMI_CROPInôSåu˘
);

282 
DCMI_CROPCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

283 
DCMI_SëEmbeddedSynchroCodes
(
DCMI_CodesInôTy≥Def
* 
DCMI_CodesInôSåu˘
);

284 
DCMI_JPEGCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

287 
DCMI_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

288 
DCMI_C≠tuªCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

289 
uöt32_t
 
DCMI_RódD©a
();

292 
DCMI_ITC⁄fig
(
uöt16_t
 
DCMI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

293 
FœgSètus
 
DCMI_GëFœgSètus
(
uöt16_t
 
DCMI_FLAG
);

294 
DCMI_CÀ¨Fœg
(
uöt16_t
 
DCMI_FLAG
);

295 
ITSètus
 
DCMI_GëITSètus
(
uöt16_t
 
DCMI_IT
);

296 
DCMI_CÀ¨ITPídögBô
(
uöt16_t
 
DCMI_IT
);

298 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dma.h

30 #i‚de‡
__STM32F4xx_DMA_H


31 
	#__STM32F4xx_DMA_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
DMA_Ch™√l
;

59 
uöt32_t
 
DMA_PîùhîÆBa£Addr
;

61 
uöt32_t
 
DMA_Mem‹y0Ba£Addr
;

65 
uöt32_t
 
DMA_DIR
;

69 
uöt32_t
 
DMA_Buf„rSize
;

73 
uöt32_t
 
DMA_PîùhîÆInc
;

76 
uöt32_t
 
DMA_Mem‹yInc
;

79 
uöt32_t
 
DMA_PîùhîÆD©aSize
;

82 
uöt32_t
 
DMA_Mem‹yD©aSize
;

85 
uöt32_t
 
DMA_Mode
;

90 
uöt32_t
 
DMA_Pri‹ôy
;

93 
uöt32_t
 
DMA_FIFOMode
;

98 
uöt32_t
 
DMA_FIFOThªshﬁd
;

101 
uöt32_t
 
DMA_Mem‹yBur°
;

106 
uöt32_t
 
DMA_PîùhîÆBur°
;

110 }
	tDMA_InôTy≥Def
;

118 
	#IS_DMA_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
DMA1_Såóm0
) || \

119 ((
PERIPH
Ë=
DMA1_Såóm1
) || \

120 ((
PERIPH
Ë=
DMA1_Såóm2
) || \

121 ((
PERIPH
Ë=
DMA1_Såóm3
) || \

122 ((
PERIPH
Ë=
DMA1_Såóm4
) || \

123 ((
PERIPH
Ë=
DMA1_Såóm5
) || \

124 ((
PERIPH
Ë=
DMA1_Såóm6
) || \

125 ((
PERIPH
Ë=
DMA1_Såóm7
) || \

126 ((
PERIPH
Ë=
DMA2_Såóm0
) || \

127 ((
PERIPH
Ë=
DMA2_Såóm1
) || \

128 ((
PERIPH
Ë=
DMA2_Såóm2
) || \

129 ((
PERIPH
Ë=
DMA2_Såóm3
) || \

130 ((
PERIPH
Ë=
DMA2_Såóm4
) || \

131 ((
PERIPH
Ë=
DMA2_Såóm5
) || \

132 ((
PERIPH
Ë=
DMA2_Såóm6
) || \

133 ((
PERIPH
Ë=
DMA2_Såóm7
))

	)

135 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
Ë(((CONTROLLERË=
DMA1
) || \

136 ((
CONTROLLER
Ë=
DMA2
))

	)

141 
	#DMA_Ch™√l_0
 ((
uöt32_t
)0x00000000)

	)

142 
	#DMA_Ch™√l_1
 ((
uöt32_t
)0x02000000)

	)

143 
	#DMA_Ch™√l_2
 ((
uöt32_t
)0x04000000)

	)

144 
	#DMA_Ch™√l_3
 ((
uöt32_t
)0x06000000)

	)

145 
	#DMA_Ch™√l_4
 ((
uöt32_t
)0x08000000)

	)

146 
	#DMA_Ch™√l_5
 ((
uöt32_t
)0x0A000000)

	)

147 
	#DMA_Ch™√l_6
 ((
uöt32_t
)0x0C000000)

	)

148 
	#DMA_Ch™√l_7
 ((
uöt32_t
)0x0E000000)

	)

150 
	#IS_DMA_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DMA_Ch™√l_0
) || \

151 ((
CHANNEL
Ë=
DMA_Ch™√l_1
) || \

152 ((
CHANNEL
Ë=
DMA_Ch™√l_2
) || \

153 ((
CHANNEL
Ë=
DMA_Ch™√l_3
) || \

154 ((
CHANNEL
Ë=
DMA_Ch™√l_4
) || \

155 ((
CHANNEL
Ë=
DMA_Ch™√l_5
) || \

156 ((
CHANNEL
Ë=
DMA_Ch™√l_6
) || \

157 ((
CHANNEL
Ë=
DMA_Ch™√l_7
))

	)

166 
	#DMA_DIR_PîùhîÆToMem‹y
 ((
uöt32_t
)0x00000000)

	)

167 
	#DMA_DIR_Mem‹yToPîùhîÆ
 ((
uöt32_t
)0x00000040)

	)

168 
	#DMA_DIR_Mem‹yToMem‹y
 ((
uöt32_t
)0x00000080)

	)

170 
	#IS_DMA_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
DMA_DIR_PîùhîÆToMem‹y
 ) || \

171 ((
DIRECTION
Ë=
DMA_DIR_Mem‹yToPîùhîÆ
) || \

172 ((
DIRECTION
Ë=
DMA_DIR_Mem‹yToMem‹y
))

	)

181 
	#IS_DMA_BUFFER_SIZE
(
SIZE
Ë(((SIZEË>0x1Ë&& ((SIZEË< 0x10000))

	)

190 
	#DMA_PîùhîÆInc_E«bÀ
 ((
uöt32_t
)0x00000200)

	)

191 
	#DMA_PîùhîÆInc_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

193 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
Ë(((STATEË=
DMA_PîùhîÆInc_E«bÀ
) || \

194 ((
STATE
Ë=
DMA_PîùhîÆInc_DißbÀ
))

	)

203 
	#DMA_Mem‹yInc_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

204 
	#DMA_Mem‹yInc_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

206 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
Ë(((STATEË=
DMA_Mem‹yInc_E«bÀ
) || \

207 ((
STATE
Ë=
DMA_Mem‹yInc_DißbÀ
))

	)

216 
	#DMA_PîùhîÆD©aSize_Byã
 ((
uöt32_t
)0x00000000)

	)

217 
	#DMA_PîùhîÆD©aSize_HÆfW‹d
 ((
uöt32_t
)0x00000800)

	)

218 
	#DMA_PîùhîÆD©aSize_W‹d
 ((
uöt32_t
)0x00001000)

	)

220 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
Ë(((SIZEË=
DMA_PîùhîÆD©aSize_Byã
) || \

221 ((
SIZE
Ë=
DMA_PîùhîÆD©aSize_HÆfW‹d
) || \

222 ((
SIZE
Ë=
DMA_PîùhîÆD©aSize_W‹d
))

	)

231 
	#DMA_Mem‹yD©aSize_Byã
 ((
uöt32_t
)0x00000000)

	)

232 
	#DMA_Mem‹yD©aSize_HÆfW‹d
 ((
uöt32_t
)0x00002000)

	)

233 
	#DMA_Mem‹yD©aSize_W‹d
 ((
uöt32_t
)0x00004000)

	)

235 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
Ë(((SIZEË=
DMA_Mem‹yD©aSize_Byã
) || \

236 ((
SIZE
Ë=
DMA_Mem‹yD©aSize_HÆfW‹d
) || \

237 ((
SIZE
Ë=
DMA_Mem‹yD©aSize_W‹d
 ))

	)

246 
	#DMA_Mode_N‹mÆ
 ((
uöt32_t
)0x00000000)

	)

247 
	#DMA_Mode_Cúcuœr
 ((
uöt32_t
)0x00000100)

	)

249 
	#IS_DMA_MODE
(
MODE
Ë(((MODEË=
DMA_Mode_N‹mÆ
 ) || \

250 ((
MODE
Ë=
DMA_Mode_Cúcuœr
))

	)

259 
	#DMA_Pri‹ôy_Low
 ((
uöt32_t
)0x00000000)

	)

260 
	#DMA_Pri‹ôy_Medium
 ((
uöt32_t
)0x00010000)

	)

261 
	#DMA_Pri‹ôy_High
 ((
uöt32_t
)0x00020000)

	)

262 
	#DMA_Pri‹ôy_VîyHigh
 ((
uöt32_t
)0x00030000)

	)

264 
	#IS_DMA_PRIORITY
(
PRIORITY
Ë(((PRIORITYË=
DMA_Pri‹ôy_Low
 ) || \

265 ((
PRIORITY
Ë=
DMA_Pri‹ôy_Medium
) || \

266 ((
PRIORITY
Ë=
DMA_Pri‹ôy_High
) || \

267 ((
PRIORITY
Ë=
DMA_Pri‹ôy_VîyHigh
))

	)

276 
	#DMA_FIFOMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

277 
	#DMA_FIFOMode_E«bÀ
 ((
uöt32_t
)0x00000004)

	)

279 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
Ë(((STATEË=
DMA_FIFOMode_DißbÀ
 ) || \

280 ((
STATE
Ë=
DMA_FIFOMode_E«bÀ
))

	)

289 
	#DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000000)

	)

290 
	#DMA_FIFOThªshﬁd_HÆfFuŒ
 ((
uöt32_t
)0x00000001)

	)

291 
	#DMA_FIFOThªshﬁd_3Qu¨ãrsFuŒ
 ((
uöt32_t
)0x00000002)

	)

292 
	#DMA_FIFOThªshﬁd_FuŒ
 ((
uöt32_t
)0x00000003)

	)

294 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
Ë(((THRESHOLDË=
DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
 ) || \

295 ((
THRESHOLD
Ë=
DMA_FIFOThªshﬁd_HÆfFuŒ
) || \

296 ((
THRESHOLD
Ë=
DMA_FIFOThªshﬁd_3Qu¨ãrsFuŒ
) || \

297 ((
THRESHOLD
Ë=
DMA_FIFOThªshﬁd_FuŒ
))

	)

306 
	#DMA_Mem‹yBur°_SögÀ
 ((
uöt32_t
)0x00000000)

	)

307 
	#DMA_Mem‹yBur°_INC4
 ((
uöt32_t
)0x00800000)

	)

308 
	#DMA_Mem‹yBur°_INC8
 ((
uöt32_t
)0x01000000)

	)

309 
	#DMA_Mem‹yBur°_INC16
 ((
uöt32_t
)0x01800000)

	)

311 
	#IS_DMA_MEMORY_BURST
(
BURST
Ë(((BURSTË=
DMA_Mem‹yBur°_SögÀ
) || \

312 ((
BURST
Ë=
DMA_Mem‹yBur°_INC4
) || \

313 ((
BURST
Ë=
DMA_Mem‹yBur°_INC8
) || \

314 ((
BURST
Ë=
DMA_Mem‹yBur°_INC16
))

	)

323 
	#DMA_PîùhîÆBur°_SögÀ
 ((
uöt32_t
)0x00000000)

	)

324 
	#DMA_PîùhîÆBur°_INC4
 ((
uöt32_t
)0x00200000)

	)

325 
	#DMA_PîùhîÆBur°_INC8
 ((
uöt32_t
)0x00400000)

	)

326 
	#DMA_PîùhîÆBur°_INC16
 ((
uöt32_t
)0x00600000)

	)

328 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
Ë(((BURSTË=
DMA_PîùhîÆBur°_SögÀ
) || \

329 ((
BURST
Ë=
DMA_PîùhîÆBur°_INC4
) || \

330 ((
BURST
Ë=
DMA_PîùhîÆBur°_INC8
) || \

331 ((
BURST
Ë=
DMA_PîùhîÆBur°_INC16
))

	)

340 
	#DMA_FIFOSètus_Less1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000000 << 3)

	)

341 
	#DMA_FIFOSètus_1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000001 << 3)

	)

342 
	#DMA_FIFOSètus_HÆfFuŒ
 ((
uöt32_t
)0x00000002 << 3)

	)

343 
	#DMA_FIFOSètus_3Qu¨ãrsFuŒ
 ((
uöt32_t
)0x00000003 << 3)

	)

344 
	#DMA_FIFOSètus_Em±y
 ((
uöt32_t
)0x00000004 << 3)

	)

345 
	#DMA_FIFOSètus_FuŒ
 ((
uöt32_t
)0x00000005 << 3)

	)

347 
	#IS_DMA_FIFO_STATUS
(
STATUS
Ë(((STATUSË=
DMA_FIFOSètus_Less1Qu¨ãrFuŒ
 ) || \

348 ((
STATUS
Ë=
DMA_FIFOSètus_HÆfFuŒ
) || \

349 ((
STATUS
Ë=
DMA_FIFOSètus_1Qu¨ãrFuŒ
) || \

350 ((
STATUS
Ë=
DMA_FIFOSètus_3Qu¨ãrsFuŒ
) || \

351 ((
STATUS
Ë=
DMA_FIFOSètus_FuŒ
) || \

352 ((
STATUS
Ë=
DMA_FIFOSètus_Em±y
))

	)

360 
	#DMA_FLAG_FEIF0
 ((
uöt32_t
)0x10800001)

	)

361 
	#DMA_FLAG_DMEIF0
 ((
uöt32_t
)0x10800004)

	)

362 
	#DMA_FLAG_TEIF0
 ((
uöt32_t
)0x10000008)

	)

363 
	#DMA_FLAG_HTIF0
 ((
uöt32_t
)0x10000010)

	)

364 
	#DMA_FLAG_TCIF0
 ((
uöt32_t
)0x10000020)

	)

365 
	#DMA_FLAG_FEIF1
 ((
uöt32_t
)0x10000040)

	)

366 
	#DMA_FLAG_DMEIF1
 ((
uöt32_t
)0x10000100)

	)

367 
	#DMA_FLAG_TEIF1
 ((
uöt32_t
)0x10000200)

	)

368 
	#DMA_FLAG_HTIF1
 ((
uöt32_t
)0x10000400)

	)

369 
	#DMA_FLAG_TCIF1
 ((
uöt32_t
)0x10000800)

	)

370 
	#DMA_FLAG_FEIF2
 ((
uöt32_t
)0x10010000)

	)

371 
	#DMA_FLAG_DMEIF2
 ((
uöt32_t
)0x10040000)

	)

372 
	#DMA_FLAG_TEIF2
 ((
uöt32_t
)0x10080000)

	)

373 
	#DMA_FLAG_HTIF2
 ((
uöt32_t
)0x10100000)

	)

374 
	#DMA_FLAG_TCIF2
 ((
uöt32_t
)0x10200000)

	)

375 
	#DMA_FLAG_FEIF3
 ((
uöt32_t
)0x10400000)

	)

376 
	#DMA_FLAG_DMEIF3
 ((
uöt32_t
)0x11000000)

	)

377 
	#DMA_FLAG_TEIF3
 ((
uöt32_t
)0x12000000)

	)

378 
	#DMA_FLAG_HTIF3
 ((
uöt32_t
)0x14000000)

	)

379 
	#DMA_FLAG_TCIF3
 ((
uöt32_t
)0x18000000)

	)

380 
	#DMA_FLAG_FEIF4
 ((
uöt32_t
)0x20000001)

	)

381 
	#DMA_FLAG_DMEIF4
 ((
uöt32_t
)0x20000004)

	)

382 
	#DMA_FLAG_TEIF4
 ((
uöt32_t
)0x20000008)

	)

383 
	#DMA_FLAG_HTIF4
 ((
uöt32_t
)0x20000010)

	)

384 
	#DMA_FLAG_TCIF4
 ((
uöt32_t
)0x20000020)

	)

385 
	#DMA_FLAG_FEIF5
 ((
uöt32_t
)0x20000040)

	)

386 
	#DMA_FLAG_DMEIF5
 ((
uöt32_t
)0x20000100)

	)

387 
	#DMA_FLAG_TEIF5
 ((
uöt32_t
)0x20000200)

	)

388 
	#DMA_FLAG_HTIF5
 ((
uöt32_t
)0x20000400)

	)

389 
	#DMA_FLAG_TCIF5
 ((
uöt32_t
)0x20000800)

	)

390 
	#DMA_FLAG_FEIF6
 ((
uöt32_t
)0x20010000)

	)

391 
	#DMA_FLAG_DMEIF6
 ((
uöt32_t
)0x20040000)

	)

392 
	#DMA_FLAG_TEIF6
 ((
uöt32_t
)0x20080000)

	)

393 
	#DMA_FLAG_HTIF6
 ((
uöt32_t
)0x20100000)

	)

394 
	#DMA_FLAG_TCIF6
 ((
uöt32_t
)0x20200000)

	)

395 
	#DMA_FLAG_FEIF7
 ((
uöt32_t
)0x20400000)

	)

396 
	#DMA_FLAG_DMEIF7
 ((
uöt32_t
)0x21000000)

	)

397 
	#DMA_FLAG_TEIF7
 ((
uöt32_t
)0x22000000)

	)

398 
	#DMA_FLAG_HTIF7
 ((
uöt32_t
)0x24000000)

	)

399 
	#DMA_FLAG_TCIF7
 ((
uöt32_t
)0x28000000)

	)

401 
	#IS_DMA_CLEAR_FLAG
(
FLAG
) ((((FLAG) & 0x30000000) != 0x30000000) && (((FLAG) & 0x30000000) != 0) && \

402 (((
FLAG
Ë& 0xC082F082Ë=0x00Ë&& ((FLAGË!0x00))

	)

404 
	#IS_DMA_GET_FLAG
(
FLAG
Ë(((FLAGË=
DMA_FLAG_TCIF0
Ë|| ((FLAGË=
DMA_FLAG_HTIF0
) || \

405 ((
FLAG
Ë=
DMA_FLAG_TEIF0
Ë|| ((FLAGË=
DMA_FLAG_DMEIF0
) || \

406 ((
FLAG
Ë=
DMA_FLAG_FEIF0
Ë|| ((FLAGË=
DMA_FLAG_TCIF1
) || \

407 ((
FLAG
Ë=
DMA_FLAG_HTIF1
Ë|| ((FLAGË=
DMA_FLAG_TEIF1
) || \

408 ((
FLAG
Ë=
DMA_FLAG_DMEIF1
Ë|| ((FLAGË=
DMA_FLAG_FEIF1
) || \

409 ((
FLAG
Ë=
DMA_FLAG_TCIF2
Ë|| ((FLAGË=
DMA_FLAG_HTIF2
) || \

410 ((
FLAG
Ë=
DMA_FLAG_TEIF2
Ë|| ((FLAGË=
DMA_FLAG_DMEIF2
) || \

411 ((
FLAG
Ë=
DMA_FLAG_FEIF2
Ë|| ((FLAGË=
DMA_FLAG_TCIF3
) || \

412 ((
FLAG
Ë=
DMA_FLAG_HTIF3
Ë|| ((FLAGË=
DMA_FLAG_TEIF3
) || \

413 ((
FLAG
Ë=
DMA_FLAG_DMEIF3
Ë|| ((FLAGË=
DMA_FLAG_FEIF3
) || \

414 ((
FLAG
Ë=
DMA_FLAG_TCIF4
Ë|| ((FLAGË=
DMA_FLAG_HTIF4
) || \

415 ((
FLAG
Ë=
DMA_FLAG_TEIF4
Ë|| ((FLAGË=
DMA_FLAG_DMEIF4
) || \

416 ((
FLAG
Ë=
DMA_FLAG_FEIF4
Ë|| ((FLAGË=
DMA_FLAG_TCIF5
) || \

417 ((
FLAG
Ë=
DMA_FLAG_HTIF5
Ë|| ((FLAGË=
DMA_FLAG_TEIF5
) || \

418 ((
FLAG
Ë=
DMA_FLAG_DMEIF5
Ë|| ((FLAGË=
DMA_FLAG_FEIF5
) || \

419 ((
FLAG
Ë=
DMA_FLAG_TCIF6
Ë|| ((FLAGË=
DMA_FLAG_HTIF6
) || \

420 ((
FLAG
Ë=
DMA_FLAG_TEIF6
Ë|| ((FLAGË=
DMA_FLAG_DMEIF6
) || \

421 ((
FLAG
Ë=
DMA_FLAG_FEIF6
Ë|| ((FLAGË=
DMA_FLAG_TCIF7
) || \

422 ((
FLAG
Ë=
DMA_FLAG_HTIF7
Ë|| ((FLAGË=
DMA_FLAG_TEIF7
) || \

423 ((
FLAG
Ë=
DMA_FLAG_DMEIF7
Ë|| ((FLAGË=
DMA_FLAG_FEIF7
))

	)

432 
	#DMA_IT_TC
 ((
uöt32_t
)0x00000010)

	)

433 
	#DMA_IT_HT
 ((
uöt32_t
)0x00000008)

	)

434 
	#DMA_IT_TE
 ((
uöt32_t
)0x00000004)

	)

435 
	#DMA_IT_DME
 ((
uöt32_t
)0x00000002)

	)

436 
	#DMA_IT_FE
 ((
uöt32_t
)0x00000080)

	)

438 
	#IS_DMA_CONFIG_IT
(
IT
Ë((((ITË& 0xFFFFFF61Ë=0x00Ë&& ((ITË!0x00))

	)

447 
	#DMA_IT_FEIF0
 ((
uöt32_t
)0x90000001)

	)

448 
	#DMA_IT_DMEIF0
 ((
uöt32_t
)0x10001004)

	)

449 
	#DMA_IT_TEIF0
 ((
uöt32_t
)0x10002008)

	)

450 
	#DMA_IT_HTIF0
 ((
uöt32_t
)0x10004010)

	)

451 
	#DMA_IT_TCIF0
 ((
uöt32_t
)0x10008020)

	)

452 
	#DMA_IT_FEIF1
 ((
uöt32_t
)0x90000040)

	)

453 
	#DMA_IT_DMEIF1
 ((
uöt32_t
)0x10001100)

	)

454 
	#DMA_IT_TEIF1
 ((
uöt32_t
)0x10002200)

	)

455 
	#DMA_IT_HTIF1
 ((
uöt32_t
)0x10004400)

	)

456 
	#DMA_IT_TCIF1
 ((
uöt32_t
)0x10008800)

	)

457 
	#DMA_IT_FEIF2
 ((
uöt32_t
)0x90010000)

	)

458 
	#DMA_IT_DMEIF2
 ((
uöt32_t
)0x10041000)

	)

459 
	#DMA_IT_TEIF2
 ((
uöt32_t
)0x10082000)

	)

460 
	#DMA_IT_HTIF2
 ((
uöt32_t
)0x10104000)

	)

461 
	#DMA_IT_TCIF2
 ((
uöt32_t
)0x10208000)

	)

462 
	#DMA_IT_FEIF3
 ((
uöt32_t
)0x90400000)

	)

463 
	#DMA_IT_DMEIF3
 ((
uöt32_t
)0x11001000)

	)

464 
	#DMA_IT_TEIF3
 ((
uöt32_t
)0x12002000)

	)

465 
	#DMA_IT_HTIF3
 ((
uöt32_t
)0x14004000)

	)

466 
	#DMA_IT_TCIF3
 ((
uöt32_t
)0x18008000)

	)

467 
	#DMA_IT_FEIF4
 ((
uöt32_t
)0xA0000001)

	)

468 
	#DMA_IT_DMEIF4
 ((
uöt32_t
)0x20001004)

	)

469 
	#DMA_IT_TEIF4
 ((
uöt32_t
)0x20002008)

	)

470 
	#DMA_IT_HTIF4
 ((
uöt32_t
)0x20004010)

	)

471 
	#DMA_IT_TCIF4
 ((
uöt32_t
)0x20008020)

	)

472 
	#DMA_IT_FEIF5
 ((
uöt32_t
)0xA0000040)

	)

473 
	#DMA_IT_DMEIF5
 ((
uöt32_t
)0x20001100)

	)

474 
	#DMA_IT_TEIF5
 ((
uöt32_t
)0x20002200)

	)

475 
	#DMA_IT_HTIF5
 ((
uöt32_t
)0x20004400)

	)

476 
	#DMA_IT_TCIF5
 ((
uöt32_t
)0x20008800)

	)

477 
	#DMA_IT_FEIF6
 ((
uöt32_t
)0xA0010000)

	)

478 
	#DMA_IT_DMEIF6
 ((
uöt32_t
)0x20041000)

	)

479 
	#DMA_IT_TEIF6
 ((
uöt32_t
)0x20082000)

	)

480 
	#DMA_IT_HTIF6
 ((
uöt32_t
)0x20104000)

	)

481 
	#DMA_IT_TCIF6
 ((
uöt32_t
)0x20208000)

	)

482 
	#DMA_IT_FEIF7
 ((
uöt32_t
)0xA0400000)

	)

483 
	#DMA_IT_DMEIF7
 ((
uöt32_t
)0x21001000)

	)

484 
	#DMA_IT_TEIF7
 ((
uöt32_t
)0x22002000)

	)

485 
	#DMA_IT_HTIF7
 ((
uöt32_t
)0x24004000)

	)

486 
	#DMA_IT_TCIF7
 ((
uöt32_t
)0x28008000)

	)

488 
	#IS_DMA_CLEAR_IT
(
IT
) ((((IT) & 0x30000000) != 0x30000000) && \

489 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

490 (((
IT
Ë& 0x40820082Ë=0x00))

	)

492 
	#IS_DMA_GET_IT
(
IT
Ë(((ITË=
DMA_IT_TCIF0
Ë|| ((ITË=
DMA_IT_HTIF0
) || \

493 ((
IT
Ë=
DMA_IT_TEIF0
Ë|| ((ITË=
DMA_IT_DMEIF0
) || \

494 ((
IT
Ë=
DMA_IT_FEIF0
Ë|| ((ITË=
DMA_IT_TCIF1
) || \

495 ((
IT
Ë=
DMA_IT_HTIF1
Ë|| ((ITË=
DMA_IT_TEIF1
) || \

496 ((
IT
Ë=
DMA_IT_DMEIF1
)|| ((ITË=
DMA_IT_FEIF1
) || \

497 ((
IT
Ë=
DMA_IT_TCIF2
Ë|| ((ITË=
DMA_IT_HTIF2
) || \

498 ((
IT
Ë=
DMA_IT_TEIF2
Ë|| ((ITË=
DMA_IT_DMEIF2
) || \

499 ((
IT
Ë=
DMA_IT_FEIF2
Ë|| ((ITË=
DMA_IT_TCIF3
) || \

500 ((
IT
Ë=
DMA_IT_HTIF3
Ë|| ((ITË=
DMA_IT_TEIF3
) || \

501 ((
IT
Ë=
DMA_IT_DMEIF3
)|| ((ITË=
DMA_IT_FEIF3
) || \

502 ((
IT
Ë=
DMA_IT_TCIF4
Ë|| ((ITË=
DMA_IT_HTIF4
) || \

503 ((
IT
Ë=
DMA_IT_TEIF4
Ë|| ((ITË=
DMA_IT_DMEIF4
) || \

504 ((
IT
Ë=
DMA_IT_FEIF4
Ë|| ((ITË=
DMA_IT_TCIF5
) || \

505 ((
IT
Ë=
DMA_IT_HTIF5
Ë|| ((ITË=
DMA_IT_TEIF5
) || \

506 ((
IT
Ë=
DMA_IT_DMEIF5
)|| ((ITË=
DMA_IT_FEIF5
) || \

507 ((
IT
Ë=
DMA_IT_TCIF6
Ë|| ((ITË=
DMA_IT_HTIF6
) || \

508 ((
IT
Ë=
DMA_IT_TEIF6
Ë|| ((ITË=
DMA_IT_DMEIF6
) || \

509 ((
IT
Ë=
DMA_IT_FEIF6
Ë|| ((ITË=
DMA_IT_TCIF7
) || \

510 ((
IT
Ë=
DMA_IT_HTIF7
Ë|| ((ITË=
DMA_IT_TEIF7
) || \

511 ((
IT
Ë=
DMA_IT_DMEIF7
)|| ((ITË=
DMA_IT_FEIF7
))

	)

520 
	#DMA_PINCOS_Psize
 ((
uöt32_t
)0x00000000)

	)

521 
	#DMA_PINCOS_W‹dAlig√d
 ((
uöt32_t
)0x00008000)

	)

523 
	#IS_DMA_PINCOS_SIZE
(
SIZE
Ë(((SIZEË=
DMA_PINCOS_Psize
) || \

524 ((
SIZE
Ë=
DMA_PINCOS_W‹dAlig√d
))

	)

533 
	#DMA_FlowCål_Mem‹y
 ((
uöt32_t
)0x00000000)

	)

534 
	#DMA_FlowCål_PîùhîÆ
 ((
uöt32_t
)0x00000020)

	)

536 
	#IS_DMA_FLOW_CTRL
(
CTRL
Ë(((CTRLË=
DMA_FlowCål_Mem‹y
) || \

537 ((
CTRL
Ë=
DMA_FlowCål_PîùhîÆ
))

	)

546 
	#DMA_Mem‹y_0
 ((
uöt32_t
)0x00000000)

	)

547 
	#DMA_Mem‹y_1
 ((
uöt32_t
)0x00080000)

	)

549 
	#IS_DMA_CURRENT_MEM
(
MEM
Ë(((MEMË=
DMA_Mem‹y_0
Ë|| ((MEMË=
DMA_Mem‹y_1
))

	)

562 
DMA_DeInô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

565 
DMA_Inô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
DMA_InôTy≥Def
* 
DMA_InôSåu˘
);

566 
DMA_Såu˘Inô
(
DMA_InôTy≥Def
* 
DMA_InôSåu˘
);

567 
DMA_Cmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

570 
DMA_PîùhIncOff£tSizeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_Pöcos
);

571 
DMA_FlowC⁄åﬁÀrC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FlowCål
);

574 
DMA_SëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt16_t
 
Cou¡î
);

575 
uöt16_t
 
DMA_GëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

578 
DMA_DoubÀBuf„rModeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹y1Ba£Addr
,

579 
uöt32_t
 
DMA_CuºítMem‹y
);

580 
DMA_DoubÀBuf„rModeCmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

581 
DMA_Mem‹yT¨gëC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹yBa£Addr
,

582 
uöt32_t
 
DMA_Mem‹yT¨gë
);

583 
uöt32_t
 
DMA_GëCuºítMem‹yT¨gë
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

586 
Fun˘i⁄ÆSèã
 
DMA_GëCmdSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

587 
uöt32_t
 
DMA_GëFIFOSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

588 
FœgSètus
 
DMA_GëFœgSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
);

589 
DMA_CÀ¨Fœg
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
);

590 
DMA_ITC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

591 
ITSètus
 
DMA_GëITSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
);

592 
DMA_CÀ¨ITPídögBô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
);

594 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_exti.h

30 #i‚de‡
__STM32F4xx_EXTI_H


31 
	#__STM32F4xx_EXTI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
EXTI_Mode_I¡îru±
 = 0x00,

57 
EXTI_Mode_Evít
 = 0x04

58 }
	tEXTIMode_Ty≥Def
;

60 
	#IS_EXTI_MODE
(
MODE
Ë(((MODEË=
EXTI_Mode_I¡îru±
Ë|| ((MODEË=
EXTI_Mode_Evít
))

	)

68 
EXTI_Triggî_Risög
 = 0x08,

69 
EXTI_Triggî_FÆlög
 = 0x0C,

70 
EXTI_Triggî_Risög_FÆlög
 = 0x10

71 }
	tEXTITriggî_Ty≥Def
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
EXTI_Triggî_Risög
) || \

74 ((
TRIGGER
Ë=
EXTI_Triggî_FÆlög
) || \

75 ((
TRIGGER
Ë=
EXTI_Triggî_Risög_FÆlög
))

	)

82 
uöt32_t
 
EXTI_Löe
;

85 
EXTIMode_Ty≥Def
 
EXTI_Mode
;

88 
EXTITriggî_Ty≥Def
 
EXTI_Triggî
;

91 
Fun˘i⁄ÆSèã
 
EXTI_LöeCmd
;

93 }
	tEXTI_InôTy≥Def
;

105 
	#EXTI_Löe0
 ((
uöt32_t
)0x00001Ë

	)

106 
	#EXTI_Löe1
 ((
uöt32_t
)0x00002Ë

	)

107 
	#EXTI_Löe2
 ((
uöt32_t
)0x00004Ë

	)

108 
	#EXTI_Löe3
 ((
uöt32_t
)0x00008Ë

	)

109 
	#EXTI_Löe4
 ((
uöt32_t
)0x00010Ë

	)

110 
	#EXTI_Löe5
 ((
uöt32_t
)0x00020Ë

	)

111 
	#EXTI_Löe6
 ((
uöt32_t
)0x00040Ë

	)

112 
	#EXTI_Löe7
 ((
uöt32_t
)0x00080Ë

	)

113 
	#EXTI_Löe8
 ((
uöt32_t
)0x00100Ë

	)

114 
	#EXTI_Löe9
 ((
uöt32_t
)0x00200Ë

	)

115 
	#EXTI_Löe10
 ((
uöt32_t
)0x00400Ë

	)

116 
	#EXTI_Löe11
 ((
uöt32_t
)0x00800Ë

	)

117 
	#EXTI_Löe12
 ((
uöt32_t
)0x01000Ë

	)

118 
	#EXTI_Löe13
 ((
uöt32_t
)0x02000Ë

	)

119 
	#EXTI_Löe14
 ((
uöt32_t
)0x04000Ë

	)

120 
	#EXTI_Löe15
 ((
uöt32_t
)0x08000Ë

	)

121 
	#EXTI_Löe16
 ((
uöt32_t
)0x10000Ë

	)

122 
	#EXTI_Löe17
 ((
uöt32_t
)0x20000Ë

	)

123 
	#EXTI_Löe18
 ((
uöt32_t
)0x40000Ë

	)

124 
	#EXTI_Löe19
 ((
uöt32_t
)0x80000Ë

	)

125 
	#EXTI_Löe20
 ((
uöt32_t
)0x00100000Ë

	)

126 
	#EXTI_Löe21
 ((
uöt32_t
)0x00200000Ë

	)

127 
	#EXTI_Löe22
 ((
uöt32_t
)0x00400000Ë

	)

129 
	#IS_EXTI_LINE
(
LINE
Ë((((LINEË& (
uöt32_t
)0xFF800000Ë=0x00Ë&& ((LINEË!(
uöt16_t
)0x00))

	)

131 
	#IS_GET_EXTI_LINE
(
LINE
Ë(((LINEË=
EXTI_Löe0
Ë|| ((LINEË=
EXTI_Löe1
) || \

132 ((
LINE
Ë=
EXTI_Löe2
Ë|| ((LINEË=
EXTI_Löe3
) || \

133 ((
LINE
Ë=
EXTI_Löe4
Ë|| ((LINEË=
EXTI_Löe5
) || \

134 ((
LINE
Ë=
EXTI_Löe6
Ë|| ((LINEË=
EXTI_Löe7
) || \

135 ((
LINE
Ë=
EXTI_Löe8
Ë|| ((LINEË=
EXTI_Löe9
) || \

136 ((
LINE
Ë=
EXTI_Löe10
Ë|| ((LINEË=
EXTI_Löe11
) || \

137 ((
LINE
Ë=
EXTI_Löe12
Ë|| ((LINEË=
EXTI_Löe13
) || \

138 ((
LINE
Ë=
EXTI_Löe14
Ë|| ((LINEË=
EXTI_Löe15
) || \

139 ((
LINE
Ë=
EXTI_Löe16
Ë|| ((LINEË=
EXTI_Löe17
) || \

140 ((
LINE
Ë=
EXTI_Löe18
Ë|| ((LINEË=
EXTI_Löe19
) || \

141 ((
LINE
Ë=
EXTI_Löe20
Ë|| ((LINEË=
EXTI_Löe21
) ||\

142 ((
LINE
Ë=
EXTI_Löe22
))

	)

156 
EXTI_DeInô
();

159 
EXTI_Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
);

160 
EXTI_Såu˘Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
);

161 
EXTI_Gíî©eSWI¡îru±
(
uöt32_t
 
EXTI_Löe
);

164 
FœgSètus
 
EXTI_GëFœgSètus
(
uöt32_t
 
EXTI_Löe
);

165 
EXTI_CÀ¨Fœg
(
uöt32_t
 
EXTI_Löe
);

166 
ITSètus
 
EXTI_GëITSètus
(
uöt32_t
 
EXTI_Löe
);

167 
EXTI_CÀ¨ITPídögBô
(
uöt32_t
 
EXTI_Löe
);

169 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_flash.h

30 #i‚de‡
__STM32F4xx_FLASH_H


31 
	#__STM32F4xx_FLASH_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_PGS
,

56 
FLASH_ERROR_PGP
,

57 
FLASH_ERROR_PGA
,

58 
FLASH_ERROR_WRP
,

59 
FLASH_ERROR_PROGRAM
,

60 
FLASH_ERROR_OPERATION
,

61 
FLASH_COMPLETE


62 }
	tFLASH_Sètus
;

73 
	#FLASH_L©ícy_0
 ((
uöt8_t
)0x0000Ë

	)

74 
	#FLASH_L©ícy_1
 ((
uöt8_t
)0x0001Ë

	)

75 
	#FLASH_L©ícy_2
 ((
uöt8_t
)0x0002Ë

	)

76 
	#FLASH_L©ícy_3
 ((
uöt8_t
)0x0003Ë

	)

77 
	#FLASH_L©ícy_4
 ((
uöt8_t
)0x0004Ë

	)

78 
	#FLASH_L©ícy_5
 ((
uöt8_t
)0x0005Ë

	)

79 
	#FLASH_L©ícy_6
 ((
uöt8_t
)0x0006Ë

	)

80 
	#FLASH_L©ícy_7
 ((
uöt8_t
)0x0007Ë

	)

82 
	#IS_FLASH_LATENCY
(
LATENCY
Ë(((LATENCYË=
FLASH_L©ícy_0
) || \

83 ((
LATENCY
Ë=
FLASH_L©ícy_1
) || \

84 ((
LATENCY
Ë=
FLASH_L©ícy_2
) || \

85 ((
LATENCY
Ë=
FLASH_L©ícy_3
) || \

86 ((
LATENCY
Ë=
FLASH_L©ícy_4
) || \

87 ((
LATENCY
Ë=
FLASH_L©ícy_5
) || \

88 ((
LATENCY
Ë=
FLASH_L©ícy_6
) || \

89 ((
LATENCY
Ë=
FLASH_L©ícy_7
))

	)

97 
	#VﬁègeR™ge_1
 ((
uöt8_t
)0x00Ë

	)

98 
	#VﬁègeR™ge_2
 ((
uöt8_t
)0x01Ë

	)

99 
	#VﬁègeR™ge_3
 ((
uöt8_t
)0x02Ë

	)

100 
	#VﬁègeR™ge_4
 ((
uöt8_t
)0x03Ë

	)

102 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGEË=
VﬁègeR™ge_1
) || \

103 ((
RANGE
Ë=
VﬁègeR™ge_2
) || \

104 ((
RANGE
Ë=
VﬁègeR™ge_3
) || \

105 ((
RANGE
Ë=
VﬁègeR™ge_4
))

	)

113 
	#FLASH_Se˘‹_0
 ((
uöt16_t
)0x0000Ë

	)

114 
	#FLASH_Se˘‹_1
 ((
uöt16_t
)0x0008Ë

	)

115 
	#FLASH_Se˘‹_2
 ((
uöt16_t
)0x0010Ë

	)

116 
	#FLASH_Se˘‹_3
 ((
uöt16_t
)0x0018Ë

	)

117 
	#FLASH_Se˘‹_4
 ((
uöt16_t
)0x0020Ë

	)

118 
	#FLASH_Se˘‹_5
 ((
uöt16_t
)0x0028Ë

	)

119 
	#FLASH_Se˘‹_6
 ((
uöt16_t
)0x0030Ë

	)

120 
	#FLASH_Se˘‹_7
 ((
uöt16_t
)0x0038Ë

	)

121 
	#FLASH_Se˘‹_8
 ((
uöt16_t
)0x0040Ë

	)

122 
	#FLASH_Se˘‹_9
 ((
uöt16_t
)0x0048Ë

	)

123 
	#FLASH_Se˘‹_10
 ((
uöt16_t
)0x0050Ë

	)

124 
	#FLASH_Se˘‹_11
 ((
uöt16_t
)0x0058Ë

	)

125 
	#IS_FLASH_SECTOR
(
SECTOR
Ë(((SECTORË=
FLASH_Se˘‹_0
Ë|| ((SECTORË=
FLASH_Se˘‹_1
) ||\

126 ((
SECTOR
Ë=
FLASH_Se˘‹_2
Ë|| ((SECTORË=
FLASH_Se˘‹_3
) ||\

127 ((
SECTOR
Ë=
FLASH_Se˘‹_4
Ë|| ((SECTORË=
FLASH_Se˘‹_5
) ||\

128 ((
SECTOR
Ë=
FLASH_Se˘‹_6
Ë|| ((SECTORË=
FLASH_Se˘‹_7
) ||\

129 ((
SECTOR
Ë=
FLASH_Se˘‹_8
Ë|| ((SECTORË=
FLASH_Se˘‹_9
) ||\

130 ((
SECTOR
Ë=
FLASH_Se˘‹_10
Ë|| ((SECTORË=
FLASH_Se˘‹_11
))

	)

131 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) < 0x080FFFFF)) ||\

132 (((
ADDRESS
Ë>0x1FFF7800Ë&& ((ADDRESSË< 0x1FFF7A0F)))

	)

140 
	#OB_WRP_Se˘‹_0
 ((
uöt32_t
)0x00000001Ë

	)

141 
	#OB_WRP_Se˘‹_1
 ((
uöt32_t
)0x00000002Ë

	)

142 
	#OB_WRP_Se˘‹_2
 ((
uöt32_t
)0x00000004Ë

	)

143 
	#OB_WRP_Se˘‹_3
 ((
uöt32_t
)0x00000008Ë

	)

144 
	#OB_WRP_Se˘‹_4
 ((
uöt32_t
)0x00000010Ë

	)

145 
	#OB_WRP_Se˘‹_5
 ((
uöt32_t
)0x00000020Ë

	)

146 
	#OB_WRP_Se˘‹_6
 ((
uöt32_t
)0x00000040Ë

	)

147 
	#OB_WRP_Se˘‹_7
 ((
uöt32_t
)0x00000080Ë

	)

148 
	#OB_WRP_Se˘‹_8
 ((
uöt32_t
)0x00000100Ë

	)

149 
	#OB_WRP_Se˘‹_9
 ((
uöt32_t
)0x00000200Ë

	)

150 
	#OB_WRP_Se˘‹_10
 ((
uöt32_t
)0x00000400Ë

	)

151 
	#OB_WRP_Se˘‹_11
 ((
uöt32_t
)0x00000800Ë

	)

152 
	#OB_WRP_Se˘‹_AŒ
 ((
uöt32_t
)0x00000FFFË

	)

154 
	#IS_OB_WRP
(
SECTOR
)((((SECTORË& (
uöt32_t
)0xFFFFF000Ë=0x00000000Ë&& ((SECTORË!0x00000000))

	)

162 
	#OB_RDP_Levñ_0
 ((
uöt8_t
)0xAA)

	)

163 
	#OB_RDP_Levñ_1
 ((
uöt8_t
)0x55)

	)

166 
	#IS_OB_RDP
(
LEVEL
Ë(((LEVELË=
OB_RDP_Levñ_0
)||\

167 ((
LEVEL
Ë=
OB_RDP_Levñ_1
))

	)

176 
	#OB_IWDG_SW
 ((
uöt8_t
)0x20Ë

	)

177 
	#OB_IWDG_HW
 ((
uöt8_t
)0x00Ë

	)

178 
	#IS_OB_IWDG_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_IWDG_SW
Ë|| ((SOURCEË=
OB_IWDG_HW
))

	)

186 
	#OB_STOP_NoRST
 ((
uöt8_t
)0x40Ë

	)

187 
	#OB_STOP_RST
 ((
uöt8_t
)0x00Ë

	)

188 
	#IS_OB_STOP_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_STOP_NoRST
Ë|| ((SOURCEË=
OB_STOP_RST
))

	)

197 
	#OB_STDBY_NoRST
 ((
uöt8_t
)0x80Ë

	)

198 
	#OB_STDBY_RST
 ((
uöt8_t
)0x00Ë

	)

199 
	#IS_OB_STDBY_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_STDBY_NoRST
Ë|| ((SOURCEË=
OB_STDBY_RST
))

	)

207 
	#OB_BOR_LEVEL3
 ((
uöt8_t
)0x00Ë

	)

208 
	#OB_BOR_LEVEL2
 ((
uöt8_t
)0x04Ë

	)

209 
	#OB_BOR_LEVEL1
 ((
uöt8_t
)0x08Ë

	)

210 
	#OB_BOR_OFF
 ((
uöt8_t
)0x0CË

	)

211 
	#IS_OB_BOR
(
LEVEL
Ë(((LEVELË=
OB_BOR_LEVEL1
Ë|| ((LEVELË=
OB_BOR_LEVEL2
) ||\

212 ((
LEVEL
Ë=
OB_BOR_LEVEL3
Ë|| ((LEVELË=
OB_BOR_OFF
))

	)

220 
	#FLASH_IT_EOP
 ((
uöt32_t
)0x01000000Ë

	)

221 
	#FLASH_IT_ERR
 ((
uöt32_t
)0x02000000Ë

	)

222 
	#IS_FLASH_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFCFFFFFFË=0x00000000Ë&& ((ITË!0x00000000))

	)

230 
	#FLASH_FLAG_EOP
 ((
uöt32_t
)0x00000001Ë

	)

231 
	#FLASH_FLAG_OPERR
 ((
uöt32_t
)0x00000002Ë

	)

232 
	#FLASH_FLAG_WRPERR
 ((
uöt32_t
)0x00000010Ë

	)

233 
	#FLASH_FLAG_PGAERR
 ((
uöt32_t
)0x00000020Ë

	)

234 
	#FLASH_FLAG_PGPERR
 ((
uöt32_t
)0x00000040Ë

	)

235 
	#FLASH_FLAG_PGSERR
 ((
uöt32_t
)0x00000080Ë

	)

236 
	#FLASH_FLAG_BSY
 ((
uöt32_t
)0x00010000Ë

	)

237 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFF0CË=0x00000000Ë&& ((FLAGË!0x00000000))

	)

238 
	#IS_FLASH_GET_FLAG
(
FLAG
Ë(((FLAGË=
FLASH_FLAG_EOP
Ë|| ((FLAGË=
FLASH_FLAG_OPERR
) || \

239 ((
FLAG
Ë=
FLASH_FLAG_WRPERR
Ë|| ((FLAGË=
FLASH_FLAG_PGAERR
) || \

240 ((
FLAG
Ë=
FLASH_FLAG_PGPERR
Ë|| ((FLAGË=
FLASH_FLAG_PGSERR
) || \

241 ((
FLAG
Ë=
FLASH_FLAG_BSY
))

	)

249 
	#FLASH_PSIZE_BYTE
 ((
uöt32_t
)0x00000000)

	)

250 
	#FLASH_PSIZE_HALF_WORD
 ((
uöt32_t
)0x00000100)

	)

251 
	#FLASH_PSIZE_WORD
 ((
uöt32_t
)0x00000200)

	)

252 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
uöt32_t
)0x00000300)

	)

253 
	#CR_PSIZE_MASK
 ((
uöt32_t
)0xFFFFFCFF)

	)

261 
	#RDP_KEY
 ((
uöt16_t
)0x00A5)

	)

262 
	#FLASH_KEY1
 ((
uöt32_t
)0x45670123)

	)

263 
	#FLASH_KEY2
 ((
uöt32_t
)0xCDEF89AB)

	)

264 
	#FLASH_OPT_KEY1
 ((
uöt32_t
)0x08192A3B)

	)

265 
	#FLASH_OPT_KEY2
 ((
uöt32_t
)0x4C5D6E7F)

	)

273 
	#ACR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C00)

	)

277 
	#OPTCR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C14)

	)

278 
	#OPTCR_BYTE1_ADDRESS
 ((
uöt32_t
)0x40023C15)

	)

279 
	#OPTCR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C16)

	)

289 
FLASH_SëL©ícy
(
uöt32_t
 
FLASH_L©ícy
);

290 
FLASH_Pª„tchBuf„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

291 
FLASH_In°ru˘i⁄CacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

292 
FLASH_D©aCacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

293 
FLASH_In°ru˘i⁄CacheRe£t
();

294 
FLASH_D©aCacheRe£t
();

297 
FLASH_U∆ock
();

298 
FLASH_Lock
();

299 
FLASH_Sètus
 
FLASH_Eø£Se˘‹
(
uöt32_t
 
FLASH_Se˘‹
, 
uöt8_t
 
VﬁègeR™ge
);

300 
FLASH_Sètus
 
FLASH_Eø£AŒSe˘‹s
(
uöt8_t
 
VﬁègeR™ge
);

301 
FLASH_Sètus
 
FLASH_ProgømDoubÀW‹d
(
uöt32_t
 
Addªss
, 
uöt64_t
 
D©a
);

302 
FLASH_Sètus
 
FLASH_ProgømW‹d
(
uöt32_t
 
Addªss
, uöt32_à
D©a
);

303 
FLASH_Sètus
 
FLASH_ProgømHÆfW‹d
(
uöt32_t
 
Addªss
, 
uöt16_t
 
D©a
);

304 
FLASH_Sètus
 
FLASH_ProgømByã
(
uöt32_t
 
Addªss
, 
uöt8_t
 
D©a
);

307 
FLASH_OB_U∆ock
();

308 
FLASH_OB_Lock
();

309 
FLASH_OB_WRPC⁄fig
(
uöt32_t
 
OB_WRP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

310 
FLASH_OB_RDPC⁄fig
(
uöt8_t
 
OB_RDP
);

311 
FLASH_OB_U£rC⁄fig
(
uöt8_t
 
OB_IWDG
, uöt8_à
OB_STOP
, uöt8_à
OB_STDBY
);

312 
FLASH_OB_BORC⁄fig
(
uöt8_t
 
OB_BOR
);

313 
FLASH_Sètus
 
FLASH_OB_Launch
();

314 
uöt8_t
 
FLASH_OB_GëU£r
();

315 
uöt16_t
 
FLASH_OB_GëWRP
();

316 
FœgSètus
 
FLASH_OB_GëRDP
();

317 
uöt8_t
 
FLASH_OB_GëBOR
();

320 
FLASH_ITC⁄fig
(
uöt32_t
 
FLASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

321 
FœgSètus
 
FLASH_GëFœgSètus
(
uöt32_t
 
FLASH_FLAG
);

322 
FLASH_CÀ¨Fœg
(
uöt32_t
 
FLASH_FLAG
);

323 
FLASH_Sètus
 
FLASH_GëSètus
();

324 
FLASH_Sètus
 
FLASH_WaôF‹La°O≥øti⁄
();

326 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_fsmc.h

30 #i‚de‡
__STM32F4xx_FSMC_H


31 
	#__STM32F4xx_FSMC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
FSMC_AddªssSëupTime
;

60 
uöt32_t
 
FSMC_AddªssHﬁdTime
;

65 
uöt32_t
 
FSMC_D©aSëupTime
;

70 
uöt32_t
 
FSMC_BusTu∫AroundDuøti⁄
;

75 
uöt32_t
 
FSMC_CLKDivisi⁄
;

79 
uöt32_t
 
FSMC_D©aL©ícy
;

87 
uöt32_t
 
FSMC_Ac˚ssMode
;

89 }
	tFSMC_NORSRAMTimögInôTy≥Def
;

96 
uöt32_t
 
FSMC_B™k
;

99 
uöt32_t
 
FSMC_D©aAddªssMux
;

103 
uöt32_t
 
FSMC_Mem‹yTy≥
;

107 
uöt32_t
 
FSMC_Mem‹yD©aWidth
;

110 
uöt32_t
 
FSMC_Bur°Ac˚ssMode
;

114 
uöt32_t
 
FSMC_Asynchr⁄ousWaô
;

118 
uöt32_t
 
FSMC_WaôSig«lPﬁ¨ôy
;

122 
uöt32_t
 
FSMC_WøpMode
;

126 
uöt32_t
 
FSMC_WaôSig«lA˘ive
;

131 
uöt32_t
 
FSMC_WrôeO≥øti⁄
;

134 
uöt32_t
 
FSMC_WaôSig«l
;

138 
uöt32_t
 
FSMC_ExãndedMode
;

141 
uöt32_t
 
FSMC_WrôeBur°
;

144 
FSMC_NORSRAMTimögInôTy≥Def
* 
FSMC_RódWrôeTimögSåu˘
;

146 
FSMC_NORSRAMTimögInôTy≥Def
* 
FSMC_WrôeTimögSåu˘
;

147 }
	tFSMC_NORSRAMInôTy≥Def
;

154 
uöt32_t
 
FSMC_SëupTime
;

160 
uöt32_t
 
FSMC_WaôSëupTime
;

166 
uöt32_t
 
FSMC_HﬁdSëupTime
;

173 
uöt32_t
 
FSMC_HiZSëupTime
;

178 }
	tFSMC_NAND_PCCARDTimögInôTy≥Def
;

185 
uöt32_t
 
FSMC_B™k
;

188 
uöt32_t
 
FSMC_Waô„©uª
;

191 
uöt32_t
 
FSMC_Mem‹yD©aWidth
;

194 
uöt32_t
 
FSMC_ECC
;

197 
uöt32_t
 
FSMC_ECCPageSize
;

200 
uöt32_t
 
FSMC_TCLRSëupTime
;

204 
uöt32_t
 
FSMC_TARSëupTime
;

208 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_Comm⁄S∑˚TimögSåu˘
;

210 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_AâribuãS∑˚TimögSåu˘
;

211 }
	tFSMC_NANDInôTy≥Def
;

219 
uöt32_t
 
FSMC_Waô„©uª
;

222 
uöt32_t
 
FSMC_TCLRSëupTime
;

226 
uöt32_t
 
FSMC_TARSëupTime
;

231 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_Comm⁄S∑˚TimögSåu˘
;

233 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_AâribuãS∑˚TimögSåu˘
;

235 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_IOS∑˚TimögSåu˘
;

236 }
	tFSMC_PCCARDInôTy≥Def
;

247 
	#FSMC_B™k1_NORSRAM1
 ((
uöt32_t
)0x00000000)

	)

248 
	#FSMC_B™k1_NORSRAM2
 ((
uöt32_t
)0x00000002)

	)

249 
	#FSMC_B™k1_NORSRAM3
 ((
uöt32_t
)0x00000004)

	)

250 
	#FSMC_B™k1_NORSRAM4
 ((
uöt32_t
)0x00000006)

	)

258 
	#FSMC_B™k2_NAND
 ((
uöt32_t
)0x00000010)

	)

259 
	#FSMC_B™k3_NAND
 ((
uöt32_t
)0x00000100)

	)

267 
	#FSMC_B™k4_PCCARD
 ((
uöt32_t
)0x00001000)

	)

272 
	#IS_FSMC_NORSRAM_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k1_NORSRAM1
) || \

273 ((
BANK
Ë=
FSMC_B™k1_NORSRAM2
) || \

274 ((
BANK
Ë=
FSMC_B™k1_NORSRAM3
) || \

275 ((
BANK
Ë=
FSMC_B™k1_NORSRAM4
))

	)

277 
	#IS_FSMC_NAND_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
) || \

278 ((
BANK
Ë=
FSMC_B™k3_NAND
))

	)

280 
	#IS_FSMC_GETFLAG_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
) || \

281 ((
BANK
Ë=
FSMC_B™k3_NAND
) || \

282 ((
BANK
Ë=
FSMC_B™k4_PCCARD
))

	)

284 
	#IS_FSMC_IT_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
) || \

285 ((
BANK
Ë=
FSMC_B™k3_NAND
) || \

286 ((
BANK
Ë=
FSMC_B™k4_PCCARD
))

	)

296 
	#FSMC_D©aAddªssMux_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

297 
	#FSMC_D©aAddªssMux_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

298 
	#IS_FSMC_MUX
(
MUX
Ë(((MUXË=
FSMC_D©aAddªssMux_DißbÀ
) || \

299 ((
MUX
Ë=
FSMC_D©aAddªssMux_E«bÀ
))

	)

308 
	#FSMC_Mem‹yTy≥_SRAM
 ((
uöt32_t
)0x00000000)

	)

309 
	#FSMC_Mem‹yTy≥_PSRAM
 ((
uöt32_t
)0x00000004)

	)

310 
	#FSMC_Mem‹yTy≥_NOR
 ((
uöt32_t
)0x00000008)

	)

311 
	#IS_FSMC_MEMORY
(
MEMORY
Ë(((MEMORYË=
FSMC_Mem‹yTy≥_SRAM
) || \

312 ((
MEMORY
Ë=
FSMC_Mem‹yTy≥_PSRAM
)|| \

313 ((
MEMORY
Ë=
FSMC_Mem‹yTy≥_NOR
))

	)

322 
	#FSMC_Mem‹yD©aWidth_8b
 ((
uöt32_t
)0x00000000)

	)

323 
	#FSMC_Mem‹yD©aWidth_16b
 ((
uöt32_t
)0x00000010)

	)

324 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
Ë(((WIDTHË=
FSMC_Mem‹yD©aWidth_8b
) || \

325 ((
WIDTH
Ë=
FSMC_Mem‹yD©aWidth_16b
))

	)

334 
	#FSMC_Bur°Ac˚ssMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

335 
	#FSMC_Bur°Ac˚ssMode_E«bÀ
 ((
uöt32_t
)0x00000100)

	)

336 
	#IS_FSMC_BURSTMODE
(
STATE
Ë(((STATEË=
FSMC_Bur°Ac˚ssMode_DißbÀ
) || \

337 ((
STATE
Ë=
FSMC_Bur°Ac˚ssMode_E«bÀ
))

	)

345 
	#FSMC_Asynchr⁄ousWaô_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

346 
	#FSMC_Asynchr⁄ousWaô_E«bÀ
 ((
uöt32_t
)0x00008000)

	)

347 
	#IS_FSMC_ASYNWAIT
(
STATE
Ë(((STATEË=
FSMC_Asynchr⁄ousWaô_DißbÀ
) || \

348 ((
STATE
Ë=
FSMC_Asynchr⁄ousWaô_E«bÀ
))

	)

356 
	#FSMC_WaôSig«lPﬁ¨ôy_Low
 ((
uöt32_t
)0x00000000)

	)

357 
	#FSMC_WaôSig«lPﬁ¨ôy_High
 ((
uöt32_t
)0x00000200)

	)

358 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
Ë(((POLARITYË=
FSMC_WaôSig«lPﬁ¨ôy_Low
) || \

359 ((
POLARITY
Ë=
FSMC_WaôSig«lPﬁ¨ôy_High
))

	)

367 
	#FSMC_WøpMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

368 
	#FSMC_WøpMode_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

369 
	#IS_FSMC_WRAP_MODE
(
MODE
Ë(((MODEË=
FSMC_WøpMode_DißbÀ
) || \

370 ((
MODE
Ë=
FSMC_WøpMode_E«bÀ
))

	)

378 
	#FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
 ((
uöt32_t
)0x00000000)

	)

379 
	#FSMC_WaôSig«lA˘ive_DurögWaôSèã
 ((
uöt32_t
)0x00000800)

	)

380 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
Ë(((ACTIVEË=
FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
) || \

381 ((
ACTIVE
Ë=
FSMC_WaôSig«lA˘ive_DurögWaôSèã
))

	)

389 
	#FSMC_WrôeO≥øti⁄_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

390 
	#FSMC_WrôeO≥øti⁄_E«bÀ
 ((
uöt32_t
)0x00001000)

	)

391 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
Ë(((OPERATIONË=
FSMC_WrôeO≥øti⁄_DißbÀ
) || \

392 ((
OPERATION
Ë=
FSMC_WrôeO≥øti⁄_E«bÀ
))

	)

400 
	#FSMC_WaôSig«l_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

401 
	#FSMC_WaôSig«l_E«bÀ
 ((
uöt32_t
)0x00002000)

	)

402 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
Ë(((SIGNALË=
FSMC_WaôSig«l_DißbÀ
) || \

403 ((
SIGNAL
Ë=
FSMC_WaôSig«l_E«bÀ
))

	)

411 
	#FSMC_ExãndedMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

412 
	#FSMC_ExãndedMode_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

414 
	#IS_FSMC_EXTENDED_MODE
(
MODE
Ë(((MODEË=
FSMC_ExãndedMode_DißbÀ
) || \

415 ((
MODE
Ë=
FSMC_ExãndedMode_E«bÀ
))

	)

424 
	#FSMC_WrôeBur°_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

425 
	#FSMC_WrôeBur°_E«bÀ
 ((
uöt32_t
)0x00080000)

	)

426 
	#IS_FSMC_WRITE_BURST
(
BURST
Ë(((BURSTË=
FSMC_WrôeBur°_DißbÀ
) || \

427 ((
BURST
Ë=
FSMC_WrôeBur°_E«bÀ
))

	)

435 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
Ë((TIMEË<0xF)

	)

443 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
Ë((TIMEË<0xF)

	)

451 
	#IS_FSMC_DATASETUP_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<0xFF))

	)

459 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
Ë((TIMEË<0xF)

	)

467 
	#IS_FSMC_CLK_DIV
(
DIV
Ë((DIVË<0xF)

	)

475 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
Ë((LATENCYË<0xF)

	)

483 
	#FSMC_Ac˚ssMode_A
 ((
uöt32_t
)0x00000000)

	)

484 
	#FSMC_Ac˚ssMode_B
 ((
uöt32_t
)0x10000000)

	)

485 
	#FSMC_Ac˚ssMode_C
 ((
uöt32_t
)0x20000000)

	)

486 
	#FSMC_Ac˚ssMode_D
 ((
uöt32_t
)0x30000000)

	)

487 
	#IS_FSMC_ACCESS_MODE
(
MODE
Ë(((MODEË=
FSMC_Ac˚ssMode_A
) || \

488 ((
MODE
Ë=
FSMC_Ac˚ssMode_B
) || \

489 ((
MODE
Ë=
FSMC_Ac˚ssMode_C
) || \

490 ((
MODE
Ë=
FSMC_Ac˚ssMode_D
))

	)

506 
	#FSMC_Waô„©uª_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

507 
	#FSMC_Waô„©uª_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

508 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
Ë(((FEATUREË=
FSMC_Waô„©uª_DißbÀ
) || \

509 ((
FEATURE
Ë=
FSMC_Waô„©uª_E«bÀ
))

	)

518 
	#FSMC_ECC_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

519 
	#FSMC_ECC_E«bÀ
 ((
uöt32_t
)0x00000040)

	)

520 
	#IS_FSMC_ECC_STATE
(
STATE
Ë(((STATEË=
FSMC_ECC_DißbÀ
) || \

521 ((
STATE
Ë=
FSMC_ECC_E«bÀ
))

	)

529 
	#FSMC_ECCPageSize_256Byãs
 ((
uöt32_t
)0x00000000)

	)

530 
	#FSMC_ECCPageSize_512Byãs
 ((
uöt32_t
)0x00020000)

	)

531 
	#FSMC_ECCPageSize_1024Byãs
 ((
uöt32_t
)0x00040000)

	)

532 
	#FSMC_ECCPageSize_2048Byãs
 ((
uöt32_t
)0x00060000)

	)

533 
	#FSMC_ECCPageSize_4096Byãs
 ((
uöt32_t
)0x00080000)

	)

534 
	#FSMC_ECCPageSize_8192Byãs
 ((
uöt32_t
)0x000A0000)

	)

535 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
Ë(((SIZEË=
FSMC_ECCPageSize_256Byãs
) || \

536 ((
SIZE
Ë=
FSMC_ECCPageSize_512Byãs
) || \

537 ((
SIZE
Ë=
FSMC_ECCPageSize_1024Byãs
) || \

538 ((
SIZE
Ë=
FSMC_ECCPageSize_2048Byãs
) || \

539 ((
SIZE
Ë=
FSMC_ECCPageSize_4096Byãs
) || \

540 ((
SIZE
Ë=
FSMC_ECCPageSize_8192Byãs
))

	)

548 
	#IS_FSMC_TCLR_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

556 
	#IS_FSMC_TAR_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

564 
	#IS_FSMC_SETUP_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

572 
	#IS_FSMC_WAIT_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

580 
	#IS_FSMC_HOLD_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

588 
	#IS_FSMC_HIZ_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

596 
	#FSMC_IT_RisögEdge
 ((
uöt32_t
)0x00000008)

	)

597 
	#FSMC_IT_Levñ
 ((
uöt32_t
)0x00000010)

	)

598 
	#FSMC_IT_FÆlögEdge
 ((
uöt32_t
)0x00000020)

	)

599 
	#IS_FSMC_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFFFC7Ë=0x00000000Ë&& ((ITË!0x00000000))

	)

600 
	#IS_FSMC_GET_IT
(
IT
Ë(((ITË=
FSMC_IT_RisögEdge
) || \

601 ((
IT
Ë=
FSMC_IT_Levñ
) || \

602 ((
IT
Ë=
FSMC_IT_FÆlögEdge
))

	)

610 
	#FSMC_FLAG_RisögEdge
 ((
uöt32_t
)0x00000001)

	)

611 
	#FSMC_FLAG_Levñ
 ((
uöt32_t
)0x00000002)

	)

612 
	#FSMC_FLAG_FÆlögEdge
 ((
uöt32_t
)0x00000004)

	)

613 
	#FSMC_FLAG_FEMPT
 ((
uöt32_t
)0x00000040)

	)

614 
	#IS_FSMC_GET_FLAG
(
FLAG
Ë(((FLAGË=
FSMC_FLAG_RisögEdge
) || \

615 ((
FLAG
Ë=
FSMC_FLAG_Levñ
) || \

616 ((
FLAG
Ë=
FSMC_FLAG_FÆlögEdge
) || \

617 ((
FLAG
Ë=
FSMC_FLAG_FEMPT
))

	)

619 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFFF8Ë=0x00000000Ë&& ((FLAGË!0x00000000))

	)

636 
FSMC_NORSRAMDeInô
(
uöt32_t
 
FSMC_B™k
);

637 
FSMC_NORSRAMInô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
);

638 
FSMC_NORSRAMSåu˘Inô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
);

639 
FSMC_NORSRAMCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

642 
FSMC_NANDDeInô
(
uöt32_t
 
FSMC_B™k
);

643 
FSMC_NANDInô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
);

644 
FSMC_NANDSåu˘Inô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
);

645 
FSMC_NANDCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

646 
FSMC_NANDECCCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

647 
uöt32_t
 
FSMC_GëECC
(uöt32_à
FSMC_B™k
);

650 
FSMC_PCCARDDeInô
();

651 
FSMC_PCCARDInô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
);

652 
FSMC_PCCARDSåu˘Inô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
);

653 
FSMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

656 
FSMC_ITC⁄fig
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

657 
FœgSètus
 
FSMC_GëFœgSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
);

658 
FSMC_CÀ¨Fœg
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
);

659 
ITSètus
 
FSMC_GëITSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
);

660 
FSMC_CÀ¨ITPídögBô
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
);

662 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_gpio.h

30 #i‚de‡
__STM32F4xx_GPIO_H


31 
	#__STM32F4xx_GPIO_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
GPIOA
) || \

51 ((
PERIPH
Ë=
GPIOB
) || \

52 ((
PERIPH
Ë=
GPIOC
) || \

53 ((
PERIPH
Ë=
GPIOD
) || \

54 ((
PERIPH
Ë=
GPIOE
) || \

55 ((
PERIPH
Ë=
GPIOF
) || \

56 ((
PERIPH
Ë=
GPIOG
) || \

57 ((
PERIPH
Ë=
GPIOH
) || \

58 ((
PERIPH
Ë=
GPIOI
))

	)

65 
GPIO_Mode_IN
 = 0x00,

66 
GPIO_Mode_OUT
 = 0x01,

67 
GPIO_Mode_AF
 = 0x02,

68 
GPIO_Mode_AN
 = 0x03

69 }
	tGPIOMode_Ty≥Def
;

70 
	#IS_GPIO_MODE
(
MODE
Ë(((MODEË=
GPIO_Mode_IN
Ë|| ((MODEË=
GPIO_Mode_OUT
) || \

71 ((
MODE
Ë=
GPIO_Mode_AF
)|| ((MODEË=
GPIO_Mode_AN
))

	)

78 
GPIO_OTy≥_PP
 = 0x00,

79 
GPIO_OTy≥_OD
 = 0x01

80 }
	tGPIOOTy≥_Ty≥Def
;

81 
	#IS_GPIO_OTYPE
(
OTYPE
Ë(((OTYPEË=
GPIO_OTy≥_PP
Ë|| ((OTYPEË=
GPIO_OTy≥_OD
))

	)

89 
GPIO_S≥ed_2MHz
 = 0x00,

90 
GPIO_S≥ed_25MHz
 = 0x01,

91 
GPIO_S≥ed_50MHz
 = 0x02,

92 
GPIO_S≥ed_100MHz
 = 0x03

93 }
	tGPIOS≥ed_Ty≥Def
;

94 
	#IS_GPIO_SPEED
(
SPEED
Ë(((SPEEDË=
GPIO_S≥ed_2MHz
Ë|| ((SPEEDË=
GPIO_S≥ed_25MHz
) || \

95 ((
SPEED
Ë=
GPIO_S≥ed_50MHz
)|| ((SPEEDË=
GPIO_S≥ed_100MHz
))

	)

102 
GPIO_PuPd_NOPULL
 = 0x00,

103 
GPIO_PuPd_UP
 = 0x01,

104 
GPIO_PuPd_DOWN
 = 0x02

105 }
	tGPIOPuPd_Ty≥Def
;

106 
	#IS_GPIO_PUPD
(
PUPD
Ë(((PUPDË=
GPIO_PuPd_NOPULL
Ë|| ((PUPDË=
GPIO_PuPd_UP
) || \

107 ((
PUPD
Ë=
GPIO_PuPd_DOWN
))

	)

114 
Bô_RESET
 = 0,

115 
Bô_SET


116 }
	tBôA˘i⁄
;

117 
	#IS_GPIO_BIT_ACTION
(
ACTION
Ë(((ACTIONË=
Bô_RESET
Ë|| ((ACTIONË=
Bô_SET
))

	)

125 
uöt32_t
 
GPIO_Pö
;

128 
GPIOMode_Ty≥Def
 
GPIO_Mode
;

131 
GPIOS≥ed_Ty≥Def
 
GPIO_S≥ed
;

134 
GPIOOTy≥_Ty≥Def
 
GPIO_OTy≥
;

137 
GPIOPuPd_Ty≥Def
 
GPIO_PuPd
;

139 }
	tGPIO_InôTy≥Def
;

150 
	#GPIO_Pö_0
 ((
uöt16_t
)0x0001Ë

	)

151 
	#GPIO_Pö_1
 ((
uöt16_t
)0x0002Ë

	)

152 
	#GPIO_Pö_2
 ((
uöt16_t
)0x0004Ë

	)

153 
	#GPIO_Pö_3
 ((
uöt16_t
)0x0008Ë

	)

154 
	#GPIO_Pö_4
 ((
uöt16_t
)0x0010Ë

	)

155 
	#GPIO_Pö_5
 ((
uöt16_t
)0x0020Ë

	)

156 
	#GPIO_Pö_6
 ((
uöt16_t
)0x0040Ë

	)

157 
	#GPIO_Pö_7
 ((
uöt16_t
)0x0080Ë

	)

158 
	#GPIO_Pö_8
 ((
uöt16_t
)0x0100Ë

	)

159 
	#GPIO_Pö_9
 ((
uöt16_t
)0x0200Ë

	)

160 
	#GPIO_Pö_10
 ((
uöt16_t
)0x0400Ë

	)

161 
	#GPIO_Pö_11
 ((
uöt16_t
)0x0800Ë

	)

162 
	#GPIO_Pö_12
 ((
uöt16_t
)0x1000Ë

	)

163 
	#GPIO_Pö_13
 ((
uöt16_t
)0x2000Ë

	)

164 
	#GPIO_Pö_14
 ((
uöt16_t
)0x4000Ë

	)

165 
	#GPIO_Pö_15
 ((
uöt16_t
)0x8000Ë

	)

166 
	#GPIO_Pö_AŒ
 ((
uöt16_t
)0xFFFFË

	)

168 
	#IS_GPIO_PIN
(
PIN
Ë((((PINË& (
uöt16_t
)0x00Ë=0x00Ë&& ((PINË!(uöt16_t)0x00))

	)

169 
	#IS_GET_GPIO_PIN
(
PIN
Ë(((PINË=
GPIO_Pö_0
) || \

170 ((
PIN
Ë=
GPIO_Pö_1
) || \

171 ((
PIN
Ë=
GPIO_Pö_2
) || \

172 ((
PIN
Ë=
GPIO_Pö_3
) || \

173 ((
PIN
Ë=
GPIO_Pö_4
) || \

174 ((
PIN
Ë=
GPIO_Pö_5
) || \

175 ((
PIN
Ë=
GPIO_Pö_6
) || \

176 ((
PIN
Ë=
GPIO_Pö_7
) || \

177 ((
PIN
Ë=
GPIO_Pö_8
) || \

178 ((
PIN
Ë=
GPIO_Pö_9
) || \

179 ((
PIN
Ë=
GPIO_Pö_10
) || \

180 ((
PIN
Ë=
GPIO_Pö_11
) || \

181 ((
PIN
Ë=
GPIO_Pö_12
) || \

182 ((
PIN
Ë=
GPIO_Pö_13
) || \

183 ((
PIN
Ë=
GPIO_Pö_14
) || \

184 ((
PIN
Ë=
GPIO_Pö_15
))

	)

193 
	#GPIO_PöSour˚0
 ((
uöt8_t
)0x00)

	)

194 
	#GPIO_PöSour˚1
 ((
uöt8_t
)0x01)

	)

195 
	#GPIO_PöSour˚2
 ((
uöt8_t
)0x02)

	)

196 
	#GPIO_PöSour˚3
 ((
uöt8_t
)0x03)

	)

197 
	#GPIO_PöSour˚4
 ((
uöt8_t
)0x04)

	)

198 
	#GPIO_PöSour˚5
 ((
uöt8_t
)0x05)

	)

199 
	#GPIO_PöSour˚6
 ((
uöt8_t
)0x06)

	)

200 
	#GPIO_PöSour˚7
 ((
uöt8_t
)0x07)

	)

201 
	#GPIO_PöSour˚8
 ((
uöt8_t
)0x08)

	)

202 
	#GPIO_PöSour˚9
 ((
uöt8_t
)0x09)

	)

203 
	#GPIO_PöSour˚10
 ((
uöt8_t
)0x0A)

	)

204 
	#GPIO_PöSour˚11
 ((
uöt8_t
)0x0B)

	)

205 
	#GPIO_PöSour˚12
 ((
uöt8_t
)0x0C)

	)

206 
	#GPIO_PöSour˚13
 ((
uöt8_t
)0x0D)

	)

207 
	#GPIO_PöSour˚14
 ((
uöt8_t
)0x0E)

	)

208 
	#GPIO_PöSour˚15
 ((
uöt8_t
)0x0F)

	)

210 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
Ë(((PINSOURCEË=
GPIO_PöSour˚0
) || \

211 ((
PINSOURCE
Ë=
GPIO_PöSour˚1
) || \

212 ((
PINSOURCE
Ë=
GPIO_PöSour˚2
) || \

213 ((
PINSOURCE
Ë=
GPIO_PöSour˚3
) || \

214 ((
PINSOURCE
Ë=
GPIO_PöSour˚4
) || \

215 ((
PINSOURCE
Ë=
GPIO_PöSour˚5
) || \

216 ((
PINSOURCE
Ë=
GPIO_PöSour˚6
) || \

217 ((
PINSOURCE
Ë=
GPIO_PöSour˚7
) || \

218 ((
PINSOURCE
Ë=
GPIO_PöSour˚8
) || \

219 ((
PINSOURCE
Ë=
GPIO_PöSour˚9
) || \

220 ((
PINSOURCE
Ë=
GPIO_PöSour˚10
) || \

221 ((
PINSOURCE
Ë=
GPIO_PöSour˚11
) || \

222 ((
PINSOURCE
Ë=
GPIO_PöSour˚12
) || \

223 ((
PINSOURCE
Ë=
GPIO_PöSour˚13
) || \

224 ((
PINSOURCE
Ë=
GPIO_PöSour˚14
) || \

225 ((
PINSOURCE
Ë=
GPIO_PöSour˚15
))

	)

236 
	#GPIO_AF_RTC_50Hz
 ((
uöt8_t
)0x00Ë

	)

237 
	#GPIO_AF_MCO
 ((
uöt8_t
)0x00Ë

	)

238 
	#GPIO_AF_TAMPER
 ((
uöt8_t
)0x00Ë

	)

239 
	#GPIO_AF_SWJ
 ((
uöt8_t
)0x00Ë

	)

240 
	#GPIO_AF_TRACE
 ((
uöt8_t
)0x00Ë

	)

245 
	#GPIO_AF_TIM1
 ((
uöt8_t
)0x01Ë

	)

246 
	#GPIO_AF_TIM2
 ((
uöt8_t
)0x01Ë

	)

251 
	#GPIO_AF_TIM3
 ((
uöt8_t
)0x02Ë

	)

252 
	#GPIO_AF_TIM4
 ((
uöt8_t
)0x02Ë

	)

253 
	#GPIO_AF_TIM5
 ((
uöt8_t
)0x02Ë

	)

258 
	#GPIO_AF_TIM8
 ((
uöt8_t
)0x03Ë

	)

259 
	#GPIO_AF_TIM9
 ((
uöt8_t
)0x03Ë

	)

260 
	#GPIO_AF_TIM10
 ((
uöt8_t
)0x03Ë

	)

261 
	#GPIO_AF_TIM11
 ((
uöt8_t
)0x03Ë

	)

266 
	#GPIO_AF_I2C1
 ((
uöt8_t
)0x04Ë

	)

267 
	#GPIO_AF_I2C2
 ((
uöt8_t
)0x04Ë

	)

268 
	#GPIO_AF_I2C3
 ((
uöt8_t
)0x04Ë

	)

273 
	#GPIO_AF_SPI1
 ((
uöt8_t
)0x05Ë

	)

274 
	#GPIO_AF_SPI2
 ((
uöt8_t
)0x05Ë

	)

279 
	#GPIO_AF_SPI3
 ((
uöt8_t
)0x06Ë

	)

284 
	#GPIO_AF_USART1
 ((
uöt8_t
)0x07Ë

	)

285 
	#GPIO_AF_USART2
 ((
uöt8_t
)0x07Ë

	)

286 
	#GPIO_AF_USART3
 ((
uöt8_t
)0x07Ë

	)

287 
	#GPIO_AF_I2S3ext
 ((
uöt8_t
)0x07Ë

	)

292 
	#GPIO_AF_UART4
 ((
uöt8_t
)0x08Ë

	)

293 
	#GPIO_AF_UART5
 ((
uöt8_t
)0x08Ë

	)

294 
	#GPIO_AF_USART6
 ((
uöt8_t
)0x08Ë

	)

299 
	#GPIO_AF_CAN1
 ((
uöt8_t
)0x09Ë

	)

300 
	#GPIO_AF_CAN2
 ((
uöt8_t
)0x09Ë

	)

301 
	#GPIO_AF_TIM12
 ((
uöt8_t
)0x09Ë

	)

302 
	#GPIO_AF_TIM13
 ((
uöt8_t
)0x09Ë

	)

303 
	#GPIO_AF_TIM14
 ((
uöt8_t
)0x09Ë

	)

308 
	#GPIO_AF_OTG_FS
 ((
uöt8_t
)0xAË

	)

309 
	#GPIO_AF_OTG_HS
 ((
uöt8_t
)0xAË

	)

314 
	#GPIO_AF_ETH
 ((
uöt8_t
)0x0BË

	)

319 
	#GPIO_AF_FSMC
 ((
uöt8_t
)0xCË

	)

320 
	#GPIO_AF_OTG_HS_FS
 ((
uöt8_t
)0xCË

	)

321 
	#GPIO_AF_SDIO
 ((
uöt8_t
)0xCË

	)

326 
	#GPIO_AF_DCMI
 ((
uöt8_t
)0x0DË

	)

331 
	#GPIO_AF_EVENTOUT
 ((
uöt8_t
)0x0FË

	)

333 
	#IS_GPIO_AF
(
AF
Ë(((AFË=
GPIO_AF_RTC_50Hz
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

334 ((
AF
Ë=
GPIO_AF_MCO
Ë|| ((AFË=
GPIO_AF_TAMPER
) || \

335 ((
AF
Ë=
GPIO_AF_SWJ
Ë|| ((AFË=
GPIO_AF_TRACE
) || \

336 ((
AF
Ë=
GPIO_AF_TIM1
Ë|| ((AFË=
GPIO_AF_TIM2
) || \

337 ((
AF
Ë=
GPIO_AF_TIM3
Ë|| ((AFË=
GPIO_AF_TIM4
) || \

338 ((
AF
Ë=
GPIO_AF_TIM5
Ë|| ((AFË=
GPIO_AF_TIM8
) || \

339 ((
AF
Ë=
GPIO_AF_I2C1
Ë|| ((AFË=
GPIO_AF_I2C2
) || \

340 ((
AF
Ë=
GPIO_AF_I2C3
Ë|| ((AFË=
GPIO_AF_SPI1
) || \

341 ((
AF
Ë=
GPIO_AF_SPI2
Ë|| ((AFË=
GPIO_AF_TIM13
) || \

342 ((
AF
Ë=
GPIO_AF_SPI3
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

343 ((
AF
Ë=
GPIO_AF_USART1
Ë|| ((AFË=
GPIO_AF_USART2
) || \

344 ((
AF
Ë=
GPIO_AF_USART3
Ë|| ((AFË=
GPIO_AF_UART4
) || \

345 ((
AF
Ë=
GPIO_AF_UART5
Ë|| ((AFË=
GPIO_AF_USART6
) || \

346 ((
AF
Ë=
GPIO_AF_CAN1
Ë|| ((AFË=
GPIO_AF_CAN2
) || \

347 ((
AF
Ë=
GPIO_AF_OTG_FS
Ë|| ((AFË=
GPIO_AF_OTG_HS
) || \

348 ((
AF
Ë=
GPIO_AF_ETH
Ë|| ((AFË=
GPIO_AF_FSMC
) || \

349 ((
AF
Ë=
GPIO_AF_OTG_HS_FS
Ë|| ((AFË=
GPIO_AF_SDIO
) || \

350 ((
AF
Ë=
GPIO_AF_DCMI
Ë|| ((AFË=
GPIO_AF_EVENTOUT
))

	)

359 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

361 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

362 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

363 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

377 
GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
);

380 
GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
);

381 
GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
);

382 
GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

385 
uöt8_t
 
GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

386 
uöt16_t
 
GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
);

387 
uöt8_t
 
GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

388 
uöt16_t
 
GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
);

389 
GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

390 
GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

391 
GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
);

392 
GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
);

393 
GPIO_ToggÀBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

396 
GPIO_PöAFC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_PöSour˚
, 
uöt8_t
 
GPIO_AF
);

398 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_hash.h

30 #i‚de‡
__STM32F4xx_HASH_H


31 
	#__STM32F4xx_HASH_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
HASH_AlgoSñe˘i⁄
;

57 
uöt32_t
 
HASH_AlgoMode
;

59 
uöt32_t
 
HASH_D©aTy≥
;

62 
uöt32_t
 
HASH_HMACKeyTy≥
;

64 }
	tHASH_InôTy≥Def
;

71 
uöt32_t
 
D©a
[5];

73 } 
	tHASH_MsgDige°
;

80 
uöt32_t
 
HASH_IMR
;

81 
uöt32_t
 
HASH_STR
;

82 
uöt32_t
 
HASH_CR
;

83 
uöt32_t
 
HASH_CSR
[51];

84 }
	tHASH_C⁄ãxt
;

95 
	#HASH_AlgoSñe˘i⁄_SHA1
 ((
uöt16_t
)0x0000Ë

	)

96 
	#HASH_AlgoSñe˘i⁄_MD5
 ((
uöt16_t
)0x0080Ë

	)

98 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
Ë(((ALGOSELECTIONË=
HASH_AlgoSñe˘i⁄_SHA1
) || \

99 ((
ALGOSELECTION
Ë=
HASH_AlgoSñe˘i⁄_MD5
))

	)

107 
	#HASH_AlgoMode_HASH
 ((
uöt16_t
)0x0000Ë

	)

108 
	#HASH_AlgoMode_HMAC
 ((
uöt16_t
)0x0040Ë

	)

110 
	#IS_HASH_ALGOMODE
(
ALGOMODE
Ë(((ALGOMODEË=
HASH_AlgoMode_HASH
) || \

111 ((
ALGOMODE
Ë=
HASH_AlgoMode_HMAC
))

	)

119 
	#HASH_D©aTy≥_32b
 ((
uöt16_t
)0x0000)

	)

120 
	#HASH_D©aTy≥_16b
 ((
uöt16_t
)0x0010)

	)

121 
	#HASH_D©aTy≥_8b
 ((
uöt16_t
)0x0020)

	)

122 
	#HASH_D©aTy≥_1b
 ((
uöt16_t
)0x0030)

	)

124 
	#IS_HASH_DATATYPE
(
DATATYPE
Ë(((DATATYPEË=
HASH_D©aTy≥_32b
)|| \

125 ((
DATATYPE
Ë=
HASH_D©aTy≥_16b
)|| \

126 ((
DATATYPE
Ë=
HASH_D©aTy≥_8b
)|| \

127 ((
DATATYPE
Ë=
HASH_D©aTy≥_1b
))

	)

135 
	#HASH_HMACKeyTy≥_Sh‹tKey
 ((
uöt32_t
)0x00000000Ë

	)

136 
	#HASH_HMACKeyTy≥_L⁄gKey
 ((
uöt32_t
)0x00010000Ë

	)

138 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
Ë(((KEYTYPEË=
HASH_HMACKeyTy≥_Sh‹tKey
) || \

139 ((
KEYTYPE
Ë=
HASH_HMACKeyTy≥_L⁄gKey
))

	)

147 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
Ë((VALIDBITSË<0x1F)

	)

156 
	#HASH_IT_DINI
 ((
uöt8_t
)0x01Ë

	)

157 
	#HASH_IT_DCI
 ((
uöt8_t
)0x02Ë

	)

159 
	#IS_HASH_IT
(
IT
Ë((((ITË& (
uöt8_t
)0xFCË=0x00Ë&& ((ITË!0x00))

	)

160 
	#IS_HASH_GET_IT
(
IT
Ë(((ITË=
HASH_IT_DINI
Ë|| ((ITË=
HASH_IT_DCI
))

	)

169 
	#HASH_FLAG_DINIS
 ((
uöt16_t
)0x0001Ë

	)

170 
	#HASH_FLAG_DCIS
 ((
uöt16_t
)0x0002Ë

	)

171 
	#HASH_FLAG_DMAS
 ((
uöt16_t
)0x0004Ë

	)

172 
	#HASH_FLAG_BUSY
 ((
uöt16_t
)0x0008Ë

	)

173 
	#HASH_FLAG_DINNE
 ((
uöt16_t
)0x1000Ë

	)

175 
	#IS_HASH_GET_FLAG
(
FLAG
Ë(((FLAGË=
HASH_FLAG_DINIS
) || \

176 ((
FLAG
Ë=
HASH_FLAG_DCIS
) || \

177 ((
FLAG
Ë=
HASH_FLAG_DMAS
) || \

178 ((
FLAG
Ë=
HASH_FLAG_BUSY
) || \

179 ((
FLAG
Ë=
HASH_FLAG_DINNE
))

	)

181 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAGË=
HASH_FLAG_DINIS
) || \

182 ((
FLAG
Ë=
HASH_FLAG_DCIS
))

	)

196 
HASH_DeInô
();

199 
HASH_Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
);

200 
HASH_Såu˘Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
);

201 
HASH_Re£t
();

204 
HASH_D©aIn
(
uöt32_t
 
D©a
);

205 
uöt8_t
 
HASH_GëInFIFOW‹dsNbr
();

206 
HASH_SëLa°W‹dVÆidBôsNbr
(
uöt16_t
 
VÆidNumbî
);

207 
HASH_SèπDige°
();

208 
HASH_GëDige°
(
HASH_MsgDige°
* 
HASH_MesßgeDige°
);

211 
HASH_SaveC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtSave
);

212 
HASH_Re°‹eC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtRe°‹e
);

215 
HASH_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

218 
HASH_ITC⁄fig
(
uöt8_t
 
HASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

219 
FœgSètus
 
HASH_GëFœgSètus
(
uöt16_t
 
HASH_FLAG
);

220 
HASH_CÀ¨Fœg
(
uöt16_t
 
HASH_FLAG
);

221 
ITSètus
 
HASH_GëITSètus
(
uöt8_t
 
HASH_IT
);

222 
HASH_CÀ¨ITPídögBô
(
uöt8_t
 
HASH_IT
);

225 
Eº‹Sètus
 
HASH_SHA1
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[20]);

226 
Eº‹Sètus
 
HMAC_SHA1
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
,

227 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
,

228 
uöt8_t
 
Ouçut
[20]);

231 
Eº‹Sètus
 
HASH_MD5
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[16]);

232 
Eº‹Sètus
 
HMAC_MD5
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
,

233 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
,

234 
uöt8_t
 
Ouçut
[16]);

236 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_i2c.h

30 #i‚de‡
__STM32F4xx_I2C_H


31 
	#__STM32F4xx_I2C_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
I2C_ClockS≥ed
;

59 
uöt16_t
 
I2C_Mode
;

62 
uöt16_t
 
I2C_DutyCy˛e
;

65 
uöt16_t
 
I2C_OwnAddªss1
;

68 
uöt16_t
 
I2C_Ack
;

71 
uöt16_t
 
I2C_AcknowÀdgedAddªss
;

73 }
	tI2C_InôTy≥Def
;

82 
	#IS_I2C_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
I2C1
) || \

83 ((
PERIPH
Ë=
I2C2
) || \

84 ((
PERIPH
Ë=
I2C3
))

	)

89 
	#I2C_Mode_I2C
 ((
uöt16_t
)0x0000)

	)

90 
	#I2C_Mode_SMBusDevi˚
 ((
uöt16_t
)0x0002)

	)

91 
	#I2C_Mode_SMBusHo°
 ((
uöt16_t
)0x000A)

	)

92 
	#IS_I2C_MODE
(
MODE
Ë(((MODEË=
I2C_Mode_I2C
) || \

93 ((
MODE
Ë=
I2C_Mode_SMBusDevi˚
) || \

94 ((
MODE
Ë=
I2C_Mode_SMBusHo°
))

	)

103 
	#I2C_DutyCy˛e_16_9
 ((
uöt16_t
)0x4000Ë

	)

104 
	#I2C_DutyCy˛e_2
 ((
uöt16_t
)0xBFFFË

	)

105 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
Ë(((CYCLEË=
I2C_DutyCy˛e_16_9
) || \

106 ((
CYCLE
Ë=
I2C_DutyCy˛e_2
))

	)

115 
	#I2C_Ack_E«bÀ
 ((
uöt16_t
)0x0400)

	)

116 
	#I2C_Ack_DißbÀ
 ((
uöt16_t
)0x0000)

	)

117 
	#IS_I2C_ACK_STATE
(
STATE
Ë(((STATEË=
I2C_Ack_E«bÀ
) || \

118 ((
STATE
Ë=
I2C_Ack_DißbÀ
))

	)

127 
	#I2C_Dúe˘i⁄_Tønsmôãr
 ((
uöt8_t
)0x00)

	)

128 
	#I2C_Dúe˘i⁄_Re˚ivî
 ((
uöt8_t
)0x01)

	)

129 
	#IS_I2C_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
I2C_Dúe˘i⁄_Tønsmôãr
) || \

130 ((
DIRECTION
Ë=
I2C_Dúe˘i⁄_Re˚ivî
))

	)

139 
	#I2C_AcknowÀdgedAddªss_7bô
 ((
uöt16_t
)0x4000)

	)

140 
	#I2C_AcknowÀdgedAddªss_10bô
 ((
uöt16_t
)0xC000)

	)

141 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
Ë(((ADDRESSË=
I2C_AcknowÀdgedAddªss_7bô
) || \

142 ((
ADDRESS
Ë=
I2C_AcknowÀdgedAddªss_10bô
))

	)

151 
	#I2C_Regi°î_CR1
 ((
uöt8_t
)0x00)

	)

152 
	#I2C_Regi°î_CR2
 ((
uöt8_t
)0x04)

	)

153 
	#I2C_Regi°î_OAR1
 ((
uöt8_t
)0x08)

	)

154 
	#I2C_Regi°î_OAR2
 ((
uöt8_t
)0x0C)

	)

155 
	#I2C_Regi°î_DR
 ((
uöt8_t
)0x10)

	)

156 
	#I2C_Regi°î_SR1
 ((
uöt8_t
)0x14)

	)

157 
	#I2C_Regi°î_SR2
 ((
uöt8_t
)0x18)

	)

158 
	#I2C_Regi°î_CCR
 ((
uöt8_t
)0x1C)

	)

159 
	#I2C_Regi°î_TRISE
 ((
uöt8_t
)0x20)

	)

160 
	#IS_I2C_REGISTER
(
REGISTER
Ë(((REGISTERË=
I2C_Regi°î_CR1
) || \

161 ((
REGISTER
Ë=
I2C_Regi°î_CR2
) || \

162 ((
REGISTER
Ë=
I2C_Regi°î_OAR1
) || \

163 ((
REGISTER
Ë=
I2C_Regi°î_OAR2
) || \

164 ((
REGISTER
Ë=
I2C_Regi°î_DR
) || \

165 ((
REGISTER
Ë=
I2C_Regi°î_SR1
) || \

166 ((
REGISTER
Ë=
I2C_Regi°î_SR2
) || \

167 ((
REGISTER
Ë=
I2C_Regi°î_CCR
) || \

168 ((
REGISTER
Ë=
I2C_Regi°î_TRISE
))

	)

177 
	#I2C_NACKPosôi⁄_Next
 ((
uöt16_t
)0x0800)

	)

178 
	#I2C_NACKPosôi⁄_Cuºít
 ((
uöt16_t
)0xF7FF)

	)

179 
	#IS_I2C_NACK_POSITION
(
POSITION
Ë(((POSITIONË=
I2C_NACKPosôi⁄_Next
) || \

180 ((
POSITION
Ë=
I2C_NACKPosôi⁄_Cuºít
))

	)

189 
	#I2C_SMBusAÀπ_Low
 ((
uöt16_t
)0x2000)

	)

190 
	#I2C_SMBusAÀπ_High
 ((
uöt16_t
)0xDFFF)

	)

191 
	#IS_I2C_SMBUS_ALERT
(
ALERT
Ë(((ALERTË=
I2C_SMBusAÀπ_Low
) || \

192 ((
ALERT
Ë=
I2C_SMBusAÀπ_High
))

	)

201 
	#I2C_PECPosôi⁄_Next
 ((
uöt16_t
)0x0800)

	)

202 
	#I2C_PECPosôi⁄_Cuºít
 ((
uöt16_t
)0xF7FF)

	)

203 
	#IS_I2C_PEC_POSITION
(
POSITION
Ë(((POSITIONË=
I2C_PECPosôi⁄_Next
) || \

204 ((
POSITION
Ë=
I2C_PECPosôi⁄_Cuºít
))

	)

213 
	#I2C_IT_BUF
 ((
uöt16_t
)0x0400)

	)

214 
	#I2C_IT_EVT
 ((
uöt16_t
)0x0200)

	)

215 
	#I2C_IT_ERR
 ((
uöt16_t
)0x0100)

	)

216 
	#IS_I2C_CONFIG_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xF8FFË=0x00Ë&& ((ITË!0x00))

	)

225 
	#I2C_IT_SMBALERT
 ((
uöt32_t
)0x01008000)

	)

226 
	#I2C_IT_TIMEOUT
 ((
uöt32_t
)0x01004000)

	)

227 
	#I2C_IT_PECERR
 ((
uöt32_t
)0x01001000)

	)

228 
	#I2C_IT_OVR
 ((
uöt32_t
)0x01000800)

	)

229 
	#I2C_IT_AF
 ((
uöt32_t
)0x01000400)

	)

230 
	#I2C_IT_ARLO
 ((
uöt32_t
)0x01000200)

	)

231 
	#I2C_IT_BERR
 ((
uöt32_t
)0x01000100)

	)

232 
	#I2C_IT_TXE
 ((
uöt32_t
)0x06000080)

	)

233 
	#I2C_IT_RXNE
 ((
uöt32_t
)0x06000040)

	)

234 
	#I2C_IT_STOPF
 ((
uöt32_t
)0x02000010)

	)

235 
	#I2C_IT_ADD10
 ((
uöt32_t
)0x02000008)

	)

236 
	#I2C_IT_BTF
 ((
uöt32_t
)0x02000004)

	)

237 
	#I2C_IT_ADDR
 ((
uöt32_t
)0x02000002)

	)

238 
	#I2C_IT_SB
 ((
uöt32_t
)0x02000001)

	)

240 
	#IS_I2C_CLEAR_IT
(
IT
Ë((((ITË& (
uöt16_t
)0x20FFË=0x00Ë&& ((ITË!(uöt16_t)0x00))

	)

242 
	#IS_I2C_GET_IT
(
IT
Ë(((ITË=
I2C_IT_SMBALERT
Ë|| ((ITË=
I2C_IT_TIMEOUT
) || \

243 ((
IT
Ë=
I2C_IT_PECERR
Ë|| ((ITË=
I2C_IT_OVR
) || \

244 ((
IT
Ë=
I2C_IT_AF
Ë|| ((ITË=
I2C_IT_ARLO
) || \

245 ((
IT
Ë=
I2C_IT_BERR
Ë|| ((ITË=
I2C_IT_TXE
) || \

246 ((
IT
Ë=
I2C_IT_RXNE
Ë|| ((ITË=
I2C_IT_STOPF
) || \

247 ((
IT
Ë=
I2C_IT_ADD10
Ë|| ((ITË=
I2C_IT_BTF
) || \

248 ((
IT
Ë=
I2C_IT_ADDR
Ë|| ((ITË=
I2C_IT_SB
))

	)

261 
	#I2C_FLAG_DUALF
 ((
uöt32_t
)0x00800000)

	)

262 
	#I2C_FLAG_SMBHOST
 ((
uöt32_t
)0x00400000)

	)

263 
	#I2C_FLAG_SMBDEFAULT
 ((
uöt32_t
)0x00200000)

	)

264 
	#I2C_FLAG_GENCALL
 ((
uöt32_t
)0x00100000)

	)

265 
	#I2C_FLAG_TRA
 ((
uöt32_t
)0x00040000)

	)

266 
	#I2C_FLAG_BUSY
 ((
uöt32_t
)0x00020000)

	)

267 
	#I2C_FLAG_MSL
 ((
uöt32_t
)0x00010000)

	)

273 
	#I2C_FLAG_SMBALERT
 ((
uöt32_t
)0x10008000)

	)

274 
	#I2C_FLAG_TIMEOUT
 ((
uöt32_t
)0x10004000)

	)

275 
	#I2C_FLAG_PECERR
 ((
uöt32_t
)0x10001000)

	)

276 
	#I2C_FLAG_OVR
 ((
uöt32_t
)0x10000800)

	)

277 
	#I2C_FLAG_AF
 ((
uöt32_t
)0x10000400)

	)

278 
	#I2C_FLAG_ARLO
 ((
uöt32_t
)0x10000200)

	)

279 
	#I2C_FLAG_BERR
 ((
uöt32_t
)0x10000100)

	)

280 
	#I2C_FLAG_TXE
 ((
uöt32_t
)0x10000080)

	)

281 
	#I2C_FLAG_RXNE
 ((
uöt32_t
)0x10000040)

	)

282 
	#I2C_FLAG_STOPF
 ((
uöt32_t
)0x10000010)

	)

283 
	#I2C_FLAG_ADD10
 ((
uöt32_t
)0x10000008)

	)

284 
	#I2C_FLAG_BTF
 ((
uöt32_t
)0x10000004)

	)

285 
	#I2C_FLAG_ADDR
 ((
uöt32_t
)0x10000002)

	)

286 
	#I2C_FLAG_SB
 ((
uöt32_t
)0x10000001)

	)

288 
	#IS_I2C_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0x20FFË=0x00Ë&& ((FLAGË!(uöt16_t)0x00))

	)

290 
	#IS_I2C_GET_FLAG
(
FLAG
Ë(((FLAGË=
I2C_FLAG_DUALF
Ë|| ((FLAGË=
I2C_FLAG_SMBHOST
) || \

291 ((
FLAG
Ë=
I2C_FLAG_SMBDEFAULT
Ë|| ((FLAGË=
I2C_FLAG_GENCALL
) || \

292 ((
FLAG
Ë=
I2C_FLAG_TRA
Ë|| ((FLAGË=
I2C_FLAG_BUSY
) || \

293 ((
FLAG
Ë=
I2C_FLAG_MSL
Ë|| ((FLAGË=
I2C_FLAG_SMBALERT
) || \

294 ((
FLAG
Ë=
I2C_FLAG_TIMEOUT
Ë|| ((FLAGË=
I2C_FLAG_PECERR
) || \

295 ((
FLAG
Ë=
I2C_FLAG_OVR
Ë|| ((FLAGË=
I2C_FLAG_AF
) || \

296 ((
FLAG
Ë=
I2C_FLAG_ARLO
Ë|| ((FLAGË=
I2C_FLAG_BERR
) || \

297 ((
FLAG
Ë=
I2C_FLAG_TXE
Ë|| ((FLAGË=
I2C_FLAG_RXNE
) || \

298 ((
FLAG
Ë=
I2C_FLAG_STOPF
Ë|| ((FLAGË=
I2C_FLAG_ADD10
) || \

299 ((
FLAG
Ë=
I2C_FLAG_BTF
Ë|| ((FLAGË=
I2C_FLAG_ADDR
) || \

300 ((
FLAG
Ë=
I2C_FLAG_SB
))

	)

324 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
uöt32_t
)0x00030001Ë

	)

352 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
uöt32_t
)0x00070082Ë

	)

353 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
uöt32_t
)0x00030002Ë

	)

355 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
uöt32_t
)0x00030008Ë

	)

388 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
uöt32_t
)0x00030040Ë

	)

392 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
uöt32_t
)0x00070080Ë

	)

394 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
uöt32_t
)0x00070084Ë

	)

431 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
uöt32_t
)0x00020002Ë

	)

432 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
uöt32_t
)0x00060082Ë

	)

435 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
uöt32_t
)0x00820000Ë

	)

436 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
uöt32_t
)0x00860080Ë

	)

439 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
uöt32_t
)0x00120000Ë

	)

470 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
uöt32_t
)0x00020040Ë

	)

472 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
uöt32_t
)0x00000010Ë

	)

476 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
uöt32_t
)0x00060084Ë

	)

477 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
uöt32_t
)0x00060080Ë

	)

479 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
uöt32_t
)0x00000400Ë

	)

487 
	#IS_I2C_EVENT
(
EVENT
Ë(((EVENTË=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

488 ((
EVENT
Ë=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

489 ((
EVENT
Ë=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

490 ((
EVENT
Ë=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

491 ((
EVENT
Ë=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

492 ((
EVENT
Ë=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

493 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

494 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

495 ((
EVENT
Ë=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

496 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

497 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

498 ((
EVENT
Ë=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

499 ((
EVENT
Ë=
I2C_EVENT_MASTER_MODE_SELECT
) || \

500 ((
EVENT
Ë=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

501 ((
EVENT
Ë=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

502 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

503 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

504 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

505 ((
EVENT
Ë=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

506 ((
EVENT
Ë=
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

515 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
Ë((ADDRESS1Ë<0x3FF)

	)

524 
	#IS_I2C_CLOCK_SPEED
(
SPEED
Ë(((SPEEDË>0x1Ë&& ((SPEEDË<400000))

	)

537 
I2C_DeInô
(
I2C_Ty≥Def
* 
I2Cx
);

540 
I2C_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
I2C_InôTy≥Def
* 
I2C_InôSåu˘
);

541 
I2C_Såu˘Inô
(
I2C_InôTy≥Def
* 
I2C_InôSåu˘
);

542 
I2C_Cmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

543 
I2C_Gíî©eSTART
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

544 
I2C_Gíî©eSTOP
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

545 
I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
);

546 
I2C_AcknowÀdgeC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

547 
I2C_OwnAddªss2C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
);

548 
I2C_DuÆAddªssCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

549 
I2C_GíîÆCÆlCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

550 
I2C_So·w¨eRe£tCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

551 
I2C_SåëchClockCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

552 
I2C_Fa°ModeDutyCy˛eC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DutyCy˛e
);

553 
I2C_NACKPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_NACKPosôi⁄
);

554 
I2C_SMBusAÀπC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_SMBusAÀπ
);

555 
I2C_ARPCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

558 
I2C_SídD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
);

559 
uöt8_t
 
I2C_Re˚iveD©a
(
I2C_Ty≥Def
* 
I2Cx
);

562 
I2C_TønsmôPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

563 
I2C_PECPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_PECPosôi⁄
);

564 
I2C_CÆcuœãPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

565 
uöt8_t
 
I2C_GëPEC
(
I2C_Ty≥Def
* 
I2Cx
);

568 
I2C_DMACmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

569 
I2C_DMALa°Tøns„rCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

572 
uöt16_t
 
I2C_RódRegi°î
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
I2C_Regi°î
);

573 
I2C_ITC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

665 
Eº‹Sètus
 
I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
);

671 
uöt32_t
 
I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
);

677 
FœgSètus
 
I2C_GëFœgSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
);

680 
I2C_CÀ¨Fœg
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
);

681 
ITSètus
 
I2C_GëITSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
);

682 
I2C_CÀ¨ITPídögBô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
);

684 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_iwdg.h

30 #i‚de‡
__STM32F4xx_IWDG_H


31 
	#__STM32F4xx_IWDG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

58 
	#IWDG_WrôeAc˚ss_E«bÀ
 ((
uöt16_t
)0x5555)

	)

59 
	#IWDG_WrôeAc˚ss_DißbÀ
 ((
uöt16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
Ë(((ACCESSË=
IWDG_WrôeAc˚ss_E«bÀ
) || \

61 ((
ACCESS
Ë=
IWDG_WrôeAc˚ss_DißbÀ
))

	)

69 
	#IWDG_PªsˇÀr_4
 ((
uöt8_t
)0x00)

	)

70 
	#IWDG_PªsˇÀr_8
 ((
uöt8_t
)0x01)

	)

71 
	#IWDG_PªsˇÀr_16
 ((
uöt8_t
)0x02)

	)

72 
	#IWDG_PªsˇÀr_32
 ((
uöt8_t
)0x03)

	)

73 
	#IWDG_PªsˇÀr_64
 ((
uöt8_t
)0x04)

	)

74 
	#IWDG_PªsˇÀr_128
 ((
uöt8_t
)0x05)

	)

75 
	#IWDG_PªsˇÀr_256
 ((
uöt8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
IWDG_PªsˇÀr_4
) || \

77 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_8
) || \

78 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_16
) || \

79 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_32
) || \

80 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_64
) || \

81 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_128
)|| \

82 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_256
))

	)

90 
	#IWDG_FLAG_PVU
 ((
uöt16_t
)0x0001)

	)

91 
	#IWDG_FLAG_RVU
 ((
uöt16_t
)0x0002)

	)

92 
	#IS_IWDG_FLAG
(
FLAG
Ë(((FLAGË=
IWDG_FLAG_PVU
Ë|| ((FLAGË=
IWDG_FLAG_RVU
))

	)

93 
	#IS_IWDG_RELOAD
(
RELOAD
Ë((RELOADË<0xFFF)

	)

106 
IWDG_WrôeAc˚ssCmd
(
uöt16_t
 
IWDG_WrôeAc˚ss
);

107 
IWDG_SëPªsˇÀr
(
uöt8_t
 
IWDG_PªsˇÀr
);

108 
IWDG_SëRñﬂd
(
uöt16_t
 
Rñﬂd
);

109 
IWDG_RñﬂdCou¡î
();

112 
IWDG_E«bÀ
();

115 
FœgSètus
 
IWDG_GëFœgSètus
(
uöt16_t
 
IWDG_FLAG
);

117 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_pwr.h

30 #i‚de‡
__STM32F4xx_PWR_H


31 
	#__STM32F4xx_PWR_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

59 
	#PWR_PVDLevñ_0
 
PWR_CR_PLS_LEV0


	)

60 
	#PWR_PVDLevñ_1
 
PWR_CR_PLS_LEV1


	)

61 
	#PWR_PVDLevñ_2
 
PWR_CR_PLS_LEV2


	)

62 
	#PWR_PVDLevñ_3
 
PWR_CR_PLS_LEV3


	)

63 
	#PWR_PVDLevñ_4
 
PWR_CR_PLS_LEV4


	)

64 
	#PWR_PVDLevñ_5
 
PWR_CR_PLS_LEV5


	)

65 
	#PWR_PVDLevñ_6
 
PWR_CR_PLS_LEV6


	)

66 
	#PWR_PVDLevñ_7
 
PWR_CR_PLS_LEV7


	)

68 
	#IS_PWR_PVD_LEVEL
(
LEVEL
Ë(((LEVELË=
PWR_PVDLevñ_0
Ë|| ((LEVELË=
PWR_PVDLevñ_1
)|| \

69 ((
LEVEL
Ë=
PWR_PVDLevñ_2
Ë|| ((LEVELË=
PWR_PVDLevñ_3
)|| \

70 ((
LEVEL
Ë=
PWR_PVDLevñ_4
Ë|| ((LEVELË=
PWR_PVDLevñ_5
)|| \

71 ((
LEVEL
Ë=
PWR_PVDLevñ_6
Ë|| ((LEVELË=
PWR_PVDLevñ_7
))

	)

81 
	#PWR_Reguœt‹_ON
 ((
uöt32_t
)0x00000000)

	)

82 
	#PWR_Reguœt‹_LowPowî
 
PWR_CR_LPDS


	)

83 
	#IS_PWR_REGULATOR
(
REGULATOR
Ë(((REGULATORË=
PWR_Reguœt‹_ON
) || \

84 ((
REGULATOR
Ë=
PWR_Reguœt‹_LowPowî
))

	)

93 
	#PWR_STOPE¡ry_WFI
 ((
uöt8_t
)0x01)

	)

94 
	#PWR_STOPE¡ry_WFE
 ((
uöt8_t
)0x02)

	)

95 
	#IS_PWR_STOP_ENTRY
(
ENTRY
Ë(((ENTRYË=
PWR_STOPE¡ry_WFI
Ë|| ((ENTRYË=
PWR_STOPE¡ry_WFE
))

	)

101 
	#PWR_Reguœt‹_Vﬁège_SˇÀ1
 ((
uöt32_t
)0x00004000)

	)

102 
	#PWR_Reguœt‹_Vﬁège_SˇÀ2
 ((
uöt32_t
)0x00000000)

	)

103 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
Ë(((VOLTAGEË=
PWR_Reguœt‹_Vﬁège_SˇÀ1
Ë|| ((VOLTAGEË=
PWR_Reguœt‹_Vﬁège_SˇÀ2
))

	)

113 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

114 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

115 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

116 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

117 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

122 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

127 
	#IS_PWR_GET_FLAG
(
FLAG
Ë(((FLAGË=
PWR_FLAG_WU
Ë|| ((FLAGË=
PWR_FLAG_SB
) || \

128 ((
FLAG
Ë=
PWR_FLAG_PVDO
Ë|| ((FLAGË=
PWR_FLAG_BRR
) || \

129 ((
FLAG
Ë=
PWR_FLAG_VOSRDY
))

	)

131 
	#IS_PWR_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
PWR_FLAG_WU
Ë|| ((FLAGË=
PWR_FLAG_SB
))

	)

144 
PWR_DeInô
();

147 
PWR_BackupAc˚ssCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

150 
PWR_PVDLevñC⁄fig
(
uöt32_t
 
PWR_PVDLevñ
);

151 
PWR_PVDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

154 
PWR_WakeUpPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

157 
PWR_BackupReguœt‹Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

158 
PWR_MaöReguœt‹ModeC⁄fig
(
uöt32_t
 
PWR_Reguœt‹_Vﬁège
);

161 
PWR_FœshPowîDownCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

164 
PWR_E¡îSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
);

165 
PWR_E¡îSTANDBYMode
();

168 
FœgSètus
 
PWR_GëFœgSètus
(
uöt32_t
 
PWR_FLAG
);

169 
PWR_CÀ¨Fœg
(
uöt32_t
 
PWR_FLAG
);

171 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_rcc.h

29 #i‚de‡
__STM32F4xx_RCC_H


30 
	#__STM32F4xx_RCC_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

50 
uöt32_t
 
SYSCLK_Fªquícy
;

51 
uöt32_t
 
HCLK_Fªquícy
;

52 
uöt32_t
 
PCLK1_Fªquícy
;

53 
uöt32_t
 
PCLK2_Fªquícy
;

54 }
	tRCC_ClocksTy≥Def
;

65 
	#RCC_HSE_OFF
 ((
uöt8_t
)0x00)

	)

66 
	#RCC_HSE_ON
 ((
uöt8_t
)0x01)

	)

67 
	#RCC_HSE_By∑ss
 ((
uöt8_t
)0x05)

	)

68 
	#IS_RCC_HSE
(
HSE
Ë(((HSEË=
RCC_HSE_OFF
Ë|| ((HSEË=
RCC_HSE_ON
) || \

69 ((
HSE
Ë=
RCC_HSE_By∑ss
))

	)

77 
	#RCC_PLLSour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

78 
	#RCC_PLLSour˚_HSE
 ((
uöt32_t
)0x00400000)

	)

79 
	#IS_RCC_PLL_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_PLLSour˚_HSI
) || \

80 ((
SOURCE
Ë=
RCC_PLLSour˚_HSE
))

	)

81 
	#IS_RCC_PLLM_VALUE
(
VALUE
Ë((VALUEË<63)

	)

82 
	#IS_RCC_PLLN_VALUE
(
VALUE
Ë((192 <(VALUE)Ë&& ((VALUEË<432))

	)

83 
	#IS_RCC_PLLP_VALUE
(
VALUE
Ë(((VALUEË=2Ë|| ((VALUEË=4Ë|| ((VALUEË=6Ë|| ((VALUEË=8))

	)

84 
	#IS_RCC_PLLQ_VALUE
(
VALUE
Ë((4 <(VALUE)Ë&& ((VALUEË<15))

	)

86 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
Ë((192 <(VALUE)Ë&& ((VALUEË<432))

	)

87 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<7))

	)

95 
	#RCC_SYSCLKSour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

96 
	#RCC_SYSCLKSour˚_HSE
 ((
uöt32_t
)0x00000001)

	)

97 
	#RCC_SYSCLKSour˚_PLLCLK
 ((
uöt32_t
)0x00000002)

	)

98 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SYSCLKSour˚_HSI
) || \

99 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_HSE
) || \

100 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_PLLCLK
))

	)

108 
	#RCC_SYSCLK_Div1
 ((
uöt32_t
)0x00000000)

	)

109 
	#RCC_SYSCLK_Div2
 ((
uöt32_t
)0x00000080)

	)

110 
	#RCC_SYSCLK_Div4
 ((
uöt32_t
)0x00000090)

	)

111 
	#RCC_SYSCLK_Div8
 ((
uöt32_t
)0x000000A0)

	)

112 
	#RCC_SYSCLK_Div16
 ((
uöt32_t
)0x000000B0)

	)

113 
	#RCC_SYSCLK_Div64
 ((
uöt32_t
)0x000000C0)

	)

114 
	#RCC_SYSCLK_Div128
 ((
uöt32_t
)0x000000D0)

	)

115 
	#RCC_SYSCLK_Div256
 ((
uöt32_t
)0x000000E0)

	)

116 
	#RCC_SYSCLK_Div512
 ((
uöt32_t
)0x000000F0)

	)

117 
	#IS_RCC_HCLK
(
HCLK
Ë(((HCLKË=
RCC_SYSCLK_Div1
Ë|| ((HCLKË=
RCC_SYSCLK_Div2
) || \

118 ((
HCLK
Ë=
RCC_SYSCLK_Div4
Ë|| ((HCLKË=
RCC_SYSCLK_Div8
) || \

119 ((
HCLK
Ë=
RCC_SYSCLK_Div16
Ë|| ((HCLKË=
RCC_SYSCLK_Div64
) || \

120 ((
HCLK
Ë=
RCC_SYSCLK_Div128
Ë|| ((HCLKË=
RCC_SYSCLK_Div256
) || \

121 ((
HCLK
Ë=
RCC_SYSCLK_Div512
))

	)

129 
	#RCC_HCLK_Div1
 ((
uöt32_t
)0x00000000)

	)

130 
	#RCC_HCLK_Div2
 ((
uöt32_t
)0x00001000)

	)

131 
	#RCC_HCLK_Div4
 ((
uöt32_t
)0x00001400)

	)

132 
	#RCC_HCLK_Div8
 ((
uöt32_t
)0x00001800)

	)

133 
	#RCC_HCLK_Div16
 ((
uöt32_t
)0x00001C00)

	)

134 
	#IS_RCC_PCLK
(
PCLK
Ë(((PCLKË=
RCC_HCLK_Div1
Ë|| ((PCLKË=
RCC_HCLK_Div2
) || \

135 ((
PCLK
Ë=
RCC_HCLK_Div4
Ë|| ((PCLKË=
RCC_HCLK_Div8
) || \

136 ((
PCLK
Ë=
RCC_HCLK_Div16
))

	)

144 
	#RCC_IT_LSIRDY
 ((
uöt8_t
)0x01)

	)

145 
	#RCC_IT_LSERDY
 ((
uöt8_t
)0x02)

	)

146 
	#RCC_IT_HSIRDY
 ((
uöt8_t
)0x04)

	)

147 
	#RCC_IT_HSERDY
 ((
uöt8_t
)0x08)

	)

148 
	#RCC_IT_PLLRDY
 ((
uöt8_t
)0x10)

	)

149 
	#RCC_IT_PLLI2SRDY
 ((
uöt8_t
)0x20)

	)

150 
	#RCC_IT_CSS
 ((
uöt8_t
)0x80)

	)

151 
	#IS_RCC_IT
(
IT
Ë((((ITË& (
uöt8_t
)0xC0Ë=0x00Ë&& ((ITË!0x00))

	)

152 
	#IS_RCC_GET_IT
(
IT
Ë(((ITË=
RCC_IT_LSIRDY
Ë|| ((ITË=
RCC_IT_LSERDY
) || \

153 ((
IT
Ë=
RCC_IT_HSIRDY
Ë|| ((ITË=
RCC_IT_HSERDY
) || \

154 ((
IT
Ë=
RCC_IT_PLLRDY
Ë|| ((ITË=
RCC_IT_CSS
) || \

155 ((
IT
Ë=
RCC_IT_PLLI2SRDY
))

	)

156 
	#IS_RCC_CLEAR_IT
(
IT
Ë((((ITË& (
uöt8_t
)0x40Ë=0x00Ë&& ((ITË!0x00))

	)

164 
	#RCC_LSE_OFF
 ((
uöt8_t
)0x00)

	)

165 
	#RCC_LSE_ON
 ((
uöt8_t
)0x01)

	)

166 
	#RCC_LSE_By∑ss
 ((
uöt8_t
)0x04)

	)

167 
	#IS_RCC_LSE
(
LSE
Ë(((LSEË=
RCC_LSE_OFF
Ë|| ((LSEË=
RCC_LSE_ON
) || \

168 ((
LSE
Ë=
RCC_LSE_By∑ss
))

	)

176 
	#RCC_RTCCLKSour˚_LSE
 ((
uöt32_t
)0x00000100)

	)

177 
	#RCC_RTCCLKSour˚_LSI
 ((
uöt32_t
)0x00000200)

	)

178 
	#RCC_RTCCLKSour˚_HSE_Div2
 ((
uöt32_t
)0x00020300)

	)

179 
	#RCC_RTCCLKSour˚_HSE_Div3
 ((
uöt32_t
)0x00030300)

	)

180 
	#RCC_RTCCLKSour˚_HSE_Div4
 ((
uöt32_t
)0x00040300)

	)

181 
	#RCC_RTCCLKSour˚_HSE_Div5
 ((
uöt32_t
)0x00050300)

	)

182 
	#RCC_RTCCLKSour˚_HSE_Div6
 ((
uöt32_t
)0x00060300)

	)

183 
	#RCC_RTCCLKSour˚_HSE_Div7
 ((
uöt32_t
)0x00070300)

	)

184 
	#RCC_RTCCLKSour˚_HSE_Div8
 ((
uöt32_t
)0x00080300)

	)

185 
	#RCC_RTCCLKSour˚_HSE_Div9
 ((
uöt32_t
)0x00090300)

	)

186 
	#RCC_RTCCLKSour˚_HSE_Div10
 ((
uöt32_t
)0x000A0300)

	)

187 
	#RCC_RTCCLKSour˚_HSE_Div11
 ((
uöt32_t
)0x000B0300)

	)

188 
	#RCC_RTCCLKSour˚_HSE_Div12
 ((
uöt32_t
)0x000C0300)

	)

189 
	#RCC_RTCCLKSour˚_HSE_Div13
 ((
uöt32_t
)0x000D0300)

	)

190 
	#RCC_RTCCLKSour˚_HSE_Div14
 ((
uöt32_t
)0x000E0300)

	)

191 
	#RCC_RTCCLKSour˚_HSE_Div15
 ((
uöt32_t
)0x000F0300)

	)

192 
	#RCC_RTCCLKSour˚_HSE_Div16
 ((
uöt32_t
)0x00100300)

	)

193 
	#RCC_RTCCLKSour˚_HSE_Div17
 ((
uöt32_t
)0x00110300)

	)

194 
	#RCC_RTCCLKSour˚_HSE_Div18
 ((
uöt32_t
)0x00120300)

	)

195 
	#RCC_RTCCLKSour˚_HSE_Div19
 ((
uöt32_t
)0x00130300)

	)

196 
	#RCC_RTCCLKSour˚_HSE_Div20
 ((
uöt32_t
)0x00140300)

	)

197 
	#RCC_RTCCLKSour˚_HSE_Div21
 ((
uöt32_t
)0x00150300)

	)

198 
	#RCC_RTCCLKSour˚_HSE_Div22
 ((
uöt32_t
)0x00160300)

	)

199 
	#RCC_RTCCLKSour˚_HSE_Div23
 ((
uöt32_t
)0x00170300)

	)

200 
	#RCC_RTCCLKSour˚_HSE_Div24
 ((
uöt32_t
)0x00180300)

	)

201 
	#RCC_RTCCLKSour˚_HSE_Div25
 ((
uöt32_t
)0x00190300)

	)

202 
	#RCC_RTCCLKSour˚_HSE_Div26
 ((
uöt32_t
)0x001A0300)

	)

203 
	#RCC_RTCCLKSour˚_HSE_Div27
 ((
uöt32_t
)0x001B0300)

	)

204 
	#RCC_RTCCLKSour˚_HSE_Div28
 ((
uöt32_t
)0x001C0300)

	)

205 
	#RCC_RTCCLKSour˚_HSE_Div29
 ((
uöt32_t
)0x001D0300)

	)

206 
	#RCC_RTCCLKSour˚_HSE_Div30
 ((
uöt32_t
)0x001E0300)

	)

207 
	#RCC_RTCCLKSour˚_HSE_Div31
 ((
uöt32_t
)0x001F0300)

	)

208 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_RTCCLKSour˚_LSE
) || \

209 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_LSI
) || \

210 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div2
) || \

211 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div3
) || \

212 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div4
) || \

213 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div5
) || \

214 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div6
) || \

215 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div7
) || \

216 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div8
) || \

217 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div9
) || \

218 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div10
) || \

219 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div11
) || \

220 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div12
) || \

221 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div13
) || \

222 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div14
) || \

223 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div15
) || \

224 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div16
) || \

225 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div17
) || \

226 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div18
) || \

227 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div19
) || \

228 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div20
) || \

229 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div21
) || \

230 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div22
) || \

231 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div23
) || \

232 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div24
) || \

233 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div25
) || \

234 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div26
) || \

235 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div27
) || \

236 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div28
) || \

237 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div29
) || \

238 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div30
) || \

239 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div31
))

	)

247 
	#RCC_I2S2CLKSour˚_PLLI2S
 ((
uöt8_t
)0x00)

	)

248 
	#RCC_I2S2CLKSour˚_Ext
 ((
uöt8_t
)0x01)

	)

250 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_I2S2CLKSour˚_PLLI2S
Ë|| ((SOURCEË=
RCC_I2S2CLKSour˚_Ext
))

	)

258 
	#RCC_AHB1Pîùh_GPIOA
 ((
uöt32_t
)0x00000001)

	)

259 
	#RCC_AHB1Pîùh_GPIOB
 ((
uöt32_t
)0x00000002)

	)

260 
	#RCC_AHB1Pîùh_GPIOC
 ((
uöt32_t
)0x00000004)

	)

261 
	#RCC_AHB1Pîùh_GPIOD
 ((
uöt32_t
)0x00000008)

	)

262 
	#RCC_AHB1Pîùh_GPIOE
 ((
uöt32_t
)0x00000010)

	)

263 
	#RCC_AHB1Pîùh_GPIOF
 ((
uöt32_t
)0x00000020)

	)

264 
	#RCC_AHB1Pîùh_GPIOG
 ((
uöt32_t
)0x00000040)

	)

265 
	#RCC_AHB1Pîùh_GPIOH
 ((
uöt32_t
)0x00000080)

	)

266 
	#RCC_AHB1Pîùh_GPIOI
 ((
uöt32_t
)0x00000100)

	)

267 
	#RCC_AHB1Pîùh_CRC
 ((
uöt32_t
)0x00001000)

	)

268 
	#RCC_AHB1Pîùh_FLITF
 ((
uöt32_t
)0x00008000)

	)

269 
	#RCC_AHB1Pîùh_SRAM1
 ((
uöt32_t
)0x00010000)

	)

270 
	#RCC_AHB1Pîùh_SRAM2
 ((
uöt32_t
)0x00020000)

	)

271 
	#RCC_AHB1Pîùh_BKPSRAM
 ((
uöt32_t
)0x00040000)

	)

272 
	#RCC_AHB1Pîùh_CCMDATARAMEN
 ((
uöt32_t
)0x00100000)

	)

273 
	#RCC_AHB1Pîùh_DMA1
 ((
uöt32_t
)0x00200000)

	)

274 
	#RCC_AHB1Pîùh_DMA2
 ((
uöt32_t
)0x00400000)

	)

275 
	#RCC_AHB1Pîùh_ETH_MAC
 ((
uöt32_t
)0x02000000)

	)

276 
	#RCC_AHB1Pîùh_ETH_MAC_Tx
 ((
uöt32_t
)0x04000000)

	)

277 
	#RCC_AHB1Pîùh_ETH_MAC_Rx
 ((
uöt32_t
)0x08000000)

	)

278 
	#RCC_AHB1Pîùh_ETH_MAC_PTP
 ((
uöt32_t
)0x10000000)

	)

279 
	#RCC_AHB1Pîùh_OTG_HS
 ((
uöt32_t
)0x20000000)

	)

280 
	#RCC_AHB1Pîùh_OTG_HS_ULPI
 ((
uöt32_t
)0x40000000)

	)

281 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x818BEE00Ë=0x00Ë&& ((PERIPHË!0x00))

	)

282 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xDD9FEE00Ë=0x00Ë&& ((PERIPHË!0x00))

	)

283 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x81986E00Ë=0x00Ë&& ((PERIPHË!0x00))

	)

291 
	#RCC_AHB2Pîùh_DCMI
 ((
uöt32_t
)0x00000001)

	)

292 
	#RCC_AHB2Pîùh_CRYP
 ((
uöt32_t
)0x00000010)

	)

293 
	#RCC_AHB2Pîùh_HASH
 ((
uöt32_t
)0x00000020)

	)

294 
	#RCC_AHB2Pîùh_RNG
 ((
uöt32_t
)0x00000040)

	)

295 
	#RCC_AHB2Pîùh_OTG_FS
 ((
uöt32_t
)0x00000080)

	)

296 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFF0EË=0x00Ë&& ((PERIPHË!0x00))

	)

304 
	#RCC_AHB3Pîùh_FSMC
 ((
uöt32_t
)0x00000001)

	)

305 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFFEË=0x00Ë&& ((PERIPHË!0x00))

	)

313 
	#RCC_APB1Pîùh_TIM2
 ((
uöt32_t
)0x00000001)

	)

314 
	#RCC_APB1Pîùh_TIM3
 ((
uöt32_t
)0x00000002)

	)

315 
	#RCC_APB1Pîùh_TIM4
 ((
uöt32_t
)0x00000004)

	)

316 
	#RCC_APB1Pîùh_TIM5
 ((
uöt32_t
)0x00000008)

	)

317 
	#RCC_APB1Pîùh_TIM6
 ((
uöt32_t
)0x00000010)

	)

318 
	#RCC_APB1Pîùh_TIM7
 ((
uöt32_t
)0x00000020)

	)

319 
	#RCC_APB1Pîùh_TIM12
 ((
uöt32_t
)0x00000040)

	)

320 
	#RCC_APB1Pîùh_TIM13
 ((
uöt32_t
)0x00000080)

	)

321 
	#RCC_APB1Pîùh_TIM14
 ((
uöt32_t
)0x00000100)

	)

322 
	#RCC_APB1Pîùh_WWDG
 ((
uöt32_t
)0x00000800)

	)

323 
	#RCC_APB1Pîùh_SPI2
 ((
uöt32_t
)0x00004000)

	)

324 
	#RCC_APB1Pîùh_SPI3
 ((
uöt32_t
)0x00008000)

	)

325 
	#RCC_APB1Pîùh_USART2
 ((
uöt32_t
)0x00020000)

	)

326 
	#RCC_APB1Pîùh_USART3
 ((
uöt32_t
)0x00040000)

	)

327 
	#RCC_APB1Pîùh_UART4
 ((
uöt32_t
)0x00080000)

	)

328 
	#RCC_APB1Pîùh_UART5
 ((
uöt32_t
)0x00100000)

	)

329 
	#RCC_APB1Pîùh_I2C1
 ((
uöt32_t
)0x00200000)

	)

330 
	#RCC_APB1Pîùh_I2C2
 ((
uöt32_t
)0x00400000)

	)

331 
	#RCC_APB1Pîùh_I2C3
 ((
uöt32_t
)0x00800000)

	)

332 
	#RCC_APB1Pîùh_CAN1
 ((
uöt32_t
)0x02000000)

	)

333 
	#RCC_APB1Pîùh_CAN2
 ((
uöt32_t
)0x04000000)

	)

334 
	#RCC_APB1Pîùh_PWR
 ((
uöt32_t
)0x10000000)

	)

335 
	#RCC_APB1Pîùh_DAC
 ((
uöt32_t
)0x20000000)

	)

336 
	#IS_RCC_APB1_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xC9013600Ë=0x00Ë&& ((PERIPHË!0x00))

	)

344 
	#RCC_APB2Pîùh_TIM1
 ((
uöt32_t
)0x00000001)

	)

345 
	#RCC_APB2Pîùh_TIM8
 ((
uöt32_t
)0x00000002)

	)

346 
	#RCC_APB2Pîùh_USART1
 ((
uöt32_t
)0x00000010)

	)

347 
	#RCC_APB2Pîùh_USART6
 ((
uöt32_t
)0x00000020)

	)

348 
	#RCC_APB2Pîùh_ADC
 ((
uöt32_t
)0x00000100)

	)

349 
	#RCC_APB2Pîùh_ADC1
 ((
uöt32_t
)0x00000100)

	)

350 
	#RCC_APB2Pîùh_ADC2
 ((
uöt32_t
)0x00000200)

	)

351 
	#RCC_APB2Pîùh_ADC3
 ((
uöt32_t
)0x00000400)

	)

352 
	#RCC_APB2Pîùh_SDIO
 ((
uöt32_t
)0x00000800)

	)

353 
	#RCC_APB2Pîùh_SPI1
 ((
uöt32_t
)0x00001000)

	)

354 
	#RCC_APB2Pîùh_SYSCFG
 ((
uöt32_t
)0x00004000)

	)

355 
	#RCC_APB2Pîùh_TIM9
 ((
uöt32_t
)0x00010000)

	)

356 
	#RCC_APB2Pîùh_TIM10
 ((
uöt32_t
)0x00020000)

	)

357 
	#RCC_APB2Pîùh_TIM11
 ((
uöt32_t
)0x00040000)

	)

358 
	#IS_RCC_APB2_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFF8A0CCË=0x00Ë&& ((PERIPHË!0x00))

	)

359 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFF8A6CCË=0x00Ë&& ((PERIPHË!0x00))

	)

367 
	#RCC_MCO1Sour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

368 
	#RCC_MCO1Sour˚_LSE
 ((
uöt32_t
)0x00200000)

	)

369 
	#RCC_MCO1Sour˚_HSE
 ((
uöt32_t
)0x00400000)

	)

370 
	#RCC_MCO1Sour˚_PLLCLK
 ((
uöt32_t
)0x00600000)

	)

371 
	#RCC_MCO1Div_1
 ((
uöt32_t
)0x00000000)

	)

372 
	#RCC_MCO1Div_2
 ((
uöt32_t
)0x04000000)

	)

373 
	#RCC_MCO1Div_3
 ((
uöt32_t
)0x05000000)

	)

374 
	#RCC_MCO1Div_4
 ((
uöt32_t
)0x06000000)

	)

375 
	#RCC_MCO1Div_5
 ((
uöt32_t
)0x07000000)

	)

376 
	#IS_RCC_MCO1SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_MCO1Sour˚_HSI
Ë|| ((SOURCEË=
RCC_MCO1Sour˚_LSE
) || \

377 ((
SOURCE
Ë=
RCC_MCO1Sour˚_HSE
Ë|| ((SOURCEË=
RCC_MCO1Sour˚_PLLCLK
))

	)

379 
	#IS_RCC_MCO1DIV
(
DIV
Ë(((DIVË=
RCC_MCO1Div_1
Ë|| ((DIVË=
RCC_MCO1Div_2
) || \

380 ((
DIV
Ë=
RCC_MCO1Div_3
Ë|| ((DIVË=
RCC_MCO1Div_4
) || \

381 ((
DIV
Ë=
RCC_MCO1Div_5
))

	)

389 
	#RCC_MCO2Sour˚_SYSCLK
 ((
uöt32_t
)0x00000000)

	)

390 
	#RCC_MCO2Sour˚_PLLI2SCLK
 ((
uöt32_t
)0x40000000)

	)

391 
	#RCC_MCO2Sour˚_HSE
 ((
uöt32_t
)0x80000000)

	)

392 
	#RCC_MCO2Sour˚_PLLCLK
 ((
uöt32_t
)0xC0000000)

	)

393 
	#RCC_MCO2Div_1
 ((
uöt32_t
)0x00000000)

	)

394 
	#RCC_MCO2Div_2
 ((
uöt32_t
)0x20000000)

	)

395 
	#RCC_MCO2Div_3
 ((
uöt32_t
)0x28000000)

	)

396 
	#RCC_MCO2Div_4
 ((
uöt32_t
)0x30000000)

	)

397 
	#RCC_MCO2Div_5
 ((
uöt32_t
)0x38000000)

	)

398 
	#IS_RCC_MCO2SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_MCO2Sour˚_SYSCLK
Ë|| ((SOURCEË=
RCC_MCO2Sour˚_PLLI2SCLK
)|| \

399 ((
SOURCE
Ë=
RCC_MCO2Sour˚_HSE
Ë|| ((SOURCEË=
RCC_MCO2Sour˚_PLLCLK
))

	)

401 
	#IS_RCC_MCO2DIV
(
DIV
Ë(((DIVË=
RCC_MCO2Div_1
Ë|| ((DIVË=
RCC_MCO2Div_2
) || \

402 ((
DIV
Ë=
RCC_MCO2Div_3
Ë|| ((DIVË=
RCC_MCO2Div_4
) || \

403 ((
DIV
Ë=
RCC_MCO2Div_5
))

	)

411 
	#RCC_FLAG_HSIRDY
 ((
uöt8_t
)0x21)

	)

412 
	#RCC_FLAG_HSERDY
 ((
uöt8_t
)0x31)

	)

413 
	#RCC_FLAG_PLLRDY
 ((
uöt8_t
)0x39)

	)

414 
	#RCC_FLAG_PLLI2SRDY
 ((
uöt8_t
)0x3B)

	)

415 
	#RCC_FLAG_LSERDY
 ((
uöt8_t
)0x41)

	)

416 
	#RCC_FLAG_LSIRDY
 ((
uöt8_t
)0x61)

	)

417 
	#RCC_FLAG_BORRST
 ((
uöt8_t
)0x79)

	)

418 
	#RCC_FLAG_PINRST
 ((
uöt8_t
)0x7A)

	)

419 
	#RCC_FLAG_PORRST
 ((
uöt8_t
)0x7B)

	)

420 
	#RCC_FLAG_SFTRST
 ((
uöt8_t
)0x7C)

	)

421 
	#RCC_FLAG_IWDGRST
 ((
uöt8_t
)0x7D)

	)

422 
	#RCC_FLAG_WWDGRST
 ((
uöt8_t
)0x7E)

	)

423 
	#RCC_FLAG_LPWRRST
 ((
uöt8_t
)0x7F)

	)

424 
	#IS_RCC_FLAG
(
FLAG
Ë(((FLAGË=
RCC_FLAG_HSIRDY
Ë|| ((FLAGË=
RCC_FLAG_HSERDY
) || \

425 ((
FLAG
Ë=
RCC_FLAG_PLLRDY
Ë|| ((FLAGË=
RCC_FLAG_LSERDY
) || \

426 ((
FLAG
Ë=
RCC_FLAG_LSIRDY
Ë|| ((FLAGË=
RCC_FLAG_BORRST
) || \

427 ((
FLAG
Ë=
RCC_FLAG_PINRST
Ë|| ((FLAGË=
RCC_FLAG_PORRST
) || \

428 ((
FLAG
Ë=
RCC_FLAG_SFTRST
Ë|| ((FLAGË=
RCC_FLAG_IWDGRST
)|| \

429 ((
FLAG
Ë=
RCC_FLAG_WWDGRST
)|| ((FLAGË=
RCC_FLAG_LPWRRST
)|| \

430 ((
FLAG
Ë=
RCC_FLAG_PLLI2SRDY
))

	)

431 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
Ë((VALUEË<0x1F)

	)

444 
RCC_DeInô
();

447 
RCC_HSEC⁄fig
(
uöt8_t
 
RCC_HSE
);

448 
Eº‹Sètus
 
RCC_WaôF‹HSESèπUp
();

449 
RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
);

450 
RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

451 
RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
);

452 
RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

454 
RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
);

455 
RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

456 
RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
);

457 
RCC_PLLI2SCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

459 
RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

460 
RCC_MCO1C⁄fig
(
uöt32_t
 
RCC_MCO1Sour˚
, uöt32_à
RCC_MCO1Div
);

461 
RCC_MCO2C⁄fig
(
uöt32_t
 
RCC_MCO2Sour˚
, uöt32_à
RCC_MCO2Div
);

464 
RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
);

465 
uöt8_t
 
RCC_GëSYSCLKSour˚
();

466 
RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
);

467 
RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
);

468 
RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
);

469 
RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
);

472 
RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
);

473 
RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

474 
RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

475 
RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SCLKSour˚
);

477 
RCC_AHB1PîùhClockCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

478 
RCC_AHB2PîùhClockCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

479 
RCC_AHB3PîùhClockCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

480 
RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

481 
RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

483 
RCC_AHB1PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

484 
RCC_AHB2PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

485 
RCC_AHB3PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

486 
RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

487 
RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

489 
RCC_AHB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

490 
RCC_AHB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

491 
RCC_AHB3PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

492 
RCC_APB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

493 
RCC_APB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

496 
RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

497 
FœgSètus
 
RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
);

498 
RCC_CÀ¨Fœg
();

499 
ITSètus
 
RCC_GëITSètus
(
uöt8_t
 
RCC_IT
);

500 
RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
);

502 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_rng.h

30 #i‚de‡
__STM32F4xx_RNG_H


31 
	#__STM32F4xx_RNG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

58 
	#RNG_FLAG_DRDY
 ((
uöt8_t
)0x0001Ë

	)

59 
	#RNG_FLAG_CECS
 ((
uöt8_t
)0x0002Ë

	)

60 
	#RNG_FLAG_SECS
 ((
uöt8_t
)0x0004Ë

	)

62 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
Ë(((RNG_FLAGË=
RNG_FLAG_DRDY
) || \

63 ((
RNG_FLAG
Ë=
RNG_FLAG_CECS
) || \

64 ((
RNG_FLAG
Ë=
RNG_FLAG_SECS
))

	)

65 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
Ë(((RNG_FLAGË=
RNG_FLAG_CECS
) || \

66 ((
RNG_FLAG
Ë=
RNG_FLAG_SECS
))

	)

74 
	#RNG_IT_CEI
 ((
uöt8_t
)0x20Ë

	)

75 
	#RNG_IT_SEI
 ((
uöt8_t
)0x40Ë

	)

77 
	#IS_RNG_IT
(
IT
Ë((((ITË& (
uöt8_t
)0x9FË=0x00Ë&& ((ITË!0x00))

	)

78 
	#IS_RNG_GET_IT
(
RNG_IT
Ë(((RNG_ITË=
RNG_IT_CEI
Ë|| ((RNG_ITË=
RNG_IT_SEI
))

	)

91 
RNG_DeInô
();

94 
RNG_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

97 
uöt32_t
 
RNG_GëR™domNumbî
();

100 
RNG_ITC⁄fig
(
Fun˘i⁄ÆSèã
 
NewSèã
);

101 
FœgSètus
 
RNG_GëFœgSètus
(
uöt8_t
 
RNG_FLAG
);

102 
RNG_CÀ¨Fœg
(
uöt8_t
 
RNG_FLAG
);

103 
ITSètus
 
RNG_GëITSètus
(
uöt8_t
 
RNG_IT
);

104 
RNG_CÀ¨ITPídögBô
(
uöt8_t
 
RNG_IT
);

106 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_rtc.h

30 #i‚de‡
__STM32F4xx_RTC_H


31 
	#__STM32F4xx_RTC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
RTC_HourF‹m©
;

58 
uöt32_t
 
RTC_AsynchPªdiv
;

61 
uöt32_t
 
RTC_SynchPªdiv
;

63 }
	tRTC_InôTy≥Def
;

70 
uöt8_t
 
RTC_Hours
;

75 
uöt8_t
 
RTC_Möuãs
;

78 
uöt8_t
 
RTC_Sec⁄ds
;

81 
uöt8_t
 
RTC_H12
;

83 }
	tRTC_TimeTy≥Def
;

90 
uöt8_t
 
RTC_WìkDay
;

93 
uöt8_t
 
RTC_M⁄th
;

96 
uöt8_t
 
RTC_D©e
;

99 
uöt8_t
 
RTC_Yór
;

101 }
	tRTC_D©eTy≥Def
;

108 
RTC_TimeTy≥Def
 
RTC_AœrmTime
;

110 
uöt32_t
 
RTC_AœrmMask
;

113 
uöt32_t
 
RTC_AœrmD©eWìkDaySñ
;

116 
uöt8_t
 
RTC_AœrmD©eWìkDay
;

121 }
	tRTC_AœrmTy≥Def
;

133 
	#RTC_HourF‹m©_24
 ((
uöt32_t
)0x00000000)

	)

134 
	#RTC_HourF‹m©_12
 ((
uöt32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
Ë(((FORMATË=
RTC_HourF‹m©_12
) || \

136 ((
FORMAT
Ë=
RTC_HourF‹m©_24
))

	)

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
Ë((PREDIVË<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
Ë((PREDIVË<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
Ë(((HOURË> 0Ë&& ((HOURË<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
Ë((HOURË<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
Ë((MINUTESË<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
Ë((SECONDSË<59)

	)

175 
	#RTC_H12_AM
 ((
uöt8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
uöt8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
Ë(((PMË=
RTC_H12_AM
Ë|| ((PMË=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
Ë((YEARË<99)

	)

197 
	#RTC_M⁄th_J™u¨y
 ((
uöt8_t
)0x01)

	)

198 
	#RTC_M⁄th_Febru¨y
 ((
uöt8_t
)0x02)

	)

199 
	#RTC_M⁄th_M¨ch
 ((
uöt8_t
)0x03)

	)

200 
	#RTC_M⁄th_A¥û
 ((
uöt8_t
)0x04)

	)

201 
	#RTC_M⁄th_May
 ((
uöt8_t
)0x05)

	)

202 
	#RTC_M⁄th_Ju√
 ((
uöt8_t
)0x06)

	)

203 
	#RTC_M⁄th_July
 ((
uöt8_t
)0x07)

	)

204 
	#RTC_M⁄th_Augu°
 ((
uöt8_t
)0x08)

	)

205 
	#RTC_M⁄th_Sïãmbî
 ((
uöt8_t
)0x09)

	)

206 
	#RTC_M⁄th_O˘obî
 ((
uöt8_t
)0x10)

	)

207 
	#RTC_M⁄th_Novembî
 ((
uöt8_t
)0x11)

	)

208 
	#RTC_M⁄th_De˚mbî
 ((
uöt8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
Ë(((MONTHË>1Ë&& ((MONTHË<12))

	)

210 
	#IS_RTC_DATE
(
DATE
Ë(((DATEË>1Ë&& ((DATEË<31))

	)

220 
	#RTC_Wìkday_M⁄day
 ((
uöt8_t
)0x01)

	)

221 
	#RTC_Wìkday_Tuesday
 ((
uöt8_t
)0x02)

	)

222 
	#RTC_Wìkday_Wed√sday
 ((
uöt8_t
)0x03)

	)

223 
	#RTC_Wìkday_Thursday
 ((
uöt8_t
)0x04)

	)

224 
	#RTC_Wìkday_Friday
 ((
uöt8_t
)0x05)

	)

225 
	#RTC_Wìkday_S©urday
 ((
uöt8_t
)0x06)

	)

226 
	#RTC_Wìkday_Sunday
 ((
uöt8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
Ë(((WEEKDAYË=
RTC_Wìkday_M⁄day
) || \

228 ((
WEEKDAY
Ë=
RTC_Wìkday_Tuesday
) || \

229 ((
WEEKDAY
Ë=
RTC_Wìkday_Wed√sday
) || \

230 ((
WEEKDAY
Ë=
RTC_Wìkday_Thursday
) || \

231 ((
WEEKDAY
Ë=
RTC_Wìkday_Friday
) || \

232 ((
WEEKDAY
Ë=
RTC_Wìkday_S©urday
) || \

233 ((
WEEKDAY
Ë=
RTC_Wìkday_Sunday
))

	)

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
Ë(((DATEË> 0Ë&& ((DATEË<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
Ë(((WEEKDAYË=
RTC_Wìkday_M⁄day
) || \

244 ((
WEEKDAY
Ë=
RTC_Wìkday_Tuesday
) || \

245 ((
WEEKDAY
Ë=
RTC_Wìkday_Wed√sday
) || \

246 ((
WEEKDAY
Ë=
RTC_Wìkday_Thursday
) || \

247 ((
WEEKDAY
Ë=
RTC_Wìkday_Friday
) || \

248 ((
WEEKDAY
Ë=
RTC_Wìkday_S©urday
) || \

249 ((
WEEKDAY
Ë=
RTC_Wìkday_Sunday
))

	)

259 
	#RTC_AœrmD©eWìkDaySñ_D©e
 ((
uöt32_t
)0x00000000)

	)

260 
	#RTC_AœrmD©eWìkDaySñ_WìkDay
 ((
uöt32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
Ë(((SELË=
RTC_AœrmD©eWìkDaySñ_D©e
) || \

263 ((
SEL
Ë=
RTC_AœrmD©eWìkDaySñ_WìkDay
))

	)

273 
	#RTC_AœrmMask_N⁄e
 ((
uöt32_t
)0x00000000)

	)

274 
	#RTC_AœrmMask_D©eWìkDay
 ((
uöt32_t
)0x80000000)

	)

275 
	#RTC_AœrmMask_Hours
 ((
uöt32_t
)0x00800000)

	)

276 
	#RTC_AœrmMask_Möuãs
 ((
uöt32_t
)0x00008000)

	)

277 
	#RTC_AœrmMask_Sec⁄ds
 ((
uöt32_t
)0x00000080)

	)

278 
	#RTC_AœrmMask_AŒ
 ((
uöt32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
Ë(((MASKË& 0x7F7F7F7FË=(
uöt32_t
)
RESET
)

	)

288 
	#RTC_Aœrm_A
 ((
uöt32_t
)0x00000100)

	)

289 
	#RTC_Aœrm_B
 ((
uöt32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
Ë(((ALARMË=
RTC_Aœrm_A
Ë|| ((ALARMË=
RTC_Aœrm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
Ë(((ALARMË& (
RTC_Aœrm_A
 | 
RTC_Aœrm_B
)Ë!(
uöt32_t
)
RESET
)

	)

300 
	#RTC_AœrmSubSec⁄dMask_AŒ
 ((
uöt32_t
)0x00000000Ë

	)

303 
	#RTC_AœrmSubSec⁄dMask_SS14_1
 ((
uöt32_t
)0x01000000Ë

	)

305 
	#RTC_AœrmSubSec⁄dMask_SS14_2
 ((
uöt32_t
)0x02000000Ë

	)

307 
	#RTC_AœrmSubSec⁄dMask_SS14_3
 ((
uöt32_t
)0x03000000Ë

	)

309 
	#RTC_AœrmSubSec⁄dMask_SS14_4
 ((
uöt32_t
)0x04000000Ë

	)

311 
	#RTC_AœrmSubSec⁄dMask_SS14_5
 ((
uöt32_t
)0x05000000Ë

	)

313 
	#RTC_AœrmSubSec⁄dMask_SS14_6
 ((
uöt32_t
)0x06000000Ë

	)

315 
	#RTC_AœrmSubSec⁄dMask_SS14_7
 ((
uöt32_t
)0x07000000Ë

	)

317 
	#RTC_AœrmSubSec⁄dMask_SS14_8
 ((
uöt32_t
)0x08000000Ë

	)

319 
	#RTC_AœrmSubSec⁄dMask_SS14_9
 ((
uöt32_t
)0x09000000Ë

	)

321 
	#RTC_AœrmSubSec⁄dMask_SS14_10
 ((
uöt32_t
)0x0A000000Ë

	)

323 
	#RTC_AœrmSubSec⁄dMask_SS14_11
 ((
uöt32_t
)0x0B000000Ë

	)

325 
	#RTC_AœrmSubSec⁄dMask_SS14_12
 ((
uöt32_t
)0x0C000000Ë

	)

327 
	#RTC_AœrmSubSec⁄dMask_SS14_13
 ((
uöt32_t
)0x0D000000Ë

	)

329 
	#RTC_AœrmSubSec⁄dMask_SS14
 ((
uöt32_t
)0x0E000000Ë

	)

331 
	#RTC_AœrmSubSec⁄dMask_N⁄e
 ((
uöt32_t
)0x0F000000Ë

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
Ë(((MASKË=
RTC_AœrmSubSec⁄dMask_AŒ
) || \

334 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_1
) || \

335 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_2
) || \

336 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_3
) || \

337 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_4
) || \

338 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_5
) || \

339 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_6
) || \

340 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_7
) || \

341 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_8
) || \

342 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_9
) || \

343 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_10
) || \

344 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_11
) || \

345 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_12
) || \

346 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_13
) || \

347 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14
) || \

348 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_N⁄e
))

	)

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
Ë((VALUEË<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
uöt32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
uöt32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
uöt32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
uöt32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bôs
 ((
uöt32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bôs
 ((
uöt32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
Ë(((CLOCKË=
RTC_WakeUpClock_RTCCLK_Div16
) || \

373 ((
CLOCK
Ë=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
Ë=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
Ë=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
Ë=
RTC_WakeUpClock_CK_SPRE_16bôs
) || \

377 ((
CLOCK
Ë=
RTC_WakeUpClock_CK_SPRE_17bôs
))

	)

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
Ë((COUNTERË<0xFFFF)

	)

386 
	#RTC_TimeSèmpEdge_Risög
 ((
uöt32_t
)0x00000000)

	)

387 
	#RTC_TimeSèmpEdge_FÆlög
 ((
uöt32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
Ë(((EDGEË=
RTC_TimeSèmpEdge_Risög
) || \

389 ((
EDGE
Ë=
RTC_TimeSèmpEdge_FÆlög
))

	)

397 
	#RTC_Ouçut_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

398 
	#RTC_Ouçut_AœrmA
 ((
uöt32_t
)0x00200000)

	)

399 
	#RTC_Ouçut_AœrmB
 ((
uöt32_t
)0x00400000)

	)

400 
	#RTC_Ouçut_WakeUp
 ((
uöt32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
RTC_Ouçut_DißbÀ
) || \

403 ((
OUTPUT
Ë=
RTC_Ouçut_AœrmA
) || \

404 ((
OUTPUT
Ë=
RTC_Ouçut_AœrmB
) || \

405 ((
OUTPUT
Ë=
RTC_Ouçut_WakeUp
))

	)

414 
	#RTC_OuçutPﬁ¨ôy_High
 ((
uöt32_t
)0x00000000)

	)

415 
	#RTC_OuçutPﬁ¨ôy_Low
 ((
uöt32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
Ë(((POLË=
RTC_OuçutPﬁ¨ôy_High
) || \

417 ((
POL
Ë=
RTC_OuçutPﬁ¨ôy_Low
))

	)

426 
	#RTC_CÆibSign_Posôive
 ((
uöt32_t
)0x00000000)

	)

427 
	#RTC_CÆibSign_Neg©ive
 ((
uöt32_t
)0x00000080)

	)

428 
	#IS_RTC_CALIB_SIGN
(
SIGN
Ë(((SIGNË=
RTC_CÆibSign_Posôive
) || \

429 ((
SIGN
Ë=
RTC_CÆibSign_Neg©ive
))

	)

430 
	#IS_RTC_CALIB_VALUE
(
VALUE
Ë((VALUEË< 0x20)

	)

439 
	#RTC_CÆibOuçut_512Hz
 ((
uöt32_t
)0x00000000)

	)

440 
	#RTC_CÆibOuçut_1Hz
 ((
uöt32_t
)0x00080000)

	)

441 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
RTC_CÆibOuçut_512Hz
) || \

442 ((
OUTPUT
Ë=
RTC_CÆibOuçut_1Hz
))

	)

450 
	#RTC_SmoŸhCÆibPîiod_32£c
 ((
uöt32_t
)0x00000000Ë

	)

452 
	#RTC_SmoŸhCÆibPîiod_16£c
 ((
uöt32_t
)0x00002000Ë

	)

454 
	#RTC_SmoŸhCÆibPîiod_8£c
 ((
uöt32_t
)0x00004000Ë

	)

456 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
Ë(((PERIODË=
RTC_SmoŸhCÆibPîiod_32£c
) || \

457 ((
PERIOD
Ë=
RTC_SmoŸhCÆibPîiod_16£c
) || \

458 ((
PERIOD
Ë=
RTC_SmoŸhCÆibPîiod_8£c
))

	)

467 
	#RTC_SmoŸhCÆibPlusPul£s_Së
 ((
uöt32_t
)0x00008000Ë

	)

470 
	#RTC_SmoŸhCÆibPlusPul£s_Re£t
 ((
uöt32_t
)0x00000000Ë

	)

472 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
Ë(((PLUSË=
RTC_SmoŸhCÆibPlusPul£s_Së
) || \

473 ((
PLUS
Ë=
RTC_SmoŸhCÆibPlusPul£s_Re£t
))

	)

482 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
Ë((VALUEË<0x000001FF)

	)

491 
	#RTC_DayLightSavög_SUB1H
 ((
uöt32_t
)0x00020000)

	)

492 
	#RTC_DayLightSavög_ADD1H
 ((
uöt32_t
)0x00010000)

	)

493 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
Ë(((SAVEË=
RTC_DayLightSavög_SUB1H
) || \

494 ((
SAVE
Ë=
RTC_DayLightSavög_ADD1H
))

	)

496 
	#RTC_St‹eO≥øti⁄_Re£t
 ((
uöt32_t
)0x00000000)

	)

497 
	#RTC_St‹eO≥øti⁄_Së
 ((
uöt32_t
)0x00040000)

	)

498 
	#IS_RTC_STORE_OPERATION
(
OPERATION
Ë(((OPERATIONË=
RTC_St‹eO≥øti⁄_Re£t
) || \

499 ((
OPERATION
Ë=
RTC_St‹eO≥øti⁄_Së
))

	)

507 
	#RTC_Tam≥rTriggî_RisögEdge
 ((
uöt32_t
)0x00000000)

	)

508 
	#RTC_Tam≥rTriggî_FÆlögEdge
 ((
uöt32_t
)0x00000001)

	)

509 
	#RTC_Tam≥rTriggî_LowLevñ
 ((
uöt32_t
)0x00000000)

	)

510 
	#RTC_Tam≥rTriggî_HighLevñ
 ((
uöt32_t
)0x00000001)

	)

511 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
RTC_Tam≥rTriggî_RisögEdge
) || \

512 ((
TRIGGER
Ë=
RTC_Tam≥rTriggî_FÆlögEdge
) || \

513 ((
TRIGGER
Ë=
RTC_Tam≥rTriggî_LowLevñ
) || \

514 ((
TRIGGER
Ë=
RTC_Tam≥rTriggî_HighLevñ
))

	)

523 
	#RTC_Tam≥rFûãr_DißbÀ
 ((
uöt32_t
)0x00000000Ë

	)

525 
	#RTC_Tam≥rFûãr_2Sam∂e
 ((
uöt32_t
)0x00000800Ë

	)

527 
	#RTC_Tam≥rFûãr_4Sam∂e
 ((
uöt32_t
)0x00001000Ë

	)

529 
	#RTC_Tam≥rFûãr_8Sam∂e
 ((
uöt32_t
)0x00001800Ë

	)

531 
	#IS_RTC_TAMPER_FILTER
(
FILTER
Ë(((FILTERË=
RTC_Tam≥rFûãr_DißbÀ
) || \

532 ((
FILTER
Ë=
RTC_Tam≥rFûãr_2Sam∂e
) || \

533 ((
FILTER
Ë=
RTC_Tam≥rFûãr_4Sam∂e
) || \

534 ((
FILTER
Ë=
RTC_Tam≥rFûãr_8Sam∂e
))

	)

542 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div32768
 ((
uöt32_t
)0x00000000Ë

	)

544 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div16384
 ((
uöt32_t
)0x000000100Ë

	)

546 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div8192
 ((
uöt32_t
)0x00000200Ë

	)

548 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div4096
 ((
uöt32_t
)0x00000300Ë

	)

550 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div2048
 ((
uöt32_t
)0x00000400Ë

	)

552 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div1024
 ((
uöt32_t
)0x00000500Ë

	)

554 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div512
 ((
uöt32_t
)0x00000600Ë

	)

556 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div256
 ((
uöt32_t
)0x00000700Ë

	)

558 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
Ë(((FREQË==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div32768
) || \

559 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div16384
) || \

560 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div8192
) || \

561 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div4096
) || \

562 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div2048
) || \

563 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div1024
) || \

564 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div512
) || \

565 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div256
))

	)

574 
	#RTC_Tam≥rPªch¨geDuøti⁄_1RTCCLK
 ((
uöt32_t
)0x00000000Ë

	)

576 
	#RTC_Tam≥rPªch¨geDuøti⁄_2RTCCLK
 ((
uöt32_t
)0x00002000Ë

	)

578 
	#RTC_Tam≥rPªch¨geDuøti⁄_4RTCCLK
 ((
uöt32_t
)0x00004000Ë

	)

580 
	#RTC_Tam≥rPªch¨geDuøti⁄_8RTCCLK
 ((
uöt32_t
)0x00006000Ë

	)

583 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
Ë(((DURATIONË=
RTC_Tam≥rPªch¨geDuøti⁄_1RTCCLK
) || \

584 ((
DURATION
Ë=
RTC_Tam≥rPªch¨geDuøti⁄_2RTCCLK
) || \

585 ((
DURATION
Ë=
RTC_Tam≥rPªch¨geDuøti⁄_4RTCCLK
) || \

586 ((
DURATION
Ë=
RTC_Tam≥rPªch¨geDuøti⁄_8RTCCLK
))

	)

594 
	#RTC_Tam≥r_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#IS_RTC_TAMPER
(
TAMPER
Ë(((TAMPERË=
RTC_Tam≥r_1
))

	)

604 
	#RTC_Tam≥rPö_PC13
 ((
uöt32_t
)0x00000000)

	)

605 
	#RTC_Tam≥rPö_PI8
 ((
uöt32_t
)0x00010000)

	)

606 
	#IS_RTC_TAMPER_PIN
(
PIN
Ë(((PINË=
RTC_Tam≥rPö_PC13
) || \

607 ((
PIN
Ë=
RTC_Tam≥rPö_PI8
))

	)

615 
	#RTC_TimeSèmpPö_PC13
 ((
uöt32_t
)0x00000000)

	)

616 
	#RTC_TimeSèmpPö_PI8
 ((
uöt32_t
)0x00020000)

	)

617 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
Ë(((PINË=
RTC_TimeSèmpPö_PC13
) || \

618 ((
PIN
Ë=
RTC_TimeSèmpPö_PI8
))

	)

626 
	#RTC_OuçutTy≥_O≥nDøö
 ((
uöt32_t
)0x00000000)

	)

627 
	#RTC_OuçutTy≥_PushPuŒ
 ((
uöt32_t
)0x00040000)

	)

628 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
Ë(((TYPEË=
RTC_OuçutTy≥_O≥nDøö
) || \

629 ((
TYPE
Ë=
RTC_OuçutTy≥_PushPuŒ
))

	)

638 
	#RTC_Shi·Add1S_Re£t
 ((
uöt32_t
)0x00000000)

	)

639 
	#RTC_Shi·Add1S_Së
 ((
uöt32_t
)0x80000000)

	)

640 
	#IS_RTC_SHIFT_ADD1S
(
SEL
Ë(((SELË=
RTC_Shi·Add1S_Re£t
) || \

641 ((
SEL
Ë=
RTC_Shi·Add1S_Së
))

	)

649 
	#IS_RTC_SHIFT_SUBFS
(
FS
Ë((FSË<0x00007FFF)

	)

659 
	#RTC_BKP_DR0
 ((
uöt32_t
)0x00000000)

	)

660 
	#RTC_BKP_DR1
 ((
uöt32_t
)0x00000001)

	)

661 
	#RTC_BKP_DR2
 ((
uöt32_t
)0x00000002)

	)

662 
	#RTC_BKP_DR3
 ((
uöt32_t
)0x00000003)

	)

663 
	#RTC_BKP_DR4
 ((
uöt32_t
)0x00000004)

	)

664 
	#RTC_BKP_DR5
 ((
uöt32_t
)0x00000005)

	)

665 
	#RTC_BKP_DR6
 ((
uöt32_t
)0x00000006)

	)

666 
	#RTC_BKP_DR7
 ((
uöt32_t
)0x00000007)

	)

667 
	#RTC_BKP_DR8
 ((
uöt32_t
)0x00000008)

	)

668 
	#RTC_BKP_DR9
 ((
uöt32_t
)0x00000009)

	)

669 
	#RTC_BKP_DR10
 ((
uöt32_t
)0x0000000A)

	)

670 
	#RTC_BKP_DR11
 ((
uöt32_t
)0x0000000B)

	)

671 
	#RTC_BKP_DR12
 ((
uöt32_t
)0x0000000C)

	)

672 
	#RTC_BKP_DR13
 ((
uöt32_t
)0x0000000D)

	)

673 
	#RTC_BKP_DR14
 ((
uöt32_t
)0x0000000E)

	)

674 
	#RTC_BKP_DR15
 ((
uöt32_t
)0x0000000F)

	)

675 
	#RTC_BKP_DR16
 ((
uöt32_t
)0x00000010)

	)

676 
	#RTC_BKP_DR17
 ((
uöt32_t
)0x00000011)

	)

677 
	#RTC_BKP_DR18
 ((
uöt32_t
)0x00000012)

	)

678 
	#RTC_BKP_DR19
 ((
uöt32_t
)0x00000013)

	)

679 
	#IS_RTC_BKP
(
BKP
Ë(((BKPË=
RTC_BKP_DR0
) || \

680 ((
BKP
Ë=
RTC_BKP_DR1
) || \

681 ((
BKP
Ë=
RTC_BKP_DR2
) || \

682 ((
BKP
Ë=
RTC_BKP_DR3
) || \

683 ((
BKP
Ë=
RTC_BKP_DR4
) || \

684 ((
BKP
Ë=
RTC_BKP_DR5
) || \

685 ((
BKP
Ë=
RTC_BKP_DR6
) || \

686 ((
BKP
Ë=
RTC_BKP_DR7
) || \

687 ((
BKP
Ë=
RTC_BKP_DR8
) || \

688 ((
BKP
Ë=
RTC_BKP_DR9
) || \

689 ((
BKP
Ë=
RTC_BKP_DR10
) || \

690 ((
BKP
Ë=
RTC_BKP_DR11
) || \

691 ((
BKP
Ë=
RTC_BKP_DR12
) || \

692 ((
BKP
Ë=
RTC_BKP_DR13
) || \

693 ((
BKP
Ë=
RTC_BKP_DR14
) || \

694 ((
BKP
Ë=
RTC_BKP_DR15
) || \

695 ((
BKP
Ë=
RTC_BKP_DR16
) || \

696 ((
BKP
Ë=
RTC_BKP_DR17
) || \

697 ((
BKP
Ë=
RTC_BKP_DR18
) || \

698 ((
BKP
Ë=
RTC_BKP_DR19
))

	)

706 
	#RTC_F‹m©_BIN
 ((
uöt32_t
)0x000000000)

	)

707 
	#RTC_F‹m©_BCD
 ((
uöt32_t
)0x000000001)

	)

708 
	#IS_RTC_FORMAT
(
FORMAT
Ë(((FORMATË=
RTC_F‹m©_BIN
Ë|| ((FORMATË=
RTC_F‹m©_BCD
))

	)

717 
	#RTC_FLAG_RECALPF
 ((
uöt32_t
)0x00010000)

	)

718 
	#RTC_FLAG_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

719 
	#RTC_FLAG_TSOVF
 ((
uöt32_t
)0x00001000)

	)

720 
	#RTC_FLAG_TSF
 ((
uöt32_t
)0x00000800)

	)

721 
	#RTC_FLAG_WUTF
 ((
uöt32_t
)0x00000400)

	)

722 
	#RTC_FLAG_ALRBF
 ((
uöt32_t
)0x00000200)

	)

723 
	#RTC_FLAG_ALRAF
 ((
uöt32_t
)0x00000100)

	)

724 
	#RTC_FLAG_INITF
 ((
uöt32_t
)0x00000040)

	)

725 
	#RTC_FLAG_RSF
 ((
uöt32_t
)0x00000020)

	)

726 
	#RTC_FLAG_INITS
 ((
uöt32_t
)0x00000010)

	)

727 
	#RTC_FLAG_SHPF
 ((
uöt32_t
)0x00000008)

	)

728 
	#RTC_FLAG_WUTWF
 ((
uöt32_t
)0x00000004)

	)

729 
	#RTC_FLAG_ALRBWF
 ((
uöt32_t
)0x00000002)

	)

730 
	#RTC_FLAG_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

731 
	#IS_RTC_GET_FLAG
(
FLAG
Ë(((FLAGË=
RTC_FLAG_TSOVF
Ë|| ((FLAGË=
RTC_FLAG_TSF
) || \

732 ((
FLAG
Ë=
RTC_FLAG_WUTF
Ë|| ((FLAGË=
RTC_FLAG_ALRBF
) || \

733 ((
FLAG
Ë=
RTC_FLAG_ALRAF
Ë|| ((FLAGË=
RTC_FLAG_INITF
) || \

734 ((
FLAG
Ë=
RTC_FLAG_RSF
Ë|| ((FLAGË=
RTC_FLAG_WUTWF
) || \

735 ((
FLAG
Ë=
RTC_FLAG_ALRBWF
Ë|| ((FLAGË=
RTC_FLAG_ALRAWF
) || \

736 ((
FLAG
Ë=
RTC_FLAG_TAMP1F
Ë|| ((FLAGË=
RTC_FLAG_RECALPF
) || \

737 ((
FLAG
Ë=
RTC_FLAG_SHPF
))

	)

738 
	#IS_RTC_CLEAR_FLAG
(
FLAG
Ë(((FLAGË!(
uöt32_t
)
RESET
Ë&& (((FLAGË& 0xFFFF00DFË=(uöt32_t)RESET))

	)

746 
	#RTC_IT_TS
 ((
uöt32_t
)0x00008000)

	)

747 
	#RTC_IT_WUT
 ((
uöt32_t
)0x00004000)

	)

748 
	#RTC_IT_ALRB
 ((
uöt32_t
)0x00002000)

	)

749 
	#RTC_IT_ALRA
 ((
uöt32_t
)0x00001000)

	)

750 
	#RTC_IT_TAMP
 ((
uöt32_t
)0x00000004Ë

	)

751 
	#RTC_IT_TAMP1
 ((
uöt32_t
)0x00020000)

	)

753 
	#IS_RTC_CONFIG_IT
(
IT
Ë(((ITË!(
uöt32_t
)
RESET
Ë&& (((ITË& 0xFFFF0FFBË=(uöt32_t)RESET))

	)

754 
	#IS_RTC_GET_IT
(
IT
Ë(((ITË=
RTC_IT_TS
Ë|| ((ITË=
RTC_IT_WUT
) || \

755 ((
IT
Ë=
RTC_IT_ALRB
Ë|| ((ITË=
RTC_IT_ALRA
) || \

756 ((
IT
Ë=
RTC_IT_TAMP1
))

	)

757 
	#IS_RTC_CLEAR_IT
(
IT
Ë(((ITË!(
uöt32_t
)
RESET
Ë&& (((ITË& 0xFFFD0FFFË=(uöt32_t)RESET))

	)

766 
	#RTC_DigôÆCÆibC⁄fig
 
RTC_Cﬂr£CÆibC⁄fig


	)

767 
	#RTC_DigôÆCÆibCmd
 
RTC_Cﬂr£CÆibCmd


	)

781 
Eº‹Sètus
 
RTC_DeInô
();

784 
Eº‹Sètus
 
RTC_Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
);

785 
RTC_Såu˘Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
);

786 
RTC_WrôePrŸe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

787 
Eº‹Sètus
 
RTC_E¡îInôMode
();

788 
RTC_ExôInôMode
();

789 
Eº‹Sètus
 
RTC_WaôF‹Synchro
();

790 
Eº‹Sètus
 
RTC_RefClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

791 
RTC_By∑ssShadowCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

794 
Eº‹Sètus
 
RTC_SëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
);

795 
RTC_TimeSåu˘Inô
(
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
);

796 
RTC_GëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
);

797 
uöt32_t
 
RTC_GëSubSec⁄d
();

798 
Eº‹Sètus
 
RTC_SëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
);

799 
RTC_D©eSåu˘Inô
(
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
);

800 
RTC_GëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
);

803 
RTC_SëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
);

804 
RTC_AœrmSåu˘Inô
(
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
);

805 
RTC_GëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
);

806 
Eº‹Sètus
 
RTC_AœrmCmd
(
uöt32_t
 
RTC_Aœrm
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

807 
RTC_AœrmSubSec⁄dC⁄fig
(
uöt32_t
 
RTC_Aœrm
, uöt32_à
RTC_AœrmSubSec⁄dVÆue
, uöt32_à
RTC_AœrmSubSec⁄dMask
);

808 
uöt32_t
 
RTC_GëAœrmSubSec⁄d
(uöt32_à
RTC_Aœrm
);

811 
RTC_WakeUpClockC⁄fig
(
uöt32_t
 
RTC_WakeUpClock
);

812 
RTC_SëWakeUpCou¡î
(
uöt32_t
 
RTC_WakeUpCou¡î
);

813 
uöt32_t
 
RTC_GëWakeUpCou¡î
();

814 
Eº‹Sètus
 
RTC_WakeUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

817 
RTC_DayLightSavögC⁄fig
(
uöt32_t
 
RTC_DayLightSavög
, uöt32_à
RTC_St‹eO≥øti⁄
);

818 
uöt32_t
 
RTC_GëSt‹eO≥øti⁄
();

821 
RTC_OuçutC⁄fig
(
uöt32_t
 
RTC_Ouçut
, uöt32_à
RTC_OuçutPﬁ¨ôy
);

824 
Eº‹Sètus
 
RTC_Cﬂr£CÆibC⁄fig
(
uöt32_t
 
RTC_CÆibSign
, uöt32_à
VÆue
);

825 
Eº‹Sètus
 
RTC_Cﬂr£CÆibCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

826 
RTC_CÆibOuçutCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

827 
RTC_CÆibOuçutC⁄fig
(
uöt32_t
 
RTC_CÆibOuçut
);

828 
Eº‹Sètus
 
RTC_SmoŸhCÆibC⁄fig
(
uöt32_t
 
RTC_SmoŸhCÆibPîiod
,

829 
uöt32_t
 
RTC_SmoŸhCÆibPlusPul£s
,

830 
uöt32_t
 
RTC_SmouthCÆibMöusPul£sVÆue
);

833 
RTC_TimeSèmpCmd
(
uöt32_t
 
RTC_TimeSèmpEdge
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

834 
RTC_GëTimeSèmp
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_SèmpTimeSåu˘
,

835 
RTC_D©eTy≥Def
* 
RTC_SèmpD©eSåu˘
);

836 
uöt32_t
 
RTC_GëTimeSèmpSubSec⁄d
();

839 
RTC_Tam≥rTriggîC⁄fig
(
uöt32_t
 
RTC_Tam≥r
, uöt32_à
RTC_Tam≥rTriggî
);

840 
RTC_Tam≥rCmd
(
uöt32_t
 
RTC_Tam≥r
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

841 
RTC_Tam≥rFûãrC⁄fig
(
uöt32_t
 
RTC_Tam≥rFûãr
);

842 
RTC_Tam≥rSam∂ögFªqC⁄fig
(
uöt32_t
 
RTC_Tam≥rSam∂ögFªq
);

843 
RTC_Tam≥rPösPªch¨geDuøti⁄
(
uöt32_t
 
RTC_Tam≥rPªch¨geDuøti⁄
);

844 
RTC_TimeSèmpOnTam≥rDëe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

845 
RTC_Tam≥rPuŒUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

848 
RTC_WrôeBackupRegi°î
(
uöt32_t
 
RTC_BKP_DR
, uöt32_à
D©a
);

849 
uöt32_t
 
RTC_RódBackupRegi°î
(uöt32_à
RTC_BKP_DR
);

853 
RTC_Tam≥rPöSñe˘i⁄
(
uöt32_t
 
RTC_Tam≥rPö
);

854 
RTC_TimeSèmpPöSñe˘i⁄
(
uöt32_t
 
RTC_TimeSèmpPö
);

855 
RTC_OuçutTy≥C⁄fig
(
uöt32_t
 
RTC_OuçutTy≥
);

858 
Eº‹Sètus
 
RTC_SynchroShi·C⁄fig
(
uöt32_t
 
RTC_Shi·Add1S
, uöt32_à
RTC_Shi·SubFS
);

861 
RTC_ITC⁄fig
(
uöt32_t
 
RTC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

862 
FœgSètus
 
RTC_GëFœgSètus
(
uöt32_t
 
RTC_FLAG
);

863 
RTC_CÀ¨Fœg
(
uöt32_t
 
RTC_FLAG
);

864 
ITSètus
 
RTC_GëITSètus
(
uöt32_t
 
RTC_IT
);

865 
RTC_CÀ¨ITPídögBô
(
uöt32_t
 
RTC_IT
);

867 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_sdio.h

30 #i‚de‡
__STM32F4xx_SDIO_H


31 
	#__STM32F4xx_SDIO_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

52 
uöt32_t
 
SDIO_ClockEdge
;

55 
uöt32_t
 
SDIO_ClockBy∑ss
;

59 
uöt32_t
 
SDIO_ClockPowîSave
;

63 
uöt32_t
 
SDIO_BusWide
;

66 
uöt32_t
 
SDIO_H¨dw¨eFlowC⁄åﬁ
;

69 
uöt8_t
 
SDIO_ClockDiv
;

72 } 
	tSDIO_InôTy≥Def
;

76 
uöt32_t
 
SDIO_Argumít
;

81 
uöt32_t
 
SDIO_CmdIndex
;

83 
uöt32_t
 
SDIO_Re•⁄£
;

86 
uöt32_t
 
SDIO_Waô
;

89 
uöt32_t
 
SDIO_CPSM
;

92 } 
	tSDIO_CmdInôTy≥Def
;

96 
uöt32_t
 
SDIO_D©aTimeOut
;

98 
uöt32_t
 
SDIO_D©aLígth
;

100 
uöt32_t
 
SDIO_D©aBlockSize
;

103 
uöt32_t
 
SDIO_Tøns„rDú
;

107 
uöt32_t
 
SDIO_Tøns„rMode
;

110 
uöt32_t
 
SDIO_DPSM
;

113 } 
	tSDIO_D©aInôTy≥Def
;

126 
	#SDIO_ClockEdge_Risög
 ((
uöt32_t
)0x00000000)

	)

127 
	#SDIO_ClockEdge_FÆlög
 ((
uöt32_t
)0x00002000)

	)

128 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
Ë(((EDGEË=
SDIO_ClockEdge_Risög
) || \

129 ((
EDGE
Ë=
SDIO_ClockEdge_FÆlög
))

	)

138 
	#SDIO_ClockBy∑ss_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

139 
	#SDIO_ClockBy∑ss_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

140 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
Ë(((BYPASSË=
SDIO_ClockBy∑ss_DißbÀ
) || \

141 ((
BYPASS
Ë=
SDIO_ClockBy∑ss_E«bÀ
))

	)

150 
	#SDIO_ClockPowîSave_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

151 
	#SDIO_ClockPowîSave_E«bÀ
 ((
uöt32_t
)0x00000200)

	)

152 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
Ë(((SAVEË=
SDIO_ClockPowîSave_DißbÀ
) || \

153 ((
SAVE
Ë=
SDIO_ClockPowîSave_E«bÀ
))

	)

162 
	#SDIO_BusWide_1b
 ((
uöt32_t
)0x00000000)

	)

163 
	#SDIO_BusWide_4b
 ((
uöt32_t
)0x00000800)

	)

164 
	#SDIO_BusWide_8b
 ((
uöt32_t
)0x00001000)

	)

165 
	#IS_SDIO_BUS_WIDE
(
WIDE
Ë(((WIDEË=
SDIO_BusWide_1b
Ë|| ((WIDEË=
SDIO_BusWide_4b
) || \

166 ((
WIDE
Ë=
SDIO_BusWide_8b
))

	)

176 
	#SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

177 
	#SDIO_H¨dw¨eFlowC⁄åﬁ_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

178 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
Ë(((CONTROLË=
SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
) || \

179 ((
CONTROL
Ë=
SDIO_H¨dw¨eFlowC⁄åﬁ_E«bÀ
))

	)

188 
	#SDIO_PowîSèã_OFF
 ((
uöt32_t
)0x00000000)

	)

189 
	#SDIO_PowîSèã_ON
 ((
uöt32_t
)0x00000003)

	)

190 
	#IS_SDIO_POWER_STATE
(
STATE
Ë(((STATEË=
SDIO_PowîSèã_OFF
Ë|| ((STATEË=
SDIO_PowîSèã_ON
))

	)

200 
	#SDIO_IT_CCRCFAIL
 ((
uöt32_t
)0x00000001)

	)

201 
	#SDIO_IT_DCRCFAIL
 ((
uöt32_t
)0x00000002)

	)

202 
	#SDIO_IT_CTIMEOUT
 ((
uöt32_t
)0x00000004)

	)

203 
	#SDIO_IT_DTIMEOUT
 ((
uöt32_t
)0x00000008)

	)

204 
	#SDIO_IT_TXUNDERR
 ((
uöt32_t
)0x00000010)

	)

205 
	#SDIO_IT_RXOVERR
 ((
uöt32_t
)0x00000020)

	)

206 
	#SDIO_IT_CMDREND
 ((
uöt32_t
)0x00000040)

	)

207 
	#SDIO_IT_CMDSENT
 ((
uöt32_t
)0x00000080)

	)

208 
	#SDIO_IT_DATAEND
 ((
uöt32_t
)0x00000100)

	)

209 
	#SDIO_IT_STBITERR
 ((
uöt32_t
)0x00000200)

	)

210 
	#SDIO_IT_DBCKEND
 ((
uöt32_t
)0x00000400)

	)

211 
	#SDIO_IT_CMDACT
 ((
uöt32_t
)0x00000800)

	)

212 
	#SDIO_IT_TXACT
 ((
uöt32_t
)0x00001000)

	)

213 
	#SDIO_IT_RXACT
 ((
uöt32_t
)0x00002000)

	)

214 
	#SDIO_IT_TXFIFOHE
 ((
uöt32_t
)0x00004000)

	)

215 
	#SDIO_IT_RXFIFOHF
 ((
uöt32_t
)0x00008000)

	)

216 
	#SDIO_IT_TXFIFOF
 ((
uöt32_t
)0x00010000)

	)

217 
	#SDIO_IT_RXFIFOF
 ((
uöt32_t
)0x00020000)

	)

218 
	#SDIO_IT_TXFIFOE
 ((
uöt32_t
)0x00040000)

	)

219 
	#SDIO_IT_RXFIFOE
 ((
uöt32_t
)0x00080000)

	)

220 
	#SDIO_IT_TXDAVL
 ((
uöt32_t
)0x00100000)

	)

221 
	#SDIO_IT_RXDAVL
 ((
uöt32_t
)0x00200000)

	)

222 
	#SDIO_IT_SDIOIT
 ((
uöt32_t
)0x00400000)

	)

223 
	#SDIO_IT_CEATAEND
 ((
uöt32_t
)0x00800000)

	)

224 
	#IS_SDIO_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFF000000Ë=0x00Ë&& ((ITË!(uöt32_t)0x00))

	)

233 
	#IS_SDIO_CMD_INDEX
(
INDEX
Ë((INDEXË< 0x40)

	)

242 
	#SDIO_Re•⁄£_No
 ((
uöt32_t
)0x00000000)

	)

243 
	#SDIO_Re•⁄£_Sh‹t
 ((
uöt32_t
)0x00000040)

	)

244 
	#SDIO_Re•⁄£_L⁄g
 ((
uöt32_t
)0x000000C0)

	)

245 
	#IS_SDIO_RESPONSE
(
RESPONSE
Ë(((RESPONSEË=
SDIO_Re•⁄£_No
) || \

246 ((
RESPONSE
Ë=
SDIO_Re•⁄£_Sh‹t
) || \

247 ((
RESPONSE
Ë=
SDIO_Re•⁄£_L⁄g
))

	)

256 
	#SDIO_Waô_No
 ((
uöt32_t
)0x00000000Ë

	)

257 
	#SDIO_Waô_IT
 ((
uöt32_t
)0x00000100Ë

	)

258 
	#SDIO_Waô_Píd
 ((
uöt32_t
)0x00000200Ë

	)

259 
	#IS_SDIO_WAIT
(
WAIT
Ë(((WAITË=
SDIO_Waô_No
Ë|| ((WAITË=
SDIO_Waô_IT
) || \

260 ((
WAIT
Ë=
SDIO_Waô_Píd
))

	)

269 
	#SDIO_CPSM_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

270 
	#SDIO_CPSM_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

271 
	#IS_SDIO_CPSM
(
CPSM
Ë(((CPSMË=
SDIO_CPSM_E«bÀ
Ë|| ((CPSMË=
SDIO_CPSM_DißbÀ
))

	)

280 
	#SDIO_RESP1
 ((
uöt32_t
)0x00000000)

	)

281 
	#SDIO_RESP2
 ((
uöt32_t
)0x00000004)

	)

282 
	#SDIO_RESP3
 ((
uöt32_t
)0x00000008)

	)

283 
	#SDIO_RESP4
 ((
uöt32_t
)0x0000000C)

	)

284 
	#IS_SDIO_RESP
(
RESP
Ë(((RESPË=
SDIO_RESP1
Ë|| ((RESPË=
SDIO_RESP2
) || \

285 ((
RESP
Ë=
SDIO_RESP3
Ë|| ((RESPË=
SDIO_RESP4
))

	)

294 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
Ë((LENGTHË<0x01FFFFFF)

	)

303 
	#SDIO_D©aBlockSize_1b
 ((
uöt32_t
)0x00000000)

	)

304 
	#SDIO_D©aBlockSize_2b
 ((
uöt32_t
)0x00000010)

	)

305 
	#SDIO_D©aBlockSize_4b
 ((
uöt32_t
)0x00000020)

	)

306 
	#SDIO_D©aBlockSize_8b
 ((
uöt32_t
)0x00000030)

	)

307 
	#SDIO_D©aBlockSize_16b
 ((
uöt32_t
)0x00000040)

	)

308 
	#SDIO_D©aBlockSize_32b
 ((
uöt32_t
)0x00000050)

	)

309 
	#SDIO_D©aBlockSize_64b
 ((
uöt32_t
)0x00000060)

	)

310 
	#SDIO_D©aBlockSize_128b
 ((
uöt32_t
)0x00000070)

	)

311 
	#SDIO_D©aBlockSize_256b
 ((
uöt32_t
)0x00000080)

	)

312 
	#SDIO_D©aBlockSize_512b
 ((
uöt32_t
)0x00000090)

	)

313 
	#SDIO_D©aBlockSize_1024b
 ((
uöt32_t
)0x000000A0)

	)

314 
	#SDIO_D©aBlockSize_2048b
 ((
uöt32_t
)0x000000B0)

	)

315 
	#SDIO_D©aBlockSize_4096b
 ((
uöt32_t
)0x000000C0)

	)

316 
	#SDIO_D©aBlockSize_8192b
 ((
uöt32_t
)0x000000D0)

	)

317 
	#SDIO_D©aBlockSize_16384b
 ((
uöt32_t
)0x000000E0)

	)

318 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
Ë(((SIZEË=
SDIO_D©aBlockSize_1b
) || \

319 ((
SIZE
Ë=
SDIO_D©aBlockSize_2b
) || \

320 ((
SIZE
Ë=
SDIO_D©aBlockSize_4b
) || \

321 ((
SIZE
Ë=
SDIO_D©aBlockSize_8b
) || \

322 ((
SIZE
Ë=
SDIO_D©aBlockSize_16b
) || \

323 ((
SIZE
Ë=
SDIO_D©aBlockSize_32b
) || \

324 ((
SIZE
Ë=
SDIO_D©aBlockSize_64b
) || \

325 ((
SIZE
Ë=
SDIO_D©aBlockSize_128b
) || \

326 ((
SIZE
Ë=
SDIO_D©aBlockSize_256b
) || \

327 ((
SIZE
Ë=
SDIO_D©aBlockSize_512b
) || \

328 ((
SIZE
Ë=
SDIO_D©aBlockSize_1024b
) || \

329 ((
SIZE
Ë=
SDIO_D©aBlockSize_2048b
) || \

330 ((
SIZE
Ë=
SDIO_D©aBlockSize_4096b
) || \

331 ((
SIZE
Ë=
SDIO_D©aBlockSize_8192b
) || \

332 ((
SIZE
Ë=
SDIO_D©aBlockSize_16384b
))

	)

341 
	#SDIO_Tøns„rDú_ToC¨d
 ((
uöt32_t
)0x00000000)

	)

342 
	#SDIO_Tøns„rDú_ToSDIO
 ((
uöt32_t
)0x00000002)

	)

343 
	#IS_SDIO_TRANSFER_DIR
(
DIR
Ë(((DIRË=
SDIO_Tøns„rDú_ToC¨d
) || \

344 ((
DIR
Ë=
SDIO_Tøns„rDú_ToSDIO
))

	)

353 
	#SDIO_Tøns„rMode_Block
 ((
uöt32_t
)0x00000000)

	)

354 
	#SDIO_Tøns„rMode_Såóm
 ((
uöt32_t
)0x00000004)

	)

355 
	#IS_SDIO_TRANSFER_MODE
(
MODE
Ë(((MODEË=
SDIO_Tøns„rMode_Såóm
) || \

356 ((
MODE
Ë=
SDIO_Tøns„rMode_Block
))

	)

365 
	#SDIO_DPSM_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

366 
	#SDIO_DPSM_E«bÀ
 ((
uöt32_t
)0x00000001)

	)

367 
	#IS_SDIO_DPSM
(
DPSM
Ë(((DPSMË=
SDIO_DPSM_E«bÀ
Ë|| ((DPSMË=
SDIO_DPSM_DißbÀ
))

	)

376 
	#SDIO_FLAG_CCRCFAIL
 ((
uöt32_t
)0x00000001)

	)

377 
	#SDIO_FLAG_DCRCFAIL
 ((
uöt32_t
)0x00000002)

	)

378 
	#SDIO_FLAG_CTIMEOUT
 ((
uöt32_t
)0x00000004)

	)

379 
	#SDIO_FLAG_DTIMEOUT
 ((
uöt32_t
)0x00000008)

	)

380 
	#SDIO_FLAG_TXUNDERR
 ((
uöt32_t
)0x00000010)

	)

381 
	#SDIO_FLAG_RXOVERR
 ((
uöt32_t
)0x00000020)

	)

382 
	#SDIO_FLAG_CMDREND
 ((
uöt32_t
)0x00000040)

	)

383 
	#SDIO_FLAG_CMDSENT
 ((
uöt32_t
)0x00000080)

	)

384 
	#SDIO_FLAG_DATAEND
 ((
uöt32_t
)0x00000100)

	)

385 
	#SDIO_FLAG_STBITERR
 ((
uöt32_t
)0x00000200)

	)

386 
	#SDIO_FLAG_DBCKEND
 ((
uöt32_t
)0x00000400)

	)

387 
	#SDIO_FLAG_CMDACT
 ((
uöt32_t
)0x00000800)

	)

388 
	#SDIO_FLAG_TXACT
 ((
uöt32_t
)0x00001000)

	)

389 
	#SDIO_FLAG_RXACT
 ((
uöt32_t
)0x00002000)

	)

390 
	#SDIO_FLAG_TXFIFOHE
 ((
uöt32_t
)0x00004000)

	)

391 
	#SDIO_FLAG_RXFIFOHF
 ((
uöt32_t
)0x00008000)

	)

392 
	#SDIO_FLAG_TXFIFOF
 ((
uöt32_t
)0x00010000)

	)

393 
	#SDIO_FLAG_RXFIFOF
 ((
uöt32_t
)0x00020000)

	)

394 
	#SDIO_FLAG_TXFIFOE
 ((
uöt32_t
)0x00040000)

	)

395 
	#SDIO_FLAG_RXFIFOE
 ((
uöt32_t
)0x00080000)

	)

396 
	#SDIO_FLAG_TXDAVL
 ((
uöt32_t
)0x00100000)

	)

397 
	#SDIO_FLAG_RXDAVL
 ((
uöt32_t
)0x00200000)

	)

398 
	#SDIO_FLAG_SDIOIT
 ((
uöt32_t
)0x00400000)

	)

399 
	#SDIO_FLAG_CEATAEND
 ((
uöt32_t
)0x00800000)

	)

400 
	#IS_SDIO_FLAG
(
FLAG
Ë(((FLAGË=
SDIO_FLAG_CCRCFAIL
) || \

401 ((
FLAG
Ë=
SDIO_FLAG_DCRCFAIL
) || \

402 ((
FLAG
Ë=
SDIO_FLAG_CTIMEOUT
) || \

403 ((
FLAG
Ë=
SDIO_FLAG_DTIMEOUT
) || \

404 ((
FLAG
Ë=
SDIO_FLAG_TXUNDERR
) || \

405 ((
FLAG
Ë=
SDIO_FLAG_RXOVERR
) || \

406 ((
FLAG
Ë=
SDIO_FLAG_CMDREND
) || \

407 ((
FLAG
Ë=
SDIO_FLAG_CMDSENT
) || \

408 ((
FLAG
Ë=
SDIO_FLAG_DATAEND
) || \

409 ((
FLAG
Ë=
SDIO_FLAG_STBITERR
) || \

410 ((
FLAG
Ë=
SDIO_FLAG_DBCKEND
) || \

411 ((
FLAG
Ë=
SDIO_FLAG_CMDACT
) || \

412 ((
FLAG
Ë=
SDIO_FLAG_TXACT
) || \

413 ((
FLAG
Ë=
SDIO_FLAG_RXACT
) || \

414 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOHE
) || \

415 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOHF
) || \

416 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOF
) || \

417 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOF
) || \

418 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOE
) || \

419 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOE
) || \

420 ((
FLAG
Ë=
SDIO_FLAG_TXDAVL
) || \

421 ((
FLAG
Ë=
SDIO_FLAG_RXDAVL
) || \

422 ((
FLAG
Ë=
SDIO_FLAG_SDIOIT
) || \

423 ((
FLAG
Ë=
SDIO_FLAG_CEATAEND
))

	)

425 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFF3FF800Ë=0x00Ë&& ((FLAGË!(uöt32_t)0x00))

	)

427 
	#IS_SDIO_GET_IT
(
IT
Ë(((ITË=
SDIO_IT_CCRCFAIL
) || \

428 ((
IT
Ë=
SDIO_IT_DCRCFAIL
) || \

429 ((
IT
Ë=
SDIO_IT_CTIMEOUT
) || \

430 ((
IT
Ë=
SDIO_IT_DTIMEOUT
) || \

431 ((
IT
Ë=
SDIO_IT_TXUNDERR
) || \

432 ((
IT
Ë=
SDIO_IT_RXOVERR
) || \

433 ((
IT
Ë=
SDIO_IT_CMDREND
) || \

434 ((
IT
Ë=
SDIO_IT_CMDSENT
) || \

435 ((
IT
Ë=
SDIO_IT_DATAEND
) || \

436 ((
IT
Ë=
SDIO_IT_STBITERR
) || \

437 ((
IT
Ë=
SDIO_IT_DBCKEND
) || \

438 ((
IT
Ë=
SDIO_IT_CMDACT
) || \

439 ((
IT
Ë=
SDIO_IT_TXACT
) || \

440 ((
IT
Ë=
SDIO_IT_RXACT
) || \

441 ((
IT
Ë=
SDIO_IT_TXFIFOHE
) || \

442 ((
IT
Ë=
SDIO_IT_RXFIFOHF
) || \

443 ((
IT
Ë=
SDIO_IT_TXFIFOF
) || \

444 ((
IT
Ë=
SDIO_IT_RXFIFOF
) || \

445 ((
IT
Ë=
SDIO_IT_TXFIFOE
) || \

446 ((
IT
Ë=
SDIO_IT_RXFIFOE
) || \

447 ((
IT
Ë=
SDIO_IT_TXDAVL
) || \

448 ((
IT
Ë=
SDIO_IT_RXDAVL
) || \

449 ((
IT
Ë=
SDIO_IT_SDIOIT
) || \

450 ((
IT
Ë=
SDIO_IT_CEATAEND
))

	)

452 
	#IS_SDIO_CLEAR_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFF3FF800Ë=0x00Ë&& ((ITË!(uöt32_t)0x00))

	)

462 
	#SDIO_RódWaôMode_CLK
 ((
uöt32_t
)0x00000000)

	)

463 
	#SDIO_RódWaôMode_DATA2
 ((
uöt32_t
)0x00000001)

	)

464 
	#IS_SDIO_READWAIT_MODE
(
MODE
Ë(((MODEË=
SDIO_RódWaôMode_CLK
) || \

465 ((
MODE
Ë=
SDIO_RódWaôMode_DATA2
))

	)

477 
SDIO_DeInô
();

480 
SDIO_Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
);

481 
SDIO_Såu˘Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
);

482 
SDIO_ClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

483 
SDIO_SëPowîSèã
(
uöt32_t
 
SDIO_PowîSèã
);

484 
uöt32_t
 
SDIO_GëPowîSèã
();

487 
SDIO_SídComm™d
(
SDIO_CmdInôTy≥Def
 *
SDIO_CmdInôSåu˘
);

488 
SDIO_CmdSåu˘Inô
(
SDIO_CmdInôTy≥Def
* 
SDIO_CmdInôSåu˘
);

489 
uöt8_t
 
SDIO_GëComm™dRe•⁄£
();

490 
uöt32_t
 
SDIO_GëRe•⁄£
(uöt32_à
SDIO_RESP
);

493 
SDIO_D©aC⁄fig
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
);

494 
SDIO_D©aSåu˘Inô
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
);

495 
uöt32_t
 
SDIO_GëD©aCou¡î
();

496 
uöt32_t
 
SDIO_RódD©a
();

497 
SDIO_WrôeD©a
(
uöt32_t
 
D©a
);

498 
uöt32_t
 
SDIO_GëFIFOCou¡
();

501 
SDIO_SèπSDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

502 
SDIO_St›SDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

503 
SDIO_SëSDIORódWaôMode
(
uöt32_t
 
SDIO_RódWaôMode
);

504 
SDIO_SëSDIOO≥øti⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
);

505 
SDIO_SídSDIOSu•ídCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

508 
SDIO_Comm™dCom∂ëi⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

509 
SDIO_CEATAITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

510 
SDIO_SídCEATACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

513 
SDIO_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

516 
SDIO_ITC⁄fig
(
uöt32_t
 
SDIO_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

517 
FœgSètus
 
SDIO_GëFœgSètus
(
uöt32_t
 
SDIO_FLAG
);

518 
SDIO_CÀ¨Fœg
(
uöt32_t
 
SDIO_FLAG
);

519 
ITSètus
 
SDIO_GëITSètus
(
uöt32_t
 
SDIO_IT
);

520 
SDIO_CÀ¨ITPídögBô
(
uöt32_t
 
SDIO_IT
);

522 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_spi.h

30 #i‚de‡
__STM32F4xx_SPI_H


31 
	#__STM32F4xx_SPI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt16_t
 
SPI_Dúe˘i⁄
;

59 
uöt16_t
 
SPI_Mode
;

62 
uöt16_t
 
SPI_D©aSize
;

65 
uöt16_t
 
SPI_CPOL
;

68 
uöt16_t
 
SPI_CPHA
;

71 
uöt16_t
 
SPI_NSS
;

75 
uöt16_t
 
SPI_BaudR©ePªsˇÀr
;

81 
uöt16_t
 
SPI_Fú°Bô
;

84 
uöt16_t
 
SPI_CRCPﬁynomül
;

85 }
	tSPI_InôTy≥Def
;

94 
uöt16_t
 
I2S_Mode
;

97 
uöt16_t
 
I2S_Sènd¨d
;

100 
uöt16_t
 
I2S_D©aF‹m©
;

103 
uöt16_t
 
I2S_MCLKOuçut
;

106 
uöt32_t
 
I2S_AudioFªq
;

109 
uöt16_t
 
I2S_CPOL
;

111 }
	tI2S_InôTy≥Def
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPI1
) || \

120 ((
PERIPH
Ë=
SPI2
) || \

121 ((
PERIPH
Ë=
SPI3
))

	)

123 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
Ë(((PERIPHË=
SPI1
) || \

124 ((
PERIPH
Ë=
SPI2
) || \

125 ((
PERIPH
Ë=
SPI3
) || \

126 ((
PERIPH
Ë=
I2S2ext
) || \

127 ((
PERIPH
Ë=
I2S3ext
))

	)

129 
	#IS_SPI_23_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPI2
) || \

130 ((
PERIPH
Ë=
SPI3
))

	)

132 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
Ë(((PERIPHË=
SPI2
) || \

133 ((
PERIPH
Ë=
SPI3
) || \

134 ((
PERIPH
Ë=
I2S2ext
) || \

135 ((
PERIPH
Ë=
I2S3ext
))

	)

137 
	#IS_I2S_EXT_PERIPH
(
PERIPH
Ë(((PERIPHË=
I2S2ext
) || \

138 ((
PERIPH
Ë=
I2S3ext
))

	)

145 
	#SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
 ((
uöt16_t
)0x0000)

	)

146 
	#SPI_Dúe˘i⁄_2Löes_RxO∆y
 ((
uöt16_t
)0x0400)

	)

147 
	#SPI_Dúe˘i⁄_1Löe_Rx
 ((
uöt16_t
)0x8000)

	)

148 
	#SPI_Dúe˘i⁄_1Löe_Tx
 ((
uöt16_t
)0xC000)

	)

149 
	#IS_SPI_DIRECTION_MODE
(
MODE
Ë(((MODEË=
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
) || \

150 ((
MODE
Ë=
SPI_Dúe˘i⁄_2Löes_RxO∆y
) || \

151 ((
MODE
Ë=
SPI_Dúe˘i⁄_1Löe_Rx
) || \

152 ((
MODE
Ë=
SPI_Dúe˘i⁄_1Löe_Tx
))

	)

161 
	#SPI_Mode_Ma°î
 ((
uöt16_t
)0x0104)

	)

162 
	#SPI_Mode_Sœve
 ((
uöt16_t
)0x0000)

	)

163 
	#IS_SPI_MODE
(
MODE
Ë(((MODEË=
SPI_Mode_Ma°î
) || \

164 ((
MODE
Ë=
SPI_Mode_Sœve
))

	)

173 
	#SPI_D©aSize_16b
 ((
uöt16_t
)0x0800)

	)

174 
	#SPI_D©aSize_8b
 ((
uöt16_t
)0x0000)

	)

175 
	#IS_SPI_DATASIZE
(
DATASIZE
Ë(((DATASIZEË=
SPI_D©aSize_16b
) || \

176 ((
DATASIZE
Ë=
SPI_D©aSize_8b
))

	)

185 
	#SPI_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

186 
	#SPI_CPOL_High
 ((
uöt16_t
)0x0002)

	)

187 
	#IS_SPI_CPOL
(
CPOL
Ë(((CPOLË=
SPI_CPOL_Low
) || \

188 ((
CPOL
Ë=
SPI_CPOL_High
))

	)

197 
	#SPI_CPHA_1Edge
 ((
uöt16_t
)0x0000)

	)

198 
	#SPI_CPHA_2Edge
 ((
uöt16_t
)0x0001)

	)

199 
	#IS_SPI_CPHA
(
CPHA
Ë(((CPHAË=
SPI_CPHA_1Edge
) || \

200 ((
CPHA
Ë=
SPI_CPHA_2Edge
))

	)

209 
	#SPI_NSS_So·
 ((
uöt16_t
)0x0200)

	)

210 
	#SPI_NSS_H¨d
 ((
uöt16_t
)0x0000)

	)

211 
	#IS_SPI_NSS
(
NSS
Ë(((NSSË=
SPI_NSS_So·
) || \

212 ((
NSS
Ë=
SPI_NSS_H¨d
))

	)

221 
	#SPI_BaudR©ePªsˇÀr_2
 ((
uöt16_t
)0x0000)

	)

222 
	#SPI_BaudR©ePªsˇÀr_4
 ((
uöt16_t
)0x0008)

	)

223 
	#SPI_BaudR©ePªsˇÀr_8
 ((
uöt16_t
)0x0010)

	)

224 
	#SPI_BaudR©ePªsˇÀr_16
 ((
uöt16_t
)0x0018)

	)

225 
	#SPI_BaudR©ePªsˇÀr_32
 ((
uöt16_t
)0x0020)

	)

226 
	#SPI_BaudR©ePªsˇÀr_64
 ((
uöt16_t
)0x0028)

	)

227 
	#SPI_BaudR©ePªsˇÀr_128
 ((
uöt16_t
)0x0030)

	)

228 
	#SPI_BaudR©ePªsˇÀr_256
 ((
uöt16_t
)0x0038)

	)

229 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
SPI_BaudR©ePªsˇÀr_2
) || \

230 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_4
) || \

231 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_8
) || \

232 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_16
) || \

233 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_32
) || \

234 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_64
) || \

235 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_128
) || \

236 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_256
))

	)

245 
	#SPI_Fú°Bô_MSB
 ((
uöt16_t
)0x0000)

	)

246 
	#SPI_Fú°Bô_LSB
 ((
uöt16_t
)0x0080)

	)

247 
	#IS_SPI_FIRST_BIT
(
BIT
Ë(((BITË=
SPI_Fú°Bô_MSB
) || \

248 ((
BIT
Ë=
SPI_Fú°Bô_LSB
))

	)

257 
	#I2S_Mode_SœveTx
 ((
uöt16_t
)0x0000)

	)

258 
	#I2S_Mode_SœveRx
 ((
uöt16_t
)0x0100)

	)

259 
	#I2S_Mode_Ma°îTx
 ((
uöt16_t
)0x0200)

	)

260 
	#I2S_Mode_Ma°îRx
 ((
uöt16_t
)0x0300)

	)

261 
	#IS_I2S_MODE
(
MODE
Ë(((MODEË=
I2S_Mode_SœveTx
) || \

262 ((
MODE
Ë=
I2S_Mode_SœveRx
) || \

263 ((
MODE
Ë=
I2S_Mode_Ma°îTx
)|| \

264 ((
MODE
Ë=
I2S_Mode_Ma°îRx
))

	)

274 
	#I2S_Sènd¨d_Phûlùs
 ((
uöt16_t
)0x0000)

	)

275 
	#I2S_Sènd¨d_MSB
 ((
uöt16_t
)0x0010)

	)

276 
	#I2S_Sènd¨d_LSB
 ((
uöt16_t
)0x0020)

	)

277 
	#I2S_Sènd¨d_PCMSh‹t
 ((
uöt16_t
)0x0030)

	)

278 
	#I2S_Sènd¨d_PCML⁄g
 ((
uöt16_t
)0x00B0)

	)

279 
	#IS_I2S_STANDARD
(
STANDARD
Ë(((STANDARDË=
I2S_Sènd¨d_Phûlùs
) || \

280 ((
STANDARD
Ë=
I2S_Sènd¨d_MSB
) || \

281 ((
STANDARD
Ë=
I2S_Sènd¨d_LSB
) || \

282 ((
STANDARD
Ë=
I2S_Sènd¨d_PCMSh‹t
) || \

283 ((
STANDARD
Ë=
I2S_Sènd¨d_PCML⁄g
))

	)

292 
	#I2S_D©aF‹m©_16b
 ((
uöt16_t
)0x0000)

	)

293 
	#I2S_D©aF‹m©_16bexãnded
 ((
uöt16_t
)0x0001)

	)

294 
	#I2S_D©aF‹m©_24b
 ((
uöt16_t
)0x0003)

	)

295 
	#I2S_D©aF‹m©_32b
 ((
uöt16_t
)0x0005)

	)

296 
	#IS_I2S_DATA_FORMAT
(
FORMAT
Ë(((FORMATË=
I2S_D©aF‹m©_16b
) || \

297 ((
FORMAT
Ë=
I2S_D©aF‹m©_16bexãnded
) || \

298 ((
FORMAT
Ë=
I2S_D©aF‹m©_24b
) || \

299 ((
FORMAT
Ë=
I2S_D©aF‹m©_32b
))

	)

308 
	#I2S_MCLKOuçut_E«bÀ
 ((
uöt16_t
)0x0200)

	)

309 
	#I2S_MCLKOuçut_DißbÀ
 ((
uöt16_t
)0x0000)

	)

310 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
I2S_MCLKOuçut_E«bÀ
) || \

311 ((
OUTPUT
Ë=
I2S_MCLKOuçut_DißbÀ
))

	)

320 
	#I2S_AudioFªq_192k
 ((
uöt32_t
)192000)

	)

321 
	#I2S_AudioFªq_96k
 ((
uöt32_t
)96000)

	)

322 
	#I2S_AudioFªq_48k
 ((
uöt32_t
)48000)

	)

323 
	#I2S_AudioFªq_44k
 ((
uöt32_t
)44100)

	)

324 
	#I2S_AudioFªq_32k
 ((
uöt32_t
)32000)

	)

325 
	#I2S_AudioFªq_22k
 ((
uöt32_t
)22050)

	)

326 
	#I2S_AudioFªq_16k
 ((
uöt32_t
)16000)

	)

327 
	#I2S_AudioFªq_11k
 ((
uöt32_t
)11025)

	)

328 
	#I2S_AudioFªq_8k
 ((
uöt32_t
)8000)

	)

329 
	#I2S_AudioFªq_DeÁu…
 ((
uöt32_t
)2)

	)

331 
	#IS_I2S_AUDIO_FREQ
(
FREQ
Ë((((FREQË>
I2S_AudioFªq_8k
) && \

332 ((
FREQ
Ë<
I2S_AudioFªq_192k
)) || \

333 ((
FREQ
Ë=
I2S_AudioFªq_DeÁu…
))

	)

342 
	#I2S_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

343 
	#I2S_CPOL_High
 ((
uöt16_t
)0x0008)

	)

344 
	#IS_I2S_CPOL
(
CPOL
Ë(((CPOLË=
I2S_CPOL_Low
) || \

345 ((
CPOL
Ë=
I2S_CPOL_High
))

	)

354 
	#SPI_I2S_DMAReq_Tx
 ((
uöt16_t
)0x0002)

	)

355 
	#SPI_I2S_DMAReq_Rx
 ((
uöt16_t
)0x0001)

	)

356 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt16_t
)0xFFFCË=0x00Ë&& ((DMAREQË!0x00))

	)

365 
	#SPI_NSSI¡î«lSo·_Së
 ((
uöt16_t
)0x0100)

	)

366 
	#SPI_NSSI¡î«lSo·_Re£t
 ((
uöt16_t
)0xFEFF)

	)

367 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
Ë(((INTERNALË=
SPI_NSSI¡î«lSo·_Së
) || \

368 ((
INTERNAL
Ë=
SPI_NSSI¡î«lSo·_Re£t
))

	)

377 
	#SPI_CRC_Tx
 ((
uöt8_t
)0x00)

	)

378 
	#SPI_CRC_Rx
 ((
uöt8_t
)0x01)

	)

379 
	#IS_SPI_CRC
(
CRC
Ë(((CRCË=
SPI_CRC_Tx
Ë|| ((CRCË=
SPI_CRC_Rx
))

	)

388 
	#SPI_Dúe˘i⁄_Rx
 ((
uöt16_t
)0xBFFF)

	)

389 
	#SPI_Dúe˘i⁄_Tx
 ((
uöt16_t
)0x4000)

	)

390 
	#IS_SPI_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
SPI_Dúe˘i⁄_Rx
) || \

391 ((
DIRECTION
Ë=
SPI_Dúe˘i⁄_Tx
))

	)

400 
	#SPI_I2S_IT_TXE
 ((
uöt8_t
)0x71)

	)

401 
	#SPI_I2S_IT_RXNE
 ((
uöt8_t
)0x60)

	)

402 
	#SPI_I2S_IT_ERR
 ((
uöt8_t
)0x50)

	)

403 
	#I2S_IT_UDR
 ((
uöt8_t
)0x53)

	)

404 
	#SPI_I2S_IT_TIFRFE
 ((
uöt8_t
)0x58)

	)

406 
	#IS_SPI_I2S_CONFIG_IT
(
IT
Ë(((ITË=
SPI_I2S_IT_TXE
) || \

407 ((
IT
Ë=
SPI_I2S_IT_RXNE
) || \

408 ((
IT
Ë=
SPI_I2S_IT_ERR
))

	)

410 
	#SPI_I2S_IT_OVR
 ((
uöt8_t
)0x56)

	)

411 
	#SPI_IT_MODF
 ((
uöt8_t
)0x55)

	)

412 
	#SPI_IT_CRCERR
 ((
uöt8_t
)0x54)

	)

414 
	#IS_SPI_I2S_CLEAR_IT
(
IT
Ë(((ITË=
SPI_IT_CRCERR
))

	)

416 
	#IS_SPI_I2S_GET_IT
(
IT
Ë(((ITË=
SPI_I2S_IT_RXNE
)|| ((ITË=
SPI_I2S_IT_TXE
) || \

417 ((
IT
Ë=
SPI_IT_CRCERR
Ë|| ((ITË=
SPI_IT_MODF
) || \

418 ((
IT
Ë=
SPI_I2S_IT_OVR
Ë|| ((ITË=
I2S_IT_UDR
) ||\

419 ((
IT
Ë=
SPI_I2S_IT_TIFRFE
))

	)

428 
	#SPI_I2S_FLAG_RXNE
 ((
uöt16_t
)0x0001)

	)

429 
	#SPI_I2S_FLAG_TXE
 ((
uöt16_t
)0x0002)

	)

430 
	#I2S_FLAG_CHSIDE
 ((
uöt16_t
)0x0004)

	)

431 
	#I2S_FLAG_UDR
 ((
uöt16_t
)0x0008)

	)

432 
	#SPI_FLAG_CRCERR
 ((
uöt16_t
)0x0010)

	)

433 
	#SPI_FLAG_MODF
 ((
uöt16_t
)0x0020)

	)

434 
	#SPI_I2S_FLAG_OVR
 ((
uöt16_t
)0x0040)

	)

435 
	#SPI_I2S_FLAG_BSY
 ((
uöt16_t
)0x0080)

	)

436 
	#SPI_I2S_FLAG_TIFRFE
 ((
uöt16_t
)0x0100)

	)

438 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
SPI_FLAG_CRCERR
))

	)

439 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
Ë(((FLAGË=
SPI_I2S_FLAG_BSY
Ë|| ((FLAGË=
SPI_I2S_FLAG_OVR
) || \

440 ((
FLAG
Ë=
SPI_FLAG_MODF
Ë|| ((FLAGË=
SPI_FLAG_CRCERR
) || \

441 ((
FLAG
Ë=
I2S_FLAG_UDR
Ë|| ((FLAGË=
I2S_FLAG_CHSIDE
) || \

442 ((
FLAG
Ë=
SPI_I2S_FLAG_TXE
Ë|| ((FLAGË=
SPI_I2S_FLAG_RXNE
)|| \

443 ((
FLAG
Ë=
SPI_I2S_FLAG_TIFRFE
))

	)

452 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
Ë((POLYNOMIALË>0x1)

	)

461 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

462 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

463 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

464 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

465 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

466 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

467 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

468 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

469 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

470 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

471 
	#SPI_DeInô
 
SPI_I2S_DeInô


	)

472 
	#SPI_ITC⁄fig
 
SPI_I2S_ITC⁄fig


	)

473 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

474 
	#SPI_SídD©a
 
SPI_I2S_SídD©a


	)

475 
	#SPI_Re˚iveD©a
 
SPI_I2S_Re˚iveD©a


	)

476 
	#SPI_GëFœgSètus
 
SPI_I2S_GëFœgSètus


	)

477 
	#SPI_CÀ¨Fœg
 
SPI_I2S_CÀ¨Fœg


	)

478 
	#SPI_GëITSètus
 
SPI_I2S_GëITSètus


	)

479 
	#SPI_CÀ¨ITPídögBô
 
SPI_I2S_CÀ¨ITPídögBô


	)

492 
SPI_I2S_DeInô
(
SPI_Ty≥Def
* 
SPIx
);

495 
SPI_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
SPI_InôTy≥Def
* 
SPI_InôSåu˘
);

496 
I2S_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

497 
SPI_Såu˘Inô
(
SPI_InôTy≥Def
* 
SPI_InôSåu˘
);

498 
I2S_Såu˘Inô
(
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

499 
SPI_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

500 
I2S_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

501 
SPI_D©aSizeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_D©aSize
);

502 
SPI_BiDúe˘i⁄ÆLöeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_Dúe˘i⁄
);

503 
SPI_NSSI¡î«lSo·w¨eC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_NSSI¡î«lSo·
);

504 
SPI_SSOuçutCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

505 
SPI_TIModeCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

507 
I2S_FuŒDu∂exC⁄fig
(
SPI_Ty≥Def
* 
I2Sxext
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

510 
SPI_I2S_SídD©a
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
D©a
);

511 
uöt16_t
 
SPI_I2S_Re˚iveD©a
(
SPI_Ty≥Def
* 
SPIx
);

514 
SPI_CÆcuœãCRC
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

515 
SPI_TønsmôCRC
(
SPI_Ty≥Def
* 
SPIx
);

516 
uöt16_t
 
SPI_GëCRC
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_CRC
);

517 
uöt16_t
 
SPI_GëCRCPﬁynomül
(
SPI_Ty≥Def
* 
SPIx
);

520 
SPI_I2S_DMACmd
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

523 
SPI_I2S_ITC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

524 
FœgSètus
 
SPI_I2S_GëFœgSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
);

525 
SPI_I2S_CÀ¨Fœg
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
);

526 
ITSètus
 
SPI_I2S_GëITSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
);

527 
SPI_I2S_CÀ¨ITPídögBô
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
);

529 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_syscfg.h

30 #i‚de‡
__STM32F4xx_SYSCFG_H


31 
	#__STM32F4xx_SYSCFG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

58 
	#EXTI_P‹tSour˚GPIOA
 ((
uöt8_t
)0x00)

	)

59 
	#EXTI_P‹tSour˚GPIOB
 ((
uöt8_t
)0x01)

	)

60 
	#EXTI_P‹tSour˚GPIOC
 ((
uöt8_t
)0x02)

	)

61 
	#EXTI_P‹tSour˚GPIOD
 ((
uöt8_t
)0x03)

	)

62 
	#EXTI_P‹tSour˚GPIOE
 ((
uöt8_t
)0x04)

	)

63 
	#EXTI_P‹tSour˚GPIOF
 ((
uöt8_t
)0x05)

	)

64 
	#EXTI_P‹tSour˚GPIOG
 ((
uöt8_t
)0x06)

	)

65 
	#EXTI_P‹tSour˚GPIOH
 ((
uöt8_t
)0x07)

	)

66 
	#EXTI_P‹tSour˚GPIOI
 ((
uöt8_t
)0x08)

	)

68 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
Ë(((PORTSOURCEË=
EXTI_P‹tSour˚GPIOA
) || \

69 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOB
) || \

70 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOC
) || \

71 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOD
) || \

72 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOE
) || \

73 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOF
) || \

74 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOG
) || \

75 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOH
) || \

76 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOI
))

	)

85 
	#EXTI_PöSour˚0
 ((
uöt8_t
)0x00)

	)

86 
	#EXTI_PöSour˚1
 ((
uöt8_t
)0x01)

	)

87 
	#EXTI_PöSour˚2
 ((
uöt8_t
)0x02)

	)

88 
	#EXTI_PöSour˚3
 ((
uöt8_t
)0x03)

	)

89 
	#EXTI_PöSour˚4
 ((
uöt8_t
)0x04)

	)

90 
	#EXTI_PöSour˚5
 ((
uöt8_t
)0x05)

	)

91 
	#EXTI_PöSour˚6
 ((
uöt8_t
)0x06)

	)

92 
	#EXTI_PöSour˚7
 ((
uöt8_t
)0x07)

	)

93 
	#EXTI_PöSour˚8
 ((
uöt8_t
)0x08)

	)

94 
	#EXTI_PöSour˚9
 ((
uöt8_t
)0x09)

	)

95 
	#EXTI_PöSour˚10
 ((
uöt8_t
)0x0A)

	)

96 
	#EXTI_PöSour˚11
 ((
uöt8_t
)0x0B)

	)

97 
	#EXTI_PöSour˚12
 ((
uöt8_t
)0x0C)

	)

98 
	#EXTI_PöSour˚13
 ((
uöt8_t
)0x0D)

	)

99 
	#EXTI_PöSour˚14
 ((
uöt8_t
)0x0E)

	)

100 
	#EXTI_PöSour˚15
 ((
uöt8_t
)0x0F)

	)

101 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
Ë(((PINSOURCEË=
EXTI_PöSour˚0
) || \

102 ((
PINSOURCE
Ë=
EXTI_PöSour˚1
) || \

103 ((
PINSOURCE
Ë=
EXTI_PöSour˚2
) || \

104 ((
PINSOURCE
Ë=
EXTI_PöSour˚3
) || \

105 ((
PINSOURCE
Ë=
EXTI_PöSour˚4
) || \

106 ((
PINSOURCE
Ë=
EXTI_PöSour˚5
) || \

107 ((
PINSOURCE
Ë=
EXTI_PöSour˚6
) || \

108 ((
PINSOURCE
Ë=
EXTI_PöSour˚7
) || \

109 ((
PINSOURCE
Ë=
EXTI_PöSour˚8
) || \

110 ((
PINSOURCE
Ë=
EXTI_PöSour˚9
) || \

111 ((
PINSOURCE
Ë=
EXTI_PöSour˚10
) || \

112 ((
PINSOURCE
Ë=
EXTI_PöSour˚11
) || \

113 ((
PINSOURCE
Ë=
EXTI_PöSour˚12
) || \

114 ((
PINSOURCE
Ë=
EXTI_PöSour˚13
) || \

115 ((
PINSOURCE
Ë=
EXTI_PöSour˚14
) || \

116 ((
PINSOURCE
Ë=
EXTI_PöSour˚15
))

	)

125 
	#SYSCFG_Mem‹yRem≠_Fœsh
 ((
uöt8_t
)0x00)

	)

126 
	#SYSCFG_Mem‹yRem≠_Sy°emFœsh
 ((
uöt8_t
)0x01)

	)

127 
	#SYSCFG_Mem‹yRem≠_FSMC
 ((
uöt8_t
)0x02)

	)

128 
	#SYSCFG_Mem‹yRem≠_SRAM
 ((
uöt8_t
)0x03)

	)

130 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
Ë(((REMAPË=
SYSCFG_Mem‹yRem≠_Fœsh
) || \

131 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_Sy°emFœsh
) || \

132 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SRAM
) || \

133 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_FSMC
))

	)

142 
	#SYSCFG_ETH_MedüI¡îÁ˚_MII
 ((
uöt32_t
)0x00000000)

	)

143 
	#SYSCFG_ETH_MedüI¡îÁ˚_RMII
 ((
uöt32_t
)0x00000001)

	)

145 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
Ë(((INTERFACEË=
SYSCFG_ETH_MedüI¡îÁ˚_MII
) || \

146 ((
INTERFACE
Ë=
SYSCFG_ETH_MedüI¡îÁ˚_RMII
))

	)

158 
SYSCFG_DeInô
();

159 
SYSCFG_Mem‹yRem≠C⁄fig
(
uöt8_t
 
SYSCFG_Mem‹yRem≠
);

160 
SYSCFG_EXTILöeC⁄fig
(
uöt8_t
 
EXTI_P‹tSour˚GPIOx
, uöt8_à
EXTI_PöSour˚x
);

161 
SYSCFG_ETH_MedüI¡îÁ˚C⁄fig
(
uöt32_t
 
SYSCFG_ETH_MedüI¡îÁ˚
);

162 
SYSCFG_Com≥nßti⁄CñlCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

163 
FœgSètus
 
SYSCFG_GëCom≥nßti⁄CñlSètus
();

165 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_tim.h

30 #i‚de‡
__STM32F4xx_TIM_H


31 
	#__STM32F4xx_TIM_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

57 
uöt16_t
 
TIM_PªsˇÀr
;

60 
uöt16_t
 
TIM_Cou¡îMode
;

63 
uöt32_t
 
TIM_Pîiod
;

67 
uöt16_t
 
TIM_ClockDivisi⁄
;

70 
uöt8_t
 
TIM_Rïëôi⁄Cou¡î
;

78 } 
	tTIM_TimeBa£InôTy≥Def
;

86 
uöt16_t
 
TIM_OCMode
;

89 
uöt16_t
 
TIM_OuçutSèã
;

92 
uöt16_t
 
TIM_OuçutNSèã
;

96 
uöt32_t
 
TIM_Pul£
;

99 
uöt16_t
 
TIM_OCPﬁ¨ôy
;

102 
uöt16_t
 
TIM_OCNPﬁ¨ôy
;

106 
uöt16_t
 
TIM_OCIdÀSèã
;

110 
uöt16_t
 
TIM_OCNIdÀSèã
;

113 } 
	tTIM_OCInôTy≥Def
;

122 
uöt16_t
 
TIM_Ch™√l
;

125 
uöt16_t
 
TIM_ICPﬁ¨ôy
;

128 
uöt16_t
 
TIM_ICSñe˘i⁄
;

131 
uöt16_t
 
TIM_ICPªsˇÀr
;

134 
uöt16_t
 
TIM_ICFûãr
;

136 } 
	tTIM_ICInôTy≥Def
;

146 
uöt16_t
 
TIM_OSSRSèã
;

149 
uöt16_t
 
TIM_OSSISèã
;

152 
uöt16_t
 
TIM_LOCKLevñ
;

155 
uöt16_t
 
TIM_DódTime
;

159 
uöt16_t
 
TIM_Bªak
;

162 
uöt16_t
 
TIM_BªakPﬁ¨ôy
;

165 
uöt16_t
 
TIM_Autom©icOuçut
;

167 } 
	tTIM_BDTRInôTy≥Def
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

176 ((
PERIPH
Ë=
TIM2
) || \

177 ((
PERIPH
Ë=
TIM3
) || \

178 ((
PERIPH
Ë=
TIM4
) || \

179 ((
PERIPH
Ë=
TIM5
) || \

180 ((
PERIPH
Ë=
TIM6
) || \

181 ((
PERIPH
Ë=
TIM7
) || \

182 ((
PERIPH
Ë=
TIM8
) || \

183 ((
PERIPH
Ë=
TIM9
) || \

184 ((
PERIPH
Ë=
TIM10
) || \

185 ((
PERIPH
Ë=
TIM11
) || \

186 ((
PERIPH
Ë=
TIM12
) || \

187 (((
PERIPH
Ë=
TIM13
) || \

188 ((
PERIPH
Ë=
TIM14
)))

	)

190 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

191 ((
PERIPH
Ë=
TIM2
) || \

192 ((
PERIPH
Ë=
TIM3
) || \

193 ((
PERIPH
Ë=
TIM4
) || \

194 ((
PERIPH
Ë=
TIM5
) || \

195 ((
PERIPH
Ë=
TIM8
) || \

196 ((
PERIPH
Ë=
TIM9
) || \

197 ((
PERIPH
Ë=
TIM10
) || \

198 ((
PERIPH
Ë=
TIM11
) || \

199 ((
PERIPH
Ë=
TIM12
) || \

200 ((
PERIPH
Ë=
TIM13
) || \

201 ((
PERIPH
Ë=
TIM14
))

	)

204 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

205 ((
PERIPH
Ë=
TIM2
) || \

206 ((
PERIPH
Ë=
TIM3
) || \

207 ((
PERIPH
Ë=
TIM4
) || \

208 ((
PERIPH
Ë=
TIM5
) || \

209 ((
PERIPH
Ë=
TIM8
) || \

210 ((
PERIPH
Ë=
TIM9
) || \

211 ((
PERIPH
Ë=
TIM12
))

	)

213 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

214 ((
PERIPH
Ë=
TIM2
) || \

215 ((
PERIPH
Ë=
TIM3
) || \

216 ((
PERIPH
Ë=
TIM4
) || \

217 ((
PERIPH
Ë=
TIM5
) || \

218 ((
PERIPH
Ë=
TIM8
))

	)

220 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

221 ((
PERIPH
Ë=
TIM8
))

	)

223 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

224 ((
PERIPH
Ë=
TIM2
) || \

225 ((
PERIPH
Ë=
TIM3
) || \

226 ((
PERIPH
Ë=
TIM4
) || \

227 ((
PERIPH
Ë=
TIM5
) || \

228 ((
PERIPH
Ë=
TIM6
) || \

229 ((
PERIPH
Ë=
TIM7
) || \

230 ((
PERIPH
Ë=
TIM8
))

	)

232 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMxË=
TIM2
) || \

233 ((
TIMx
Ë=
TIM5
) || \

234 ((
TIMx
Ë=
TIM11
))

	)

240 
	#TIM_OCMode_Timög
 ((
uöt16_t
)0x0000)

	)

241 
	#TIM_OCMode_A˘ive
 ((
uöt16_t
)0x0010)

	)

242 
	#TIM_OCMode_I«˘ive
 ((
uöt16_t
)0x0020)

	)

243 
	#TIM_OCMode_ToggÀ
 ((
uöt16_t
)0x0030)

	)

244 
	#TIM_OCMode_PWM1
 ((
uöt16_t
)0x0060)

	)

245 
	#TIM_OCMode_PWM2
 ((
uöt16_t
)0x0070)

	)

246 
	#IS_TIM_OC_MODE
(
MODE
Ë(((MODEË=
TIM_OCMode_Timög
) || \

247 ((
MODE
Ë=
TIM_OCMode_A˘ive
) || \

248 ((
MODE
Ë=
TIM_OCMode_I«˘ive
) || \

249 ((
MODE
Ë=
TIM_OCMode_ToggÀ
)|| \

250 ((
MODE
Ë=
TIM_OCMode_PWM1
) || \

251 ((
MODE
Ë=
TIM_OCMode_PWM2
))

	)

252 
	#IS_TIM_OCM
(
MODE
Ë(((MODEË=
TIM_OCMode_Timög
) || \

253 ((
MODE
Ë=
TIM_OCMode_A˘ive
) || \

254 ((
MODE
Ë=
TIM_OCMode_I«˘ive
) || \

255 ((
MODE
Ë=
TIM_OCMode_ToggÀ
)|| \

256 ((
MODE
Ë=
TIM_OCMode_PWM1
) || \

257 ((
MODE
Ë=
TIM_OCMode_PWM2
) || \

258 ((
MODE
Ë=
TIM_F‹˚dA˘i⁄_A˘ive
) || \

259 ((
MODE
Ë=
TIM_F‹˚dA˘i⁄_InA˘ive
))

	)

268 
	#TIM_OPMode_SögÀ
 ((
uöt16_t
)0x0008)

	)

269 
	#TIM_OPMode_Rïëôive
 ((
uöt16_t
)0x0000)

	)

270 
	#IS_TIM_OPM_MODE
(
MODE
Ë(((MODEË=
TIM_OPMode_SögÀ
) || \

271 ((
MODE
Ë=
TIM_OPMode_Rïëôive
))

	)

280 
	#TIM_Ch™√l_1
 ((
uöt16_t
)0x0000)

	)

281 
	#TIM_Ch™√l_2
 ((
uöt16_t
)0x0004)

	)

282 
	#TIM_Ch™√l_3
 ((
uöt16_t
)0x0008)

	)

283 
	#TIM_Ch™√l_4
 ((
uöt16_t
)0x000C)

	)

285 
	#IS_TIM_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
) || \

286 ((
CHANNEL
Ë=
TIM_Ch™√l_2
) || \

287 ((
CHANNEL
Ë=
TIM_Ch™√l_3
) || \

288 ((
CHANNEL
Ë=
TIM_Ch™√l_4
))

	)

290 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
) || \

291 ((
CHANNEL
Ë=
TIM_Ch™√l_2
))

	)

292 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
) || \

293 ((
CHANNEL
Ë=
TIM_Ch™√l_2
) || \

294 ((
CHANNEL
Ë=
TIM_Ch™√l_3
))

	)

303 
	#TIM_CKD_DIV1
 ((
uöt16_t
)0x0000)

	)

304 
	#TIM_CKD_DIV2
 ((
uöt16_t
)0x0100)

	)

305 
	#TIM_CKD_DIV4
 ((
uöt16_t
)0x0200)

	)

306 
	#IS_TIM_CKD_DIV
(
DIV
Ë(((DIVË=
TIM_CKD_DIV1
) || \

307 ((
DIV
Ë=
TIM_CKD_DIV2
) || \

308 ((
DIV
Ë=
TIM_CKD_DIV4
))

	)

317 
	#TIM_Cou¡îMode_Up
 ((
uöt16_t
)0x0000)

	)

318 
	#TIM_Cou¡îMode_Down
 ((
uöt16_t
)0x0010)

	)

319 
	#TIM_Cou¡îMode_CíãrAlig√d1
 ((
uöt16_t
)0x0020)

	)

320 
	#TIM_Cou¡îMode_CíãrAlig√d2
 ((
uöt16_t
)0x0040)

	)

321 
	#TIM_Cou¡îMode_CíãrAlig√d3
 ((
uöt16_t
)0x0060)

	)

322 
	#IS_TIM_COUNTER_MODE
(
MODE
Ë(((MODEË=
TIM_Cou¡îMode_Up
) || \

323 ((
MODE
Ë=
TIM_Cou¡îMode_Down
) || \

324 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d1
) || \

325 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d2
) || \

326 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d3
))

	)

335 
	#TIM_OCPﬁ¨ôy_High
 ((
uöt16_t
)0x0000)

	)

336 
	#TIM_OCPﬁ¨ôy_Low
 ((
uöt16_t
)0x0002)

	)

337 
	#IS_TIM_OC_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_OCPﬁ¨ôy_High
) || \

338 ((
POLARITY
Ë=
TIM_OCPﬁ¨ôy_Low
))

	)

347 
	#TIM_OCNPﬁ¨ôy_High
 ((
uöt16_t
)0x0000)

	)

348 
	#TIM_OCNPﬁ¨ôy_Low
 ((
uöt16_t
)0x0008)

	)

349 
	#IS_TIM_OCN_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_OCNPﬁ¨ôy_High
) || \

350 ((
POLARITY
Ë=
TIM_OCNPﬁ¨ôy_Low
))

	)

359 
	#TIM_OuçutSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

360 
	#TIM_OuçutSèã_E«bÀ
 ((
uöt16_t
)0x0001)

	)

361 
	#IS_TIM_OUTPUT_STATE
(
STATE
Ë(((STATEË=
TIM_OuçutSèã_DißbÀ
) || \

362 ((
STATE
Ë=
TIM_OuçutSèã_E«bÀ
))

	)

371 
	#TIM_OuçutNSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

372 
	#TIM_OuçutNSèã_E«bÀ
 ((
uöt16_t
)0x0004)

	)

373 
	#IS_TIM_OUTPUTN_STATE
(
STATE
Ë(((STATEË=
TIM_OuçutNSèã_DißbÀ
) || \

374 ((
STATE
Ë=
TIM_OuçutNSèã_E«bÀ
))

	)

383 
	#TIM_CCx_E«bÀ
 ((
uöt16_t
)0x0001)

	)

384 
	#TIM_CCx_DißbÀ
 ((
uöt16_t
)0x0000)

	)

385 
	#IS_TIM_CCX
(
CCX
Ë(((CCXË=
TIM_CCx_E«bÀ
) || \

386 ((
CCX
Ë=
TIM_CCx_DißbÀ
))

	)

395 
	#TIM_CCxN_E«bÀ
 ((
uöt16_t
)0x0004)

	)

396 
	#TIM_CCxN_DißbÀ
 ((
uöt16_t
)0x0000)

	)

397 
	#IS_TIM_CCXN
(
CCXN
Ë(((CCXNË=
TIM_CCxN_E«bÀ
) || \

398 ((
CCXN
Ë=
TIM_CCxN_DißbÀ
))

	)

407 
	#TIM_Bªak_E«bÀ
 ((
uöt16_t
)0x1000)

	)

408 
	#TIM_Bªak_DißbÀ
 ((
uöt16_t
)0x0000)

	)

409 
	#IS_TIM_BREAK_STATE
(
STATE
Ë(((STATEË=
TIM_Bªak_E«bÀ
) || \

410 ((
STATE
Ë=
TIM_Bªak_DißbÀ
))

	)

419 
	#TIM_BªakPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000)

	)

420 
	#TIM_BªakPﬁ¨ôy_High
 ((
uöt16_t
)0x2000)

	)

421 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_BªakPﬁ¨ôy_Low
) || \

422 ((
POLARITY
Ë=
TIM_BªakPﬁ¨ôy_High
))

	)

431 
	#TIM_Autom©icOuçut_E«bÀ
 ((
uöt16_t
)0x4000)

	)

432 
	#TIM_Autom©icOuçut_DißbÀ
 ((
uöt16_t
)0x0000)

	)

433 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
Ë(((STATEË=
TIM_Autom©icOuçut_E«bÀ
) || \

434 ((
STATE
Ë=
TIM_Autom©icOuçut_DißbÀ
))

	)

443 
	#TIM_LOCKLevñ_OFF
 ((
uöt16_t
)0x0000)

	)

444 
	#TIM_LOCKLevñ_1
 ((
uöt16_t
)0x0100)

	)

445 
	#TIM_LOCKLevñ_2
 ((
uöt16_t
)0x0200)

	)

446 
	#TIM_LOCKLevñ_3
 ((
uöt16_t
)0x0300)

	)

447 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
Ë(((LEVELË=
TIM_LOCKLevñ_OFF
) || \

448 ((
LEVEL
Ë=
TIM_LOCKLevñ_1
) || \

449 ((
LEVEL
Ë=
TIM_LOCKLevñ_2
) || \

450 ((
LEVEL
Ë=
TIM_LOCKLevñ_3
))

	)

459 
	#TIM_OSSISèã_E«bÀ
 ((
uöt16_t
)0x0400)

	)

460 
	#TIM_OSSISèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

461 
	#IS_TIM_OSSI_STATE
(
STATE
Ë(((STATEË=
TIM_OSSISèã_E«bÀ
) || \

462 ((
STATE
Ë=
TIM_OSSISèã_DißbÀ
))

	)

471 
	#TIM_OSSRSèã_E«bÀ
 ((
uöt16_t
)0x0800)

	)

472 
	#TIM_OSSRSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

473 
	#IS_TIM_OSSR_STATE
(
STATE
Ë(((STATEË=
TIM_OSSRSèã_E«bÀ
) || \

474 ((
STATE
Ë=
TIM_OSSRSèã_DißbÀ
))

	)

483 
	#TIM_OCIdÀSèã_Së
 ((
uöt16_t
)0x0100)

	)

484 
	#TIM_OCIdÀSèã_Re£t
 ((
uöt16_t
)0x0000)

	)

485 
	#IS_TIM_OCIDLE_STATE
(
STATE
Ë(((STATEË=
TIM_OCIdÀSèã_Së
) || \

486 ((
STATE
Ë=
TIM_OCIdÀSèã_Re£t
))

	)

495 
	#TIM_OCNIdÀSèã_Së
 ((
uöt16_t
)0x0200)

	)

496 
	#TIM_OCNIdÀSèã_Re£t
 ((
uöt16_t
)0x0000)

	)

497 
	#IS_TIM_OCNIDLE_STATE
(
STATE
Ë(((STATEË=
TIM_OCNIdÀSèã_Së
) || \

498 ((
STATE
Ë=
TIM_OCNIdÀSèã_Re£t
))

	)

507 
	#TIM_ICPﬁ¨ôy_Risög
 ((
uöt16_t
)0x0000)

	)

508 
	#TIM_ICPﬁ¨ôy_FÆlög
 ((
uöt16_t
)0x0002)

	)

509 
	#TIM_ICPﬁ¨ôy_BŸhEdge
 ((
uöt16_t
)0x000A)

	)

510 
	#IS_TIM_IC_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_ICPﬁ¨ôy_Risög
) || \

511 ((
POLARITY
Ë=
TIM_ICPﬁ¨ôy_FÆlög
)|| \

512 ((
POLARITY
Ë=
TIM_ICPﬁ¨ôy_BŸhEdge
))

	)

521 
	#TIM_ICSñe˘i⁄_Dúe˘TI
 ((
uöt16_t
)0x0001Ë

	)

523 
	#TIM_ICSñe˘i⁄_Indúe˘TI
 ((
uöt16_t
)0x0002Ë

	)

525 
	#TIM_ICSñe˘i⁄_TRC
 ((
uöt16_t
)0x0003Ë

	)

526 
	#IS_TIM_IC_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_ICSñe˘i⁄_Dúe˘TI
) || \

527 ((
SELECTION
Ë=
TIM_ICSñe˘i⁄_Indúe˘TI
) || \

528 ((
SELECTION
Ë=
TIM_ICSñe˘i⁄_TRC
))

	)

537 
	#TIM_ICPSC_DIV1
 ((
uöt16_t
)0x0000Ë

	)

538 
	#TIM_ICPSC_DIV2
 ((
uöt16_t
)0x0004Ë

	)

539 
	#TIM_ICPSC_DIV4
 ((
uöt16_t
)0x0008Ë

	)

540 
	#TIM_ICPSC_DIV8
 ((
uöt16_t
)0x000CË

	)

541 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
TIM_ICPSC_DIV1
) || \

542 ((
PRESCALER
Ë=
TIM_ICPSC_DIV2
) || \

543 ((
PRESCALER
Ë=
TIM_ICPSC_DIV4
) || \

544 ((
PRESCALER
Ë=
TIM_ICPSC_DIV8
))

	)

553 
	#TIM_IT_Upd©e
 ((
uöt16_t
)0x0001)

	)

554 
	#TIM_IT_CC1
 ((
uöt16_t
)0x0002)

	)

555 
	#TIM_IT_CC2
 ((
uöt16_t
)0x0004)

	)

556 
	#TIM_IT_CC3
 ((
uöt16_t
)0x0008)

	)

557 
	#TIM_IT_CC4
 ((
uöt16_t
)0x0010)

	)

558 
	#TIM_IT_COM
 ((
uöt16_t
)0x0020)

	)

559 
	#TIM_IT_Triggî
 ((
uöt16_t
)0x0040)

	)

560 
	#TIM_IT_Bªak
 ((
uöt16_t
)0x0080)

	)

561 
	#IS_TIM_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xFF00Ë=0x0000Ë&& ((ITË!0x0000))

	)

563 
	#IS_TIM_GET_IT
(
IT
Ë(((ITË=
TIM_IT_Upd©e
) || \

564 ((
IT
Ë=
TIM_IT_CC1
) || \

565 ((
IT
Ë=
TIM_IT_CC2
) || \

566 ((
IT
Ë=
TIM_IT_CC3
) || \

567 ((
IT
Ë=
TIM_IT_CC4
) || \

568 ((
IT
Ë=
TIM_IT_COM
) || \

569 ((
IT
Ë=
TIM_IT_Triggî
) || \

570 ((
IT
Ë=
TIM_IT_Bªak
))

	)

579 
	#TIM_DMABa£_CR1
 ((
uöt16_t
)0x0000)

	)

580 
	#TIM_DMABa£_CR2
 ((
uöt16_t
)0x0001)

	)

581 
	#TIM_DMABa£_SMCR
 ((
uöt16_t
)0x0002)

	)

582 
	#TIM_DMABa£_DIER
 ((
uöt16_t
)0x0003)

	)

583 
	#TIM_DMABa£_SR
 ((
uöt16_t
)0x0004)

	)

584 
	#TIM_DMABa£_EGR
 ((
uöt16_t
)0x0005)

	)

585 
	#TIM_DMABa£_CCMR1
 ((
uöt16_t
)0x0006)

	)

586 
	#TIM_DMABa£_CCMR2
 ((
uöt16_t
)0x0007)

	)

587 
	#TIM_DMABa£_CCER
 ((
uöt16_t
)0x0008)

	)

588 
	#TIM_DMABa£_CNT
 ((
uöt16_t
)0x0009)

	)

589 
	#TIM_DMABa£_PSC
 ((
uöt16_t
)0x000A)

	)

590 
	#TIM_DMABa£_ARR
 ((
uöt16_t
)0x000B)

	)

591 
	#TIM_DMABa£_RCR
 ((
uöt16_t
)0x000C)

	)

592 
	#TIM_DMABa£_CCR1
 ((
uöt16_t
)0x000D)

	)

593 
	#TIM_DMABa£_CCR2
 ((
uöt16_t
)0x000E)

	)

594 
	#TIM_DMABa£_CCR3
 ((
uöt16_t
)0x000F)

	)

595 
	#TIM_DMABa£_CCR4
 ((
uöt16_t
)0x0010)

	)

596 
	#TIM_DMABa£_BDTR
 ((
uöt16_t
)0x0011)

	)

597 
	#TIM_DMABa£_DCR
 ((
uöt16_t
)0x0012)

	)

598 
	#TIM_DMABa£_OR
 ((
uöt16_t
)0x0013)

	)

599 
	#IS_TIM_DMA_BASE
(
BASE
Ë(((BASEË=
TIM_DMABa£_CR1
) || \

600 ((
BASE
Ë=
TIM_DMABa£_CR2
) || \

601 ((
BASE
Ë=
TIM_DMABa£_SMCR
) || \

602 ((
BASE
Ë=
TIM_DMABa£_DIER
) || \

603 ((
BASE
Ë=
TIM_DMABa£_SR
) || \

604 ((
BASE
Ë=
TIM_DMABa£_EGR
) || \

605 ((
BASE
Ë=
TIM_DMABa£_CCMR1
) || \

606 ((
BASE
Ë=
TIM_DMABa£_CCMR2
) || \

607 ((
BASE
Ë=
TIM_DMABa£_CCER
) || \

608 ((
BASE
Ë=
TIM_DMABa£_CNT
) || \

609 ((
BASE
Ë=
TIM_DMABa£_PSC
) || \

610 ((
BASE
Ë=
TIM_DMABa£_ARR
) || \

611 ((
BASE
Ë=
TIM_DMABa£_RCR
) || \

612 ((
BASE
Ë=
TIM_DMABa£_CCR1
) || \

613 ((
BASE
Ë=
TIM_DMABa£_CCR2
) || \

614 ((
BASE
Ë=
TIM_DMABa£_CCR3
) || \

615 ((
BASE
Ë=
TIM_DMABa£_CCR4
) || \

616 ((
BASE
Ë=
TIM_DMABa£_BDTR
) || \

617 ((
BASE
Ë=
TIM_DMABa£_DCR
) || \

618 ((
BASE
Ë=
TIM_DMABa£_OR
))

	)

627 
	#TIM_DMABur°Lígth_1Tøns„r
 ((
uöt16_t
)0x0000)

	)

628 
	#TIM_DMABur°Lígth_2Tøns„rs
 ((
uöt16_t
)0x0100)

	)

629 
	#TIM_DMABur°Lígth_3Tøns„rs
 ((
uöt16_t
)0x0200)

	)

630 
	#TIM_DMABur°Lígth_4Tøns„rs
 ((
uöt16_t
)0x0300)

	)

631 
	#TIM_DMABur°Lígth_5Tøns„rs
 ((
uöt16_t
)0x0400)

	)

632 
	#TIM_DMABur°Lígth_6Tøns„rs
 ((
uöt16_t
)0x0500)

	)

633 
	#TIM_DMABur°Lígth_7Tøns„rs
 ((
uöt16_t
)0x0600)

	)

634 
	#TIM_DMABur°Lígth_8Tøns„rs
 ((
uöt16_t
)0x0700)

	)

635 
	#TIM_DMABur°Lígth_9Tøns„rs
 ((
uöt16_t
)0x0800)

	)

636 
	#TIM_DMABur°Lígth_10Tøns„rs
 ((
uöt16_t
)0x0900)

	)

637 
	#TIM_DMABur°Lígth_11Tøns„rs
 ((
uöt16_t
)0x0A00)

	)

638 
	#TIM_DMABur°Lígth_12Tøns„rs
 ((
uöt16_t
)0x0B00)

	)

639 
	#TIM_DMABur°Lígth_13Tøns„rs
 ((
uöt16_t
)0x0C00)

	)

640 
	#TIM_DMABur°Lígth_14Tøns„rs
 ((
uöt16_t
)0x0D00)

	)

641 
	#TIM_DMABur°Lígth_15Tøns„rs
 ((
uöt16_t
)0x0E00)

	)

642 
	#TIM_DMABur°Lígth_16Tøns„rs
 ((
uöt16_t
)0x0F00)

	)

643 
	#TIM_DMABur°Lígth_17Tøns„rs
 ((
uöt16_t
)0x1000)

	)

644 
	#TIM_DMABur°Lígth_18Tøns„rs
 ((
uöt16_t
)0x1100)

	)

645 
	#IS_TIM_DMA_LENGTH
(
LENGTH
Ë(((LENGTHË=
TIM_DMABur°Lígth_1Tøns„r
) || \

646 ((
LENGTH
Ë=
TIM_DMABur°Lígth_2Tøns„rs
) || \

647 ((
LENGTH
Ë=
TIM_DMABur°Lígth_3Tøns„rs
) || \

648 ((
LENGTH
Ë=
TIM_DMABur°Lígth_4Tøns„rs
) || \

649 ((
LENGTH
Ë=
TIM_DMABur°Lígth_5Tøns„rs
) || \

650 ((
LENGTH
Ë=
TIM_DMABur°Lígth_6Tøns„rs
) || \

651 ((
LENGTH
Ë=
TIM_DMABur°Lígth_7Tøns„rs
) || \

652 ((
LENGTH
Ë=
TIM_DMABur°Lígth_8Tøns„rs
) || \

653 ((
LENGTH
Ë=
TIM_DMABur°Lígth_9Tøns„rs
) || \

654 ((
LENGTH
Ë=
TIM_DMABur°Lígth_10Tøns„rs
) || \

655 ((
LENGTH
Ë=
TIM_DMABur°Lígth_11Tøns„rs
) || \

656 ((
LENGTH
Ë=
TIM_DMABur°Lígth_12Tøns„rs
) || \

657 ((
LENGTH
Ë=
TIM_DMABur°Lígth_13Tøns„rs
) || \

658 ((
LENGTH
Ë=
TIM_DMABur°Lígth_14Tøns„rs
) || \

659 ((
LENGTH
Ë=
TIM_DMABur°Lígth_15Tøns„rs
) || \

660 ((
LENGTH
Ë=
TIM_DMABur°Lígth_16Tøns„rs
) || \

661 ((
LENGTH
Ë=
TIM_DMABur°Lígth_17Tøns„rs
) || \

662 ((
LENGTH
Ë=
TIM_DMABur°Lígth_18Tøns„rs
))

	)

671 
	#TIM_DMA_Upd©e
 ((
uöt16_t
)0x0100)

	)

672 
	#TIM_DMA_CC1
 ((
uöt16_t
)0x0200)

	)

673 
	#TIM_DMA_CC2
 ((
uöt16_t
)0x0400)

	)

674 
	#TIM_DMA_CC3
 ((
uöt16_t
)0x0800)

	)

675 
	#TIM_DMA_CC4
 ((
uöt16_t
)0x1000)

	)

676 
	#TIM_DMA_COM
 ((
uöt16_t
)0x2000)

	)

677 
	#TIM_DMA_Triggî
 ((
uöt16_t
)0x4000)

	)

678 
	#IS_TIM_DMA_SOURCE
(
SOURCE
Ë((((SOURCEË& (
uöt16_t
)0x80FFË=0x0000Ë&& ((SOURCEË!0x0000))

	)

688 
	#TIM_ExtTRGPSC_OFF
 ((
uöt16_t
)0x0000)

	)

689 
	#TIM_ExtTRGPSC_DIV2
 ((
uöt16_t
)0x1000)

	)

690 
	#TIM_ExtTRGPSC_DIV4
 ((
uöt16_t
)0x2000)

	)

691 
	#TIM_ExtTRGPSC_DIV8
 ((
uöt16_t
)0x3000)

	)

692 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
TIM_ExtTRGPSC_OFF
) || \

693 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV2
) || \

694 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV4
) || \

695 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV8
))

	)

704 
	#TIM_TS_ITR0
 ((
uöt16_t
)0x0000)

	)

705 
	#TIM_TS_ITR1
 ((
uöt16_t
)0x0010)

	)

706 
	#TIM_TS_ITR2
 ((
uöt16_t
)0x0020)

	)

707 
	#TIM_TS_ITR3
 ((
uöt16_t
)0x0030)

	)

708 
	#TIM_TS_TI1F_ED
 ((
uöt16_t
)0x0040)

	)

709 
	#TIM_TS_TI1FP1
 ((
uöt16_t
)0x0050)

	)

710 
	#TIM_TS_TI2FP2
 ((
uöt16_t
)0x0060)

	)

711 
	#TIM_TS_ETRF
 ((
uöt16_t
)0x0070)

	)

712 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_TS_ITR0
) || \

713 ((
SELECTION
Ë=
TIM_TS_ITR1
) || \

714 ((
SELECTION
Ë=
TIM_TS_ITR2
) || \

715 ((
SELECTION
Ë=
TIM_TS_ITR3
) || \

716 ((
SELECTION
Ë=
TIM_TS_TI1F_ED
) || \

717 ((
SELECTION
Ë=
TIM_TS_TI1FP1
) || \

718 ((
SELECTION
Ë=
TIM_TS_TI2FP2
) || \

719 ((
SELECTION
Ë=
TIM_TS_ETRF
))

	)

720 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_TS_ITR0
) || \

721 ((
SELECTION
Ë=
TIM_TS_ITR1
) || \

722 ((
SELECTION
Ë=
TIM_TS_ITR2
) || \

723 ((
SELECTION
Ë=
TIM_TS_ITR3
))

	)

732 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI1
 ((
uöt16_t
)0x0050)

	)

733 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI2
 ((
uöt16_t
)0x0060)

	)

734 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI1ED
 ((
uöt16_t
)0x0040)

	)

743 
	#TIM_ExtTRGPﬁ¨ôy_Invîãd
 ((
uöt16_t
)0x8000)

	)

744 
	#TIM_ExtTRGPﬁ¨ôy_N⁄Invîãd
 ((
uöt16_t
)0x0000)

	)

745 
	#IS_TIM_EXT_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_ExtTRGPﬁ¨ôy_Invîãd
) || \

746 ((
POLARITY
Ë=
TIM_ExtTRGPﬁ¨ôy_N⁄Invîãd
))

	)

755 
	#TIM_PSCRñﬂdMode_Upd©e
 ((
uöt16_t
)0x0000)

	)

756 
	#TIM_PSCRñﬂdMode_Immedüã
 ((
uöt16_t
)0x0001)

	)

757 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
Ë(((RELOADË=
TIM_PSCRñﬂdMode_Upd©e
) || \

758 ((
RELOAD
Ë=
TIM_PSCRñﬂdMode_Immedüã
))

	)

767 
	#TIM_F‹˚dA˘i⁄_A˘ive
 ((
uöt16_t
)0x0050)

	)

768 
	#TIM_F‹˚dA˘i⁄_InA˘ive
 ((
uöt16_t
)0x0040)

	)

769 
	#IS_TIM_FORCED_ACTION
(
ACTION
Ë(((ACTIONË=
TIM_F‹˚dA˘i⁄_A˘ive
) || \

770 ((
ACTION
Ë=
TIM_F‹˚dA˘i⁄_InA˘ive
))

	)

779 
	#TIM_EncodîMode_TI1
 ((
uöt16_t
)0x0001)

	)

780 
	#TIM_EncodîMode_TI2
 ((
uöt16_t
)0x0002)

	)

781 
	#TIM_EncodîMode_TI12
 ((
uöt16_t
)0x0003)

	)

782 
	#IS_TIM_ENCODER_MODE
(
MODE
Ë(((MODEË=
TIM_EncodîMode_TI1
) || \

783 ((
MODE
Ë=
TIM_EncodîMode_TI2
) || \

784 ((
MODE
Ë=
TIM_EncodîMode_TI12
))

	)

794 
	#TIM_EvítSour˚_Upd©e
 ((
uöt16_t
)0x0001)

	)

795 
	#TIM_EvítSour˚_CC1
 ((
uöt16_t
)0x0002)

	)

796 
	#TIM_EvítSour˚_CC2
 ((
uöt16_t
)0x0004)

	)

797 
	#TIM_EvítSour˚_CC3
 ((
uöt16_t
)0x0008)

	)

798 
	#TIM_EvítSour˚_CC4
 ((
uöt16_t
)0x0010)

	)

799 
	#TIM_EvítSour˚_COM
 ((
uöt16_t
)0x0020)

	)

800 
	#TIM_EvítSour˚_Triggî
 ((
uöt16_t
)0x0040)

	)

801 
	#TIM_EvítSour˚_Bªak
 ((
uöt16_t
)0x0080)

	)

802 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
Ë((((SOURCEË& (
uöt16_t
)0xFF00Ë=0x0000Ë&& ((SOURCEË!0x0000))

	)

812 
	#TIM_Upd©eSour˚_GlobÆ
 ((
uöt16_t
)0x0000Ë

	)

815 
	#TIM_Upd©eSour˚_Reguœr
 ((
uöt16_t
)0x0001Ë

	)

816 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_Upd©eSour˚_GlobÆ
) || \

817 ((
SOURCE
Ë=
TIM_Upd©eSour˚_Reguœr
))

	)

826 
	#TIM_OCPªlﬂd_E«bÀ
 ((
uöt16_t
)0x0008)

	)

827 
	#TIM_OCPªlﬂd_DißbÀ
 ((
uöt16_t
)0x0000)

	)

828 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
Ë(((STATEË=
TIM_OCPªlﬂd_E«bÀ
) || \

829 ((
STATE
Ë=
TIM_OCPªlﬂd_DißbÀ
))

	)

838 
	#TIM_OCFa°_E«bÀ
 ((
uöt16_t
)0x0004)

	)

839 
	#TIM_OCFa°_DißbÀ
 ((
uöt16_t
)0x0000)

	)

840 
	#IS_TIM_OCFAST_STATE
(
STATE
Ë(((STATEË=
TIM_OCFa°_E«bÀ
) || \

841 ((
STATE
Ë=
TIM_OCFa°_DißbÀ
))

	)

851 
	#TIM_OCCÀ¨_E«bÀ
 ((
uöt16_t
)0x0080)

	)

852 
	#TIM_OCCÀ¨_DißbÀ
 ((
uöt16_t
)0x0000)

	)

853 
	#IS_TIM_OCCLEAR_STATE
(
STATE
Ë(((STATEË=
TIM_OCCÀ¨_E«bÀ
) || \

854 ((
STATE
Ë=
TIM_OCCÀ¨_DißbÀ
))

	)

863 
	#TIM_TRGOSour˚_Re£t
 ((
uöt16_t
)0x0000)

	)

864 
	#TIM_TRGOSour˚_E«bÀ
 ((
uöt16_t
)0x0010)

	)

865 
	#TIM_TRGOSour˚_Upd©e
 ((
uöt16_t
)0x0020)

	)

866 
	#TIM_TRGOSour˚_OC1
 ((
uöt16_t
)0x0030)

	)

867 
	#TIM_TRGOSour˚_OC1Ref
 ((
uöt16_t
)0x0040)

	)

868 
	#TIM_TRGOSour˚_OC2Ref
 ((
uöt16_t
)0x0050)

	)

869 
	#TIM_TRGOSour˚_OC3Ref
 ((
uöt16_t
)0x0060)

	)

870 
	#TIM_TRGOSour˚_OC4Ref
 ((
uöt16_t
)0x0070)

	)

871 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_TRGOSour˚_Re£t
) || \

872 ((
SOURCE
Ë=
TIM_TRGOSour˚_E«bÀ
) || \

873 ((
SOURCE
Ë=
TIM_TRGOSour˚_Upd©e
) || \

874 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC1
) || \

875 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC1Ref
) || \

876 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC2Ref
) || \

877 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC3Ref
) || \

878 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC4Ref
))

	)

887 
	#TIM_SœveMode_Re£t
 ((
uöt16_t
)0x0004)

	)

888 
	#TIM_SœveMode_G©ed
 ((
uöt16_t
)0x0005)

	)

889 
	#TIM_SœveMode_Triggî
 ((
uöt16_t
)0x0006)

	)

890 
	#TIM_SœveMode_Exã∫Æ1
 ((
uöt16_t
)0x0007)

	)

891 
	#IS_TIM_SLAVE_MODE
(
MODE
Ë(((MODEË=
TIM_SœveMode_Re£t
) || \

892 ((
MODE
Ë=
TIM_SœveMode_G©ed
) || \

893 ((
MODE
Ë=
TIM_SœveMode_Triggî
) || \

894 ((
MODE
Ë=
TIM_SœveMode_Exã∫Æ1
))

	)

903 
	#TIM_Ma°îSœveMode_E«bÀ
 ((
uöt16_t
)0x0080)

	)

904 
	#TIM_Ma°îSœveMode_DißbÀ
 ((
uöt16_t
)0x0000)

	)

905 
	#IS_TIM_MSM_STATE
(
STATE
Ë(((STATEË=
TIM_Ma°îSœveMode_E«bÀ
) || \

906 ((
STATE
Ë=
TIM_Ma°îSœveMode_DißbÀ
))

	)

914 
	#TIM2_TIM8_TRGO
 ((
uöt16_t
)0x0000)

	)

915 
	#TIM2_ETH_PTP
 ((
uöt16_t
)0x0400)

	)

916 
	#TIM2_USBFS_SOF
 ((
uöt16_t
)0x0800)

	)

917 
	#TIM2_USBHS_SOF
 ((
uöt16_t
)0x0C00)

	)

919 
	#TIM5_GPIO
 ((
uöt16_t
)0x0000)

	)

920 
	#TIM5_LSI
 ((
uöt16_t
)0x0040)

	)

921 
	#TIM5_LSE
 ((
uöt16_t
)0x0080)

	)

922 
	#TIM5_RTC
 ((
uöt16_t
)0x00C0)

	)

924 
	#TIM11_GPIO
 ((
uöt16_t
)0x0000)

	)

925 
	#TIM11_HSE
 ((
uöt16_t
)0x0002)

	)

927 
	#IS_TIM_REMAP
(
TIM_REMAP
Ë(((TIM_REMAPË=
TIM2_TIM8_TRGO
)||\

928 ((
TIM_REMAP
Ë=
TIM2_ETH_PTP
)||\

929 ((
TIM_REMAP
Ë=
TIM2_USBFS_SOF
)||\

930 ((
TIM_REMAP
Ë=
TIM2_USBHS_SOF
)||\

931 ((
TIM_REMAP
Ë=
TIM5_GPIO
)||\

932 ((
TIM_REMAP
Ë=
TIM5_LSI
)||\

933 ((
TIM_REMAP
Ë=
TIM5_LSE
)||\

934 ((
TIM_REMAP
Ë=
TIM5_RTC
)||\

935 ((
TIM_REMAP
Ë=
TIM11_GPIO
)||\

936 ((
TIM_REMAP
Ë=
TIM11_HSE
))

	)

945 
	#TIM_FLAG_Upd©e
 ((
uöt16_t
)0x0001)

	)

946 
	#TIM_FLAG_CC1
 ((
uöt16_t
)0x0002)

	)

947 
	#TIM_FLAG_CC2
 ((
uöt16_t
)0x0004)

	)

948 
	#TIM_FLAG_CC3
 ((
uöt16_t
)0x0008)

	)

949 
	#TIM_FLAG_CC4
 ((
uöt16_t
)0x0010)

	)

950 
	#TIM_FLAG_COM
 ((
uöt16_t
)0x0020)

	)

951 
	#TIM_FLAG_Triggî
 ((
uöt16_t
)0x0040)

	)

952 
	#TIM_FLAG_Bªak
 ((
uöt16_t
)0x0080)

	)

953 
	#TIM_FLAG_CC1OF
 ((
uöt16_t
)0x0200)

	)

954 
	#TIM_FLAG_CC2OF
 ((
uöt16_t
)0x0400)

	)

955 
	#TIM_FLAG_CC3OF
 ((
uöt16_t
)0x0800)

	)

956 
	#TIM_FLAG_CC4OF
 ((
uöt16_t
)0x1000)

	)

957 
	#IS_TIM_GET_FLAG
(
FLAG
Ë(((FLAGË=
TIM_FLAG_Upd©e
) || \

958 ((
FLAG
Ë=
TIM_FLAG_CC1
) || \

959 ((
FLAG
Ë=
TIM_FLAG_CC2
) || \

960 ((
FLAG
Ë=
TIM_FLAG_CC3
) || \

961 ((
FLAG
Ë=
TIM_FLAG_CC4
) || \

962 ((
FLAG
Ë=
TIM_FLAG_COM
) || \

963 ((
FLAG
Ë=
TIM_FLAG_Triggî
) || \

964 ((
FLAG
Ë=
TIM_FLAG_Bªak
) || \

965 ((
FLAG
Ë=
TIM_FLAG_CC1OF
) || \

966 ((
FLAG
Ë=
TIM_FLAG_CC2OF
) || \

967 ((
FLAG
Ë=
TIM_FLAG_CC3OF
) || \

968 ((
FLAG
Ë=
TIM_FLAG_CC4OF
))

	)

978 
	#IS_TIM_IC_FILTER
(
ICFILTER
Ë((ICFILTERË<0xF)

	)

987 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
Ë((EXTFILTERË<0xF)

	)

996 
	#TIM_DMABur°Lígth_1Byã
 
TIM_DMABur°Lígth_1Tøns„r


	)

997 
	#TIM_DMABur°Lígth_2Byãs
 
TIM_DMABur°Lígth_2Tøns„rs


	)

998 
	#TIM_DMABur°Lígth_3Byãs
 
TIM_DMABur°Lígth_3Tøns„rs


	)

999 
	#TIM_DMABur°Lígth_4Byãs
 
TIM_DMABur°Lígth_4Tøns„rs


	)

1000 
	#TIM_DMABur°Lígth_5Byãs
 
TIM_DMABur°Lígth_5Tøns„rs


	)

1001 
	#TIM_DMABur°Lígth_6Byãs
 
TIM_DMABur°Lígth_6Tøns„rs


	)

1002 
	#TIM_DMABur°Lígth_7Byãs
 
TIM_DMABur°Lígth_7Tøns„rs


	)

1003 
	#TIM_DMABur°Lígth_8Byãs
 
TIM_DMABur°Lígth_8Tøns„rs


	)

1004 
	#TIM_DMABur°Lígth_9Byãs
 
TIM_DMABur°Lígth_9Tøns„rs


	)

1005 
	#TIM_DMABur°Lígth_10Byãs
 
TIM_DMABur°Lígth_10Tøns„rs


	)

1006 
	#TIM_DMABur°Lígth_11Byãs
 
TIM_DMABur°Lígth_11Tøns„rs


	)

1007 
	#TIM_DMABur°Lígth_12Byãs
 
TIM_DMABur°Lígth_12Tøns„rs


	)

1008 
	#TIM_DMABur°Lígth_13Byãs
 
TIM_DMABur°Lígth_13Tøns„rs


	)

1009 
	#TIM_DMABur°Lígth_14Byãs
 
TIM_DMABur°Lígth_14Tøns„rs


	)

1010 
	#TIM_DMABur°Lígth_15Byãs
 
TIM_DMABur°Lígth_15Tøns„rs


	)

1011 
	#TIM_DMABur°Lígth_16Byãs
 
TIM_DMABur°Lígth_16Tøns„rs


	)

1012 
	#TIM_DMABur°Lígth_17Byãs
 
TIM_DMABur°Lígth_17Tøns„rs


	)

1013 
	#TIM_DMABur°Lígth_18Byãs
 
TIM_DMABur°Lígth_18Tøns„rs


	)

1026 
TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
);

1027 
TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
);

1028 
TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
);

1029 
TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
);

1030 
TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
);

1031 
TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Cou¡î
);

1032 
TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Aut‹ñﬂd
);

1033 
uöt32_t
 
TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
);

1034 
uöt16_t
 
TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
);

1035 
TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1036 
TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
);

1037 
TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1038 
TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
);

1039 
TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
);

1040 
TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1043 
TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1044 
TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1045 
TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1046 
TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1047 
TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1048 
TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
);

1049 
TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª1
);

1050 
TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª2
);

1051 
TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª3
);

1052 
TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª4
);

1053 
TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1054 
TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1055 
TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1056 
TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1057 
TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1058 
TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1059 
TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1060 
TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1061 
TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1062 
TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1063 
TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1064 
TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1065 
TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1066 
TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1067 
TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1068 
TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1069 
TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1070 
TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1071 
TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1072 
TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1073 
TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1074 
TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1075 
TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1076 
TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
);

1077 
TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
);

1080 
TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1081 
TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1082 
TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1083 
uöt32_t
 
TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
);

1084 
uöt32_t
 
TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
);

1085 
uöt32_t
 
TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
);

1086 
uöt32_t
 
TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
);

1087 
TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1088 
TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1089 
TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1090 
TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1093 
TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
);

1094 
TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
);

1095 
TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1096 
TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1097 
TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1100 
TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1101 
TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
);

1102 
FœgSètus
 
TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
);

1103 
TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
);

1104 
ITSètus
 
TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
);

1105 
TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
);

1106 
TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
);

1107 
TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1108 
TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1111 
TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
);

1112 
TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
);

1113 
TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

1114 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
);

1115 
TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1116 
uöt16_t
 
ExtTRGFûãr
);

1117 
TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

1118 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
);

1121 
TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
);

1122 
TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
);

1123 
TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
);

1124 
TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
);

1125 
TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1126 
uöt16_t
 
ExtTRGFûãr
);

1129 
TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

1130 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
);

1131 
TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1134 
TIM_Rem≠C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Rem≠
);

1136 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_usart.h

30 #i‚de‡
__STM32F4xx_USART_H


31 
	#__STM32F4xx_USART_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
USART_BaudR©e
;

62 
uöt16_t
 
USART_W‹dLígth
;

65 
uöt16_t
 
USART_St›Bôs
;

68 
uöt16_t
 
USART_P¨ôy
;

75 
uöt16_t
 
USART_Mode
;

78 
uöt16_t
 
USART_H¨dw¨eFlowC⁄åﬁ
;

81 } 
	tUSART_InôTy≥Def
;

90 
uöt16_t
 
USART_Clock
;

93 
uöt16_t
 
USART_CPOL
;

96 
uöt16_t
 
USART_CPHA
;

99 
uöt16_t
 
USART_La°Bô
;

102 } 
	tUSART_ClockInôTy≥Def
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
) || \

111 ((
PERIPH
Ë=
USART2
) || \

112 ((
PERIPH
Ë=
USART3
) || \

113 ((
PERIPH
Ë=
UART4
) || \

114 ((
PERIPH
Ë=
UART5
) || \

115 ((
PERIPH
Ë=
USART6
))

	)

117 
	#IS_USART_1236_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
) || \

118 ((
PERIPH
Ë=
USART2
) || \

119 ((
PERIPH
Ë=
USART3
) || \

120 ((
PERIPH
Ë=
USART6
))

	)

126 
	#USART_W‹dLígth_8b
 ((
uöt16_t
)0x0000)

	)

127 
	#USART_W‹dLígth_9b
 ((
uöt16_t
)0x1000)

	)

129 
	#IS_USART_WORD_LENGTH
(
LENGTH
Ë(((LENGTHË=
USART_W‹dLígth_8b
) || \

130 ((
LENGTH
Ë=
USART_W‹dLígth_9b
))

	)

139 
	#USART_St›Bôs_1
 ((
uöt16_t
)0x0000)

	)

140 
	#USART_St›Bôs_0_5
 ((
uöt16_t
)0x1000)

	)

141 
	#USART_St›Bôs_2
 ((
uöt16_t
)0x2000)

	)

142 
	#USART_St›Bôs_1_5
 ((
uöt16_t
)0x3000)

	)

143 
	#IS_USART_STOPBITS
(
STOPBITS
Ë(((STOPBITSË=
USART_St›Bôs_1
) || \

144 ((
STOPBITS
Ë=
USART_St›Bôs_0_5
) || \

145 ((
STOPBITS
Ë=
USART_St›Bôs_2
) || \

146 ((
STOPBITS
Ë=
USART_St›Bôs_1_5
))

	)

155 
	#USART_P¨ôy_No
 ((
uöt16_t
)0x0000)

	)

156 
	#USART_P¨ôy_Eví
 ((
uöt16_t
)0x0400)

	)

157 
	#USART_P¨ôy_Odd
 ((
uöt16_t
)0x0600)

	)

158 
	#IS_USART_PARITY
(
PARITY
Ë(((PARITYË=
USART_P¨ôy_No
) || \

159 ((
PARITY
Ë=
USART_P¨ôy_Eví
) || \

160 ((
PARITY
Ë=
USART_P¨ôy_Odd
))

	)

169 
	#USART_Mode_Rx
 ((
uöt16_t
)0x0004)

	)

170 
	#USART_Mode_Tx
 ((
uöt16_t
)0x0008)

	)

171 
	#IS_USART_MODE
(
MODE
Ë((((MODEË& (
uöt16_t
)0xFFF3Ë=0x00Ë&& ((MODEË!(uöt16_t)0x00))

	)

179 
	#USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
 ((
uöt16_t
)0x0000)

	)

180 
	#USART_H¨dw¨eFlowC⁄åﬁ_RTS
 ((
uöt16_t
)0x0100)

	)

181 
	#USART_H¨dw¨eFlowC⁄åﬁ_CTS
 ((
uöt16_t
)0x0200)

	)

182 
	#USART_H¨dw¨eFlowC⁄åﬁ_RTS_CTS
 ((
uöt16_t
)0x0300)

	)

183 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

184 (((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
) || \

185 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_RTS
) || \

186 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_CTS
) || \

187 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_RTS_CTS
))

	)

195 
	#USART_Clock_DißbÀ
 ((
uöt16_t
)0x0000)

	)

196 
	#USART_Clock_E«bÀ
 ((
uöt16_t
)0x0800)

	)

197 
	#IS_USART_CLOCK
(
CLOCK
Ë(((CLOCKË=
USART_Clock_DißbÀ
) || \

198 ((
CLOCK
Ë=
USART_Clock_E«bÀ
))

	)

207 
	#USART_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

208 
	#USART_CPOL_High
 ((
uöt16_t
)0x0400)

	)

209 
	#IS_USART_CPOL
(
CPOL
Ë(((CPOLË=
USART_CPOL_Low
Ë|| ((CPOLË=
USART_CPOL_High
))

	)

219 
	#USART_CPHA_1Edge
 ((
uöt16_t
)0x0000)

	)

220 
	#USART_CPHA_2Edge
 ((
uöt16_t
)0x0200)

	)

221 
	#IS_USART_CPHA
(
CPHA
Ë(((CPHAË=
USART_CPHA_1Edge
Ë|| ((CPHAË=
USART_CPHA_2Edge
))

	)

231 
	#USART_La°Bô_DißbÀ
 ((
uöt16_t
)0x0000)

	)

232 
	#USART_La°Bô_E«bÀ
 ((
uöt16_t
)0x0100)

	)

233 
	#IS_USART_LASTBIT
(
LASTBIT
Ë(((LASTBITË=
USART_La°Bô_DißbÀ
) || \

234 ((
LASTBIT
Ë=
USART_La°Bô_E«bÀ
))

	)

243 
	#USART_IT_PE
 ((
uöt16_t
)0x0028)

	)

244 
	#USART_IT_TXE
 ((
uöt16_t
)0x0727)

	)

245 
	#USART_IT_TC
 ((
uöt16_t
)0x0626)

	)

246 
	#USART_IT_RXNE
 ((
uöt16_t
)0x0525)

	)

247 
	#USART_IT_ORE_RX
 ((
uöt16_t
)0x0325Ë

	)

248 
	#USART_IT_IDLE
 ((
uöt16_t
)0x0424)

	)

249 
	#USART_IT_LBD
 ((
uöt16_t
)0x0846)

	)

250 
	#USART_IT_CTS
 ((
uöt16_t
)0x096A)

	)

251 
	#USART_IT_ERR
 ((
uöt16_t
)0x0060)

	)

252 
	#USART_IT_ORE_ER
 ((
uöt16_t
)0x0360Ë

	)

253 
	#USART_IT_NE
 ((
uöt16_t
)0x0260)

	)

254 
	#USART_IT_FE
 ((
uöt16_t
)0x0160)

	)

259 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

264 
	#IS_USART_CONFIG_IT
(
IT
Ë(((ITË=
USART_IT_PE
Ë|| ((ITË=
USART_IT_TXE
) || \

265 ((
IT
Ë=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

266 ((
IT
Ë=
USART_IT_IDLE
Ë|| ((ITË=
USART_IT_LBD
) || \

267 ((
IT
Ë=
USART_IT_CTS
Ë|| ((ITË=
USART_IT_ERR
))

	)

268 
	#IS_USART_GET_IT
(
IT
Ë(((ITË=
USART_IT_PE
Ë|| ((ITË=
USART_IT_TXE
) || \

269 ((
IT
Ë=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

270 ((
IT
Ë=
USART_IT_IDLE
Ë|| ((ITË=
USART_IT_LBD
) || \

271 ((
IT
Ë=
USART_IT_CTS
Ë|| ((ITË=
USART_IT_ORE
) || \

272 ((
IT
Ë=
USART_IT_ORE_RX
Ë|| ((ITË=
USART_IT_ORE_ER
) || \

273 ((
IT
Ë=
USART_IT_NE
Ë|| ((ITË=
USART_IT_FE
))

	)

274 
	#IS_USART_CLEAR_IT
(
IT
Ë(((ITË=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

275 ((
IT
Ë=
USART_IT_LBD
Ë|| ((ITË=
USART_IT_CTS
))

	)

284 
	#USART_DMAReq_Tx
 ((
uöt16_t
)0x0080)

	)

285 
	#USART_DMAReq_Rx
 ((
uöt16_t
)0x0040)

	)

286 
	#IS_USART_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt16_t
)0xFF3FË=0x00Ë&& ((DMAREQË!(uöt16_t)0x00))

	)

296 
	#USART_WakeUp_IdÀLöe
 ((
uöt16_t
)0x0000)

	)

297 
	#USART_WakeUp_AddªssM¨k
 ((
uöt16_t
)0x0800)

	)

298 
	#IS_USART_WAKEUP
(
WAKEUP
Ë(((WAKEUPË=
USART_WakeUp_IdÀLöe
) || \

299 ((
WAKEUP
Ë=
USART_WakeUp_AddªssM¨k
))

	)

308 
	#USART_LINBªakDëe˘Lígth_10b
 ((
uöt16_t
)0x0000)

	)

309 
	#USART_LINBªakDëe˘Lígth_11b
 ((
uöt16_t
)0x0020)

	)

310 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

311 (((
LENGTH
Ë=
USART_LINBªakDëe˘Lígth_10b
) || \

312 ((
LENGTH
Ë=
USART_LINBªakDëe˘Lígth_11b
))

	)

321 
	#USART_IrDAMode_LowPowî
 ((
uöt16_t
)0x0004)

	)

322 
	#USART_IrDAMode_N‹mÆ
 ((
uöt16_t
)0x0000)

	)

323 
	#IS_USART_IRDA_MODE
(
MODE
Ë(((MODEË=
USART_IrDAMode_LowPowî
) || \

324 ((
MODE
Ë=
USART_IrDAMode_N‹mÆ
))

	)

333 
	#USART_FLAG_CTS
 ((
uöt16_t
)0x0200)

	)

334 
	#USART_FLAG_LBD
 ((
uöt16_t
)0x0100)

	)

335 
	#USART_FLAG_TXE
 ((
uöt16_t
)0x0080)

	)

336 
	#USART_FLAG_TC
 ((
uöt16_t
)0x0040)

	)

337 
	#USART_FLAG_RXNE
 ((
uöt16_t
)0x0020)

	)

338 
	#USART_FLAG_IDLE
 ((
uöt16_t
)0x0010)

	)

339 
	#USART_FLAG_ORE
 ((
uöt16_t
)0x0008)

	)

340 
	#USART_FLAG_NE
 ((
uöt16_t
)0x0004)

	)

341 
	#USART_FLAG_FE
 ((
uöt16_t
)0x0002)

	)

342 
	#USART_FLAG_PE
 ((
uöt16_t
)0x0001)

	)

343 
	#IS_USART_FLAG
(
FLAG
Ë(((FLAGË=
USART_FLAG_PE
Ë|| ((FLAGË=
USART_FLAG_TXE
) || \

344 ((
FLAG
Ë=
USART_FLAG_TC
Ë|| ((FLAGË=
USART_FLAG_RXNE
) || \

345 ((
FLAG
Ë=
USART_FLAG_IDLE
Ë|| ((FLAGË=
USART_FLAG_LBD
) || \

346 ((
FLAG
Ë=
USART_FLAG_CTS
Ë|| ((FLAGË=
USART_FLAG_ORE
) || \

347 ((
FLAG
Ë=
USART_FLAG_NE
Ë|| ((FLAGË=
USART_FLAG_FE
))

	)

349 
	#IS_USART_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0xFC9FË=0x00Ë&& ((FLAGË!(uöt16_t)0x00))

	)

351 
	#IS_USART_BAUDRATE
(
BAUDRATE
Ë(((BAUDRATEË> 0Ë&& ((BAUDRATEË< 7500001))

	)

352 
	#IS_USART_ADDRESS
(
ADDRESS
Ë((ADDRESSË<0xF)

	)

353 
	#IS_USART_DATA
(
DATA
Ë((DATAË<0x1FF)

	)

367 
USART_DeInô
(
USART_Ty≥Def
* 
USARTx
);

370 
USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
);

371 
USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
);

372 
USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
);

373 
USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
);

374 
USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

375 
USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
);

376 
USART_OvîSam∂ög8Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

377 
USART_O√BôMëhodCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

380 
USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
);

381 
uöt16_t
 
USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
);

384 
USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
);

385 
USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
);

386 
USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

389 
USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
);

390 
USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

391 
USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
);

394 
USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

397 
USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

398 
USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

399 
USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
);

402 
USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
);

403 
USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

406 
USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

409 
USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

410 
FœgSètus
 
USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
);

411 
USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
);

412 
ITSètus
 
USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
);

413 
USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
);

415 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_wwdg.h

30 #i‚de‡
__STM32F4xx_WWDG_H


31 
	#__STM32F4xx_WWDG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

59 
	#WWDG_PªsˇÀr_1
 ((
uöt32_t
)0x00000000)

	)

60 
	#WWDG_PªsˇÀr_2
 ((
uöt32_t
)0x00000080)

	)

61 
	#WWDG_PªsˇÀr_4
 ((
uöt32_t
)0x00000100)

	)

62 
	#WWDG_PªsˇÀr_8
 ((
uöt32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
WWDG_PªsˇÀr_1
) || \

64 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_2
) || \

65 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_4
) || \

66 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_8
))

	)

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
Ë((VALUEË<0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
Ë(((COUNTERË>0x40Ë&& ((COUNTERË<0x7F))

	)

82 
WWDG_DeInô
();

85 
WWDG_SëPªsˇÀr
(
uöt32_t
 
WWDG_PªsˇÀr
);

86 
WWDG_SëWödowVÆue
(
uöt8_t
 
WödowVÆue
);

87 
WWDG_E«bÀIT
();

88 
WWDG_SëCou¡î
(
uöt8_t
 
Cou¡î
);

91 
WWDG_E«bÀ
(
uöt8_t
 
Cou¡î
);

94 
FœgSètus
 
WWDG_GëFœgSètus
();

95 
WWDG_CÀ¨Fœg
();

97 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_adc.c

104 
	~"°m32f4xx_adc.h
"

105 
	~"°m32f4xx_rcc.h
"

120 
	#CR1_DISCNUM_RESET
 ((
uöt32_t
)0xFFFF1FFF)

	)

123 
	#CR1_AWDCH_RESET
 ((
uöt32_t
)0xFFFFFFE0)

	)

126 
	#CR1_AWDMode_RESET
 ((
uöt32_t
)0xFF3FFDFF)

	)

129 
	#CR1_CLEAR_MASK
 ((
uöt32_t
)0xFCFFFEFF)

	)

132 
	#CR2_EXTEN_RESET
 ((
uöt32_t
)0xCFFFFFFF)

	)

135 
	#CR2_JEXTEN_RESET
 ((
uöt32_t
)0xFFCFFFFF)

	)

138 
	#CR2_JEXTSEL_RESET
 ((
uöt32_t
)0xFFF0FFFF)

	)

141 
	#CR2_CLEAR_MASK
 ((
uöt32_t
)0xC0FFF7FD)

	)

144 
	#SQR3_SQ_SET
 ((
uöt32_t
)0x0000001F)

	)

145 
	#SQR2_SQ_SET
 ((
uöt32_t
)0x0000001F)

	)

146 
	#SQR1_SQ_SET
 ((
uöt32_t
)0x0000001F)

	)

149 
	#SQR1_L_RESET
 ((
uöt32_t
)0xFF0FFFFF)

	)

152 
	#JSQR_JSQ_SET
 ((
uöt32_t
)0x0000001F)

	)

155 
	#JSQR_JL_SET
 ((
uöt32_t
)0x00300000)

	)

156 
	#JSQR_JL_RESET
 ((
uöt32_t
)0xFFCFFFFF)

	)

159 
	#SMPR1_SMP_SET
 ((
uöt32_t
)0x00000007)

	)

160 
	#SMPR2_SMP_SET
 ((
uöt32_t
)0x00000007)

	)

163 
	#JDR_OFFSET
 ((
uöt8_t
)0x28)

	)

166 
	#CDR_ADDRESS
 ((
uöt32_t
)0x40012308)

	)

169 
	#CR_CLEAR_MASK
 ((
uöt32_t
)0xFFFC30E0)

	)

212 
	$ADC_DeInô
()

215 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC
, 
ENABLE
);

218 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC
, 
DISABLE
);

219 
	}
}

234 
	$ADC_Inô
(
ADC_Ty≥Def
* 
ADCx
, 
ADC_InôTy≥Def
* 
ADC_InôSåu˘
)

236 
uöt32_t
 
tm¥eg1
 = 0;

237 
uöt8_t
 
tm¥eg2
 = 0;

239 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

240 
	`as£π_∑øm
(
	`IS_ADC_RESOLUTION
(
ADC_InôSåu˘
->
ADC_Resﬁuti⁄
));

241 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
));

242 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
));

243 
	`as£π_∑øm
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄vEdge
));

244 
	`as£π_∑øm
(
	`IS_ADC_EXT_TRIG
(
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
));

245 
	`as£π_∑øm
(
	`IS_ADC_DATA_ALIGN
(
ADC_InôSåu˘
->
ADC_D©aAlign
));

246 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InôSåu˘
->
ADC_NbrOfC⁄vîsi⁄
));

250 
tm¥eg1
 = 
ADCx
->
CR1
;

253 
tm¥eg1
 &
CR1_CLEAR_MASK
;

258 
tm¥eg1
 |(
uöt32_t
)(((uöt32_t)
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
 << 8) | \

259 
ADC_InôSåu˘
->
ADC_Resﬁuti⁄
);

261 
ADCx
->
CR1
 = 
tm¥eg1
;

264 
tm¥eg1
 = 
ADCx
->
CR2
;

267 
tm¥eg1
 &
CR2_CLEAR_MASK
;

275 
tm¥eg1
 |(
uöt32_t
)(
ADC_InôSåu˘
->
ADC_D©aAlign
 | \

276 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
 |

277 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄vEdge
 | \

278 ((
uöt32_t
)
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
 << 1));

281 
ADCx
->
CR2
 = 
tm¥eg1
;

284 
tm¥eg1
 = 
ADCx
->
SQR1
;

287 
tm¥eg1
 &
SQR1_L_RESET
;

291 
tm¥eg2
 |(
uöt8_t
)(
ADC_InôSåu˘
->
ADC_NbrOfC⁄vîsi⁄
 - (uint8_t)1);

292 
tm¥eg1
 |((
uöt32_t
)
tm¥eg2
 << 20);

295 
ADCx
->
SQR1
 = 
tm¥eg1
;

296 
	}
}

309 
	$ADC_Såu˘Inô
(
ADC_InôTy≥Def
* 
ADC_InôSåu˘
)

312 
ADC_InôSåu˘
->
ADC_Resﬁuti⁄
 = 
ADC_Resﬁuti⁄_12b
;

315 
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
 = 
DISABLE
;

318 
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
 = 
DISABLE
;

321 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄vEdge
 = 
ADC_Exã∫ÆTrigC⁄vEdge_N⁄e
;

324 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
 = 
ADC_Exã∫ÆTrigC⁄v_T1_CC1
;

327 
ADC_InôSåu˘
->
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

330 
ADC_InôSåu˘
->
ADC_NbrOfC⁄vîsi⁄
 = 1;

331 
	}
}

340 
	$ADC_Comm⁄Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
)

342 
uöt32_t
 
tm¥eg1
 = 0;

344 
	`as£π_∑øm
(
	`IS_ADC_MODE
(
ADC_Comm⁄InôSåu˘
->
ADC_Mode
));

345 
	`as£π_∑øm
(
	`IS_ADC_PRESCALER
(
ADC_Comm⁄InôSåu˘
->
ADC_PªsˇÀr
));

346 
	`as£π_∑øm
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_Comm⁄InôSåu˘
->
ADC_DMAAc˚ssMode
));

347 
	`as£π_∑øm
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_Comm⁄InôSåu˘
->
ADC_TwoSam∂ögDñay
));

350 
tm¥eg1
 = 
ADC
->
CCR
;

353 
tm¥eg1
 &
CR_CLEAR_MASK
;

361 
tm¥eg1
 |(
uöt32_t
)(
ADC_Comm⁄InôSåu˘
->
ADC_Mode
 |

362 
ADC_Comm⁄InôSåu˘
->
ADC_PªsˇÀr
 |

363 
ADC_Comm⁄InôSåu˘
->
ADC_DMAAc˚ssMode
 |

364 
ADC_Comm⁄InôSåu˘
->
ADC_TwoSam∂ögDñay
);

367 
ADC
->
CCR
 = 
tm¥eg1
;

368 
	}
}

376 
	$ADC_Comm⁄Såu˘Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
)

379 
ADC_Comm⁄InôSåu˘
->
ADC_Mode
 = 
ADC_Mode_Indïídít
;

382 
ADC_Comm⁄InôSåu˘
->
ADC_PªsˇÀr
 = 
ADC_PªsˇÀr_Div2
;

385 
ADC_Comm⁄InôSåu˘
->
ADC_DMAAc˚ssMode
 = 
ADC_DMAAc˚ssMode_DißbÀd
;

388 
ADC_Comm⁄InôSåu˘
->
ADC_TwoSam∂ögDñay
 = 
ADC_TwoSam∂ögDñay_5Cy˛es
;

389 
	}
}

398 
	$ADC_Cmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

401 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

402 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

403 i‡(
NewSèã
 !
DISABLE
)

406 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_ADON
;

411 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_ADON
);

413 
	}
}

456 
	$ADC_A«logW©chdogCmd
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_A«logW©chdog
)

458 
uöt32_t
 
tm¥eg
 = 0;

460 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

461 
	`as£π_∑øm
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_A«logW©chdog
));

464 
tm¥eg
 = 
ADCx
->
CR1
;

467 
tm¥eg
 &
CR1_AWDMode_RESET
;

470 
tm¥eg
 |
ADC_A«logW©chdog
;

473 
ADCx
->
CR1
 = 
tm¥eg
;

474 
	}
}

485 
	$ADC_A«logW©chdogThªshﬁdsC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
HighThªshﬁd
,

486 
uöt16_t
 
LowThªshﬁd
)

489 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

490 
	`as£π_∑øm
(
	`IS_ADC_THRESHOLD
(
HighThªshﬁd
));

491 
	`as£π_∑øm
(
	`IS_ADC_THRESHOLD
(
LowThªshﬁd
));

494 
ADCx
->
HTR
 = 
HighThªshﬁd
;

497 
ADCx
->
LTR
 = 
LowThªshﬁd
;

498 
	}
}

526 
	$ADC_A«logW©chdogSögÀCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
)

528 
uöt32_t
 
tm¥eg
 = 0;

530 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

531 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

534 
tm¥eg
 = 
ADCx
->
CR1
;

537 
tm¥eg
 &
CR1_AWDCH_RESET
;

540 
tm¥eg
 |
ADC_Ch™√l
;

543 
ADCx
->
CR1
 = 
tm¥eg
;

544 
	}
}

591 
	$ADC_TempSís‹VªfötCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

594 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

595 i‡(
NewSèã
 !
DISABLE
)

598 
ADC
->
CCR
 |(
uöt32_t
)
ADC_CCR_TSVREFE
;

603 
ADC
->
CCR
 &(
uöt32_t
)(~
ADC_CCR_TSVREFE
);

605 
	}
}

613 
	$ADC_VBATCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

616 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

617 i‡(
NewSèã
 !
DISABLE
)

620 
ADC
->
CCR
 |(
uöt32_t
)
ADC_CCR_VBATE
;

625 
ADC
->
CCR
 &(
uöt32_t
)(~
ADC_CCR_VBATE
);

627 
	}
}

714 
	$ADC_ReguœrCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
)

716 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0;

718 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

719 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

720 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_RANK
(
R™k
));

721 
	`as£π_∑øm
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam∂eTime
));

724 i‡(
ADC_Ch™√l
 > 
ADC_Ch™√l_9
)

727 
tm¥eg1
 = 
ADCx
->
SMPR1
;

730 
tm¥eg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_Ch™√l
 - 10));

733 
tm¥eg1
 &~
tm¥eg2
;

736 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * (
ADC_Ch™√l
 - 10));

739 
tm¥eg1
 |
tm¥eg2
;

742 
ADCx
->
SMPR1
 = 
tm¥eg1
;

747 
tm¥eg1
 = 
ADCx
->
SMPR2
;

750 
tm¥eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Ch™√l
);

753 
tm¥eg1
 &~
tm¥eg2
;

756 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * 
ADC_Ch™√l
);

759 
tm¥eg1
 |
tm¥eg2
;

762 
ADCx
->
SMPR2
 = 
tm¥eg1
;

765 i‡(
R™k
 < 7)

768 
tm¥eg1
 = 
ADCx
->
SQR3
;

771 
tm¥eg2
 = 
SQR3_SQ_SET
 << (5 * (
R™k
 - 1));

774 
tm¥eg1
 &~
tm¥eg2
;

777 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 1));

780 
tm¥eg1
 |
tm¥eg2
;

783 
ADCx
->
SQR3
 = 
tm¥eg1
;

786 i‡(
R™k
 < 13)

789 
tm¥eg1
 = 
ADCx
->
SQR2
;

792 
tm¥eg2
 = 
SQR2_SQ_SET
 << (5 * (
R™k
 - 7));

795 
tm¥eg1
 &~
tm¥eg2
;

798 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 7));

801 
tm¥eg1
 |
tm¥eg2
;

804 
ADCx
->
SQR2
 = 
tm¥eg1
;

810 
tm¥eg1
 = 
ADCx
->
SQR1
;

813 
tm¥eg2
 = 
SQR1_SQ_SET
 << (5 * (
R™k
 - 13));

816 
tm¥eg1
 &~
tm¥eg2
;

819 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 13));

822 
tm¥eg1
 |
tm¥eg2
;

825 
ADCx
->
SQR1
 = 
tm¥eg1
;

827 
	}
}

834 
	$ADC_So·w¨eSèπC⁄v
(
ADC_Ty≥Def
* 
ADCx
)

837 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

840 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_SWSTART
;

841 
	}
}

848 
FœgSètus
 
	$ADC_GëSo·w¨eSèπC⁄vSètus
(
ADC_Ty≥Def
* 
ADCx
)

850 
FœgSètus
 
bô°©us
 = 
RESET
;

852 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

855 i‡((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
Ë!(
uöt32_t
)
RESET
)

858 
bô°©us
 = 
SET
;

863 
bô°©us
 = 
RESET
;

867  
bô°©us
;

868 
	}
}

878 
	$ADC_EOCOnEachReguœrCh™√lCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

881 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

882 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

884 i‡(
NewSèã
 !
DISABLE
)

887 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_EOCS
;

892 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_EOCS
);

894 
	}
}

903 
	$ADC_C⁄töuousModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

906 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

907 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

909 i‡(
NewSèã
 !
DISABLE
)

912 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_CONT
;

917 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_CONT
);

919 
	}
}

929 
	$ADC_DiscModeCh™√lCou¡C⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Numbî
)

931 
uöt32_t
 
tm¥eg1
 = 0;

932 
uöt32_t
 
tm¥eg2
 = 0;

935 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

936 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numbî
));

939 
tm¥eg1
 = 
ADCx
->
CR1
;

942 
tm¥eg1
 &
CR1_DISCNUM_RESET
;

945 
tm¥eg2
 = 
Numbî
 - 1;

946 
tm¥eg1
 |
tm¥eg2
 << 13;

949 
ADCx
->
CR1
 = 
tm¥eg1
;

950 
	}
}

961 
	$ADC_DiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

964 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

965 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

967 i‡(
NewSèã
 !
DISABLE
)

970 
ADCx
->
CR1
 |(
uöt32_t
)
ADC_CR1_DISCEN
;

975 
ADCx
->
CR1
 &(
uöt32_t
)(~
ADC_CR1_DISCEN
);

977 
	}
}

984 
uöt16_t
 
	$ADC_GëC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
)

987 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

990  (
uöt16_t
Ë
ADCx
->
DR
;

991 
	}
}

1005 
uöt32_t
 
	$ADC_GëMu…iModeC⁄vîsi⁄VÆue
()

1008  (*(
__IO
 
uöt32_t
 *Ë
CDR_ADDRESS
);

1009 
	}
}

1054 
	$ADC_DMACmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1057 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1058 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1059 i‡(
NewSèã
 !
DISABLE
)

1062 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_DMA
;

1067 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_DMA
);

1069 
	}
}

1078 
	$ADC_DMAReque°A·îLa°Tøns„rCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1081 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1082 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1083 i‡(
NewSèã
 !
DISABLE
)

1086 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_DDS
;

1091 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_DDS
);

1093 
	}
}

1105 
	$ADC_Mu…iModeDMAReque°A·îLa°Tøns„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1108 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1109 i‡(
NewSèã
 !
DISABLE
)

1112 
ADC
->
CCR
 |(
uöt32_t
)
ADC_CCR_DDS
;

1117 
ADC
->
CCR
 &(
uöt32_t
)(~
ADC_CCR_DDS
);

1119 
	}
}

1192 
	$ADC_Inje˘edCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
)

1194 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0, 
tm¥eg3
 = 0;

1196 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1197 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

1198 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_RANK
(
R™k
));

1199 
	`as£π_∑øm
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam∂eTime
));

1201 i‡(
ADC_Ch™√l
 > 
ADC_Ch™√l_9
)

1204 
tm¥eg1
 = 
ADCx
->
SMPR1
;

1206 
tm¥eg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_Ch™√l
 - 10));

1208 
tm¥eg1
 &~
tm¥eg2
;

1210 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3*(
ADC_Ch™√l
 - 10));

1212 
tm¥eg1
 |
tm¥eg2
;

1214 
ADCx
->
SMPR1
 = 
tm¥eg1
;

1219 
tm¥eg1
 = 
ADCx
->
SMPR2
;

1221 
tm¥eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Ch™√l
);

1223 
tm¥eg1
 &~
tm¥eg2
;

1225 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * 
ADC_Ch™√l
);

1227 
tm¥eg1
 |
tm¥eg2
;

1229 
ADCx
->
SMPR2
 = 
tm¥eg1
;

1233 
tm¥eg1
 = 
ADCx
->
JSQR
;

1235 
tm¥eg3
 = (
tm¥eg1
 & 
JSQR_JL_SET
)>> 20;

1237 
tm¥eg2
 = 
JSQR_JSQ_SET
 << (5 * (
uöt8_t
)((
R™k
 + 3Ë- (
tm¥eg3
 + 1)));

1239 
tm¥eg1
 &~
tm¥eg2
;

1241 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
uöt8_t
)((
R™k
 + 3Ë- (
tm¥eg3
 + 1)));

1243 
tm¥eg1
 |
tm¥eg2
;

1245 
ADCx
->
JSQR
 = 
tm¥eg1
;

1246 
	}
}

1255 
	$ADC_Inje˘edSequí˚rLígthC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Lígth
)

1257 
uöt32_t
 
tm¥eg1
 = 0;

1258 
uöt32_t
 
tm¥eg2
 = 0;

1260 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1261 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_LENGTH
(
Lígth
));

1264 
tm¥eg1
 = 
ADCx
->
JSQR
;

1267 
tm¥eg1
 &
JSQR_JL_RESET
;

1270 
tm¥eg2
 = 
Lígth
 - 1;

1271 
tm¥eg1
 |
tm¥eg2
 << 20;

1274 
ADCx
->
JSQR
 = 
tm¥eg1
;

1275 
	}
}

1290 
	$ADC_SëInje˘edOff£t
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
, 
uöt16_t
 
Off£t
)

1292 
__IO
 
uöt32_t
 
tmp
 = 0;

1294 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1295 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_Inje˘edCh™√l
));

1296 
	`as£π_∑øm
(
	`IS_ADC_OFFSET
(
Off£t
));

1298 
tmp
 = (
uöt32_t
)
ADCx
;

1299 
tmp
 +
ADC_Inje˘edCh™√l
;

1302 *(
__IO
 
uöt32_t
 *Ë
tmp
 = (uöt32_t)
Off£t
;

1303 
	}
}

1328 
	$ADC_Exã∫ÆTrigInje˘edC⁄vC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄v
)

1330 
uöt32_t
 
tm¥eg
 = 0;

1332 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1333 
	`as£π_∑øm
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_Exã∫ÆTrigInjecC⁄v
));

1336 
tm¥eg
 = 
ADCx
->
CR2
;

1339 
tm¥eg
 &
CR2_JEXTSEL_RESET
;

1342 
tm¥eg
 |
ADC_Exã∫ÆTrigInjecC⁄v
;

1345 
ADCx
->
CR2
 = 
tm¥eg
;

1346 
	}
}

1362 
	$ADC_Exã∫ÆTrigInje˘edC⁄vEdgeC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄vEdge
)

1364 
uöt32_t
 
tm¥eg
 = 0;

1366 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1367 
	`as£π_∑øm
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_Exã∫ÆTrigInjecC⁄vEdge
));

1369 
tm¥eg
 = 
ADCx
->
CR2
;

1371 
tm¥eg
 &
CR2_JEXTEN_RESET
;

1373 
tm¥eg
 |
ADC_Exã∫ÆTrigInjecC⁄vEdge
;

1375 
ADCx
->
CR2
 = 
tm¥eg
;

1376 
	}
}

1383 
	$ADC_So·w¨eSèπInje˘edC⁄v
(
ADC_Ty≥Def
* 
ADCx
)

1386 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1388 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_JSWSTART
;

1389 
	}
}

1396 
FœgSètus
 
	$ADC_GëSo·w¨eSèπInje˘edC⁄vCmdSètus
(
ADC_Ty≥Def
* 
ADCx
)

1398 
FœgSètus
 
bô°©us
 = 
RESET
;

1400 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1403 i‡((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
Ë!(
uöt32_t
)
RESET
)

1406 
bô°©us
 = 
SET
;

1411 
bô°©us
 = 
RESET
;

1414  
bô°©us
;

1415 
	}
}

1425 
	$ADC_AutoInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1428 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1429 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1430 i‡(
NewSèã
 !
DISABLE
)

1433 
ADCx
->
CR1
 |(
uöt32_t
)
ADC_CR1_JAUTO
;

1438 
ADCx
->
CR1
 &(
uöt32_t
)(~
ADC_CR1_JAUTO
);

1440 
	}
}

1451 
	$ADC_Inje˘edDiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1454 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1455 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1456 i‡(
NewSèã
 !
DISABLE
)

1459 
ADCx
->
CR1
 |(
uöt32_t
)
ADC_CR1_JDISCEN
;

1464 
ADCx
->
CR1
 &(
uöt32_t
)(~
ADC_CR1_JDISCEN
);

1466 
	}
}

1479 
uöt16_t
 
	$ADC_GëInje˘edC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
)

1481 
__IO
 
uöt32_t
 
tmp
 = 0;

1484 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1485 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_Inje˘edCh™√l
));

1487 
tmp
 = (
uöt32_t
)
ADCx
;

1488 
tmp
 +
ADC_Inje˘edCh™√l
 + 
JDR_OFFSET
;

1491  (
uöt16_t
Ë(*(
__IO
 
uöt32_t
*Ë
tmp
);

1492 
	}
}

1587 
	$ADC_ITC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1589 
uöt32_t
 
ômask
 = 0;

1591 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1592 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1593 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1596 
ômask
 = (
uöt8_t
)
ADC_IT
;

1597 
ômask
 = (
uöt32_t
)0x01 << itmask;

1599 i‡(
NewSèã
 !
DISABLE
)

1602 
ADCx
->
CR1
 |
ômask
;

1607 
ADCx
->
CR1
 &(~(
uöt32_t
)
ômask
);

1609 
	}
}

1624 
FœgSètus
 
	$ADC_GëFœgSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
)

1626 
FœgSètus
 
bô°©us
 = 
RESET
;

1628 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1629 
	`as£π_∑øm
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1632 i‡((
ADCx
->
SR
 & 
ADC_FLAG
Ë!(
uöt8_t
)
RESET
)

1635 
bô°©us
 = 
SET
;

1640 
bô°©us
 = 
RESET
;

1643  
bô°©us
;

1644 
	}
}

1659 
	$ADC_CÀ¨Fœg
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
)

1662 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1663 
	`as£π_∑øm
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1666 
ADCx
->
SR
 = ~(
uöt32_t
)
ADC_FLAG
;

1667 
	}
}

1680 
ITSètus
 
	$ADC_GëITSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
)

1682 
ITSètus
 
bô°©us
 = 
RESET
;

1683 
uöt32_t
 
ômask
 = 0, 
íabÀ°©us
 = 0;

1686 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1687 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1690 
ômask
 = 
ADC_IT
 >> 8;

1693 
íabÀ°©us
 = (
ADCx
->
CR1
 & ((
uöt32_t
)0x01 << (
uöt8_t
)
ADC_IT
)) ;

1696 i‡(((
ADCx
->
SR
 & 
ômask
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1699 
bô°©us
 = 
SET
;

1704 
bô°©us
 = 
RESET
;

1707  
bô°©us
;

1708 
	}
}

1721 
	$ADC_CÀ¨ITPídögBô
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
)

1723 
uöt8_t
 
ômask
 = 0;

1725 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1726 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1728 
ômask
 = (
uöt8_t
)(
ADC_IT
 >> 8);

1730 
ADCx
->
SR
 = ~(
uöt32_t
)
ômask
;

1731 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_can.c

86 
	~"°m32f4xx_ˇn.h
"

87 
	~"°m32f4xx_rcc.h
"

101 
	#MCR_DBF
 ((
uöt32_t
)0x00010000Ë

	)

104 
	#TMIDxR_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

107 
	#FMR_FINIT
 ((
uöt32_t
)0x00000001Ë

	)

110 
	#INAK_TIMEOUT
 ((
uöt32_t
)0x0000FFFF)

	)

112 
	#SLAK_TIMEOUT
 ((
uöt32_t
)0x0000FFFF)

	)

115 
	#CAN_FLAGS_TSR
 ((
uöt32_t
)0x08000000)

	)

117 
	#CAN_FLAGS_RF1R
 ((
uöt32_t
)0x04000000)

	)

119 
	#CAN_FLAGS_RF0R
 ((
uöt32_t
)0x02000000)

	)

121 
	#CAN_FLAGS_MSR
 ((
uöt32_t
)0x01000000)

	)

123 
	#CAN_FLAGS_ESR
 ((
uöt32_t
)0x00F00000)

	)

126 
	#CAN_TXMAILBOX_0
 ((
uöt8_t
)0x00)

	)

127 
	#CAN_TXMAILBOX_1
 ((
uöt8_t
)0x01)

	)

128 
	#CAN_TXMAILBOX_2
 ((
uöt8_t
)0x02)

	)

130 
	#CAN_MODE_MASK
 ((
uöt32_t
Ë0x00000003)

	)

136 
ITSètus
 
CheckITSètus
(
uöt32_t
 
CAN_Reg
, uöt32_à
It_Bô
);

168 
	$CAN_DeInô
(
CAN_Ty≥Def
* 
CANx
)

171 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

173 i‡(
CANx
 =
CAN1
)

176 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN1
, 
ENABLE
);

178 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN1
, 
DISABLE
);

183 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
ENABLE
);

185 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
DISABLE
);

187 
	}
}

198 
uöt8_t
 
	$CAN_Inô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_InôTy≥Def
* 
CAN_InôSåu˘
)

200 
uöt8_t
 
InôSètus
 = 
CAN_InôSètus_Faûed
;

201 
uöt32_t
 
waô_ack
 = 0x00000000;

203 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

204 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_TTCM
));

205 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_ABOM
));

206 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_AWUM
));

207 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_NART
));

208 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_RFLM
));

209 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_TXFP
));

210 
	`as£π_∑øm
(
	`IS_CAN_MODE
(
CAN_InôSåu˘
->
CAN_Mode
));

211 
	`as£π_∑øm
(
	`IS_CAN_SJW
(
CAN_InôSåu˘
->
CAN_SJW
));

212 
	`as£π_∑øm
(
	`IS_CAN_BS1
(
CAN_InôSåu˘
->
CAN_BS1
));

213 
	`as£π_∑øm
(
	`IS_CAN_BS2
(
CAN_InôSåu˘
->
CAN_BS2
));

214 
	`as£π_∑øm
(
	`IS_CAN_PRESCALER
(
CAN_InôSåu˘
->
CAN_PªsˇÀr
));

217 
CANx
->
MCR
 &(~(
uöt32_t
)
CAN_MCR_SLEEP
);

220 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

223 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
Ë!CAN_MSR_INAKË&& (
waô_ack
 !
INAK_TIMEOUT
))

225 
waô_ack
++;

229 i‡((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

231 
InôSètus
 = 
CAN_InôSètus_Faûed
;

236 i‡(
CAN_InôSåu˘
->
CAN_TTCM
 =
ENABLE
)

238 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

242 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_TTCM
;

246 i‡(
CAN_InôSåu˘
->
CAN_ABOM
 =
ENABLE
)

248 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

252 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_ABOM
;

256 i‡(
CAN_InôSåu˘
->
CAN_AWUM
 =
ENABLE
)

258 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

262 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_AWUM
;

266 i‡(
CAN_InôSåu˘
->
CAN_NART
 =
ENABLE
)

268 
CANx
->
MCR
 |
CAN_MCR_NART
;

272 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_NART
;

276 i‡(
CAN_InôSåu˘
->
CAN_RFLM
 =
ENABLE
)

278 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

282 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_RFLM
;

286 i‡(
CAN_InôSåu˘
->
CAN_TXFP
 =
ENABLE
)

288 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

292 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_TXFP
;

296 
CANx
->
BTR
 = (
uöt32_t
)((uöt32_t)
CAN_InôSåu˘
->
CAN_Mode
 << 30) | \

297 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_SJW
 << 24) | \

298 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_BS1
 << 16) | \

299 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_BS2
 << 20) | \

300 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_PªsˇÀr
 - 1);

303 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_INRQ
;

306 
waô_ack
 = 0;

308 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
Ë=CAN_MSR_INAKË&& (
waô_ack
 !
INAK_TIMEOUT
))

310 
waô_ack
++;

314 i‡((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

316 
InôSètus
 = 
CAN_InôSètus_Faûed
;

320 
InôSètus
 = 
CAN_InôSètus_Suc˚ss
 ;

325  
InôSètus
;

326 
	}
}

335 
	$CAN_FûãrInô
(
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
)

337 
uöt32_t
 
fûãr_numbî_bô_pos
 = 0;

339 
	`as£π_∑øm
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
));

340 
	`as£π_∑øm
(
	`IS_CAN_FILTER_MODE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
));

341 
	`as£π_∑øm
(
	`IS_CAN_FILTER_SCALE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
));

342 
	`as£π_∑øm
(
	`IS_CAN_FILTER_FIFO
(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
));

343 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
));

345 
fûãr_numbî_bô_pos
 = ((
uöt32_t
)1Ë<< 
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
;

348 
CAN1
->
FMR
 |
FMR_FINIT
;

351 
CAN1
->
FA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

354 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_16bô
)

357 
CAN1
->
FS1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

361 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

362 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
) << 16) |

363 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

367 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

368 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

369 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
);

372 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_32bô
)

375 
CAN1
->
FS1R
 |
fûãr_numbî_bô_pos
;

377 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

378 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
) << 16) |

379 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

381 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

382 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

383 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
);

387 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
 =
CAN_FûãrMode_IdMask
)

390 
CAN1
->
FM1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

395 
CAN1
->
FM1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

399 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_Fûãr_FIFO0
)

402 
CAN1
->
FFA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

405 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_Fûãr_FIFO1
)

408 
CAN1
->
FFA1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

412 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
 =
ENABLE
)

414 
CAN1
->
FA1R
 |
fûãr_numbî_bô_pos
;

418 
CAN1
->
FMR
 &~
FMR_FINIT
;

419 
	}
}

426 
	$CAN_Såu˘Inô
(
CAN_InôTy≥Def
* 
CAN_InôSåu˘
)

431 
CAN_InôSåu˘
->
CAN_TTCM
 = 
DISABLE
;

434 
CAN_InôSåu˘
->
CAN_ABOM
 = 
DISABLE
;

437 
CAN_InôSåu˘
->
CAN_AWUM
 = 
DISABLE
;

440 
CAN_InôSåu˘
->
CAN_NART
 = 
DISABLE
;

443 
CAN_InôSåu˘
->
CAN_RFLM
 = 
DISABLE
;

446 
CAN_InôSåu˘
->
CAN_TXFP
 = 
DISABLE
;

449 
CAN_InôSåu˘
->
CAN_Mode
 = 
CAN_Mode_N‹mÆ
;

452 
CAN_InôSåu˘
->
CAN_SJW
 = 
CAN_SJW_1tq
;

455 
CAN_InôSåu˘
->
CAN_BS1
 = 
CAN_BS1_4tq
;

458 
CAN_InôSåu˘
->
CAN_BS2
 = 
CAN_BS2_3tq
;

461 
CAN_InôSåu˘
->
CAN_PªsˇÀr
 = 1;

462 
	}
}

469 
	$CAN_SœveSèπB™k
(
uöt8_t
 
CAN_B™kNumbî
)

472 
	`as£π_∑øm
(
	`IS_CAN_BANKNUMBER
(
CAN_B™kNumbî
));

475 
CAN1
->
FMR
 |
FMR_FINIT
;

478 
CAN1
->
FMR
 &(
uöt32_t
)0xFFFFC0F1 ;

479 
CAN1
->
FMR
 |(
uöt32_t
)(
CAN_B™kNumbî
)<<8;

482 
CAN1
->
FMR
 &~
FMR_FINIT
;

483 
	}
}

494 
	$CAN_DBGFªeze
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

497 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

498 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

500 i‡(
NewSèã
 !
DISABLE
)

503 
CANx
->
MCR
 |
MCR_DBF
;

508 
CANx
->
MCR
 &~
MCR_DBF
;

510 
	}
}

524 
	$CAN_TTComModeCmd
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

527 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

528 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

529 i‡(
NewSèã
 !
DISABLE
)

532 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

535 
CANx
->
sTxMaûBox
[0].
TDTR
 |((
uöt32_t
)
CAN_TDT0R_TGT
);

536 
CANx
->
sTxMaûBox
[1].
TDTR
 |((
uöt32_t
)
CAN_TDT1R_TGT
);

537 
CANx
->
sTxMaûBox
[2].
TDTR
 |((
uöt32_t
)
CAN_TDT2R_TGT
);

542 
CANx
->
MCR
 &(
uöt32_t
)(~(uöt32_t)
CAN_MCR_TTCM
);

545 
CANx
->
sTxMaûBox
[0].
TDTR
 &((
uöt32_t
)~
CAN_TDT0R_TGT
);

546 
CANx
->
sTxMaûBox
[1].
TDTR
 &((
uöt32_t
)~
CAN_TDT1R_TGT
);

547 
CANx
->
sTxMaûBox
[2].
TDTR
 &((
uöt32_t
)~
CAN_TDT2R_TGT
);

549 
	}
}

578 
uöt8_t
 
	$CAN_Tønsmô
(
CAN_Ty≥Def
* 
CANx
, 
C™TxMsg
* 
TxMesßge
)

580 
uöt8_t
 
å™smô_maûbox
 = 0;

582 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

583 
	`as£π_∑øm
(
	`IS_CAN_IDTYPE
(
TxMesßge
->
IDE
));

584 
	`as£π_∑øm
(
	`IS_CAN_RTR
(
TxMesßge
->
RTR
));

585 
	`as£π_∑øm
(
	`IS_CAN_DLC
(
TxMesßge
->
DLC
));

588 i‡((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

590 
å™smô_maûbox
 = 0;

592 i‡((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

594 
å™smô_maûbox
 = 1;

596 i‡((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

598 
å™smô_maûbox
 = 2;

602 
å™smô_maûbox
 = 
CAN_TxSètus_NoMaûBox
;

605 i‡(
å™smô_maûbox
 !
CAN_TxSètus_NoMaûBox
)

608 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 &
TMIDxR_TXRQ
;

609 i‡(
TxMesßge
->
IDE
 =
CAN_Id_Sènd¨d
)

611 
	`as£π_∑øm
(
	`IS_CAN_STDID
(
TxMesßge
->
StdId
));

612 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |((
TxMesßge
->
StdId
 << 21) | \

613 
TxMesßge
->
RTR
);

617 
	`as£π_∑øm
(
	`IS_CAN_EXTID
(
TxMesßge
->
ExtId
));

618 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |((
TxMesßge
->
ExtId
 << 3) | \

619 
TxMesßge
->
IDE
 | \

620 
TxMesßge
->
RTR
);

624 
TxMesßge
->
DLC
 &(
uöt8_t
)0x0000000F;

625 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDTR
 &(
uöt32_t
)0xFFFFFFF0;

626 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDTR
 |
TxMesßge
->
DLC
;

629 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDLR
 = (((
uöt32_t
)
TxMesßge
->
D©a
[3] << 24) |

630 ((
uöt32_t
)
TxMesßge
->
D©a
[2] << 16) |

631 ((
uöt32_t
)
TxMesßge
->
D©a
[1] << 8) |

632 ((
uöt32_t
)
TxMesßge
->
D©a
[0]));

633 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDHR
 = (((
uöt32_t
)
TxMesßge
->
D©a
[7] << 24) |

634 ((
uöt32_t
)
TxMesßge
->
D©a
[6] << 16) |

635 ((
uöt32_t
)
TxMesßge
->
D©a
[5] << 8) |

636 ((
uöt32_t
)
TxMesßge
->
D©a
[4]));

638 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |
TMIDxR_TXRQ
;

640  
å™smô_maûbox
;

641 
	}
}

650 
uöt8_t
 
	$CAN_TønsmôSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
TønsmôMaûbox
)

652 
uöt32_t
 
°©e
 = 0;

655 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

656 
	`as£π_∑øm
(
	`IS_CAN_TRANSMITMAILBOX
(
TønsmôMaûbox
));

658 
TønsmôMaûbox
)

660 (
CAN_TXMAILBOX_0
):

661 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

663 (
CAN_TXMAILBOX_1
):

664 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

666 (
CAN_TXMAILBOX_2
):

667 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

670 
°©e
 = 
CAN_TxSètus_Faûed
;

673 
°©e
)

676 (0x0): 
°©e
 = 
CAN_TxSètus_Pídög
;

679 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
°©e
 = 
CAN_TxSètus_Faûed
;

681 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
°©e
 = 
CAN_TxSètus_Faûed
;

683 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
°©e
 = 
CAN_TxSètus_Faûed
;

686 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
°©e
 = 
CAN_TxSètus_Ok
;

688 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
°©e
 = 
CAN_TxSètus_Ok
;

690 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
°©e
 = 
CAN_TxSètus_Ok
;

692 : 
°©e
 = 
CAN_TxSètus_Faûed
;

695  (
uöt8_t
Ë
°©e
;

696 
	}
}

704 
	$CAN_C™˚lTønsmô
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
Maûbox
)

707 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

708 
	`as£π_∑øm
(
	`IS_CAN_TRANSMITMAILBOX
(
Maûbox
));

710 
Maûbox
)

712 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

714 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

716 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

721 
	}
}

751 
	$CAN_Re˚ive
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
, 
C™RxMsg
* 
RxMesßge
)

754 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

755 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

757 
RxMesßge
->
IDE
 = (
uöt8_t
)0x04 & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
;

758 i‡(
RxMesßge
->
IDE
 =
CAN_Id_Sènd¨d
)

760 
RxMesßge
->
StdId
 = (
uöt32_t
)0x000007FF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
 >> 21);

764 
RxMesßge
->
ExtId
 = (
uöt32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
 >> 3);

767 
RxMesßge
->
RTR
 = (
uöt8_t
)0x02 & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
;

769 
RxMesßge
->
DLC
 = (
uöt8_t
)0x0F & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDTR
;

771 
RxMesßge
->
FMI
 = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDTR
 >> 8);

773 
RxMesßge
->
D©a
[0] = (
uöt8_t
)0xFF & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
;

774 
RxMesßge
->
D©a
[1] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 8);

775 
RxMesßge
->
D©a
[2] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 16);

776 
RxMesßge
->
D©a
[3] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 24);

777 
RxMesßge
->
D©a
[4] = (
uöt8_t
)0xFF & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
;

778 
RxMesßge
->
D©a
[5] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 8);

779 
RxMesßge
->
D©a
[6] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 16);

780 
RxMesßge
->
D©a
[7] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 24);

783 i‡(
FIFONumbî
 =
CAN_FIFO0
)

785 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

790 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

792 
	}
}

800 
	$CAN_FIFORñó£
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
)

803 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

804 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

806 i‡(
FIFONumbî
 =
CAN_FIFO0
)

808 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

813 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

815 
	}
}

823 
uöt8_t
 
	$CAN_MesßgePídög
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
)

825 
uöt8_t
 
mesßge_≥ndög
=0;

827 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

828 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

829 i‡(
FIFONumbî
 =
CAN_FIFO0
)

831 
mesßge_≥ndög
 = (
uöt8_t
)(
CANx
->
RF0R
&(
uöt32_t
)0x03);

833 i‡(
FIFONumbî
 =
CAN_FIFO1
)

835 
mesßge_≥ndög
 = (
uöt8_t
)(
CANx
->
RF1R
&(
uöt32_t
)0x03);

839 
mesßge_≥ndög
 = 0;

841  
mesßge_≥ndög
;

842 
	}
}

873 
uöt8_t
 
	$CAN_O≥øtögModeReque°
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
CAN_O≥øtögMode
)

875 
uöt8_t
 
°©us
 = 
CAN_ModeSètus_Faûed
;

878 
uöt32_t
 
timeout
 = 
INAK_TIMEOUT
;

881 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

882 
	`as£π_∑øm
(
	`IS_CAN_OPERATING_MODE
(
CAN_O≥øtögMode
));

884 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_Inôüliz©i⁄
)

887 
CANx
->
MCR
 = (
uöt32_t
)((CANx->MCR & (uöt32_t)(~(uöt32_t)
CAN_MCR_SLEEP
)Ë| 
CAN_MCR_INRQ
);

890 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_INAK
Ë&& (
timeout
 != 0))

892 
timeout
--;

894 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_INAK
)

896 
°©us
 = 
CAN_ModeSètus_Faûed
;

900 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

903 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_N‹mÆ
)

906 
CANx
->
MCR
 &(
uöt32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

909 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!0Ë&& (
timeout
!=0))

911 
timeout
--;

913 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

915 
°©us
 = 
CAN_ModeSètus_Faûed
;

919 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

922 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_SÀï
)

925 
CANx
->
MCR
 = (
uöt32_t
)((CANx->MCR & (uöt32_t)(~(uöt32_t)
CAN_MCR_INRQ
)Ë| 
CAN_MCR_SLEEP
);

928 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_SLAK
Ë&& (
timeout
!=0))

930 
timeout
--;

932 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_SLAK
)

934 
°©us
 = 
CAN_ModeSètus_Faûed
;

938 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

943 
°©us
 = 
CAN_ModeSètus_Faûed
;

946  (
uöt8_t
Ë
°©us
;

947 
	}
}

954 
uöt8_t
 
	$CAN_SÀï
(
CAN_Ty≥Def
* 
CANx
)

956 
uöt8_t
 
¶ìp°©us
 = 
CAN_SÀï_Faûed
;

959 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

962 
CANx
->
MCR
 = (((CANx->MCRË& (
uöt32_t
)(~(uöt32_t)
CAN_MCR_INRQ
)Ë| 
CAN_MCR_SLEEP
);

965 i‡((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

968 
¶ìp°©us
 = 
CAN_SÀï_Ok
;

971  (
uöt8_t
)
¶ìp°©us
;

972 
	}
}

979 
uöt8_t
 
	$CAN_WakeUp
(
CAN_Ty≥Def
* 
CANx
)

981 
uöt32_t
 
waô_¶ak
 = 
SLAK_TIMEOUT
;

982 
uöt8_t
 
wakeup°©us
 = 
CAN_WakeUp_Faûed
;

985 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

988 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_SLEEP
;

991 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
Ë=CAN_MSR_SLAK)&&(
waô_¶ak
!=0x00))

993 
waô_¶ak
--;

995 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

998 
wakeup°©us
 = 
CAN_WakeUp_Ok
;

1001  (
uöt8_t
)
wakeup°©us
;

1002 
	}
}

1041 
uöt8_t
 
	$CAN_GëLa°Eº‹Code
(
CAN_Ty≥Def
* 
CANx
)

1043 
uöt8_t
 
îr‹code
=0;

1046 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1049 
îr‹code
 = (((
uöt8_t
)
CANx
->
ESR
Ë& (uöt8_t)
CAN_ESR_LEC
);

1052  
îr‹code
;

1053 
	}
}

1066 
uöt8_t
 
	$CAN_GëRe˚iveEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
)

1068 
uöt8_t
 
cou¡î
=0;

1071 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1074 
cou¡î
 = (
uöt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1077  
cou¡î
;

1078 
	}
}

1086 
uöt8_t
 
	$CAN_GëLSBTønsmôEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
)

1088 
uöt8_t
 
cou¡î
=0;

1091 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1094 
cou¡î
 = (
uöt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1097  
cou¡î
;

1098 
	}
}

1293 
	$CAN_ITC⁄fig
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1296 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1297 
	`as£π_∑øm
(
	`IS_CAN_IT
(
CAN_IT
));

1298 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1300 i‡(
NewSèã
 !
DISABLE
)

1303 
CANx
->
IER
 |
CAN_IT
;

1308 
CANx
->
IER
 &~
CAN_IT
;

1310 
	}
}

1333 
FœgSètus
 
	$CAN_GëFœgSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
)

1335 
FœgSètus
 
bô°©us
 = 
RESET
;

1338 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1339 
	`as£π_∑øm
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1342 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
Ë!(
uöt32_t
)
RESET
)

1345 i‡((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1348 
bô°©us
 = 
SET
;

1353 
bô°©us
 = 
RESET
;

1356 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
Ë!(
uöt32_t
)
RESET
)

1359 i‡((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1362 
bô°©us
 = 
SET
;

1367 
bô°©us
 = 
RESET
;

1370 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
Ë!(
uöt32_t
)
RESET
)

1373 i‡((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1376 
bô°©us
 = 
SET
;

1381 
bô°©us
 = 
RESET
;

1384 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
Ë!(
uöt32_t
)
RESET
)

1387 i‡((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1390 
bô°©us
 = 
SET
;

1395 
bô°©us
 = 
RESET
;

1401 i‡((
uöt32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(uöt32_t)
RESET
)

1404 
bô°©us
 = 
SET
;

1409 
bô°©us
 = 
RESET
;

1413  
bô°©us
;

1414 
	}
}

1433 
	$CAN_CÀ¨Fœg
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
)

1435 
uöt32_t
 
Êagtmp
=0;

1437 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1438 
	`as£π_∑øm
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1440 i‡(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1443 
CANx
->
ESR
 = (
uöt32_t
)
RESET
;

1447 
Êagtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1449 i‡((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
uöt32_t
)
RESET
)

1452 
CANx
->
RF0R
 = (
uöt32_t
)(
Êagtmp
);

1454 i‡((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
uöt32_t
)
RESET
)

1457 
CANx
->
RF1R
 = (
uöt32_t
)(
Êagtmp
);

1459 i‡((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
uöt32_t
)
RESET
)

1462 
CANx
->
TSR
 = (
uöt32_t
)(
Êagtmp
);

1467 
CANx
->
MSR
 = (
uöt32_t
)(
Êagtmp
);

1470 
	}
}

1493 
ITSètus
 
	$CAN_GëITSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
)

1495 
ITSètus
 
ô°©us
 = 
RESET
;

1497 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1498 
	`as£π_∑øm
(
	`IS_CAN_IT
(
CAN_IT
));

1501 if((
CANx
->
IER
 & 
CAN_IT
Ë!
RESET
)

1504 
CAN_IT
)

1506 
CAN_IT_TME
:

1508 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1510 
CAN_IT_FMP0
:

1512 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1514 
CAN_IT_FF0
:

1516 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1518 
CAN_IT_FOV0
:

1520 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1522 
CAN_IT_FMP1
:

1524 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1526 
CAN_IT_FF1
:

1528 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1530 
CAN_IT_FOV1
:

1532 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1534 
CAN_IT_WKU
:

1536 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1538 
CAN_IT_SLK
:

1540 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1542 
CAN_IT_EWG
:

1544 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1546 
CAN_IT_EPV
:

1548 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1550 
CAN_IT_BOF
:

1552 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1554 
CAN_IT_LEC
:

1556 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1558 
CAN_IT_ERR
:

1560 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1564 
ô°©us
 = 
RESET
;

1571 
ô°©us
 = 
RESET
;

1575  
ô°©us
;

1576 
	}
}

1597 
	$CAN_CÀ¨ITPídögBô
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
)

1600 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1601 
	`as£π_∑øm
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1603 
CAN_IT
)

1605 
CAN_IT_TME
:

1607 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1609 
CAN_IT_FF0
:

1611 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1613 
CAN_IT_FOV0
:

1615 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1617 
CAN_IT_FF1
:

1619 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1621 
CAN_IT_FOV1
:

1623 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1625 
CAN_IT_WKU
:

1627 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1629 
CAN_IT_SLK
:

1631 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1633 
CAN_IT_EWG
:

1635 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1638 
CAN_IT_EPV
:

1640 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1643 
CAN_IT_BOF
:

1645 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1648 
CAN_IT_LEC
:

1650 
CANx
->
ESR
 = 
RESET
;

1652 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1654 
CAN_IT_ERR
:

1656 
CANx
->
ESR
 = 
RESET
;

1658 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1664 
	}
}

1675 
ITSètus
 
	$CheckITSètus
(
uöt32_t
 
CAN_Reg
, uöt32_à
It_Bô
)

1677 
ITSètus
 
≥ndögbô°©us
 = 
RESET
;

1679 i‡((
CAN_Reg
 & 
It_Bô
Ë!(
uöt32_t
)
RESET
)

1682 
≥ndögbô°©us
 = 
SET
;

1687 
≥ndögbô°©us
 = 
RESET
;

1689  
≥ndögbô°©us
;

1690 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_crc.c

29 
	~"°m32f4xx_¸c.h
"

56 
	$CRC_Re£tDR
()

59 
CRC
->
CR
 = 
CRC_CR_RESET
;

60 
	}
}

67 
uöt32_t
 
	$CRC_CÆcCRC
(
uöt32_t
 
D©a
)

69 
CRC
->
DR
 = 
D©a
;

71  (
CRC
->
DR
);

72 
	}
}

80 
uöt32_t
 
	$CRC_CÆcBlockCRC
(
uöt32_t
 
pBuf„r
[], uöt32_à
Buf„rLígth
)

82 
uöt32_t
 
ödex
 = 0;

84 
ödex
 = 0; index < 
Buf„rLígth
; index++)

86 
CRC
->
DR
 = 
pBuf„r
[
ödex
];

88  (
CRC
->
DR
);

89 
	}
}

96 
uöt32_t
 
	$CRC_GëCRC
()

98  (
CRC
->
DR
);

99 
	}
}

106 
	$CRC_SëIDRegi°î
(
uöt8_t
 
IDVÆue
)

108 
CRC
->
IDR
 = 
IDVÆue
;

109 
	}
}

116 
uöt8_t
 
	$CRC_GëIDRegi°î
()

118  (
CRC
->
IDR
);

119 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_cryp.c

165 
	~"°m32f4xx_¸yp.h
"

166 
	~"°m32f4xx_rcc.h
"

179 
	#FLAG_MASK
 ((
uöt8_t
)0x20)

	)

180 
	#MAX_TIMEOUT
 ((
uöt16_t
)0xFFFF)

	)

221 
	$CRYP_DeInô
()

224 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_CRYP
, 
ENABLE
);

227 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_CRYP
, 
DISABLE
);

228 
	}
}

237 
	$CRYP_Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
)

240 
	`as£π_∑øm
(
	`IS_CRYP_ALGOMODE
(
CRYP_InôSåu˘
->
CRYP_AlgoMode
));

241 
	`as£π_∑øm
(
	`IS_CRYP_DATATYPE
(
CRYP_InôSåu˘
->
CRYP_D©aTy≥
));

242 
	`as£π_∑øm
(
	`IS_CRYP_ALGODIR
(
CRYP_InôSåu˘
->
CRYP_AlgoDú
));

245 
CRYP
->
CR
 &~
CRYP_CR_ALGOMODE
;

246 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_AlgoMode
;

249 
CRYP
->
CR
 &~
CRYP_CR_DATATYPE
;

250 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_D©aTy≥
;

253 i‡((
CRYP_InôSåu˘
->
CRYP_AlgoMode
 =
CRYP_AlgoMode_AES_ECB
) ||

254 (
CRYP_InôSåu˘
->
CRYP_AlgoMode
 =
CRYP_AlgoMode_AES_CBC
) ||

255 (
CRYP_InôSåu˘
->
CRYP_AlgoMode
 =
CRYP_AlgoMode_AES_CTR
) ||

256 (
CRYP_InôSåu˘
->
CRYP_AlgoMode
 =
CRYP_AlgoMode_AES_Key
))

258 
	`as£π_∑øm
(
	`IS_CRYP_KEYSIZE
(
CRYP_InôSåu˘
->
CRYP_KeySize
));

259 
CRYP
->
CR
 &~
CRYP_CR_KEYSIZE
;

260 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_KeySize
;

266 
CRYP
->
CR
 &~
CRYP_CR_ALGODIR
;

267 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_AlgoDú
;

268 
	}
}

276 
	$CRYP_Såu˘Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
)

279 
CRYP_InôSåu˘
->
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

282 
CRYP_InôSåu˘
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

285 
CRYP_InôSåu˘
->
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_32b
;

288 
CRYP_InôSåu˘
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

289 
	}
}

298 
	$CRYP_KeyInô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
)

301 
CRYP
->
K0LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Le·
;

302 
CRYP
->
K0RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Right
;

303 
CRYP
->
K1LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Le·
;

304 
CRYP
->
K1RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Right
;

305 
CRYP
->
K2LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Le·
;

306 
CRYP
->
K2RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Right
;

307 
CRYP
->
K3LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Le·
;

308 
CRYP
->
K3RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Right
;

309 
	}
}

317 
	$CRYP_KeySåu˘Inô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
)

319 
CRYP_KeyInôSåu˘
->
CRYP_Key0Le·
 = 0;

320 
CRYP_KeyInôSåu˘
->
CRYP_Key0Right
 = 0;

321 
CRYP_KeyInôSåu˘
->
CRYP_Key1Le·
 = 0;

322 
CRYP_KeyInôSåu˘
->
CRYP_Key1Right
 = 0;

323 
CRYP_KeyInôSåu˘
->
CRYP_Key2Le·
 = 0;

324 
CRYP_KeyInôSåu˘
->
CRYP_Key2Right
 = 0;

325 
CRYP_KeyInôSåu˘
->
CRYP_Key3Le·
 = 0;

326 
CRYP_KeyInôSåu˘
->
CRYP_Key3Right
 = 0;

327 
	}
}

335 
	$CRYP_IVInô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
)

337 
CRYP
->
IV0LR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV0Le·
;

338 
CRYP
->
IV0RR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV0Right
;

339 
CRYP
->
IV1LR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV1Le·
;

340 
CRYP
->
IV1RR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV1Right
;

341 
	}
}

349 
	$CRYP_IVSåu˘Inô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
)

351 
CRYP_IVInôSåu˘
->
CRYP_IV0Le·
 = 0;

352 
CRYP_IVInôSåu˘
->
CRYP_IV0Right
 = 0;

353 
CRYP_IVInôSåu˘
->
CRYP_IV1Le·
 = 0;

354 
CRYP_IVInôSåu˘
->
CRYP_IV1Right
 = 0;

355 
	}
}

364 
	$CRYP_FIFOFlush
()

367 
CRYP
->
CR
 |
CRYP_CR_FFLUSH
;

368 
	}
}

376 
	$CRYP_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

379 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

381 i‡(
NewSèã
 !
DISABLE
)

384 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

389 
CRYP
->
CR
 &~
CRYP_CR_CRYPEN
;

391 
	}
}

419 
	$CRYP_D©aIn
(
uöt32_t
 
D©a
)

421 
CRYP
->
DR
 = 
D©a
;

422 
	}
}

429 
uöt32_t
 
	$CRYP_D©aOut
()

431  
CRYP
->
DOUT
;

432 
	}
}

472 
Eº‹Sètus
 
	$CRYP_SaveC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtSave
,

473 
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
)

475 
__IO
 
uöt32_t
 
timeout
 = 0;

476 
uöt32_t
 
ckeckmask
 = 0, 
bô°©us
;

477 
Eº‹Sètus
 
°©us
 = 
ERROR
;

480 
CRYP
->
DMACR
 &~(
uöt32_t
)
CRYP_DMACR_DIEN
;

486 i‡((
CRYP
->
CR
 & (
uöt32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

488 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

492 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

497 
bô°©us
 = 
CRYP
->
SR
 & 
ckeckmask
;

498 
timeout
++;

500 (
timeout
 !
MAX_TIMEOUT
Ë&& (
bô°©us
 !
CRYP_SR_IFEM
));

502 i‡((
CRYP
->
SR
 & 
ckeckmask
Ë!
CRYP_SR_IFEM
)

504 
°©us
 = 
ERROR
;

512 
CRYP
->
DMACR
 &~(
uöt32_t
)
CRYP_DMACR_DOEN
;

513 
CRYP
->
CR
 &~(
uöt32_t
)
CRYP_CR_CRYPEN
;

516 
CRYP_C⁄ãxtSave
->
CR_bôs9to2
 = 
CRYP
->
CR
 & (
CRYP_CR_KEYSIZE
 |

517 
CRYP_CR_DATATYPE
 |

518 
CRYP_CR_ALGOMODE
 |

519 
CRYP_CR_ALGODIR
);

522 
CRYP_C⁄ãxtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

523 
CRYP_C⁄ãxtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

524 
CRYP_C⁄ãxtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

525 
CRYP_C⁄ãxtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

528 
CRYP_C⁄ãxtSave
->
CRYP_K0LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Le·
;

529 
CRYP_C⁄ãxtSave
->
CRYP_K0RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Right
;

530 
CRYP_C⁄ãxtSave
->
CRYP_K1LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Le·
;

531 
CRYP_C⁄ãxtSave
->
CRYP_K1RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Right
;

532 
CRYP_C⁄ãxtSave
->
CRYP_K2LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Le·
;

533 
CRYP_C⁄ãxtSave
->
CRYP_K2RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Right
;

534 
CRYP_C⁄ãxtSave
->
CRYP_K3LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Le·
;

535 
CRYP_C⁄ãxtSave
->
CRYP_K3RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Right
;

540 
°©us
 = 
SUCCESS
;

543  
°©us
;

544 
	}
}

557 
	$CRYP_Re°‹eC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtRe°‹e
)

561 
CRYP
->
CR
 = 
CRYP_C⁄ãxtRe°‹e
->
CR_bôs9to2
;

564 
CRYP
->
K0LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K0LR
;

565 
CRYP
->
K0RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K0RR
;

566 
CRYP
->
K1LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K1LR
;

567 
CRYP
->
K1RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K1RR
;

568 
CRYP
->
K2LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K2LR
;

569 
CRYP
->
K2RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K2RR
;

570 
CRYP
->
K3LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K3LR
;

571 
CRYP
->
K3RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K3RR
;

574 
CRYP
->
IV0LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV0LR
;

575 
CRYP
->
IV0RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV0RR
;

576 
CRYP
->
IV1LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV1LR
;

577 
CRYP
->
IV1RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV1RR
;

580 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

581 
	}
}

618 
	$CRYP_DMACmd
(
uöt8_t
 
CRYP_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

621 
	`as£π_∑øm
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

622 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

624 i‡(
NewSèã
 !
DISABLE
)

627 
CRYP
->
DMACR
 |
CRYP_DMAReq
;

632 
CRYP
->
DMACR
 &(
uöt8_t
)~
CRYP_DMAReq
;

634 
	}
}

743 
	$CRYP_ITC⁄fig
(
uöt8_t
 
CRYP_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

746 
	`as£π_∑øm
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

747 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

749 i‡(
NewSèã
 !
DISABLE
)

752 
CRYP
->
IMSCR
 |
CRYP_IT
;

757 
CRYP
->
IMSCR
 &(
uöt8_t
)~
CRYP_IT
;

759 
	}
}

771 
ITSètus
 
	$CRYP_GëITSètus
(
uöt8_t
 
CRYP_IT
)

773 
ITSètus
 
bô°©us
 = 
RESET
;

775 
	`as£π_∑øm
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

778 i‡((
CRYP
->
MISR
 & 
CRYP_IT
Ë!(
uöt8_t
)
RESET
)

781 
bô°©us
 = 
SET
;

786 
bô°©us
 = 
RESET
;

789  
bô°©us
;

790 
	}
}

805 
FœgSètus
 
	$CRYP_GëFœgSètus
(
uöt8_t
 
CRYP_FLAG
)

807 
FœgSètus
 
bô°©us
 = 
RESET
;

808 
uöt32_t
 
ãm¥eg
 = 0;

811 
	`as£π_∑øm
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

814 i‡((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

816 
ãm¥eg
 = 
CRYP
->
RISR
;

820 
ãm¥eg
 = 
CRYP
->
SR
;

825 i‡((
ãm¥eg
 & 
CRYP_FLAG
 ) !(
uöt8_t
)
RESET
)

828 
bô°©us
 = 
SET
;

833 
bô°©us
 = 
RESET
;

837  
bô°©us
;

838 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_cryp_aes.c

52 
	~"°m32f4xx_¸yp.h
"

65 
	#AESBUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

104 
Eº‹Sètus
 
	$CRYP_AES_ECB
(
uöt8_t
 
Mode
, uöt8_t* 
Key
, 
uöt16_t
 
Keysize
,

105 
uöt8_t
* 
I≈ut
, 
uöt32_t
 
IÀngth
, uöt8_t* 
Ouçut
)

107 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

108 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

109 
__IO
 
uöt32_t
 
cou¡î
 = 0;

110 
uöt32_t
 
busy°©us
 = 0;

111 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

112 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

113 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

114 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

115 
uöt32_t
 
i
 = 0;

118 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

120 
Keysize
)

123 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

124 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

125 
keyaddr
+=4;

126 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

127 
keyaddr
+=4;

128 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

133 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

134 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

135 
keyaddr
+=4;

136 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

139 
keyaddr
+=4;

140 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

141 
keyaddr
+=4;

142 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

147 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

148 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

149 
keyaddr
+=4;

150 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

157 
keyaddr
+=4;

158 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

159 
keyaddr
+=4;

160 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

161 
keyaddr
+=4;

162 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

169 if(
Mode
 =
MODE_DECRYPT
)

172 
	`CRYP_FIFOFlush
();

175 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

176 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

177 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_32b
;

178 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

181 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

184 
	`CRYP_Cmd
(
ENABLE
);

189 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

190 
cou¡î
++;

191 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

193 i‡(
busy°©us
 !
RESET
)

195 
°©us
 = 
ERROR
;

200 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

207 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

210 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

213 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

214 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

215 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

218 
	`CRYP_FIFOFlush
();

221 
	`CRYP_Cmd
(
ENABLE
);

223 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=16)

227 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

228 
öpuèddr
+=4;

229 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

230 
öpuèddr
+=4;

231 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

232 
öpuèddr
+=4;

233 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

234 
öpuèddr
+=4;

237 
cou¡î
 = 0;

240 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

241 
cou¡î
++;

242 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

244 i‡(
busy°©us
 !
RESET
)

246 
°©us
 = 
ERROR
;

252 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

253 
ouçuèddr
+=4;

254 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

255 
ouçuèddr
+=4;

256 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

257 
ouçuèddr
+=4;

258 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

259 
ouçuèddr
+=4;

264 
	`CRYP_Cmd
(
DISABLE
);

266  
°©us
;

267 
	}
}

285 
Eº‹Sètus
 
	$CRYP_AES_CBC
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16], uöt8_à*
Key
,

286 
uöt16_t
 
Keysize
, 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

287 
uöt8_t
 *
Ouçut
)

289 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

290 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

291 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

292 
__IO
 
uöt32_t
 
cou¡î
 = 0;

293 
uöt32_t
 
busy°©us
 = 0;

294 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

295 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

296 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

297 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

298 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

299 
uöt32_t
 
i
 = 0;

302 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

304 
Keysize
)

307 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

308 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

309 
keyaddr
+=4;

310 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

311 
keyaddr
+=4;

312 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

313 
keyaddr
+=4;

314 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

317 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

318 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

319 
keyaddr
+=4;

320 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

321 
keyaddr
+=4;

322 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

323 
keyaddr
+=4;

324 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

325 
keyaddr
+=4;

326 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

327 
keyaddr
+=4;

328 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

331 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

332 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

333 
keyaddr
+=4;

334 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

335 
keyaddr
+=4;

336 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

337 
keyaddr
+=4;

338 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

339 
keyaddr
+=4;

340 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

341 
keyaddr
+=4;

342 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

343 
keyaddr
+=4;

344 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

345 
keyaddr
+=4;

346 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

353 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

354 
ivaddr
+=4;

355 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

356 
ivaddr
+=4;

357 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

358 
ivaddr
+=4;

359 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

363 if(
Mode
 =
MODE_DECRYPT
)

366 
	`CRYP_FIFOFlush
();

369 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

370 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

371 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_32b
;

373 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

376 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

379 
	`CRYP_Cmd
(
ENABLE
);

384 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

385 
cou¡î
++;

386 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

388 i‡(
busy°©us
 !
RESET
)

390 
°©us
 = 
ERROR
;

395 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

401 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

404 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

406 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

407 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

408 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

411 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

414 
	`CRYP_FIFOFlush
();

417 
	`CRYP_Cmd
(
ENABLE
);

420 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=16)

424 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

425 
öpuèddr
+=4;

426 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

427 
öpuèddr
+=4;

428 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

429 
öpuèddr
+=4;

430 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

431 
öpuèddr
+=4;

433 
cou¡î
 = 0;

436 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

437 
cou¡î
++;

438 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

440 i‡(
busy°©us
 !
RESET
)

442 
°©us
 = 
ERROR
;

448 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

449 
ouçuèddr
+=4;

450 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

451 
ouçuèddr
+=4;

452 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

453 
ouçuèddr
+=4;

454 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

455 
ouçuèddr
+=4;

460 
	`CRYP_Cmd
(
DISABLE
);

462  
°©us
;

463 
	}
}

481 
Eº‹Sètus
 
	$CRYP_AES_CTR
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16], uöt8_à*
Key
,

482 
uöt16_t
 
Keysize
, 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

483 
uöt8_t
 *
Ouçut
)

485 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

486 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

487 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

488 
__IO
 
uöt32_t
 
cou¡î
 = 0;

489 
uöt32_t
 
busy°©us
 = 0;

490 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

491 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

492 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

493 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

494 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

495 
uöt32_t
 
i
 = 0;

498 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

500 
Keysize
)

503 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

504 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

505 
keyaddr
+=4;

506 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

507 
keyaddr
+=4;

508 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

509 
keyaddr
+=4;

510 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

513 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

514 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

515 
keyaddr
+=4;

516 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

517 
keyaddr
+=4;

518 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

519 
keyaddr
+=4;

520 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

521 
keyaddr
+=4;

522 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

523 
keyaddr
+=4;

524 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

527 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

528 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

529 
keyaddr
+=4;

530 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

531 
keyaddr
+=4;

532 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

533 
keyaddr
+=4;

534 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

535 
keyaddr
+=4;

536 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

537 
keyaddr
+=4;

538 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

539 
keyaddr
+=4;

540 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

541 
keyaddr
+=4;

542 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

548 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

549 
ivaddr
+=4;

550 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

551 
ivaddr
+=4;

552 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

553 
ivaddr
+=4;

554 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

557 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

560 if(
Mode
 =
MODE_DECRYPT
)

563 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

569 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

571 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

572 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

573 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

576 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

579 
	`CRYP_FIFOFlush
();

582 
	`CRYP_Cmd
(
ENABLE
);

584 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=16)

588 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

589 
öpuèddr
+=4;

590 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

591 
öpuèddr
+=4;

592 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

593 
öpuèddr
+=4;

594 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

595 
öpuèddr
+=4;

597 
cou¡î
 = 0;

600 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

601 
cou¡î
++;

602 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

604 i‡(
busy°©us
 !
RESET
)

606 
°©us
 = 
ERROR
;

612 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

613 
ouçuèddr
+=4;

614 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

615 
ouçuèddr
+=4;

616 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

617 
ouçuèddr
+=4;

618 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

619 
ouçuèddr
+=4;

623 
	`CRYP_Cmd
(
DISABLE
);

625  
°©us
;

626 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_cryp_des.c

49 
	~"°m32f4xx_¸yp.h
"

63 
	#DESBUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

100 
Eº‹Sètus
 
	$CRYP_DES_ECB
(
uöt8_t
 
Mode
, uöt8_à
Key
[8], uöt8_à*
I≈ut
,

101 
uöt32_t
 
IÀngth
, 
uöt8_t
 *
Ouçut
)

103 
CRYP_InôTy≥Def
 
DES_CRYP_InôSåu˘uª
;

104 
CRYP_KeyInôTy≥Def
 
DES_CRYP_KeyInôSåu˘uª
;

105 
__IO
 
uöt32_t
 
cou¡î
 = 0;

106 
uöt32_t
 
busy°©us
 = 0;

107 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

108 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

109 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

110 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

111 
uöt32_t
 
i
 = 0;

114 
	`CRYP_KeySåu˘Inô
(&
DES_CRYP_KeyInôSåu˘uª
);

117 if–
Mode
 =
MODE_ENCRYPT
 )

119 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

123 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

126 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

127 
DES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

128 
	`CRYP_Inô
(&
DES_CRYP_InôSåu˘uª
);

131 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

134 
	`CRYP_KeyInô
(& 
DES_CRYP_KeyInôSåu˘uª
);

137 
	`CRYP_FIFOFlush
();

140 
	`CRYP_Cmd
(
ENABLE
);

142 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

146 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

147 
öpuèddr
+=4;

148 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

149 
öpuèddr
+=4;

152 
cou¡î
 = 0;

155 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

156 
cou¡î
++;

157 }(
cou¡î
 !
DESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

159 i‡(
busy°©us
 !
RESET
)

161 
°©us
 = 
ERROR
;

167 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

168 
ouçuèddr
+=4;

169 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

170 
ouçuèddr
+=4;

175 
	`CRYP_Cmd
(
DISABLE
);

177  
°©us
;

178 
	}
}

195 
Eº‹Sètus
 
	$CRYP_DES_CBC
(
uöt8_t
 
Mode
, uöt8_à
Key
[8], uöt8_à
InôVe˘‹s
[8],

196 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
, uöt8_à*
Ouçut
)

198 
CRYP_InôTy≥Def
 
DES_CRYP_InôSåu˘uª
;

199 
CRYP_KeyInôTy≥Def
 
DES_CRYP_KeyInôSåu˘uª
;

200 
CRYP_IVInôTy≥Def
 
DES_CRYP_IVInôSåu˘uª
;

201 
__IO
 
uöt32_t
 
cou¡î
 = 0;

202 
uöt32_t
 
busy°©us
 = 0;

203 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

204 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

205 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

206 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

207 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

208 
uöt32_t
 
i
 = 0;

211 
	`CRYP_KeySåu˘Inô
(&
DES_CRYP_KeyInôSåu˘uª
);

214 if(
Mode
 =
MODE_ENCRYPT
)

216 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

220 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

223 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

224 
DES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

225 
	`CRYP_Inô
(&
DES_CRYP_InôSåu˘uª
);

228 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

229 
keyaddr
+=4;

230 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

231 
	`CRYP_KeyInô
(& 
DES_CRYP_KeyInôSåu˘uª
);

234 
DES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

235 
ivaddr
+=4;

236 
DES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

237 
	`CRYP_IVInô
(&
DES_CRYP_IVInôSåu˘uª
);

240 
	`CRYP_FIFOFlush
();

243 
	`CRYP_Cmd
(
ENABLE
);

245 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

248 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

249 
öpuèddr
+=4;

250 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

251 
öpuèddr
+=4;

254 
cou¡î
 = 0;

257 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

258 
cou¡î
++;

259 }(
cou¡î
 !
DESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

261 i‡(
busy°©us
 !
RESET
)

263 
°©us
 = 
ERROR
;

268 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

269 
ouçuèddr
+=4;

270 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

271 
ouçuèddr
+=4;

276 
	`CRYP_Cmd
(
DISABLE
);

278  
°©us
;

279 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_cryp_tdes.c

49 
	~"°m32f4xx_¸yp.h
"

63 
	#TDESBUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

102 
Eº‹Sètus
 
	$CRYP_TDES_ECB
(
uöt8_t
 
Mode
, uöt8_à
Key
[24], uöt8_à*
I≈ut
,

103 
uöt32_t
 
IÀngth
, 
uöt8_t
 *
Ouçut
)

105 
CRYP_InôTy≥Def
 
TDES_CRYP_InôSåu˘uª
;

106 
CRYP_KeyInôTy≥Def
 
TDES_CRYP_KeyInôSåu˘uª
;

107 
__IO
 
uöt32_t
 
cou¡î
 = 0;

108 
uöt32_t
 
busy°©us
 = 0;

109 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

110 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

111 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

112 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

113 
uöt32_t
 
i
 = 0;

116 
	`CRYP_KeySåu˘Inô
(&
TDES_CRYP_KeyInôSåu˘uª
);

119 if(
Mode
 =
MODE_ENCRYPT
)

121 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

125 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

128 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

129 
TDES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

130 
	`CRYP_Inô
(&
TDES_CRYP_InôSåu˘uª
);

133 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

138 
keyaddr
+=4;

139 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

140 
keyaddr
+=4;

141 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

142 
keyaddr
+=4;

143 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

144 
	`CRYP_KeyInô
(& 
TDES_CRYP_KeyInôSåu˘uª
);

147 
	`CRYP_FIFOFlush
();

150 
	`CRYP_Cmd
(
ENABLE
);

152 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

155 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

156 
öpuèddr
+=4;

157 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

158 
öpuèddr
+=4;

161 
cou¡î
 = 0;

164 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

165 
cou¡î
++;

166 }(
cou¡î
 !
TDESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

168 i‡(
busy°©us
 !
RESET
)

170 
°©us
 = 
ERROR
;

176 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

177 
ouçuèddr
+=4;

178 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

179 
ouçuèddr
+=4;

184 
	`CRYP_Cmd
(
DISABLE
);

186  
°©us
;

187 
	}
}

204 
Eº‹Sètus
 
	$CRYP_TDES_CBC
(
uöt8_t
 
Mode
, uöt8_à
Key
[24], uöt8_à
InôVe˘‹s
[8],

205 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
, uöt8_à*
Ouçut
)

207 
CRYP_InôTy≥Def
 
TDES_CRYP_InôSåu˘uª
;

208 
CRYP_KeyInôTy≥Def
 
TDES_CRYP_KeyInôSåu˘uª
;

209 
CRYP_IVInôTy≥Def
 
TDES_CRYP_IVInôSåu˘uª
;

210 
__IO
 
uöt32_t
 
cou¡î
 = 0;

211 
uöt32_t
 
busy°©us
 = 0;

212 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

213 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

214 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

215 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

216 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

217 
uöt32_t
 
i
 = 0;

220 
	`CRYP_KeySåu˘Inô
(&
TDES_CRYP_KeyInôSåu˘uª
);

223 if(
Mode
 =
MODE_ENCRYPT
)

225 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

229 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

231 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

232 
TDES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

234 
	`CRYP_Inô
(&
TDES_CRYP_InôSåu˘uª
);

237 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

238 
keyaddr
+=4;

239 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

240 
keyaddr
+=4;

241 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

242 
keyaddr
+=4;

243 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

244 
keyaddr
+=4;

245 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

246 
keyaddr
+=4;

247 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

248 
	`CRYP_KeyInô
(& 
TDES_CRYP_KeyInôSåu˘uª
);

251 
TDES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

252 
ivaddr
+=4;

253 
TDES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

254 
	`CRYP_IVInô
(&
TDES_CRYP_IVInôSåu˘uª
);

257 
	`CRYP_FIFOFlush
();

260 
	`CRYP_Cmd
(
ENABLE
);

262 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

265 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

266 
öpuèddr
+=4;

267 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

268 
öpuèddr
+=4;

271 
cou¡î
 = 0;

274 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

275 
cou¡î
++;

276 }(
cou¡î
 !
TDESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

278 i‡(
busy°©us
 !
RESET
)

280 
°©us
 = 
ERROR
;

286 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

287 
ouçuèddr
+=4;

288 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

289 
ouçuèddr
+=4;

294 
	`CRYP_Cmd
(
DISABLE
);

296  
°©us
;

297 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_dac.c

124 
	~"°m32f4xx_dac.h
"

125 
	~"°m32f4xx_rcc.h
"

140 
	#CR_CLEAR_MASK
 ((
uöt32_t
)0x00000FFE)

	)

143 
	#DUAL_SWTRIG_SET
 ((
uöt32_t
)0x00000003)

	)

144 
	#DUAL_SWTRIG_RESET
 ((
uöt32_t
)0xFFFFFFFC)

	)

147 
	#DHR12R1_OFFSET
 ((
uöt32_t
)0x00000008)

	)

148 
	#DHR12R2_OFFSET
 ((
uöt32_t
)0x00000014)

	)

149 
	#DHR12RD_OFFSET
 ((
uöt32_t
)0x00000020)

	)

152 
	#DOR_OFFSET
 ((
uöt32_t
)0x0000002C)

	)

180 
	$DAC_DeInô
()

183 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_DAC
, 
ENABLE
);

185 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_DAC
, 
DISABLE
);

186 
	}
}

199 
	$DAC_Inô
(
uöt32_t
 
DAC_Ch™√l
, 
DAC_InôTy≥Def
* 
DAC_InôSåu˘
)

201 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0;

204 
	`as£π_∑øm
(
	`IS_DAC_TRIGGER
(
DAC_InôSåu˘
->
DAC_Triggî
));

205 
	`as£π_∑øm
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InôSåu˘
->
DAC_WaveGíî©i⁄
));

206 
	`as£π_∑øm
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
));

207 
	`as£π_∑øm
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InôSåu˘
->
DAC_OuçutBuf„r
));

211 
tm¥eg1
 = 
DAC
->
CR
;

213 
tm¥eg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Ch™√l
);

220 
tm¥eg2
 = (
DAC_InôSåu˘
->
DAC_Triggî
 | DAC_InôSåu˘->
DAC_WaveGíî©i⁄
 |

221 
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
 | \

222 
DAC_InôSåu˘
->
DAC_OuçutBuf„r
);

224 
tm¥eg1
 |
tm¥eg2
 << 
DAC_Ch™√l
;

226 
DAC
->
CR
 = 
tm¥eg1
;

227 
	}
}

235 
	$DAC_Såu˘Inô
(
DAC_InôTy≥Def
* 
DAC_InôSåu˘
)

239 
DAC_InôSåu˘
->
DAC_Triggî
 = 
DAC_Triggî_N⁄e
;

241 
DAC_InôSåu˘
->
DAC_WaveGíî©i⁄
 = 
DAC_WaveGíî©i⁄_N⁄e
;

243 
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
 = 
DAC_LFSRUnmask_Bô0
;

245 
DAC_InôSåu˘
->
DAC_OuçutBuf„r
 = 
DAC_OuçutBuf„r_E«bÀ
;

246 
	}
}

259 
	$DAC_Cmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

262 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

263 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

265 i‡(
NewSèã
 !
DISABLE
)

268 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Ch™√l
);

273 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Ch™√l
));

275 
	}
}

287 
	$DAC_So·w¨eTriggîCmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

290 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

291 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

293 i‡(
NewSèã
 !
DISABLE
)

296 
DAC
->
SWTRIGR
 |(
uöt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Ch™√l
 >> 4);

301 
DAC
->
SWTRIGR
 &~((
uöt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Ch™√l
 >> 4));

303 
	}
}

311 
	$DAC_DuÆSo·w¨eTriggîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

314 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

316 i‡(
NewSèã
 !
DISABLE
)

319 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

324 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

326 
	}
}

342 
	$DAC_WaveGíî©i⁄Cmd
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_Wave
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

345 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

346 
	`as£π_∑øm
(
	`IS_DAC_WAVE
(
DAC_Wave
));

347 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

349 i‡(
NewSèã
 !
DISABLE
)

352 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Ch™√l
;

357 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Ch™√l
);

359 
	}
}

371 
	$DAC_SëCh™√l1D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
)

373 
__IO
 
uöt32_t
 
tmp
 = 0;

376 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

377 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a
));

379 
tmp
 = (
uöt32_t
)
DAC_BASE
;

380 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

383 *(
__IO
 
uöt32_t
 *Ë
tmp
 = 
D©a
;

384 
	}
}

396 
	$DAC_SëCh™√l2D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
)

398 
__IO
 
uöt32_t
 
tmp
 = 0;

401 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

402 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a
));

404 
tmp
 = (
uöt32_t
)
DAC_BASE
;

405 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

408 *(
__IO
 
uöt32_t
 *)
tmp
 = 
D©a
;

409 
	}
}

424 
	$DAC_SëDuÆCh™√lD©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a2
, uöt16_à
D©a1
)

426 
uöt32_t
 
d©a
 = 0, 
tmp
 = 0;

429 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

430 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a1
));

431 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a2
));

434 i‡(
DAC_Align
 =
DAC_Align_8b_R
)

436 
d©a
 = ((
uöt32_t
)
D©a2
 << 8Ë| 
D©a1
;

440 
d©a
 = ((
uöt32_t
)
D©a2
 << 16Ë| 
D©a1
;

443 
tmp
 = (
uöt32_t
)
DAC_BASE
;

444 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

447 *(
__IO
 
uöt32_t
 *)
tmp
 = 
d©a
;

448 
	}
}

458 
uöt16_t
 
	$DAC_GëD©aOuçutVÆue
(
uöt32_t
 
DAC_Ch™√l
)

460 
__IO
 
uöt32_t
 
tmp
 = 0;

463 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

465 
tmp
 = (
uöt32_t
Ë
DAC_BASE
 ;

466 
tmp
 +
DOR_OFFSET
 + ((
uöt32_t
)
DAC_Ch™√l
 >> 2);

469  (
uöt16_t
Ë(*(
__IO
 
uöt32_t
*Ë
tmp
);

470 
	}
}

503 
	$DAC_DMACmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

506 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

507 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

509 i‡(
NewSèã
 !
DISABLE
)

512 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Ch™√l
);

517 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Ch™√l
));

519 
	}
}

551 
	$DAC_ITC⁄fig
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

554 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

555 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

556 
	`as£π_∑øm
(
	`IS_DAC_IT
(
DAC_IT
));

558 i‡(
NewSèã
 !
DISABLE
)

561 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Ch™√l
);

566 
DAC
->
CR
 &(~(
uöt32_t
)(
DAC_IT
 << 
DAC_Ch™√l
));

568 
	}
}

583 
FœgSètus
 
	$DAC_GëFœgSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
)

585 
FœgSètus
 
bô°©us
 = 
RESET
;

587 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

588 
	`as£π_∑øm
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

591 i‡((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Ch™√l
)Ë!(
uöt8_t
)
RESET
)

594 
bô°©us
 = 
SET
;

599 
bô°©us
 = 
RESET
;

602  
bô°©us
;

603 
	}
}

618 
	$DAC_CÀ¨Fœg
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
)

621 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

622 
	`as£π_∑øm
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

625 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Ch™√l
);

626 
	}
}

641 
ITSètus
 
	$DAC_GëITSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
)

643 
ITSètus
 
bô°©us
 = 
RESET
;

644 
uöt32_t
 
íabÀ°©us
 = 0;

647 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

648 
	`as£π_∑øm
(
	`IS_DAC_IT
(
DAC_IT
));

651 
íabÀ°©us
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Ch™√l
)) ;

654 i‡(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Ch™√l
)Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

657 
bô°©us
 = 
SET
;

662 
bô°©us
 = 
RESET
;

665  
bô°©us
;

666 
	}
}

681 
	$DAC_CÀ¨ITPídögBô
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
)

684 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

685 
	`as£π_∑øm
(
	`IS_DAC_IT
(
DAC_IT
));

688 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Ch™√l
);

689 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_dbgmcu.c

29 
	~"°m32f4xx_dbgmcu.h
"

42 
	#IDCODE_DEVID_MASK
 ((
uöt32_t
)0x00000FFF)

	)

58 
uöt32_t
 
	$DBGMCU_GëREVID
()

60 (
DBGMCU
->
IDCODE
 >> 16);

61 
	}
}

68 
uöt32_t
 
	$DBGMCU_GëDEVID
()

70 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

71 
	}
}

84 
	$DBGMCU_C⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

87 
	`as£π_∑øm
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Pîùh
));

88 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

89 i‡(
NewSèã
 !
DISABLE
)

91 
DBGMCU
->
CR
 |
DBGMCU_Pîùh
;

95 
DBGMCU
->
CR
 &~
DBGMCU_Pîùh
;

97 
	}
}

123 
	$DBGMCU_APB1PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

126 
	`as£π_∑øm
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Pîùh
));

127 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

129 i‡(
NewSèã
 !
DISABLE
)

131 
DBGMCU
->
APB1FZ
 |
DBGMCU_Pîùh
;

135 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Pîùh
;

137 
	}
}

152 
	$DBGMCU_APB2PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

155 
	`as£π_∑øm
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Pîùh
));

156 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

158 i‡(
NewSèã
 !
DISABLE
)

160 
DBGMCU
->
APB2FZ
 |
DBGMCU_Pîùh
;

164 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Pîùh
;

166 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_dcmi.c

88 
	~"°m32f4xx_dcmi.h
"

89 
	~"°m32f4xx_rcc.h
"

128 
	$DCMI_DeInô
()

130 
DCMI
->
CR
 = 0x0;

131 
DCMI
->
IER
 = 0x0;

132 
DCMI
->
ICR
 = 0x1F;

133 
DCMI
->
ESCR
 = 0x0;

134 
DCMI
->
ESUR
 = 0x0;

135 
DCMI
->
CWSTRTR
 = 0x0;

136 
DCMI
->
CWSIZER
 = 0x0;

137 
	}
}

145 
	$DCMI_Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
)

147 
uöt32_t
 
ãmp
 = 0x0;

150 
	`as£π_∑øm
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_InôSåu˘
->
DCMI_C≠tuªMode
));

151 
	`as£π_∑øm
(
	`IS_DCMI_SYNCHRO
(
DCMI_InôSåu˘
->
DCMI_SynchroMode
));

152 
	`as£π_∑øm
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_InôSåu˘
->
DCMI_PCKPﬁ¨ôy
));

153 
	`as£π_∑øm
(
	`IS_DCMI_VSPOLARITY
(
DCMI_InôSåu˘
->
DCMI_VSPﬁ¨ôy
));

154 
	`as£π_∑øm
(
	`IS_DCMI_HSPOLARITY
(
DCMI_InôSåu˘
->
DCMI_HSPﬁ¨ôy
));

155 
	`as£π_∑øm
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_InôSåu˘
->
DCMI_C≠tuªR©e
));

156 
	`as£π_∑øm
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_InôSåu˘
->
DCMI_ExãndedD©aMode
));

160 
DCMI
->
CR
 &~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

163 
ãmp
 = 
DCMI
->
CR
;

165 
ãmp
 &~((
uöt32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

166 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

167 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

170 
ãmp
 |((
uöt32_t
)
DCMI_InôSåu˘
->
DCMI_C≠tuªMode
 |

171 
DCMI_InôSåu˘
->
DCMI_SynchroMode
 |

172 
DCMI_InôSåu˘
->
DCMI_PCKPﬁ¨ôy
 |

173 
DCMI_InôSåu˘
->
DCMI_VSPﬁ¨ôy
 |

174 
DCMI_InôSåu˘
->
DCMI_HSPﬁ¨ôy
 |

175 
DCMI_InôSåu˘
->
DCMI_C≠tuªR©e
 |

176 
DCMI_InôSåu˘
->
DCMI_ExãndedD©aMode
);

178 
DCMI
->
CR
 = 
ãmp
;

179 
	}
}

187 
	$DCMI_Såu˘Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
)

190 
DCMI_InôSåu˘
->
DCMI_C≠tuªMode
 = 
DCMI_C≠tuªMode_C⁄töuous
;

191 
DCMI_InôSåu˘
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_H¨dw¨e
;

192 
DCMI_InôSåu˘
->
DCMI_PCKPﬁ¨ôy
 = 
DCMI_PCKPﬁ¨ôy_FÆlög
;

193 
DCMI_InôSåu˘
->
DCMI_VSPﬁ¨ôy
 = 
DCMI_VSPﬁ¨ôy_Low
;

194 
DCMI_InôSåu˘
->
DCMI_HSPﬁ¨ôy
 = 
DCMI_HSPﬁ¨ôy_Low
;

195 
DCMI_InôSåu˘
->
DCMI_C≠tuªR©e
 = 
DCMI_C≠tuªR©e_AŒ_Føme
;

196 
DCMI_InôSåu˘
->
DCMI_ExãndedD©aMode
 = 
DCMI_ExãndedD©aMode_8b
;

197 
	}
}

207 
	$DCMI_CROPC⁄fig
(
DCMI_CROPInôTy≥Def
* 
DCMI_CROPInôSåu˘
)

210 
DCMI
->
CWSTRTR
 = (
uöt32_t
)((uöt32_t)
DCMI_CROPInôSåu˘
->
DCMI_H‹iz⁄èlOff£tCou¡
 |

211 ((
uöt32_t
)
DCMI_CROPInôSåu˘
->
DCMI_VîtiˇlSèπLöe
 << 16));

214 
DCMI
->
CWSIZER
 = (
uöt32_t
)(
DCMI_CROPInôSåu˘
->
DCMI_C≠tuªCou¡
 |

215 ((
uöt32_t
)
DCMI_CROPInôSåu˘
->
DCMI_VîtiˇlLöeCou¡
 << 16));

216 
	}
}

225 
	$DCMI_CROPCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

228 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

230 i‡(
NewSèã
 !
DISABLE
)

233 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_CROP
;

238 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_CROP
;

240 
	}
}

248 
	$DCMI_SëEmbeddedSynchroCodes
(
DCMI_CodesInôTy≥Def
* 
DCMI_CodesInôSåu˘
)

250 
DCMI
->
ESCR
 = (
uöt32_t
)(
DCMI_CodesInôSåu˘
->
DCMI_FømeSèπCode
 |

251 ((
uöt32_t
)
DCMI_CodesInôSåu˘
->
DCMI_LöeSèπCode
 << 8)|

252 ((
uöt32_t
)
DCMI_CodesInôSåu˘
->
DCMI_LöeEndCode
 << 16)|

253 ((
uöt32_t
)
DCMI_CodesInôSåu˘
->
DCMI_FømeEndCode
 << 24));

254 
	}
}

263 
	$DCMI_JPEGCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

266 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

268 i‡(
NewSèã
 !
DISABLE
)

271 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_JPEG
;

276 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_JPEG
;

278 
	}
}

301 
	$DCMI_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

304 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

306 i‡(
NewSèã
 !
DISABLE
)

309 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_ENABLE
;

314 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_ENABLE
;

316 
	}
}

324 
	$DCMI_C≠tuªCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

327 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

329 i‡(
NewSèã
 !
DISABLE
)

332 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_CAPTURE
;

337 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_CAPTURE
;

339 
	}
}

346 
uöt32_t
 
	$DCMI_RódD©a
()

348  
DCMI
->
DR
;

349 
	}
}

379 
	$DCMI_ITC⁄fig
(
uöt16_t
 
DCMI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

382 
	`as£π_∑øm
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

383 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

385 i‡(
NewSèã
 !
DISABLE
)

388 
DCMI
->
IER
 |
DCMI_IT
;

393 
DCMI
->
IER
 &(
uöt16_t
)(~
DCMI_IT
);

395 
	}
}

416 
FœgSètus
 
	$DCMI_GëFœgSètus
(
uöt16_t
 
DCMI_FLAG
)

418 
FœgSètus
 
bô°©us
 = 
RESET
;

419 
uöt32_t
 
dcmúeg
, 
ãm¥eg
 = 0;

422 
	`as£π_∑øm
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

425 
dcmúeg
 = (((
uöt16_t
)
DCMI_FLAG
) >> 12);

427 i‡(
dcmúeg
 == 0x00)

429 
ãm¥eg

DCMI
->
RISR
;

431 i‡(
dcmúeg
 == 0x02)

433 
ãm¥eg
 = 
DCMI
->
SR
;

437 
ãm¥eg
 = 
DCMI
->
MISR
;

440 i‡((
ãm¥eg
 & 
DCMI_FLAG
Ë!(
uöt16_t
)
RESET
 )

442 
bô°©us
 = 
SET
;

446 
bô°©us
 = 
RESET
;

449  
bô°©us
;

450 
	}
}

463 
	$DCMI_CÀ¨Fœg
(
uöt16_t
 
DCMI_FLAG
)

466 
	`as£π_∑øm
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

471 
DCMI
->
ICR
 = 
DCMI_FLAG
;

472 
	}
}

485 
ITSètus
 
	$DCMI_GëITSètus
(
uöt16_t
 
DCMI_IT
)

487 
ITSètus
 
bô°©us
 = 
RESET
;

488 
uöt32_t
 
ô°©us
 = 0;

491 
	`as£π_∑øm
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

493 
ô°©us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

495 i‡((
ô°©us
 !(
uöt16_t
)
RESET
))

497 
bô°©us
 = 
SET
;

501 
bô°©us
 = 
RESET
;

503  
bô°©us
;

504 
	}
}

517 
	$DCMI_CÀ¨ITPídögBô
(
uöt16_t
 
DCMI_IT
)

522 
DCMI
->
ICR
 = 
DCMI_IT
;

523 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_dma.c

122 
	~"°m32f4xx_dma.h
"

123 
	~"°m32f4xx_rcc.h
"

138 
	#TRANSFER_IT_ENABLE_MASK
 (
uöt32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

139 
DMA_SxCR_TEIE
 | 
DMA_SxCR_DMEIE
)

	)

141 
	#DMA_Såóm0_IT_MASK
 (
uöt32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

142 
DMA_LISR_TEIF0
 | 
DMA_LISR_HTIF0
 | \

143 
DMA_LISR_TCIF0
)

	)

145 
	#DMA_Såóm1_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 6)

	)

146 
	#DMA_Såóm2_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 16)

	)

147 
	#DMA_Såóm3_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 22)

	)

148 
	#DMA_Såóm4_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 | (uöt32_t)0x20000000)

	)

149 
	#DMA_Såóm5_IT_MASK
 (
uöt32_t
)(
DMA_Såóm1_IT_MASK
 | (uöt32_t)0x20000000)

	)

150 
	#DMA_Såóm6_IT_MASK
 (
uöt32_t
)(
DMA_Såóm2_IT_MASK
 | (uöt32_t)0x20000000)

	)

151 
	#DMA_Såóm7_IT_MASK
 (
uöt32_t
)(
DMA_Såóm3_IT_MASK
 | (uöt32_t)0x20000000)

	)

152 
	#TRANSFER_IT_MASK
 (
uöt32_t
)0x0F3C0F3C

	)

153 
	#HIGH_ISR_MASK
 (
uöt32_t
)0x20000000

	)

154 
	#RESERVED_MASK
 (
uöt32_t
)0x0F7D0F7D

	)

194 
	$DMA_DeInô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

197 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

200 
DMAy_Såómx
->
CR
 &~((
uöt32_t
)
DMA_SxCR_EN
);

203 
DMAy_Såómx
->
CR
 = 0;

206 
DMAy_Såómx
->
NDTR
 = 0;

209 
DMAy_Såómx
->
PAR
 = 0;

212 
DMAy_Såómx
->
M0AR
 = 0;

215 
DMAy_Såómx
->
M1AR
 = 0;

218 
DMAy_Såómx
->
FCR
 = (
uöt32_t
)0x00000021;

221 i‡(
DMAy_Såómx
 =
DMA1_Såóm0
)

224 
DMA1
->
LIFCR
 = 
DMA_Såóm0_IT_MASK
;

226 i‡(
DMAy_Såómx
 =
DMA1_Såóm1
)

229 
DMA1
->
LIFCR
 = 
DMA_Såóm1_IT_MASK
;

231 i‡(
DMAy_Såómx
 =
DMA1_Såóm2
)

234 
DMA1
->
LIFCR
 = 
DMA_Såóm2_IT_MASK
;

236 i‡(
DMAy_Såómx
 =
DMA1_Såóm3
)

239 
DMA1
->
LIFCR
 = 
DMA_Såóm3_IT_MASK
;

241 i‡(
DMAy_Såómx
 =
DMA1_Såóm4
)

244 
DMA1
->
HIFCR
 = 
DMA_Såóm4_IT_MASK
;

246 i‡(
DMAy_Såómx
 =
DMA1_Såóm5
)

249 
DMA1
->
HIFCR
 = 
DMA_Såóm5_IT_MASK
;

251 i‡(
DMAy_Såómx
 =
DMA1_Såóm6
)

254 
DMA1
->
HIFCR
 = (
uöt32_t
)
DMA_Såóm6_IT_MASK
;

256 i‡(
DMAy_Såómx
 =
DMA1_Såóm7
)

259 
DMA1
->
HIFCR
 = 
DMA_Såóm7_IT_MASK
;

261 i‡(
DMAy_Såómx
 =
DMA2_Såóm0
)

264 
DMA2
->
LIFCR
 = 
DMA_Såóm0_IT_MASK
;

266 i‡(
DMAy_Såómx
 =
DMA2_Såóm1
)

269 
DMA2
->
LIFCR
 = 
DMA_Såóm1_IT_MASK
;

271 i‡(
DMAy_Såómx
 =
DMA2_Såóm2
)

274 
DMA2
->
LIFCR
 = 
DMA_Såóm2_IT_MASK
;

276 i‡(
DMAy_Såómx
 =
DMA2_Såóm3
)

279 
DMA2
->
LIFCR
 = 
DMA_Såóm3_IT_MASK
;

281 i‡(
DMAy_Såómx
 =
DMA2_Såóm4
)

284 
DMA2
->
HIFCR
 = 
DMA_Såóm4_IT_MASK
;

286 i‡(
DMAy_Såómx
 =
DMA2_Såóm5
)

289 
DMA2
->
HIFCR
 = 
DMA_Såóm5_IT_MASK
;

291 i‡(
DMAy_Såómx
 =
DMA2_Såóm6
)

294 
DMA2
->
HIFCR
 = 
DMA_Såóm6_IT_MASK
;

298 i‡(
DMAy_Såómx
 =
DMA2_Såóm7
)

301 
DMA2
->
HIFCR
 = 
DMA_Såóm7_IT_MASK
;

304 
	}
}

317 
	$DMA_Inô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
DMA_InôTy≥Def
* 
DMA_InôSåu˘
)

319 
uöt32_t
 
tm¥eg
 = 0;

322 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

323 
	`as£π_∑øm
(
	`IS_DMA_CHANNEL
(
DMA_InôSåu˘
->
DMA_Ch™√l
));

324 
	`as£π_∑øm
(
	`IS_DMA_DIRECTION
(
DMA_InôSåu˘
->
DMA_DIR
));

325 
	`as£π_∑øm
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InôSåu˘
->
DMA_Buf„rSize
));

326 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InôSåu˘
->
DMA_PîùhîÆInc
));

327 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InôSåu˘
->
DMA_Mem‹yInc
));

328 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
));

329 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InôSåu˘
->
DMA_Mem‹yD©aSize
));

330 
	`as£π_∑øm
(
	`IS_DMA_MODE
(
DMA_InôSåu˘
->
DMA_Mode
));

331 
	`as£π_∑øm
(
	`IS_DMA_PRIORITY
(
DMA_InôSåu˘
->
DMA_Pri‹ôy
));

332 
	`as£π_∑øm
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InôSåu˘
->
DMA_FIFOMode
));

333 
	`as£π_∑øm
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InôSåu˘
->
DMA_FIFOThªshﬁd
));

334 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_BURST
(
DMA_InôSåu˘
->
DMA_Mem‹yBur°
));

335 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InôSåu˘
->
DMA_PîùhîÆBur°
));

339 
tm¥eg
 = 
DMAy_Såómx
->
CR
;

342 
tm¥eg
 &((
uöt32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

343 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

344 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

345 
DMA_SxCR_DIR
));

358 
tm¥eg
 |
DMA_InôSåu˘
->
DMA_Ch™√l
 | DMA_InôSåu˘->
DMA_DIR
 |

359 
DMA_InôSåu˘
->
DMA_PîùhîÆInc
 | DMA_InôSåu˘->
DMA_Mem‹yInc
 |

360 
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
 | DMA_InôSåu˘->
DMA_Mem‹yD©aSize
 |

361 
DMA_InôSåu˘
->
DMA_Mode
 | DMA_InôSåu˘->
DMA_Pri‹ôy
 |

362 
DMA_InôSåu˘
->
DMA_Mem‹yBur°
 | DMA_InôSåu˘->
DMA_PîùhîÆBur°
;

365 
DMAy_Såómx
->
CR
 = 
tm¥eg
;

369 
tm¥eg
 = 
DMAy_Såómx
->
FCR
;

372 
tm¥eg
 &(
uöt32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

377 
tm¥eg
 |
DMA_InôSåu˘
->
DMA_FIFOMode
 | DMA_InôSåu˘->
DMA_FIFOThªshﬁd
;

380 
DMAy_Såómx
->
FCR
 = 
tm¥eg
;

384 
DMAy_Såómx
->
NDTR
 = 
DMA_InôSåu˘
->
DMA_Buf„rSize
;

388 
DMAy_Såómx
->
PAR
 = 
DMA_InôSåu˘
->
DMA_PîùhîÆBa£Addr
;

392 
DMAy_Såómx
->
M0AR
 = 
DMA_InôSåu˘
->
DMA_Mem‹y0Ba£Addr
;

393 
	}
}

401 
	$DMA_Såu˘Inô
(
DMA_InôTy≥Def
* 
DMA_InôSåu˘
)

405 
DMA_InôSåu˘
->
DMA_Ch™√l
 = 0;

408 
DMA_InôSåu˘
->
DMA_PîùhîÆBa£Addr
 = 0;

411 
DMA_InôSåu˘
->
DMA_Mem‹y0Ba£Addr
 = 0;

414 
DMA_InôSåu˘
->
DMA_DIR
 = 
DMA_DIR_PîùhîÆToMem‹y
;

417 
DMA_InôSåu˘
->
DMA_Buf„rSize
 = 0;

420 
DMA_InôSåu˘
->
DMA_PîùhîÆInc
 = 
DMA_PîùhîÆInc_DißbÀ
;

423 
DMA_InôSåu˘
->
DMA_Mem‹yInc
 = 
DMA_Mem‹yInc_DißbÀ
;

426 
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
 = 
DMA_PîùhîÆD©aSize_Byã
;

429 
DMA_InôSåu˘
->
DMA_Mem‹yD©aSize
 = 
DMA_Mem‹yD©aSize_Byã
;

432 
DMA_InôSåu˘
->
DMA_Mode
 = 
DMA_Mode_N‹mÆ
;

435 
DMA_InôSåu˘
->
DMA_Pri‹ôy
 = 
DMA_Pri‹ôy_Low
;

438 
DMA_InôSåu˘
->
DMA_FIFOMode
 = 
DMA_FIFOMode_DißbÀ
;

441 
DMA_InôSåu˘
->
DMA_FIFOThªshﬁd
 = 
DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
;

444 
DMA_InôSåu˘
->
DMA_Mem‹yBur°
 = 
DMA_Mem‹yBur°_SögÀ
;

447 
DMA_InôSåu˘
->
DMA_PîùhîÆBur°
 = 
DMA_PîùhîÆBur°_SögÀ
;

448 
	}
}

476 
	$DMA_Cmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

479 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

480 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

482 i‡(
NewSèã
 !
DISABLE
)

485 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_EN
;

490 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_EN
;

492 
	}
}

512 
	$DMA_PîùhIncOff£tSizeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_Pöcos
)

515 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

516 
	`as£π_∑øm
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pöcos
));

519 if(
DMA_Pöcos
 !
DMA_PINCOS_Psize
)

522 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_PINCOS
;

527 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_PINCOS
;

529 
	}
}

548 
	$DMA_FlowC⁄åﬁÀrC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FlowCål
)

551 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

552 
	`as£π_∑øm
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCål
));

555 if(
DMA_FlowCål
 !
DMA_FlowCål_Mem‹y
)

558 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_PFCTRL
;

563 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_PFCTRL
;

565 
	}
}

632 
	$DMA_SëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt16_t
 
Cou¡î
)

635 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

638 
DMAy_Såómx
->
NDTR
 = (
uöt16_t
)
Cou¡î
;

639 
	}
}

647 
uöt16_t
 
	$DMA_GëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

650 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

653  ((
uöt16_t
)(
DMAy_Såómx
->
NDTR
));

654 
	}
}

724 
	$DMA_DoubÀBuf„rModeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹y1Ba£Addr
,

725 
uöt32_t
 
DMA_CuºítMem‹y
)

728 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

729 
	`as£π_∑øm
(
	`IS_DMA_CURRENT_MEM
(
DMA_CuºítMem‹y
));

731 i‡(
DMA_CuºítMem‹y
 !
DMA_Mem‹y_0
)

734 
DMAy_Såómx
->
CR
 |(
uöt32_t
)(
DMA_SxCR_CT
);

739 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)(
DMA_SxCR_CT
);

743 
DMAy_Såómx
->
M1AR
 = 
Mem‹y1Ba£Addr
;

744 
	}
}

755 
	$DMA_DoubÀBuf„rModeCmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

758 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

759 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

762 i‡(
NewSèã
 !
DISABLE
)

765 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_DBM
;

770 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_DBM
;

772 
	}
}

796 
	$DMA_Mem‹yT¨gëC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹yBa£Addr
,

797 
uöt32_t
 
DMA_Mem‹yT¨gë
)

800 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

801 
	`as£π_∑øm
(
	`IS_DMA_CURRENT_MEM
(
DMA_Mem‹yT¨gë
));

804 i‡(
DMA_Mem‹yT¨gë
 !
DMA_Mem‹y_0
)

807 
DMAy_Såómx
->
M1AR
 = 
Mem‹yBa£Addr
;

812 
DMAy_Såómx
->
M0AR
 = 
Mem‹yBa£Addr
;

814 
	}
}

822 
uöt32_t
 
	$DMA_GëCuºítMem‹yT¨gë
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

824 
uöt32_t
 
tmp
 = 0;

827 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

830 i‡((
DMAy_Såómx
->
CR
 & 
DMA_SxCR_CT
) != 0)

833 
tmp
 = 1;

838 
tmp
 = 0;

840  
tmp
;

841 
	}
}

931 
Fun˘i⁄ÆSèã
 
	$DMA_GëCmdSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

933 
Fun˘i⁄ÆSèã
 
°©e
 = 
DISABLE
;

936 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

938 i‡((
DMAy_Såómx
->
CR
 & (
uöt32_t
)
DMA_SxCR_EN
) != 0)

941 
°©e
 = 
ENABLE
;

947 
°©e
 = 
DISABLE
;

949  
°©e
;

950 
	}
}

965 
uöt32_t
 
	$DMA_GëFIFOSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

967 
uöt32_t
 
tm¥eg
 = 0;

970 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

973 
tm¥eg
 = (
uöt32_t
)((
DMAy_Såómx
->
FCR
 & 
DMA_SxFCR_FS
));

975  
tm¥eg
;

976 
	}
}

992 
FœgSètus
 
	$DMA_GëFœgSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
)

994 
FœgSètus
 
bô°©us
 = 
RESET
;

995 
DMA_Ty≥Def
* 
DMAy
;

996 
uöt32_t
 
tm¥eg
 = 0;

999 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1000 
	`as£π_∑øm
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

1003 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1006 
DMAy
 = 
DMA1
;

1011 
DMAy
 = 
DMA2
;

1015 i‡((
DMA_FLAG
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1018 
tm¥eg
 = 
DMAy
->
HISR
;

1023 
tm¥eg
 = 
DMAy
->
LISR
;

1027 
tm¥eg
 &(
uöt32_t
)
RESERVED_MASK
;

1030 i‡((
tm¥eg
 & 
DMA_FLAG
Ë!(
uöt32_t
)
RESET
)

1033 
bô°©us
 = 
SET
;

1038 
bô°©us
 = 
RESET
;

1042  
bô°©us
;

1043 
	}
}

1059 
	$DMA_CÀ¨Fœg
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
)

1061 
DMA_Ty≥Def
* 
DMAy
;

1064 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1065 
	`as£π_∑øm
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1068 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1071 
DMAy
 = 
DMA1
;

1076 
DMAy
 = 
DMA2
;

1080 i‡((
DMA_FLAG
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1083 
DMAy
->
HIFCR
 = (
uöt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1088 
DMAy
->
LIFCR
 = (
uöt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1090 
	}
}

1106 
	$DMA_ITC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1109 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1110 
	`as£π_∑øm
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1111 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1114 i‡((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1116 i‡(
NewSèã
 !
DISABLE
)

1119 
DMAy_Såómx
->
FCR
 |(
uöt32_t
)
DMA_IT_FE
;

1124 
DMAy_Såómx
->
FCR
 &~(
uöt32_t
)
DMA_IT_FE
;

1129 i‡(
DMA_IT
 !
DMA_IT_FE
)

1131 i‡(
NewSèã
 !
DISABLE
)

1134 
DMAy_Såómx
->
CR
 |(
uöt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1139 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1142 
	}
}

1158 
ITSètus
 
	$DMA_GëITSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
)

1160 
ITSètus
 
bô°©us
 = 
RESET
;

1161 
DMA_Ty≥Def
* 
DMAy
;

1162 
uöt32_t
 
tm¥eg
 = 0, 
íabÀ°©us
 = 0;

1165 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1166 
	`as£π_∑øm
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1169 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1172 
DMAy
 = 
DMA1
;

1177 
DMAy
 = 
DMA2
;

1181 i‡((
DMA_IT
 & 
TRANSFER_IT_MASK
Ë!(
uöt32_t
)
RESET
)

1184 
tm¥eg
 = (
uöt32_t
)((
DMA_IT
 >> 11Ë& 
TRANSFER_IT_ENABLE_MASK
);

1187 
íabÀ°©us
 = (
uöt32_t
)(
DMAy_Såómx
->
CR
 & 
tm¥eg
);

1192 
íabÀ°©us
 = (
uöt32_t
)(
DMAy_Såómx
->
FCR
 & 
DMA_IT_FE
);

1196 i‡((
DMA_IT
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1199 
tm¥eg
 = 
DMAy
->
HISR
 ;

1204 
tm¥eg
 = 
DMAy
->
LISR
 ;

1208 
tm¥eg
 &(
uöt32_t
)
RESERVED_MASK
;

1211 i‡(((
tm¥eg
 & 
DMA_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

1214 
bô°©us
 = 
SET
;

1219 
bô°©us
 = 
RESET
;

1223  
bô°©us
;

1224 
	}
}

1240 
	$DMA_CÀ¨ITPídögBô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
)

1242 
DMA_Ty≥Def
* 
DMAy
;

1245 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1246 
	`as£π_∑øm
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1249 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1252 
DMAy
 = 
DMA1
;

1257 
DMAy
 = 
DMA2
;

1261 i‡((
DMA_IT
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1264 
DMAy
->
HIFCR
 = (
uöt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1269 
DMAy
->
LIFCR
 = (
uöt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1271 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_exti.c

67 
	~"°m32f4xx_exti.h
"

81 
	#EXTI_LINENONE
 ((
uöt32_t
)0x00000Ë

	)

109 
	$EXTI_DeInô
()

111 
EXTI
->
IMR
 = 0x00000000;

112 
EXTI
->
EMR
 = 0x00000000;

113 
EXTI
->
RTSR
 = 0x00000000;

114 
EXTI
->
FTSR
 = 0x00000000;

115 
EXTI
->
PR
 = 0x007FFFFF;

116 
	}
}

125 
	$EXTI_Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
)

127 
uöt32_t
 
tmp
 = 0;

130 
	`as£π_∑øm
(
	`IS_EXTI_MODE
(
EXTI_InôSåu˘
->
EXTI_Mode
));

131 
	`as£π_∑øm
(
	`IS_EXTI_TRIGGER
(
EXTI_InôSåu˘
->
EXTI_Triggî
));

132 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_InôSåu˘
->
EXTI_Löe
));

133 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InôSåu˘
->
EXTI_LöeCmd
));

135 
tmp
 = (
uöt32_t
)
EXTI_BASE
;

137 i‡(
EXTI_InôSåu˘
->
EXTI_LöeCmd
 !
DISABLE
)

140 
EXTI
->
IMR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

141 
EXTI
->
EMR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

143 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Mode
;

145 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

148 
EXTI
->
RTSR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

149 
EXTI
->
FTSR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

152 i‡(
EXTI_InôSåu˘
->
EXTI_Triggî
 =
EXTI_Triggî_Risög_FÆlög
)

155 
EXTI
->
RTSR
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

156 
EXTI
->
FTSR
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

160 
tmp
 = (
uöt32_t
)
EXTI_BASE
;

161 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Triggî
;

163 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

168 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Mode
;

171 *(
__IO
 
uöt32_t
 *Ë
tmp
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

173 
	}
}

181 
	$EXTI_Såu˘Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
)

183 
EXTI_InôSåu˘
->
EXTI_Löe
 = 
EXTI_LINENONE
;

184 
EXTI_InôSåu˘
->
EXTI_Mode
 = 
EXTI_Mode_I¡îru±
;

185 
EXTI_InôSåu˘
->
EXTI_Triggî
 = 
EXTI_Triggî_FÆlög
;

186 
EXTI_InôSåu˘
->
EXTI_LöeCmd
 = 
DISABLE
;

187 
	}
}

196 
	$EXTI_Gíî©eSWI¡îru±
(
uöt32_t
 
EXTI_Löe
)

199 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

201 
EXTI
->
SWIER
 |
EXTI_Löe
;

202 
	}
}

226 
FœgSètus
 
	$EXTI_GëFœgSètus
(
uöt32_t
 
EXTI_Löe
)

228 
FœgSètus
 
bô°©us
 = 
RESET
;

230 
	`as£π_∑øm
(
	`IS_GET_EXTI_LINE
(
EXTI_Löe
));

232 i‡((
EXTI
->
PR
 & 
EXTI_Löe
Ë!(
uöt32_t
)
RESET
)

234 
bô°©us
 = 
SET
;

238 
bô°©us
 = 
RESET
;

240  
bô°©us
;

241 
	}
}

249 
	$EXTI_CÀ¨Fœg
(
uöt32_t
 
EXTI_Löe
)

252 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

254 
EXTI
->
PR
 = 
EXTI_Löe
;

255 
	}
}

263 
ITSètus
 
	$EXTI_GëITSètus
(
uöt32_t
 
EXTI_Löe
)

265 
ITSètus
 
bô°©us
 = 
RESET
;

266 
uöt32_t
 
íabÀ°©us
 = 0;

268 
	`as£π_∑øm
(
	`IS_GET_EXTI_LINE
(
EXTI_Löe
));

270 
íabÀ°©us
 = 
EXTI
->
IMR
 & 
EXTI_Löe
;

271 i‡(((
EXTI
->
PR
 & 
EXTI_Löe
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

273 
bô°©us
 = 
SET
;

277 
bô°©us
 = 
RESET
;

279  
bô°©us
;

280 
	}
}

288 
	$EXTI_CÀ¨ITPídögBô
(
uöt32_t
 
EXTI_Löe
)

291 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

293 
EXTI
->
PR
 = 
EXTI_Löe
;

294 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_flash.c

76 
	~"°m32f4xx_Êash.h
"

89 
	#SECTOR_MASK
 ((
uöt32_t
)0xFFFFFF07)

	)

172 
	$FLASH_SëL©ícy
(
uöt32_t
 
FLASH_L©ícy
)

175 
	`as£π_∑øm
(
	`IS_FLASH_LATENCY
(
FLASH_L©ícy
));

178 *(
__IO
 
uöt8_t
 *)
ACR_BYTE0_ADDRESS
 = (uöt8_t)
FLASH_L©ícy
;

179 
	}
}

187 
	$FLASH_Pª„tchBuf„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

190 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

193 if(
NewSèã
 !
DISABLE
)

195 
FLASH
->
ACR
 |
FLASH_ACR_PRFTEN
;

199 
FLASH
->
ACR
 &(~
FLASH_ACR_PRFTEN
);

201 
	}
}

209 
	$FLASH_In°ru˘i⁄CacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

212 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

214 if(
NewSèã
 !
DISABLE
)

216 
FLASH
->
ACR
 |
FLASH_ACR_ICEN
;

220 
FLASH
->
ACR
 &(~
FLASH_ACR_ICEN
);

222 
	}
}

230 
	$FLASH_D©aCacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

233 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

235 if(
NewSèã
 !
DISABLE
)

237 
FLASH
->
ACR
 |
FLASH_ACR_DCEN
;

241 
FLASH
->
ACR
 &(~
FLASH_ACR_DCEN
);

243 
	}
}

251 
	$FLASH_In°ru˘i⁄CacheRe£t
()

253 
FLASH
->
ACR
 |
FLASH_ACR_ICRST
;

254 
	}
}

262 
	$FLASH_D©aCacheRe£t
()

264 
FLASH
->
ACR
 |
FLASH_ACR_DCRST
;

265 
	}
}

306 
	$FLASH_U∆ock
()

308 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
Ë!
RESET
)

311 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

312 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

314 
	}
}

321 
	$FLASH_Lock
()

324 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

325 
	}
}

347 
FLASH_Sètus
 
	$FLASH_Eø£Se˘‹
(
uöt32_t
 
FLASH_Se˘‹
, 
uöt8_t
 
VﬁègeR™ge
)

349 
uöt32_t
 
tmp_psize
 = 0x0;

350 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

353 
	`as£π_∑øm
(
	`IS_FLASH_SECTOR
(
FLASH_Se˘‹
));

354 
	`as£π_∑øm
(
	`IS_VOLTAGERANGE
(
VﬁègeR™ge
));

356 if(
VﬁègeR™ge
 =
VﬁègeR™ge_1
)

358 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

360 if(
VﬁègeR™ge
 =
VﬁègeR™ge_2
)

362 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

364 if(
VﬁègeR™ge
 =
VﬁègeR™ge_3
)

366 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

370 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

373 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

375 if(
°©us
 =
FLASH_COMPLETE
)

378 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

379 
FLASH
->
CR
 |
tmp_psize
;

380 
FLASH
->
CR
 &
SECTOR_MASK
;

381 
FLASH
->
CR
 |
FLASH_CR_SER
 | 
FLASH_Se˘‹
;

382 
FLASH
->
CR
 |
FLASH_CR_STRT
;

385 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

388 
FLASH
->
CR
 &(~
FLASH_CR_SER
);

389 
FLASH
->
CR
 &
SECTOR_MASK
;

392  
°©us
;

393 
	}
}

412 
FLASH_Sètus
 
	$FLASH_Eø£AŒSe˘‹s
(
uöt8_t
 
VﬁègeR™ge
)

414 
uöt32_t
 
tmp_psize
 = 0x0;

415 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

418 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

419 
	`as£π_∑øm
(
	`IS_VOLTAGERANGE
(
VﬁègeR™ge
));

421 if(
VﬁègeR™ge
 =
VﬁègeR™ge_1
)

423 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

425 if(
VﬁègeR™ge
 =
VﬁègeR™ge_2
)

427 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

429 if(
VﬁègeR™ge
 =
VﬁègeR™ge_3
)

431 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

435 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

437 if(
°©us
 =
FLASH_COMPLETE
)

440 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

441 
FLASH
->
CR
 |
tmp_psize
;

442 
FLASH
->
CR
 |
FLASH_CR_MER
;

443 
FLASH
->
CR
 |
FLASH_CR_STRT
;

446 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

449 
FLASH
->
CR
 &(~
FLASH_CR_MER
);

453  
°©us
;

454 
	}
}

465 
FLASH_Sètus
 
	$FLASH_ProgømDoubÀW‹d
(
uöt32_t
 
Addªss
, 
uöt64_t
 
D©a
)

467 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

470 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

473 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

475 if(
°©us
 =
FLASH_COMPLETE
)

478 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

479 
FLASH
->
CR
 |
FLASH_PSIZE_DOUBLE_WORD
;

480 
FLASH
->
CR
 |
FLASH_CR_PG
;

482 *(
__IO
 
uöt64_t
*)
Addªss
 = 
D©a
;

485 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

488 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

491  
°©us
;

492 
	}
}

503 
FLASH_Sètus
 
	$FLASH_ProgømW‹d
(
uöt32_t
 
Addªss
, uöt32_à
D©a
)

505 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

508 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

511 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

513 if(
°©us
 =
FLASH_COMPLETE
)

516 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

517 
FLASH
->
CR
 |
FLASH_PSIZE_WORD
;

518 
FLASH
->
CR
 |
FLASH_CR_PG
;

520 *(
__IO
 
uöt32_t
*)
Addªss
 = 
D©a
;

523 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

526 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

529  
°©us
;

530 
	}
}

541 
FLASH_Sètus
 
	$FLASH_ProgømHÆfW‹d
(
uöt32_t
 
Addªss
, 
uöt16_t
 
D©a
)

543 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

546 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

549 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

551 if(
°©us
 =
FLASH_COMPLETE
)

554 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

555 
FLASH
->
CR
 |
FLASH_PSIZE_HALF_WORD
;

556 
FLASH
->
CR
 |
FLASH_CR_PG
;

558 *(
__IO
 
uöt16_t
*)
Addªss
 = 
D©a
;

561 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

564 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

567  
°©us
;

568 
	}
}

579 
FLASH_Sètus
 
	$FLASH_ProgømByã
(
uöt32_t
 
Addªss
, 
uöt8_t
 
D©a
)

581 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

584 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

587 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

589 if(
°©us
 =
FLASH_COMPLETE
)

592 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

593 
FLASH
->
CR
 |
FLASH_PSIZE_BYTE
;

594 
FLASH
->
CR
 |
FLASH_CR_PG
;

596 *(
__IO
 
uöt8_t
*)
Addªss
 = 
D©a
;

599 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

602 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

606  
°©us
;

607 
	}
}

664 
	$FLASH_OB_U∆ock
()

666 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
Ë!
RESET
)

669 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

670 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

672 
	}
}

679 
	$FLASH_OB_Lock
()

682 
FLASH
->
OPTCR
 |
FLASH_OPTCR_OPTLOCK
;

683 
	}
}

695 
	$FLASH_OB_WRPC⁄fig
(
uöt32_t
 
OB_WRP
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

697 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

700 
	`as£π_∑øm
(
	`IS_OB_WRP
(
OB_WRP
));

701 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

703 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

705 if(
°©us
 =
FLASH_COMPLETE
)

707 if(
NewSèã
 !
DISABLE
)

709 *(
__IO
 
uöt16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_WRP
);

713 *(
__IO
 
uöt16_t
*)
OPTCR_BYTE2_ADDRESS
 |(uöt16_t)
OB_WRP
;

716 
	}
}

730 
	$FLASH_OB_RDPC⁄fig
(
uöt8_t
 
OB_RDP
)

732 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

735 
	`as£π_∑øm
(
	`IS_OB_RDP
(
OB_RDP
));

737 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

739 if(
°©us
 =
FLASH_COMPLETE
)

741 *(
__IO
 
uöt8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
OB_RDP
;

744 
	}
}

762 
	$FLASH_OB_U£rC⁄fig
(
uöt8_t
 
OB_IWDG
, uöt8_à
OB_STOP
, uöt8_à
OB_STDBY
)

764 
uöt8_t
 
›ti⁄tmp
 = 0xFF;

765 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

768 
	`as£π_∑øm
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

769 
	`as£π_∑øm
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

770 
	`as£π_∑øm
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

773 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

775 if(
°©us
 =
FLASH_COMPLETE
)

778 
›ti⁄tmp
 = (
uöt8_t
)((*(
__IO
 uöt8_à*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0F);

781 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
OB_IWDG
 | (uöt8_t)(
OB_STDBY
 | (uöt8_t)(
OB_STOP
 | ((uöt8_t)
›ti⁄tmp
)));

783 
	}
}

795 
	$FLASH_OB_BORC⁄fig
(
uöt8_t
 
OB_BOR
)

798 
	`as£π_∑øm
(
	`IS_OB_BOR
(
OB_BOR
));

801 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BOR_LEV
);

802 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOR
;

804 
	}
}

812 
FLASH_Sètus
 
	$FLASH_OB_Launch
()

814 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

817 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
FLASH_OPTCR_OPTSTRT
;

820 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

822  
°©us
;

823 
	}
}

831 
uöt8_t
 
	$FLASH_OB_GëU£r
()

834  (
uöt8_t
)(
FLASH
->
OPTCR
 >> 5);

835 
	}
}

842 
uöt16_t
 
	$FLASH_OB_GëWRP
()

845  (*(
__IO
 
uöt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

846 
	}
}

855 
FœgSètus
 
	$FLASH_OB_GëRDP
()

857 
FœgSètus
 
ªad°©us
 = 
RESET
;

859 i‡((*(
__IO
 
uöt8_t
*)(
OPTCR_BYTE1_ADDRESS
Ë!(uöt8_t)
OB_RDP_Levñ_0
))

861 
ªad°©us
 = 
SET
;

865 
ªad°©us
 = 
RESET
;

867  
ªad°©us
;

868 
	}
}

879 
uöt8_t
 
	$FLASH_OB_GëBOR
()

882  (
uöt8_t
)(*(
__IO
 uöt8_à*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

883 
	}
}

909 
	$FLASH_ITC⁄fig
(
uöt32_t
 
FLASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

912 
	`as£π_∑øm
(
	`IS_FLASH_IT
(
FLASH_IT
));

913 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

915 if(
NewSèã
 !
DISABLE
)

918 
FLASH
->
CR
 |
FLASH_IT
;

923 
FLASH
->
CR
 &~(
uöt32_t
)
FLASH_IT
;

925 
	}
}

940 
FœgSètus
 
	$FLASH_GëFœgSètus
(
uöt32_t
 
FLASH_FLAG
)

942 
FœgSètus
 
bô°©us
 = 
RESET
;

944 
	`as£π_∑øm
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

946 if((
FLASH
->
SR
 & 
FLASH_FLAG
Ë!(
uöt32_t
)
RESET
)

948 
bô°©us
 = 
SET
;

952 
bô°©us
 = 
RESET
;

955  
bô°©us
;

956 
	}
}

970 
	$FLASH_CÀ¨Fœg
(
uöt32_t
 
FLASH_FLAG
)

973 
	`as£π_∑øm
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

976 
FLASH
->
SR
 = 
FLASH_FLAG
;

977 
	}
}

985 
FLASH_Sètus
 
	$FLASH_GëSètus
()

987 
FLASH_Sètus
 
Êash°©us
 = 
FLASH_COMPLETE
;

989 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

991 
Êash°©us
 = 
FLASH_BUSY
;

995 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPERR
Ë!(
uöt32_t
)0x00)

997 
Êash°©us
 = 
FLASH_ERROR_WRP
;

1001 if((
FLASH
->
SR
 & (
uöt32_t
)0xEF) != (uint32_t)0x00)

1003 
Êash°©us
 = 
FLASH_ERROR_PROGRAM
;

1007 if((
FLASH
->
SR
 & 
FLASH_FLAG_OPERR
Ë!(
uöt32_t
)0x00)

1009 
Êash°©us
 = 
FLASH_ERROR_OPERATION
;

1013 
Êash°©us
 = 
FLASH_COMPLETE
;

1019  
Êash°©us
;

1020 
	}
}

1028 
FLASH_Sètus
 
	$FLASH_WaôF‹La°O≥øti⁄
()

1030 
__IO
 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1033 
°©us
 = 
	`FLASH_GëSètus
();

1038 
°©us
 =
FLASH_BUSY
)

1040 
°©us
 = 
	`FLASH_GëSètus
();

1043  
°©us
;

1044 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_fsmc.c

35 
	~"°m32f4xx_fsmc.h
"

36 
	~"°m32f4xx_rcc.h
"

52 
	#BCR_MBKEN_SET
 ((
uöt32_t
)0x00000001)

	)

53 
	#BCR_MBKEN_RESET
 ((
uöt32_t
)0x000FFFFE)

	)

54 
	#BCR_FACCEN_SET
 ((
uöt32_t
)0x00000040)

	)

57 
	#PCR_PBKEN_SET
 ((
uöt32_t
)0x00000004)

	)

58 
	#PCR_PBKEN_RESET
 ((
uöt32_t
)0x000FFFFB)

	)

59 
	#PCR_ECCEN_SET
 ((
uöt32_t
)0x00000040)

	)

60 
	#PCR_ECCEN_RESET
 ((
uöt32_t
)0x000FFFBF)

	)

61 
	#PCR_MEMORYTYPE_NAND
 ((
uöt32_t
)0x00000008)

	)

121 
	$FSMC_NORSRAMDeInô
(
uöt32_t
 
FSMC_B™k
)

124 
	`as£π_∑øm
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_B™k
));

127 if(
FSMC_B™k
 =
FSMC_B™k1_NORSRAM1
)

129 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] = 0x000030DB;

134 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] = 0x000030D2;

136 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
 + 1] = 0x0FFFFFFF;

137 
FSMC_B™k1E
->
BWTR
[
FSMC_B™k
] = 0x0FFFFFFF;

138 
	}
}

148 
	$FSMC_NORSRAMInô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
)

151 
	`as£π_∑øm
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
));

152 
	`as£π_∑øm
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMInôSåu˘
->
FSMC_D©aAddªssMux
));

153 
	`as£π_∑øm
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
));

154 
	`as£π_∑øm
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yD©aWidth
));

155 
	`as£π_∑øm
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Bur°Ac˚ssMode
));

156 
	`as£π_∑øm
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Asynchr⁄ousWaô
));

157 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lPﬁ¨ôy
));

158 
	`as£π_∑øm
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WøpMode
));

159 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lA˘ive
));

160 
	`as£π_∑øm
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeO≥øti⁄
));

161 
	`as£π_∑øm
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«l
));

162 
	`as£π_∑øm
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
));

163 
	`as£π_∑øm
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeBur°
));

164 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssSëupTime
));

165 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
));

166 
	`as£π_∑øm
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aSëupTime
));

167 
	`as£π_∑øm
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
));

168 
	`as£π_∑øm
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
));

169 
	`as£π_∑øm
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aL©ícy
));

170 
	`as£π_∑øm
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_Ac˚ssMode
));

173 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] =

174 (
uöt32_t
)
FSMC_NORSRAMInôSåu˘
->
FSMC_D©aAddªssMux
 |

175 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
 |

176 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yD©aWidth
 |

177 
FSMC_NORSRAMInôSåu˘
->
FSMC_Bur°Ac˚ssMode
 |

178 
FSMC_NORSRAMInôSåu˘
->
FSMC_Asynchr⁄ousWaô
 |

179 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lPﬁ¨ôy
 |

180 
FSMC_NORSRAMInôSåu˘
->
FSMC_WøpMode
 |

181 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lA˘ive
 |

182 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeO≥øti⁄
 |

183 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«l
 |

184 
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
 |

185 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeBur°
;

186 if(
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
 =
FSMC_Mem‹yTy≥_NOR
)

188 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] |(
uöt32_t
)
BCR_FACCEN_SET
;

191 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
+1] =

192 (
uöt32_t
)
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 |

193 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 << 4) |

194 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aSëupTime
 << 8) |

195 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
 << 16) |

196 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 << 20) |

197 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aL©ícy
 << 24) |

198 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_Ac˚ssMode
;

202 if(
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
 =
FSMC_ExãndedMode_E«bÀ
)

204 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssSëupTime
));

205 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
));

206 
	`as£π_∑øm
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aSëupTime
));

207 
	`as£π_∑øm
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
));

208 
	`as£π_∑øm
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aL©ícy
));

209 
	`as£π_∑øm
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_Ac˚ssMode
));

210 
FSMC_B™k1E
->
BWTR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] =

211 (
uöt32_t
)
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 |

212 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 << 4 )|

213 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aSëupTime
 << 8) |

214 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 << 20) |

215 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aL©ícy
 << 24) |

216 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_Ac˚ssMode
;

220 
FSMC_B™k1E
->
BWTR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] = 0x0FFFFFFF;

222 
	}
}

230 
	$FSMC_NORSRAMSåu˘Inô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
)

233 
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
 = 
FSMC_B™k1_NORSRAM1
;

234 
FSMC_NORSRAMInôSåu˘
->
FSMC_D©aAddªssMux
 = 
FSMC_D©aAddªssMux_E«bÀ
;

235 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
 = 
FSMC_Mem‹yTy≥_SRAM
;

236 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yD©aWidth
 = 
FSMC_Mem‹yD©aWidth_8b
;

237 
FSMC_NORSRAMInôSåu˘
->
FSMC_Bur°Ac˚ssMode
 = 
FSMC_Bur°Ac˚ssMode_DißbÀ
;

238 
FSMC_NORSRAMInôSåu˘
->
FSMC_Asynchr⁄ousWaô
 = 
FSMC_Asynchr⁄ousWaô_DißbÀ
;

239 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lPﬁ¨ôy
 = 
FSMC_WaôSig«lPﬁ¨ôy_Low
;

240 
FSMC_NORSRAMInôSåu˘
->
FSMC_WøpMode
 = 
FSMC_WøpMode_DißbÀ
;

241 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lA˘ive
 = 
FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
;

242 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeO≥øti⁄
 = 
FSMC_WrôeO≥øti⁄_E«bÀ
;

243 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«l
 = 
FSMC_WaôSig«l_E«bÀ
;

244 
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
 = 
FSMC_ExãndedMode_DißbÀ
;

245 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeBur°
 = 
FSMC_WrôeBur°_DißbÀ
;

246 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 = 0xF;

247 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 = 0xF;

248 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aSëupTime
 = 0xFF;

249 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
 = 0xF;

250 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 = 0xF;

251 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aL©ícy
 = 0xF;

252 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_Ac˚ssMode
 = 
FSMC_Ac˚ssMode_A
;

253 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 = 0xF;

254 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 = 0xF;

255 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aSëupTime
 = 0xFF;

256 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
 = 0xF;

257 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 = 0xF;

258 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aL©ícy
 = 0xF;

259 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_Ac˚ssMode
 = 
FSMC_Ac˚ssMode_A
;

260 
	}
}

273 
	$FSMC_NORSRAMCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

275 
	`as£π_∑øm
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_B™k
));

276 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

278 i‡(
NewSèã
 !
DISABLE
)

281 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] |
BCR_MBKEN_SET
;

286 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] &
BCR_MBKEN_RESET
;

288 
	}
}

344 
	$FSMC_NANDDeInô
(
uöt32_t
 
FSMC_B™k
)

347 
	`as£π_∑øm
(
	`IS_FSMC_NAND_BANK
(
FSMC_B™k
));

349 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

352 
FSMC_B™k2
->
PCR2
 = 0x00000018;

353 
FSMC_B™k2
->
SR2
 = 0x00000040;

354 
FSMC_B™k2
->
PMEM2
 = 0xFCFCFCFC;

355 
FSMC_B™k2
->
PATT2
 = 0xFCFCFCFC;

361 
FSMC_B™k3
->
PCR3
 = 0x00000018;

362 
FSMC_B™k3
->
SR3
 = 0x00000040;

363 
FSMC_B™k3
->
PMEM3
 = 0xFCFCFCFC;

364 
FSMC_B™k3
->
PATT3
 = 0xFCFCFCFC;

366 
	}
}

375 
	$FSMC_NANDInô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
)

377 
uöt32_t
 
tmµ¸
 = 0x00000000, 
tmµmem
 = 0x00000000, 
tmµ©t
 = 0x00000000;

380 
	`as£π_∑øm
–
	`IS_FSMC_NAND_BANK
(
FSMC_NANDInôSåu˘
->
FSMC_B™k
));

381 
	`as£π_∑øm
–
	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDInôSåu˘
->
FSMC_Waô„©uª
));

382 
	`as£π_∑øm
–
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDInôSåu˘
->
FSMC_Mem‹yD©aWidth
));

383 
	`as£π_∑øm
–
	`IS_FSMC_ECC_STATE
(
FSMC_NANDInôSåu˘
->
FSMC_ECC
));

384 
	`as£π_∑øm
–
	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDInôSåu˘
->
FSMC_ECCPageSize
));

385 
	`as£π_∑øm
–
	`IS_FSMC_TCLR_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_TCLRSëupTime
));

386 
	`as£π_∑øm
–
	`IS_FSMC_TAR_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_TARSëupTime
));

387 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
));

388 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

389 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

390 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

391 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
));

392 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

393 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

394 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

397 
tmµ¸
 = (
uöt32_t
)
FSMC_NANDInôSåu˘
->
FSMC_Waô„©uª
 |

398 
PCR_MEMORYTYPE_NAND
 |

399 
FSMC_NANDInôSåu˘
->
FSMC_Mem‹yD©aWidth
 |

400 
FSMC_NANDInôSåu˘
->
FSMC_ECC
 |

401 
FSMC_NANDInôSåu˘
->
FSMC_ECCPageSize
 |

402 (
FSMC_NANDInôSåu˘
->
FSMC_TCLRSëupTime
 << 9 )|

403 (
FSMC_NANDInôSåu˘
->
FSMC_TARSëupTime
 << 13);

406 
tmµmem
 = (
uöt32_t
)
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 |

407 (
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

408 (
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

409 (
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

412 
tmµ©t
 = (
uöt32_t
)
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 |

413 (
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

414 (
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

415 (
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

417 if(
FSMC_NANDInôSåu˘
->
FSMC_B™k
 =
FSMC_B™k2_NAND
)

420 
FSMC_B™k2
->
PCR2
 = 
tmµ¸
;

421 
FSMC_B™k2
->
PMEM2
 = 
tmµmem
;

422 
FSMC_B™k2
->
PATT2
 = 
tmµ©t
;

427 
FSMC_B™k3
->
PCR3
 = 
tmµ¸
;

428 
FSMC_B™k3
->
PMEM3
 = 
tmµmem
;

429 
FSMC_B™k3
->
PATT3
 = 
tmµ©t
;

431 
	}
}

440 
	$FSMC_NANDSåu˘Inô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
)

443 
FSMC_NANDInôSåu˘
->
FSMC_B™k
 = 
FSMC_B™k2_NAND
;

444 
FSMC_NANDInôSåu˘
->
FSMC_Waô„©uª
 = 
FSMC_Waô„©uª_DißbÀ
;

445 
FSMC_NANDInôSåu˘
->
FSMC_Mem‹yD©aWidth
 = 
FSMC_Mem‹yD©aWidth_8b
;

446 
FSMC_NANDInôSåu˘
->
FSMC_ECC
 = 
FSMC_ECC_DißbÀ
;

447 
FSMC_NANDInôSåu˘
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256Byãs
;

448 
FSMC_NANDInôSåu˘
->
FSMC_TCLRSëupTime
 = 0x0;

449 
FSMC_NANDInôSåu˘
->
FSMC_TARSëupTime
 = 0x0;

450 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

451 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

452 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

453 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

454 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

455 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

456 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

457 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

458 
	}
}

469 
	$FSMC_NANDCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

471 
	`as£π_∑øm
(
	`IS_FSMC_NAND_BANK
(
FSMC_B™k
));

472 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

474 i‡(
NewSèã
 !
DISABLE
)

477 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

479 
FSMC_B™k2
->
PCR2
 |
PCR_PBKEN_SET
;

483 
FSMC_B™k3
->
PCR3
 |
PCR_PBKEN_SET
;

489 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

491 
FSMC_B™k2
->
PCR2
 &
PCR_PBKEN_RESET
;

495 
FSMC_B™k3
->
PCR3
 &
PCR_PBKEN_RESET
;

498 
	}
}

509 
	$FSMC_NANDECCCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

511 
	`as£π_∑øm
(
	`IS_FSMC_NAND_BANK
(
FSMC_B™k
));

512 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

514 i‡(
NewSèã
 !
DISABLE
)

517 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

519 
FSMC_B™k2
->
PCR2
 |
PCR_ECCEN_SET
;

523 
FSMC_B™k3
->
PCR3
 |
PCR_ECCEN_SET
;

529 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

531 
FSMC_B™k2
->
PCR2
 &
PCR_ECCEN_RESET
;

535 
FSMC_B™k3
->
PCR3
 &
PCR_ECCEN_RESET
;

538 
	}
}

548 
uöt32_t
 
	$FSMC_GëECC
(
uöt32_t
 
FSMC_B™k
)

550 
uöt32_t
 
eccvÆ
 = 0x00000000;

552 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

555 
eccvÆ
 = 
FSMC_B™k2
->
ECCR2
;

560 
eccvÆ
 = 
FSMC_B™k3
->
ECCR3
;

563 (
eccvÆ
);

564 
	}
}

612 
	$FSMC_PCCARDDeInô
()

615 
FSMC_B™k4
->
PCR4
 = 0x00000018;

616 
FSMC_B™k4
->
SR4
 = 0x00000000;

617 
FSMC_B™k4
->
PMEM4
 = 0xFCFCFCFC;

618 
FSMC_B™k4
->
PATT4
 = 0xFCFCFCFC;

619 
FSMC_B™k4
->
PIO4
 = 0xFCFCFCFC;

620 
	}
}

629 
	$FSMC_PCCARDInô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
)

632 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDInôSåu˘
->
FSMC_Waô„©uª
));

633 
	`as£π_∑øm
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_TCLRSëupTime
));

634 
	`as£π_∑øm
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_TARSëupTime
));

636 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
));

637 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

638 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

639 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

641 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
));

642 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

643 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

644 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

645 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_SëupTime
));

646 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

647 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

648 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

651 
FSMC_B™k4
->
PCR4
 = (
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_Waô„©uª
 |

652 
FSMC_Mem‹yD©aWidth_16b
 |

653 (
FSMC_PCCARDInôSåu˘
->
FSMC_TCLRSëupTime
 << 9) |

654 (
FSMC_PCCARDInôSåu˘
->
FSMC_TARSëupTime
 << 13);

657 
FSMC_B™k4
->
PMEM4
 = (
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 |

658 (
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

659 (
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

660 (
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

663 
FSMC_B™k4
->
PATT4
 = (
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 |

664 (
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

665 (
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

666 (
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

669 
FSMC_B™k4
->
PIO4
 = (
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_SëupTime
 |

670 (
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

671 (
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

672 (
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

673 
	}
}

681 
	$FSMC_PCCARDSåu˘Inô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
)

684 
FSMC_PCCARDInôSåu˘
->
FSMC_Waô„©uª
 = 
FSMC_Waô„©uª_DißbÀ
;

685 
FSMC_PCCARDInôSåu˘
->
FSMC_TCLRSëupTime
 = 0x0;

686 
FSMC_PCCARDInôSåu˘
->
FSMC_TARSëupTime
 = 0x0;

687 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

688 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

689 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

690 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

691 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

692 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

693 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

694 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

695 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

696 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

697 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

698 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

699 
	}
}

707 
	$FSMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

709 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

711 i‡(
NewSèã
 !
DISABLE
)

714 
FSMC_B™k4
->
PCR4
 |
PCR_PBKEN_SET
;

719 
FSMC_B™k4
->
PCR4
 &
PCR_PBKEN_RESET
;

721 
	}
}

754 
	$FSMC_ITC⁄fig
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

756 
	`as£π_∑øm
(
	`IS_FSMC_IT_BANK
(
FSMC_B™k
));

757 
	`as£π_∑øm
(
	`IS_FSMC_IT
(
FSMC_IT
));

758 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

760 i‡(
NewSèã
 !
DISABLE
)

763 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

765 
FSMC_B™k2
->
SR2
 |
FSMC_IT
;

768 i‡(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

770 
FSMC_B™k3
->
SR3
 |
FSMC_IT
;

775 
FSMC_B™k4
->
SR4
 |
FSMC_IT
;

781 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

784 
FSMC_B™k2
->
SR2
 &(
uöt32_t
)~
FSMC_IT
;

787 i‡(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

789 
FSMC_B™k3
->
SR3
 &(
uöt32_t
)~
FSMC_IT
;

794 
FSMC_B™k4
->
SR4
 &(
uöt32_t
)~
FSMC_IT
;

797 
	}
}

814 
FœgSètus
 
	$FSMC_GëFœgSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
)

816 
FœgSètus
 
bô°©us
 = 
RESET
;

817 
uöt32_t
 
tmp§
 = 0x00000000;

820 
	`as£π_∑øm
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_B™k
));

821 
	`as£π_∑øm
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

823 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

825 
tmp§
 = 
FSMC_B™k2
->
SR2
;

827 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

829 
tmp§
 = 
FSMC_B™k3
->
SR3
;

834 
tmp§
 = 
FSMC_B™k4
->
SR4
;

838 i‡((
tmp§
 & 
FSMC_FLAG
Ë!(
uöt16_t
)
RESET
 )

840 
bô°©us
 = 
SET
;

844 
bô°©us
 = 
RESET
;

847  
bô°©us
;

848 
	}
}

864 
	$FSMC_CÀ¨Fœg
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
)

867 
	`as£π_∑øm
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_B™k
));

868 
	`as£π_∑øm
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

870 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

872 
FSMC_B™k2
->
SR2
 &~
FSMC_FLAG
;

874 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

876 
FSMC_B™k3
->
SR3
 &~
FSMC_FLAG
;

881 
FSMC_B™k4
->
SR4
 &~
FSMC_FLAG
;

883 
	}
}

899 
ITSètus
 
	$FSMC_GëITSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
)

901 
ITSètus
 
bô°©us
 = 
RESET
;

902 
uöt32_t
 
tmp§
 = 0x0, 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

905 
	`as£π_∑øm
(
	`IS_FSMC_IT_BANK
(
FSMC_B™k
));

906 
	`as£π_∑øm
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

908 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

910 
tmp§
 = 
FSMC_B™k2
->
SR2
;

912 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

914 
tmp§
 = 
FSMC_B™k3
->
SR3
;

919 
tmp§
 = 
FSMC_B™k4
->
SR4
;

922 
ô°©us
 = 
tmp§
 & 
FSMC_IT
;

924 
ôíabÀ
 = 
tmp§
 & (
FSMC_IT
 >> 3);

925 i‡((
ô°©us
 !(
uöt32_t
)
RESET
Ë&& (
ôíabÀ
 != (uint32_t)RESET))

927 
bô°©us
 = 
SET
;

931 
bô°©us
 = 
RESET
;

933  
bô°©us
;

934 
	}
}

950 
	$FSMC_CÀ¨ITPídögBô
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
)

953 
	`as£π_∑øm
(
	`IS_FSMC_IT_BANK
(
FSMC_B™k
));

954 
	`as£π_∑øm
(
	`IS_FSMC_IT
(
FSMC_IT
));

956 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

958 
FSMC_B™k2
->
SR2
 &~(
FSMC_IT
 >> 3);

960 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

962 
FSMC_B™k3
->
SR3
 &~(
FSMC_IT
 >> 3);

967 
FSMC_B™k4
->
SR4
 &~(
FSMC_IT
 >> 3);

969 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_gpio.c

85 
	~"°m32f4xx_gpio.h
"

86 
	~"°m32f4xx_rcc.h
"

126 
	$GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
)

129 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

131 i‡(
GPIOx
 =
GPIOA
)

133 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOA
, 
ENABLE
);

134 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOA
, 
DISABLE
);

136 i‡(
GPIOx
 =
GPIOB
)

138 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOB
, 
ENABLE
);

139 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOB
, 
DISABLE
);

141 i‡(
GPIOx
 =
GPIOC
)

143 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOC
, 
ENABLE
);

144 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOC
, 
DISABLE
);

146 i‡(
GPIOx
 =
GPIOD
)

148 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOD
, 
ENABLE
);

149 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOD
, 
DISABLE
);

151 i‡(
GPIOx
 =
GPIOE
)

153 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOE
, 
ENABLE
);

154 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOE
, 
DISABLE
);

156 i‡(
GPIOx
 =
GPIOF
)

158 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOF
, 
ENABLE
);

159 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOF
, 
DISABLE
);

161 i‡(
GPIOx
 =
GPIOG
)

163 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOG
, 
ENABLE
);

164 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOG
, 
DISABLE
);

166 i‡(
GPIOx
 =
GPIOH
)

168 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOH
, 
ENABLE
);

169 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOH
, 
DISABLE
);

173 i‡(
GPIOx
 =
GPIOI
)

175 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOI
, 
ENABLE
);

176 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOI
, 
DISABLE
);

179 
	}
}

188 
	$GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

190 
uöt32_t
 
pöpos
 = 0x00, 
pos
 = 0x00 , 
cuºíçö
 = 0x00;

193 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

194 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_InôSåu˘
->
GPIO_Pö
));

195 
	`as£π_∑øm
(
	`IS_GPIO_MODE
(
GPIO_InôSåu˘
->
GPIO_Mode
));

196 
	`as£π_∑øm
(
	`IS_GPIO_PUPD
(
GPIO_InôSåu˘
->
GPIO_PuPd
));

200 
pöpos
 = 0x00;Öinpos < 0x10;Öinpos++)

202 
pos
 = ((
uöt32_t
)0x01Ë<< 
pöpos
;

204 
cuºíçö
 = (
GPIO_InôSåu˘
->
GPIO_Pö
Ë& 
pos
;

206 i‡(
cuºíçö
 =
pos
)

208 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
pöpos
 * 2));

209 
GPIOx
->
MODER
 |(((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_Mode
Ë<< (
pöpos
 * 2));

211 i‡((
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_OUT
Ë|| (GPIO_InôSåu˘->GPIO_Modê=
GPIO_Mode_AF
))

214 
	`as£π_∑øm
(
	`IS_GPIO_SPEED
(
GPIO_InôSåu˘
->
GPIO_S≥ed
));

217 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pöpos
 * 2));

218 
GPIOx
->
OSPEEDR
 |((
uöt32_t
)(
GPIO_InôSåu˘
->
GPIO_S≥ed
Ë<< (
pöpos
 * 2));

221 
	`as£π_∑øm
(
	`IS_GPIO_OTYPE
(
GPIO_InôSåu˘
->
GPIO_OTy≥
));

224 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
Ë<< ((
uöt16_t
)
pöpos
)) ;

225 
GPIOx
->
OTYPER
 |(
uöt16_t
)(((uöt16_t)
GPIO_InôSåu˘
->
GPIO_OTy≥
Ë<< ((uöt16_t)
pöpos
));

229 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
uöt16_t
)
pöpos
 * 2));

230 
GPIOx
->
PUPDR
 |(((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_PuPd
Ë<< (
pöpos
 * 2));

233 
	}
}

240 
	$GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

243 
GPIO_InôSåu˘
->
GPIO_Pö
 = 
GPIO_Pö_AŒ
;

244 
GPIO_InôSåu˘
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

245 
GPIO_InôSåu˘
->
GPIO_S≥ed
 = 
GPIO_S≥ed_2MHz
;

246 
GPIO_InôSåu˘
->
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

247 
GPIO_InôSåu˘
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

248 
	}
}

261 
	$GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

263 
__IO
 
uöt32_t
 
tmp
 = 0x00010000;

266 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

267 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

269 
tmp
 |
GPIO_Pö
;

271 
GPIOx
->
LCKR
 = 
tmp
;

273 
GPIOx
->
LCKR
 = 
GPIO_Pö
;

275 
GPIOx
->
LCKR
 = 
tmp
;

277 
tmp
 = 
GPIOx
->
LCKR
;

279 
tmp
 = 
GPIOx
->
LCKR
;

280 
	}
}

305 
uöt8_t
 
	$GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

307 
uöt8_t
 
bô°©us
 = 0x00;

310 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

311 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

313 i‡((
GPIOx
->
IDR
 & 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

315 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

319 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

321  
bô°©us
;

322 
	}
}

329 
uöt16_t
 
	$GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

332 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

334  ((
uöt16_t
)
GPIOx
->
IDR
);

335 
	}
}

344 
uöt8_t
 
	$GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

346 
uöt8_t
 
bô°©us
 = 0x00;

349 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

350 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

352 i‡((
GPIOx
->
ODR
 & 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

354 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

358 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

360  
bô°©us
;

361 
	}
}

368 
uöt16_t
 
	$GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

371 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

373  ((
uöt16_t
)
GPIOx
->
ODR
);

374 
	}
}

386 
	$GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

389 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

390 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

392 
GPIOx
->
BSRRL
 = 
GPIO_Pö
;

393 
	}
}

405 
	$GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

408 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

409 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

411 
GPIOx
->
BSRRH
 = 
GPIO_Pö
;

412 
	}
}

425 
	$GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
)

428 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

429 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

430 
	`as£π_∑øm
(
	`IS_GPIO_BIT_ACTION
(
BôVÆ
));

432 i‡(
BôVÆ
 !
Bô_RESET
)

434 
GPIOx
->
BSRRL
 = 
GPIO_Pö
;

438 
GPIOx
->
BSRRH
 = 
GPIO_Pö
 ;

440 
	}
}

448 
	$GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
)

451 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

453 
GPIOx
->
ODR
 = 
P‹tVÆ
;

454 
	}
}

462 
	$GPIO_ToggÀBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

465 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

467 
GPIOx
->
ODR
 ^
GPIO_Pö
;

468 
	}
}

535 
	$GPIO_PöAFC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_PöSour˚
, 
uöt8_t
 
GPIO_AF
)

537 
uöt32_t
 
ãmp
 = 0x00;

538 
uöt32_t
 
ãmp_2
 = 0x00;

541 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

542 
	`as£π_∑øm
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PöSour˚
));

543 
	`as£π_∑øm
(
	`IS_GPIO_AF
(
GPIO_AF
));

545 
ãmp
 = ((
uöt32_t
)(
GPIO_AF
Ë<< ((uöt32_t)((uöt32_t)
GPIO_PöSour˚
 & (uint32_t)0x07) * 4)) ;

546 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] &~((
uöt32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

547 
ãmp_2
 = 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] | 
ãmp
;

548 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] = 
ãmp_2
;

549 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_hash.c

129 
	~"°m32f4xx_hash.h
"

130 
	~"°m32f4xx_rcc.h
"

177 
	$HASH_DeInô
()

180 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_HASH
, 
ENABLE
);

182 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_HASH
, 
DISABLE
);

183 
	}
}

197 
	$HASH_Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
)

200 
	`as£π_∑øm
(
	`IS_HASH_ALGOSELECTION
(
HASH_InôSåu˘
->
HASH_AlgoSñe˘i⁄
));

201 
	`as£π_∑øm
(
	`IS_HASH_DATATYPE
(
HASH_InôSåu˘
->
HASH_D©aTy≥
));

202 
	`as£π_∑øm
(
	`IS_HASH_ALGOMODE
(
HASH_InôSåu˘
->
HASH_AlgoMode
));

205 
HASH
->
CR
 &~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

206 
HASH
->
CR
 |(
HASH_InôSåu˘
->
HASH_AlgoSñe˘i⁄
 | \

207 
HASH_InôSåu˘
->
HASH_D©aTy≥
 | \

208 
HASH_InôSåu˘
->
HASH_AlgoMode
);

211 if(
HASH_InôSåu˘
->
HASH_AlgoMode
 =
HASH_AlgoMode_HMAC
)

213 
	`as£π_∑øm
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_InôSåu˘
->
HASH_HMACKeyTy≥
));

214 
HASH
->
CR
 &~
HASH_CR_LKEY
;

215 
HASH
->
CR
 |
HASH_InôSåu˘
->
HASH_HMACKeyTy≥
;

220 
HASH
->
CR
 |
HASH_CR_INIT
;

221 
	}
}

231 
	$HASH_Såu˘Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
)

234 
HASH_InôSåu˘
->
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_SHA1
;

237 
HASH_InôSåu˘
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

240 
HASH_InôSåu˘
->
HASH_D©aTy≥
 = 
HASH_D©aTy≥_32b
;

243 
HASH_InôSåu˘
->
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_Sh‹tKey
;

244 
	}
}

255 
	$HASH_Re£t
()

258 
HASH
->
CR
 |
HASH_CR_INIT
;

259 
	}
}

297 
	$HASH_SëLa°W‹dVÆidBôsNbr
(
uöt16_t
 
VÆidNumbî
)

300 
	`as£π_∑øm
(
	`IS_HASH_VALIDBITSNUMBER
(
VÆidNumbî
));

303 
HASH
->
STR
 &~(
HASH_STR_NBW
);

304 
HASH
->
STR
 |
VÆidNumbî
;

305 
	}
}

312 
	$HASH_D©aIn
(
uöt32_t
 
D©a
)

315 
HASH
->
DIN
 = 
D©a
;

316 
	}
}

323 
uöt8_t
 
	$HASH_GëInFIFOW‹dsNbr
()

326  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

327 
	}
}

337 
	$HASH_GëDige°
(
HASH_MsgDige°
* 
HASH_MesßgeDige°
)

340 
HASH_MesßgeDige°
->
D©a
[0] = 
HASH
->
HR
[0];

341 
HASH_MesßgeDige°
->
D©a
[1] = 
HASH
->
HR
[1];

342 
HASH_MesßgeDige°
->
D©a
[2] = 
HASH
->
HR
[2];

343 
HASH_MesßgeDige°
->
D©a
[3] = 
HASH
->
HR
[3];

344 
HASH_MesßgeDige°
->
D©a
[4] = 
HASH
->
HR
[4];

345 
	}
}

352 
	$HASH_SèπDige°
()

355 
HASH
->
STR
 |
HASH_STR_DCAL
;

356 
	}
}

395 
	$HASH_SaveC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtSave
)

397 
uöt8_t
 
i
 = 0;

400 
HASH_C⁄ãxtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

401 
HASH_C⁄ãxtSave
->
HASH_STR
 = 
HASH
->
STR
;

402 
HASH_C⁄ãxtSave
->
HASH_CR
 = 
HASH
->
CR
;

403 
i
=0; i<=50;i++)

405 
HASH_C⁄ãxtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

407 
	}
}

417 
	$HASH_Re°‹eC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtRe°‹e
)

419 
uöt8_t
 
i
 = 0;

422 
HASH
->
IMR
 = 
HASH_C⁄ãxtRe°‹e
->
HASH_IMR
;

423 
HASH
->
STR
 = 
HASH_C⁄ãxtRe°‹e
->
HASH_STR
;

424 
HASH
->
CR
 = 
HASH_C⁄ãxtRe°‹e
->
HASH_CR
;

427 
HASH
->
CR
 |
HASH_CR_INIT
;

430 
i
=0; i<=50;i++)

432 
HASH
->
CSR
[
i
] = 
HASH_C⁄ãxtRe°‹e
->
HASH_CSR
[i];

434 
	}
}

466 
	$HASH_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

469 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

471 i‡(
NewSèã
 !
DISABLE
)

474 
HASH
->
CR
 |
HASH_CR_DMAE
;

479 
HASH
->
CR
 &~
HASH_CR_DMAE
;

481 
	}
}

561 
	$HASH_ITC⁄fig
(
uöt8_t
 
HASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

564 
	`as£π_∑øm
(
	`IS_HASH_IT
(
HASH_IT
));

565 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

567 i‡(
NewSèã
 !
DISABLE
)

570 
HASH
->
IMR
 |
HASH_IT
;

575 
HASH
->
IMR
 &(
uöt8_t
Ë~
HASH_IT
;

577 
	}
}

590 
FœgSètus
 
	$HASH_GëFœgSètus
(
uöt16_t
 
HASH_FLAG
)

592 
FœgSètus
 
bô°©us
 = 
RESET
;

593 
uöt32_t
 
ãm¥eg
 = 0;

596 
	`as£π_∑øm
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

599 i‡((
HASH_FLAG
 & 
HASH_FLAG_DINNE
Ë!(
uöt16_t
)
RESET
 )

601 
ãm¥eg
 = 
HASH
->
CR
;

605 
ãm¥eg
 = 
HASH
->
SR
;

609 i‡((
ãm¥eg
 & 
HASH_FLAG
Ë!(
uöt16_t
)
RESET
)

612 
bô°©us
 = 
SET
;

617 
bô°©us
 = 
RESET
;

621  
bô°©us
;

622 
	}
}

631 
	$HASH_CÀ¨Fœg
(
uöt16_t
 
HASH_FLAG
)

634 
	`as£π_∑øm
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

637 
HASH
->
SR
 = ~(
uöt32_t
)
HASH_FLAG
;

638 
	}
}

647 
ITSètus
 
	$HASH_GëITSètus
(
uöt8_t
 
HASH_IT
)

649 
ITSètus
 
bô°©us
 = 
RESET
;

650 
uöt32_t
 
tm¥eg
 = 0;

653 
	`as£π_∑øm
(
	`IS_HASH_GET_IT
(
HASH_IT
));

657 
tm¥eg
 = 
HASH
->
SR
;

659 i‡(((
HASH
->
IMR
 & 
tm¥eg
Ë& 
HASH_IT
Ë!
RESET
)

662 
bô°©us
 = 
SET
;

667 
bô°©us
 = 
RESET
;

670  
bô°©us
;

671 
	}
}

681 
	$HASH_CÀ¨ITPídögBô
(
uöt8_t
 
HASH_IT
)

684 
	`as£π_∑øm
(
	`IS_HASH_IT
(
HASH_IT
));

687 
HASH
->
SR
 = (
uöt8_t
)~
HASH_IT
;

688 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_hash_md5.c

47 
	~"°m32f4xx_hash.h
"

60 
	#MD5BUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

93 
Eº‹Sètus
 
	$HASH_MD5
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[16])

95 
HASH_InôTy≥Def
 
MD5_HASH_InôSåu˘uª
;

96 
HASH_MsgDige°
 
MD5_MesßgeDige°
;

97 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

98 
uöt32_t
 
i
 = 0;

99 
__IO
 
uöt32_t
 
cou¡î
 = 0;

100 
uöt32_t
 
busy°©us
 = 0;

101 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

102 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

103 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

107 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

110 
	`HASH_DeInô
();

113 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_MD5
;

114 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

115 
MD5_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

116 
	`HASH_Inô
(&
MD5_HASH_InôSåu˘uª
);

119 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

122 
i
=0; i<
IÀn
; i+=4)

124 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

125 
öpuèddr
+=4;

129 
	`HASH_SèπDige°
();

134 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

135 
cou¡î
++;

136 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

138 i‡(
busy°©us
 !
RESET
)

140 
°©us
 = 
ERROR
;

145 
	`HASH_GëDige°
(&
MD5_MesßgeDige°
);

146 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[0]);

147 
ouçuèddr
+=4;

148 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[1]);

149 
ouçuèddr
+=4;

150 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[2]);

151 
ouçuèddr
+=4;

152 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[3]);

154  
°©us
;

155 
	}
}

168 
Eº‹Sètus
 
	$HMAC_MD5
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
, uöt8_à*
I≈ut
,

169 
uöt32_t
 
IÀn
, 
uöt8_t
 
Ouçut
[16])

171 
HASH_InôTy≥Def
 
MD5_HASH_InôSåu˘uª
;

172 
HASH_MsgDige°
 
MD5_MesßgeDige°
;

173 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

174 
__IO
 
uöt16_t
 
nbvÆidbôskey
 = 0;

175 
uöt32_t
 
i
 = 0;

176 
__IO
 
uöt32_t
 
cou¡î
 = 0;

177 
uöt32_t
 
busy°©us
 = 0;

178 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

179 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

180 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

181 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

184 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

187 
nbvÆidbôskey
 = 8 * (
KeyÀn
 % 4);

190 
	`HASH_DeInô
();

193 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_MD5
;

194 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

195 
MD5_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

196 if(
KeyÀn
 > 64)

199 
MD5_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_L⁄gKey
;

204 
MD5_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_Sh‹tKey
;

206 
	`HASH_Inô
(&
MD5_HASH_InôSåu˘uª
);

209 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

212 
i
=0; i<
KeyÀn
; i+=4)

214 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

215 
keyaddr
+=4;

219 
	`HASH_SèπDige°
();

224 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

225 
cou¡î
++;

226 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

228 i‡(
busy°©us
 !
RESET
)

230 
°©us
 = 
ERROR
;

235 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

238 
i
=0; i<
IÀn
; i+=4)

240 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

241 
öpuèddr
+=4;

245 
	`HASH_SèπDige°
();

248 
cou¡î
 =0;

251 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

252 
cou¡î
++;

253 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

255 i‡(
busy°©us
 !
RESET
)

257 
°©us
 = 
ERROR
;

262 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

265 
keyaddr
 = (
uöt32_t
)
Key
;

266 
i
=0; i<
KeyÀn
; i+=4)

268 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

269 
keyaddr
+=4;

273 
	`HASH_SèπDige°
();

276 
cou¡î
 =0;

279 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

280 
cou¡î
++;

281 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

283 i‡(
busy°©us
 !
RESET
)

285 
°©us
 = 
ERROR
;

290 
	`HASH_GëDige°
(&
MD5_MesßgeDige°
);

291 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[0]);

292 
ouçuèddr
+=4;

293 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[1]);

294 
ouçuèddr
+=4;

295 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[2]);

296 
ouçuèddr
+=4;

297 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[3]);

301  
°©us
;

302 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_hash_sha1.c

47 
	~"°m32f4xx_hash.h
"

60 
	#SHA1BUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

93 
Eº‹Sètus
 
	$HASH_SHA1
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[20])

95 
HASH_InôTy≥Def
 
SHA1_HASH_InôSåu˘uª
;

96 
HASH_MsgDige°
 
SHA1_MesßgeDige°
;

97 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

98 
uöt32_t
 
i
 = 0;

99 
__IO
 
uöt32_t
 
cou¡î
 = 0;

100 
uöt32_t
 
busy°©us
 = 0;

101 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

102 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

103 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

106 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

109 
	`HASH_DeInô
();

112 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_SHA1
;

113 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

114 
SHA1_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

115 
	`HASH_Inô
(&
SHA1_HASH_InôSåu˘uª
);

118 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

121 
i
=0; i<
IÀn
; i+=4)

123 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

124 
öpuèddr
+=4;

128 
	`HASH_SèπDige°
();

133 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

134 
cou¡î
++;

135 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

137 i‡(
busy°©us
 !
RESET
)

139 
°©us
 = 
ERROR
;

144 
	`HASH_GëDige°
(&
SHA1_MesßgeDige°
);

145 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[0]);

146 
ouçuèddr
+=4;

147 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[1]);

148 
ouçuèddr
+=4;

149 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[2]);

150 
ouçuèddr
+=4;

151 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[3]);

152 
ouçuèddr
+=4;

153 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[4]);

155  
°©us
;

156 
	}
}

169 
Eº‹Sètus
 
	$HMAC_SHA1
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
, uöt8_à*
I≈ut
,

170 
uöt32_t
 
IÀn
, 
uöt8_t
 
Ouçut
[20])

172 
HASH_InôTy≥Def
 
SHA1_HASH_InôSåu˘uª
;

173 
HASH_MsgDige°
 
SHA1_MesßgeDige°
;

174 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

175 
__IO
 
uöt16_t
 
nbvÆidbôskey
 = 0;

176 
uöt32_t
 
i
 = 0;

177 
__IO
 
uöt32_t
 
cou¡î
 = 0;

178 
uöt32_t
 
busy°©us
 = 0;

179 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

180 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

181 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

182 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

185 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

188 
nbvÆidbôskey
 = 8 * (
KeyÀn
 % 4);

191 
	`HASH_DeInô
();

194 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_SHA1
;

195 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

196 
SHA1_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

197 if(
KeyÀn
 > 64)

200 
SHA1_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_L⁄gKey
;

205 
SHA1_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_Sh‹tKey
;

207 
	`HASH_Inô
(&
SHA1_HASH_InôSåu˘uª
);

210 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

213 
i
=0; i<
KeyÀn
; i+=4)

215 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

216 
keyaddr
+=4;

220 
	`HASH_SèπDige°
();

225 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

226 
cou¡î
++;

227 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

229 i‡(
busy°©us
 !
RESET
)

231 
°©us
 = 
ERROR
;

236 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

239 
i
=0; i<
IÀn
; i+=4)

241 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

242 
öpuèddr
+=4;

246 
	`HASH_SèπDige°
();

250 
cou¡î
 =0;

253 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

254 
cou¡î
++;

255 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

257 i‡(
busy°©us
 !
RESET
)

259 
°©us
 = 
ERROR
;

264 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

267 
keyaddr
 = (
uöt32_t
)
Key
;

268 
i
=0; i<
KeyÀn
; i+=4)

270 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

271 
keyaddr
+=4;

275 
	`HASH_SèπDige°
();

278 
cou¡î
 =0;

281 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

282 
cou¡î
++;

283 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

285 i‡(
busy°©us
 !
RESET
)

287 
°©us
 = 
ERROR
;

292 
	`HASH_GëDige°
(&
SHA1_MesßgeDige°
);

293 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[0]);

294 
ouçuèddr
+=4;

295 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[1]);

296 
ouçuèddr
+=4;

297 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[2]);

298 
ouçuèddr
+=4;

299 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[3]);

300 
ouçuèddr
+=4;

301 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[4]);

305  
°©us
;

306 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_i2c.c

93 
	~"°m32f4xx_i2c.h
"

94 
	~"°m32f4xx_rcc.h
"

108 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)0xFBF5Ë

	)

109 
	#FLAG_MASK
 ((
uöt32_t
)0x00FFFFFFË

	)

110 
	#ITEN_MASK
 ((
uöt32_t
)0x07000000Ë

	)

138 
	$I2C_DeInô
(
I2C_Ty≥Def
* 
I2Cx
)

141 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

143 i‡(
I2Cx
 =
I2C1
)

146 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C1
, 
ENABLE
);

148 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C1
, 
DISABLE
);

150 i‡(
I2Cx
 =
I2C2
)

153 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C2
, 
ENABLE
);

155 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C2
, 
DISABLE
);

159 i‡(
I2Cx
 =
I2C3
)

162 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C3
, 
ENABLE
);

164 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C3
, 
DISABLE
);

167 
	}
}

181 
	$I2C_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
I2C_InôTy≥Def
* 
I2C_InôSåu˘
)

183 
uöt16_t
 
tm¥eg
 = 0, 
‰eqønge
 = 0;

184 
uöt16_t
 
ªsu…
 = 0x04;

185 
uöt32_t
 
p˛k1
 = 8000000;

186 
RCC_ClocksTy≥Def
 
rcc_˛ocks
;

188 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

189 
	`as£π_∑øm
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InôSåu˘
->
I2C_ClockS≥ed
));

190 
	`as£π_∑øm
(
	`IS_I2C_MODE
(
I2C_InôSåu˘
->
I2C_Mode
));

191 
	`as£π_∑øm
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InôSåu˘
->
I2C_DutyCy˛e
));

192 
	`as£π_∑øm
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InôSåu˘
->
I2C_OwnAddªss1
));

193 
	`as£π_∑øm
(
	`IS_I2C_ACK_STATE
(
I2C_InôSåu˘
->
I2C_Ack
));

194 
	`as£π_∑øm
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
));

198 
tm¥eg
 = 
I2Cx
->
CR2
;

200 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_FREQ
);

202 
	`RCC_GëClocksFªq
(&
rcc_˛ocks
);

203 
p˛k1
 = 
rcc_˛ocks
.
PCLK1_Fªquícy
;

205 
‰eqønge
 = (
uöt16_t
)(
p˛k1
 / 1000000);

206 
tm¥eg
 |
‰eqønge
;

208 
I2Cx
->
CR2
 = 
tm¥eg
;

212 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PE
);

215 
tm¥eg
 = 0;

218 i‡(
I2C_InôSåu˘
->
I2C_ClockS≥ed
 <= 100000)

221 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 << 1));

223 i‡(
ªsu…
 < 0x04)

226 
ªsu…
 = 0x04;

229 
tm¥eg
 |
ªsu…
;

231 
I2Cx
->
TRISE
 = 
‰eqønge
 + 1;

238 i‡(
I2C_InôSåu˘
->
I2C_DutyCy˛e
 =
I2C_DutyCy˛e_2
)

241 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 * 3));

246 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 * 25));

248 
ªsu…
 |
I2C_DutyCy˛e_16_9
;

252 i‡((
ªsu…
 & 
I2C_CCR_CCR
) == 0)

255 
ªsu…
 |(
uöt16_t
)0x0001;

258 
tm¥eg
 |(
uöt16_t
)(
ªsu…
 | 
I2C_CCR_FS
);

260 
I2Cx
->
TRISE
 = (
uöt16_t
)(((
‰eqønge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

264 
I2Cx
->
CCR
 = 
tm¥eg
;

266 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

270 
tm¥eg
 = 
I2Cx
->
CR1
;

272 
tm¥eg
 &
CR1_CLEAR_MASK
;

276 
tm¥eg
 |(
uöt16_t
)((
uöt32_t
)
I2C_InôSåu˘
->
I2C_Mode
 | I2C_InôSåu˘->
I2C_Ack
);

278 
I2Cx
->
CR1
 = 
tm¥eg
;

282 
I2Cx
->
OAR1
 = (
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
 | I2C_InôSåu˘->
I2C_OwnAddªss1
);

283 
	}
}

290 
	$I2C_Såu˘Inô
(
I2C_InôTy≥Def
* 
I2C_InôSåu˘
)

294 
I2C_InôSåu˘
->
I2C_ClockS≥ed
 = 5000;

296 
I2C_InôSåu˘
->
I2C_Mode
 = 
I2C_Mode_I2C
;

298 
I2C_InôSåu˘
->
I2C_DutyCy˛e
 = 
I2C_DutyCy˛e_2
;

300 
I2C_InôSåu˘
->
I2C_OwnAddªss1
 = 0;

302 
I2C_InôSåu˘
->
I2C_Ack
 = 
I2C_Ack_DißbÀ
;

304 
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
 = 
I2C_AcknowÀdgedAddªss_7bô
;

305 
	}
}

314 
	$I2C_Cmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

317 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

318 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

319 i‡(
NewSèã
 !
DISABLE
)

322 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

327 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PE
);

329 
	}
}

338 
	$I2C_Gíî©eSTART
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

341 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

342 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

343 i‡(
NewSèã
 !
DISABLE
)

346 
I2Cx
->
CR1
 |
I2C_CR1_START
;

351 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_START
);

353 
	}
}

362 
	$I2C_Gíî©eSTOP
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

365 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

366 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

367 i‡(
NewSèã
 !
DISABLE
)

370 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

375 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_STOP
);

377 
	}
}

390 
	$I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
)

393 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

394 
	`as£π_∑øm
(
	`IS_I2C_DIRECTION
(
I2C_Dúe˘i⁄
));

396 i‡(
I2C_Dúe˘i⁄
 !
I2C_Dúe˘i⁄_Tønsmôãr
)

399 
Addªss
 |
I2C_OAR1_ADD0
;

404 
Addªss
 &(
uöt8_t
)~((uöt8_t)
I2C_OAR1_ADD0
);

407 
I2Cx
->
DR
 = 
Addªss
;

408 
	}
}

417 
	$I2C_AcknowÀdgeC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

420 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

421 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

422 i‡(
NewSèã
 !
DISABLE
)

425 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

430 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ACK
);

432 
	}
}

440 
	$I2C_OwnAddªss2C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
)

442 
uöt16_t
 
tm¥eg
 = 0;

445 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

448 
tm¥eg
 = 
I2Cx
->
OAR2
;

451 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_OAR2_ADD2
);

454 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
Addªss
 & (uint16_t)0x00FE);

457 
I2Cx
->
OAR2
 = 
tm¥eg
;

458 
	}
}

467 
	$I2C_DuÆAddªssCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

470 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

471 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

472 i‡(
NewSèã
 !
DISABLE
)

475 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

480 
I2Cx
->
OAR2
 &(
uöt16_t
)~((uöt16_t)
I2C_OAR2_ENDUAL
);

482 
	}
}

491 
	$I2C_GíîÆCÆlCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

494 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

495 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

496 i‡(
NewSèã
 !
DISABLE
)

499 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

504 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENGC
);

506 
	}
}

517 
	$I2C_So·w¨eRe£tCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

520 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

521 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

522 i‡(
NewSèã
 !
DISABLE
)

525 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

530 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_SWRST
);

532 
	}
}

541 
	$I2C_SåëchClockCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

544 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

545 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

546 i‡(
NewSèã
 =
DISABLE
)

549 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

554 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_NOSTRETCH
);

556 
	}
}

567 
	$I2C_Fa°ModeDutyCy˛eC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DutyCy˛e
)

570 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

571 
	`as£π_∑øm
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCy˛e
));

572 i‡(
I2C_DutyCy˛e
 !
I2C_DutyCy˛e_16_9
)

575 
I2Cx
->
CCR
 &
I2C_DutyCy˛e_2
;

580 
I2Cx
->
CCR
 |
I2C_DutyCy˛e_16_9
;

582 
	}
}

605 
	$I2C_NACKPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_NACKPosôi⁄
)

608 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

609 
	`as£π_∑øm
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosôi⁄
));

612 i‡(
I2C_NACKPosôi⁄
 =
I2C_NACKPosôi⁄_Next
)

615 
I2Cx
->
CR1
 |
I2C_NACKPosôi⁄_Next
;

620 
I2Cx
->
CR1
 &
I2C_NACKPosôi⁄_Cuºít
;

622 
	}
}

633 
	$I2C_SMBusAÀπC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_SMBusAÀπ
)

636 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

637 
	`as£π_∑øm
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusAÀπ
));

638 i‡(
I2C_SMBusAÀπ
 =
I2C_SMBusAÀπ_Low
)

641 
I2Cx
->
CR1
 |
I2C_SMBusAÀπ_Low
;

646 
I2Cx
->
CR1
 &
I2C_SMBusAÀπ_High
;

648 
	}
}

657 
	$I2C_ARPCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

660 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

661 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

662 i‡(
NewSèã
 !
DISABLE
)

665 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

670 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENARP
);

672 
	}
}

695 
	$I2C_SídD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
)

698 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

700 
I2Cx
->
DR
 = 
D©a
;

701 
	}
}

708 
uöt8_t
 
	$I2C_Re˚iveD©a
(
I2C_Ty≥Def
* 
I2Cx
)

711 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

713  (
uöt8_t
)
I2Cx
->
DR
;

714 
	}
}

739 
	$I2C_TønsmôPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

742 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

743 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

744 i‡(
NewSèã
 !
DISABLE
)

747 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

752 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PEC
);

754 
	}
}

770 
	$I2C_PECPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_PECPosôi⁄
)

773 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

774 
	`as£π_∑øm
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosôi⁄
));

775 i‡(
I2C_PECPosôi⁄
 =
I2C_PECPosôi⁄_Next
)

778 
I2Cx
->
CR1
 |
I2C_PECPosôi⁄_Next
;

783 
I2Cx
->
CR1
 &
I2C_PECPosôi⁄_Cuºít
;

785 
	}
}

794 
	$I2C_CÆcuœãPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

797 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

798 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

799 i‡(
NewSèã
 !
DISABLE
)

802 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

807 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENPEC
);

809 
	}
}

816 
uöt8_t
 
	$I2C_GëPEC
(
I2C_Ty≥Def
* 
I2Cx
)

819 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

821  ((
I2Cx
->
SR2
) >> 8);

822 
	}
}

849 
	$I2C_DMACmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

852 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

853 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

854 i‡(
NewSèã
 !
DISABLE
)

857 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

862 
I2Cx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_DMAEN
);

864 
	}
}

873 
	$I2C_DMALa°Tøns„rCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

876 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

877 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

878 i‡(
NewSèã
 !
DISABLE
)

881 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

886 
I2Cx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_LAST
);

888 
	}
}

1011 
uöt16_t
 
	$I2C_RódRegi°î
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
I2C_Regi°î
)

1013 
__IO
 
uöt32_t
 
tmp
 = 0;

1016 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1017 
	`as£π_∑øm
(
	`IS_I2C_REGISTER
(
I2C_Regi°î
));

1019 
tmp
 = (
uöt32_t
Ë
I2Cx
;

1020 
tmp
 +
I2C_Regi°î
;

1023  (*(
__IO
 
uöt16_t
 *Ë
tmp
);

1024 
	}
}

1038 
	$I2C_ITC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1041 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1042 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1043 
	`as£π_∑øm
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1045 i‡(
NewSèã
 !
DISABLE
)

1048 
I2Cx
->
CR2
 |
I2C_IT
;

1053 
I2Cx
->
CR2
 &(
uöt16_t
)~
I2C_IT
;

1055 
	}
}

1097 
Eº‹Sètus
 
	$I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
)

1099 
uöt32_t
 
œ°evít
 = 0;

1100 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

1101 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1104 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1105 
	`as£π_∑øm
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1108 
Êag1
 = 
I2Cx
->
SR1
;

1109 
Êag2
 = 
I2Cx
->
SR2
;

1110 
Êag2
 = flag2 << 16;

1113 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_MASK
;

1116 i‡((
œ°evít
 & 
I2C_EVENT
) == I2C_EVENT)

1119 
°©us
 = 
SUCCESS
;

1124 
°©us
 = 
ERROR
;

1127  
°©us
;

1128 
	}
}

1145 
uöt32_t
 
	$I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
)

1147 
uöt32_t
 
œ°evít
 = 0;

1148 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

1151 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1154 
Êag1
 = 
I2Cx
->
SR1
;

1155 
Êag2
 = 
I2Cx
->
SR2
;

1156 
Êag2
 = flag2 << 16;

1159 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_MASK
;

1162  
œ°evít
;

1163 
	}
}

1200 
FœgSètus
 
	$I2C_GëFœgSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
)

1202 
FœgSètus
 
bô°©us
 = 
RESET
;

1203 
__IO
 
uöt32_t
 
i2¸eg
 = 0, 
i2cxba£
 = 0;

1206 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1207 
	`as£π_∑øm
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1210 
i2cxba£
 = (
uöt32_t
)
I2Cx
;

1213 
i2¸eg
 = 
I2C_FLAG
 >> 28;

1216 
I2C_FLAG
 &
FLAG_MASK
;

1218 if(
i2¸eg
 != 0)

1221 
i2cxba£
 += 0x14;

1226 
I2C_FLAG
 = (
uöt32_t
)(I2C_FLAG >> 16);

1228 
i2cxba£
 += 0x18;

1231 if(((*(
__IO
 
uöt32_t
 *)
i2cxba£
Ë& 
I2C_FLAG
Ë!(uöt32_t)
RESET
)

1234 
bô°©us
 = 
SET
;

1239 
bô°©us
 = 
RESET
;

1243  
bô°©us
;

1244 
	}
}

1277 
	$I2C_CÀ¨Fœg
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
)

1279 
uöt32_t
 
Êagpos
 = 0;

1281 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1282 
	`as£π_∑øm
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1284 
Êagpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1286 
I2Cx
->
SR1
 = (
uöt16_t
)~
Êagpos
;

1287 
	}
}

1311 
ITSètus
 
	$I2C_GëITSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
)

1313 
ITSètus
 
bô°©us
 = 
RESET
;

1314 
uöt32_t
 
íabÀ°©us
 = 0;

1317 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1318 
	`as£π_∑øm
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1321 
íabÀ°©us
 = (
uöt32_t
)(((
I2C_IT
 & 
ITEN_MASK
Ë>> 16Ë& (
I2Cx
->
CR2
)) ;

1324 
I2C_IT
 &
FLAG_MASK
;

1327 i‡(((
I2Cx
->
SR1
 & 
I2C_IT
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1330 
bô°©us
 = 
SET
;

1335 
bô°©us
 = 
RESET
;

1338  
bô°©us
;

1339 
	}
}

1371 
	$I2C_CÀ¨ITPídögBô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
)

1373 
uöt32_t
 
Êagpos
 = 0;

1375 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1376 
	`as£π_∑øm
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1379 
Êagpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1382 
I2Cx
->
SR1
 = (
uöt16_t
)~
Êagpos
;

1383 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_iwdg.c

88 
	~"°m32f4xx_iwdg.h
"

103 
	#KR_KEY_RELOAD
 ((
uöt16_t
)0xAAAA)

	)

104 
	#KR_KEY_ENABLE
 ((
uöt16_t
)0xCCCC)

	)

135 
	$IWDG_WrôeAc˚ssCmd
(
uöt16_t
 
IWDG_WrôeAc˚ss
)

138 
	`as£π_∑øm
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WrôeAc˚ss
));

139 
IWDG
->
KR
 = 
IWDG_WrôeAc˚ss
;

140 
	}
}

155 
	$IWDG_SëPªsˇÀr
(
uöt8_t
 
IWDG_PªsˇÀr
)

158 
	`as£π_∑øm
(
	`IS_IWDG_PRESCALER
(
IWDG_PªsˇÀr
));

159 
IWDG
->
PR
 = 
IWDG_PªsˇÀr
;

160 
	}
}

168 
	$IWDG_SëRñﬂd
(
uöt16_t
 
Rñﬂd
)

171 
	`as£π_∑øm
(
	`IS_IWDG_RELOAD
(
Rñﬂd
));

172 
IWDG
->
RLR
 = 
Rñﬂd
;

173 
	}
}

181 
	$IWDG_RñﬂdCou¡î
()

183 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

184 
	}
}

207 
	$IWDG_E«bÀ
()

209 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

210 
	}
}

236 
FœgSètus
 
	$IWDG_GëFœgSètus
(
uöt16_t
 
IWDG_FLAG
)

238 
FœgSètus
 
bô°©us
 = 
RESET
;

240 
	`as£π_∑øm
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

241 i‡((
IWDG
->
SR
 & 
IWDG_FLAG
Ë!(
uöt32_t
)
RESET
)

243 
bô°©us
 = 
SET
;

247 
bô°©us
 = 
RESET
;

250  
bô°©us
;

251 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_misc.c

76 
	~"misc.h
"

89 
	#AIRCR_VECTKEY_MASK
 ((
uöt32_t
)0x05FA0000)

	)

118 
	$NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
)

121 
	`as£π_∑øm
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_Pri‹ôyGroup
));

124 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_Pri‹ôyGroup
;

125 
	}
}

136 
	$NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
)

138 
uöt8_t
 
tmµri‹ôy
 = 0x00, 
tmµª
 = 0x00, 
tmpsub
 = 0x0F;

141 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
));

142 
	`as£π_∑øm
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
));

143 
	`as£π_∑øm
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
));

145 i‡(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
 !
DISABLE
)

148 
tmµri‹ôy
 = (0x700 - ((
SCB
->
AIRCR
Ë& (
uöt32_t
)0x700))>> 0x08;

149 
tmµª
 = (0x4 - 
tmµri‹ôy
);

150 
tmpsub
 =Åmpsub >> 
tmµri‹ôy
;

152 
tmµri‹ôy
 = 
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 << 
tmµª
;

153 
tmµri‹ôy
 |(
uöt8_t
)(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
 & 
tmpsub
);

155 
tmµri‹ôy
 =Åmppriority << 0x04;

157 
NVIC
->
IP
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
] = 
tmµri‹ôy
;

160 
NVIC
->
ISER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

161 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

166 
NVIC
->
ICER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

167 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

169 
	}
}

180 
	$NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
)

183 
	`as£π_∑øm
(
	`IS_NVIC_VECTTAB
(
NVIC_Ve˘Tab
));

184 
	`as£π_∑øm
(
	`IS_NVIC_OFFSET
(
Off£t
));

186 
SCB
->
VTOR
 = 
NVIC_Ve˘Tab
 | (
Off£t
 & (
uöt32_t
)0x1FFFFF80);

187 
	}
}

199 
	$NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

202 
	`as£π_∑øm
(
	`IS_NVIC_LP
(
LowPowîMode
));

203 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

205 i‡(
NewSèã
 !
DISABLE
)

207 
SCB
->
SCR
 |
LowPowîMode
;

211 
SCB
->
SCR
 &(
uöt32_t
)(~(uöt32_t)
LowPowîMode
);

213 
	}
}

223 
	$SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
)

226 
	`as£π_∑øm
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour˚
));

227 i‡(
SysTick_CLKSour˚
 =
SysTick_CLKSour˚_HCLK
)

229 
SysTick
->
CTRL
 |
SysTick_CLKSour˚_HCLK
;

233 
SysTick
->
CTRL
 &
SysTick_CLKSour˚_HCLK_Div8
;

235 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_pwr.c

38 
	~"°m32f4xx_pwr.h
"

39 
	~"°m32f4xx_rcc.h
"

53 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

59 
	#DBP_BôNumbî
 0x08

	)

60 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
DBP_BôNumbî
 * 4))

	)

63 
	#PVDE_BôNumbî
 0x04

	)

64 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PVDE_BôNumbî
 * 4))

	)

67 
	#FPDS_BôNumbî
 0x09

	)

68 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
FPDS_BôNumbî
 * 4))

	)

71 
	#PMODE_BôNumbî
 0x0E

	)

72 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PMODE_BôNumbî
 * 4))

	)

78 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

79 
	#EWUP_BôNumbî
 0x08

	)

80 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
EWUP_BôNumbî
 * 4))

	)

83 
	#BRE_BôNumbî
 0x09

	)

84 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
BRE_BôNumbî
 * 4))

	)

89 
	#CR_DS_MASK
 ((
uöt32_t
)0xFFFFFFFC)

	)

90 
	#CR_PLS_MASK
 ((
uöt32_t
)0xFFFFFF1F)

	)

126 
	$PWR_DeInô
()

128 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_PWR
, 
ENABLE
);

129 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_PWR
, 
DISABLE
);

130 
	}
}

141 
	$PWR_BackupAc˚ssCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

144 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

146 *(
__IO
 
uöt32_t
 *Ë
CR_DBP_BB
 = (uöt32_t)
NewSèã
;

147 
	}
}

189 
	$PWR_PVDLevñC⁄fig
(
uöt32_t
 
PWR_PVDLevñ
)

191 
uöt32_t
 
tm¥eg
 = 0;

194 
	`as£π_∑øm
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLevñ
));

196 
tm¥eg
 = 
PWR
->
CR
;

199 
tm¥eg
 &
CR_PLS_MASK
;

202 
tm¥eg
 |
PWR_PVDLevñ
;

205 
PWR
->
CR
 = 
tm¥eg
;

206 
	}
}

214 
	$PWR_PVDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

217 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

219 *(
__IO
 
uöt32_t
 *Ë
CR_PVDE_BB
 = (uöt32_t)
NewSèã
;

220 
	}
}

248 
	$PWR_WakeUpPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

251 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

253 *(
__IO
 
uöt32_t
 *Ë
CSR_EWUP_BB
 = (uöt32_t)
NewSèã
;

254 
	}
}

306 
	$PWR_BackupReguœt‹Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

309 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

311 *(
__IO
 
uöt32_t
 *Ë
CSR_BRE_BB
 = (uöt32_t)
NewSèã
;

312 
	}
}

326 
	$PWR_MaöReguœt‹ModeC⁄fig
(
uöt32_t
 
PWR_Reguœt‹_Vﬁège
)

329 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_Reguœt‹_Vﬁège
));

331 i‡(
PWR_Reguœt‹_Vﬁège
 =
PWR_Reguœt‹_Vﬁège_SˇÀ2
)

333 
PWR
->
CR
 &~
PWR_Reguœt‹_Vﬁège_SˇÀ1
;

337 
PWR
->
CR
 |
PWR_Reguœt‹_Vﬁège_SˇÀ1
;

339 
	}
}

368 
	$PWR_FœshPowîDownCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

371 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

373 *(
__IO
 
uöt32_t
 *Ë
CR_FPDS_BB
 = (uöt32_t)
NewSèã
;

374 
	}
}

508 
	$PWR_E¡îSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
)

510 
uöt32_t
 
tm¥eg
 = 0;

513 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR
(
PWR_Reguœt‹
));

514 
	`as£π_∑øm
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPE¡ry
));

517 
tm¥eg
 = 
PWR
->
CR
;

519 
tm¥eg
 &
CR_DS_MASK
;

522 
tm¥eg
 |
PWR_Reguœt‹
;

525 
PWR
->
CR
 = 
tm¥eg
;

528 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

531 if(
PWR_STOPE¡ry
 =
PWR_STOPE¡ry_WFI
)

534 
	`__WFI
();

539 
	`__WFE
();

542 
SCB
->
SCR
 &(
uöt32_t
)~((uöt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

543 
	}
}

556 
	$PWR_E¡îSTANDBYMode
()

559 
PWR
->
CR
 |
PWR_CR_CWUF
;

562 
PWR
->
CR
 |
PWR_CR_PDDS
;

565 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

568 #i‡
	`deföed
 ( 
__CC_ARM
 )

569 
	`__f‹˚_°‹es
();

572 
	`__WFI
();

573 
	}
}

613 
FœgSètus
 
	$PWR_GëFœgSètus
(
uöt32_t
 
PWR_FLAG
)

615 
FœgSètus
 
bô°©us
 = 
RESET
;

618 
	`as£π_∑øm
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

620 i‡((
PWR
->
CSR
 & 
PWR_FLAG
Ë!(
uöt32_t
)
RESET
)

622 
bô°©us
 = 
SET
;

626 
bô°©us
 = 
RESET
;

629  
bô°©us
;

630 
	}
}

640 
	$PWR_CÀ¨Fœg
(
uöt32_t
 
PWR_FLAG
)

643 
	`as£π_∑øm
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

645 
PWR
->
CR
 |
PWR_FLAG
 << 2;

646 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_rcc.c

62 
	~"°m32f4xx_rcc.h
"

76 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

79 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

80 
	#HSION_BôNumbî
 0x00

	)

81 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
HSION_BôNumbî
 * 4))

	)

83 
	#CSSON_BôNumbî
 0x13

	)

84 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
CSSON_BôNumbî
 * 4))

	)

86 
	#PLLON_BôNumbî
 0x18

	)

87 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLON_BôNumbî
 * 4))

	)

89 
	#PLLI2SON_BôNumbî
 0x1A

	)

90 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLI2SON_BôNumbî
 * 4))

	)

94 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

95 
	#I2SSRC_BôNumbî
 0x17

	)

96 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32Ë+ (
I2SSRC_BôNumbî
 * 4))

	)

100 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

101 
	#RTCEN_BôNumbî
 0x0F

	)

102 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
RTCEN_BôNumbî
 * 4))

	)

104 
	#BDRST_BôNumbî
 0x10

	)

105 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
BDRST_BôNumbî
 * 4))

	)

108 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

109 
	#LSION_BôNumbî
 0x00

	)

110 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
LSION_BôNumbî
 * 4))

	)

113 
	#CFGR_MCO2_RESET_MASK
 ((
uöt32_t
)0x07FFFFFF)

	)

114 
	#CFGR_MCO1_RESET_MASK
 ((
uöt32_t
)0xF89FFFFF)

	)

117 
	#FLAG_MASK
 ((
uöt8_t
)0x1F)

	)

120 
	#CR_BYTE3_ADDRESS
 ((
uöt32_t
)0x40023802)

	)

123 
	#CIR_BYTE2_ADDRESS
 ((
uöt32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

126 
	#CIR_BYTE3_ADDRESS
 ((
uöt32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

129 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

133 
__I
 
uöt8_t
 
	gAPBAHBPªscTabÀ
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

202 
	$RCC_DeInô
()

205 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

208 
RCC
->
CFGR
 = 0x00000000;

211 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

214 
RCC
->
PLLCFGR
 = 0x24003010;

217 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

220 
RCC
->
CIR
 = 0x00000000;

221 
	}
}

243 
	$RCC_HSEC⁄fig
(
uöt8_t
 
RCC_HSE
)

246 
	`as£π_∑øm
(
	`IS_RCC_HSE
(
RCC_HSE
));

249 *(
__IO
 
uöt8_t
 *Ë
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

252 *(
__IO
 
uöt8_t
 *Ë
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

253 
	}
}

267 
Eº‹Sètus
 
	$RCC_WaôF‹HSESèπUp
()

269 
__IO
 
uöt32_t
 
°¨tupcou¡î
 = 0;

270 
Eº‹Sètus
 
°©us
 = 
ERROR
;

271 
FœgSètus
 
h£°©us
 = 
RESET
;

275 
h£°©us
 = 
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
);

276 
°¨tupcou¡î
++;

277 } (
°¨tupcou¡î
 !
HSE_STARTUP_TIMEOUT
Ë&& (
h£°©us
 =
RESET
));

279 i‡(
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
Ë!
RESET
)

281 
°©us
 = 
SUCCESS
;

285 
°©us
 = 
ERROR
;

287  (
°©us
);

288 
	}
}

298 
	$RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
)

300 
uöt32_t
 
tm¥eg
 = 0;

302 
	`as£π_∑øm
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICÆibøti⁄VÆue
));

304 
tm¥eg
 = 
RCC
->
CR
;

307 
tm¥eg
 &~
RCC_CR_HSITRIM
;

310 
tm¥eg
 |(
uöt32_t
)
HSICÆibøti⁄VÆue
 << 3;

313 
RCC
->
CR
 = 
tm¥eg
;

314 
	}
}

334 
	$RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

337 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

339 *(
__IO
 
uöt32_t
 *Ë
CR_HSION_BB
 = (uöt32_t)
NewSèã
;

340 
	}
}

359 
	$RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
)

362 
	`as£π_∑øm
(
	`IS_RCC_LSE
(
RCC_LSE
));

366 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

369 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

372 
RCC_LSE
)

374 
RCC_LSE_ON
:

376 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

378 
RCC_LSE_By∑ss
:

380 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_By∑ss
 | 
RCC_LSE_ON
;

385 
	}
}

399 
	$RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

402 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

404 *(
__IO
 
uöt32_t
 *Ë
CSR_LSION_BB
 = (uöt32_t)
NewSèã
;

405 
	}
}

442 
	$RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
)

445 
	`as£π_∑øm
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour˚
));

446 
	`as£π_∑øm
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

447 
	`as£π_∑øm
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

448 
	`as£π_∑øm
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

449 
	`as£π_∑øm
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

451 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6Ë| (((
PLLP
 >> 1Ë-1Ë<< 16Ë| (
RCC_PLLSour˚
) |

452 (
PLLQ
 << 24);

453 
	}
}

465 
	$RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

468 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

469 *(
__IO
 
uöt32_t
 *Ë
CR_PLLON_BB
 = (uöt32_t)
NewSèã
;

470 
	}
}

491 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
)

494 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

495 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

497 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6Ë| (
PLLI2SR
 << 28);

498 
	}
}

506 
	$RCC_PLLI2SCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

509 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

510 *(
__IO
 
uöt32_t
 *Ë
CR_PLLI2SON_BB
 = (uöt32_t)
NewSèã
;

511 
	}
}

524 
	$RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

527 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

528 *(
__IO
 
uöt32_t
 *Ë
CR_CSSON_BB
 = (uöt32_t)
NewSèã
;

529 
	}
}

549 
	$RCC_MCO1C⁄fig
(
uöt32_t
 
RCC_MCO1Sour˚
, uöt32_à
RCC_MCO1Div
)

551 
uöt32_t
 
tm¥eg
 = 0;

554 
	`as£π_∑øm
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour˚
));

555 
	`as£π_∑øm
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

557 
tm¥eg
 = 
RCC
->
CFGR
;

560 
tm¥eg
 &
CFGR_MCO1_RESET_MASK
;

563 
tm¥eg
 |
RCC_MCO1Sour˚
 | 
RCC_MCO1Div
;

566 
RCC
->
CFGR
 = 
tm¥eg
;

567 
	}
}

587 
	$RCC_MCO2C⁄fig
(
uöt32_t
 
RCC_MCO2Sour˚
, uöt32_à
RCC_MCO2Div
)

589 
uöt32_t
 
tm¥eg
 = 0;

592 
	`as£π_∑øm
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour˚
));

593 
	`as£π_∑øm
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

595 
tm¥eg
 = 
RCC
->
CFGR
;

598 
tm¥eg
 &
CFGR_MCO2_RESET_MASK
;

601 
tm¥eg
 |
RCC_MCO2Sour˚
 | 
RCC_MCO2Div
;

604 
RCC
->
CFGR
 = 
tm¥eg
;

605 
	}
}

693 
	$RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
)

695 
uöt32_t
 
tm¥eg
 = 0;

698 
	`as£π_∑øm
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour˚
));

700 
tm¥eg
 = 
RCC
->
CFGR
;

703 
tm¥eg
 &~
RCC_CFGR_SW
;

706 
tm¥eg
 |
RCC_SYSCLKSour˚
;

709 
RCC
->
CFGR
 = 
tm¥eg
;

710 
	}
}

721 
uöt8_t
 
	$RCC_GëSYSCLKSour˚
()

723  ((
uöt8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

724 
	}
}

746 
	$RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
)

748 
uöt32_t
 
tm¥eg
 = 0;

751 
	`as£π_∑øm
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

753 
tm¥eg
 = 
RCC
->
CFGR
;

756 
tm¥eg
 &~
RCC_CFGR_HPRE
;

759 
tm¥eg
 |
RCC_SYSCLK
;

762 
RCC
->
CFGR
 = 
tm¥eg
;

763 
	}
}

778 
	$RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
)

780 
uöt32_t
 
tm¥eg
 = 0;

783 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

785 
tm¥eg
 = 
RCC
->
CFGR
;

788 
tm¥eg
 &~
RCC_CFGR_PPRE1
;

791 
tm¥eg
 |
RCC_HCLK
;

794 
RCC
->
CFGR
 = 
tm¥eg
;

795 
	}
}

809 
	$RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
)

811 
uöt32_t
 
tm¥eg
 = 0;

814 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

816 
tm¥eg
 = 
RCC
->
CFGR
;

819 
tm¥eg
 &~
RCC_CFGR_PPRE2
;

822 
tm¥eg
 |
RCC_HCLK
 << 3;

825 
RCC
->
CFGR
 = 
tm¥eg
;

826 
	}
}

861 
	$RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
)

863 
uöt32_t
 
tmp
 = 0, 
¥esc
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

866 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

868 
tmp
)

871 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

874 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSE_VALUE
;

881 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

882 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

884 i‡(
∂lsour˚
 != 0)

887 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

892 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

895 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

896 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
∂lvco
/
∂Õ
;

899 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

905 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

906 
tmp
 =Åmp >> 4;

907 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

909 
RCC_Clocks
->
HCLK_Fªquícy
 = RCC_Clocks->
SYSCLK_Fªquícy
 >> 
¥esc
;

912 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

913 
tmp
 =Åmp >> 10;

914 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

916 
RCC_Clocks
->
PCLK1_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

919 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

920 
tmp
 =Åmp >> 13;

921 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

923 
RCC_Clocks
->
PCLK2_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

924 
	}
}

986 
	$RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
)

988 
uöt32_t
 
tm¥eg
 = 0;

991 
	`as£π_∑øm
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour˚
));

993 i‡((
RCC_RTCCLKSour˚
 & 0x00000300) == 0x00000300)

995 
tm¥eg
 = 
RCC
->
CFGR
;

998 
tm¥eg
 &~
RCC_CFGR_RTCPRE
;

1001 
tm¥eg
 |(
RCC_RTCCLKSour˚
 & 0xFFFFCFF);

1004 
RCC
->
CFGR
 = 
tm¥eg
;

1008 
RCC
->
BDCR
 |(
RCC_RTCCLKSour˚
 & 0x00000FFF);

1009 
	}
}

1018 
	$RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1021 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1023 *(
__IO
 
uöt32_t
 *Ë
BDCR_RTCEN_BB
 = (uöt32_t)
NewSèã
;

1024 
	}
}

1035 
	$RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1038 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1039 *(
__IO
 
uöt32_t
 *Ë
BDCR_BDRST_BB
 = (uöt32_t)
NewSèã
;

1040 
	}
}

1052 
	$RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SCLKSour˚
)

1055 
	`as£π_∑øm
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour˚
));

1057 *(
__IO
 
uöt32_t
 *Ë
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour˚
;

1058 
	}
}

1091 
	$RCC_AHB1PîùhClockCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1094 
	`as£π_∑øm
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Pîùh
));

1096 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1097 i‡(
NewSèã
 !
DISABLE
)

1099 
RCC
->
AHB1ENR
 |
RCC_AHB1Pîùh
;

1103 
RCC
->
AHB1ENR
 &~
RCC_AHB1Pîùh
;

1105 
	}
}

1123 
	$RCC_AHB2PîùhClockCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1126 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

1127 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1129 i‡(
NewSèã
 !
DISABLE
)

1131 
RCC
->
AHB2ENR
 |
RCC_AHB2Pîùh
;

1135 
RCC
->
AHB2ENR
 &~
RCC_AHB2Pîùh
;

1137 
	}
}

1150 
	$RCC_AHB3PîùhClockCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1153 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

1154 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1156 i‡(
NewSèã
 !
DISABLE
)

1158 
RCC
->
AHB3ENR
 |
RCC_AHB3Pîùh
;

1162 
RCC
->
AHB3ENR
 &~
RCC_AHB3Pîùh
;

1164 
	}
}

1200 
	$RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1203 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

1204 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1206 i‡(
NewSèã
 !
DISABLE
)

1208 
RCC
->
APB1ENR
 |
RCC_APB1Pîùh
;

1212 
RCC
->
APB1ENR
 &~
RCC_APB1Pîùh
;

1214 
	}
}

1240 
	$RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1243 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

1244 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1246 i‡(
NewSèã
 !
DISABLE
)

1248 
RCC
->
APB2ENR
 |
RCC_APB2Pîùh
;

1252 
RCC
->
APB2ENR
 &~
RCC_APB2Pîùh
;

1254 
	}
}

1279 
	$RCC_AHB1PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1282 
	`as£π_∑øm
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Pîùh
));

1283 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1285 i‡(
NewSèã
 !
DISABLE
)

1287 
RCC
->
AHB1RSTR
 |
RCC_AHB1Pîùh
;

1291 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Pîùh
;

1293 
	}
}

1308 
	$RCC_AHB2PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1311 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

1312 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1314 i‡(
NewSèã
 !
DISABLE
)

1316 
RCC
->
AHB2RSTR
 |
RCC_AHB2Pîùh
;

1320 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Pîùh
;

1322 
	}
}

1332 
	$RCC_AHB3PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1335 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

1336 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1338 i‡(
NewSèã
 !
DISABLE
)

1340 
RCC
->
AHB3RSTR
 |
RCC_AHB3Pîùh
;

1344 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Pîùh
;

1346 
	}
}

1379 
	$RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1382 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

1383 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1384 i‡(
NewSèã
 !
DISABLE
)

1386 
RCC
->
APB1RSTR
 |
RCC_APB1Pîùh
;

1390 
RCC
->
APB1RSTR
 &~
RCC_APB1Pîùh
;

1392 
	}
}

1415 
	$RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1418 
	`as£π_∑øm
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Pîùh
));

1419 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1420 i‡(
NewSèã
 !
DISABLE
)

1422 
RCC
->
APB2RSTR
 |
RCC_APB2Pîùh
;

1426 
RCC
->
APB2RSTR
 &~
RCC_APB2Pîùh
;

1428 
	}
}

1461 
	$RCC_AHB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1464 
	`as£π_∑øm
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Pîùh
));

1465 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1466 i‡(
NewSèã
 !
DISABLE
)

1468 
RCC
->
AHB1LPENR
 |
RCC_AHB1Pîùh
;

1472 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Pîùh
;

1474 
	}
}

1493 
	$RCC_AHB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1496 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

1497 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1498 i‡(
NewSèã
 !
DISABLE
)

1500 
RCC
->
AHB2LPENR
 |
RCC_AHB2Pîùh
;

1504 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Pîùh
;

1506 
	}
}

1520 
	$RCC_AHB3PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1523 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

1524 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1525 i‡(
NewSèã
 !
DISABLE
)

1527 
RCC
->
AHB3LPENR
 |
RCC_AHB3Pîùh
;

1531 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Pîùh
;

1533 
	}
}

1570 
	$RCC_APB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1573 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

1574 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1575 i‡(
NewSèã
 !
DISABLE
)

1577 
RCC
->
APB1LPENR
 |
RCC_APB1Pîùh
;

1581 
RCC
->
APB1LPENR
 &~
RCC_APB1Pîùh
;

1583 
	}
}

1610 
	$RCC_APB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1613 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

1614 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1615 i‡(
NewSèã
 !
DISABLE
)

1617 
RCC
->
APB2LPENR
 |
RCC_APB2Pîùh
;

1621 
RCC
->
APB2LPENR
 &~
RCC_APB2Pîùh
;

1623 
	}
}

1655 
	$RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1658 
	`as£π_∑øm
(
	`IS_RCC_IT
(
RCC_IT
));

1659 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1660 i‡(
NewSèã
 !
DISABLE
)

1663 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

1668 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 &(uöt8_t)~
RCC_IT
;

1670 
	}
}

1691 
FœgSètus
 
	$RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
)

1693 
uöt32_t
 
tmp
 = 0;

1694 
uöt32_t
 
°©u§eg
 = 0;

1695 
FœgSètus
 
bô°©us
 = 
RESET
;

1698 
	`as£π_∑øm
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1701 
tmp
 = 
RCC_FLAG
 >> 5;

1702 i‡(
tmp
 == 1)

1704 
°©u§eg
 = 
RCC
->
CR
;

1706 i‡(
tmp
 == 2)

1708 
°©u§eg
 = 
RCC
->
BDCR
;

1712 
°©u§eg
 = 
RCC
->
CSR
;

1716 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

1717 i‡((
°©u§eg
 & ((
uöt32_t
)1 << 
tmp
)Ë!(uöt32_t)
RESET
)

1719 
bô°©us
 = 
SET
;

1723 
bô°©us
 = 
RESET
;

1726  
bô°©us
;

1727 
	}
}

1736 
	$RCC_CÀ¨Fœg
()

1739 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

1740 
	}
}

1755 
ITSètus
 
	$RCC_GëITSètus
(
uöt8_t
 
RCC_IT
)

1757 
ITSètus
 
bô°©us
 = 
RESET
;

1760 
	`as£π_∑øm
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1763 i‡((
RCC
->
CIR
 & 
RCC_IT
Ë!(
uöt32_t
)
RESET
)

1765 
bô°©us
 = 
SET
;

1769 
bô°©us
 = 
RESET
;

1772  
bô°©us
;

1773 
	}
}

1788 
	$RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
)

1791 
	`as£π_∑øm
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1795 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1796 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_rng.c

57 
	~"°m32f4xx_∫g.h
"

58 
	~"°m32f4xx_rcc.h
"

100 
	$RNG_DeInô
()

103 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_RNG
, 
ENABLE
);

106 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_RNG
, 
DISABLE
);

107 
	}
}

115 
	$RNG_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

118 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

120 i‡(
NewSèã
 !
DISABLE
)

123 
RNG
->
CR
 |
RNG_CR_RNGEN
;

128 
RNG
->
CR
 &~
RNG_CR_RNGEN
;

130 
	}
}

177 
uöt32_t
 
	$RNG_GëR™domNumbî
()

180  
RNG
->
DR
;

181 
	}
}

274 
	$RNG_ITC⁄fig
(
Fun˘i⁄ÆSèã
 
NewSèã
)

277 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

279 i‡(
NewSèã
 !
DISABLE
)

282 
RNG
->
CR
 |
RNG_CR_IE
;

287 
RNG
->
CR
 &~
RNG_CR_IE
;

289 
	}
}

300 
FœgSètus
 
	$RNG_GëFœgSètus
(
uöt8_t
 
RNG_FLAG
)

302 
FœgSètus
 
bô°©us
 = 
RESET
;

304 
	`as£π_∑øm
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

307 i‡((
RNG
->
SR
 & 
RNG_FLAG
Ë!(
uöt8_t
)
RESET
)

310 
bô°©us
 = 
SET
;

315 
bô°©us
 = 
RESET
;

318  
bô°©us
;

319 
	}
}

333 
	$RNG_CÀ¨Fœg
(
uöt8_t
 
RNG_FLAG
)

336 
	`as£π_∑øm
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

338 
RNG
->
SR
 = ~(
uöt32_t
)(((uöt32_t)
RNG_FLAG
) << 4);

339 
	}
}

349 
ITSètus
 
	$RNG_GëITSètus
(
uöt8_t
 
RNG_IT
)

351 
ITSètus
 
bô°©us
 = 
RESET
;

353 
	`as£π_∑øm
(
	`IS_RNG_GET_IT
(
RNG_IT
));

356 i‡((
RNG
->
SR
 & 
RNG_IT
Ë!(
uöt8_t
)
RESET
)

359 
bô°©us
 = 
SET
;

364 
bô°©us
 = 
RESET
;

367  
bô°©us
;

368 
	}
}

379 
	$RNG_CÀ¨ITPídögBô
(
uöt8_t
 
RNG_IT
)

382 
	`as£π_∑øm
(
	`IS_RNG_IT
(
RNG_IT
));

385 
RNG
->
SR
 = (
uöt8_t
)~
RNG_IT
;

386 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_rtc.c

283 
	~"°m32f4xx_πc.h
"

298 
	#RTC_TR_RESERVED_MASK
 ((
uöt32_t
)0x007F7F7F)

	)

299 
	#RTC_DR_RESERVED_MASK
 ((
uöt32_t
)0x00FFFF3F)

	)

300 
	#RTC_INIT_MASK
 ((
uöt32_t
)0xFFFFFFFF)

	)

301 
	#RTC_RSF_MASK
 ((
uöt32_t
)0xFFFFFF5F)

	)

302 
	#RTC_FLAGS_MASK
 ((
uöt32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

303 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

304 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

305 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 | \

306 
RTC_FLAG_RECALPF
 | 
RTC_FLAG_SHPF
))

	)

308 
	#INITMODE_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

309 
	#SYNCHRO_TIMEOUT
 ((
uöt32_t
Ë0x00020000)

	)

310 
	#RECALPF_TIMEOUT
 ((
uöt32_t
Ë0x00020000)

	)

311 
	#SHPF_TIMEOUT
 ((
uöt32_t
Ë0x00001000)

	)

316 
uöt8_t
 
RTC_ByãToBcd2
(uöt8_à
VÆue
);

317 
uöt8_t
 
RTC_Bcd2ToByã
(uöt8_à
VÆue
);

373 
Eº‹Sètus
 
	$RTC_DeInô
()

375 
__IO
 
uöt32_t
 
wutcou¡î
 = 0x00;

376 
uöt32_t
 
wutwf°©us
 = 0x00;

377 
Eº‹Sètus
 
°©us
 = 
ERROR
;

380 
RTC
->
WPR
 = 0xCA;

381 
RTC
->
WPR
 = 0x53;

384 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

386 
°©us
 = 
ERROR
;

391 
RTC
->
TR
 = (
uöt32_t
)0x00000000;

392 
RTC
->
DR
 = (
uöt32_t
)0x00002101;

394 
RTC
->
CR
 &(
uöt32_t
)0x00000007;

399 
wutwf°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

400 
wutcou¡î
++;

401 } (
wutcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
wutwf°©us
 == 0x00));

403 i‡((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
Ë=
RESET
)

405 
°©us
 = 
ERROR
;

410 
RTC
->
CR
 &(
uöt32_t
)0x00000000;

411 
RTC
->
WUTR
 = (
uöt32_t
)0x0000FFFF;

412 
RTC
->
PRER
 = (
uöt32_t
)0x007F00FF;

413 
RTC
->
CALIBR
 = (
uöt32_t
)0x00000000;

414 
RTC
->
ALRMAR
 = (
uöt32_t
)0x00000000;

415 
RTC
->
ALRMBR
 = (
uöt32_t
)0x00000000;

416 
RTC
->
SHIFTR
 = (
uöt32_t
)0x00000000;

417 
RTC
->
CALR
 = (
uöt32_t
)0x00000000;

418 
RTC
->
ALRMASSR
 = (
uöt32_t
)0x00000000;

419 
RTC
->
ALRMBSSR
 = (
uöt32_t
)0x00000000;

422 
RTC
->
ISR
 = (
uöt32_t
)0x00000000;

425 
RTC
->
TAFCR
 = 0x00000000;

427 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

429 
°©us
 = 
ERROR
;

433 
°©us
 = 
SUCCESS
;

439 
RTC
->
WPR
 = 0xFF;

441  
°©us
;

442 
	}
}

455 
Eº‹Sètus
 
	$RTC_Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
)

457 
Eº‹Sètus
 
°©us
 = 
ERROR
;

460 
	`as£π_∑øm
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InôSåu˘
->
RTC_HourF‹m©
));

461 
	`as£π_∑øm
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InôSåu˘
->
RTC_AsynchPªdiv
));

462 
	`as£π_∑øm
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InôSåu˘
->
RTC_SynchPªdiv
));

465 
RTC
->
WPR
 = 0xCA;

466 
RTC
->
WPR
 = 0x53;

469 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

471 
°©us
 = 
ERROR
;

476 
RTC
->
CR
 &((
uöt32_t
)~(
RTC_CR_FMT
));

478 
RTC
->
CR
 |((
uöt32_t
)(
RTC_InôSåu˘
->
RTC_HourF‹m©
));

481 
RTC
->
PRER
 = (
uöt32_t
)(
RTC_InôSåu˘
->
RTC_SynchPªdiv
);

482 
RTC
->
PRER
 |(
uöt32_t
)(
RTC_InôSåu˘
->
RTC_AsynchPªdiv
 << 16);

485 
	`RTC_ExôInôMode
();

487 
°©us
 = 
SUCCESS
;

490 
RTC
->
WPR
 = 0xFF;

492  
°©us
;

493 
	}
}

501 
	$RTC_Såu˘Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
)

504 
RTC_InôSåu˘
->
RTC_HourF‹m©
 = 
RTC_HourF‹m©_24
;

507 
RTC_InôSåu˘
->
RTC_AsynchPªdiv
 = (
uöt32_t
)0x7F;

510 
RTC_InôSåu˘
->
RTC_SynchPªdiv
 = (
uöt32_t
)0xFF;

511 
	}
}

523 
	$RTC_WrôePrŸe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

526 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

528 i‡(
NewSèã
 !
DISABLE
)

531 
RTC
->
WPR
 = 0xFF;

536 
RTC
->
WPR
 = 0xCA;

537 
RTC
->
WPR
 = 0x53;

539 
	}
}

550 
Eº‹Sètus
 
	$RTC_E¡îInôMode
()

552 
__IO
 
uöt32_t
 
öôcou¡î
 = 0x00;

553 
Eº‹Sètus
 
°©us
 = 
ERROR
;

554 
uöt32_t
 
öô°©us
 = 0x00;

557 i‡((
RTC
->
ISR
 & 
RTC_ISR_INITF
Ë=(
uöt32_t
)
RESET
)

560 
RTC
->
ISR
 = (
uöt32_t
)
RTC_INIT_MASK
;

565 
öô°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

566 
öôcou¡î
++;

567 } (
öôcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
öô°©us
 == 0x00));

569 i‡((
RTC
->
ISR
 & 
RTC_ISR_INITF
Ë!
RESET
)

571 
°©us
 = 
SUCCESS
;

575 
°©us
 = 
ERROR
;

580 
°©us
 = 
SUCCESS
;

583  (
°©us
);

584 
	}
}

595 
	$RTC_ExôInôMode
()

598 
RTC
->
ISR
 &(
uöt32_t
)~
RTC_ISR_INIT
;

599 
	}
}

617 
Eº‹Sètus
 
	$RTC_WaôF‹Synchro
()

619 
__IO
 
uöt32_t
 
synchrocou¡î
 = 0;

620 
Eº‹Sètus
 
°©us
 = 
ERROR
;

621 
uöt32_t
 
synchro°©us
 = 0x00;

624 
RTC
->
WPR
 = 0xCA;

625 
RTC
->
WPR
 = 0x53;

628 
RTC
->
ISR
 &(
uöt32_t
)
RTC_RSF_MASK
;

633 
synchro°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

634 
synchrocou¡î
++;

635 } (
synchrocou¡î
 !
SYNCHRO_TIMEOUT
Ë&& (
synchro°©us
 == 0x00));

637 i‡((
RTC
->
ISR
 & 
RTC_ISR_RSF
Ë!
RESET
)

639 
°©us
 = 
SUCCESS
;

643 
°©us
 = 
ERROR
;

647 
RTC
->
WPR
 = 0xFF;

649  (
°©us
);

650 
	}
}

660 
Eº‹Sètus
 
	$RTC_RefClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

662 
Eº‹Sètus
 
°©us
 = 
ERROR
;

665 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

668 
RTC
->
WPR
 = 0xCA;

669 
RTC
->
WPR
 = 0x53;

672 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

674 
°©us
 = 
ERROR
;

678 i‡(
NewSèã
 !
DISABLE
)

681 
RTC
->
CR
 |
RTC_CR_REFCKON
;

686 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

689 
	`RTC_ExôInôMode
();

691 
°©us
 = 
SUCCESS
;

695 
RTC
->
WPR
 = 0xFF;

697  
°©us
;

698 
	}
}

708 
	$RTC_By∑ssShadowCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

711 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

714 
RTC
->
WPR
 = 0xCA;

715 
RTC
->
WPR
 = 0x53;

717 i‡(
NewSèã
 !
DISABLE
)

720 
RTC
->
CR
 |(
uöt8_t
)
RTC_CR_BYPSHAD
;

725 
RTC
->
CR
 &(
uöt8_t
)~
RTC_CR_BYPSHAD
;

729 
RTC
->
WPR
 = 0xFF;

730 
	}
}

763 
Eº‹Sètus
 
	$RTC_SëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
)

765 
uöt32_t
 
tm¥eg
 = 0;

766 
Eº‹Sètus
 
°©us
 = 
ERROR
;

769 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

771 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

773 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

775 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
RTC_TimeSåu˘
->
RTC_Hours
));

776 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_TimeSåu˘
->
RTC_H12
));

780 
RTC_TimeSåu˘
->
RTC_H12
 = 0x00;

781 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
RTC_TimeSåu˘
->
RTC_Hours
));

783 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
RTC_TimeSåu˘
->
RTC_Möuãs
));

784 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
RTC_TimeSåu˘
->
RTC_Sec⁄ds
));

788 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

790 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Hours
);

791 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
tm¥eg
));

792 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_TimeSåu˘
->
RTC_H12
));

796 
RTC_TimeSåu˘
->
RTC_H12
 = 0x00;

797 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Hours
)));

799 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Möuãs
)));

800 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Sec⁄ds
)));

804 i‡(
RTC_F‹m©
 !
RTC_F‹m©_BIN
)

806 
tm¥eg
 = (((
uöt32_t
)(
RTC_TimeSåu˘
->
RTC_Hours
) << 16) | \

807 ((
uöt32_t
)(
RTC_TimeSåu˘
->
RTC_Möuãs
) << 8) | \

808 ((
uöt32_t
)
RTC_TimeSåu˘
->
RTC_Sec⁄ds
) | \

809 ((
uöt32_t
)(
RTC_TimeSåu˘
->
RTC_H12
) << 16));

813 
tm¥eg
 = (
uöt32_t
)(((uöt32_t)
	`RTC_ByãToBcd2
(
RTC_TimeSåu˘
->
RTC_Hours
) << 16) | \

814 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_TimeSåu˘
->
RTC_Möuãs
) << 8) | \

815 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_TimeSåu˘
->
RTC_Sec⁄ds
)) | \

816 (((
uöt32_t
)
RTC_TimeSåu˘
->
RTC_H12
) << 16));

820 
RTC
->
WPR
 = 0xCA;

821 
RTC
->
WPR
 = 0x53;

824 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

826 
°©us
 = 
ERROR
;

831 
RTC
->
TR
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_TR_RESERVED_MASK
);

834 
	`RTC_ExôInôMode
();

837 i‡((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
Ë=
RESET
)

839 i‡(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

841 
°©us
 = 
ERROR
;

845 
°©us
 = 
SUCCESS
;

850 
°©us
 = 
SUCCESS
;

854 
RTC
->
WPR
 = 0xFF;

856  
°©us
;

857 
	}
}

866 
	$RTC_TimeSåu˘Inô
(
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
)

869 
RTC_TimeSåu˘
->
RTC_H12
 = 
RTC_H12_AM
;

870 
RTC_TimeSåu˘
->
RTC_Hours
 = 0;

871 
RTC_TimeSåu˘
->
RTC_Möuãs
 = 0;

872 
RTC_TimeSåu˘
->
RTC_Sec⁄ds
 = 0;

873 
	}
}

885 
	$RTC_GëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
)

887 
uöt32_t
 
tm¥eg
 = 0;

890 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

893 
tm¥eg
 = (
uöt32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

896 
RTC_TimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

897 
RTC_TimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

898 
RTC_TimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)(
tm¥eg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

899 
RTC_TimeSåu˘
->
RTC_H12
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_TR_PM
)) >> 16);

902 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

905 
RTC_TimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_TimeStruct->RTC_Hours);

906 
RTC_TimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_TimeStruct->RTC_Minutes);

907 
RTC_TimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_TimeStruct->RTC_Seconds);

909 
	}
}

918 
uöt32_t
 
	$RTC_GëSubSec⁄d
()

920 
uöt32_t
 
tm¥eg
 = 0;

923 
tm¥eg
 = (
uöt32_t
)(
RTC
->
SSR
);

926 (Ë(
RTC
->
DR
);

928  (
tm¥eg
);

929 
	}
}

943 
Eº‹Sètus
 
	$RTC_SëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
)

945 
uöt32_t
 
tm¥eg
 = 0;

946 
Eº‹Sètus
 
°©us
 = 
ERROR
;

949 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

951 i‡((
RTC_F‹m©
 =
RTC_F‹m©_BIN
Ë&& ((
RTC_D©eSåu˘
->
RTC_M⁄th
 & 0x10) == 0x10))

953 
RTC_D©eSåu˘
->
RTC_M⁄th
 = (RTC_D©eSåu˘->RTC_M⁄th & (
uöt32_t
)~(0x10)) + 0x0A;

955 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

957 
	`as£π_∑øm
(
	`IS_RTC_YEAR
(
RTC_D©eSåu˘
->
RTC_Yór
));

958 
	`as£π_∑øm
(
	`IS_RTC_MONTH
(
RTC_D©eSåu˘
->
RTC_M⁄th
));

959 
	`as£π_∑øm
(
	`IS_RTC_DATE
(
RTC_D©eSåu˘
->
RTC_D©e
));

963 
	`as£π_∑øm
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToByã
(
RTC_D©eSåu˘
->
RTC_Yór
)));

964 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_D©eSåu˘
->
RTC_M⁄th
);

965 
	`as£π_∑øm
(
	`IS_RTC_MONTH
(
tm¥eg
));

966 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_D©eSåu˘
->
RTC_D©e
);

967 
	`as£π_∑øm
(
	`IS_RTC_DATE
(
tm¥eg
));

969 
	`as£π_∑øm
(
	`IS_RTC_WEEKDAY
(
RTC_D©eSåu˘
->
RTC_WìkDay
));

972 i‡(
RTC_F‹m©
 !
RTC_F‹m©_BIN
)

974 
tm¥eg
 = ((((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_Yór
) << 16) | \

975 (((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_M⁄th
) << 8) | \

976 ((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_D©e
) | \

977 (((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_WìkDay
) << 13));

981 
tm¥eg
 = (((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_D©eSåu˘
->
RTC_Yór
) << 16) | \

982 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_D©eSåu˘
->
RTC_M⁄th
) << 8) | \

983 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_D©eSåu˘
->
RTC_D©e
)) | \

984 ((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_WìkDay
 << 13));

988 
RTC
->
WPR
 = 0xCA;

989 
RTC
->
WPR
 = 0x53;

992 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

994 
°©us
 = 
ERROR
;

999 
RTC
->
DR
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_DR_RESERVED_MASK
);

1002 
	`RTC_ExôInôMode
();

1005 i‡((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
Ë=
RESET
)

1007 i‡(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

1009 
°©us
 = 
ERROR
;

1013 
°©us
 = 
SUCCESS
;

1018 
°©us
 = 
SUCCESS
;

1022 
RTC
->
WPR
 = 0xFF;

1024  
°©us
;

1025 
	}
}

1034 
	$RTC_D©eSåu˘Inô
(
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
)

1037 
RTC_D©eSåu˘
->
RTC_WìkDay
 = 
RTC_Wìkday_M⁄day
;

1038 
RTC_D©eSåu˘
->
RTC_D©e
 = 1;

1039 
RTC_D©eSåu˘
->
RTC_M⁄th
 = 
RTC_M⁄th_J™u¨y
;

1040 
RTC_D©eSåu˘
->
RTC_Yór
 = 0;

1041 
	}
}

1053 
	$RTC_GëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
)

1055 
uöt32_t
 
tm¥eg
 = 0;

1058 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

1061 
tm¥eg
 = (
uöt32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1064 
RTC_D©eSåu˘
->
RTC_Yór
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1065 
RTC_D©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1066 
RTC_D©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)(
tm¥eg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1067 
RTC_D©eSåu˘
->
RTC_WìkDay
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_DR_WDU
)) >> 13);

1070 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

1073 
RTC_D©eSåu˘
->
RTC_Yór
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_DateStruct->RTC_Year);

1074 
RTC_D©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_DateStruct->RTC_Month);

1075 
RTC_D©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_DateStruct->RTC_Date);

1077 
	}
}

1113 
	$RTC_SëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
)

1115 
uöt32_t
 
tm¥eg
 = 0;

1118 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

1119 
	`as£π_∑øm
(
	`IS_RTC_ALARM
(
RTC_Aœrm
));

1120 
	`as£π_∑øm
(
	`IS_ALARM_MASK
(
RTC_AœrmSåu˘
->
RTC_AœrmMask
));

1121 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
));

1123 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

1125 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

1127 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
));

1128 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
));

1132 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = 0x00;

1133 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
));

1135 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
));

1136 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
));

1138 if(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 =
RTC_AœrmD©eWìkDaySñ_D©e
)

1140 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
));

1144 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
));

1149 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

1151 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
);

1152 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
tm¥eg
));

1153 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
));

1157 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = 0x00;

1158 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
)));

1161 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
)));

1162 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
)));

1164 if(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 =
RTC_AœrmD©eWìkDaySñ_D©e
)

1166 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
);

1167 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tm¥eg
));

1171 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
);

1172 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tm¥eg
));

1177 i‡(
RTC_F‹m©
 !
RTC_F‹m©_BIN
)

1179 
tm¥eg
 = (((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
) << 16) | \

1180 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
) << 8) | \

1181 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
) | \

1182 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
) << 16) | \

1183 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
) << 24) | \

1184 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
) | \

1185 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmMask
));

1189 
tm¥eg
 = (((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
) << 16) | \

1190 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
) << 8) | \

1191 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
)) | \

1192 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
) << 16) | \

1193 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
) << 24) | \

1194 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
) | \

1195 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmMask
));

1199 
RTC
->
WPR
 = 0xCA;

1200 
RTC
->
WPR
 = 0x53;

1203 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1205 
RTC
->
ALRMAR
 = (
uöt32_t
)
tm¥eg
;

1209 
RTC
->
ALRMBR
 = (
uöt32_t
)
tm¥eg
;

1213 
RTC
->
WPR
 = 0xFF;

1214 
	}
}

1224 
	$RTC_AœrmSåu˘Inô
(
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
)

1227 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1228 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
 = 0;

1229 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
 = 0;

1230 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
 = 0;

1233 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 = 
RTC_AœrmD©eWìkDaySñ_D©e
;

1234 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
 = 1;

1237 
RTC_AœrmSåu˘
->
RTC_AœrmMask
 = 
RTC_AœrmMask_N⁄e
;

1238 
	}
}

1254 
	$RTC_GëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
)

1256 
uöt32_t
 
tm¥eg
 = 0;

1259 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

1260 
	`as£π_∑øm
(
	`IS_RTC_ALARM
(
RTC_Aœrm
));

1263 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1265 
tm¥eg
 = (
uöt32_t
)(
RTC
->
ALRMAR
);

1269 
tm¥eg
 = (
uöt32_t
)(
RTC
->
ALRMBR
);

1273 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
 = (
uöt32_t
)((
tm¥eg
 & (
RTC_ALRMAR_HT
 | \

1274 
RTC_ALRMAR_HU
)) >> 16);

1275 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
 = (
uöt32_t
)((
tm¥eg
 & (
RTC_ALRMAR_MNT
 | \

1276 
RTC_ALRMAR_MNU
)) >> 8);

1277 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
 = (
uöt32_t
)(
tm¥eg
 & (
RTC_ALRMAR_ST
 | \

1278 
RTC_ALRMAR_SU
));

1279 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = (
uöt32_t
)((
tm¥eg
 & 
RTC_ALRMAR_PM
) >> 16);

1280 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
 = (
uöt32_t
)((
tm¥eg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1281 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_ALRMAR_WDSEL
);

1282 
RTC_AœrmSåu˘
->
RTC_AœrmMask
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_AœrmMask_AŒ
);

1284 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

1286 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct-> \

1287 
RTC_AœrmTime
.
RTC_Hours
);

1288 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct-> \

1289 
RTC_AœrmTime
.
RTC_Möuãs
);

1290 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct-> \

1291 
RTC_AœrmTime
.
RTC_Sec⁄ds
);

1292 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1294 
	}
}

1308 
Eº‹Sètus
 
	$RTC_AœrmCmd
(
uöt32_t
 
RTC_Aœrm
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1310 
__IO
 
uöt32_t
 
Æ¨mcou¡î
 = 0x00;

1311 
uöt32_t
 
Æ¨m°©us
 = 0x00;

1312 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1315 
	`as£π_∑øm
(
	`IS_RTC_CMD_ALARM
(
RTC_Aœrm
));

1316 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1319 
RTC
->
WPR
 = 0xCA;

1320 
RTC
->
WPR
 = 0x53;

1323 i‡(
NewSèã
 !
DISABLE
)

1325 
RTC
->
CR
 |(
uöt32_t
)
RTC_Aœrm
;

1327 
°©us
 = 
SUCCESS
;

1332 
RTC
->
CR
 &(
uöt32_t
)~
RTC_Aœrm
;

1337 
Æ¨m°©us
 = 
RTC
->
ISR
 & (
RTC_Aœrm
 >> 8);

1338 
Æ¨mcou¡î
++;

1339 } (
Æ¨mcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
Æ¨m°©us
 == 0x00));

1341 i‡((
RTC
->
ISR
 & (
RTC_Aœrm
 >> 8)Ë=
RESET
)

1343 
°©us
 = 
ERROR
;

1347 
°©us
 = 
SUCCESS
;

1352 
RTC
->
WPR
 = 0xFF;

1354  
°©us
;

1355 
	}
}

1402 
	$RTC_AœrmSubSec⁄dC⁄fig
(
uöt32_t
 
RTC_Aœrm
, uöt32_à
RTC_AœrmSubSec⁄dVÆue
, uöt32_à
RTC_AœrmSubSec⁄dMask
)

1404 
uöt32_t
 
tm¥eg
 = 0;

1407 
	`as£π_∑øm
(
	`IS_RTC_ALARM
(
RTC_Aœrm
));

1408 
	`as£π_∑øm
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_AœrmSubSec⁄dVÆue
));

1409 
	`as£π_∑øm
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_AœrmSubSec⁄dMask
));

1412 
RTC
->
WPR
 = 0xCA;

1413 
RTC
->
WPR
 = 0x53;

1416 
tm¥eg
 = (
uöt32_t
Ë(uöt32_t)(
RTC_AœrmSubSec⁄dVÆue
Ë| (uöt32_t)(
RTC_AœrmSubSec⁄dMask
);

1418 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1421 
RTC
->
ALRMASSR
 = 
tm¥eg
;

1426 
RTC
->
ALRMBSSR
 = 
tm¥eg
;

1430 
RTC
->
WPR
 = 0xFF;

1432 
	}
}

1443 
uöt32_t
 
	$RTC_GëAœrmSubSec⁄d
(
uöt32_t
 
RTC_Aœrm
)

1445 
uöt32_t
 
tm¥eg
 = 0;

1448 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1450 
tm¥eg
 = (
uöt32_t
)((
RTC
->
ALRMASSR
Ë& 
RTC_ALRMASSR_SS
);

1454 
tm¥eg
 = (
uöt32_t
)((
RTC
->
ALRMBSSR
Ë& 
RTC_ALRMBSSR_SS
);

1457  (
tm¥eg
);

1458 
	}
}

1492 
	$RTC_WakeUpClockC⁄fig
(
uöt32_t
 
RTC_WakeUpClock
)

1495 
	`as£π_∑øm
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1498 
RTC
->
WPR
 = 0xCA;

1499 
RTC
->
WPR
 = 0x53;

1502 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_WUCKSEL
;

1505 
RTC
->
CR
 |(
uöt32_t
)
RTC_WakeUpClock
;

1508 
RTC
->
WPR
 = 0xFF;

1509 
	}
}

1519 
	$RTC_SëWakeUpCou¡î
(
uöt32_t
 
RTC_WakeUpCou¡î
)

1522 
	`as£π_∑øm
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou¡î
));

1525 
RTC
->
WPR
 = 0xCA;

1526 
RTC
->
WPR
 = 0x53;

1529 
RTC
->
WUTR
 = (
uöt32_t
)
RTC_WakeUpCou¡î
;

1532 
RTC
->
WPR
 = 0xFF;

1533 
	}
}

1540 
uöt32_t
 
	$RTC_GëWakeUpCou¡î
()

1543  ((
uöt32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1544 
	}
}

1552 
Eº‹Sètus
 
	$RTC_WakeUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1554 
__IO
 
uöt32_t
 
wutcou¡î
 = 0x00;

1555 
uöt32_t
 
wutwf°©us
 = 0x00;

1556 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1559 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1562 
RTC
->
WPR
 = 0xCA;

1563 
RTC
->
WPR
 = 0x53;

1565 i‡(
NewSèã
 !
DISABLE
)

1568 
RTC
->
CR
 |(
uöt32_t
)
RTC_CR_WUTE
;

1569 
°©us
 = 
SUCCESS
;

1574 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_WUTE
;

1578 
wutwf°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1579 
wutcou¡î
++;

1580 } (
wutcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
wutwf°©us
 == 0x00));

1582 i‡((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
Ë=
RESET
)

1584 
°©us
 = 
ERROR
;

1588 
°©us
 = 
SUCCESS
;

1593 
RTC
->
WPR
 = 0xFF;

1595  
°©us
;

1596 
	}
}

1629 
	$RTC_DayLightSavögC⁄fig
(
uöt32_t
 
RTC_DayLightSavög
, uöt32_à
RTC_St‹eO≥øti⁄
)

1632 
	`as£π_∑øm
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavög
));

1633 
	`as£π_∑øm
(
	`IS_RTC_STORE_OPERATION
(
RTC_St‹eO≥øti⁄
));

1636 
RTC
->
WPR
 = 0xCA;

1637 
RTC
->
WPR
 = 0x53;

1640 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_CR_BCK
);

1643 
RTC
->
CR
 |(
uöt32_t
)(
RTC_DayLightSavög
 | 
RTC_St‹eO≥øti⁄
);

1646 
RTC
->
WPR
 = 0xFF;

1647 
	}
}

1656 
uöt32_t
 
	$RTC_GëSt‹eO≥øti⁄
()

1658  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1659 
	}
}

1695 
	$RTC_OuçutC⁄fig
(
uöt32_t
 
RTC_Ouçut
, uöt32_à
RTC_OuçutPﬁ¨ôy
)

1698 
	`as£π_∑øm
(
	`IS_RTC_OUTPUT
(
RTC_Ouçut
));

1699 
	`as£π_∑øm
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuçutPﬁ¨ôy
));

1702 
RTC
->
WPR
 = 0xCA;

1703 
RTC
->
WPR
 = 0x53;

1706 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1709 
RTC
->
CR
 |(
uöt32_t
)(
RTC_Ouçut
 | 
RTC_OuçutPﬁ¨ôy
);

1712 
RTC
->
WPR
 = 0xFF;

1713 
	}
}

1749 
Eº‹Sètus
 
	$RTC_Cﬂr£CÆibC⁄fig
(
uöt32_t
 
RTC_CÆibSign
, uöt32_à
VÆue
)

1751 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1754 
	`as£π_∑øm
(
	`IS_RTC_CALIB_SIGN
(
RTC_CÆibSign
));

1755 
	`as£π_∑øm
(
	`IS_RTC_CALIB_VALUE
(
VÆue
));

1758 
RTC
->
WPR
 = 0xCA;

1759 
RTC
->
WPR
 = 0x53;

1762 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

1764 
°©us
 = 
ERROR
;

1769 
RTC
->
CALIBR
 = (
uöt32_t
)(
RTC_CÆibSign
 | 
VÆue
);

1771 
	`RTC_ExôInôMode
();

1773 
°©us
 = 
SUCCESS
;

1777 
RTC
->
WPR
 = 0xFF;

1779  
°©us
;

1780 
	}
}

1790 
Eº‹Sètus
 
	$RTC_Cﬂr£CÆibCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1792 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1795 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1798 
RTC
->
WPR
 = 0xCA;

1799 
RTC
->
WPR
 = 0x53;

1802 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

1804 
°©us
 = 
ERROR
;

1808 i‡(
NewSèã
 !
DISABLE
)

1811 
RTC
->
CR
 |(
uöt32_t
)
RTC_CR_DCE
;

1816 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_DCE
;

1819 
	`RTC_ExôInôMode
();

1821 
°©us
 = 
SUCCESS
;

1825 
RTC
->
WPR
 = 0xFF;

1827  
°©us
;

1828 
	}
}

1836 
	$RTC_CÆibOuçutCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1839 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1842 
RTC
->
WPR
 = 0xCA;

1843 
RTC
->
WPR
 = 0x53;

1845 i‡(
NewSèã
 !
DISABLE
)

1848 
RTC
->
CR
 |(
uöt32_t
)
RTC_CR_COE
;

1853 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_COE
;

1857 
RTC
->
WPR
 = 0xFF;

1858 
	}
}

1868 
	$RTC_CÆibOuçutC⁄fig
(
uöt32_t
 
RTC_CÆibOuçut
)

1871 
	`as£π_∑øm
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CÆibOuçut
));

1874 
RTC
->
WPR
 = 0xCA;

1875 
RTC
->
WPR
 = 0x53;

1878 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_CR_COSEL
);

1881 
RTC
->
CR
 |(
uöt32_t
)
RTC_CÆibOuçut
;

1884 
RTC
->
WPR
 = 0xFF;

1885 
	}
}

1904 
Eº‹Sètus
 
	$RTC_SmoŸhCÆibC⁄fig
(
uöt32_t
 
RTC_SmoŸhCÆibPîiod
,

1905 
uöt32_t
 
RTC_SmoŸhCÆibPlusPul£s
,

1906 
uöt32_t
 
RTC_SmouthCÆibMöusPul£sVÆue
)

1908 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1909 
uöt32_t
 
ªˇÕfcou¡
 = 0;

1912 
	`as£π_∑øm
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmoŸhCÆibPîiod
));

1913 
	`as£π_∑øm
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmoŸhCÆibPlusPul£s
));

1914 
	`as£π_∑øm
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCÆibMöusPul£sVÆue
));

1917 
RTC
->
WPR
 = 0xCA;

1918 
RTC
->
WPR
 = 0x53;

1921 i‡((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
Ë!
RESET
)

1924 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
Ë!
RESET
Ë&& (
ªˇÕfcou¡
 !
RECALPF_TIMEOUT
))

1926 
ªˇÕfcou¡
++;

1931 i‡((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
Ë=
RESET
)

1934 
RTC
->
CALR
 = (
uöt32_t
)((uöt32_t)
RTC_SmoŸhCÆibPîiod
 | (uöt32_t)
RTC_SmoŸhCÆibPlusPul£s
 | (uöt32_t)
RTC_SmouthCÆibMöusPul£sVÆue
);

1936 
°©us
 = 
SUCCESS
;

1940 
°©us
 = 
ERROR
;

1944 
RTC
->
WPR
 = 0xFF;

1946  (
Eº‹Sètus
)(
°©us
);

1947 
	}
}

1980 
	$RTC_TimeSèmpCmd
(
uöt32_t
 
RTC_TimeSèmpEdge
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1982 
uöt32_t
 
tm¥eg
 = 0;

1985 
	`as£π_∑øm
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSèmpEdge
));

1986 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1989 
tm¥eg
 = (
uöt32_t
)(
RTC
->
CR
 & (uöt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1992 i‡(
NewSèã
 !
DISABLE
)

1994 
tm¥eg
 |(
uöt32_t
)(
RTC_TimeSèmpEdge
 | 
RTC_CR_TSE
);

1998 
tm¥eg
 |(
uöt32_t
)(
RTC_TimeSèmpEdge
);

2002 
RTC
->
WPR
 = 0xCA;

2003 
RTC
->
WPR
 = 0x53;

2006 
RTC
->
CR
 = (
uöt32_t
)
tm¥eg
;

2009 
RTC
->
WPR
 = 0xFF;

2010 
	}
}

2024 
	$RTC_GëTimeSèmp
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_SèmpTimeSåu˘
,

2025 
RTC_D©eTy≥Def
* 
RTC_SèmpD©eSåu˘
)

2027 
uöt32_t
 
tm±ime
 = 0, 
tmpd©e
 = 0;

2030 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

2033 
tm±ime
 = (
uöt32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2034 
tmpd©e
 = (
uöt32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2037 
RTC_SèmpTimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)((
tm±ime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2038 
RTC_SèmpTimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)((
tm±ime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2039 
RTC_SèmpTimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)(
tm±ime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2040 
RTC_SèmpTimeSåu˘
->
RTC_H12
 = (
uöt8_t
)((
tm±ime
 & (
RTC_TR_PM
)) >> 16);

2043 
RTC_SèmpD©eSåu˘
->
RTC_Yór
 = 0;

2044 
RTC_SèmpD©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)((
tmpd©e
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2045 
RTC_SèmpD©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)(
tmpd©e
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2046 
RTC_SèmpD©eSåu˘
->
RTC_WìkDay
 = (
uöt8_t
)((
tmpd©e
 & (
RTC_DR_WDU
)) >> 13);

2049 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

2052 
RTC_SèmpTimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampTimeStruct->RTC_Hours);

2053 
RTC_SèmpTimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampTimeStruct->RTC_Minutes);

2054 
RTC_SèmpTimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampTimeStruct->RTC_Seconds);

2057 
RTC_SèmpD©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampDateStruct->RTC_Month);

2058 
RTC_SèmpD©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampDateStruct->RTC_Date);

2059 
RTC_SèmpD©eSåu˘
->
RTC_WìkDay
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampDateStruct->RTC_WeekDay);

2061 
	}
}

2068 
uöt32_t
 
	$RTC_GëTimeSèmpSubSec⁄d
()

2071  (
uöt32_t
)(
RTC
->
TSSSR
);

2072 
	}
}

2103 
	$RTC_Tam≥rTriggîC⁄fig
(
uöt32_t
 
RTC_Tam≥r
, uöt32_à
RTC_Tam≥rTriggî
)

2106 
	`as£π_∑øm
(
	`IS_RTC_TAMPER
(
RTC_Tam≥r
));

2107 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_Tam≥rTriggî
));

2109 i‡(
RTC_Tam≥rTriggî
 =
RTC_Tam≥rTriggî_RisögEdge
)

2112 
RTC
->
TAFCR
 &(
uöt32_t
)((uöt32_t)~(
RTC_Tam≥r
 << 1));

2117 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_Tam≥r
 << 1);

2119 
	}
}

2129 
	$RTC_Tam≥rCmd
(
uöt32_t
 
RTC_Tam≥r
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2132 
	`as£π_∑øm
(
	`IS_RTC_TAMPER
(
RTC_Tam≥r
));

2133 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2135 i‡(
NewSèã
 !
DISABLE
)

2138 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥r
;

2143 
RTC
->
TAFCR
 &(
uöt32_t
)~
RTC_Tam≥r
;

2145 
	}
}

2160 
	$RTC_Tam≥rFûãrC⁄fig
(
uöt32_t
 
RTC_Tam≥rFûãr
)

2163 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_FILTER
(
RTC_Tam≥rFûãr
));

2166 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPFLT
);

2169 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥rFûãr
;

2170 
	}
}

2194 
	$RTC_Tam≥rSam∂ögFªqC⁄fig
(
uöt32_t
 
RTC_Tam≥rSam∂ögFªq
)

2197 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_Tam≥rSam∂ögFªq
));

2200 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2203 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥rSam∂ögFªq
;

2204 
	}
}

2217 
	$RTC_Tam≥rPösPªch¨geDuøti⁄
(
uöt32_t
 
RTC_Tam≥rPªch¨geDuøti⁄
)

2220 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_Tam≥rPªch¨geDuøti⁄
));

2223 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2226 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥rPªch¨geDuøti⁄
;

2227 
	}
}

2237 
	$RTC_TimeSèmpOnTam≥rDëe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2240 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2242 i‡(
NewSèã
 !
DISABLE
)

2245 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_TAFCR_TAMPTS
;

2250 
RTC
->
TAFCR
 &(
uöt32_t
)~
RTC_TAFCR_TAMPTS
;

2252 
	}
}

2260 
	$RTC_Tam≥rPuŒUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2263 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2265 i‡(
NewSèã
 !
DISABLE
)

2268 
RTC
->
TAFCR
 &(
uöt32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2273 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_TAFCR_TAMPPUDIS
;

2275 
	}
}

2301 
	$RTC_WrôeBackupRegi°î
(
uöt32_t
 
RTC_BKP_DR
, uöt32_à
D©a
)

2303 
__IO
 
uöt32_t
 
tmp
 = 0;

2306 
	`as£π_∑øm
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2308 
tmp
 = 
RTC_BASE
 + 0x50;

2309 
tmp
 +(
RTC_BKP_DR
 * 4);

2312 *(
__IO
 
uöt32_t
 *)
tmp
 = (uöt32_t)
D©a
;

2313 
	}
}

2322 
uöt32_t
 
	$RTC_RódBackupRegi°î
(
uöt32_t
 
RTC_BKP_DR
)

2324 
__IO
 
uöt32_t
 
tmp
 = 0;

2327 
	`as£π_∑øm
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2329 
tmp
 = 
RTC_BASE
 + 0x50;

2330 
tmp
 +(
RTC_BKP_DR
 * 4);

2333  (*(
__IO
 
uöt32_t
 *)
tmp
);

2334 
	}
}

2362 
	$RTC_Tam≥rPöSñe˘i⁄
(
uöt32_t
 
RTC_Tam≥rPö
)

2365 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_PIN
(
RTC_Tam≥rPö
));

2367 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2368 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_Tam≥rPö
);

2369 
	}
}

2379 
	$RTC_TimeSèmpPöSñe˘i⁄
(
uöt32_t
 
RTC_TimeSèmpPö
)

2382 
	`as£π_∑øm
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSèmpPö
));

2384 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TSINSEL
);

2385 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_TimeSèmpPö
);

2386 
	}
}

2398 
	$RTC_OuçutTy≥C⁄fig
(
uöt32_t
 
RTC_OuçutTy≥
)

2401 
	`as£π_∑øm
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuçutTy≥
));

2403 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2404 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_OuçutTy≥
);

2405 
	}
}

2436 
Eº‹Sètus
 
	$RTC_SynchroShi·C⁄fig
(
uöt32_t
 
RTC_Shi·Add1S
, uöt32_à
RTC_Shi·SubFS
)

2438 
Eº‹Sètus
 
°©us
 = 
ERROR
;

2439 
uöt32_t
 
shpfcou¡
 = 0;

2442 
	`as£π_∑øm
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_Shi·Add1S
));

2443 
	`as£π_∑øm
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_Shi·SubFS
));

2446 
RTC
->
WPR
 = 0xCA;

2447 
RTC
->
WPR
 = 0x53;

2450 i‡((
RTC
->
ISR
 & 
RTC_ISR_SHPF
Ë!
RESET
)

2453 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
Ë!
RESET
Ë&& (
shpfcou¡
 !
SHPF_TIMEOUT
))

2455 
shpfcou¡
++;

2460 i‡((
RTC
->
ISR
 & 
RTC_ISR_SHPF
Ë=
RESET
)

2463 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
Ë=
RESET
)

2466 
RTC
->
SHIFTR
 = (
uöt32_t
)(uöt32_t)(
RTC_Shi·SubFS
Ë| (uöt32_t)(
RTC_Shi·Add1S
);

2468 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

2470 
°©us
 = 
ERROR
;

2474 
°©us
 = 
SUCCESS
;

2479 
°©us
 = 
ERROR
;

2484 
°©us
 = 
ERROR
;

2488 
RTC
->
WPR
 = 0xFF;

2490  (
Eº‹Sètus
)(
°©us
);

2491 
	}
}

2555 
	$RTC_ITC⁄fig
(
uöt32_t
 
RTC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2558 
	`as£π_∑øm
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2559 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2562 
RTC
->
WPR
 = 0xCA;

2563 
RTC
->
WPR
 = 0x53;

2565 i‡(
NewSèã
 !
DISABLE
)

2568 
RTC
->
CR
 |(
uöt32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2570 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2575 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_IT
 & (uöt32_t)~
RTC_TAFCR_TAMPIE
);

2577 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2580 
RTC
->
WPR
 = 0xFF;

2581 
	}
}

2603 
FœgSètus
 
	$RTC_GëFœgSètus
(
uöt32_t
 
RTC_FLAG
)

2605 
FœgSètus
 
bô°©us
 = 
RESET
;

2606 
uöt32_t
 
tm¥eg
 = 0;

2609 
	`as£π_∑øm
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2612 
tm¥eg
 = (
uöt32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2615 i‡((
tm¥eg
 & 
RTC_FLAG
Ë!(
uöt32_t
)
RESET
)

2617 
bô°©us
 = 
SET
;

2621 
bô°©us
 = 
RESET
;

2623  
bô°©us
;

2624 
	}
}

2639 
	$RTC_CÀ¨Fœg
(
uöt32_t
 
RTC_FLAG
)

2642 
	`as£π_∑øm
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2645 
RTC
->
ISR
 = (
uöt32_t
)((uöt32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2646 
	}
}

2659 
ITSètus
 
	$RTC_GëITSètus
(
uöt32_t
 
RTC_IT
)

2661 
ITSètus
 
bô°©us
 = 
RESET
;

2662 
uöt32_t
 
tm¥eg
 = 0, 
íabÀ°©us
 = 0;

2665 
	`as£π_∑øm
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2668 
tm¥eg
 = (
uöt32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2671 
íabÀ°©us
 = (
uöt32_t
)((
RTC
->
CR
 & 
RTC_IT
Ë| (
tm¥eg
 & (RTC_IT >> 15)));

2674 
tm¥eg
 = (
uöt32_t
)((
RTC
->
ISR
 & (uöt32_t)(
RTC_IT
 >> 4)));

2677 i‡((
íabÀ°©us
 !(
uöt32_t
)
RESET
Ë&& ((
tm¥eg
 & 0x0000FFFF) != (uint32_t)RESET))

2679 
bô°©us
 = 
SET
;

2683 
bô°©us
 = 
RESET
;

2685  
bô°©us
;

2686 
	}
}

2699 
	$RTC_CÀ¨ITPídögBô
(
uöt32_t
 
RTC_IT
)

2701 
uöt32_t
 
tm¥eg
 = 0;

2704 
	`as£π_∑øm
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2707 
tm¥eg
 = (
uöt32_t
)(
RTC_IT
 >> 4);

2710 
RTC
->
ISR
 = (
uöt32_t
)((uöt32_t)(~((
tm¥eg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2711 
	}
}

2722 
uöt8_t
 
	$RTC_ByãToBcd2
(
uöt8_t
 
VÆue
)

2724 
uöt8_t
 
bcdhigh
 = 0;

2726 
VÆue
 >= 10)

2728 
bcdhigh
++;

2729 
VÆue
 -= 10;

2732  ((
uöt8_t
)(
bcdhigh
 << 4Ë| 
VÆue
);

2733 
	}
}

2740 
uöt8_t
 
	$RTC_Bcd2ToByã
(
uöt8_t
 
VÆue
)

2742 
uöt8_t
 
tmp
 = 0;

2743 
tmp
 = ((
uöt8_t
)(
VÆue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2744  (
tmp
 + (
VÆue
 & (
uöt8_t
)0x0F));

2745 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_sdio.c

155 
	~"°m32f4xx_sdio.h
"

156 
	~"°m32f4xx_rcc.h
"

171 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

175 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

176 
	#CLKEN_BôNumbî
 0x08

	)

177 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32Ë+ (
CLKEN_BôNumbî
 * 4))

	)

181 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

182 
	#SDIOSUSPEND_BôNumbî
 0x0B

	)

183 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
SDIOSUSPEND_BôNumbî
 * 4))

	)

186 
	#ENCMDCOMPL_BôNumbî
 0x0C

	)

187 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
ENCMDCOMPL_BôNumbî
 * 4))

	)

190 
	#NIEN_BôNumbî
 0x0D

	)

191 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
NIEN_BôNumbî
 * 4))

	)

194 
	#ATACMD_BôNumbî
 0x0E

	)

195 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
ATACMD_BôNumbî
 * 4))

	)

199 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

200 
	#DMAEN_BôNumbî
 0x03

	)

201 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
DMAEN_BôNumbî
 * 4))

	)

204 
	#RWSTART_BôNumbî
 0x08

	)

205 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWSTART_BôNumbî
 * 4))

	)

208 
	#RWSTOP_BôNumbî
 0x09

	)

209 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWSTOP_BôNumbî
 * 4))

	)

212 
	#RWMOD_BôNumbî
 0x0A

	)

213 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWMOD_BôNumbî
 * 4))

	)

216 
	#SDIOEN_BôNumbî
 0x0B

	)

217 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
SDIOEN_BôNumbî
 * 4))

	)

222 
	#CLKCR_CLEAR_MASK
 ((
uöt32_t
)0xFFFF8100)

	)

226 
	#PWR_PWRCTRL_MASK
 ((
uöt32_t
)0xFFFFFFFC)

	)

230 
	#DCTRL_CLEAR_MASK
 ((
uöt32_t
)0xFFFFFF08)

	)

234 
	#CMD_CLEAR_MASK
 ((
uöt32_t
)0xFFFFF800)

	)

237 
	#SDIO_RESP_ADDR
 ((
uöt32_t
)(
SDIO_BASE
 + 0x14))

	)

265 
	$SDIO_DeInô
()

267 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SDIO
, 
ENABLE
);

268 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SDIO
, 
DISABLE
);

269 
	}
}

278 
	$SDIO_Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
)

280 
uöt32_t
 
tm¥eg
 = 0;

283 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InôSåu˘
->
SDIO_ClockEdge
));

284 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
));

285 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InôSåu˘
->
SDIO_ClockPowîSave
));

286 
	`as£π_∑øm
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InôSåu˘
->
SDIO_BusWide
));

287 
	`as£π_∑øm
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InôSåu˘
->
SDIO_H¨dw¨eFlowC⁄åﬁ
));

291 
tm¥eg
 = 
SDIO
->
CLKCR
;

294 
tm¥eg
 &
CLKCR_CLEAR_MASK
;

302 
tm¥eg
 |(
SDIO_InôSåu˘
->
SDIO_ClockDiv
 | SDIO_InôSåu˘->
SDIO_ClockPowîSave
 |

303 
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
 | SDIO_InôSåu˘->
SDIO_BusWide
 |

304 
SDIO_InôSåu˘
->
SDIO_ClockEdge
 | SDIO_InôSåu˘->
SDIO_H¨dw¨eFlowC⁄åﬁ
);

307 
SDIO
->
CLKCR
 = 
tm¥eg
;

308 
	}
}

316 
	$SDIO_Såu˘Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
)

319 
SDIO_InôSåu˘
->
SDIO_ClockDiv
 = 0x00;

320 
SDIO_InôSåu˘
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risög
;

321 
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
 = 
SDIO_ClockBy∑ss_DißbÀ
;

322 
SDIO_InôSåu˘
->
SDIO_ClockPowîSave
 = 
SDIO_ClockPowîSave_DißbÀ
;

323 
SDIO_InôSåu˘
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

324 
SDIO_InôSåu˘
->
SDIO_H¨dw¨eFlowC⁄åﬁ
 = 
SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
;

325 
	}
}

333 
	$SDIO_ClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

336 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

338 *(
__IO
 
uöt32_t
 *Ë
CLKCR_CLKEN_BB
 = (uöt32_t)
NewSèã
;

339 
	}
}

349 
	$SDIO_SëPowîSèã
(
uöt32_t
 
SDIO_PowîSèã
)

352 
	`as£π_∑øm
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowîSèã
));

354 
SDIO
->
POWER
 = 
SDIO_PowîSèã
;

355 
	}
}

366 
uöt32_t
 
	$SDIO_GëPowîSèã
()

368  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

369 
	}
}

398 
	$SDIO_SídComm™d
(
SDIO_CmdInôTy≥Def
 *
SDIO_CmdInôSåu˘
)

400 
uöt32_t
 
tm¥eg
 = 0;

403 
	`as£π_∑øm
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
));

404 
	`as£π_∑øm
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInôSåu˘
->
SDIO_Re•⁄£
));

405 
	`as£π_∑øm
(
	`IS_SDIO_WAIT
(
SDIO_CmdInôSåu˘
->
SDIO_Waô
));

406 
	`as£π_∑øm
(
	`IS_SDIO_CPSM
(
SDIO_CmdInôSåu˘
->
SDIO_CPSM
));

410 
SDIO
->
ARG
 = 
SDIO_CmdInôSåu˘
->
SDIO_Argumít
;

414 
tm¥eg
 = 
SDIO
->
CMD
;

416 
tm¥eg
 &
CMD_CLEAR_MASK
;

421 
tm¥eg
 |(
uöt32_t
)
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
 | SDIO_CmdInôSåu˘->
SDIO_Re•⁄£


422 | 
SDIO_CmdInôSåu˘
->
SDIO_Waô
 | SDIO_CmdInôSåu˘->
SDIO_CPSM
;

425 
SDIO
->
CMD
 = 
tm¥eg
;

426 
	}
}

434 
	$SDIO_CmdSåu˘Inô
(
SDIO_CmdInôTy≥Def
* 
SDIO_CmdInôSåu˘
)

437 
SDIO_CmdInôSåu˘
->
SDIO_Argumít
 = 0x00;

438 
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
 = 0x00;

439 
SDIO_CmdInôSåu˘
->
SDIO_Re•⁄£
 = 
SDIO_Re•⁄£_No
;

440 
SDIO_CmdInôSåu˘
->
SDIO_Waô
 = 
SDIO_Waô_No
;

441 
SDIO_CmdInôSåu˘
->
SDIO_CPSM
 = 
SDIO_CPSM_DißbÀ
;

442 
	}
}

449 
uöt8_t
 
	$SDIO_GëComm™dRe•⁄£
()

451  (
uöt8_t
)(
SDIO
->
RESPCMD
);

452 
	}
}

464 
uöt32_t
 
	$SDIO_GëRe•⁄£
(
uöt32_t
 
SDIO_RESP
)

466 
__IO
 
uöt32_t
 
tmp
 = 0;

469 
	`as£π_∑øm
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

471 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

473  (*(
__IO
 
uöt32_t
 *Ë
tmp
);

474 
	}
}

502 
	$SDIO_D©aC⁄fig
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
)

504 
uöt32_t
 
tm¥eg
 = 0;

507 
	`as£π_∑øm
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
));

508 
	`as£π_∑øm
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
));

509 
	`as£π_∑øm
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rDú
));

510 
	`as£π_∑øm
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
));

511 
	`as£π_∑øm
(
	`IS_SDIO_DPSM
(
SDIO_D©aInôSåu˘
->
SDIO_DPSM
));

515 
SDIO
->
DTIMER
 = 
SDIO_D©aInôSåu˘
->
SDIO_D©aTimeOut
;

519 
SDIO
->
DLEN
 = 
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
;

523 
tm¥eg
 = 
SDIO
->
DCTRL
;

525 
tm¥eg
 &
DCTRL_CLEAR_MASK
;

530 
tm¥eg
 |(
uöt32_t
)
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
 | SDIO_D©aInôSåu˘->
SDIO_Tøns„rDú


531 | 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
 | SDIO_D©aInôSåu˘->
SDIO_DPSM
;

534 
SDIO
->
DCTRL
 = 
tm¥eg
;

535 
	}
}

543 
	$SDIO_D©aSåu˘Inô
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
)

546 
SDIO_D©aInôSåu˘
->
SDIO_D©aTimeOut
 = 0xFFFFFFFF;

547 
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
 = 0x00;

548 
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
 = 
SDIO_D©aBlockSize_1b
;

549 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rDú
 = 
SDIO_Tøns„rDú_ToC¨d
;

550 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
 = 
SDIO_Tøns„rMode_Block
;

551 
SDIO_D©aInôSåu˘
->
SDIO_DPSM
 = 
SDIO_DPSM_DißbÀ
;

552 
	}
}

559 
uöt32_t
 
	$SDIO_GëD©aCou¡î
()

561  
SDIO
->
DCOUNT
;

562 
	}
}

569 
uöt32_t
 
	$SDIO_RódD©a
()

571  
SDIO
->
FIFO
;

572 
	}
}

579 
	$SDIO_WrôeD©a
(
uöt32_t
 
D©a
)

581 
SDIO
->
FIFO
 = 
D©a
;

582 
	}
}

589 
uöt32_t
 
	$SDIO_GëFIFOCou¡
()

591  
SDIO
->
FIFOCNT
;

592 
	}
}

618 
	$SDIO_SèπSDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

621 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

623 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWSTART_BB
 = (uöt32_tË
NewSèã
;

624 
	}
}

632 
	$SDIO_St›SDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

635 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

637 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWSTOP_BB
 = (uöt32_tË
NewSèã
;

638 
	}
}

648 
	$SDIO_SëSDIORódWaôMode
(
uöt32_t
 
SDIO_RódWaôMode
)

651 
	`as£π_∑øm
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RódWaôMode
));

653 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWMOD_BB
 = 
SDIO_RódWaôMode
;

654 
	}
}

662 
	$SDIO_SëSDIOO≥øti⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
)

665 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

667 *(
__IO
 
uöt32_t
 *Ë
DCTRL_SDIOEN_BB
 = (uöt32_t)
NewSèã
;

668 
	}
}

676 
	$SDIO_SídSDIOSu•ídCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

679 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

681 *(
__IO
 
uöt32_t
 *Ë
CMD_SDIOSUSPEND_BB
 = (uöt32_t)
NewSèã
;

682 
	}
}

708 
	$SDIO_Comm™dCom∂ëi⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

711 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

713 *(
__IO
 
uöt32_t
 *Ë
CMD_ENCMDCOMPL_BB
 = (uöt32_t)
NewSèã
;

714 
	}
}

722 
	$SDIO_CEATAITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

725 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

727 *(
__IO
 
uöt32_t
 *Ë
CMD_NIEN_BB
 = (uöt32_t)((~((uöt32_t)
NewSèã
)) & ((uint32_t)0x1));

728 
	}
}

736 
	$SDIO_SídCEATACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

739 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

741 *(
__IO
 
uöt32_t
 *Ë
CMD_ATACMD_BB
 = (uöt32_t)
NewSèã
;

742 
	}
}

768 
	$SDIO_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

771 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

773 *(
__IO
 
uöt32_t
 *Ë
DCTRL_DMAEN_BB
 = (uöt32_t)
NewSèã
;

774 
	}
}

826 
	$SDIO_ITC⁄fig
(
uöt32_t
 
SDIO_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

829 
	`as£π_∑øm
(
	`IS_SDIO_IT
(
SDIO_IT
));

830 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

832 i‡(
NewSèã
 !
DISABLE
)

835 
SDIO
->
MASK
 |
SDIO_IT
;

840 
SDIO
->
MASK
 &~
SDIO_IT
;

842 
	}
}

874 
FœgSètus
 
	$SDIO_GëFœgSètus
(
uöt32_t
 
SDIO_FLAG
)

876 
FœgSètus
 
bô°©us
 = 
RESET
;

879 
	`as£π_∑øm
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

881 i‡((
SDIO
->
STA
 & 
SDIO_FLAG
Ë!(
uöt32_t
)
RESET
)

883 
bô°©us
 = 
SET
;

887 
bô°©us
 = 
RESET
;

889  
bô°©us
;

890 
	}
}

911 
	$SDIO_CÀ¨Fœg
(
uöt32_t
 
SDIO_FLAG
)

914 
	`as£π_∑øm
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

916 
SDIO
->
ICR
 = 
SDIO_FLAG
;

917 
	}
}

950 
ITSètus
 
	$SDIO_GëITSètus
(
uöt32_t
 
SDIO_IT
)

952 
ITSètus
 
bô°©us
 = 
RESET
;

955 
	`as£π_∑øm
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

956 i‡((
SDIO
->
STA
 & 
SDIO_IT
Ë!(
uöt32_t
)
RESET
)

958 
bô°©us
 = 
SET
;

962 
bô°©us
 = 
RESET
;

964  
bô°©us
;

965 
	}
}

986 
	$SDIO_CÀ¨ITPídögBô
(
uöt32_t
 
SDIO_IT
)

989 
	`as£π_∑øm
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

991 
SDIO
->
ICR
 = 
SDIO_IT
;

992 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_spi.c

158 
	~"°m32f4xx_•i.h
"

159 
	~"°m32f4xx_rcc.h
"

174 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)0x3040)

	)

175 
	#I2SCFGR_CLEAR_MASK
 ((
uöt16_t
)0xF040)

	)

178 
	#PLLCFGR_PPLR_MASK
 ((
uöt32_t
)0x70000000)

	)

179 
	#PLLCFGR_PPLN_MASK
 ((
uöt32_t
)0x00007FC0)

	)

181 
	#SPI_CR2_FRF
 ((
uöt16_t
)0x0010)

	)

182 
	#SPI_SR_TIFRFE
 ((
uöt16_t
)0x0100)

	)

224 
	$SPI_I2S_DeInô
(
SPI_Ty≥Def
* 
SPIx
)

227 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

229 i‡(
SPIx
 =
SPI1
)

232 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI1
, 
ENABLE
);

234 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI1
, 
DISABLE
);

236 i‡(
SPIx
 =
SPI2
)

239 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI2
, 
ENABLE
);

241 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI2
, 
DISABLE
);

245 i‡(
SPIx
 =
SPI3
)

248 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI3
, 
ENABLE
);

250 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI3
, 
DISABLE
);

253 
	}
}

263 
	$SPI_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
SPI_InôTy≥Def
* 
SPI_InôSåu˘
)

265 
uöt16_t
 
tm¥eg
 = 0;

268 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

271 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
));

272 
	`as£π_∑øm
(
	`IS_SPI_MODE
(
SPI_InôSåu˘
->
SPI_Mode
));

273 
	`as£π_∑øm
(
	`IS_SPI_DATASIZE
(
SPI_InôSåu˘
->
SPI_D©aSize
));

274 
	`as£π_∑øm
(
	`IS_SPI_CPOL
(
SPI_InôSåu˘
->
SPI_CPOL
));

275 
	`as£π_∑øm
(
	`IS_SPI_CPHA
(
SPI_InôSåu˘
->
SPI_CPHA
));

276 
	`as£π_∑øm
(
	`IS_SPI_NSS
(
SPI_InôSåu˘
->
SPI_NSS
));

277 
	`as£π_∑øm
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
));

278 
	`as£π_∑øm
(
	`IS_SPI_FIRST_BIT
(
SPI_InôSåu˘
->
SPI_Fú°Bô
));

279 
	`as£π_∑øm
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
));

283 
tm¥eg
 = 
SPIx
->
CR1
;

285 
tm¥eg
 &
CR1_CLEAR_MASK
;

294 
tm¥eg
 |(
uöt16_t
)((
uöt32_t
)
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
 | SPI_InôSåu˘->
SPI_Mode
 |

295 
SPI_InôSåu˘
->
SPI_D©aSize
 | SPI_InôSåu˘->
SPI_CPOL
 |

296 
SPI_InôSåu˘
->
SPI_CPHA
 | SPI_InôSåu˘->
SPI_NSS
 |

297 
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
 | SPI_InôSåu˘->
SPI_Fú°Bô
);

299 
SPIx
->
CR1
 = 
tm¥eg
;

302 
SPIx
->
I2SCFGR
 &(
uöt16_t
)~((uöt16_t)
SPI_I2SCFGR_I2SMOD
);

305 
SPIx
->
CRCPR
 = 
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
;

306 
	}
}

327 
	$I2S_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

329 
uöt16_t
 
tm¥eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
∑ckëÀngth
 = 1;

330 
uöt32_t
 
tmp
 = 0, 
i2s˛k
 = 0;

331 #i‚de‡
I2S_EXTERNAL_CLOCK_VAL


332 
uöt32_t
 
∂lm
 = 0, 
∂ 
 = 0, 
∂Ã
 = 0;

336 
	`as£π_∑øm
(
	`IS_SPI_23_PERIPH
(
SPIx
));

337 
	`as£π_∑øm
(
	`IS_I2S_MODE
(
I2S_InôSåu˘
->
I2S_Mode
));

338 
	`as£π_∑øm
(
	`IS_I2S_STANDARD
(
I2S_InôSåu˘
->
I2S_Sènd¨d
));

339 
	`as£π_∑øm
(
	`IS_I2S_DATA_FORMAT
(
I2S_InôSåu˘
->
I2S_D©aF‹m©
));

340 
	`as£π_∑øm
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InôSåu˘
->
I2S_MCLKOuçut
));

341 
	`as£π_∑øm
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InôSåu˘
->
I2S_AudioFªq
));

342 
	`as£π_∑øm
(
	`IS_I2S_CPOL
(
I2S_InôSåu˘
->
I2S_CPOL
));

346 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

347 
SPIx
->
I2SPR
 = 0x0002;

350 
tm¥eg
 = 
SPIx
->
I2SCFGR
;

353 if(
I2S_InôSåu˘
->
I2S_AudioFªq
 =
I2S_AudioFªq_DeÁu…
)

355 
i2sodd
 = (
uöt16_t
)0;

356 
i2sdiv
 = (
uöt16_t
)2;

362 if(
I2S_InôSåu˘
->
I2S_D©aF‹m©
 =
I2S_D©aF‹m©_16b
)

365 
∑ckëÀngth
 = 1;

370 
∑ckëÀngth
 = 2;

377 #ifde‡
I2S_EXTERNAL_CLOCK_VAL


379 i‡((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

381 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_I2SSRC
;

385 
i2s˛k
 = 
I2S_EXTERNAL_CLOCK_VAL
;

389 i‡((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

391 
RCC
->
CFGR
 &~(
uöt32_t
)
RCC_CFGR_I2SSRC
;

395 
∂ 
 = (
uöt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

396 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

399 
∂Ã
 = (
uöt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

400 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

403 
∂lm
 = (
uöt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

406 
i2s˛k
 = (
uöt32_t
)(((
HSE_VALUE
 / 
∂lm
Ë* 
∂ 
Ë/ 
∂Ã
);

410 if(
I2S_InôSåu˘
->
I2S_MCLKOuçut
 =
I2S_MCLKOuçut_E«bÀ
)

413 
tmp
 = (
uöt16_t
)(((((
i2s˛k
 / 256Ë* 10Ë/ 
I2S_InôSåu˘
->
I2S_AudioFªq
)) + 5);

418 
tmp
 = (
uöt16_t
)(((((
i2s˛k
 / (32 * 
∑ckëÀngth
)Ë*10 ) / 
I2S_InôSåu˘
->
I2S_AudioFªq
)) + 5);

422 
tmp
 =Åmp / 10;

425 
i2sodd
 = (
uöt16_t
)(
tmp
 & (uint16_t)0x0001);

428 
i2sdiv
 = (
uöt16_t
)((
tmp
 - 
i2sodd
) / 2);

431 
i2sodd
 = (
uöt16_t
) (i2sodd << 8);

435 i‡((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

438 
i2sdiv
 = 2;

439 
i2sodd
 = 0;

443 
SPIx
->
I2SPR
 = (
uöt16_t
)((uöt16_t)
i2sdiv
 | (uöt16_t)(
i2sodd
 | (uöt16_t)
I2S_InôSåu˘
->
I2S_MCLKOuçut
));

446 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
SPI_I2SCFGR_I2SMOD
 | (uöt16_t)(
I2S_InôSåu˘
->
I2S_Mode
 | \

447 (
uöt16_t
)(
I2S_InôSåu˘
->
I2S_Sènd¨d
 | (uöt16_t)(I2S_InôSåu˘->
I2S_D©aF‹m©
 | \

448 (
uöt16_t
)
I2S_InôSåu˘
->
I2S_CPOL
))));

451 
SPIx
->
I2SCFGR
 = 
tm¥eg
;

452 
	}
}

459 
	$SPI_Såu˘Inô
(
SPI_InôTy≥Def
* 
SPI_InôSåu˘
)

463 
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
 = 
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
;

465 
SPI_InôSåu˘
->
SPI_Mode
 = 
SPI_Mode_Sœve
;

467 
SPI_InôSåu˘
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

469 
SPI_InôSåu˘
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

471 
SPI_InôSåu˘
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

473 
SPI_InôSåu˘
->
SPI_NSS
 = 
SPI_NSS_H¨d
;

475 
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
 = 
SPI_BaudR©ePªsˇÀr_2
;

477 
SPI_InôSåu˘
->
SPI_Fú°Bô
 = 
SPI_Fú°Bô_MSB
;

479 
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
 = 7;

480 
	}
}

487 
	$I2S_Såu˘Inô
(
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

491 
I2S_InôSåu˘
->
I2S_Mode
 = 
I2S_Mode_SœveTx
;

494 
I2S_InôSåu˘
->
I2S_Sènd¨d
 = 
I2S_Sènd¨d_Phûlùs
;

497 
I2S_InôSåu˘
->
I2S_D©aF‹m©
 = 
I2S_D©aF‹m©_16b
;

500 
I2S_InôSåu˘
->
I2S_MCLKOuçut
 = 
I2S_MCLKOuçut_DißbÀ
;

503 
I2S_InôSåu˘
->
I2S_AudioFªq
 = 
I2S_AudioFªq_DeÁu…
;

506 
I2S_InôSåu˘
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

507 
	}
}

516 
	$SPI_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

519 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

520 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

521 i‡(
NewSèã
 !
DISABLE
)

524 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

529 
SPIx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
SPI_CR1_SPE
);

531 
	}
}

541 
	$I2S_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

544 
	`as£π_∑øm
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

545 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

547 i‡(
NewSèã
 !
DISABLE
)

550 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

555 
SPIx
->
I2SCFGR
 &(
uöt16_t
)~((uöt16_t)
SPI_I2SCFGR_I2SE
);

557 
	}
}

568 
	$SPI_D©aSizeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_D©aSize
)

571 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

572 
	`as£π_∑øm
(
	`IS_SPI_DATASIZE
(
SPI_D©aSize
));

574 
SPIx
->
CR1
 &(
uöt16_t
)~
SPI_D©aSize_16b
;

576 
SPIx
->
CR1
 |
SPI_D©aSize
;

577 
	}
}

588 
	$SPI_BiDúe˘i⁄ÆLöeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_Dúe˘i⁄
)

591 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

592 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION
(
SPI_Dúe˘i⁄
));

593 i‡(
SPI_Dúe˘i⁄
 =
SPI_Dúe˘i⁄_Tx
)

596 
SPIx
->
CR1
 |
SPI_Dúe˘i⁄_Tx
;

601 
SPIx
->
CR1
 &
SPI_Dúe˘i⁄_Rx
;

603 
	}
}

614 
	$SPI_NSSI¡î«lSo·w¨eC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_NSSI¡î«lSo·
)

617 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

618 
	`as£π_∑øm
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSI¡î«lSo·
));

619 i‡(
SPI_NSSI¡î«lSo·
 !
SPI_NSSI¡î«lSo·_Re£t
)

622 
SPIx
->
CR1
 |
SPI_NSSI¡î«lSo·_Së
;

627 
SPIx
->
CR1
 &
SPI_NSSI¡î«lSo·_Re£t
;

629 
	}
}

638 
	$SPI_SSOuçutCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

641 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

642 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

643 i‡(
NewSèã
 !
DISABLE
)

646 
SPIx
->
CR2
 |(
uöt16_t
)
SPI_CR2_SSOE
;

651 
SPIx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
SPI_CR2_SSOE
);

653 
	}
}

669 
	$SPI_TIModeCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

672 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

673 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

675 i‡(
NewSèã
 !
DISABLE
)

678 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

683 
SPIx
->
CR2
 &(
uöt16_t
)~
SPI_CR2_FRF
;

685 
	}
}

706 
	$I2S_FuŒDu∂exC⁄fig
(
SPI_Ty≥Def
* 
I2Sxext
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

708 
uöt16_t
 
tm¥eg
 = 0, 
tmp
 = 0;

711 
	`as£π_∑øm
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

712 
	`as£π_∑øm
(
	`IS_I2S_MODE
(
I2S_InôSåu˘
->
I2S_Mode
));

713 
	`as£π_∑øm
(
	`IS_I2S_STANDARD
(
I2S_InôSåu˘
->
I2S_Sènd¨d
));

714 
	`as£π_∑øm
(
	`IS_I2S_DATA_FORMAT
(
I2S_InôSåu˘
->
I2S_D©aF‹m©
));

715 
	`as£π_∑øm
(
	`IS_I2S_CPOL
(
I2S_InôSåu˘
->
I2S_CPOL
));

719 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

720 
I2Sxext
->
I2SPR
 = 0x0002;

723 
tm¥eg
 = 
I2Sxext
->
I2SCFGR
;

726 i‡((
I2S_InôSåu˘
->
I2S_Mode
 =
I2S_Mode_Ma°îTx
Ë|| (I2S_InôSåu˘->I2S_Modê=
I2S_Mode_SœveTx
))

728 
tmp
 = 
I2S_Mode_SœveRx
;

732 i‡((
I2S_InôSåu˘
->
I2S_Mode
 =
I2S_Mode_Ma°îRx
Ë|| (I2S_InôSåu˘->I2S_Modê=
I2S_Mode_SœveRx
))

734 
tmp
 = 
I2S_Mode_SœveTx
;

740 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
SPI_I2SCFGR_I2SMOD
 | (uöt16_t)(
tmp
 | \

741 (
uöt16_t
)(
I2S_InôSåu˘
->
I2S_Sènd¨d
 | (uöt16_t)(I2S_InôSåu˘->
I2S_D©aF‹m©
 | \

742 (
uöt16_t
)
I2S_InôSåu˘
->
I2S_CPOL
))));

745 
I2Sxext
->
I2SCFGR
 = 
tm¥eg
;

746 
	}
}

781 
uöt16_t
 
	$SPI_I2S_Re˚iveD©a
(
SPI_Ty≥Def
* 
SPIx
)

784 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

787  
SPIx
->
DR
;

788 
	}
}

797 
	$SPI_I2S_SídD©a
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
D©a
)

800 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

803 
SPIx
->
DR
 = 
D©a
;

804 
	}
}

886 
	$SPI_CÆcuœãCRC
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

889 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

890 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

891 i‡(
NewSèã
 !
DISABLE
)

894 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

899 
SPIx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
SPI_CR1_CRCEN
);

901 
	}
}

908 
	$SPI_TønsmôCRC
(
SPI_Ty≥Def
* 
SPIx
)

911 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

914 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

915 
	}
}

926 
uöt16_t
 
	$SPI_GëCRC
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_CRC
)

928 
uöt16_t
 
¸¸eg
 = 0;

930 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

931 
	`as£π_∑øm
(
	`IS_SPI_CRC
(
SPI_CRC
));

932 i‡(
SPI_CRC
 !
SPI_CRC_Rx
)

935 
¸¸eg
 = 
SPIx
->
TXCRCR
;

940 
¸¸eg
 = 
SPIx
->
RXCRCR
;

943  
¸¸eg
;

944 
	}
}

951 
uöt16_t
 
	$SPI_GëCRCPﬁynomül
(
SPI_Ty≥Def
* 
SPIx
)

954 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

957  
SPIx
->
CRCPR
;

958 
	}
}

988 
	$SPI_I2S_DMACmd
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

991 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

992 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

993 
	`as£π_∑øm
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

995 i‡(
NewSèã
 !
DISABLE
)

998 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

1003 
SPIx
->
CR2
 &(
uöt16_t
)~
SPI_I2S_DMAReq
;

1005 
	}
}

1097 
	$SPI_I2S_ITC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1099 
uöt16_t
 
ôpos
 = 0, 
ômask
 = 0 ;

1102 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1103 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1104 
	`as£π_∑øm
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1107 
ôpos
 = 
SPI_I2S_IT
 >> 4;

1110 
ômask
 = (
uöt16_t
)1 << (uöt16_t)
ôpos
;

1112 i‡(
NewSèã
 !
DISABLE
)

1115 
SPIx
->
CR2
 |
ômask
;

1120 
SPIx
->
CR2
 &(
uöt16_t
)~
ômask
;

1122 
	}
}

1141 
FœgSètus
 
	$SPI_I2S_GëFœgSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
)

1143 
FœgSètus
 
bô°©us
 = 
RESET
;

1145 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1146 
	`as£π_∑øm
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1149 i‡((
SPIx
->
SR
 & 
SPI_I2S_FLAG
Ë!(
uöt16_t
)
RESET
)

1152 
bô°©us
 = 
SET
;

1157 
bô°©us
 = 
RESET
;

1160  
bô°©us
;

1161 
	}
}

1182 
	$SPI_I2S_CÀ¨Fœg
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
)

1185 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1186 
	`as£π_∑øm
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1189 
SPIx
->
SR
 = (
uöt16_t
)~
SPI_I2S_FLAG
;

1190 
	}
}

1207 
ITSètus
 
	$SPI_I2S_GëITSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
)

1209 
ITSètus
 
bô°©us
 = 
RESET
;

1210 
uöt16_t
 
ôpos
 = 0, 
ômask
 = 0, 
íabÀ°©us
 = 0;

1213 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1214 
	`as£π_∑øm
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1217 
ôpos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1220 
ômask
 = 
SPI_I2S_IT
 >> 4;

1223 
ômask
 = 0x01 << itmask;

1226 
íabÀ°©us
 = (
SPIx
->
CR2
 & 
ômask
) ;

1229 i‡(((
SPIx
->
SR
 & 
ôpos
Ë!(
uöt16_t
)
RESET
Ë&& 
íabÀ°©us
)

1232 
bô°©us
 = 
SET
;

1237 
bô°©us
 = 
RESET
;

1240  
bô°©us
;

1241 
	}
}

1262 
	$SPI_I2S_CÀ¨ITPídögBô
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
)

1264 
uöt16_t
 
ôpos
 = 0;

1266 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1267 
	`as£π_∑øm
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1270 
ôpos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1273 
SPIx
->
SR
 = (
uöt16_t
)~
ôpos
;

1274 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_syscfg.c

49 
	~"°m32f4xx_syscfg.h
"

50 
	~"°m32f4xx_rcc.h
"

64 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

67 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

68 
	#MII_RMII_SEL_BôNumbî
 ((
uöt8_t
)0x17)

	)

69 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32Ë+ (
MII_RMII_SEL_BôNumbî
 * 4))

	)

73 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

74 
	#CMP_PD_BôNumbî
 ((
uöt8_t
)0x00)

	)

75 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32Ë+ (
CMP_PD_BôNumbî
 * 4))

	)

92 
	$SYSCFG_DeInô
()

94 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SYSCFG
, 
ENABLE
);

95 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SYSCFG
, 
DISABLE
);

96 
	}
}

108 
	$SYSCFG_Mem‹yRem≠C⁄fig
(
uöt8_t
 
SYSCFG_Mem‹yRem≠
)

111 
	`as£π_∑øm
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_Mem‹yRem≠
));

113 
SYSCFG
->
MEMRMP
 = 
SYSCFG_Mem‹yRem≠
;

114 
	}
}

125 
	$SYSCFG_EXTILöeC⁄fig
(
uöt8_t
 
EXTI_P‹tSour˚GPIOx
, uöt8_à
EXTI_PöSour˚x
)

127 
uöt32_t
 
tmp
 = 0x00;

130 
	`as£π_∑øm
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_P‹tSour˚GPIOx
));

131 
	`as£π_∑øm
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PöSour˚x
));

133 
tmp
 = ((
uöt32_t
)0x0FË<< (0x04 * (
EXTI_PöSour˚x
 & (
uöt8_t
)0x03));

134 
SYSCFG
->
EXTICR
[
EXTI_PöSour˚x
 >> 0x02] &~
tmp
;

135 
SYSCFG
->
EXTICR
[
EXTI_PöSour˚x
 >> 0x02] |(((
uöt32_t
)
EXTI_P‹tSour˚GPIOx
Ë<< (0x04 * (EXTI_PöSour˚x & (
uöt8_t
)0x03)));

136 
	}
}

146 
	$SYSCFG_ETH_MedüI¡îÁ˚C⁄fig
(
uöt32_t
 
SYSCFG_ETH_MedüI¡îÁ˚
)

148 
	`as£π_∑øm
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedüI¡îÁ˚
));

150 *(
__IO
 
uöt32_t
 *Ë
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedüI¡îÁ˚
;

151 
	}
}

163 
	$SYSCFG_Com≥nßti⁄CñlCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

166 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

168 *(
__IO
 
uöt32_t
 *Ë
CMPCR_CMP_PD_BB
 = (uöt32_t)
NewSèã
;

169 
	}
}

176 
FœgSètus
 
	$SYSCFG_GëCom≥nßti⁄CñlSètus
()

178 
FœgSètus
 
bô°©us
 = 
RESET
;

180 i‡((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !(
uöt32_t
)
RESET
)

182 
bô°©us
 = 
SET
;

186 
bô°©us
 = 
RESET
;

188  
bô°©us
;

189 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_tim.c

120 
	~"°m32f4xx_tim.h
"

121 
	~"°m32f4xx_rcc.h
"

136 
	#SMCR_ETR_MASK
 ((
uöt16_t
)0x00FF)

	)

137 
	#CCMR_OFFSET
 ((
uöt16_t
)0x0018)

	)

138 
	#CCER_CCE_SET
 ((
uöt16_t
)0x0001)

	)

139 
	#CCER_CCNE_SET
 ((
uöt16_t
)0x0004)

	)

140 
	#CCMR_OC13M_MASK
 ((
uöt16_t
)0xFF8F)

	)

141 
	#CCMR_OC24M_MASK
 ((
uöt16_t
)0x8FFF)

	)

146 
TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

147 
uöt16_t
 
TIM_ICFûãr
);

148 
TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

149 
uöt16_t
 
TIM_ICFûãr
);

150 
TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

151 
uöt16_t
 
TIM_ICFûãr
);

152 
TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

153 
uöt16_t
 
TIM_ICFûãr
);

200 
	$TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
)

203 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

205 i‡(
TIMx
 =
TIM1
)

207 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
ENABLE
);

208 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
DISABLE
);

210 i‡(
TIMx
 =
TIM2
)

212 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
ENABLE
);

213 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
DISABLE
);

215 i‡(
TIMx
 =
TIM3
)

217 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
ENABLE
);

218 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
DISABLE
);

220 i‡(
TIMx
 =
TIM4
)

222 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM4
, 
ENABLE
);

223 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM4
, 
DISABLE
);

225 i‡(
TIMx
 =
TIM5
)

227 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM5
, 
ENABLE
);

228 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM5
, 
DISABLE
);

230 i‡(
TIMx
 =
TIM6
)

232 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
ENABLE
);

233 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
DISABLE
);

235 i‡(
TIMx
 =
TIM7
)

237 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM7
, 
ENABLE
);

238 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM7
, 
DISABLE
);

240 i‡(
TIMx
 =
TIM8
)

242 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM8
, 
ENABLE
);

243 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM8
, 
DISABLE
);

245 i‡(
TIMx
 =
TIM9
)

247 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM9
, 
ENABLE
);

248 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM9
, 
DISABLE
);

250 i‡(
TIMx
 =
TIM10
)

252 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM10
, 
ENABLE
);

253 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM10
, 
DISABLE
);

255 i‡(
TIMx
 =
TIM11
)

257 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM11
, 
ENABLE
);

258 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM11
, 
DISABLE
);

260 i‡(
TIMx
 =
TIM12
)

262 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM12
, 
ENABLE
);

263 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM12
, 
DISABLE
);

265 i‡(
TIMx
 =
TIM13
)

267 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM13
, 
ENABLE
);

268 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM13
, 
DISABLE
);

272 i‡(
TIMx
 =
TIM14
)

274 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM14
, 
ENABLE
);

275 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM14
, 
DISABLE
);

278 
	}
}

288 
	$TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

290 
uöt16_t
 
tmp¸1
 = 0;

293 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

294 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
));

295 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
));

297 
tmp¸1
 = 
TIMx
->
CR1
;

299 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
)||

300 (
TIMx
 =
TIM2
Ë|| (TIMx =
TIM3
)||

301 (
TIMx
 =
TIM4
Ë|| (TIMx =
TIM5
))

304 
tmp¸1
 &(
uöt16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

305 
tmp¸1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
;

308 if((
TIMx
 !
TIM6
Ë&& (TIMx !
TIM7
))

311 
tmp¸1
 &(
uöt16_t
)(~
TIM_CR1_CKD
);

312 
tmp¸1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
;

315 
TIMx
->
CR1
 = 
tmp¸1
;

318 
TIMx
->
ARR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 ;

321 
TIMx
->
PSC
 = 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
;

323 i‡((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

326 
TIMx
->
RCR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
;

331 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode_Immedüã
;

332 
	}
}

340 
	$TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

343 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 = 0xFFFFFFFF;

344 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
 = 0x0000;

345 
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
 = 
TIM_CKD_DIV1
;

346 
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

347 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
 = 0x0000;

348 
	}
}

360 
	$TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
)

363 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

364 
	`as£π_∑øm
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRñﬂdMode
));

366 
TIMx
->
PSC
 = 
PªsˇÀr
;

368 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode
;

369 
	}
}

383 
	$TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
)

385 
uöt16_t
 
tmp¸1
 = 0;

388 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

389 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_Cou¡îMode
));

391 
tmp¸1
 = 
TIMx
->
CR1
;

394 
tmp¸1
 &(
uöt16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

397 
tmp¸1
 |
TIM_Cou¡îMode
;

400 
TIMx
->
CR1
 = 
tmp¸1
;

401 
	}
}

409 
	$TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Cou¡î
)

412 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

415 
TIMx
->
CNT
 = 
Cou¡î
;

416 
	}
}

424 
	$TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Aut‹ñﬂd
)

427 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

430 
TIMx
->
ARR
 = 
Aut‹ñﬂd
;

431 
	}
}

438 
uöt32_t
 
	$TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
)

441 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

444  
TIMx
->
CNT
;

445 
	}
}

452 
uöt16_t
 
	$TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
)

455 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

458  
TIMx
->
PSC
;

459 
	}
}

468 
	$TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

471 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

472 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

474 i‡(
NewSèã
 !
DISABLE
)

477 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

482 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_UDIS
;

484 
	}
}

497 
	$TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
)

500 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

501 
	`as£π_∑øm
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSour˚
));

503 i‡(
TIM_Upd©eSour˚
 !
TIM_Upd©eSour˚_GlobÆ
)

506 
TIMx
->
CR1
 |
TIM_CR1_URS
;

511 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_URS
;

513 
	}
}

522 
	$TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

525 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

526 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

528 i‡(
NewSèã
 !
DISABLE
)

531 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

536 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_ARPE
;

538 
	}
}

549 
	$TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
)

552 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

553 
	`as£π_∑øm
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

556 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_OPM
;

559 
TIMx
->
CR1
 |
TIM_OPMode
;

560 
	}
}

572 
	$TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
)

575 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

576 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

579 
TIMx
->
CR1
 &(
uöt16_t
)(~
TIM_CR1_CKD
);

582 
TIMx
->
CR1
 |
TIM_CKD
;

583 
	}
}

592 
	$TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

595 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

596 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

598 i‡(
NewSèã
 !
DISABLE
)

601 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

606 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_CEN
;

608 
	}
}

671 
	$TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

673 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

676 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

677 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

678 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

679 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

682 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC1E
;

685 
tmpc˚r
 = 
TIMx
->
CCER
;

687 
tmp¸2
 = 
TIMx
->
CR2
;

690 
tmpccmrx
 = 
TIMx
->
CCMR1
;

693 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_OC1M
;

694 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_CC1S
;

696 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

699 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1P
;

701 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
;

704 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutSèã
;

706 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

708 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

709 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

710 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

711 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

714 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1NP
;

716 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
;

718 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1NE
;

721 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
;

723 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS1
;

724 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS1N
;

726 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
;

728 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
;

731 
TIMx
->
CR2
 = 
tmp¸2
;

734 
TIMx
->
CCMR1
 = 
tmpccmrx
;

737 
TIMx
->
CCR1
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

740 
TIMx
->
CCER
 = 
tmpc˚r
;

741 
	}
}

752 
	$TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

754 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

757 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

758 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

759 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

760 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

763 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC2E
;

766 
tmpc˚r
 = 
TIMx
->
CCER
;

768 
tmp¸2
 = 
TIMx
->
CR2
;

771 
tmpccmrx
 = 
TIMx
->
CCMR1
;

774 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_OC2M
;

775 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_CC2S
;

778 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

781 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2P
;

783 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 4);

786 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 4);

788 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

790 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

791 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

792 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

793 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

796 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2NP
;

798 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 4);

800 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2NE
;

803 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 4);

805 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS2
;

806 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS2N
;

808 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 2);

810 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 2);

813 
TIMx
->
CR2
 = 
tmp¸2
;

816 
TIMx
->
CCMR1
 = 
tmpccmrx
;

819 
TIMx
->
CCR2
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

822 
TIMx
->
CCER
 = 
tmpc˚r
;

823 
	}
}

833 
	$TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

835 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

838 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

839 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

840 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

841 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

844 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC3E
;

847 
tmpc˚r
 = 
TIMx
->
CCER
;

849 
tmp¸2
 = 
TIMx
->
CR2
;

852 
tmpccmrx
 = 
TIMx
->
CCMR2
;

855 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_OC3M
;

856 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_CC3S
;

858 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

861 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3P
;

863 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 8);

866 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 8);

868 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

870 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

871 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

872 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

873 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

876 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3NP
;

878 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 8);

880 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3NE
;

883 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 8);

885 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS3
;

886 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS3N
;

888 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 4);

890 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 4);

893 
TIMx
->
CR2
 = 
tmp¸2
;

896 
TIMx
->
CCMR2
 = 
tmpccmrx
;

899 
TIMx
->
CCR3
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

902 
TIMx
->
CCER
 = 
tmpc˚r
;

903 
	}
}

913 
	$TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

915 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

918 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

919 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

920 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

921 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

924 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC4E
;

927 
tmpc˚r
 = 
TIMx
->
CCER
;

929 
tmp¸2
 = 
TIMx
->
CR2
;

932 
tmpccmrx
 = 
TIMx
->
CCMR2
;

935 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_OC4M
;

936 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_CC4S
;

939 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

942 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC4P
;

944 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 12);

947 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 12);

949 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

951 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

953 
tmp¸2
 &=(
uöt16_t
Ë~
TIM_CR2_OIS4
;

955 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 6);

958 
TIMx
->
CR2
 = 
tmp¸2
;

961 
TIMx
->
CCMR2
 = 
tmpccmrx
;

964 
TIMx
->
CCR4
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

967 
TIMx
->
CCER
 = 
tmpc˚r
;

968 
	}
}

976 
	$TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

979 
TIM_OCInôSåu˘
->
TIM_OCMode
 = 
TIM_OCMode_Timög
;

980 
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 = 
TIM_OuçutSèã_DißbÀ
;

981 
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 = 
TIM_OuçutNSèã_DißbÀ
;

982 
TIM_OCInôSåu˘
->
TIM_Pul£
 = 0x00000000;

983 
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

984 
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

985 
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 = 
TIM_OCIdÀSèã_Re£t
;

986 
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 = 
TIM_OCNIdÀSèã_Re£t
;

987 
	}
}

1012 
	$TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
)

1014 
uöt32_t
 
tmp
 = 0;

1015 
uöt16_t
 
tmp1
 = 0;

1018 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1019 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_Ch™√l
));

1020 
	`as£π_∑øm
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1022 
tmp
 = (
uöt32_t
Ë
TIMx
;

1023 
tmp
 +
CCMR_OFFSET
;

1025 
tmp1
 = 
CCER_CCE_SET
 << (
uöt16_t
)
TIM_Ch™√l
;

1028 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp1
;

1030 if((
TIM_Ch™√l
 =
TIM_Ch™√l_1
Ë||(TIM_Ch™√»=
TIM_Ch™√l_3
))

1032 
tmp
 +(
TIM_Ch™√l
>>1);

1035 *(
__IO
 
uöt32_t
 *Ë
tmp
 &
CCMR_OC13M_MASK
;

1038 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
TIM_OCMode
;

1042 
tmp
 +(
uöt16_t
)(
TIM_Ch™√l
 - (uint16_t)4)>> (uint16_t)1;

1045 *(
__IO
 
uöt32_t
 *Ë
tmp
 &
CCMR_OC24M_MASK
;

1048 *(
__IO
 
uöt32_t
 *Ë
tmp
 |(
uöt16_t
)(
TIM_OCMode
 << 8);

1050 
	}
}

1058 
	$TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª1
)

1061 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1064 
TIMx
->
CCR1
 = 
Com∑ª1
;

1065 
	}
}

1074 
	$TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª2
)

1077 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1080 
TIMx
->
CCR2
 = 
Com∑ª2
;

1081 
	}
}

1089 
	$TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª3
)

1092 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1095 
TIMx
->
CCR3
 = 
Com∑ª3
;

1096 
	}
}

1104 
	$TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª4
)

1107 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1110 
TIMx
->
CCR4
 = 
Com∑ª4
;

1111 
	}
}

1122 
	$TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1124 
uöt16_t
 
tmpccmr1
 = 0;

1127 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1128 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1129 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1132 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC1M
;

1135 
tmpccmr1
 |
TIM_F‹˚dA˘i⁄
;

1138 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1139 
	}
}

1151 
	$TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1153 
uöt16_t
 
tmpccmr1
 = 0;

1156 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1157 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1158 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1161 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC2M
;

1164 
tmpccmr1
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1167 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1168 
	}
}

1179 
	$TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1181 
uöt16_t
 
tmpccmr2
 = 0;

1184 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1185 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1187 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1190 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC3M
;

1193 
tmpccmr2
 |
TIM_F‹˚dA˘i⁄
;

1196 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1197 
	}
}

1208 
	$TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1210 
uöt16_t
 
tmpccmr2
 = 0;

1213 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1214 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1215 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1218 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC4M
;

1221 
tmpccmr2
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1224 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1225 
	}
}

1236 
	$TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1238 
uöt16_t
 
tmpccmr1
 = 0;

1241 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1242 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1244 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1247 
tmpccmr1
 &(
uöt16_t
)(~
TIM_CCMR1_OC1PE
);

1250 
tmpccmr1
 |
TIM_OCPªlﬂd
;

1253 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1254 
	}
}

1266 
	$TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1268 
uöt16_t
 
tmpccmr1
 = 0;

1271 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1272 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1274 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1277 
tmpccmr1
 &(
uöt16_t
)(~
TIM_CCMR1_OC2PE
);

1280 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1283 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1284 
	}
}

1295 
	$TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1297 
uöt16_t
 
tmpccmr2
 = 0;

1300 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1301 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1303 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1306 
tmpccmr2
 &(
uöt16_t
)(~
TIM_CCMR2_OC3PE
);

1309 
tmpccmr2
 |
TIM_OCPªlﬂd
;

1312 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1313 
	}
}

1324 
	$TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1326 
uöt16_t
 
tmpccmr2
 = 0;

1329 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1330 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1332 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1335 
tmpccmr2
 &(
uöt16_t
)(~
TIM_CCMR2_OC4PE
);

1338 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1341 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1342 
	}
}

1353 
	$TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1355 
uöt16_t
 
tmpccmr1
 = 0;

1358 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1359 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1362 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1365 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC1FE
;

1368 
tmpccmr1
 |
TIM_OCFa°
;

1371 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1372 
	}
}

1384 
	$TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1386 
uöt16_t
 
tmpccmr1
 = 0;

1389 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1390 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1393 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1396 
tmpccmr1
 &(
uöt16_t
)(~
TIM_CCMR1_OC2FE
);

1399 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1402 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1403 
	}
}

1414 
	$TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1416 
uöt16_t
 
tmpccmr2
 = 0;

1419 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1420 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1423 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1426 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC3FE
;

1429 
tmpccmr2
 |
TIM_OCFa°
;

1432 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1433 
	}
}

1444 
	$TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1446 
uöt16_t
 
tmpccmr2
 = 0;

1449 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1450 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1453 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1456 
tmpccmr2
 &(
uöt16_t
)(~
TIM_CCMR2_OC4FE
);

1459 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1462 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1463 
	}
}

1474 
	$TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1476 
uöt16_t
 
tmpccmr1
 = 0;

1479 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1480 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1482 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1485 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC1CE
;

1488 
tmpccmr1
 |
TIM_OCCÀ¨
;

1491 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1492 
	}
}

1504 
	$TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1506 
uöt16_t
 
tmpccmr1
 = 0;

1509 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1510 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1512 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1515 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC2CE
;

1518 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1521 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1522 
	}
}

1533 
	$TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1535 
uöt16_t
 
tmpccmr2
 = 0;

1538 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1539 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1541 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1544 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC3CE
;

1547 
tmpccmr2
 |
TIM_OCCÀ¨
;

1550 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1551 
	}
}

1562 
	$TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1564 
uöt16_t
 
tmpccmr2
 = 0;

1567 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1568 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1570 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1573 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC4CE
;

1576 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1579 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1580 
	}
}

1591 
	$TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1593 
uöt16_t
 
tmpc˚r
 = 0;

1596 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1597 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1599 
tmpc˚r
 = 
TIMx
->
CCER
;

1602 
tmpc˚r
 &(
uöt16_t
)(~
TIM_CCER_CC1P
);

1603 
tmpc˚r
 |
TIM_OCPﬁ¨ôy
;

1606 
TIMx
->
CCER
 = 
tmpc˚r
;

1607 
	}
}

1618 
	$TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1620 
uöt16_t
 
tmpc˚r
 = 0;

1622 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1623 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1625 
tmpc˚r
 = 
TIMx
->
CCER
;

1628 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1NP
;

1629 
tmpc˚r
 |
TIM_OCNPﬁ¨ôy
;

1632 
TIMx
->
CCER
 = 
tmpc˚r
;

1633 
	}
}

1645 
	$TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1647 
uöt16_t
 
tmpc˚r
 = 0;

1650 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1651 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1653 
tmpc˚r
 = 
TIMx
->
CCER
;

1656 
tmpc˚r
 &(
uöt16_t
)(~
TIM_CCER_CC2P
);

1657 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 4);

1660 
TIMx
->
CCER
 = 
tmpc˚r
;

1661 
	}
}

1672 
	$TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1674 
uöt16_t
 
tmpc˚r
 = 0;

1677 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1678 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1680 
tmpc˚r
 = 
TIMx
->
CCER
;

1683 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2NP
;

1684 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 4);

1687 
TIMx
->
CCER
 = 
tmpc˚r
;

1688 
	}
}

1699 
	$TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1701 
uöt16_t
 
tmpc˚r
 = 0;

1704 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1705 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1707 
tmpc˚r
 = 
TIMx
->
CCER
;

1710 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3P
;

1711 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 8);

1714 
TIMx
->
CCER
 = 
tmpc˚r
;

1715 
	}
}

1726 
	$TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1728 
uöt16_t
 
tmpc˚r
 = 0;

1731 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1732 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1734 
tmpc˚r
 = 
TIMx
->
CCER
;

1737 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3NP
;

1738 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 8);

1741 
TIMx
->
CCER
 = 
tmpc˚r
;

1742 
	}
}

1753 
	$TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1755 
uöt16_t
 
tmpc˚r
 = 0;

1758 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1759 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1761 
tmpc˚r
 = 
TIMx
->
CCER
;

1764 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC4P
;

1765 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 12);

1768 
TIMx
->
CCER
 = 
tmpc˚r
;

1769 
	}
}

1784 
	$TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
)

1786 
uöt16_t
 
tmp
 = 0;

1789 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1790 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_Ch™√l
));

1791 
	`as£π_∑øm
(
	`IS_TIM_CCX
(
TIM_CCx
));

1793 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Ch™√l
;

1796 
TIMx
->
CCER
 &(
uöt16_t
)~ 
tmp
;

1799 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCx
 << 
TIM_Ch™√l
);

1800 
	}
}

1814 
	$TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
)

1816 
uöt16_t
 
tmp
 = 0;

1819 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1820 
	`as£π_∑øm
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Ch™√l
));

1821 
	`as£π_∑øm
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1823 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Ch™√l
;

1826 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp
;

1829 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCxN
 << 
TIM_Ch™√l
);

1830 
	}
}

1896 
	$TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1899 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1900 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
));

1901 
	`as£π_∑øm
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
));

1902 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
));

1903 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
TIM_ICInôSåu˘
->
TIM_ICFûãr
));

1905 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

1908 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1909 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1910 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1912 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1914 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_2
)

1917 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1918 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1919 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1920 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1922 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1924 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_3
)

1927 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1928 
	`TI3_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1929 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1930 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1932 
	`TIM_SëIC3PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1937 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1938 
	`TI4_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1939 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1940 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1942 
	`TIM_SëIC4PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1944 
	}
}

1952 
	$TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1955 
TIM_ICInôSåu˘
->
TIM_Ch™√l
 = 
TIM_Ch™√l_1
;

1956 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

1957 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

1958 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
 = 
TIM_ICPSC_DIV1
;

1959 
TIM_ICInôSåu˘
->
TIM_ICFûãr
 = 0x00;

1960 
	}
}

1971 
	$TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1973 
uöt16_t
 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

1974 
uöt16_t
 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

1977 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1980 i‡(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 =
TIM_ICPﬁ¨ôy_Risög
)

1982 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_FÆlög
;

1986 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

1989 i‡(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 =
TIM_ICSñe˘i⁄_Dúe˘TI
)

1991 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Indúe˘TI
;

1995 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

1997 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

2000 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

2001 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2003 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2005 
	`TI2_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2007 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2012 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

2013 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2015 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2017 
	`TI1_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2019 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2021 
	}
}

2028 
uöt32_t
 
	$TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
)

2031 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2034  
TIMx
->
CCR1
;

2035 
	}
}

2043 
uöt32_t
 
	$TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
)

2046 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2049  
TIMx
->
CCR2
;

2050 
	}
}

2057 
uöt32_t
 
	$TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
)

2060 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2063  
TIMx
->
CCR3
;

2064 
	}
}

2071 
uöt32_t
 
	$TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
)

2074 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2077  
TIMx
->
CCR4
;

2078 
	}
}

2091 
	$TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2094 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2095 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2098 
TIMx
->
CCMR1
 &(
uöt16_t
)~
TIM_CCMR1_IC1PSC
;

2101 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2102 
	}
}

2116 
	$TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2119 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2120 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2123 
TIMx
->
CCMR1
 &(
uöt16_t
)~
TIM_CCMR1_IC2PSC
;

2126 
TIMx
->
CCMR1
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2127 
	}
}

2140 
	$TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2143 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2144 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2147 
TIMx
->
CCMR2
 &(
uöt16_t
)~
TIM_CCMR2_IC3PSC
;

2150 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2151 
	}
}

2164 
	$TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2167 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2168 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2171 
TIMx
->
CCMR2
 &(
uöt16_t
)~
TIM_CCMR2_IC4PSC
;

2174 
TIMx
->
CCMR2
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2175 
	}
}

2217 
	$TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
)

2220 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2221 
	`as£π_∑øm
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
));

2222 
	`as£π_∑øm
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
));

2223 
	`as£π_∑øm
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
));

2224 
	`as£π_∑øm
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Bªak
));

2225 
	`as£π_∑øm
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
));

2226 
	`as£π_∑øm
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
));

2230 
TIMx
->
BDTR
 = (
uöt32_t
)
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 | TIM_BDTRInôSåu˘->
TIM_OSSISèã
 |

2231 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 | TIM_BDTRInôSåu˘->
TIM_DódTime
 |

2232 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 | TIM_BDTRInôSåu˘->
TIM_BªakPﬁ¨ôy
 |

2233 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
;

2234 
	}
}

2242 
	$TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
)

2245 
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 = 
TIM_OSSRSèã_DißbÀ
;

2246 
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
 = 
TIM_OSSISèã_DißbÀ
;

2247 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 = 
TIM_LOCKLevñ_OFF
;

2248 
TIM_BDTRInôSåu˘
->
TIM_DódTime
 = 0x00;

2249 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 = 
TIM_Bªak_DißbÀ
;

2250 
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
 = 
TIM_BªakPﬁ¨ôy_Low
;

2251 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
 = 
TIM_Autom©icOuçut_DißbÀ
;

2252 
	}
}

2261 
	$TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2264 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2265 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2267 i‡(
NewSèã
 !
DISABLE
)

2270 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2275 
TIMx
->
BDTR
 &(
uöt16_t
)~
TIM_BDTR_MOE
;

2277 
	}
}

2286 
	$TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2289 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2290 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2292 i‡(
NewSèã
 !
DISABLE
)

2295 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2300 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_CCUS
;

2302 
	}
}

2311 
	$TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2314 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2315 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2316 i‡(
NewSèã
 !
DISABLE
)

2319 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2324 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_CCPC
;

2326 
	}
}

2368 
	$TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2371 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2372 
	`as£π_∑øm
(
	`IS_TIM_IT
(
TIM_IT
));

2373 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2375 i‡(
NewSèã
 !
DISABLE
)

2378 
TIMx
->
DIER
 |
TIM_IT
;

2383 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_IT
;

2385 
	}
}

2406 
	$TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
)

2409 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2410 
	`as£π_∑øm
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvítSour˚
));

2413 
TIMx
->
EGR
 = 
TIM_EvítSour˚
;

2414 
	}
}

2439 
FœgSètus
 
	$TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2441 
ITSètus
 
bô°©us
 = 
RESET
;

2443 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2444 
	`as£π_∑øm
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2447 i‡((
TIMx
->
SR
 & 
TIM_FLAG
Ë!(
uöt16_t
)
RESET
)

2449 
bô°©us
 = 
SET
;

2453 
bô°©us
 = 
RESET
;

2455  
bô°©us
;

2456 
	}
}

2481 
	$TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2484 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2487 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_FLAG
;

2488 
	}
}

2509 
ITSètus
 
	$TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2511 
ITSètus
 
bô°©us
 = 
RESET
;

2512 
uöt16_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

2514 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2515 
	`as£π_∑øm
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2517 
ô°©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2519 
ôíabÀ
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2520 i‡((
ô°©us
 !(
uöt16_t
)
RESET
Ë&& (
ôíabÀ
 != (uint16_t)RESET))

2522 
bô°©us
 = 
SET
;

2526 
bô°©us
 = 
RESET
;

2528  
bô°©us
;

2529 
	}
}

2550 
	$TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2553 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2556 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_IT
;

2557 
	}
}

2587 
	$TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
)

2590 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2591 
	`as£π_∑øm
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

2592 
	`as£π_∑øm
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur°Lígth
));

2595 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur°Lígth
;

2596 
	}
}

2614 
	$TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2617 
	`as£π_∑øm
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2618 
	`as£π_∑øm
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour˚
));

2619 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2621 i‡(
NewSèã
 !
DISABLE
)

2624 
TIMx
->
DIER
 |
TIM_DMASour˚
;

2629 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_DMASour˚
;

2631 
	}
}

2640 
	$TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2643 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2644 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2646 i‡(
NewSèã
 !
DISABLE
)

2649 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2654 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_CCDS
;

2656 
	}
}

2679 
	$TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
)

2682 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2685 
TIMx
->
SMCR
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

2686 
	}
}

2700 
	$TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

2703 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2704 
	`as£π_∑øm
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

2707 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_I≈utTriggîSour˚
);

2710 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

2711 
	}
}

2730 
	$TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

2731 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
)

2734 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2735 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPﬁ¨ôy
));

2736 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
ICFûãr
));

2739 i‡(
TIM_TIxExã∫ÆCLKSour˚
 =
TIM_TIxExã∫ÆCLK1Sour˚_TI2
)

2741 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

2745 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

2748 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_TIxExã∫ÆCLKSour˚
);

2750 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

2751 
	}
}

2770 
	$TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

2771 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

2773 
uöt16_t
 
tmpsm¸
 = 0;

2776 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2777 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

2778 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

2779 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

2781 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

2784 
tmpsm¸
 = 
TIMx
->
SMCR
;

2787 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

2790 
tmpsm¸
 |
TIM_SœveMode_Exã∫Æ1
;

2793 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_TS
;

2794 
tmpsm¸
 |
TIM_TS_ETRF
;

2797 
TIMx
->
SMCR
 = 
tmpsm¸
;

2798 
	}
}

2817 
	$TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

2818 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

2821 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2822 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

2823 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

2824 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

2827 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

2830 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2831 
	}
}

2885 
	$TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

2887 
uöt16_t
 
tmpsm¸
 = 0;

2890 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2891 
	`as£π_∑øm
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

2894 
tmpsm¸
 = 
TIMx
->
SMCR
;

2897 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_TS
;

2900 
tmpsm¸
 |
TIM_I≈utTriggîSour˚
;

2903 
TIMx
->
SMCR
 = 
tmpsm¸
;

2904 
	}
}

2928 
	$TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
)

2931 
	`as£π_∑øm
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2932 
	`as£π_∑øm
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour˚
));

2935 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_MMS
;

2937 
TIMx
->
CR2
 |
TIM_TRGOSour˚
;

2938 
	}
}

2952 
	$TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
)

2955 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2956 
	`as£π_∑øm
(
	`IS_TIM_SLAVE_MODE
(
TIM_SœveMode
));

2959 
TIMx
->
SMCR
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

2962 
TIMx
->
SMCR
 |
TIM_SœveMode
;

2963 
	}
}

2975 
	$TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
)

2978 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2979 
	`as£π_∑øm
(
	`IS_TIM_MSM_STATE
(
TIM_Ma°îSœveMode
));

2982 
TIMx
->
SMCR
 &(
uöt16_t
)~
TIM_SMCR_MSM
;

2985 
TIMx
->
SMCR
 |
TIM_Ma°îSœveMode
;

2986 
	}
}

3005 
	$TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

3006 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

3008 
uöt16_t
 
tmpsm¸
 = 0;

3011 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3012 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

3013 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

3014 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

3016 
tmpsm¸
 = 
TIMx
->
SMCR
;

3019 
tmpsm¸
 &
SMCR_ETR_MASK
;

3022 
tmpsm¸
 |(
uöt16_t
)(
TIM_ExtTRGPªsˇÀr
 | (uöt16_t)(
TIM_ExtTRGPﬁ¨ôy
 | (uöt16_t)(
ExtTRGFûãr
 << (uint16_t)8)));

3025 
TIMx
->
SMCR
 = 
tmpsm¸
;

3026 
	}
}

3063 
	$TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

3064 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
)

3066 
uöt16_t
 
tmpsm¸
 = 0;

3067 
uöt16_t
 
tmpccmr1
 = 0;

3068 
uöt16_t
 
tmpc˚r
 = 0;

3071 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3072 
	`as£π_∑øm
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodîMode
));

3073 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pﬁ¨ôy
));

3074 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pﬁ¨ôy
));

3077 
tmpsm¸
 = 
TIMx
->
SMCR
;

3080 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3083 
tmpc˚r
 = 
TIMx
->
CCER
;

3086 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

3087 
tmpsm¸
 |
TIM_EncodîMode
;

3090 
tmpccmr1
 &((
uöt16_t
)~
TIM_CCMR1_CC1S
Ë& ((uöt16_t)~
TIM_CCMR1_CC2S
);

3091 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3094 
tmpc˚r
 &((
uöt16_t
)~
TIM_CCER_CC1P
Ë& ((uöt16_t)~
TIM_CCER_CC2P
);

3095 
tmpc˚r
 |(
uöt16_t
)(
TIM_IC1Pﬁ¨ôy
 | (uöt16_t)(
TIM_IC2Pﬁ¨ôy
 << (uint16_t)4));

3098 
TIMx
->
SMCR
 = 
tmpsm¸
;

3101 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3104 
TIMx
->
CCER
 = 
tmpc˚r
;

3105 
	}
}

3115 
	$TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

3118 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3119 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

3121 i‡(
NewSèã
 !
DISABLE
)

3124 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3129 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_TI1S
;

3131 
	}
}

3166 
	$TIM_Rem≠C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Rem≠
)

3169 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3170 
	`as£π_∑øm
(
	`IS_TIM_REMAP
(
TIM_Rem≠
));

3173 
TIMx
->
OR
 = 
TIM_Rem≠
;

3174 
	}
}

3197 
	$TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3198 
uöt16_t
 
TIM_ICFûãr
)

3200 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0;

3203 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC1E
;

3204 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3205 
tmpc˚r
 = 
TIMx
->
CCER
;

3208 
tmpccmr1
 &((
uöt16_t
)~
TIM_CCMR1_CC1S
Ë& ((uöt16_t)~
TIM_CCMR1_IC1F
);

3209 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

3212 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3213 
tmpc˚r
 |(
uöt16_t
)(
TIM_ICPﬁ¨ôy
 | (uöt16_t)
TIM_CCER_CC1E
);

3216 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3217 
TIMx
->
CCER
 = 
tmpc˚r
;

3218 
	}
}

3238 
	$TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3239 
uöt16_t
 
TIM_ICFûãr
)

3241 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3244 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC2E
;

3245 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3246 
tmpc˚r
 = 
TIMx
->
CCER
;

3247 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 4);

3250 
tmpccmr1
 &((
uöt16_t
)~
TIM_CCMR1_CC2S
Ë& ((uöt16_t)~
TIM_CCMR1_IC2F
);

3251 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

3252 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

3255 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3256 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC2E
);

3259 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3260 
TIMx
->
CCER
 = 
tmpc˚r
;

3261 
	}
}

3280 
	$TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3281 
uöt16_t
 
TIM_ICFûãr
)

3283 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3286 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC3E
;

3287 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3288 
tmpc˚r
 = 
TIMx
->
CCER
;

3289 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 8);

3292 
tmpccmr2
 &((
uöt16_t
)~
TIM_CCMR1_CC1S
Ë& ((uöt16_t)~
TIM_CCMR2_IC3F
);

3293 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

3296 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3297 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC3E
);

3300 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3301 
TIMx
->
CCER
 = 
tmpc˚r
;

3302 
	}
}

3321 
	$TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3322 
uöt16_t
 
TIM_ICFûãr
)

3324 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3327 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC4E
;

3328 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3329 
tmpc˚r
 = 
TIMx
->
CCER
;

3330 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 12);

3333 
tmpccmr2
 &((
uöt16_t
)~
TIM_CCMR1_CC2S
Ë& ((uöt16_t)~
TIM_CCMR1_IC2F
);

3334 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

3335 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

3338 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3339 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC4E
);

3342 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3343 
TIMx
->
CCER
 = 
tmpc˚r
 ;

3344 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_usart.c

91 
	~"°m32f4xx_ußπ.h
"

92 
	~"°m32f4xx_rcc.h
"

107 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

108 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

109 
USART_CR1_RE
))

	)

112 
	#CR2_CLOCK_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

113 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

116 
	#CR3_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

119 
	#IT_MASK
 ((
uöt16_t
)0x001F)

	)

184 
	$USART_DeInô
(
USART_Ty≥Def
* 
USARTx
)

187 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

189 i‡(
USARTx
 =
USART1
)

191 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
ENABLE
);

192 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
DISABLE
);

194 i‡(
USARTx
 =
USART2
)

196 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
ENABLE
);

197 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
DISABLE
);

199 i‡(
USARTx
 =
USART3
)

201 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
ENABLE
);

202 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
DISABLE
);

204 i‡(
USARTx
 =
UART4
)

206 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
ENABLE
);

207 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
DISABLE
);

209 i‡(
USARTx
 =
UART5
)

211 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
ENABLE
);

212 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
DISABLE
);

216 i‡(
USARTx
 =
USART6
)

218 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART6
, 
ENABLE
);

219 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART6
, 
DISABLE
);

222 
	}
}

233 
	$USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
)

235 
uöt32_t
 
tm¥eg
 = 0x00, 
≠b˛ock
 = 0x00;

236 
uöt32_t
 
öãgîdividî
 = 0x00;

237 
uöt32_t
 
‰a˘i⁄Ædividî
 = 0x00;

238 
RCC_ClocksTy≥Def
 
RCC_ClocksSètus
;

241 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

242 
	`as£π_∑øm
(
	`IS_USART_BAUDRATE
(
USART_InôSåu˘
->
USART_BaudR©e
));

243 
	`as£π_∑øm
(
	`IS_USART_WORD_LENGTH
(
USART_InôSåu˘
->
USART_W‹dLígth
));

244 
	`as£π_∑øm
(
	`IS_USART_STOPBITS
(
USART_InôSåu˘
->
USART_St›Bôs
));

245 
	`as£π_∑øm
(
	`IS_USART_PARITY
(
USART_InôSåu˘
->
USART_P¨ôy
));

246 
	`as£π_∑øm
(
	`IS_USART_MODE
(
USART_InôSåu˘
->
USART_Mode
));

247 
	`as£π_∑øm
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
));

250 i‡(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 !
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
)

252 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

256 
tm¥eg
 = 
USARTx
->
CR2
;

259 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_STOP
);

263 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_St›Bôs
;

266 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

269 
tm¥eg
 = 
USARTx
->
CR1
;

272 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR1_CLEAR_MASK
);

278 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_W‹dLígth
 | USART_InôSåu˘->
USART_P¨ôy
 |

279 
USART_InôSåu˘
->
USART_Mode
;

282 
USARTx
->
CR1
 = (
uöt16_t
)
tm¥eg
;

285 
tm¥eg
 = 
USARTx
->
CR3
;

288 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR3_CLEAR_MASK
);

292 
tm¥eg
 |
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
;

295 
USARTx
->
CR3
 = (
uöt16_t
)
tm¥eg
;

299 
	`RCC_GëClocksFªq
(&
RCC_ClocksSètus
);

301 i‡((
USARTx
 =
USART1
Ë|| (USARTx =
USART6
))

303 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK2_Fªquícy
;

307 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK1_Fªquícy
;

311 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

314 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (2 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

319 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (4 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

321 
tm¥eg
 = (
öãgîdividî
 / 100) << 4;

324 
‰a˘i⁄Ædividî
 = 
öãgîdividî
 - (100 * (
tm¥eg
 >> 4));

327 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

329 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 8Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x07);

333 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 16Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x0F);

337 
USARTx
->
BRR
 = (
uöt16_t
)
tm¥eg
;

338 
	}
}

346 
	$USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
)

349 
USART_InôSåu˘
->
USART_BaudR©e
 = 9600;

350 
USART_InôSåu˘
->
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

351 
USART_InôSåu˘
->
USART_St›Bôs
 = 
USART_St›Bôs_1
;

352 
USART_InôSåu˘
->
USART_P¨ôy
 = 
USART_P¨ôy_No
 ;

353 
USART_InôSåu˘
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

354 
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

355 
	}
}

366 
	$USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

368 
uöt32_t
 
tm¥eg
 = 0x00;

370 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

371 
	`as£π_∑øm
(
	`IS_USART_CLOCK
(
USART_ClockInôSåu˘
->
USART_Clock
));

372 
	`as£π_∑øm
(
	`IS_USART_CPOL
(
USART_ClockInôSåu˘
->
USART_CPOL
));

373 
	`as£π_∑øm
(
	`IS_USART_CPHA
(
USART_ClockInôSåu˘
->
USART_CPHA
));

374 
	`as£π_∑øm
(
	`IS_USART_LASTBIT
(
USART_ClockInôSåu˘
->
USART_La°Bô
));

377 
tm¥eg
 = 
USARTx
->
CR2
;

379 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR2_CLOCK_CLEAR_MASK
);

385 
tm¥eg
 |(
uöt32_t
)
USART_ClockInôSåu˘
->
USART_Clock
 | USART_ClockInôSåu˘->
USART_CPOL
 |

386 
USART_ClockInôSåu˘
->
USART_CPHA
 | USART_ClockInôSåu˘->
USART_La°Bô
;

388 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

389 
	}
}

397 
	$USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

400 
USART_ClockInôSåu˘
->
USART_Clock
 = 
USART_Clock_DißbÀ
;

401 
USART_ClockInôSåu˘
->
USART_CPOL
 = 
USART_CPOL_Low
;

402 
USART_ClockInôSåu˘
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

403 
USART_ClockInôSåu˘
->
USART_La°Bô
 = 
USART_La°Bô_DißbÀ
;

404 
	}
}

414 
	$USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

417 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

418 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

420 i‡(
NewSèã
 !
DISABLE
)

423 
USARTx
->
CR1
 |
USART_CR1_UE
;

428 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_UE
);

430 
	}
}

440 
	$USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
)

443 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

446 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

448 
USARTx
->
GTPR
 |
USART_PªsˇÀr
;

449 
	}
}

461 
	$USART_OvîSam∂ög8Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

464 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

465 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

467 i‡(
NewSèã
 !
DISABLE
)

470 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

475 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_OVER8
);

477 
	}
}

487 
	$USART_O√BôMëhodCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

490 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

491 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

493 i‡(
NewSèã
 !
DISABLE
)

496 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

501 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_ONEBIT
);

503 
	}
}

544 
	$USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
)

547 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

548 
	`as£π_∑øm
(
	`IS_USART_DATA
(
D©a
));

551 
USARTx
->
DR
 = (
D©a
 & (
uöt16_t
)0x01FF);

552 
	}
}

560 
uöt16_t
 
	$USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
)

563 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

566  (
uöt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

567 
	}
}

611 
	$USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
)

614 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

615 
	`as£π_∑øm
(
	`IS_USART_ADDRESS
(
USART_Addªss
));

618 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_ADD
);

620 
USARTx
->
CR2
 |
USART_Addªss
;

621 
	}
}

631 
	$USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

634 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

635 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

637 i‡(
NewSèã
 !
DISABLE
)

640 
USARTx
->
CR1
 |
USART_CR1_RWU
;

645 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_RWU
);

647 
	}
}

658 
	$USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
)

661 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

662 
	`as£π_∑øm
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

664 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_WAKE
);

665 
USARTx
->
CR1
 |
USART_WakeUp
;

666 
	}
}

727 
	$USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
)

730 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

731 
	`as£π_∑øm
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBªakDëe˘Lígth
));

733 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_LBDL
);

734 
USARTx
->
CR2
 |
USART_LINBªakDëe˘Lígth
;

735 
	}
}

745 
	$USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

748 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

749 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

751 i‡(
NewSèã
 !
DISABLE
)

754 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

759 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_LINEN
);

761 
	}
}

769 
	$USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
)

772 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

775 
USARTx
->
CR1
 |
USART_CR1_SBK
;

776 
	}
}

822 
	$USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

825 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

826 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

828 i‡(
NewSèã
 !
DISABLE
)

831 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

836 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_HDSEL
);

838 
	}
}

907 
	$USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
)

910 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

913 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

915 
USARTx
->
GTPR
 |(
uöt16_t
)((uöt16_t)
USART_Gu¨dTime
 << 0x08);

916 
	}
}

926 
	$USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

929 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

930 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

931 i‡(
NewSèã
 !
DISABLE
)

934 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

939 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_SCEN
);

941 
	}
}

951 
	$USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

954 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

955 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

956 i‡(
NewSèã
 !
DISABLE
)

959 
USARTx
->
CR3
 |
USART_CR3_NACK
;

964 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_NACK
);

966 
	}
}

1022 
	$USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
)

1025 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1026 
	`as£π_∑øm
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1028 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_IRLP
);

1029 
USARTx
->
CR3
 |
USART_IrDAMode
;

1030 
	}
}

1040 
	$USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1043 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1044 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1046 i‡(
NewSèã
 !
DISABLE
)

1049 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1054 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_IREN
);

1056 
	}
}

1086 
	$USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1089 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1090 
	`as£π_∑øm
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1091 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1093 i‡(
NewSèã
 !
DISABLE
)

1097 
USARTx
->
CR3
 |
USART_DMAReq
;

1103 
USARTx
->
CR3
 &(
uöt16_t
)~
USART_DMAReq
;

1105 
	}
}

1214 
	$USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1216 
uöt32_t
 
ußπªg
 = 0x00, 
ôpos
 = 0x00, 
ômask
 = 0x00;

1217 
uöt32_t
 
ußπxba£
 = 0x00;

1219 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1220 
	`as£π_∑øm
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1221 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1224 i‡(
USART_IT
 =
USART_IT_CTS
)

1226 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1229 
ußπxba£
 = (
uöt32_t
)
USARTx
;

1232 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

1235 
ôpos
 = 
USART_IT
 & 
IT_MASK
;

1236 
ômask
 = (((
uöt32_t
)0x01Ë<< 
ôpos
);

1238 i‡(
ußπªg
 == 0x01)

1240 
ußπxba£
 += 0x0C;

1242 i‡(
ußπªg
 == 0x02)

1244 
ußπxba£
 += 0x10;

1248 
ußπxba£
 += 0x14;

1250 i‡(
NewSèã
 !
DISABLE
)

1252 *(
__IO
 
uöt32_t
*)
ußπxba£
 |
ômask
;

1256 *(
__IO
 
uöt32_t
*)
ußπxba£
 &~
ômask
;

1258 
	}
}

1278 
FœgSètus
 
	$USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

1280 
FœgSètus
 
bô°©us
 = 
RESET
;

1282 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1283 
	`as£π_∑øm
(
	`IS_USART_FLAG
(
USART_FLAG
));

1286 i‡(
USART_FLAG
 =
USART_FLAG_CTS
)

1288 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1291 i‡((
USARTx
->
SR
 & 
USART_FLAG
Ë!(
uöt16_t
)
RESET
)

1293 
bô°©us
 = 
SET
;

1297 
bô°©us
 = 
RESET
;

1299  
bô°©us
;

1300 
	}
}

1327 
	$USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

1330 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1331 
	`as£π_∑øm
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1334 i‡((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1336 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1339 
USARTx
->
SR
 = (
uöt16_t
)~
USART_FLAG
;

1340 
	}
}

1361 
ITSètus
 
	$USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

1363 
uöt32_t
 
bôpos
 = 0x00, 
ômask
 = 0x00, 
ußπªg
 = 0x00;

1364 
ITSètus
 
bô°©us
 = 
RESET
;

1366 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1367 
	`as£π_∑øm
(
	`IS_USART_GET_IT
(
USART_IT
));

1370 i‡(
USART_IT
 =
USART_IT_CTS
)

1372 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1376 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

1378 
ômask
 = 
USART_IT
 & 
IT_MASK
;

1379 
ômask
 = (
uöt32_t
)0x01 << itmask;

1381 i‡(
ußπªg
 == 0x01)

1383 
ômask
 &
USARTx
->
CR1
;

1385 i‡(
ußπªg
 == 0x02)

1387 
ômask
 &
USARTx
->
CR2
;

1391 
ômask
 &
USARTx
->
CR3
;

1394 
bôpos
 = 
USART_IT
 >> 0x08;

1395 
bôpos
 = (
uöt32_t
)0x01 << bitpos;

1396 
bôpos
 &
USARTx
->
SR
;

1397 i‡((
ômask
 !(
uöt16_t
)
RESET
)&&(
bôpos
 != (uint16_t)RESET))

1399 
bô°©us
 = 
SET
;

1403 
bô°©us
 = 
RESET
;

1406  
bô°©us
;

1407 
	}
}

1435 
	$USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

1437 
uöt16_t
 
bôpos
 = 0x00, 
ômask
 = 0x00;

1439 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1440 
	`as£π_∑øm
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1443 i‡(
USART_IT
 =
USART_IT_CTS
)

1445 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1448 
bôpos
 = 
USART_IT
 >> 0x08;

1449 
ômask
 = ((
uöt16_t
)0x01 << (uöt16_t)
bôpos
);

1450 
USARTx
->
SR
 = (
uöt16_t
)~
ômask
;

1451 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_wwdg.c

86 
	~"°m32f4xx_wwdg.h
"

87 
	~"°m32f4xx_rcc.h
"

102 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

104 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

105 
	#EWI_BôNumbî
 0x09

	)

106 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32Ë+ (
EWI_BôNumbî
 * 4))

	)

110 
	#CFR_WDGTB_MASK
 ((
uöt32_t
)0xFFFFFE7F)

	)

111 
	#CFR_W_MASK
 ((
uöt32_t
)0xFFFFFF80)

	)

112 
	#BIT_MASK
 ((
uöt8_t
)0x7F)

	)

140 
	$WWDG_DeInô
()

142 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_WWDG
, 
ENABLE
);

143 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_WWDG
, 
DISABLE
);

144 
	}
}

156 
	$WWDG_SëPªsˇÀr
(
uöt32_t
 
WWDG_PªsˇÀr
)

158 
uöt32_t
 
tm¥eg
 = 0;

160 
	`as£π_∑øm
(
	`IS_WWDG_PRESCALER
(
WWDG_PªsˇÀr
));

162 
tm¥eg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

164 
tm¥eg
 |
WWDG_PªsˇÀr
;

166 
WWDG
->
CFR
 = 
tm¥eg
;

167 
	}
}

175 
	$WWDG_SëWödowVÆue
(
uöt8_t
 
WödowVÆue
)

177 
__IO
 
uöt32_t
 
tm¥eg
 = 0;

180 
	`as£π_∑øm
(
	`IS_WWDG_WINDOW_VALUE
(
WödowVÆue
));

183 
tm¥eg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

186 
tm¥eg
 |
WödowVÆue
 & (
uöt32_t
Ë
BIT_MASK
;

189 
WWDG
->
CFR
 = 
tm¥eg
;

190 
	}
}

198 
	$WWDG_E«bÀIT
()

200 *(
__IO
 
uöt32_t
 *Ë
CFR_EWI_BB
 = (uöt32_t)
ENABLE
;

201 
	}
}

210 
	$WWDG_SëCou¡î
(
uöt8_t
 
Cou¡î
)

213 
	`as£π_∑øm
(
	`IS_WWDG_COUNTER
(
Cou¡î
));

216 
WWDG
->
CR
 = 
Cou¡î
 & 
BIT_MASK
;

217 
	}
}

241 
	$WWDG_E«bÀ
(
uöt8_t
 
Cou¡î
)

244 
	`as£π_∑øm
(
	`IS_WWDG_COUNTER
(
Cou¡î
));

245 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou¡î
;

246 
	}
}

268 
FœgSètus
 
	$WWDG_GëFœgSètus
()

270 
FœgSètus
 
bô°©us
 = 
RESET
;

272 i‡((
WWDG
->
SR
Ë!(
uöt32_t
)
RESET
)

274 
bô°©us
 = 
SET
;

278 
bô°©us
 = 
RESET
;

280  
bô°©us
;

281 
	}
}

288 
	$WWDG_CÀ¨Fœg
()

290 
WWDG
->
SR
 = (
uöt32_t
)
RESET
;

291 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\cdc\inc\usbd_cdc_core.h

30 #i‚de‡
__USB_CDC_CORE_H_


31 
	#__USB_CDC_CORE_H_


	)

33 
	~"usbd_i‹eq.h
"

48 
	#USB_CDC_CONFIG_DESC_SIZ
 (67)

	)

49 
	#USB_CDC_DESC_SIZ
 (67-9)

	)

51 
	#CDC_DESCRIPTOR_TYPE
 0x21

	)

53 
	#DEVICE_CLASS_CDC
 0x02

	)

54 
	#DEVICE_SUBCLASS_CDC
 0x00

	)

57 
	#USB_DEVICE_DESCRIPTOR_TYPE
 0x01

	)

58 
	#USB_CONFIGURATION_DESCRIPTOR_TYPE
 0x02

	)

59 
	#USB_STRING_DESCRIPTOR_TYPE
 0x03

	)

60 
	#USB_INTERFACE_DESCRIPTOR_TYPE
 0x04

	)

61 
	#USB_ENDPOINT_DESCRIPTOR_TYPE
 0x05

	)

63 
	#STANDARD_ENDPOINT_DESC_SIZE
 0x09

	)

65 
	#CDC_DATA_IN_PACKET_SIZE
 
CDC_DATA_MAX_PACKET_SIZE


	)

67 
	#CDC_DATA_OUT_PACKET_SIZE
 
CDC_DATA_MAX_PACKET_SIZE


	)

76 
	#SEND_ENCAPSULATED_COMMAND
 0x00

	)

77 
	#GET_ENCAPSULATED_RESPONSE
 0x01

	)

78 
	#SET_COMM_FEATURE
 0x02

	)

79 
	#GET_COMM_FEATURE
 0x03

	)

80 
	#CLEAR_COMM_FEATURE
 0x04

	)

81 
	#SET_LINE_CODING
 0x20

	)

82 
	#GET_LINE_CODING
 0x21

	)

83 
	#SET_CONTROL_LINE_STATE
 0x22

	)

84 
	#SEND_BREAK
 0x23

	)

85 
	#NO_CMD
 0xFF

	)

95 
	s_CDC_IF_PROP


97 
uöt16_t
 (*
pIf_Inô
) ();

98 
uöt16_t
 (*
pIf_DeInô
) ();

99 
uöt16_t
 (*
pIf_Cål
Ë(
uöt32_t
 
	mCmd
, 
uöt8_t
* 
	mBuf
, uöt32_à
	mLí
);

100 
uöt16_t
 (*
pIf_D©aTx
Ë(
uöt8_t
* 
	mBuf
, 
uöt32_t
 
	mLí
);

101 
uöt16_t
 (*
pIf_D©aRx
Ë(
uöt8_t
* 
	mBuf
, 
uöt32_t
 
	mLí
);

103 
	tCDC_IF_Pr›_Ty≥Def
;

122 
USBD_Cœss_cb_Ty≥Def
 
USBD_CDC_cb
;

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\cdc\src\usbd_cdc_core.c

67 
	~"usbd_cdc_c‹e.h
"

68 
	~"usbd_desc.h
"

69 
	~"usbd_ªq.h
"

113 
uöt8_t
 
usbd_cdc_Inô
 (*
pdev
, uöt8_à
cfgidx
);

114 
uöt8_t
 
usbd_cdc_DeInô
 (*
pdev
, uöt8_à
cfgidx
);

115 
uöt8_t
 
usbd_cdc_Sëup
 (*
pdev
, 
USB_SETUP_REQ
 *
ªq
);

116 
uöt8_t
 
usbd_cdc_EP0_RxRódy
 (*
pdev
);

117 
uöt8_t
 
usbd_cdc_D©aIn
 (*
pdev
, uöt8_à
ïnum
);

118 
uöt8_t
 
usbd_cdc_D©aOut
 (*
pdev
, uöt8_à
ïnum
);

119 
uöt8_t
 
usbd_cdc_SOF
 (*
pdev
);

124 
H™dÀ_USBAsynchX„r
 (*
pdev
);

125 
uöt8_t
 *
USBD_cdc_GëCfgDesc
 (uöt8_à
•ìd
, 
uöt16_t
 *
Àngth
);

126 #ifde‡
USE_USB_OTG_HS


127 
uöt8_t
 *
USBD_cdc_GëOthîCfgDesc
 (uöt8_à
•ìd
, 
uöt16_t
 *
Àngth
);

136 
CDC_IF_Pr›_Ty≥Def
 
APP_FOPS
;

137 
uöt8_t
 
USBD_Devi˚Desc
 [
USB_SIZ_DEVICE_DESC
];

139 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


140 #i‡
deföed
 ( 
__ICCARM__
 )

141 #¥agm®
d©a_Æignmít
=4

144 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_cdc_CfgDesc
 [
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

146 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


147 #i‡
deföed
 ( 
__ICCARM__
 )

148 #¥agm®
d©a_Æignmít
=4

151 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_cdc_OthîCfgDesc
 [
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

153 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


154 #i‡
deföed
 ( 
__ICCARM__
 )

155 #¥agm®
d©a_Æignmít
=4

158 
__ALIGN_BEGIN
 
__IO
 
uöt32_t
 
usbd_cdc_A…Së
 
	g__ALIGN_END
 = 0;

160 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


161 #i‡
deföed
 ( 
__ICCARM__
 )

162 #¥agm®
d©a_Æignmít
=4

165 
__ALIGN_BEGIN
 
uöt8_t
 
	gUSB_Rx_Buf„r
 [
CDC_DATA_MAX_PACKET_SIZE
] 
	g__ALIGN_END
 ;

167 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


168 #i‡
deföed
 ( 
__ICCARM__
 )

169 #¥agm®
d©a_Æignmít
=4

172 
__ALIGN_BEGIN
 
uöt8_t
 
	gAPP_Rx_Buf„r
 [
APP_RX_DATA_SIZE
] 
	g__ALIGN_END
 ;

175 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


176 #i‡
deföed
 ( 
__ICCARM__
 )

177 #¥agm®
d©a_Æignmít
=4

180 
__ALIGN_BEGIN
 
uöt8_t
 
	gCmdBuff
[
CDC_CMD_PACKET_SZE
] 
	g__ALIGN_END
 ;

182 
uöt32_t
 
	gAPP_Rx_±r_ö
 = 0;

183 
uöt32_t
 
	gAPP_Rx_±r_out
 = 0;

184 
uöt32_t
 
	gAPP_Rx_Àngth
 = 0;

186 
uöt8_t
 
	gUSB_Tx_Sèã
 = 0;

188 
uöt32_t
 
	gcdcCmd
 = 0xFF;

189 
uöt32_t
 
	gcdcLí
 = 0;

192 
USBD_Cœss_cb_Ty≥Def
 
	gUSBD_CDC_cb
 =

194 
usbd_cdc_Inô
,

195 
usbd_cdc_DeInô
,

196 
usbd_cdc_Sëup
,

197 
NULL
,

198 
usbd_cdc_EP0_RxRódy
,

199 
usbd_cdc_D©aIn
,

200 
usbd_cdc_D©aOut
,

201 
usbd_cdc_SOF
,

202 
NULL
,

203 
NULL
,

204 
USBD_cdc_GëCfgDesc
,

205 #ifde‡
USE_USB_OTG_HS


206 
USBD_cdc_GëOthîCfgDesc
,

210 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


211 #i‡
deföed
 ( 
__ICCARM__
 )

212 #¥agm®
d©a_Æignmít
=4

216 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_cdc_CfgDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

220 
USB_CONFIGURATION_DESCRIPTOR_TYPE
,

221 
USB_CDC_CONFIG_DESC_SIZ
,

233 
USB_INTERFACE_DESCRIPTOR_TYPE
,

272 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

273 
CDC_CMD_EP
,

275 
LOBYTE
(
CDC_CMD_PACKET_SZE
),

276 
HIBYTE
(
CDC_CMD_PACKET_SZE
),

277 #ifde‡
USE_USB_OTG_HS


287 
USB_INTERFACE_DESCRIPTOR_TYPE
,

298 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

299 
CDC_OUT_EP
,

301 
LOBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

302 
HIBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

307 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

308 
CDC_IN_EP
,

310 
LOBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

311 
HIBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

315 #ifde‡
USE_USB_OTG_HS


316 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


317 #i‡
deföed
 ( 
__ICCARM__
 )

318 #¥agm®
d©a_Æignmít
=4

321 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_cdc_OthîCfgDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

324 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
,

325 
USB_CDC_CONFIG_DESC_SIZ
,

335 
USB_INTERFACE_DESCRIPTOR_TYPE
,

374 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

375 
CDC_CMD_EP
,

377 
LOBYTE
(
CDC_CMD_PACKET_SZE
),

378 
HIBYTE
(
CDC_CMD_PACKET_SZE
),

385 
USB_INTERFACE_DESCRIPTOR_TYPE
,

396 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

397 
CDC_OUT_EP
,

405 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

406 
CDC_IN_EP
,

429 
uöt8_t
 
	$usbd_cdc_Inô
 (*
pdev
,

430 
uöt8_t
 
cfgidx
)

432 
uöt8_t
 *
pbuf
;

435 
	`DCD_EP_O≥n
(
pdev
,

436 
CDC_IN_EP
,

437 
CDC_DATA_IN_PACKET_SIZE
,

438 
USB_OTG_EP_BULK
);

441 
	`DCD_EP_O≥n
(
pdev
,

442 
CDC_OUT_EP
,

443 
CDC_DATA_OUT_PACKET_SIZE
,

444 
USB_OTG_EP_BULK
);

447 
	`DCD_EP_O≥n
(
pdev
,

448 
CDC_CMD_EP
,

449 
CDC_CMD_PACKET_SZE
,

450 
USB_OTG_EP_INT
);

452 
pbuf
 = (
uöt8_t
 *)
USBD_Devi˚Desc
;

453 
pbuf
[4] = 
DEVICE_CLASS_CDC
;

454 
pbuf
[5] = 
DEVICE_SUBCLASS_CDC
;

457 
APP_FOPS
.
	`pIf_Inô
();

460 
	`DCD_EP_Pª∑ªRx
(
pdev
,

461 
CDC_OUT_EP
,

462 (
uöt8_t
*)(
USB_Rx_Buf„r
),

463 
CDC_DATA_OUT_PACKET_SIZE
);

465  
USBD_OK
;

466 
	}
}

475 
uöt8_t
 
	$usbd_cdc_DeInô
 (*
pdev
,

476 
uöt8_t
 
cfgidx
)

479 
	`DCD_EP_Clo£
(
pdev
,

480 
CDC_IN_EP
);

483 
	`DCD_EP_Clo£
(
pdev
,

484 
CDC_OUT_EP
);

487 
	`DCD_EP_Clo£
(
pdev
,

488 
CDC_CMD_EP
);

491 
APP_FOPS
.
	`pIf_DeInô
();

493  
USBD_OK
;

494 
	}
}

503 
uöt8_t
 
	$usbd_cdc_Sëup
 (*
pdev
,

504 
USB_SETUP_REQ
 *
ªq
)

506 
uöt16_t
 
Àn
=
USB_CDC_DESC_SIZ
;

507 
uöt8_t
 *
pbuf
=
usbd_cdc_CfgDesc
 + 9;

509 
ªq
->
bmReque°
 & 
USB_REQ_TYPE_MASK
)

512 
USB_REQ_TYPE_CLASS
 :

514 i‡(
ªq
->
wLígth
)

517 i‡(
ªq
->
bmReque°
 & 0x80)

520 
APP_FOPS
.
	`pIf_Cål
(
ªq
->
bReque°
, 
CmdBuff
,Ñeq->
wLígth
);

523 
	`USBD_CéSídD©a
 (
pdev
,

524 
CmdBuff
,

525 
ªq
->
wLígth
);

530 
cdcCmd
 = 
ªq
->
bReque°
;

531 
cdcLí
 = 
ªq
->
wLígth
;

536 
	`USBD_CéPª∑ªRx
 (
pdev
,

537 
CmdBuff
,

538 
ªq
->
wLígth
);

544 
APP_FOPS
.
	`pIf_Cål
(
ªq
->
bReque°
, 
NULL
, 0);

547  
USBD_OK
;

550 
	`USBD_CéEº‹
 (
pdev
, 
ªq
);

551  
USBD_FAIL
;

556 
USB_REQ_TYPE_STANDARD
:

557 
ªq
->
bReque°
)

559 
USB_REQ_GET_DESCRIPTOR
:

560 if–(
ªq
->
wVÆue
 >> 8Ë=
CDC_DESCRIPTOR_TYPE
)

562 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


563 
pbuf
 = 
usbd_cdc_Desc
;

565 
pbuf
 = 
usbd_cdc_CfgDesc
 + 9 + (9 * 
USBD_ITF_MAX_NUM
);

567 
Àn
 = 
	`MIN
(
USB_CDC_DESC_SIZ
 , 
ªq
->
wLígth
);

570 
	`USBD_CéSídD©a
 (
pdev
,

571 
pbuf
,

572 
Àn
);

575 
USB_REQ_GET_INTERFACE
 :

576 
	`USBD_CéSídD©a
 (
pdev
,

577 (
uöt8_t
 *)&
usbd_cdc_A…Së
,

581 
USB_REQ_SET_INTERFACE
 :

582 i‡((
uöt8_t
)(
ªq
->
wVÆue
Ë< 
USBD_ITF_MAX_NUM
)

584 
usbd_cdc_A…Së
 = (
uöt8_t
)(
ªq
->
wVÆue
);

589 
	`USBD_CéEº‹
 (
pdev
, 
ªq
);

594  
USBD_OK
;

595 
	}
}

603 
uöt8_t
 
	$usbd_cdc_EP0_RxRódy
 (*
pdev
)

605 i‡(
cdcCmd
 !
NO_CMD
)

608 
APP_FOPS
.
	`pIf_Cål
(
cdcCmd
, 
CmdBuff
, 
cdcLí
);

611 
cdcCmd
 = 
NO_CMD
;

614  
USBD_OK
;

615 
	}
}

624 
uöt8_t
 
	$usbd_cdc_D©aIn
 (*
pdev
, 
uöt8_t
 
ïnum
)

626 
uöt16_t
 
USB_Tx_±r
;

627 
uöt16_t
 
USB_Tx_Àngth
;

629 i‡(
USB_Tx_Sèã
 == 1)

631 i‡(
APP_Rx_Àngth
 == 0)

633 
USB_Tx_Sèã
 = 0;

637 i‡(
APP_Rx_Àngth
 > 
CDC_DATA_IN_PACKET_SIZE
){

638 
USB_Tx_±r
 = 
APP_Rx_±r_out
;

639 
USB_Tx_Àngth
 = 
CDC_DATA_IN_PACKET_SIZE
;

641 
APP_Rx_±r_out
 +
CDC_DATA_IN_PACKET_SIZE
;

642 
APP_Rx_Àngth
 -
CDC_DATA_IN_PACKET_SIZE
;

646 
USB_Tx_±r
 = 
APP_Rx_±r_out
;

647 
USB_Tx_Àngth
 = 
APP_Rx_Àngth
;

649 
APP_Rx_±r_out
 +
APP_Rx_Àngth
;

650 
APP_Rx_Àngth
 = 0;

654 
	`DCD_EP_Tx
 (
pdev
,

655 
CDC_IN_EP
,

656 (
uöt8_t
*)&
APP_Rx_Buf„r
[
USB_Tx_±r
],

657 
USB_Tx_Àngth
);

661  
USBD_OK
;

662 
	}
}

671 
uöt8_t
 
	$usbd_cdc_D©aOut
 (*
pdev
, 
uöt8_t
 
ïnum
)

673 
uöt16_t
 
USB_Rx_C¡
;

676 
USB_Rx_C¡
 = ((
USB_OTG_CORE_HANDLE
*)
pdev
)->
dev
.
out_ï
[
ïnum
].
x„r_cou¡
;

680 
APP_FOPS
.
	`pIf_D©aRx
(
USB_Rx_Buf„r
, 
USB_Rx_C¡
);

683 
	`DCD_EP_Pª∑ªRx
(
pdev
,

684 
CDC_OUT_EP
,

685 (
uöt8_t
*)(
USB_Rx_Buf„r
),

686 
CDC_DATA_OUT_PACKET_SIZE
);

688  
USBD_OK
;

689 
	}
}

698 
uöt8_t
 
	$usbd_cdc_SOF
 (*
pdev
)

700 
uöt32_t
 
FømeCou¡
 = 0;

702 i‡(
FømeCou¡
++ =
CDC_IN_FRAME_INTERVAL
)

705 
FømeCou¡
 = 0;

708 
	`H™dÀ_USBAsynchX„r
(
pdev
);

711  
USBD_OK
;

712 
	}
}

720 
	$H™dÀ_USBAsynchX„r
 (*
pdev
)

722 
uöt16_t
 
USB_Tx_±r
;

723 
uöt16_t
 
USB_Tx_Àngth
;

725 if(
USB_Tx_Sèã
 != 1)

727 i‡(
APP_Rx_±r_out
 =
APP_RX_DATA_SIZE
)

729 
APP_Rx_±r_out
 = 0;

732 if(
APP_Rx_±r_out
 =
APP_Rx_±r_ö
)

734 
USB_Tx_Sèã
 = 0;

738 if(
APP_Rx_±r_out
 > 
APP_Rx_±r_ö
)

740 
APP_Rx_Àngth
 = 
APP_RX_DATA_SIZE
 - 
APP_Rx_±r_out
;

745 
APP_Rx_Àngth
 = 
APP_Rx_±r_ö
 - 
APP_Rx_±r_out
;

748 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


749 
APP_Rx_Àngth
 &= ~0x03;

752 i‡(
APP_Rx_Àngth
 > 
CDC_DATA_IN_PACKET_SIZE
)

754 
USB_Tx_±r
 = 
APP_Rx_±r_out
;

755 
USB_Tx_Àngth
 = 
CDC_DATA_IN_PACKET_SIZE
;

757 
APP_Rx_±r_out
 +
CDC_DATA_IN_PACKET_SIZE
;

758 
APP_Rx_Àngth
 -
CDC_DATA_IN_PACKET_SIZE
;

762 
USB_Tx_±r
 = 
APP_Rx_±r_out
;

763 
USB_Tx_Àngth
 = 
APP_Rx_Àngth
;

765 
APP_Rx_±r_out
 +
APP_Rx_Àngth
;

766 
APP_Rx_Àngth
 = 0;

768 
USB_Tx_Sèã
 = 1;

770 
	`DCD_EP_Tx
 (
pdev
,

771 
CDC_IN_EP
,

772 (
uöt8_t
*)&
APP_Rx_Buf„r
[
USB_Tx_±r
],

773 
USB_Tx_Àngth
);

776 
	}
}

785 
uöt8_t
 *
	$USBD_cdc_GëCfgDesc
 (
uöt8_t
 
•ìd
, 
uöt16_t
 *
Àngth
)

787 *
Àngth
 =  (
usbd_cdc_CfgDesc
);

788  
usbd_cdc_CfgDesc
;

789 
	}
}

798 #ifde‡
USE_USB_OTG_HS


799 
uöt8_t
 *
	$USBD_cdc_GëOthîCfgDesc
 (
uöt8_t
 
•ìd
, 
uöt16_t
 *
Àngth
)

801 *
Àngth
 =  (
usbd_cdc_OthîCfgDesc
);

802  
usbd_cdc_OthîCfgDesc
;

803 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\cdc\src\usbd_cdc_if_template.c

28 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


29 #¥agm®
d©a_Æignmít
 = 4

33 
	~"usbd_cdc_if_ãm∂©e.h
"

41 
uöt8_t
 
APP_Rx_Buf„r
 [];

44 
uöt32_t
 
APP_Rx_±r_ö
;

49 
uöt16_t
 
TEMPLATE_Inô
 ();

50 
uöt16_t
 
TEMPLATE_DeInô
 ();

51 
uöt16_t
 
TEMPLATE_Cål
 (
uöt32_t
 
Cmd
, 
uöt8_t
* 
Buf
, uöt32_à
Lí
);

52 
uöt16_t
 
TEMPLATE_D©aTx
 (
uöt8_t
* 
Buf
, 
uöt32_t
 
Lí
);

53 
uöt16_t
 
TEMPLATE_D©aRx
 (
uöt8_t
* 
Buf
, 
uöt32_t
 
Lí
);

55 
CDC_IF_Pr›_Ty≥Def
 
	gTEMPLATE_f›s
 =

57 
TEMPLATE_Inô
,

58 
TEMPLATE_DeInô
,

59 
TEMPLATE_Cål
,

60 
TEMPLATE_D©aTx
,

61 
TEMPLATE_D©aRx


72 
uöt16_t
 
	$TEMPLATE_Inô
()

77  
USBD_OK
;

78 
	}
}

86 
uöt16_t
 
	$TEMPLATE_DeInô
()

91  
USBD_OK
;

92 
	}
}

103 
uöt16_t
 
	$TEMPLATE_Cål
 (
uöt32_t
 
Cmd
, 
uöt8_t
* 
Buf
, uöt32_à
Lí
)

105 
Cmd
)

107 
SEND_ENCAPSULATED_COMMAND
:

111 
GET_ENCAPSULATED_RESPONSE
:

115 
SET_COMM_FEATURE
:

119 
GET_COMM_FEATURE
:

123 
CLEAR_COMM_FEATURE
:

127 
SET_LINE_CODING
:

131 
GET_LINE_CODING
:

135 
SET_CONTROL_LINE_STATE
:

139 
SEND_BREAK
:

147  
USBD_OK
;

148 
	}
}

158 
uöt16_t
 
	$TEMPLATE_D©aTx
 (
uöt8_t
* 
Buf
, 
uöt32_t
 
Lí
)

162 
i
 = 0; i < 
Lí
; i++)

168 
APP_Rx_±r_ö
++;

171 if(
APP_Rx_±r_ö
 =
APP_RX_DATA_SIZE
)

173 
APP_Rx_±r_ö
 = 0;

176  
USBD_OK
;

177 
	}
}

194 
uöt16_t
 
	$TEMPLATE_D©aRx
 (
uöt8_t
* 
Buf
, 
uöt32_t
 
Lí
)

196 
uöt32_t
 
i
;

199 
i
 = 0; i < 
Lí
; i++)

204  
USBD_OK
;

205 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\inc\usbd_dfu_core.h

30 #i‚de‡
__USB_DFU_CORE_H_


31 
	#__USB_DFU_CORE_H_


	)

33 
	~"usbd_i‹eq.h
"

34 
	~"usbd_dfu_mÆ.h
"

49 
	#USB_DFU_CONFIG_DESC_SIZ
 (18 + (9 * 
USBD_ITF_MAX_NUM
))

	)

50 
	#USB_DFU_DESC_SIZ
 9

	)

52 
	#DFU_DESCRIPTOR_TYPE
 0x21

	)

66 
	#STATE_≠pIDLE
 0

	)

67 
	#STATE_≠pDETACH
 1

	)

68 
	#STATE_dfuIDLE
 2

	)

69 
	#STATE_dfuDNLOAD_SYNC
 3

	)

70 
	#STATE_dfuDNBUSY
 4

	)

71 
	#STATE_dfuDNLOAD_IDLE
 5

	)

72 
	#STATE_dfuMANIFEST_SYNC
 6

	)

73 
	#STATE_dfuMANIFEST
 7

	)

74 
	#STATE_dfuMANIFEST_WAIT_RESET
 8

	)

75 
	#STATE_dfuUPLOAD_IDLE
 9

	)

76 
	#STATE_dfuERROR
 10

	)

82 
	#STATUS_OK
 0x00

	)

83 
	#STATUS_ERRTARGET
 0x01

	)

84 
	#STATUS_ERRFILE
 0x02

	)

85 
	#STATUS_ERRWRITE
 0x03

	)

86 
	#STATUS_ERRERASE
 0x04

	)

87 
	#STATUS_ERRCHECK_ERASED
 0x05

	)

88 
	#STATUS_ERRPROG
 0x06

	)

89 
	#STATUS_ERRVERIFY
 0x07

	)

90 
	#STATUS_ERRADDRESS
 0x08

	)

91 
	#STATUS_ERRNOTDONE
 0x09

	)

92 
	#STATUS_ERRFIRMWARE
 0x0A

	)

93 
	#STATUS_ERRVENDOR
 0x0B

	)

94 
	#STATUS_ERRUSBR
 0x0C

	)

95 
	#STATUS_ERRPOR
 0x0D

	)

96 
	#STATUS_ERRUNKNOWN
 0x0E

	)

97 
	#STATUS_ERRSTALLEDPKT
 0x0F

	)

103 
	#M™i„°_com∂ëe
 0x00

	)

104 
	#M™i„°_In_Progªss
 0x01

	)

111 
	#CMD_GETCOMMANDS
 0x00

	)

112 
	#CMD_SETADDRESSPOINTER
 0x21

	)

113 
	#CMD_ERASE
 0x41

	)

119 
	#DFU_DETACH_MASK
 (
uöt8_t
)(1 << 4)

	)

132 
	e_DFU_REQUESTS
 {

133 
	mDFU_DETACH
 = 0,

134 
	mDFU_DNLOAD
 = 1,

135 
	mDFU_UPLOAD
,

136 
	mDFU_GETSTATUS
,

137 
	mDFU_CLRSTATUS
,

138 
	mDFU_GETSTATE
,

139 
	mDFU_ABORT


140 } 
	tDFU_REQUESTS
;

142 (*
	tpFun˘i⁄
)();

153 
	#USBD_DFU_IF_DESC
(
n
) 0x09, \

154 
USB_INTERFACE_DESCRIPTOR_TYPE
, \

156 (
n
), \

161 
USBD_IDX_INTERFACE_STR
 + (
n
) + 1 \

162 

	)

172 
USBD_Cœss_cb_Ty≥Def
 
DFU_cb
;

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\inc\usbd_dfu_mal.h

29 #i‚de‡
__DFU_MAL_H


30 
	#__DFU_MAL_H


	)

33 
	~"usb_c⁄f.h
"

35 
	~"usbd_c⁄f.h
"

36 
	~"usbd_dfu_c‹e.h
"

39 
	s_DFU_MAL_PROP


41 c⁄° 
uöt8_t
* 
	mpSåDesc
;

42 
uöt16_t
 (*
pMAL_Inô
) ();

43 
uöt16_t
 (*
pMAL_DeInô
) ();

44 
uöt16_t
 (*
pMAL_Eø£
Ë(
uöt32_t
 
	mAdd
);

45 
uöt16_t
 (*
pMAL_Wrôe
Ë(
uöt32_t
 
	mAdd
, uöt32_à
	mLí
);

46 
	muöt8_t
 *(*
	mpMAL_Ród
Ë(
uöt32_t
 
	mAdd
, uöt32_à
	mLí
);

47 
uöt16_t
 (*
pMAL_CheckAdd
Ë(
uöt32_t
 
	mAdd
);

48 c⁄° 
uöt32_t
 
	mEø£Timög
;

49 c⁄° 
uöt32_t
 
	mWrôeTimög
;

51 
	tDFU_MAL_Pr›_Ty≥Def
;

55 
	#MAL_OK
 0

	)

56 
	#MAL_FAIL
 1

	)

59 
	#_1°_BYTE
(
x
Ë(
uöt8_t
)((x)&0xFFË

	)

60 
	#_2nd_BYTE
(
x
Ë(
uöt8_t
)(((x)&0xFF00)>>8Ë

	)

61 
	#_3rd_BYTE
(
x
Ë(
uöt8_t
)(((x)&0xFF0000)>>16Ë

	)

62 
	#_4th_BYTE
(
x
Ë(
uöt8_t
)(((x)&0xFF000000)>>24Ë

	)

65 
	#SET_POLLING_TIMING
(
x
Ë
buf„r
[1] = 
	`_1°_BYTE
(x);\

66 
buf„r
[2] = 
	`_2nd_BYTE
(
x
);\

67 
buf„r
[3] = 
	`_3rd_BYTE
(
x
);

	)

71 
uöt16_t
 
MAL_Inô
 ();

72 
uöt16_t
 
MAL_DeInô
 ();

73 
uöt16_t
 
MAL_Eø£
 (
uöt32_t
 
Se˘‹Addªss
);

74 
uöt16_t
 
MAL_Wrôe
 (
uöt32_t
 
Se˘‹Addªss
, uöt32_à
D©aLígth
);

75 
uöt8_t
 *
MAL_Ród
 (
uöt32_t
 
Se˘‹Addªss
, uöt32_à
D©aLígth
);

76 
uöt16_t
 
MAL_GëSètus
(
uöt32_t
 
Se˘‹Addªss
 ,
uöt8_t
 
Cmd
, uöt8_à*
buf„r
);

78 
uöt8_t
 
MAL_Buf„r
[
XFERSIZE
];

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\inc\usbd_flash_if.h

29 #i‚de‡
__FLASH_IF_MAL_H


30 
	#__FLASH_IF_MAL_H


	)

33 
	~"usbd_dfu_mÆ.h
"

37 
	#FLASH_START_ADD
 0x08000000

	)

39 #ifde‡
STM32F2XX


40 
	#FLASH_END_ADD
 0x08100000

	)

41 
	#FLASH_IF_STRING
 "@I¡î«»Fœsh /0x08000000/03*016Ka,01*016Kg,01*064Kg,07*128Kg"

	)

42 #ñi‡
deföed
(
STM32F4XX
)

43 
	#FLASH_END_ADD
 0x08100000

	)

44 
	#FLASH_IF_STRING
 "@I¡î«»Fœsh /0x08000000/03*016Ka,01*016Kg,01*064Kg,07*128Kg"

	)

45 #ñi‡
deföed
(
STM32F10X_CL
)

46 
	#FLASH_END_ADD
 0x08040000

	)

47 
	#FLASH_IF_STRING
 "@I¡î«»Fœsh /0x08000000/06*002Ka,122*002Kg"

	)

51 
DFU_MAL_Pr›_Ty≥Def
 
DFU_Fœsh_cb
;

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\inc\usbd_mem_if_template.h

29 #i‚de‡
__MEM_IF_MAL_H


30 
	#__MEM_IF_MAL_H


	)

33 
	~"usb_c⁄f.h
"

35 
	~"usbd_dfu_mÆ.h
"

39 
	#MEM_START_ADD
 0x00000000

	)

40 
	#MEM_END_ADD
 (
uöt32_t
)(
MEM_START_ADD
 + (5 * 1024)Ë

	)

42 
	#MEM_IF_STRING
 "@Dummy Mem‹y /0x00000000/01*002Kg,03*001Kg"

	)

44 
DFU_MAL_Pr›_Ty≥Def
 
DFU_Mem_cb
;

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\inc\usbd_otp_if.h

29 #i‚de‡
__OTP_IF_MAL_H


30 
	#__OTP_IF_MAL_H


	)

33 
	~"usbd_dfu_mÆ.h
"

37 
	#OTP_START_ADD
 0x1FFF7800

	)

38 
	#OTP_END_ADD
 (
uöt32_t
)(
OTP_START_ADD
 + 528)

	)

40 
	#OTP_IF_STRING
 "@OTP Aª® /0x1FFF7800/01*512 g,01*016 g"

	)

42 
DFU_MAL_Pr›_Ty≥Def
 
DFU_Oç_cb
;

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\src\usbd_dfu_core.c

65 
	~"usbd_dfu_c‹e.h
"

66 
	~"usbd_desc.h
"

67 
	~"usbd_ªq.h
"

68 
	~"usb_b•.h
"

112 
uöt8_t
 
usbd_dfu_Inô
 (*
pdev
,

113 
uöt8_t
 
cfgidx
);

115 
uöt8_t
 
usbd_dfu_DeInô
 (*
pdev
,

116 
uöt8_t
 
cfgidx
);

118 
uöt8_t
 
usbd_dfu_Sëup
 (*
pdev
,

119 
USB_SETUP_REQ
 *
ªq
);

121 
uöt8_t
 
EP0_TxSít
 (*
pdev
);

123 
uöt8_t
 
EP0_RxRódy
 (*
pdev
);

126 
uöt8_t
 *
USBD_DFU_GëCfgDesc
 (uöt8_à
•ìd
,

127 
uöt16_t
 *
Àngth
);

130 #ifde‡
USB_OTG_HS_CORE


131 
uöt8_t
 *
USBD_DFU_GëOthîCfgDesc
 (uöt8_à
•ìd
,

132 
uöt16_t
 *
Àngth
);

135 
uöt8_t
* 
USBD_DFU_GëU§SåögDesc
 (uöt8_à
•ìd
,

136 
uöt8_t
 
ödex
 ,

137 
uöt16_t
 *
Àngth
);

142 
DFU_Req_DETACH
 (*
pdev
,

143 
USB_SETUP_REQ
 *
ªq
);

145 
DFU_Req_DNLOAD
 (*
pdev
,

146 
USB_SETUP_REQ
 *
ªq
);

148 
DFU_Req_UPLOAD
 (*
pdev
,

149 
USB_SETUP_REQ
 *
ªq
);

151 
DFU_Req_GETSTATUS
 (*
pdev
);

153 
DFU_Req_CLRSTATUS
 (*
pdev
);

155 
DFU_Req_GETSTATE
 (*
pdev
);

157 
DFU_Req_ABORT
 (*
pdev
);

159 
DFU_LóveDFUMode
 (*
pdev
);

168 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


169 #i‡
deföed
 ( 
__ICCARM__
 )

170 #¥agm®
d©a_Æignmít
=4

173 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_dfu_CfgDesc
[
USB_DFU_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

176 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


177 #i‡
deföed
 ( 
__ICCARM__
 )

178 #¥agm®
d©a_Æignmít
=4

181 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_dfu_OthîCfgDesc
[
USB_DFU_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

185 c⁄° 
uöt8_t
* 
usbd_dfu_SåögDesc
[];

188 
uöt8_t
 
	gDevi˚Sèã
;

189 
uöt8_t
 
	gDevi˚Sètus
[6];

190 
uöt32_t
 
	gM™i„°_Sèã
 = 
M™i„°_com∂ëe
;

192 
uöt32_t
 
	gwBlockNum
 = 0, 
	gwÀngth
 = 0;

193 
uöt32_t
 
	gPoöãr
 = 
APP_DEFAULT_ADD
;

194 
__IO
 
uöt32_t
 
	gusbd_dfu_A…Së
 = 0;

196 
uöt8_t
 
MAL_Buf„r
[];

199 
USBD_Cœss_cb_Ty≥Def
 
	gDFU_cb
 =

201 
usbd_dfu_Inô
,

202 
usbd_dfu_DeInô
,

203 
usbd_dfu_Sëup
,

204 
EP0_TxSít
,

205 
EP0_RxRódy
,

206 
NULL
,

207 
NULL
,

208 
NULL
,

209 
NULL
,

210 
NULL
,

211 
USBD_DFU_GëCfgDesc
,

212 #ifde‡
USB_OTG_HS_CORE


213 
USBD_DFU_GëOthîCfgDesc
,

215 
USBD_DFU_GëU§SåögDesc
,

218 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


219 #i‡
deföed
 ( 
__ICCARM__
 )

220 #¥agm®
d©a_Æignmít
=4

224 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_dfu_CfgDesc
[
USB_DFU_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

227 
USB_CONFIGURATION_DESCRIPTOR_TYPE
,

228 
USB_DFU_CONFIG_DESC_SIZ
,

239 
USBD_DFU_IF_DESC
(0),

241 #i‡(
USBD_ITF_MAX_NUM
 > 1)

243 
USBD_DFU_IF_DESC
(1),

246 #i‡(
USBD_ITF_MAX_NUM
 > 2)

248 
USBD_DFU_IF_DESC
(2),

251 #i‡(
USBD_ITF_MAX_NUM
 > 3)

253 
USBD_DFU_IF_DESC
(3),

256 #i‡(
USBD_ITF_MAX_NUM
 > 4)

258 
USBD_DFU_IF_DESC
(4),

261 #i‡(
USBD_ITF_MAX_NUM
 > 5)

263 
USBD_DFU_IF_DESC
(5),

266 #i‡(
USBD_ITF_MAX_NUM
 > 6)

272 
DFU_DESCRIPTOR_TYPE
,

284 
TRANSFER_SIZE_BYTES
(
XFERSIZE
),

291 #ifde‡
USE_USB_OTG_HS


292 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


293 #i‡
deföed
 ( 
__ICCARM__
 )

294 #¥agm®
d©a_Æignmít
=4

298 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_dfu_OthîCfgDesc
[
USB_DFU_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

301 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
,

302 
USB_DFU_CONFIG_DESC_SIZ
,

313 
USBD_DFU_IF_DESC
(0),

315 #i‡(
USBD_ITF_MAX_NUM
 > 1)

317 
USBD_DFU_IF_DESC
(1),

320 #i‡(
USBD_ITF_MAX_NUM
 > 2)

322 
USBD_DFU_IF_DESC
(2),

325 #i‡(
USBD_ITF_MAX_NUM
 > 3)

327 
USBD_DFU_IF_DESC
(3),

330 #i‡(
USBD_ITF_MAX_NUM
 > 4)

332 
USBD_DFU_IF_DESC
(4),

335 #i‡(
USBD_ITF_MAX_NUM
 > 5)

337 
USBD_DFU_IF_DESC
(5),

340 #i‡(
USBD_ITF_MAX_NUM
 > 6)

346 
DFU_DESCRIPTOR_TYPE
,

358 
TRANSFER_SIZE_BYTES
(
XFERSIZE
),

366 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


367 #i‡
deföed
 ( 
__ICCARM__
 )

368 #¥agm®
d©a_Æignmít
=4

371 
__ALIGN_BEGIN
 
uöt8_t
 
	gusbd_dfu_Desc
[
USB_DFU_DESC_SIZ
] 
	g__ALIGN_END
 =

374 
DFU_DESCRIPTOR_TYPE
,

386 
TRANSFER_SIZE_BYTES
(
XFERSIZE
),

407 
uöt8_t
 
	$usbd_dfu_Inô
 (*
pdev
,

408 
uöt8_t
 
cfgidx
)

411 
	`MAL_Inô
();

414 
Devi˚Sèã
 = 
STATE_dfuIDLE
;

415 
Devi˚Sètus
[0] = 
STATUS_OK
;

416 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

418  
USBD_OK
;

419 
	}
}

428 
uöt8_t
 
	$usbd_dfu_DeInô
 (*
pdev
,

429 
uöt8_t
 
cfgidx
)

432 
Devi˚Sèã
 = 
STATE_dfuIDLE
;

433 
Devi˚Sètus
[0] = 
STATUS_OK
;

434 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

435 
wBlockNum
 = 0;

436 
wÀngth
 = 0;

439 
	`MAL_DeInô
();

441  
USBD_OK
;

442 
	}
}

451 
uöt8_t
 
	$usbd_dfu_Sëup
 (*
pdev
,

452 
USB_SETUP_REQ
 *
ªq
)

454 
uöt16_t
 
Àn
 = 0;

455 
uöt8_t
 *
pbuf
 = 
NULL
;

457 
ªq
->
bmReque°
 & 
USB_REQ_TYPE_MASK
)

460 
USB_REQ_TYPE_CLASS
 :

461 
ªq
->
bReque°
)

463 
DFU_DNLOAD
:

464 
	`DFU_Req_DNLOAD
(
pdev
, 
ªq
);

467 
DFU_UPLOAD
:

468 
	`DFU_Req_UPLOAD
(
pdev
, 
ªq
);

471 
DFU_GETSTATUS
:

472 
	`DFU_Req_GETSTATUS
(
pdev
);

475 
DFU_CLRSTATUS
:

476 
	`DFU_Req_CLRSTATUS
(
pdev
);

479 
DFU_GETSTATE
:

480 
	`DFU_Req_GETSTATE
(
pdev
);

483 
DFU_ABORT
:

484 
	`DFU_Req_ABORT
(
pdev
);

487 
DFU_DETACH
:

488 
	`DFU_Req_DETACH
(
pdev
, 
ªq
);

492 
	`USBD_CéEº‹
 (
pdev
, 
ªq
);

493  
USBD_FAIL
;

498 
USB_REQ_TYPE_STANDARD
:

499 
ªq
->
bReque°
)

501 
USB_REQ_GET_DESCRIPTOR
:

502 if–(
ªq
->
wVÆue
 >> 8Ë=
DFU_DESCRIPTOR_TYPE
)

504 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


505 
pbuf
 = 
usbd_dfu_Desc
;

507 
pbuf
 = 
usbd_dfu_CfgDesc
 + 9 + (9 * 
USBD_ITF_MAX_NUM
);

509 
Àn
 = 
	`MIN
(
USB_DFU_DESC_SIZ
 , 
ªq
->
wLígth
);

512 
	`USBD_CéSídD©a
 (
pdev
,

513 
pbuf
,

514 
Àn
);

517 
USB_REQ_GET_INTERFACE
 :

518 
	`USBD_CéSídD©a
 (
pdev
,

519 (
uöt8_t
 *)&
usbd_dfu_A…Së
,

523 
USB_REQ_SET_INTERFACE
 :

524 i‡((
uöt8_t
)(
ªq
->
wVÆue
Ë< 
USBD_ITF_MAX_NUM
)

526 
usbd_dfu_A…Së
 = (
uöt8_t
)(
ªq
->
wVÆue
);

531 
	`USBD_CéEº‹
 (
pdev
, 
ªq
);

536  
USBD_OK
;

537 
	}
}

545 
uöt8_t
 
	$EP0_TxSít
 (*
pdev
)

547 
uöt32_t
 
Addr
;

548 
USB_SETUP_REQ
 
ªq
;

550 i‡(
Devi˚Sèã
 =
STATE_dfuDNBUSY
)

553 i‡(
wBlockNum
 == 0)

555 i‡((
MAL_Buf„r
[0] =
CMD_GETCOMMANDS
Ë&& (
wÀngth
 == 1))

557 i‡(–
MAL_Buf„r
[0] =
CMD_SETADDRESSPOINTER
 ) && (
wÀngth
 == 5))

559 
Poöãr
 = 
MAL_Buf„r
[1];

560 
Poöãr
 +
MAL_Buf„r
[2] << 8;

561 
Poöãr
 +
MAL_Buf„r
[3] << 16;

562 
Poöãr
 +
MAL_Buf„r
[4] << 24;

564 i‡(–
MAL_Buf„r
[0] =
CMD_ERASE
 ) && (
wÀngth
 == 5))

566 
Poöãr
 = 
MAL_Buf„r
[1];

567 
Poöãr
 +
MAL_Buf„r
[2] << 8;

568 
Poöãr
 +
MAL_Buf„r
[3] << 16;

569 
Poöãr
 +
MAL_Buf„r
[4] << 24;

570 
	`MAL_Eø£
(
Poöãr
);

575 
wÀngth
 = 0;

576 
wBlockNum
 = 0;

578 
ªq
.
bmReque°
 = 0;

579 
ªq
.
wLígth
 = 1;

580 
	`USBD_CéEº‹
 (
pdev
, &
ªq
);

584 i‡(
wBlockNum
 > 1)

587 
Addr
 = ((
wBlockNum
 - 2Ë* 
XFERSIZE
Ë+ 
Poöãr
;

590 
	`MAL_Wrôe
(
Addr
, 
wÀngth
);

593 
wÀngth
 = 0;

594 
wBlockNum
 = 0;

597 
Devi˚Sèã
 = 
STATE_dfuDNLOAD_SYNC
;

598 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

599 
Devi˚Sètus
[1] = 0;

600 
Devi˚Sètus
[2] = 0;

601 
Devi˚Sètus
[3] = 0;

602  
USBD_OK
;

604 i‡(
Devi˚Sèã
 =
STATE_dfuMANIFEST
)

607 
	`DFU_LóveDFUMode
(
pdev
);

610  
USBD_OK
;

611 
	}
}

619 
uöt8_t
 
	$EP0_RxRódy
 (*
pdev
)

621  
USBD_OK
;

622 
	}
}

635 
	$DFU_Req_DETACH
(*
pdev
, 
USB_SETUP_REQ
 *
ªq
)

637 i‡(
Devi˚Sèã
 =
STATE_dfuIDLE
 || Devi˚Sèã =
STATE_dfuDNLOAD_SYNC


638 || 
Devi˚Sèã
 =
STATE_dfuDNLOAD_IDLE
 || Devi˚Sèã =
STATE_dfuMANIFEST_SYNC


639 || 
Devi˚Sèã
 =
STATE_dfuUPLOAD_IDLE
 )

642 
Devi˚Sèã
 = 
STATE_dfuIDLE
;

643 
Devi˚Sètus
[0] = 
STATUS_OK
;

644 
Devi˚Sètus
[1] = 0;

645 
Devi˚Sètus
[2] = 0;

646 
Devi˚Sètus
[3] = 0;

647 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

648 
Devi˚Sètus
[5] = 0;

649 
wBlockNum
 = 0;

650 
wÀngth
 = 0;

654 i‡((
usbd_dfu_CfgDesc
[12 + (9 * 
USBD_ITF_MAX_NUM
)]Ë& 
DFU_DETACH_MASK
)

657 
	`DCD_DevDisc⁄√˘
 (
pdev
);

658 
	`DCD_DevC⁄√˘
 (
pdev
);

663 
	`USB_OTG_BSP_mDñay
 (
ªq
->
wVÆue
);

665 
	}
}

674 
	$DFU_Req_DNLOAD
(*
pdev
, 
USB_SETUP_REQ
 *
ªq
)

677 i‡(
ªq
->
wLígth
 > 0)

679 i‡((
Devi˚Sèã
 =
STATE_dfuIDLE
Ë|| (Devi˚Sèã =
STATE_dfuDNLOAD_IDLE
))

682 
wBlockNum
 = 
ªq
->
wVÆue
;

683 
wÀngth
 = 
ªq
->
wLígth
;

686 
Devi˚Sèã
 = 
STATE_dfuDNLOAD_SYNC
;

687 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

690 
	`USBD_CéPª∑ªRx
 (
pdev
,

691 (
uöt8_t
*)
MAL_Buf„r
,

692 
wÀngth
);

698 
	`USBD_CéEº‹
 (
pdev
, 
ªq
);

705 i‡(
Devi˚Sèã
 =
STATE_dfuDNLOAD_IDLE
 || Devi˚Sèã =
STATE_dfuIDLE
 )

707 
M™i„°_Sèã
 = 
M™i„°_In_Progªss
;

708 
Devi˚Sèã
 = 
STATE_dfuMANIFEST_SYNC
;

709 
Devi˚Sètus
[1] = 0;

710 
Devi˚Sètus
[2] = 0;

711 
Devi˚Sètus
[3] = 0;

712 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

717 
	`USBD_CéEº‹
 (
pdev
, 
ªq
);

720 
	}
}

729 
	$DFU_Req_UPLOAD
(*
pdev
, 
USB_SETUP_REQ
 *
ªq
)

731 
uöt8_t
 *
Phy_Addr
 = 
NULL
;

732 
uöt32_t
 
Addr
 = 0;

735 i‡(
ªq
->
wLígth
 > 0)

737 i‡((
Devi˚Sèã
 =
STATE_dfuIDLE
Ë|| (Devi˚Sèã =
STATE_dfuUPLOAD_IDLE
))

740 
wBlockNum
 = 
ªq
->
wVÆue
;

741 
wÀngth
 = 
ªq
->
wLígth
;

744 i‡(
wBlockNum
 == 0)

747 
Devi˚Sèã
 = (
wÀngth
 > 3)? 
STATE_dfuIDLE
:
STATE_dfuUPLOAD_IDLE
;

748 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

749 
Devi˚Sètus
[1] = 0;

750 
Devi˚Sètus
[2] = 0;

751 
Devi˚Sètus
[3] = 0;

754 
MAL_Buf„r
[0] = 
CMD_GETCOMMANDS
;

755 
MAL_Buf„r
[1] = 
CMD_SETADDRESSPOINTER
;

756 
MAL_Buf„r
[2] = 
CMD_ERASE
;

759 
	`USBD_CéSídD©a
 (
pdev
,

760 (
uöt8_t
 *)(&(
MAL_Buf„r
[0])),

763 i‡(
wBlockNum
 > 1)

765 
Devi˚Sèã
 = 
STATE_dfuUPLOAD_IDLE
 ;

766 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

767 
Devi˚Sètus
[1] = 0;

768 
Devi˚Sètus
[2] = 0;

769 
Devi˚Sètus
[3] = 0;

770 
Addr
 = ((
wBlockNum
 - 2Ë* 
XFERSIZE
Ë+ 
Poöãr
;

773 
Phy_Addr
 = 
	`MAL_Ród
(
Addr
, 
wÀngth
);

776 
	`USBD_CéSídD©a
 (
pdev
,

777 
Phy_Addr
,

778 
wÀngth
);

782 
Devi˚Sèã
 = 
STATUS_ERRSTALLEDPKT
;

783 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

784 
Devi˚Sètus
[1] = 0;

785 
Devi˚Sètus
[2] = 0;

786 
Devi˚Sètus
[3] = 0;

789 
	`USBD_CéEº‹
 (
pdev
, 
ªq
);

795 
wÀngth
 = 0;

796 
wBlockNum
 = 0;

798 
	`USBD_CéEº‹
 (
pdev
, 
ªq
);

804 
Devi˚Sèã
 = 
STATE_dfuIDLE
;

805 
Devi˚Sètus
[1] = 0;

806 
Devi˚Sètus
[2] = 0;

807 
Devi˚Sètus
[3] = 0;

808 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

810 
	}
}

818 
	$DFU_Req_GETSTATUS
(*
pdev
)

820 
Devi˚Sèã
)

822 
STATE_dfuDNLOAD_SYNC
:

823 i‡(
wÀngth
 != 0)

825 
Devi˚Sèã
 = 
STATE_dfuDNBUSY
;

826 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

827 i‡((
wBlockNum
 =0Ë&& (
MAL_Buf„r
[0] =
CMD_ERASE
))

829 
	`MAL_GëSètus
(
Poöãr
, 0, 
Devi˚Sètus
);

833 
	`MAL_GëSètus
(
Poöãr
, 1, 
Devi˚Sètus
);

838 
Devi˚Sèã
 = 
STATE_dfuDNLOAD_IDLE
;

839 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

840 
Devi˚Sètus
[1] = 0;

841 
Devi˚Sètus
[2] = 0;

842 
Devi˚Sètus
[3] = 0;

846 
STATE_dfuMANIFEST_SYNC
 :

847 i‡(
M™i„°_Sèã
 =
M™i„°_In_Progªss
)

849 
Devi˚Sèã
 = 
STATE_dfuMANIFEST
;

850 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

851 
Devi˚Sètus
[1] = 1;

852 
Devi˚Sètus
[2] = 0;

853 
Devi˚Sètus
[3] = 0;

856 i‡((
M™i„°_Sèã
 =
M™i„°_com∂ëe
) && \

857 ((
usbd_dfu_CfgDesc
[(11 + (9 * 
USBD_ITF_MAX_NUM
))]) & 0x04))

859 
Devi˚Sèã
 = 
STATE_dfuIDLE
;

860 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

861 
Devi˚Sètus
[1] = 0;

862 
Devi˚Sètus
[2] = 0;

863 
Devi˚Sètus
[3] = 0;

873 
	`USBD_CéSídD©a
 (
pdev
,

874 (
uöt8_t
 *)(&(
Devi˚Sètus
[0])),

876 
	}
}

884 
	$DFU_Req_CLRSTATUS
(*
pdev
)

886 i‡(
Devi˚Sèã
 =
STATE_dfuERROR
)

888 
Devi˚Sèã
 = 
STATE_dfuIDLE
;

889 
Devi˚Sètus
[0] = 
STATUS_OK
;

890 
Devi˚Sètus
[1] = 0;

891 
Devi˚Sètus
[2] = 0;

892 
Devi˚Sètus
[3] = 0;

893 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

894 
Devi˚Sètus
[5] = 0;

898 
Devi˚Sèã
 = 
STATE_dfuERROR
;

899 
Devi˚Sètus
[0] = 
STATUS_ERRUNKNOWN
;

900 
Devi˚Sètus
[1] = 0;

901 
Devi˚Sètus
[2] = 0;

902 
Devi˚Sètus
[3] = 0;

903 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

904 
Devi˚Sètus
[5] = 0;

906 
	}
}

914 
	$DFU_Req_GETSTATE
(*
pdev
)

917 
	`USBD_CéSídD©a
 (
pdev
,

918 &
Devi˚Sèã
,

920 
	}
}

928 
	$DFU_Req_ABORT
(*
pdev
)

930 i‡(
Devi˚Sèã
 =
STATE_dfuIDLE
 || Devi˚Sèã =
STATE_dfuDNLOAD_SYNC


931 || 
Devi˚Sèã
 =
STATE_dfuDNLOAD_IDLE
 || Devi˚Sèã =
STATE_dfuMANIFEST_SYNC


932 || 
Devi˚Sèã
 =
STATE_dfuUPLOAD_IDLE
 )

934 
Devi˚Sèã
 = 
STATE_dfuIDLE
;

935 
Devi˚Sètus
[0] = 
STATUS_OK
;

936 
Devi˚Sètus
[1] = 0;

937 
Devi˚Sètus
[2] = 0;

938 
Devi˚Sètus
[3] = 0;

939 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

940 
Devi˚Sètus
[5] = 0;

941 
wBlockNum
 = 0;

942 
wÀngth
 = 0;

944 
	}
}

953 
	$DFU_LóveDFUMode
(*
pdev
)

955 
M™i„°_Sèã
 = 
M™i„°_com∂ëe
;

957 i‡((
usbd_dfu_CfgDesc
[(11 + (9 * 
USBD_ITF_MAX_NUM
))]) & 0x04)

959 
Devi˚Sèã
 = 
STATE_dfuMANIFEST_SYNC
;

960 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

961 
Devi˚Sètus
[1] = 0;

962 
Devi˚Sètus
[2] = 0;

963 
Devi˚Sètus
[3] = 0;

968 
Devi˚Sèã
 = 
STATE_dfuMANIFEST_WAIT_RESET
;

969 
Devi˚Sètus
[4] = 
Devi˚Sèã
;

970 
Devi˚Sètus
[1] = 0;

971 
Devi˚Sètus
[2] = 0;

972 
Devi˚Sètus
[3] = 0;

975 
	`DCD_DevDisc⁄√˘
 (
pdev
);

978 
	`MAL_DeInô
();

981 
	`NVIC_Sy°emRe£t
();

986 
	}
}

995 
uöt8_t
 *
	$USBD_DFU_GëCfgDesc
 (
uöt8_t
 
•ìd
, 
uöt16_t
 *
Àngth
)

997 *
Àngth
 =  (
usbd_dfu_CfgDesc
);

998  
usbd_dfu_CfgDesc
;

999 
	}
}

1001 #ifde‡
USB_OTG_HS_CORE


1009 
uöt8_t
 *
	$USBD_DFU_GëOthîCfgDesc
 (
uöt8_t
 
•ìd
, 
uöt16_t
 *
Àngth
)

1011 *
Àngth
 =  (
usbd_dfu_OthîCfgDesc
);

1012  
usbd_dfu_OthîCfgDesc
;

1013 
	}
}

1024 
uöt8_t
* 
	$USBD_DFU_GëU§SåögDesc
 (
uöt8_t
 
•ìd
, uöt8_à
ödex
 , 
uöt16_t
 *
Àngth
)

1027 i‡(
ödex
 <(
USBD_IDX_INTERFACE_STR
 + 
USBD_ITF_MAX_NUM
))

1031 
	`USBD_GëSåög
 ((
uöt8_t
 *)
usbd_dfu_SåögDesc
[
ödex
 - 
USBD_IDX_INTERFACE_STR
 - 1], 
USBD_SåDesc
, 
Àngth
);

1032  
USBD_SåDesc
;

1037  
NULL
;

1039 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\src\usbd_dfu_mal.c

29 
	~"usbd_dfu_mÆ.h
"

31 
	~"usbd_Êash_if.h
"

33 #ifde‡
DFU_MAL_SUPPORT_OTP


34 
	~"usbd_Ÿp_if.h
"

37 #ifde‡
DFU_MAL_SUPPORT_MEM


38 
	~"usbd_mem_if_ãm∂©e.h
"

51 
DFU_MAL_Pr›_Ty≥Def
* 
	gtMALTab
[
MAX_USED_MEDIA
] = {

52 &
DFU_Fœsh_cb


53 #ifde‡
DFU_MAL_SUPPORT_OTP


54 , &
DFU_Oç_cb


56 #ifde‡
DFU_MAL_SUPPORT_MEM


57 , &
DFU_Mem_cb


61 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


62 #i‡
deföed
 ( 
__ICCARM__
 )

63 #¥agm®
d©a_Æignmít
=4

67 
__ALIGN_BEGIN
 c⁄° 
uöt8_t
* 
	gusbd_dfu_SåögDesc
[
MAX_USED_MEDIA
] 
	g__ALIGN_END
 = {

68 
FLASH_IF_STRING


69 #ifde‡
DFU_MAL_SUPPORT_OTP


70 , 
OTP_IF_STRING


72 #ifde‡
DFU_MAL_SUPPORT_MEM


73 , 
MEM_IF_STRING


77 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


78 #i‡
deföed
 ( 
__ICCARM__
 )

79 #¥agm®
d©a_Æignmít
=4

83 
__ALIGN_BEGIN
 
uöt8_t
 
	gMAL_Buf„r
[
XFERSIZE
] 
	g__ALIGN_END
 ;

86 
uöt8_t
 
MAL_CheckAdd
 (
uöt32_t
 
Add
);

95 
uöt16_t
 
	$MAL_Inô
()

97 
uöt32_t
 
memIdx
 = 0;

100 
memIdx
 = 0; memIdx < 
MAX_USED_MEDIA
; memIdx++)

103 i‡(
tMALTab
[
memIdx
]->
pMAL_Inô
 !
NULL
)

105 
tMALTab
[
memIdx
]->
	`pMAL_Inô
();

109  
MAL_OK
;

110 
	}
}

118 
uöt16_t
 
	$MAL_DeInô
()

120 
uöt32_t
 
memIdx
 = 0;

123 
memIdx
 = 0; memIdx < 
MAX_USED_MEDIA
; memIdx++)

126 i‡(
tMALTab
[
memIdx
]->
pMAL_DeInô
 !
NULL
)

128 
tMALTab
[
memIdx
]->
	`pMAL_DeInô
();

132  
MAL_OK
;

133 
	}
}

141 
uöt16_t
 
	$MAL_Eø£
(
uöt32_t
 
Add
)

143 
uöt32_t
 
memIdx
 = 
	`MAL_CheckAdd
(
Add
);

146 i‡(
	`DFU_MAL_IS_PROTECTED_AREA
(
Add
))

148  
MAL_FAIL
;

151 i‡(
memIdx
 < 
MAX_USED_MEDIA
)

154 i‡(
tMALTab
[
memIdx
]->
pMAL_Eø£
 !
NULL
)

156  
tMALTab
[
memIdx
]->
	`pMAL_Eø£
(
Add
);

160  
MAL_FAIL
;

165  
MAL_FAIL
;

167 
	}
}

176 
uöt16_t
 
	$MAL_Wrôe
 (
uöt32_t
 
Add
, uöt32_à
Lí
)

178 
uöt32_t
 
memIdx
 = 
	`MAL_CheckAdd
(
Add
);

181 i‡(
	`DFU_MAL_IS_PROTECTED_AREA
(
Add
))

183  
MAL_FAIL
;

186 i‡(
memIdx
 < 
MAX_USED_MEDIA
)

189 i‡(
tMALTab
[
memIdx
]->
pMAL_Wrôe
 !
NULL
)

191  
tMALTab
[
memIdx
]->
	`pMAL_Wrôe
(
Add
, 
Lí
);

195  
MAL_FAIL
;

200  
MAL_FAIL
;

202 
	}
}

211 
uöt8_t
 *
	$MAL_Ród
 (
uöt32_t
 
Add
, uöt32_à
Lí
)

213 
uöt32_t
 
memIdx
 = 
	`MAL_CheckAdd
(
Add
);

215 i‡(
memIdx
 < 
MAX_USED_MEDIA
)

218 i‡(
tMALTab
[
memIdx
]->
pMAL_Ród
 !
NULL
)

220  
tMALTab
[
memIdx
]->
	`pMAL_Ród
(
Add
, 
Lí
);

224  
MAL_Buf„r
;

229  
MAL_Buf„r
;

231 
	}
}

241 
uöt16_t
 
	$MAL_GëSètus
(
uöt32_t
 
Add
 , 
uöt8_t
 
Cmd
, uöt8_à*
buf„r
)

243 
uöt32_t
 
memIdx
 = 
	`MAL_CheckAdd
(
Add
);

245 i‡(
memIdx
 < 
MAX_USED_MEDIA
)

247 i‡(
Cmd
 & 0x01)

249 
	`SET_POLLING_TIMING
(
tMALTab
[
memIdx
]->
Eø£Timög
);

253 
	`SET_POLLING_TIMING
(
tMALTab
[
memIdx
]->
WrôeTimög
);

256  
MAL_OK
;

260  
MAL_FAIL
;

262 
	}
}

270 
uöt8_t
 
	$MAL_CheckAdd
(
uöt32_t
 
Add
)

272 
uöt32_t
 
memIdx
 = 0;

275 
memIdx
 = 0; memIdx < 
MAX_USED_MEDIA
; memIdx++)

278 i‡(
tMALTab
[
memIdx
]->
	`pMAL_CheckAdd
(
Add
Ë=
MAL_OK
)

280  
memIdx
;

284  (
MAX_USED_MEDIA
);

285 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\src\usbd_flash_if.c

29 
	~"usbd_Êash_if.h
"

30 
	~"usbd_dfu_mÆ.h
"

37 
uöt16_t
 
FLASH_If_Inô
();

38 
uöt16_t
 
FLASH_If_Eø£
 (
uöt32_t
 
Add
);

39 
uöt16_t
 
FLASH_If_Wrôe
 (
uöt32_t
 
Add
, uöt32_à
Lí
);

40 
uöt8_t
 *
FLASH_If_Ród
 (
uöt32_t
 
Add
, uöt32_à
Lí
);

41 
uöt16_t
 
FLASH_If_DeInô
();

42 
uöt16_t
 
FLASH_If_CheckAdd
(
uöt32_t
 
Add
);

46 
DFU_MAL_Pr›_Ty≥Def
 
	gDFU_Fœsh_cb
 =

48 
FLASH_IF_STRING
,

49 
FLASH_If_Inô
,

50 
FLASH_If_DeInô
,

51 
FLASH_If_Eø£
,

52 
FLASH_If_Wrôe
,

53 
FLASH_If_Ród
,

54 
FLASH_If_CheckAdd
,

67 
uöt16_t
 
	$FLASH_If_Inô
()

70 
	`FLASH_U∆ock
();

72  
MAL_OK
;

73 
	}
}

81 
uöt16_t
 
	$FLASH_If_DeInô
()

84 
	`FLASH_Lock
();

86  
MAL_OK
;

87 
	}
}

96 
uöt16_t
 
	$FLASH_If_Eø£
(
uöt32_t
 
Add
)

98 #i‡
	`deföed
 (
STM32F2XX
Ë|| deföed (
STM32F4XX
)

100 i‡(
Add
 < 0x08004000)

102 
	`FLASH_Eø£Se˘‹
(
FLASH_Se˘‹_0
, 
VﬁègeR™ge_3
);

104 i‡(
Add
 < 0x08008000)

106 
	`FLASH_Eø£Se˘‹
(
FLASH_Se˘‹_1
, 
VﬁègeR™ge_3
);

108 i‡(
Add
 < 0x0800C000)

110 
	`FLASH_Eø£Se˘‹
(
FLASH_Se˘‹_2
, 
VﬁègeR™ge_3
);

112 i‡(
Add
 < 0x08010000)

114 
	`FLASH_Eø£Se˘‹
(
FLASH_Se˘‹_3
, 
VﬁègeR™ge_3
);

116 i‡(
Add
 < 0x08020000)

118 
	`FLASH_Eø£Se˘‹
(
FLASH_Se˘‹_4
, 
VﬁègeR™ge_3
);

120 i‡(
Add
 < 0x08040000)

122 
	`FLASH_Eø£Se˘‹
(
FLASH_Se˘‹_5
, 
VﬁègeR™ge_3
);

124 i‡(
Add
 < 0x08060000)

126 
	`FLASH_Eø£Se˘‹
(
FLASH_Se˘‹_6
, 
VﬁègeR™ge_3
);

128 i‡(
Add
 < 0x08080000)

130 
	`FLASH_Eø£Se˘‹
(
FLASH_Se˘‹_7
, 
VﬁègeR™ge_3
);

132 i‡(
Add
 < 0x080A0000)

134 
	`FLASH_Eø£Se˘‹
(
FLASH_Se˘‹_8
, 
VﬁègeR™ge_3
);

136 i‡(
Add
 < 0x080C0000)

138 
	`FLASH_Eø£Se˘‹
(
FLASH_Se˘‹_9
, 
VﬁègeR™ge_3
);

140 i‡(
Add
 < 0x080E0000)

142 
	`FLASH_Eø£Se˘‹
(
FLASH_Se˘‹_10
, 
VﬁègeR™ge_3
);

144 i‡(
Add
 < 0x08100000)

146 
	`FLASH_Eø£Se˘‹
(
FLASH_Se˘‹_11
, 
VﬁègeR™ge_3
);

150  
MAL_FAIL
;

152 #ñi‡
	`deföed
(
STM32F10X_CL
)

154 
	`FLASH_Eø£Page
(
Add
);

157  
MAL_OK
;

158 
	}
}

167 
uöt16_t
 
	$FLASH_If_Wrôe
(
uöt32_t
 
Add
, uöt32_à
Lí
)

169 
uöt32_t
 
idx
 = 0;

171 i‡(
Lí
 & 0x3)

173 
idx
 = 
Lí
; idx < ((Len & 0xFFFC) + 4); idx++)

175 
MAL_Buf„r
[
idx
] = 0xFF;

180 
idx
 = 0; idx < 
Lí
; idx = idx + 4)

182 
	`FLASH_ProgømW‹d
(
Add
, *(
uöt32_t
 *)(
MAL_Buf„r
 + 
idx
));

183 
Add
 += 4;

185  
MAL_OK
;

186 
	}
}

195 
uöt8_t
 *
	$FLASH_If_Ród
 (
uöt32_t
 
Add
, uöt32_à
Lí
)

197 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


198 
uöt32_t
 
idx
 = 0;

199 
idx
 = 0; idx < 
Lí
; idx += 4)

201 *(
uöt32_t
*)(
MAL_Buf„r
 + 
idx
Ë*(uöt32_à*)(
Add
 + idx);

203  (
uöt8_t
*)(
MAL_Buf„r
);

205  (
uöt8_t
 *)(
Add
);

207 
	}
}

216 
uöt16_t
 
	$FLASH_If_CheckAdd
(
uöt32_t
 
Add
)

218 i‡((
Add
 >
FLASH_START_ADD
Ë&& (Add < 
FLASH_END_ADD
))

220  
MAL_OK
;

224  
MAL_FAIL
;

226 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\src\usbd_mem_if_template.c

31 
	~"usbd_mem_if_ãm∂©e.h
"

32 
	~"usbd_dfu_mÆ.h
"

39 
uöt16_t
 
MEM_If_Inô
();

40 
uöt16_t
 
MEM_If_Eø£
 (
uöt32_t
 
Add
);

41 
uöt16_t
 
MEM_If_Wrôe
 (
uöt32_t
 
Add
, uöt32_à
Lí
);

42 
uöt8_t
 *
MEM_If_Ród
 (
uöt32_t
 
Add
, uöt32_à
Lí
);

43 
uöt16_t
 
MEM_If_DeInô
();

44 
uöt16_t
 
MEM_If_CheckAdd
(
uöt32_t
 
Add
);

48 
DFU_MAL_Pr›_Ty≥Def
 
	gDFU_Mem_cb
 =

50 
MEM_IF_STRING
,

51 
MEM_If_Inô
,

52 
MEM_If_DeInô
,

53 
MEM_If_Eø£
,

54 
MEM_If_Wrôe
,

55 
MEM_If_Ród
,

56 
MEM_If_CheckAdd
,

69 
uöt16_t
 
	$MEM_If_Inô
()

71  
MAL_OK
;

72 
	}
}

80 
uöt16_t
 
	$MEM_If_DeInô
()

82  
MAL_OK
;

83 
	}
}

91 
uöt16_t
 
	$MEM_If_Eø£
(
uöt32_t
 
Add
)

93  
MAL_OK
;

94 
	}
}

103 
uöt16_t
 
	$MEM_If_Wrôe
(
uöt32_t
 
Add
, uöt32_à
Lí
)

105  
MAL_OK
;

106 
	}
}

115 
uöt8_t
 *
	$MEM_If_Ród
 (
uöt32_t
 
Add
, uöt32_à
Lí
)

118  (
uöt8_t
*)(
MAL_Buf„r
);

119 
	}
}

128 
uöt16_t
 
	$MEM_If_CheckAdd
(
uöt32_t
 
Add
)

130 i‡((
Add
 >
MEM_START_ADD
Ë&& (Add < 
MEM_END_ADD
))

132  
MAL_OK
;

136  
MAL_FAIL
;

138 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\src\usbd_otp_if.c

29 
	~"usbd_Ÿp_if.h
"

30 
	~"usbd_dfu_mÆ.h
"

37 
uöt16_t
 
OTP_If_Wrôe
 (
uöt32_t
 
Add
, uöt32_à
Lí
);

38 
uöt8_t
 *
OTP_If_Ród
 (
uöt32_t
 
Add
, uöt32_à
Lí
);

39 
uöt16_t
 
OTP_If_DeInô
();

40 
uöt16_t
 
OTP_If_CheckAdd
(
uöt32_t
 
Add
);

44 
DFU_MAL_Pr›_Ty≥Def
 
	gDFU_Oç_cb
 =

46 
OTP_IF_STRING
,

47 
NULL
,

48 
NULL
,

49 
NULL
,

50 
OTP_If_Wrôe
,

51 
OTP_If_Ród
,

52 
OTP_If_CheckAdd
,

66 
uöt16_t
 
	$OTP_If_Wrôe
(
uöt32_t
 
Add
, uöt32_à
Lí
)

68 
uöt32_t
 
idx
 = 0;

70 i‡(
Lí
 & 0x3)

72 
idx
 = 
Lí
; idx < ((Len & 0xFFFC) + 4); idx++)

74 
MAL_Buf„r
[
idx
] = 0xFF;

79 
idx
 = 0; idx < 
Lí
; idx = idx + 4)

81 
	`FLASH_ProgømW‹d
(
Add
, *(
uöt32_t
 *)(
MAL_Buf„r
 + 
idx
));

82 
Add
 += 4;

84  
MAL_OK
;

85 
	}
}

94 
uöt8_t
 *
	$OTP_If_Ród
 (
uöt32_t
 
Add
, uöt32_à
Lí
)

96 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


97 
uöt32_t
 
idx
 = 0;

98 
idx
 = 0; idx < 
Lí
; idx += 4)

100 *(
uöt32_t
*)(
MAL_Buf„r
 + 
idx
Ë*(uöt32_à*)(
Add
 + idx);

102  (
uöt8_t
*)(
MAL_Buf„r
);

104  (
uöt8_t
*)(
Add
);

106 
	}
}

115 
uöt16_t
 
	$OTP_If_CheckAdd
(
uöt32_t
 
Add
)

117 i‡((
Add
 >
OTP_START_ADD
Ë&& (Add < 
OTP_END_ADD
))

119  
MAL_OK
;

123  
MAL_FAIL
;

125 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\inc\usbd_core.h

29 #i‚de‡
__USBD_CORE_H


30 
	#__USBD_CORE_H


	)

33 
	~"usb_dcd.h
"

34 
	~"usbd_def.h
"

35 
	~"usbd_c⁄f.h
"

52 
	mUSBD_OK
 = 0,

53 
	mUSBD_BUSY
,

54 
	mUSBD_FAIL
,

55 }
	tUSBD_Sètus
;

91 
USBD_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
,

92 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
,

93 
USBD_DEVICE
 *
pDevi˚
,

94 
USBD_Cœss_cb_Ty≥Def
 *
˛ass_cb
,

95 
USBD_U§_cb_Ty≥Def
 *
u§_cb
);

97 
USBD_Sètus
 
USBD_DeInô
(
USB_OTG_CORE_HANDLE
 *
pdev
);

99 
USBD_Sètus
 
USBD_CÃCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
cfgidx
);

101 
USBD_Sètus
 
USBD_SëCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
cfgidx
);

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\inc\usbd_def.h

30 #i‚de‡
__USBD_DEF_H


31 
	#__USBD_DEF_H


	)

34 
	~"usbd_c⁄f.h
"

49 #i‚de‡
NULL


50 
	#NULL
 0

	)

53 
	#USB_LEN_DEV_QUALIFIER_DESC
 0x0A

	)

54 
	#USB_LEN_DEV_DESC
 0x12

	)

55 
	#USB_LEN_CFG_DESC
 0x09

	)

56 
	#USB_LEN_IF_DESC
 0x09

	)

57 
	#USB_LEN_EP_DESC
 0x07

	)

58 
	#USB_LEN_OTG_DESC
 0x03

	)

60 
	#USBD_IDX_LANGID_STR
 0x00

	)

61 
	#USBD_IDX_MFC_STR
 0x01

	)

62 
	#USBD_IDX_PRODUCT_STR
 0x02

	)

63 
	#USBD_IDX_SERIAL_STR
 0x03

	)

64 
	#USBD_IDX_CONFIG_STR
 0x04

	)

65 
	#USBD_IDX_INTERFACE_STR
 0x05

	)

67 
	#USB_REQ_TYPE_STANDARD
 0x00

	)

68 
	#USB_REQ_TYPE_CLASS
 0x20

	)

69 
	#USB_REQ_TYPE_VENDOR
 0x40

	)

70 
	#USB_REQ_TYPE_MASK
 0x60

	)

72 
	#USB_REQ_RECIPIENT_DEVICE
 0x00

	)

73 
	#USB_REQ_RECIPIENT_INTERFACE
 0x01

	)

74 
	#USB_REQ_RECIPIENT_ENDPOINT
 0x02

	)

75 
	#USB_REQ_RECIPIENT_MASK
 0x03

	)

77 
	#USB_REQ_GET_STATUS
 0x00

	)

78 
	#USB_REQ_CLEAR_FEATURE
 0x01

	)

79 
	#USB_REQ_SET_FEATURE
 0x03

	)

80 
	#USB_REQ_SET_ADDRESS
 0x05

	)

81 
	#USB_REQ_GET_DESCRIPTOR
 0x06

	)

82 
	#USB_REQ_SET_DESCRIPTOR
 0x07

	)

83 
	#USB_REQ_GET_CONFIGURATION
 0x08

	)

84 
	#USB_REQ_SET_CONFIGURATION
 0x09

	)

85 
	#USB_REQ_GET_INTERFACE
 0x0A

	)

86 
	#USB_REQ_SET_INTERFACE
 0x0B

	)

87 
	#USB_REQ_SYNCH_FRAME
 0x0C

	)

89 
	#USB_DESC_TYPE_DEVICE
 1

	)

90 
	#USB_DESC_TYPE_CONFIGURATION
 2

	)

91 
	#USB_DESC_TYPE_STRING
 3

	)

92 
	#USB_DESC_TYPE_INTERFACE
 4

	)

93 
	#USB_DESC_TYPE_ENDPOINT
 5

	)

94 
	#USB_DESC_TYPE_DEVICE_QUALIFIER
 6

	)

95 
	#USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 7

	)

98 
	#USB_CONFIG_REMOTE_WAKEUP
 2

	)

99 
	#USB_CONFIG_SELF_POWERED
 1

	)

101 
	#USB_FEATURE_EP_HALT
 0

	)

102 
	#USB_FEATURE_REMOTE_WAKEUP
 1

	)

103 
	#USB_FEATURE_TEST_MODE
 2

	)

122 
	#SWAPBYTE
(
addr
Ë(((
uöt16_t
)(*((
uöt8_t
 *)(addr)))) + \

123 (((
uöt16_t
)(*(((
uöt8_t
 *)(
addr
)Ë+ 1))Ë<< 8))

	)

125 
	#LOBYTE
(
x
Ë((
uöt8_t
)(x & 0x00FF))

	)

126 
	#HIBYTE
(
x
Ë((
uöt8_t
)((x & 0xFF00Ë>>8))

	)

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\inc\usbd_ioreq.h

30 #i‚de‡
__USBD_IOREQ_H_


31 
	#__USBD_IOREQ_H_


	)

34 
	~"usbd_def.h
"

35 
	~"usbd_c‹e.h
"

85 
USBD_Sètus
 
USBD_CéSídD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

86 
uöt8_t
 *
buf
,

87 
uöt16_t
 
Àn
);

89 
USBD_Sètus
 
USBD_CéC⁄töueSídD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

90 
uöt8_t
 *
pbuf
,

91 
uöt16_t
 
Àn
);

93 
USBD_Sètus
 
USBD_CéPª∑ªRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

94 
uöt8_t
 *
pbuf
,

95 
uöt16_t
 
Àn
);

97 
USBD_Sètus
 
USBD_CéC⁄töueRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

98 
uöt8_t
 *
pbuf
,

99 
uöt16_t
 
Àn
);

101 
USBD_Sètus
 
USBD_CéSídSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

103 
USBD_Sètus
 
USBD_CéRe˚iveSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

105 
uöt16_t
 
USBD_GëRxCou¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

106 
uöt8_t
 
ïnum
);

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\inc\usbd_req.h

30 #i‚de‡
__USB_REQUEST_H_


31 
	#__USB_REQUEST_H_


	)

34 
	~"usbd_def.h
"

35 
	~"usbd_c‹e.h
"

36 
	~"usbd_c⁄f.h
"

83 
USBD_Sètus
 
USBD_StdDevReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
ªq
);

84 
USBD_Sètus
 
USBD_StdItfReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
ªq
);

85 
USBD_Sètus
 
USBD_StdEPReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
ªq
);

86 
USBD_P¨£SëupReque°
–
USB_OTG_CORE_HANDLE
 *
pdev
,

87 
USB_SETUP_REQ
 *
ªq
);

89 
USBD_CéEº‹
–
USB_OTG_CORE_HANDLE
 *
pdev
,

90 
USB_SETUP_REQ
 *
ªq
);

92 
USBD_GëSåög
(
uöt8_t
 *
desc
, uöt8_à*
unicode
, 
uöt16_t
 *
Àn
);

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\inc\usbd_usr.h

29 #i‚de‡
__USBD_USR_H__


30 
	#__USBD_USR_H__


	)

33 
	~"usbd_c‹e.h
"

54 
USBD_U§_cb_Ty≥Def
 
USR_cb
;

55 
USBD_U§_cb_Ty≥Def
 
USR_FS_cb
;

56 
USBD_U§_cb_Ty≥Def
 
USR_HS_cb
;

85 
USBD_USR_Inô
();

86 
USBD_USR_Devi˚Re£t
 (
uöt8_t
 
•ìd
);

87 
USBD_USR_Devi˚C⁄figuªd
 ();

88 
USBD_USR_Devi˚Su•íded
();

89 
USBD_USR_Devi˚Resumed
();

91 
USBD_USR_Devi˚C⁄√˘ed
();

92 
USBD_USR_Devi˚Disc⁄√˘ed
();

94 
USBD_USR_FS_Inô
();

95 
USBD_USR_FS_Devi˚Re£t
 (
uöt8_t
 
•ìd
);

96 
USBD_USR_FS_Devi˚C⁄figuªd
 ();

97 
USBD_USR_FS_Devi˚Su•íded
();

98 
USBD_USR_FS_Devi˚Resumed
();

100 
USBD_USR_FS_Devi˚C⁄√˘ed
();

101 
USBD_USR_FS_Devi˚Disc⁄√˘ed
();

103 
USBD_USR_HS_Inô
();

104 
USBD_USR_HS_Devi˚Re£t
 (
uöt8_t
 
•ìd
);

105 
USBD_USR_HS_Devi˚C⁄figuªd
 ();

106 
USBD_USR_HS_Devi˚Su•íded
();

107 
USBD_USR_HS_Devi˚Resumed
();

109 
USBD_USR_HS_Devi˚C⁄√˘ed
();

110 
USBD_USR_HS_Devi˚Disc⁄√˘ed
();

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\src\usbd_core.c

29 
	~"usbd_c‹e.h
"

30 
	~"usbd_ªq.h
"

31 
	~"usbd_i‹eq.h
"

32 
	~"usb_dcd_öt.h
"

33 
	~"usb_b•.h
"

75 
uöt8_t
 
USBD_SëupSège
(
USB_OTG_CORE_HANDLE
 *
pdev
);

76 
uöt8_t
 
USBD_D©aOutSège
(
USB_OTG_CORE_HANDLE
 *
pdev
 , uöt8_à
ïnum
);

77 
uöt8_t
 
USBD_D©aInSège
(
USB_OTG_CORE_HANDLE
 *
pdev
 , uöt8_à
ïnum
);

78 
uöt8_t
 
USBD_SOF
(
USB_OTG_CORE_HANDLE
 *
pdev
);

79 
uöt8_t
 
USBD_Re£t
(
USB_OTG_CORE_HANDLE
 *
pdev
);

80 
uöt8_t
 
USBD_Su•íd
(
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
uöt8_t
 
USBD_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
);

82 #ifde‡
VBUS_SENSING_ENABLED


83 
uöt8_t
 
USBD_DevC⁄√˘ed
(
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
uöt8_t
 
USBD_DevDisc⁄√˘ed
(
USB_OTG_CORE_HANDLE
 *
pdev
);

86 
uöt8_t
 
USBD_IsoINIncom∂ëe
(
USB_OTG_CORE_HANDLE
 *
pdev
);

87 
uöt8_t
 
USBD_IsoOUTIncom∂ëe
(
USB_OTG_CORE_HANDLE
 *
pdev
);

88 
uöt8_t
 
USBD_RunTe°Mode
 (
USB_OTG_CORE_HANDLE
 *
pdev
) ;

97 
__IO
 
USB_OTG_DCTL_Ty≥Def
 
	gSET_TEST_MODE
;

99 
USBD_DCD_INT_cb_Ty≥Def
 
	gUSBD_DCD_INT_cb
 =

101 
USBD_D©aOutSège
,

102 
USBD_D©aInSège
,

103 
USBD_SëupSège
,

104 
USBD_SOF
,

105 
USBD_Re£t
,

106 
USBD_Su•íd
,

107 
USBD_Resume
,

108 
USBD_IsoINIncom∂ëe
,

109 
USBD_IsoOUTIncom∂ëe
,

110 #ifde‡
VBUS_SENSING_ENABLED


111 
USBD_DevC⁄√˘ed
,

112 
USBD_DevDisc⁄√˘ed
,

116 
USBD_DCD_INT_cb_Ty≥Def
 *
	gUSBD_DCD_INT_f›s
 = &
USBD_DCD_INT_cb
;

134 
	$USBD_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
,

135 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
,

136 
USBD_DEVICE
 *
pDevi˚
,

137 
USBD_Cœss_cb_Ty≥Def
 *
˛ass_cb
,

138 
USBD_U§_cb_Ty≥Def
 *
u§_cb
)

141 
pdev
->
cfg
.
c‹eID
 = coreID;

143 
	`USB_OTG_BSP_Inô
(
pdev
);

145 
	`USBD_DeInô
(
pdev
);

148 
pdev
->
dev
.
˛ass_cb
 = class_cb;

149 
pdev
->
dev
.
u§_cb
 = usr_cb;

150 
pdev
->
dev
.
u§_devi˚
 = 
pDevi˚
;

153 
	`DCD_Inô
(
pdev
 , 
c‹eID
);

156 
pdev
->
dev
.
u§_cb
->
	`Inô
();

159 
	`USB_OTG_BSP_E«bÀI¡îru±
(
pdev
);

160 
	}
}

168 
USBD_Sètus
 
	$USBD_DeInô
(
USB_OTG_CORE_HANDLE
 *
pdev
)

172  
USBD_OK
;

173 
	}
}

181 
uöt8_t
 
	$USBD_SëupSège
(
USB_OTG_CORE_HANDLE
 *
pdev
)

183 
USB_SETUP_REQ
 
ªq
;

185 
	`USBD_P¨£SëupReque°
(
pdev
 , &
ªq
);

187 
ªq
.
bmReque°
 & 0x1F)

189 
USB_REQ_RECIPIENT_DEVICE
:

190 
	`USBD_StdDevReq
 (
pdev
, &
ªq
);

193 
USB_REQ_RECIPIENT_INTERFACE
:

194 
	`USBD_StdItfReq
(
pdev
, &
ªq
);

197 
USB_REQ_RECIPIENT_ENDPOINT
:

198 
	`USBD_StdEPReq
(
pdev
, &
ªq
);

202 
	`DCD_EP_SèŒ
(
pdev
 , 
ªq
.
bmReque°
 & 0x80);

205  
USBD_OK
;

206 
	}
}

215 
uöt8_t
 
	$USBD_D©aOutSège
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
)

217 
USB_OTG_EP
 *
ï
;

219 if(
ïnum
 == 0)

221 
ï
 = &
pdev
->
dev
.
out_ï
[0];

222 i‡–
pdev
->
dev
.
devi˚_°©e
 =
USB_OTG_EP0_DATA_OUT
)

224 if(
ï
->
ªm_d©a_Àn
 >Ép->
max∑ckë
)

226 
ï
->
ªm_d©a_Àn
 -ï->
max∑ckë
;

228 if(
pdev
->
cfg
.
dma_íabÀ
 == 1)

231 
ï
->
x„r_buff
 +ï->
max∑ckë
;

233 
	`USBD_CéC⁄töueRx
 (
pdev
,

234 
ï
->
x„r_buff
,

235 
	`MIN
(
ï
->
ªm_d©a_Àn
 ,ï->
max∑ckë
));

239 if((
pdev
->
dev
.
˛ass_cb
->
EP0_RxRódy
 !
NULL
)&&

240 (
pdev
->
dev
.
devi˚_°©us
 =
USB_OTG_CONFIGURED
))

242 
pdev
->
dev
.
˛ass_cb
->
	`EP0_RxRódy
(pdev);

244 
	`USBD_CéSídSètus
(
pdev
);

248 if((
pdev
->
dev
.
˛ass_cb
->
D©aOut
 !
NULL
)&&

249 (
pdev
->
dev
.
devi˚_°©us
 =
USB_OTG_CONFIGURED
))

251 
pdev
->
dev
.
˛ass_cb
->
	`D©aOut
’dev, 
ïnum
);

253  
USBD_OK
;

254 
	}
}

263 
uöt8_t
 
	$USBD_D©aInSège
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
)

265 
USB_OTG_EP
 *
ï
;

267 if(
ïnum
 == 0)

269 
ï
 = &
pdev
->
dev
.
ö_ï
[0];

270 i‡–
pdev
->
dev
.
devi˚_°©e
 =
USB_OTG_EP0_DATA_IN
)

272 if(
ï
->
ªm_d©a_Àn
 >Ép->
max∑ckë
)

274 
ï
->
ªm_d©a_Àn
 -ï->
max∑ckë
;

275 if(
pdev
->
cfg
.
dma_íabÀ
 == 1)

278 
ï
->
x„r_buff
 +ï->
max∑ckë
;

280 
	`USBD_CéC⁄töueSídD©a
 (
pdev
,

281 
ï
->
x„r_buff
,

282 
ï
->
ªm_d©a_Àn
);

286 if((
ï
->
tŸÆ_d©a_Àn
 %Ép->
max∑ckë
 == 0) &&

287 (
ï
->
tŸÆ_d©a_Àn
 >ï->
max∑ckë
) &&

288 (
ï
->
tŸÆ_d©a_Àn
 <Ép->
˘l_d©a_Àn
 ))

291 
	`USBD_CéC⁄töueSídD©a
(
pdev
 , 
NULL
, 0);

292 
ï
->
˘l_d©a_Àn
 = 0;

296 if((
pdev
->
dev
.
˛ass_cb
->
EP0_TxSít
 !
NULL
)&&

297 (
pdev
->
dev
.
devi˚_°©us
 =
USB_OTG_CONFIGURED
))

299 
pdev
->
dev
.
˛ass_cb
->
	`EP0_TxSít
(pdev);

301 
	`USBD_CéRe˚iveSètus
(
pdev
);

305 i‡(
pdev
->
dev
.
ã°_mode
 == 1)

307 
	`USBD_RunTe°Mode
(
pdev
);

308 
pdev
->
dev
.
ã°_mode
 = 0;

311 if((
pdev
->
dev
.
˛ass_cb
->
D©aIn
 !
NULL
)&&

312 (
pdev
->
dev
.
devi˚_°©us
 =
USB_OTG_CONFIGURED
))

314 
pdev
->
dev
.
˛ass_cb
->
	`D©aIn
’dev, 
ïnum
);

316  
USBD_OK
;

317 
	}
}

328 
uöt8_t
 
	$USBD_RunTe°Mode
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

330 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
SET_TEST_MODE
.
d32
);

331  
USBD_OK
;

332 
	}
}

341 
uöt8_t
 
	$USBD_Re£t
(
USB_OTG_CORE_HANDLE
 *
pdev
)

344 
	`DCD_EP_O≥n
(
pdev
,

346 
USB_OTG_MAX_EP0_SIZE
,

347 
EP_TYPE_CTRL
);

350 
	`DCD_EP_O≥n
(
pdev
,

352 
USB_OTG_MAX_EP0_SIZE
,

353 
EP_TYPE_CTRL
);

356 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_DEFAULT
;

357 
pdev
->
dev
.
u§_cb
->
	`Devi˚Re£t
’dev->
cfg
.
•ìd
);

359  
USBD_OK
;

360 
	}
}

369 
uöt8_t
 
	$USBD_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
)

372 
pdev
->
dev
.
u§_cb
->
	`Devi˚Resumed
();

373 
pdev
->
dev
.
devi˚_°©us
 =Ödev->dev.
devi˚_ﬁd_°©us
;

374 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_CONFIGURED
;

375  
USBD_OK
;

376 
	}
}

386 
uöt8_t
 
	$USBD_Su•íd
(
USB_OTG_CORE_HANDLE
 *
pdev
)

388 
pdev
->
dev
.
devi˚_ﬁd_°©us
 =Ödev->dev.
devi˚_°©us
;

389 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_SUSPENDED
;

391 
pdev
->
dev
.
u§_cb
->
	`Devi˚Su•íded
();

392  
USBD_OK
;

393 
	}
}

403 
uöt8_t
 
	$USBD_SOF
(
USB_OTG_CORE_HANDLE
 *
pdev
)

405 if(
pdev
->
dev
.
˛ass_cb
->
SOF
)

407 
pdev
->
dev
.
˛ass_cb
->
	`SOF
(pdev);

409  
USBD_OK
;

410 
	}
}

419 
USBD_Sètus
 
	$USBD_SëCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
cfgidx
)

421 
pdev
->
dev
.
˛ass_cb
->
	`Inô
’dev, 
cfgidx
);

424 
pdev
->
dev
.
u§_cb
->
	`Devi˚C⁄figuªd
();

425  
USBD_OK
;

426 
	}
}

435 
USBD_Sètus
 
	$USBD_CÃCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
cfgidx
)

437 
pdev
->
dev
.
˛ass_cb
->
	`DeInô
’dev, 
cfgidx
);

438  
USBD_OK
;

439 
	}
}

447 
uöt8_t
 
	$USBD_IsoINIncom∂ëe
(
USB_OTG_CORE_HANDLE
 *
pdev
)

449 
pdev
->
dev
.
˛ass_cb
->
	`IsoINIncom∂ëe
(pdev);

450  
USBD_OK
;

451 
	}
}

459 
uöt8_t
 
	$USBD_IsoOUTIncom∂ëe
(
USB_OTG_CORE_HANDLE
 *
pdev
)

461 
pdev
->
dev
.
˛ass_cb
->
	`IsoOUTIncom∂ëe
(pdev);

462  
USBD_OK
;

463 
	}
}

465 #ifde‡
VBUS_SENSING_ENABLED


472 
uöt8_t
 
	$USBD_DevC⁄√˘ed
(
USB_OTG_CORE_HANDLE
 *
pdev
)

474 
pdev
->
dev
.
u§_cb
->
	`Devi˚C⁄√˘ed
();

475 
pdev
->
dev
.
c⁄√˘i⁄_°©us
 = 1;

476  
USBD_OK
;

477 
	}
}

485 
uöt8_t
 
	$USBD_DevDisc⁄√˘ed
(
USB_OTG_CORE_HANDLE
 *
pdev
)

487 
pdev
->
dev
.
u§_cb
->
	`Devi˚Disc⁄√˘ed
();

488 
pdev
->
dev
.
˛ass_cb
->
	`DeInô
(pdev, 0);

489 
pdev
->
dev
.
c⁄√˘i⁄_°©us
 = 0;

490  
USBD_OK
;

491 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\src\usbd_ioreq.c

29 
	~"usbd_i‹eq.h
"

95 
USBD_Sètus
 
	$USBD_CéSídD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

96 
uöt8_t
 *
pbuf
,

97 
uöt16_t
 
Àn
)

99 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

101 
pdev
->
dev
.
ö_ï
[0].
tŸÆ_d©a_Àn
 = 
Àn
;

102 
pdev
->
dev
.
ö_ï
[0].
ªm_d©a_Àn
 = 
Àn
;

103 
pdev
->
dev
.
devi˚_°©e
 = 
USB_OTG_EP0_DATA_IN
;

105 
	`DCD_EP_Tx
 (
pdev
, 0, 
pbuf
, 
Àn
);

107  
ªt
;

108 
	}
}

118 
USBD_Sètus
 
	$USBD_CéC⁄töueSídD©a
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

119 
uöt8_t
 *
pbuf
,

120 
uöt16_t
 
Àn
)

122 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

124 
	`DCD_EP_Tx
 (
pdev
, 0, 
pbuf
, 
Àn
);

127  
ªt
;

128 
	}
}

138 
USBD_Sètus
 
	$USBD_CéPª∑ªRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

139 
uöt8_t
 *
pbuf
,

140 
uöt16_t
 
Àn
)

142 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

144 
pdev
->
dev
.
out_ï
[0].
tŸÆ_d©a_Àn
 = 
Àn
;

145 
pdev
->
dev
.
out_ï
[0].
ªm_d©a_Àn
 = 
Àn
;

146 
pdev
->
dev
.
devi˚_°©e
 = 
USB_OTG_EP0_DATA_OUT
;

148 
	`DCD_EP_Pª∑ªRx
 (
pdev
,

150 
pbuf
,

151 
Àn
);

154  
ªt
;

155 
	}
}

165 
USBD_Sètus
 
	$USBD_CéC⁄töueRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

166 
uöt8_t
 *
pbuf
,

167 
uöt16_t
 
Àn
)

169 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

171 
	`DCD_EP_Pª∑ªRx
 (
pdev
,

173 
pbuf
,

174 
Àn
);

175  
ªt
;

176 
	}
}

183 
USBD_Sètus
 
	$USBD_CéSídSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

185 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

186 
pdev
->
dev
.
devi˚_°©e
 = 
USB_OTG_EP0_STATUS_IN
;

187 
	`DCD_EP_Tx
 (
pdev
,

189 
NULL
,

192 
	`USB_OTG_EP0_OutSèπ
(
pdev
);

194  
ªt
;

195 
	}
}

203 
USBD_Sètus
 
	$USBD_CéRe˚iveSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

205 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

206 
pdev
->
dev
.
devi˚_°©e
 = 
USB_OTG_EP0_STATUS_OUT
;

207 
	`DCD_EP_Pª∑ªRx
 ( 
pdev
,

209 
NULL
,

212 
	`USB_OTG_EP0_OutSèπ
(
pdev
);

214  
ªt
;

215 
	}
}

225 
uöt16_t
 
	$USBD_GëRxCou¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
)

227  
pdev
->
dev
.
out_ï
[
ïnum
].
x„r_cou¡
;

228 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\src\usbd_req.c

29 
	~"usbd_ªq.h
"

30 
	~"usbd_i‹eq.h
"

31 
	~"usbd_desc.h
"

72 
__IO
 
USB_OTG_DCTL_Ty≥Def
 
SET_TEST_MODE
;

74 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


75 #i‡
deföed
 ( 
__ICCARM__
 )

76 #¥agm®
d©a_Æignmít
=4

79 
__ALIGN_BEGIN
 
uöt32_t
 
USBD_ï_°©us
 
	g__ALIGN_END
 = 0;

81 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


82 #i‡
deföed
 ( 
__ICCARM__
 )

83 #¥agm®
d©a_Æignmít
=4

86 
__ALIGN_BEGIN
 
uöt32_t
 
USBD_deÁu…_cfg
 
	g__ALIGN_END
 = 0;

88 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


89 #i‡
deföed
 ( 
__ICCARM__
 )

90 #¥agm®
d©a_Æignmít
=4

93 
__ALIGN_BEGIN
 
uöt32_t
 
USBD_cfg_°©us
 
	g__ALIGN_END
 = 0;

95 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


96 #i‡
deföed
 ( 
__ICCARM__
 )

97 #¥agm®
d©a_Æignmít
=4

100 
__ALIGN_BEGIN
 
uöt8_t
 
	gUSBD_SåDesc
[
USB_MAX_STR_DESC_SIZ
] 
	g__ALIGN_END
 ;

109 
USBD_GëDes¸ùt‹
(
USB_OTG_CORE_HANDLE
 *
pdev
,

110 
USB_SETUP_REQ
 *
ªq
);

112 
USBD_SëAddªss
(
USB_OTG_CORE_HANDLE
 *
pdev
,

113 
USB_SETUP_REQ
 *
ªq
);

115 
USBD_SëC⁄fig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

116 
USB_SETUP_REQ
 *
ªq
);

118 
USBD_GëC⁄fig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

119 
USB_SETUP_REQ
 *
ªq
);

121 
USBD_GëSètus
(
USB_OTG_CORE_HANDLE
 *
pdev
,

122 
USB_SETUP_REQ
 *
ªq
);

124 
USBD_SëFótuª
(
USB_OTG_CORE_HANDLE
 *
pdev
,

125 
USB_SETUP_REQ
 *
ªq
);

127 
USBD_CÃFótuª
(
USB_OTG_CORE_HANDLE
 *
pdev
,

128 
USB_SETUP_REQ
 *
ªq
);

130 
uöt8_t
 
USBD_GëLí
(uöt8_à*
buf
);

148 
USBD_Sètus
 
	$USBD_StdDevReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
ªq
)

150 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

152 
ªq
->
bReque°
)

154 
USB_REQ_GET_DESCRIPTOR
:

156 
	`USBD_GëDes¸ùt‹
 (
pdev
, 
ªq
) ;

159 
USB_REQ_SET_ADDRESS
:

160 
	`USBD_SëAddªss
(
pdev
, 
ªq
);

163 
USB_REQ_SET_CONFIGURATION
:

164 
	`USBD_SëC⁄fig
 (
pdev
 , 
ªq
);

167 
USB_REQ_GET_CONFIGURATION
:

168 
	`USBD_GëC⁄fig
 (
pdev
 , 
ªq
);

171 
USB_REQ_GET_STATUS
:

172 
	`USBD_GëSètus
 (
pdev
 , 
ªq
);

176 
USB_REQ_SET_FEATURE
:

177 
	`USBD_SëFótuª
 (
pdev
 , 
ªq
);

180 
USB_REQ_CLEAR_FEATURE
:

181 
	`USBD_CÃFótuª
 (
pdev
 , 
ªq
);

185 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

189  
ªt
;

190 
	}
}

199 
USBD_Sètus
 
	$USBD_StdItfReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
ªq
)

201 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

203 
pdev
->
dev
.
devi˚_°©us
)

205 
USB_OTG_CONFIGURED
:

207 i‡(
	`LOBYTE
(
ªq
->
wIndex
Ë<
USBD_ITF_MAX_NUM
)

209 
pdev
->
dev
.
˛ass_cb
->
	`Sëup
 (pdev, 
ªq
);

211 if((
ªq
->
wLígth
 =0)&& (
ªt
 =
USBD_OK
))

213 
	`USBD_CéSídSètus
(
pdev
);

218 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

223 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

226  
ªt
;

227 
	}
}

236 
USBD_Sètus
 
	$USBD_StdEPReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
ªq
)

239 
uöt8_t
 
ï_addr
;

240 
USBD_Sètus
 
ªt
 = 
USBD_OK
;

242 
ï_addr
 = 
	`LOBYTE
(
ªq
->
wIndex
);

244 
ªq
->
bReque°
)

247 
USB_REQ_SET_FEATURE
 :

249 
pdev
->
dev
.
devi˚_°©us
)

251 
USB_OTG_ADDRESSED
:

252 i‡((
ï_addr
 != 0x00) && (ep_addr != 0x80))

254 
	`DCD_EP_SèŒ
(
pdev
 , 
ï_addr
);

258 
USB_OTG_CONFIGURED
:

259 i‡(
ªq
->
wVÆue
 =
USB_FEATURE_EP_HALT
)

261 i‡((
ï_addr
 != 0x00) && (ep_addr != 0x80))

263 
	`DCD_EP_SèŒ
(
pdev
 , 
ï_addr
);

267 
pdev
->
dev
.
˛ass_cb
->
	`Sëup
 (pdev, 
ªq
);

268 
	`USBD_CéSídSètus
(
pdev
);

273 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

278 
USB_REQ_CLEAR_FEATURE
 :

280 
pdev
->
dev
.
devi˚_°©us
)

282 
USB_OTG_ADDRESSED
:

283 i‡((
ï_addr
 != 0x00) && (ep_addr != 0x80))

285 
	`DCD_EP_SèŒ
(
pdev
 , 
ï_addr
);

289 
USB_OTG_CONFIGURED
:

290 i‡(
ªq
->
wVÆue
 =
USB_FEATURE_EP_HALT
)

292 i‡((
ï_addr
 != 0x00) && (ep_addr != 0x80))

294 
	`DCD_EP_CÃSèŒ
(
pdev
 , 
ï_addr
);

295 
pdev
->
dev
.
˛ass_cb
->
	`Sëup
 (pdev, 
ªq
);

297 
	`USBD_CéSídSètus
(
pdev
);

302 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

307 
USB_REQ_GET_STATUS
:

308 
pdev
->
dev
.
devi˚_°©us
)

310 
USB_OTG_ADDRESSED
:

311 i‡((
ï_addr
 != 0x00) && (ep_addr != 0x80))

313 
	`DCD_EP_SèŒ
(
pdev
 , 
ï_addr
);

317 
USB_OTG_CONFIGURED
:

320 i‡((
ï_addr
 & 0x80)== 0x80)

322 if(
pdev
->
dev
.
ö_ï
[
ï_addr
 & 0x7F].
is_°Æl
)

324 
USBD_ï_°©us
 = 0x0001;

328 
USBD_ï_°©us
 = 0x0000;

331 i‡((
ï_addr
 & 0x80)== 0x00)

333 if(
pdev
->
dev
.
out_ï
[
ï_addr
].
is_°Æl
)

335 
USBD_ï_°©us
 = 0x0001;

340 
USBD_ï_°©us
 = 0x0000;

343 
	`USBD_CéSídD©a
 (
pdev
,

344 (
uöt8_t
 *)&
USBD_ï_°©us
,

349 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

357  
ªt
;

358 
	}
}

366 
	$USBD_GëDes¸ùt‹
(
USB_OTG_CORE_HANDLE
 *
pdev
,

367 
USB_SETUP_REQ
 *
ªq
)

369 
uöt16_t
 
Àn
;

370 
uöt8_t
 *
pbuf
;

373 
ªq
->
wVÆue
 >> 8)

375 
USB_DESC_TYPE_DEVICE
:

376 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëDevi˚Des¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

377 i‡((
ªq
->
wLígth
 =64Ë||–
pdev
->
dev
.
devi˚_°©us
 =
USB_OTG_DEFAULT
))

379 
Àn
 = 8;

383 
USB_DESC_TYPE_CONFIGURATION
:

384 
pbuf
 = (
uöt8_t
 *)
pdev
->
dev
.
˛ass_cb
->
	`GëC⁄figDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

385 #ifde‡
USB_OTG_HS_CORE


386 if((
pdev
->
cfg
.
•ìd
 =
USB_OTG_SPEED_FULL
 )&&

387 (
pdev
->
cfg
.
phy_ôÁ˚
 =
USB_OTG_ULPI_PHY
))

389 
pbuf
 = (
uöt8_t
 *)
pdev
->
dev
.
˛ass_cb
->
	`GëOthîC⁄figDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

392 
pbuf
[1] = 
USB_DESC_TYPE_CONFIGURATION
;

393 
pdev
->
dev
.
pC⁄fig_des¸ùt‹
 = 
pbuf
;

396 
USB_DESC_TYPE_STRING
:

397 (
uöt8_t
)(
ªq
->
wVÆue
))

399 
USBD_IDX_LANGID_STR
:

400 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëL™gIDSåDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

403 
USBD_IDX_MFC_STR
:

404 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëM™uÁ˘uªrSåDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

407 
USBD_IDX_PRODUCT_STR
:

408 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëProdu˘SåDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

411 
USBD_IDX_SERIAL_STR
:

412 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëSîülSåDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

415 
USBD_IDX_CONFIG_STR
:

416 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëC⁄figuøti⁄SåDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

419 
USBD_IDX_INTERFACE_STR
:

420 
pbuf
 = 
pdev
->
dev
.
u§_devi˚
->
	`GëI¡îÁ˚SåDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

424 #ifde‡
USB_SUPPORT_USER_STRING_DESC


425 
pbuf
 = 
pdev
->
dev
.
˛ass_cb
->
	`GëU§SåDes¸ùt‹
’dev->
cfg
.
•ìd
, (
ªq
->
wVÆue
Ë, &
Àn
);

428 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

433 
USB_DESC_TYPE_DEVICE_QUALIFIER
:

434 #ifde‡
USB_OTG_HS_CORE


435 if(
pdev
->
cfg
.
•ìd
 =
USB_OTG_SPEED_HIGH
 )

438 
pbuf
 = (
uöt8_t
 *)
pdev
->
dev
.
˛ass_cb
->
	`GëC⁄figDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

440 
USBD_Devi˚QuÆifõrDesc
[4]
pbuf
[14];

441 
USBD_Devi˚QuÆifõrDesc
[5]
pbuf
[15];

442 
USBD_Devi˚QuÆifõrDesc
[6]
pbuf
[16];

444 
pbuf
 = 
USBD_Devi˚QuÆifõrDesc
;

445 
Àn
 = 
USB_LEN_DEV_QUALIFIER_DESC
;

450 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

454 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

458 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
:

459 #ifde‡
USB_OTG_HS_CORE


461 if(
pdev
->
cfg
.
•ìd
 =
USB_OTG_SPEED_HIGH
 )

463 
pbuf
 = (
uöt8_t
 *)
pdev
->
dev
.
˛ass_cb
->
	`GëOthîC⁄figDes¸ùt‹
’dev->
cfg
.
•ìd
, &
Àn
);

464 
pbuf
[1] = 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
;

469 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

473 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

479 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

483 if((
Àn
 !0)&& (
ªq
->
wLígth
 != 0))

486 
Àn
 = 
	`MIN
÷í , 
ªq
->
wLígth
);

488 
	`USBD_CéSídD©a
 (
pdev
,

489 
pbuf
,

490 
Àn
);

493 
	}
}

502 
	$USBD_SëAddªss
(
USB_OTG_CORE_HANDLE
 *
pdev
,

503 
USB_SETUP_REQ
 *
ªq
)

505 
uöt8_t
 
dev_addr
;

507 i‡((
ªq
->
wIndex
 =0Ë&& (ªq->
wLígth
 == 0))

509 
dev_addr
 = (
uöt8_t
)(
ªq
->
wVÆue
) & 0x7F;

511 i‡(
pdev
->
dev
.
devi˚_°©us
 =
USB_OTG_CONFIGURED
)

513 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

517 
pdev
->
dev
.
devi˚_addªss
 = 
dev_addr
;

518 
	`DCD_EP_SëAddªss
(
pdev
, 
dev_addr
);

519 
	`USBD_CéSídSètus
(
pdev
);

521 i‡(
dev_addr
 != 0)

523 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_ADDRESSED
;

527 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_DEFAULT
;

533 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

535 
	}
}

544 
	$USBD_SëC⁄fig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

545 
USB_SETUP_REQ
 *
ªq
)

548 
uöt8_t
 
cfgidx
;

550 
cfgidx
 = (
uöt8_t
)(
ªq
->
wVÆue
);

552 i‡(
cfgidx
 > 
USBD_CFG_MAX_NUM
 )

554 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

558 
pdev
->
dev
.
devi˚_°©us
)

560 
USB_OTG_ADDRESSED
:

561 i‡(
cfgidx
)

563 
pdev
->
dev
.
devi˚_c⁄fig
 = 
cfgidx
;

564 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_CONFIGURED
;

565 
	`USBD_SëCfg
(
pdev
 , 
cfgidx
);

566 
	`USBD_CéSídSètus
(
pdev
);

570 
	`USBD_CéSídSètus
(
pdev
);

574 
USB_OTG_CONFIGURED
:

575 i‡(
cfgidx
 == 0)

577 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_ADDRESSED
;

578 
pdev
->
dev
.
devi˚_c⁄fig
 = 
cfgidx
;

579 
	`USBD_CÃCfg
(
pdev
 , 
cfgidx
);

580 
	`USBD_CéSídSètus
(
pdev
);

583 i‡(
cfgidx
 !
pdev
->
dev
.
devi˚_c⁄fig
)

586 
	`USBD_CÃCfg
(
pdev
 ,Ödev->
dev
.
devi˚_c⁄fig
);

589 
pdev
->
dev
.
devi˚_c⁄fig
 = 
cfgidx
;

590 
	`USBD_SëCfg
(
pdev
 , 
cfgidx
);

591 
	`USBD_CéSídSètus
(
pdev
);

595 
	`USBD_CéSídSètus
(
pdev
);

600 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

604 
	}
}

613 
	$USBD_GëC⁄fig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

614 
USB_SETUP_REQ
 *
ªq
)

617 i‡(
ªq
->
wLígth
 != 1)

619 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

623 
pdev
->
dev
.
devi˚_°©us
 )

625 
USB_OTG_ADDRESSED
:

627 
	`USBD_CéSídD©a
 (
pdev
,

628 (
uöt8_t
 *)&
USBD_deÁu…_cfg
,

632 
USB_OTG_CONFIGURED
:

634 
	`USBD_CéSídD©a
 (
pdev
,

635 &
pdev
->
dev
.
devi˚_c⁄fig
,

640 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

644 
	}
}

653 
	$USBD_GëSètus
(
USB_OTG_CORE_HANDLE
 *
pdev
,

654 
USB_SETUP_REQ
 *
ªq
)

658 
pdev
->
dev
.
devi˚_°©us
)

660 
USB_OTG_ADDRESSED
:

661 
USB_OTG_CONFIGURED
:

663 #ifde‡
USBD_SELF_POWERED


664 
USBD_cfg_°©us
 = 
USB_CONFIG_SELF_POWERED
;

666 
USBD_cfg_°©us
 = 0x00;

669 i‡(
pdev
->
dev
.
DevRemŸeWakeup
)

671 
USBD_cfg_°©us
 |
USB_CONFIG_REMOTE_WAKEUP
;

674 
	`USBD_CéSídD©a
 (
pdev
,

675 (
uöt8_t
 *)&
USBD_cfg_°©us
,

680 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

683 
	}
}

693 
	$USBD_SëFótuª
(
USB_OTG_CORE_HANDLE
 *
pdev
,

694 
USB_SETUP_REQ
 *
ªq
)

697 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

698 
uöt8_t
 
ã°_mode
 = 0;

700 i‡(
ªq
->
wVÆue
 =
USB_FEATURE_REMOTE_WAKEUP
)

702 
pdev
->
dev
.
DevRemŸeWakeup
 = 1;

703 
pdev
->
dev
.
˛ass_cb
->
	`Sëup
 (pdev, 
ªq
);

704 
	`USBD_CéSídSètus
(
pdev
);

707 i‡((
ªq
->
wVÆue
 =
USB_FEATURE_TEST_MODE
) &&

708 ((
ªq
->
wIndex
 & 0xFF) == 0))

710 
d˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
);

712 
ã°_mode
 = 
ªq
->
wIndex
 >> 8;

713 
ã°_mode
)

716 
d˘l
.
b
.
t°˘l
 = 1;

720 
d˘l
.
b
.
t°˘l
 = 2;

724 
d˘l
.
b
.
t°˘l
 = 3;

728 
d˘l
.
b
.
t°˘l
 = 4;

732 
d˘l
.
b
.
t°˘l
 = 5;

735 
SET_TEST_MODE
 = 
d˘l
;

736 
pdev
->
dev
.
ã°_mode
 = 1;

737 
	`USBD_CéSídSètus
(
pdev
);

740 
	}
}

750 
	$USBD_CÃFótuª
(
USB_OTG_CORE_HANDLE
 *
pdev
,

751 
USB_SETUP_REQ
 *
ªq
)

753 
pdev
->
dev
.
devi˚_°©us
)

755 
USB_OTG_ADDRESSED
:

756 
USB_OTG_CONFIGURED
:

757 i‡(
ªq
->
wVÆue
 =
USB_FEATURE_REMOTE_WAKEUP
)

759 
pdev
->
dev
.
DevRemŸeWakeup
 = 0;

760 
pdev
->
dev
.
˛ass_cb
->
	`Sëup
 (pdev, 
ªq
);

761 
	`USBD_CéSídSètus
(
pdev
);

766 
	`USBD_CéEº‹
(
pdev
 , 
ªq
);

769 
	}
}

779 
	$USBD_P¨£SëupReque°
–
USB_OTG_CORE_HANDLE
 *
pdev
,

780 
USB_SETUP_REQ
 *
ªq
)

782 
ªq
->
bmReque°
 = *(
uöt8_t
 *Ë(
pdev
->
dev
.
£tup_∑ckë
);

783 
ªq
->
bReque°
 = *(
uöt8_t
 *Ë(
pdev
->
dev
.
£tup_∑ckë
 + 1);

784 
ªq
->
wVÆue
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
£tup_∑ckë
 + 2);

785 
ªq
->
wIndex
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
£tup_∑ckë
 + 4);

786 
ªq
->
wLígth
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
£tup_∑ckë
 + 6);

788 
pdev
->
dev
.
ö_ï
[0].
˘l_d©a_Àn
 = 
ªq
->
wLígth
 ;

789 
pdev
->
dev
.
devi˚_°©e
 = 
USB_OTG_EP0_SETUP
;

790 
	}
}

800 
	$USBD_CéEº‹
–
USB_OTG_CORE_HANDLE
 *
pdev
,

801 
USB_SETUP_REQ
 *
ªq
)

804 
	`DCD_EP_SèŒ
(
pdev
 , 0x80);

805 
	`DCD_EP_SèŒ
(
pdev
 , 0);

806 
	`USB_OTG_EP0_OutSèπ
(
pdev
);

807 
	}
}

818 
	$USBD_GëSåög
(
uöt8_t
 *
desc
, uöt8_à*
unicode
, 
uöt16_t
 *
Àn
)

820 
uöt8_t
 
idx
 = 0;

822 i‡(
desc
 !
NULL
)

824 *
Àn
 = 
	`USBD_GëLí
(
desc
) * 2 + 2;

825 
unicode
[
idx
++] = *
Àn
;

826 
unicode
[
idx
++] = 
USB_DESC_TYPE_STRING
;

828 *
desc
 != 0)

830 
unicode
[
idx
++] = *
desc
++;

831 
unicode
[
idx
++] = 0x00;

834 
	}
}

842 
uöt8_t
 
	$USBD_GëLí
(
uöt8_t
 *
buf
)

844 
uöt8_t
 
Àn
 = 0;

846 *
buf
 != 0)

848 
Àn
++;

849 
buf
++;

852  
Àn
;

853 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_bsp.h

29 #i‚de‡
__USB_BSP__H__


30 
	#__USB_BSP__H__


	)

33 
	~"usb_c‹e.h
"

34 
	~"usb_c⁄f.h
"

79 
USB_OTG_BSP_Inô
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

80 
USB_OTG_BSP_uDñay
 (c⁄° 
uöt32_t
 
u£c
);

81 
USB_OTG_BSP_mDñay
 (c⁄° 
uöt32_t
 
m£c
);

82 
USB_OTG_BSP_E«bÀI¡îru±
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

83 #ifde‡
USE_HOST_MODE


84 
USB_OTG_BSP_C⁄figVBUS
(
USB_OTG_CORE_HANDLE
 *
pdev
);

85 
USB_OTG_BSP_DriveVBUS
(
USB_OTG_CORE_HANDLE
 *
pdev
,
uöt8_t
 
°©e
);

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_conf_template.h

29 #i‚de‡
__USB_CONF__H__


30 
	#__USB_CONF__H__


	)

33 
	~"usb_c⁄f.h
"

59 #i‚de‡
USE_USB_OTG_FS


63 #ifde‡
USE_USB_OTG_FS


64 
	#USB_OTG_FS_CORE


	)

84 #i‚de‡
USE_USB_OTG_HS


88 #i‚de‡
USE_ULPI_PHY


92 #i‚de‡
USE_EMBEDDED_PHY


96 #ifde‡
USE_USB_OTG_HS


97 
	#USB_OTG_HS_CORE


	)

154 #ifde‡
USB_OTG_HS_CORE


155 
	#RX_FIFO_HS_SIZE
 512

	)

156 
	#TX0_FIFO_HS_SIZE
 512

	)

157 
	#TX1_FIFO_HS_SIZE
 512

	)

158 
	#TX2_FIFO_HS_SIZE
 0

	)

159 
	#TX3_FIFO_HS_SIZE
 0

	)

160 
	#TX4_FIFO_HS_SIZE
 0

	)

161 
	#TX5_FIFO_HS_SIZE
 0

	)

162 
	#TXH_NP_HS_FIFOSIZ
 96

	)

163 
	#TXH_P_HS_FIFOSIZ
 96

	)

169 
	#USB_OTG_EXTERNAL_VBUS_ENABLED


	)

171 #ifde‡
USE_ULPI_PHY


172 
	#USB_OTG_ULPI_PHY_ENABLED


	)

174 #ifde‡
USE_EMBEDDED_PHY


175 
	#USB_OTG_EMBEDDED_PHY_ENABLED


	)

177 
	#USB_OTG_HS_INTERNAL_DMA_ENABLED


	)

178 
	#USB_OTG_HS_DEDICATED_EP1_ENABLED


	)

182 #ifde‡
USB_OTG_FS_CORE


183 
	#RX_FIFO_FS_SIZE
 128

	)

184 
	#TX0_FIFO_FS_SIZE
 64

	)

185 
	#TX1_FIFO_FS_SIZE
 128

	)

186 
	#TX2_FIFO_FS_SIZE
 0

	)

187 
	#TX3_FIFO_FS_SIZE
 0

	)

188 
	#TXH_NP_HS_FIFOSIZ
 96

	)

189 
	#TXH_P_HS_FIFOSIZ
 96

	)

200 
	#USE_DEVICE_MODE


	)

203 #i‚de‡
USB_OTG_FS_CORE


204 #i‚de‡
USB_OTG_HS_CORE


209 #i‚de‡
USE_DEVICE_MODE


210 #i‚de‡
USE_HOST_MODE


215 #i‚de‡
USE_USB_OTG_HS


216 #i‚de‡
USE_USB_OTG_FS


220 #i‚de‡
USE_ULPI_PHY


221 #i‚de‡
USE_EMBEDDED_PHY


230 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


231 #i‡
deföed
 (
__GNUC__
)

232 
	#__ALIGN_END
 
	`__©åibuã__
 ((
	`Æig√d
 (4)))

	)

233 
	#__ALIGN_BEGIN


	)

235 
	#__ALIGN_END


	)

236 #i‡
deföed
 (
__CC_ARM
)

237 
	#__ALIGN_BEGIN
 
	`__Æign
(4)

	)

238 #ñi‡
deföed
 (
__ICCARM__
)

239 
	#__ALIGN_BEGIN


	)

240 #ñi‡
deföed
 (
__TASKING__
)

241 
	#__ALIGN_BEGIN
 
	`__Æign
(4)

	)

245 
	#__ALIGN_BEGIN


	)

246 
	#__ALIGN_END


	)

250 #i‡
deföed
 (
__CC_ARM
)

251 
	#__∑cked
 
__∑cked


	)

252 #ñi‡
deföed
 (
__ICCARM__
)

253 
	#__∑cked
 
__∑cked


	)

254 #ñi‡
deföed
 ( 
__GNUC__
 )

255 
	#__∑cked
 
	`__©åibuã__
 ((
__∑cked__
))

	)

256 #ñi‡
deföed
 (
__TASKING__
)

257 
	#__∑cked
 
__u«lig√d


	)

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_core.h

29 #i‚de‡
__USB_CORE_H__


30 
	#__USB_CORE_H__


	)

33 
	~"usb_c⁄f.h
"

34 
	~"usb_ªgs.h
"

35 
	~"usb_deföes.h
"

52 
	#USB_OTG_EP0_IDLE
 0

	)

53 
	#USB_OTG_EP0_SETUP
 1

	)

54 
	#USB_OTG_EP0_DATA_IN
 2

	)

55 
	#USB_OTG_EP0_DATA_OUT
 3

	)

56 
	#USB_OTG_EP0_STATUS_IN
 4

	)

57 
	#USB_OTG_EP0_STATUS_OUT
 5

	)

58 
	#USB_OTG_EP0_STALL
 6

	)

60 
	#USB_OTG_EP_TX_DIS
 0x0000

	)

61 
	#USB_OTG_EP_TX_STALL
 0x0010

	)

62 
	#USB_OTG_EP_TX_NAK
 0x0020

	)

63 
	#USB_OTG_EP_TX_VALID
 0x0030

	)

65 
	#USB_OTG_EP_RX_DIS
 0x0000

	)

66 
	#USB_OTG_EP_RX_STALL
 0x1000

	)

67 
	#USB_OTG_EP_RX_NAK
 0x2000

	)

68 
	#USB_OTG_EP_RX_VALID
 0x3000

	)

72 
	#MAX_DATA_LENGTH
 0x200

	)

80 
	mUSB_OTG_OK
 = 0,

81 
	mUSB_OTG_FAIL


82 }
	tUSB_OTG_STS
;

85 
	mHC_IDLE
 = 0,

86 
	mHC_XFRC
,

87 
	mHC_HALTED
,

88 
	mHC_NAK
,

89 
	mHC_NYET
,

90 
	mHC_STALL
,

91 
	mHC_XACTERR
,

92 
	mHC_BBLERR
,

93 
	mHC_DATATGLERR
,

94 }
	tHC_STATUS
;

97 
	mURB_IDLE
 = 0,

98 
	mURB_DONE
,

99 
	mURB_NOTREADY
,

100 
	mURB_ERROR
,

101 
	mURB_STALL


102 }
	tURB_STATE
;

105 
	mCTRL_START
 = 0,

106 
	mCTRL_XFRC
,

107 
	mCTRL_HALTED
,

108 
	mCTRL_NAK
,

109 
	mCTRL_STALL
,

110 
	mCTRL_XACTERR
,

111 
	mCTRL_BBLERR
,

112 
	mCTRL_DATATGLERR
,

113 
	mCTRL_FAIL


114 }
	tCTRL_STATUS
;

117 
	sUSB_OTG_hc


119 
uöt8_t
 
	mdev_addr
 ;

120 
uöt8_t
 
	mï_num
;

121 
uöt8_t
 
	mï_is_ö
;

122 
uöt8_t
 
	m•ìd
;

123 
uöt8_t
 
	mdo_pög
;

124 
uöt8_t
 
	mï_ty≥
;

125 
uöt16_t
 
	mmax_∑ckë
;

126 
uöt8_t
 
	md©a_pid
;

127 
uöt8_t
 *
	mx„r_buff
;

128 
uöt32_t
 
	mx„r_Àn
;

129 
uöt32_t
 
	mx„r_cou¡
;

130 
uöt8_t
 
	mtoggÀ_ö
;

131 
uöt8_t
 
	mtoggÀ_out
;

132 
uöt32_t
 
	mdma_addr
;

134 
	tUSB_OTG_HC
 , *
	tPUSB_OTG_HC
;

136 
	sUSB_OTG_ï


138 
uöt8_t
 
	mnum
;

139 
uöt8_t
 
	mis_ö
;

140 
uöt8_t
 
	mis_°Æl
;

141 
uöt8_t
 
	mty≥
;

142 
uöt8_t
 
	md©a_pid_°¨t
;

143 
uöt8_t
 
	meví_odd_‰ame
;

144 
uöt16_t
 
	mtx_fifo_num
;

145 
uöt32_t
 
	mmax∑ckë
;

147 
uöt8_t
 *
	mx„r_buff
;

148 
uöt32_t
 
	mdma_addr
;

149 
uöt32_t
 
	mx„r_Àn
;

150 
uöt32_t
 
	mx„r_cou¡
;

152 
uöt32_t
 
	mªm_d©a_Àn
;

153 
uöt32_t
 
	mtŸÆ_d©a_Àn
;

154 
uöt32_t
 
	m˘l_d©a_Àn
;

158 
	tUSB_OTG_EP
 , *
	tPUSB_OTG_EP
;

162 
	sUSB_OTG_c‹e_cfg


164 
uöt8_t
 
	mho°_ch™√ls
;

165 
uöt8_t
 
	mdev_ídpoöts
;

166 
uöt8_t
 
	m•ìd
;

167 
uöt8_t
 
	mdma_íabÀ
;

168 
uöt16_t
 
	mmps
;

169 
uöt16_t
 
	mTŸÆFifoSize
;

170 
uöt8_t
 
	mphy_ôÁ˚
;

171 
uöt8_t
 
	mSof_ouçut
;

172 
uöt8_t
 
	mlow_powî
;

173 
uöt8_t
 
	mc‹eID
;

176 
	tUSB_OTG_CORE_CFGS
, *
	tPUSB_OTG_CORE_CFGS
;

180 
	susb_£tup_ªq
 {

182 
uöt8_t
 
	mbmReque°
;

183 
uöt8_t
 
	mbReque°
;

184 
uöt16_t
 
	mwVÆue
;

185 
uöt16_t
 
	mwIndex
;

186 
uöt16_t
 
	mwLígth
;

187 } 
	tUSB_SETUP_REQ
;

189 
	s_Devi˚_Ty≥Def


191 
	muöt8_t
 *(*
	mGëDevi˚Des¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

192 
	muöt8_t
 *(*
	mGëL™gIDSåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

193 
	muöt8_t
 *(*
	mGëM™uÁ˘uªrSåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

194 
	muöt8_t
 *(*
	mGëProdu˘SåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

195 
	muöt8_t
 *(*
	mGëSîülSåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

196 
	muöt8_t
 *(*
	mGëC⁄figuøti⁄SåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

197 
	muöt8_t
 *(*
	mGëI¡îÁ˚SåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

198 } 
	tUSBD_DEVICE
, *
	tpUSBD_DEVICE
;

210 
	s_Devi˚_cb


212 
uöt8_t
 (*
Inô
Ë(*
	mpdev
 , uöt8_à
	mcfgidx
);

213 
uöt8_t
 (*
DeInô
Ë(*
	mpdev
 , uöt8_à
	mcfgidx
);

215 
uöt8_t
 (*
Sëup
Ë(*
	mpdev
 , 
USB_SETUP_REQ
 *
	mªq
);

216 
uöt8_t
 (*
EP0_TxSít
Ë(*
	mpdev
 );

217 
uöt8_t
 (*
EP0_RxRódy
Ë(*
	mpdev
 );

219 
uöt8_t
 (*
D©aIn
Ë(*
	mpdev
 , uöt8_à
	mïnum
);

220 
uöt8_t
 (*
D©aOut
Ë(*
	mpdev
 , uöt8_à
	mïnum
);

221 
uöt8_t
 (*
SOF
Ë(*
	mpdev
);

222 
uöt8_t
 (*
IsoINIncom∂ëe
Ë(*
	mpdev
);

223 
uöt8_t
 (*
IsoOUTIncom∂ëe
Ë(*
	mpdev
);

225 
	muöt8_t
 *(*
	mGëC⁄figDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

226 #ifde‡
USB_OTG_HS_CORE


227 
	muöt8_t
 *(*
	mGëOthîC⁄figDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 , 
uöt16_t
 *
	mÀngth
);

230 #ifde‡
USB_SUPPORT_USER_STRING_DESC


231 
	muöt8_t
 *(*
	mGëU§SåDes¸ùt‹
)–
uöt8_t
 
	m•ìd
 ,uöt8_à
	mödex
, 
uöt16_t
 *
	mÀngth
);

234 } 
	tUSBD_Cœss_cb_Ty≥Def
;

238 
	s_USBD_USR_PROP


240 (*
	mInô
)();

241 (*
	mDevi˚Re£t
)(
uöt8_t
 
	m•ìd
);

242 (*
	mDevi˚C⁄figuªd
)();

243 (*
	mDevi˚Su•íded
)();

244 (*
	mDevi˚Resumed
)();

246 (*
	mDevi˚C⁄√˘ed
)();

247 (*
	mDevi˚Disc⁄√˘ed
)();

250 
	tUSBD_U§_cb_Ty≥Def
;

252 
	s_DCD


254 
uöt8_t
 
	mdevi˚_c⁄fig
;

255 
uöt8_t
 
	mdevi˚_°©e
;

256 
uöt8_t
 
	mdevi˚_°©us
;

257 
uöt8_t
 
	mdevi˚_ﬁd_°©us
;

258 
uöt8_t
 
	mdevi˚_addªss
;

259 
uöt8_t
 
	mc⁄√˘i⁄_°©us
;

260 
uöt8_t
 
	mã°_mode
;

261 
uöt32_t
 
	mDevRemŸeWakeup
;

262 
USB_OTG_EP
 
	mö_ï
 [
USB_OTG_MAX_TX_FIFOS
];

263 
USB_OTG_EP
 
	mout_ï
 [
USB_OTG_MAX_TX_FIFOS
];

264 
uöt8_t
 
	m£tup_∑ckë
 [8*3];

265 
USBD_Cœss_cb_Ty≥Def
 *
	m˛ass_cb
;

266 
USBD_U§_cb_Ty≥Def
 *
	mu§_cb
;

267 
USBD_DEVICE
 *
	mu§_devi˚
;

268 
uöt8_t
 *
	mpC⁄fig_des¸ùt‹
;

270 
	tDCD_DEV
 , *
	tDCD_PDEV
;

273 
	s_HCD


275 
uöt8_t
 
	mRx_Buf„r
 [
MAX_DATA_LENGTH
];

276 
__IO
 
uöt32_t
 
	mC⁄nSts
;

277 
__IO
 
uöt32_t
 
	mEºC¡
[
USB_OTG_MAX_TX_FIFOS
];

278 
__IO
 
uöt32_t
 
	mX„rC¡
[
USB_OTG_MAX_TX_FIFOS
];

279 
__IO
 
HC_STATUS
 
	mHC_Sètus
[
USB_OTG_MAX_TX_FIFOS
];

280 
__IO
 
URB_STATE
 
	mURB_Sèã
[
USB_OTG_MAX_TX_FIFOS
];

281 
USB_OTG_HC
 
	mhc
 [
USB_OTG_MAX_TX_FIFOS
];

282 
uöt16_t
 
	mch™√l
 [
USB_OTG_MAX_TX_FIFOS
];

285 
	tHCD_DEV
 , *
	tUSB_OTG_USBH_PDEV
;

288 
	s_OTG


290 
uöt8_t
 
	mOTG_Sèã
;

291 
uöt8_t
 
	mOTG_PªvSèã
;

292 
uöt8_t
 
	mOTG_Mode
;

294 
	tOTG_DEV
 , *
	tUSB_OTG_USBO_PDEV
;

296 
	sUSB_OTG_h™dÀ


298 
USB_OTG_CORE_CFGS
 
	mcfg
;

299 
USB_OTG_CORE_REGS
 
	mªgs
;

300 #ifde‡
USE_DEVICE_MODE


301 
DCD_DEV
 
	mdev
;

303 #ifde‡
USE_HOST_MODE


304 
HCD_DEV
 
	mho°
;

306 #ifde‡
USE_OTG_MODE


307 
OTG_DEV
 
	mŸg
;

310 
	tUSB_OTG_CORE_HANDLE
 , *
	tPUSB_OTG_CORE_HANDLE
;

337 
USB_OTG_STS
 
USB_OTG_C‹eInô
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

338 
USB_OTG_STS
 
USB_OTG_Sñe˘C‹e
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

339 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
);

340 
USB_OTG_STS
 
USB_OTG_E«bÀGlobÆI¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

341 
USB_OTG_STS
 
USB_OTG_DißbÀGlobÆI¡
(
USB_OTG_CORE_HANDLE
 *
pdev
);

342 * 
USB_OTG_RódPackë
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

343 
uöt8_t
 *
de°
,

344 
uöt16_t
 
Àn
);

345 
USB_OTG_STS
 
USB_OTG_WrôePackë
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

346 
uöt8_t
 *
§c
,

347 
uöt8_t
 
ch_ï_num
,

348 
uöt16_t
 
Àn
);

349 
USB_OTG_STS
 
USB_OTG_FlushTxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt32_t
 
num
);

350 
USB_OTG_STS
 
USB_OTG_FlushRxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

352 
uöt32_t
 
USB_OTG_RódC‹eIå
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

353 
uöt32_t
 
USB_OTG_RódOtgIå
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

354 
uöt8_t
 
USB_OTG_IsHo°Mode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

355 
uöt8_t
 
USB_OTG_IsDevi˚Mode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

356 
uöt32_t
 
USB_OTG_GëMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

357 
USB_OTG_STS
 
USB_OTG_PhyInô
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

358 
USB_OTG_STS
 
USB_OTG_SëCuºítMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

359 
uöt8_t
 
mode
);

362 #ifde‡
USE_HOST_MODE


363 
USB_OTG_STS
 
USB_OTG_C‹eInôHo°
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

364 
USB_OTG_STS
 
USB_OTG_E«bÀHo°I¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

365 
USB_OTG_STS
 
USB_OTG_HC_Inô
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
hc_num
);

366 
USB_OTG_STS
 
USB_OTG_HC_HÆt
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
hc_num
);

367 
USB_OTG_STS
 
USB_OTG_HC_SèπX„r
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
hc_num
);

368 
USB_OTG_STS
 
USB_OTG_HC_DoPög
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
hc_num
);

369 
uöt32_t
 
USB_OTG_RódHo°AŒCh™√ls_öå
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

370 
uöt32_t
 
USB_OTG_Re£tP‹t
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

371 
uöt32_t
 
USB_OTG_RódHPRT0
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

372 
USB_OTG_DriveVbus
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
°©e
);

373 
USB_OTG_InôFSLSPClkSñ
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,
uöt8_t
 
‰eq
);

374 
uöt8_t
 
USB_OTG_IsEvíFøme
 (
USB_OTG_CORE_HANDLE
 *
pdev
) ;

375 
USB_OTG_St›Ho°
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

378 #ifde‡
USE_DEVICE_MODE


379 
USB_OTG_STS
 
USB_OTG_C‹eInôDev
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

380 
USB_OTG_STS
 
USB_OTG_E«bÀDevI¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

381 
uöt32_t
 
USB_OTG_RódDevAŒInEPIå
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

382 
USB_OTG_SPEED
 
USB_OTG_GëDevi˚S≥ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

383 
USB_OTG_STS
 
USB_OTG_EP0A˘iv©e
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

384 
USB_OTG_STS
 
USB_OTG_EPA˘iv©e
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
);

385 
USB_OTG_STS
 
USB_OTG_EPDó˘iv©e
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
);

386 
USB_OTG_STS
 
USB_OTG_EPSèπX„r
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
);

387 
USB_OTG_STS
 
USB_OTG_EP0SèπX„r
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
);

388 
USB_OTG_STS
 
USB_OTG_EPSëSèŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
);

389 
USB_OTG_STS
 
USB_OTG_EPCÀ¨SèŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
);

390 
uöt32_t
 
USB_OTG_RódDevAŒOutEp_ôr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

391 
uöt32_t
 
USB_OTG_RódDevOutEP_ôr
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
);

392 
uöt32_t
 
USB_OTG_RódDevAŒInEPIå
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

393 
USB_OTG_InôDevS≥ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
•ìd
);

394 
uöt8_t
 
USBH_IsEvíFøme
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

395 
USB_OTG_EP0_OutSèπ
(
USB_OTG_CORE_HANDLE
 *
pdev
);

396 
USB_OTG_A˘iveRemŸeWakeup
(
USB_OTG_CORE_HANDLE
 *
pdev
);

397 
USB_OTG_Ung©eClock
(
USB_OTG_CORE_HANDLE
 *
pdev
);

398 
USB_OTG_St›Devi˚
(
USB_OTG_CORE_HANDLE
 *
pdev
);

399 
USB_OTG_SëEPSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
 , 
uöt32_t
 
Sètus
);

400 
uöt32_t
 
USB_OTG_GëEPSètus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
USB_OTG_EP
 *
ï
);

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_dcd.h

29 #i‚de‡
__DCD_H__


30 
	#__DCD_H__


	)

33 
	~"usb_c‹e.h
"

49 
	#USB_OTG_EP_CONTROL
 0

	)

50 
	#USB_OTG_EP_ISOC
 1

	)

51 
	#USB_OTG_EP_BULK
 2

	)

52 
	#USB_OTG_EP_INT
 3

	)

53 
	#USB_OTG_EP_MASK
 3

	)

56 
	#USB_OTG_DEFAULT
 1

	)

57 
	#USB_OTG_ADDRESSED
 2

	)

58 
	#USB_OTG_CONFIGURED
 3

	)

59 
	#USB_OTG_SUSPENDED
 4

	)

74 
uöt8_t
 
	mbLígth
;

75 
uöt8_t
 
	mbDes¸ùt‹Ty≥
;

76 
uöt8_t
 
	mbEndpoötAddªss
;

77 
uöt8_t
 
	mbmAâribuãs
;

78 
uöt16_t
 
	mwMaxPackëSize
;

79 
uöt8_t
 
	mbI¡îvÆ
;

81 
	tEP_DESCRIPTOR
 , *
	tPEP_DESCRIPTOR
;

108 
DCD_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

109 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
);

111 
DCD_DevC⁄√˘
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

112 
DCD_DevDisc⁄√˘
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

113 
DCD_EP_SëAddªss
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

114 
uöt8_t
 
addªss
);

115 
uöt32_t
 
DCD_EP_O≥n
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

116 
uöt8_t
 
ï_addr
,

117 
uöt16_t
 
ï_mps
,

118 
uöt8_t
 
ï_ty≥
);

120 
uöt32_t
 
DCD_EP_Clo£
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

121 
uöt8_t
 
ï_addr
);

124 
uöt32_t
 
DCD_EP_Pª∑ªRx
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

125 
uöt8_t
 
ï_addr
,

126 
uöt8_t
 *
pbuf
,

127 
uöt16_t
 
buf_Àn
);

129 
uöt32_t
 
DCD_EP_Tx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

130 
uöt8_t
 
ï_addr
,

131 
uöt8_t
 *
pbuf
,

132 
uöt32_t
 
buf_Àn
);

133 
uöt32_t
 
DCD_EP_SèŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

134 
uöt8_t
 
ïnum
);

135 
uöt32_t
 
DCD_EP_CÃSèŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

136 
uöt8_t
 
ïnum
);

137 
uöt32_t
 
DCD_EP_Flush
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

138 
uöt8_t
 
ïnum
);

139 
uöt32_t
 
DCD_H™dÀ_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

141 
uöt32_t
 
DCD_GëEPSètus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

142 
uöt8_t
 
ïnum
);

144 
DCD_SëEPSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

145 
uöt8_t
 
ïnum
 ,

146 
uöt32_t
 
Sètus
);

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_dcd_int.h

29 #i‚de‡
USB_DCD_INT_H__


30 
	#USB_DCD_INT_H__


	)

33 
	~"usb_dcd.h
"

51 
	s_USBD_DCD_INT


53 
uöt8_t
 (* 
D©aOutSège
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
 , uöt8_à
	mïnum
);

54 
uöt8_t
 (* 
D©aInSège
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
 , uöt8_à
	mïnum
);

55 
uöt8_t
 (* 
SëupSège
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

56 
uöt8_t
 (* 
SOF
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

57 
uöt8_t
 (* 
Re£t
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

58 
uöt8_t
 (* 
Su•íd
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

59 
uöt8_t
 (* 
Resume
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

60 
uöt8_t
 (* 
IsoINIncom∂ëe
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

61 
uöt8_t
 (* 
IsoOUTIncom∂ëe
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

63 
uöt8_t
 (* 
DevC⁄√˘ed
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

64 
uöt8_t
 (* 
DevDisc⁄√˘ed
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

66 }
	tUSBD_DCD_INT_cb_Ty≥Def
;

68 
USBD_DCD_INT_cb_Ty≥Def
 *
USBD_DCD_INT_f›s
;

85 
	#CLEAR_IN_EP_INTR
(
ïnum
,
öå
) \

86 
dõpöt
.
d32
=0; \

87 
dõpöt
.
b
.
öå
 = 1; \

88 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ïnum
]->
DIEPINT
,
dõpöt
.
d32
);

	)

90 
	#CLEAR_OUT_EP_INTR
(
ïnum
,
öå
) \

91 
d€pöt
.
d32
=0; \

92 
d€pöt
.
b
.
öå
 = 1; \

93 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ïnum
]->
DOEPINT
,
d€pöt
.
d32
);

	)

110 
uöt32_t
 
USBD_OTG_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_defines.h

29 #i‚de‡
__USB_DEF_H__


30 
	#__USB_DEF_H__


	)

33 
	~"usb_c⁄f.h
"

57 
	#USB_OTG_SPEED_PARAM_HIGH
 0

	)

58 
	#USB_OTG_SPEED_PARAM_HIGH_IN_FULL
 1

	)

59 
	#USB_OTG_SPEED_PARAM_FULL
 3

	)

61 
	#USB_OTG_SPEED_HIGH
 0

	)

62 
	#USB_OTG_SPEED_FULL
 1

	)

64 
	#USB_OTG_ULPI_PHY
 1

	)

65 
	#USB_OTG_EMBEDDED_PHY
 2

	)

75 
	#GAHBCFG_TXFEMPTYLVL_EMPTY
 1

	)

76 
	#GAHBCFG_TXFEMPTYLVL_HALFEMPTY
 0

	)

77 
	#GAHBCFG_GLBINT_ENABLE
 1

	)

78 
	#GAHBCFG_INT_DMA_BURST_SINGLE
 0

	)

79 
	#GAHBCFG_INT_DMA_BURST_INCR
 1

	)

80 
	#GAHBCFG_INT_DMA_BURST_INCR4
 3

	)

81 
	#GAHBCFG_INT_DMA_BURST_INCR8
 5

	)

82 
	#GAHBCFG_INT_DMA_BURST_INCR16
 7

	)

83 
	#GAHBCFG_DMAENABLE
 1

	)

84 
	#GAHBCFG_TXFEMPTYLVL_EMPTY
 1

	)

85 
	#GAHBCFG_TXFEMPTYLVL_HALFEMPTY
 0

	)

86 
	#GRXSTS_PKTSTS_IN
 2

	)

87 
	#GRXSTS_PKTSTS_IN_XFER_COMP
 3

	)

88 
	#GRXSTS_PKTSTS_DATA_TOGGLE_ERR
 5

	)

89 
	#GRXSTS_PKTSTS_CH_HALTED
 7

	)

98 
	#MODE_HNP_SRP_CAPABLE
 0

	)

99 
	#MODE_SRP_ONLY_CAPABLE
 1

	)

100 
	#MODE_NO_HNP_SRP_CAPABLE
 2

	)

101 
	#MODE_SRP_CAPABLE_DEVICE
 3

	)

102 
	#MODE_NO_SRP_CAPABLE_DEVICE
 4

	)

103 
	#MODE_SRP_CAPABLE_HOST
 5

	)

104 
	#MODE_NO_SRP_CAPABLE_HOST
 6

	)

105 
	#A_HOST
 1

	)

106 
	#A_SUSPEND
 2

	)

107 
	#A_PERIPHERAL
 3

	)

108 
	#B_PERIPHERAL
 4

	)

109 
	#B_HOST
 5

	)

110 
	#DEVICE_MODE
 0

	)

111 
	#HOST_MODE
 1

	)

112 
	#OTG_MODE
 2

	)

121 
	#DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
 0

	)

122 
	#DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
 1

	)

123 
	#DSTS_ENUMSPD_LS_PHY_6MHZ
 2

	)

124 
	#DSTS_ENUMSPD_FS_PHY_48MHZ
 3

	)

126 
	#DCFG_FRAME_INTERVAL_80
 0

	)

127 
	#DCFG_FRAME_INTERVAL_85
 1

	)

128 
	#DCFG_FRAME_INTERVAL_90
 2

	)

129 
	#DCFG_FRAME_INTERVAL_95
 3

	)

131 
	#DEP0CTL_MPS_64
 0

	)

132 
	#DEP0CTL_MPS_32
 1

	)

133 
	#DEP0CTL_MPS_16
 2

	)

134 
	#DEP0CTL_MPS_8
 3

	)

136 
	#EP_SPEED_LOW
 0

	)

137 
	#EP_SPEED_FULL
 1

	)

138 
	#EP_SPEED_HIGH
 2

	)

140 
	#EP_TYPE_CTRL
 0

	)

141 
	#EP_TYPE_ISOC
 1

	)

142 
	#EP_TYPE_BULK
 2

	)

143 
	#EP_TYPE_INTR
 3

	)

144 
	#EP_TYPE_MSK
 3

	)

146 
	#STS_GOUT_NAK
 1

	)

147 
	#STS_DATA_UPDT
 2

	)

148 
	#STS_XFER_COMP
 3

	)

149 
	#STS_SETUP_COMP
 4

	)

150 
	#STS_SETUP_UPDT
 6

	)

159 
	#HC_PID_DATA0
 0

	)

160 
	#HC_PID_DATA2
 1

	)

161 
	#HC_PID_DATA1
 2

	)

162 
	#HC_PID_SETUP
 3

	)

164 
	#HPRT0_PRTSPD_HIGH_SPEED
 0

	)

165 
	#HPRT0_PRTSPD_FULL_SPEED
 1

	)

166 
	#HPRT0_PRTSPD_LOW_SPEED
 2

	)

168 
	#HCFG_30_60_MHZ
 0

	)

169 
	#HCFG_48_MHZ
 1

	)

170 
	#HCFG_6_MHZ
 2

	)

172 
	#HCCHAR_CTRL
 0

	)

173 
	#HCCHAR_ISOC
 1

	)

174 
	#HCCHAR_BULK
 2

	)

175 
	#HCCHAR_INTR
 3

	)

177 
	#MIN
(
a
, 
b
Ë((◊Ë< (b)Ë? (aË: (b))

	)

190 
	mUSB_OTG_HS_CORE_ID
 = 0,

191 
	mUSB_OTG_FS_CORE_ID
 = 1

192 }
	tUSB_OTG_CORE_ID_Ty≥Def
;

223 
	#USB_OTG_READ_REG32
(
ªg
Ë(*(
__IO
 
uöt32_t
 *Ïeg)

	)

224 
	#USB_OTG_WRITE_REG32
(
ªg
,
vÆue
Ë(*(
__IO
 
uöt32_t
 *Ïeg = vÆue)

	)

225 
	#USB_OTG_MODIFY_REG32
(
ªg
,
˛ór_mask
,
£t_mask
) \

226 
	`USB_OTG_WRITE_REG32
(
ªg
, (((
	`USB_OTG_READ_REG32
‘eg)Ë& ~
˛ór_mask
Ë| 
£t_mask
 ) )

	)

231 
	eUSB_OTG_SPEED
 {

232 
	mUSB_SPEED_UNKNOWN
 = 0,

233 
	mUSB_SPEED_LOW
,

234 
	mUSB_SPEED_FULL
,

235 
	mUSB_SPEED_HIGH


	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_hcd.h

29 #i‚de‡
__USB_HCD_H__


30 
	#__USB_HCD_H__


	)

33 
	~"usb_ªgs.h
"

34 
	~"usb_c‹e.h
"

80 
uöt32_t
 
HCD_Inô
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

81 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
);

82 
uöt32_t
 
HCD_HC_Inô
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

83 
uöt8_t
 
hc_num
);

84 
uöt32_t
 
HCD_SubmôReque°
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

85 
uöt8_t
 
hc_num
) ;

86 
uöt32_t
 
HCD_GëCuºítS≥ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

87 
uöt32_t
 
HCD_Re£tP‹t
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

88 
uöt32_t
 
HCD_IsDevi˚C⁄√˘ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

89 
uöt32_t
 
HCD_GëCuºítFøme
 (
USB_OTG_CORE_HANDLE
 *
pdev
) ;

90 
URB_STATE
 
HCD_GëURB_Sèã
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
ch_num
);

91 
uöt32_t
 
HCD_GëX„rC¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
ch_num
);

92 
HC_STATUS
 
HCD_GëHCSèã
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
ch_num
) ;

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_hcd_int.h

29 #i‚de‡
__HCD_INT_H__


30 
	#__HCD_INT_H__


	)

33 
	~"usb_hcd.h
"

58 
	s_USBH_HCD_INT


60 
uöt8_t
 (* 
SOF
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

61 
uöt8_t
 (* 
DevC⁄√˘ed
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

62 
uöt8_t
 (* 
DevDisc⁄√˘ed
Ë(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

64 }
	tUSBH_HCD_INT_cb_Ty≥Def
;

66 
USBH_HCD_INT_cb_Ty≥Def
 *
USBH_HCD_INT_f›s
;

76 
	#CLEAR_HC_INT
(
HC_REGS
, 
öå
) \

78 
USB_OTG_HCINTn_Ty≥Def
 
hcöt_˛ór
; \

79 
hcöt_˛ór
.
d32
 = 0; \

80 
hcöt_˛ór
.
b
.
öå
 = 1; \

81 
	`USB_OTG_WRITE_REG32
(&((
HC_REGS
)->
HCINT
), 
hcöt_˛ór
.
d32
);\

83 

	)

84 
	#MASK_HOST_INT_CHH
(
hc_num
Ë{ 
USB_OTG_HCINTMSK_Ty≥Def
 
INTMSK
; \

85 
INTMSK
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCINTMSK
); \

86 
INTMSK
.
b
.
chh…d
 = 0; \

87 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCINTMSK
, 
INTMSK
.
d32
);}

	)

89 
	#UNMASK_HOST_INT_CHH
(
hc_num
Ë{ 
USB_OTG_HCINTMSK_Ty≥Def
 
INTMSK
; \

90 
INTMSK
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCINTMSK
); \

91 
INTMSK
.
b
.
chh…d
 = 1; \

92 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCINTMSK
, 
INTMSK
.
d32
);}

	)

94 
	#MASK_HOST_INT_ACK
(
hc_num
Ë{ 
USB_OTG_HCINTMSK_Ty≥Def
 
INTMSK
; \

95 
INTMSK
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCINTMSK
); \

96 
INTMSK
.
b
.
ack
 = 0; \

97 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCINTMSK
, 
GINTMSK
.
d32
);}

	)

99 
	#UNMASK_HOST_INT_ACK
(
hc_num
Ë{ 
USB_OTG_HCGINTMSK_Ty≥Def
 
INTMSK
; \

100 
INTMSK
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCINTMSK
); \

101 
INTMSK
.
b
.
ack
 = 1; \

102 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCINTMSK
, 
INTMSK
.
d32
);}

	)

119 
C⁄√˘CÆlback_H™dÀr
(
USB_OTG_CORE_HANDLE
 *
pdev
);

120 
Disc⁄√˘_CÆlback_H™dÀr
(
USB_OTG_CORE_HANDLE
 *
pdev
);

121 
Ovîcuºít_CÆlback_H™dÀr
(
USB_OTG_CORE_HANDLE
 *
pdev
);

122 
uöt32_t
 
USBH_OTG_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_otg.h

29 #i‚de‡
__USB_OTG__


30 
	#__USB_OTG__


	)

48 
USB_OTG_InôüãSRP
();

49 
USB_OTG_InôüãHNP
(
uöt8_t
 
°©e
 , uöt8_à
mode
);

50 
USB_OTG_Swôchback
 (
USB_OTG_CORE_DEVICE
 *
pdev
);

51 
uöt32_t
 
USB_OTG_GëCuºítSèã
 (
USB_OTG_CORE_DEVICE
 *
pdev
);

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_regs.h

29 #i‚de‡
__USB_OTG_REGS_H__


30 
	#__USB_OTG_REGS_H__


	)

33 
	~"usb_c⁄f.h
"

50 
	#USB_OTG_HS_BASE_ADDR
 0x40040000

	)

51 
	#USB_OTG_FS_BASE_ADDR
 0x50000000

	)

53 
	#USB_OTG_CORE_GLOBAL_REGS_OFFSET
 0x000

	)

54 
	#USB_OTG_DEV_GLOBAL_REG_OFFSET
 0x800

	)

55 
	#USB_OTG_DEV_IN_EP_REG_OFFSET
 0x900

	)

56 
	#USB_OTG_EP_REG_OFFSET
 0x20

	)

57 
	#USB_OTG_DEV_OUT_EP_REG_OFFSET
 0xB00

	)

58 
	#USB_OTG_HOST_GLOBAL_REG_OFFSET
 0x400

	)

59 
	#USB_OTG_HOST_PORT_REGS_OFFSET
 0x440

	)

60 
	#USB_OTG_HOST_CHAN_REGS_OFFSET
 0x500

	)

61 
	#USB_OTG_CHAN_REGS_OFFSET
 0x20

	)

62 
	#USB_OTG_PCGCCTL_OFFSET
 0xE00

	)

63 
	#USB_OTG_DATA_FIFO_OFFSET
 0x1000

	)

64 
	#USB_OTG_DATA_FIFO_SIZE
 0x1000

	)

67 
	#USB_OTG_MAX_TX_FIFOS
 15

	)

69 
	#USB_OTG_HS_MAX_PACKET_SIZE
 512

	)

70 
	#USB_OTG_FS_MAX_PACKET_SIZE
 64

	)

71 
	#USB_OTG_MAX_EP0_SIZE
 64

	)

83 
	s_USB_OTG_GREGS


85 
__IO
 
uöt32_t
 
	mGOTGCTL
;

86 
__IO
 
uöt32_t
 
	mGOTGINT
;

87 
__IO
 
uöt32_t
 
	mGAHBCFG
;

88 
__IO
 
uöt32_t
 
	mGUSBCFG
;

89 
__IO
 
uöt32_t
 
	mGRSTCTL
;

90 
__IO
 
uöt32_t
 
	mGINTSTS
;

91 
__IO
 
uöt32_t
 
	mGINTMSK
;

92 
__IO
 
uöt32_t
 
	mGRXSTSR
;

93 
__IO
 
uöt32_t
 
	mGRXSTSP
;

94 
__IO
 
uöt32_t
 
	mGRXFSIZ
;

95 
__IO
 
uöt32_t
 
	mDIEPTXF0_HNPTXFSIZ
;

96 
__IO
 
uöt32_t
 
	mHNPTXSTS
;

97 
uöt32_t
 
	mRe£rved30
[2];

98 
__IO
 
uöt32_t
 
	mGCCFG
;

99 
__IO
 
uöt32_t
 
	mCID
;

100 
uöt32_t
 
	mRe£rved40
[48];

101 
__IO
 
uöt32_t
 
	mHPTXFSIZ
;

102 
__IO
 
uöt32_t
 
	mDIEPTXF
[
USB_OTG_MAX_TX_FIFOS
];

104 
	tUSB_OTG_GREGS
;

113 
	s_USB_OTG_DREGS


115 
__IO
 
uöt32_t
 
	mDCFG
;

116 
__IO
 
uöt32_t
 
	mDCTL
;

117 
__IO
 
uöt32_t
 
	mDSTS
;

118 
uöt32_t
 
	mRe£rved0C
;

119 
__IO
 
uöt32_t
 
	mDIEPMSK
;

120 
__IO
 
uöt32_t
 
	mDOEPMSK
;

121 
__IO
 
uöt32_t
 
	mDAINT
;

122 
__IO
 
uöt32_t
 
	mDAINTMSK
;

123 
uöt32_t
 
	mRe£rved20
;

124 
uöt32_t
 
	mRe£rved9
;

125 
__IO
 
uöt32_t
 
	mDVBUSDIS
;

126 
__IO
 
uöt32_t
 
	mDVBUSPULSE
;

127 
__IO
 
uöt32_t
 
	mDTHRCTL
;

128 
__IO
 
uöt32_t
 
	mDIEPEMPMSK
;

129 
__IO
 
uöt32_t
 
	mDEACHINT
;

130 
__IO
 
uöt32_t
 
	mDEACHMSK
;

131 
uöt32_t
 
	mRe£rved40
;

132 
__IO
 
uöt32_t
 
	mDINEP1MSK
;

133 
uöt32_t
 
	mRe£rved44
[15];

134 
__IO
 
uöt32_t
 
	mDOUTEP1MSK
;

136 
	tUSB_OTG_DREGS
;

145 
	s_USB_OTG_INEPREGS


147 
__IO
 
uöt32_t
 
	mDIEPCTL
;

148 
uöt32_t
 
	mRe£rved04
;

149 
__IO
 
uöt32_t
 
	mDIEPINT
;

150 
uöt32_t
 
	mRe£rved0C
;

151 
__IO
 
uöt32_t
 
	mDIEPTSIZ
;

152 
__IO
 
uöt32_t
 
	mDIEPDMA
;

153 
__IO
 
uöt32_t
 
	mDTXFSTS
;

154 
uöt32_t
 
	mRe£rved18
;

156 
	tUSB_OTG_INEPREGS
;

165 
	s_USB_OTG_OUTEPREGS


167 
__IO
 
uöt32_t
 
	mDOEPCTL
;

168 
uöt32_t
 
	mRe£rved04
;

169 
__IO
 
uöt32_t
 
	mDOEPINT
;

170 
uöt32_t
 
	mRe£rved0C
;

171 
__IO
 
uöt32_t
 
	mDOEPTSIZ
;

172 
__IO
 
uöt32_t
 
	mDOEPDMA
;

173 
uöt32_t
 
	mRe£rved18
[2];

175 
	tUSB_OTG_OUTEPREGS
;

184 
	s_USB_OTG_HREGS


186 
__IO
 
uöt32_t
 
	mHCFG
;

187 
__IO
 
uöt32_t
 
	mHFIR
;

188 
__IO
 
uöt32_t
 
	mHFNUM
;

189 
uöt32_t
 
	mRe£rved40C
;

190 
__IO
 
uöt32_t
 
	mHPTXSTS
;

191 
__IO
 
uöt32_t
 
	mHAINT
;

192 
__IO
 
uöt32_t
 
	mHAINTMSK
;

194 
	tUSB_OTG_HREGS
;

203 
	s_USB_OTG_HC_REGS


205 
__IO
 
uöt32_t
 
	mHCCHAR
;

206 
__IO
 
uöt32_t
 
	mHCSPLT
;

207 
__IO
 
uöt32_t
 
	mHCINT
;

208 
__IO
 
uöt32_t
 
	mHCINTMSK
;

209 
__IO
 
uöt32_t
 
	mHCTSIZ
;

210 
__IO
 
uöt32_t
 
	mHCDMA
;

211 
uöt32_t
 
	mRe£rved
[2];

213 
	tUSB_OTG_HC_REGS
;

222 
	sUSB_OTG_c‹e_ªgs


224 
USB_OTG_GREGS
 *
	mGREGS
;

225 
USB_OTG_DREGS
 *
	mDREGS
;

226 
USB_OTG_HREGS
 *
	mHREGS
;

227 
USB_OTG_INEPREGS
 *
	mINEP_REGS
[
USB_OTG_MAX_TX_FIFOS
];

228 
USB_OTG_OUTEPREGS
 *
	mOUTEP_REGS
[
USB_OTG_MAX_TX_FIFOS
];

229 
USB_OTG_HC_REGS
 *
	mHC_REGS
[
USB_OTG_MAX_TX_FIFOS
];

230 
__IO
 
uöt32_t
 *
	mHPRT0
;

231 
__IO
 
uöt32_t
 *
	mDFIFO
[
USB_OTG_MAX_TX_FIFOS
];

232 
__IO
 
uöt32_t
 *
	mPCGCCTL
;

234 
	tUSB_OTG_CORE_REGS
 , *
	tPUSB_OTG_CORE_REGS
;

235 
	u_USB_OTG_GOTGCTL_Ty≥Def


237 
uöt32_t
 
	md32
;

240 
uöt32_t
 
	m£§eqscs
 :

242 
uöt32_t
 
	m£§eq
 :

244 
uöt32_t
 
	mRe£rved2_7
 :

246 
uöt32_t
 
	mh°√gscs
 :

248 
uöt32_t
 
	mh≈ªq
 :

250 
uöt32_t
 
	mh°£th≈í
 :

252 
uöt32_t
 
	mdevh≈í
 :

254 
uöt32_t
 
	mRe£rved12_15
 :

256 
uöt32_t
 
	mc⁄id°s
 :

258 
uöt32_t
 
	mdb˘
 :

260 
uöt32_t
 
	ma£svld
 :

262 
uöt32_t
 
	mb£svld
 :

264 
uöt32_t
 
	mRe£rved20_31
 :

267 
	mb
;

268 } 
	tUSB_OTG_GOTGCTL_Ty≥Def
 ;

270 
	u_USB_OTG_GOTGINT_Ty≥Def


272 
uöt32_t
 
	md32
;

275 
uöt32_t
 
	mRe£rved0_1
 :

277 
uöt32_t
 
	m££nddë
 :

279 
uöt32_t
 
	mRe£rved3_7
 :

281 
uöt32_t
 
	m£§eqsuc°schng
 :

283 
uöt32_t
 
	mh°√gsuc°schng
 :

285 
uöt32_t
 
	mª£rvî10_16
 :

287 
uöt32_t
 
	mh°√gdë
 :

289 
uöt32_t
 
	madevtoutchng
 :

291 
uöt32_t
 
	mdebd⁄e
 :

293 
uöt32_t
 
	mRe£rved31_20
 :

296 
	mb
;

297 } 
	tUSB_OTG_GOTGINT_Ty≥Def
 ;

298 
	u_USB_OTG_GAHBCFG_Ty≥Def


300 
uöt32_t
 
	md32
;

303 
uöt32_t
 
	mglblöåmsk
 :

305 
uöt32_t
 
	mhbur°Àn
 :

307 
uöt32_t
 
	mdm´«bÀ
 :

309 
uöt32_t
 
	mRe£rved
 :

311 
uöt32_t
 
	m≈tx„m∂vl_tx„m∂vl
 :

313 
uöt32_t
 
	m±x„m∂vl
 :

315 
uöt32_t
 
	mRe£rved9_31
 :

318 
	mb
;

319 } 
	tUSB_OTG_GAHBCFG_Ty≥Def
 ;

320 
	u_USB_OTG_GUSBCFG_Ty≥Def


322 
uöt32_t
 
	md32
;

325 
uöt32_t
 
	mtoutˇl
 :

327 
uöt32_t
 
	mRe£rved3_5
 :

329 
uöt32_t
 
	mphy£l
 :

331 
uöt32_t
 
	mRe£rved7
 :

333 
uöt32_t
 
	m§pˇp
 :

335 
uöt32_t
 
	mh≈ˇp
 :

337 
uöt32_t
 
	musbådtim
 :

339 
uöt32_t
 
	mRe£rved14
 :

341 
uöt32_t
 
	mphyÕwr˛k£l
 :

343 
uöt32_t
 
	mRe£rved16
 :

345 
uöt32_t
 
	muÕi_f¶s
 :

347 
uöt32_t
 
	muÕi_auto_ªs
 :

349 
uöt32_t
 
	muÕi_˛k_sus_m
 :

351 
uöt32_t
 
	muÕi_ext_vbus_drv
 :

353 
uöt32_t
 
	muÕi_öt_vbus_öd
 :

355 
uöt32_t
 
	mãrm_£l_dl_pul£
 :

357 
uöt32_t
 
	muÕi_öd_˝l
 :

359 
uöt32_t
 
	muÕi_∑s°hrough
 :

361 
uöt32_t
 
	muÕi_¥Ÿe˘_dißbÀ
 :

363 
uöt32_t
 
	mRe£rved26_28
 :

365 
uöt32_t
 
	mf‹˚_ho°
 :

367 
uöt32_t
 
	mf‹˚_dev
 :

369 
uöt32_t
 
	mc‹ru±_tx
 :

372 
	mb
;

373 } 
	tUSB_OTG_GUSBCFG_Ty≥Def
 ;

374 
	u_USB_OTG_GRSTCTL_Ty≥Def


376 
uöt32_t
 
	md32
;

379 
uöt32_t
 
	mcs·r°
 :

381 
uöt32_t
 
	mhs·r°
 :

383 
uöt32_t
 
	mh°‰m
 :

385 
uöt32_t
 
	mRe£rved3
 :

387 
uöt32_t
 
	mrxfÊsh
 :

389 
uöt32_t
 
	mtxfÊsh
 :

391 
uöt32_t
 
	mtx‚um
 :

393 
uöt32_t
 
	mRe£rved11_29
 :

395 
uöt32_t
 
	mdm¨eq
 :

397 
uöt32_t
 
	mahbidÀ
 :

400 
	mb
;

401 } 
	tUSB_OTG_GRSTCTL_Ty≥Def
 ;

402 
	u_USB_OTG_GINTMSK_Ty≥Def


404 
uöt32_t
 
	md32
;

407 
uöt32_t
 
	mRe£rved0
 :

409 
uöt32_t
 
	mmodemism©ch
 :

411 
uöt32_t
 
	mŸgöå
 :

413 
uöt32_t
 
	msoföå
 :

415 
uöt32_t
 
	mrx°sqlvl
 :

417 
uöt32_t
 
	m≈tx„m±y
 :

419 
uöt32_t
 
	mgö«keff
 :

421 
uöt32_t
 
	mgouäakeff
 :

423 
uöt32_t
 
	mRe£rved8_9
 :

425 
uöt32_t
 
	mîlysu•íd
 :

427 
uöt32_t
 
	musbsu•íd
 :

429 
uöt32_t
 
	musbª£t
 :

431 
uöt32_t
 
	míumd⁄e
 :

433 
uöt32_t
 
	misooutdr›
 :

435 
uöt32_t
 
	me›‰ame
 :

437 
uöt32_t
 
	mRe£rved16
 :

439 
uöt32_t
 
	mïmism©ch
 :

441 
uöt32_t
 
	möïöå
 :

443 
uöt32_t
 
	mouãpöå
 :

445 
uöt32_t
 
	möcom∂isoö
 :

447 
uöt32_t
 
	möcom∂isoout
 :

449 
uöt32_t
 
	mRe£rved22_23
 :

451 
uöt32_t
 
	mp‹töå
 :

453 
uöt32_t
 
	mhcöå
 :

455 
uöt32_t
 
	m±x„m±y
 :

457 
uöt32_t
 
	mRe£rved27
 :

459 
uöt32_t
 
	mc⁄id°schng
 :

461 
uöt32_t
 
	mdisc⁄√˘
 :

463 
uöt32_t
 
	m£s§eqöå
 :

465 
uöt32_t
 
	mwkupöå
 :

468 
	mb
;

469 } 
	tUSB_OTG_GINTMSK_Ty≥Def
 ;

470 
	u_USB_OTG_GINTSTS_Ty≥Def


472 
uöt32_t
 
	md32
;

475 
uöt32_t
 
	mcurmode
 :

477 
uöt32_t
 
	mmodemism©ch
 :

479 
uöt32_t
 
	mŸgöå
 :

481 
uöt32_t
 
	msoföå
 :

483 
uöt32_t
 
	mrx°sqlvl
 :

485 
uöt32_t
 
	m≈tx„m±y
 :

487 
uöt32_t
 
	mgö«keff
 :

489 
uöt32_t
 
	mgouäakeff
 :

491 
uöt32_t
 
	mRe£rved8_9
 :

493 
uöt32_t
 
	mîlysu•íd
 :

495 
uöt32_t
 
	musbsu•íd
 :

497 
uöt32_t
 
	musbª£t
 :

499 
uöt32_t
 
	míumd⁄e
 :

501 
uöt32_t
 
	misooutdr›
 :

503 
uöt32_t
 
	me›‰ame
 :

505 
uöt32_t
 
	mRe£rved16_17
 :

507 
uöt32_t
 
	möïöt
:

509 
uöt32_t
 
	mouãpöå
 :

511 
uöt32_t
 
	möcom∂isoö
 :

513 
uöt32_t
 
	möcom∂isoout
 :

515 
uöt32_t
 
	mRe£rved22_23
 :

517 
uöt32_t
 
	mp‹töå
 :

519 
uöt32_t
 
	mhcöå
 :

521 
uöt32_t
 
	m±x„m±y
 :

523 
uöt32_t
 
	mRe£rved27
 :

525 
uöt32_t
 
	mc⁄id°schng
 :

527 
uöt32_t
 
	mdisc⁄√˘
 :

529 
uöt32_t
 
	m£s§eqöå
 :

531 
uöt32_t
 
	mwkupöå
 :

534 
	mb
;

535 } 
	tUSB_OTG_GINTSTS_Ty≥Def
 ;

536 
	u_USB_OTG_DRXSTS_Ty≥Def


538 
uöt32_t
 
	md32
;

541 
uöt32_t
 
	mïnum
 :

543 
uöt32_t
 
	mb˙t
 :

545 
uöt32_t
 
	mdpid
 :

547 
uöt32_t
 
	mpkt°s
 :

549 
uöt32_t
 
	m‚
 :

551 
uöt32_t
 
	mRe£rved
 :

554 
	mb
;

555 } 
	tUSB_OTG_DRXSTS_Ty≥Def
 ;

556 
	u_USB_OTG_GRXSTS_Ty≥Def


558 
uöt32_t
 
	md32
;

561 
uöt32_t
 
	mchnum
 :

563 
uöt32_t
 
	mb˙t
 :

565 
uöt32_t
 
	mdpid
 :

567 
uöt32_t
 
	mpkt°s
 :

569 
uöt32_t
 
	mRe£rved
 :

572 
	mb
;

573 } 
	tUSB_OTG_GRXFSTS_Ty≥Def
 ;

574 
	u_USB_OTG_FSIZ_Ty≥Def


576 
uöt32_t
 
	md32
;

579 
uöt32_t
 
	m°¨èddr
 :

581 
uöt32_t
 
	mdïth
 :

584 
	mb
;

585 } 
	tUSB_OTG_FSIZ_Ty≥Def
 ;

586 
	u_USB_OTG_HNPTXSTS_Ty≥Def


588 
uöt32_t
 
	md32
;

591 
uöt32_t
 
	m≈txf•ˇvaû
 :

593 
uöt32_t
 
	m≈txq•ˇvaû
 :

597 
uöt32_t
 
	mãrmö©e
 :

599 
uöt32_t
 
	mtokí
 :

601 
uöt32_t
 
	mchnum
 :

603 } 
	m≈txqt›
;

604 
uöt32_t
 
	mRe£rved
 :

607 
	mb
;

608 } 
	tUSB_OTG_HNPTXSTS_Ty≥Def
 ;

609 
	u_USB_OTG_DTXFSTSn_Ty≥Def


611 
uöt32_t
 
	md32
;

614 
uöt32_t
 
	mtxf•ˇvaû
 :

616 
uöt32_t
 
	mRe£rved
 :

619 
	mb
;

620 } 
	tUSB_OTG_DTXFSTSn_Ty≥Def
 ;

622 
	u_USB_OTG_GCCFG_Ty≥Def


624 
uöt32_t
 
	md32
;

627 
uöt32_t
 
	mRe£rved_ö
 :

629 
uöt32_t
 
	mpwdn
 :

631 
uöt32_t
 
	mRe£rved_17
 :

633 
uöt32_t
 
	mvbus£nsögA
 :

635 
uöt32_t
 
	mvbus£nsögB
 :

637 
uöt32_t
 
	msofouãn
 :

639 
uöt32_t
 
	mdißbÀvbus£nsög
 :

641 
uöt32_t
 
	mRe£rved_out
 :

644 
	mb
;

645 } 
	tUSB_OTG_GCCFG_Ty≥Def
 ;

647 
	u_USB_OTG_DCFG_Ty≥Def


649 
uöt32_t
 
	md32
;

652 
uöt32_t
 
	mdev•d
 :

654 
uöt32_t
 
	mnz°southshk
 :

656 
uöt32_t
 
	mRe£rved3
 :

658 
uöt32_t
 
	mdevaddr
 :

660 
uöt32_t
 
	m≥r‰öt
 :

662 
uöt32_t
 
	mRe£rved12_31
 :

665 
	mb
;

666 } 
	tUSB_OTG_DCFG_Ty≥Def
 ;

667 
	u_USB_OTG_DCTL_Ty≥Def


669 
uöt32_t
 
	md32
;

672 
uöt32_t
 
	mrmtwkupsig
 :

674 
uöt32_t
 
	ms·disc⁄
 :

676 
uöt32_t
 
	mg≈ö«k°s
 :

678 
uöt32_t
 
	mgouäak°s
 :

680 
uöt32_t
 
	mt°˘l
 :

682 
uöt32_t
 
	msg≈ö«k
 :

684 
uöt32_t
 
	mcg≈ö«k
 :

686 
uöt32_t
 
	msgouäak
 :

688 
uöt32_t
 
	mcgouäak
 :

690 
uöt32_t
 
	mp›rg_d⁄e
 :

692 
uöt32_t
 
	mRe£rved
 :

695 
	mb
;

696 } 
	tUSB_OTG_DCTL_Ty≥Def
 ;

697 
	u_USB_OTG_DSTS_Ty≥Def


699 
uöt32_t
 
	md32
;

702 
uöt32_t
 
	msu•°s
 :

704 
uöt32_t
 
	míum•d
 :

706 
uöt32_t
 
	mîπi˚º
 :

708 
uöt32_t
 
	mRe£rved4_7
:

710 
uöt32_t
 
	msof‚
 :

712 
uöt32_t
 
	mRe£rved22_31
 :

715 
	mb
;

716 } 
	tUSB_OTG_DSTS_Ty≥Def
 ;

717 
	u_USB_OTG_DIEPINTn_Ty≥Def


719 
uöt32_t
 
	md32
;

722 
uöt32_t
 
	mx„rcom∂
 :

724 
uöt32_t
 
	mïdißbÀd
 :

726 
uöt32_t
 
	mRe£rved2
 :

728 
uöt32_t
 
	mtimeout
 :

730 
uöt32_t
 
	mötktx„mp
 :

732 
uöt32_t
 
	mRe£rved5
 :

734 
uöt32_t
 
	möï«keff
 :

736 
uöt32_t
 
	mem±yöå
 :

738 
uöt32_t
 
	mtxfifound∫
 :

740 
uöt32_t
 
	mRe£rved14_31
 :

743 
	mb
;

744 } 
	tUSB_OTG_DIEPINTn_Ty≥Def
 ;

745 
_USB_OTG_DIEPINTn_Ty≥Def
 
	tUSB_OTG_DIEPMSK_Ty≥Def
 ;

746 
	u_USB_OTG_DOEPINTn_Ty≥Def


748 
uöt32_t
 
	md32
;

751 
uöt32_t
 
	mx„rcom∂
 :

753 
uöt32_t
 
	mïdißbÀd
 :

755 
uöt32_t
 
	mRe£rved2
 :

757 
uöt32_t
 
	m£tup
 :

759 
uöt32_t
 
	mRe£rved04_31
 :

762 
	mb
;

763 } 
	tUSB_OTG_DOEPINTn_Ty≥Def
 ;

764 
_USB_OTG_DOEPINTn_Ty≥Def
 
	tUSB_OTG_DOEPMSK_Ty≥Def
 ;

766 
	u_USB_OTG_DAINT_Ty≥Def


768 
uöt32_t
 
	md32
;

771 
uöt32_t
 
	mö
 :

773 
uöt32_t
 
	mout
 :

776 
	mï
;

777 } 
	tUSB_OTG_DAINT_Ty≥Def
 ;

779 
	u_USB_OTG_DTHRCTL_Ty≥Def


781 
uöt32_t
 
	md32
;

784 
uöt32_t
 
	mn⁄_iso_thr_í
 :

786 
uöt32_t
 
	miso_thr_í
 :

788 
uöt32_t
 
	mtx_thr_Àn
 :

790 
uöt32_t
 
	mRe£rved11_15
 :

792 
uöt32_t
 
	mrx_thr_í
 :

794 
uöt32_t
 
	mrx_thr_Àn
 :

796 
uöt32_t
 
	mRe£rved26
 :

798 
uöt32_t
 
	m¨p_í
 :

800 
uöt32_t
 
	mRe£rved28_31
 :

803 
	mb
;

804 } 
	tUSB_OTG_DTHRCTL_Ty≥Def
 ;

805 
	u_USB_OTG_DEPCTL_Ty≥Def


807 
uöt32_t
 
	md32
;

810 
uöt32_t
 
	mmps
 :

812 
uöt32_t
 
	mª£rved
 :

814 
uöt32_t
 
	musba˘ï
 :

816 
uöt32_t
 
	mdpid
 :

818 
uöt32_t
 
	m«k°s
 :

820 
uöt32_t
 
	mïty≥
 :

822 
uöt32_t
 
	m¢p
 :

824 
uöt32_t
 
	m°Æl
 :

826 
uöt32_t
 
	mtx‚um
 :

828 
uöt32_t
 
	m˙ak
 :

830 
uöt32_t
 
	m¢ak
 :

832 
uöt32_t
 
	m£td0pid
 :

834 
uöt32_t
 
	m£td1pid
 :

836 
uöt32_t
 
	mïdis
 :

838 
uöt32_t
 
	mïía
 :

841 
	mb
;

842 } 
	tUSB_OTG_DEPCTL_Ty≥Def
 ;

843 
	u_USB_OTG_DEPXFRSIZ_Ty≥Def


845 
uöt32_t
 
	md32
;

848 
uöt32_t
 
	mx„rsize
 :

850 
uöt32_t
 
	mpkt˙t
 :

852 
uöt32_t
 
	mmc
 :

854 
uöt32_t
 
	mRe£rved
 :

857 
	mb
;

858 } 
	tUSB_OTG_DEPXFRSIZ_Ty≥Def
 ;

859 
	u_USB_OTG_DEP0XFRSIZ_Ty≥Def


861 
uöt32_t
 
	md32
;

864 
uöt32_t
 
	mx„rsize
 :

866 
uöt32_t
 
	mRe£rved7_18
 :

868 
uöt32_t
 
	mpkt˙t
 :

870 
uöt32_t
 
	mRe£rved20_28
 :

872 
uöt32_t
 
	msup˙t
 :

874 
uöt32_t
 
	mRe£rved31
;

876 
	mb
;

877 } 
	tUSB_OTG_DEP0XFRSIZ_Ty≥Def
 ;

878 
	u_USB_OTG_HCFG_Ty≥Def


880 
uöt32_t
 
	md32
;

883 
uöt32_t
 
	mf¶•˛k£l
 :

885 
uöt32_t
 
	mf¶ssuµ
 :

888 
	mb
;

889 } 
	tUSB_OTG_HCFG_Ty≥Def
 ;

890 
	u_USB_OTG_HFRMINTRVL_Ty≥Def


892 
uöt32_t
 
	md32
;

895 
uöt32_t
 
	m‰öt
 :

897 
uöt32_t
 
	mRe£rved
 :

900 
	mb
;

901 } 
	tUSB_OTG_HFRMINTRVL_Ty≥Def
 ;

903 
	u_USB_OTG_HFNUM_Ty≥Def


905 
uöt32_t
 
	md32
;

908 
uöt32_t
 
	m‰num
 :

910 
uöt32_t
 
	m‰ªm
 :

913 
	mb
;

914 } 
	tUSB_OTG_HFNUM_Ty≥Def
 ;

915 
	u_USB_OTG_HPTXSTS_Ty≥Def


917 
uöt32_t
 
	md32
;

920 
uöt32_t
 
	m±xf•ˇvaû
 :

922 
uöt32_t
 
	m±xq•ˇvaû
 :

926 
uöt32_t
 
	mãrmö©e
 :

928 
uöt32_t
 
	mtokí
 :

930 
uöt32_t
 
	mchnum
 :

932 
uöt32_t
 
	modd_eví
 :

934 } 
	m±xqt›
;

936 
	mb
;

937 } 
	tUSB_OTG_HPTXSTS_Ty≥Def
 ;

938 
	u_USB_OTG_HPRT0_Ty≥Def


940 
uöt32_t
 
	md32
;

943 
uöt32_t
 
	m¥tc⁄n°s
 :

945 
uöt32_t
 
	m¥tc⁄ndë
 :

947 
uöt32_t
 
	m¥ã«
 :

949 
uöt32_t
 
	m¥ãnchng
 :

951 
uöt32_t
 
	m¥tovrcuºa˘
 :

953 
uöt32_t
 
	m¥tovrcuºchng
 :

955 
uöt32_t
 
	m¥åes
 :

957 
uöt32_t
 
	m¥tsu•
 :

959 
uöt32_t
 
	m¥å°
 :

961 
uöt32_t
 
	mRe£rved9
 :

963 
uöt32_t
 
	m¥én°s
 :

965 
uöt32_t
 
	m¥çwr
 :

967 
uöt32_t
 
	m¥â°˘l
 :

969 
uöt32_t
 
	m¥t•d
 :

971 
uöt32_t
 
	mRe£rved19_31
 :

974 
	mb
;

975 } 
	tUSB_OTG_HPRT0_Ty≥Def
 ;

976 
	u_USB_OTG_HAINT_Ty≥Def


978 
uöt32_t
 
	md32
;

981 
uöt32_t
 
	mchöt
 :

983 
uöt32_t
 
	mRe£rved
 :

986 
	mb
;

987 } 
	tUSB_OTG_HAINT_Ty≥Def
 ;

988 
	u_USB_OTG_HAINTMSK_Ty≥Def


990 
uöt32_t
 
	md32
;

993 
uöt32_t
 
	mchöt
 :

995 
uöt32_t
 
	mRe£rved
 :

998 
	mb
;

999 } 
	tUSB_OTG_HAINTMSK_Ty≥Def
 ;

1000 
	u_USB_OTG_HCCHAR_Ty≥Def


1002 
uöt32_t
 
	md32
;

1005 
uöt32_t
 
	mmps
 :

1007 
uöt32_t
 
	mïnum
 :

1009 
uöt32_t
 
	mïdú
 :

1011 
uöt32_t
 
	mRe£rved
 :

1013 
uöt32_t
 
	ml•ddev
 :

1015 
uöt32_t
 
	mïty≥
 :

1017 
uöt32_t
 
	mmu…i˙t
 :

1019 
uöt32_t
 
	mdevaddr
 :

1021 
uöt32_t
 
	modd‰m
 :

1023 
uöt32_t
 
	mchdis
 :

1025 
uöt32_t
 
	mchí
 :

1028 
	mb
;

1029 } 
	tUSB_OTG_HCCHAR_Ty≥Def
 ;

1030 
	u_USB_OTG_HCSPLT_Ty≥Def


1032 
uöt32_t
 
	md32
;

1035 
uöt32_t
 
	m¥èddr
 :

1037 
uöt32_t
 
	mhubaddr
 :

1039 
uöt32_t
 
	mxa˘pos
 :

1041 
uöt32_t
 
	mcomp•…
 :

1043 
uöt32_t
 
	mRe£rved
 :

1045 
uöt32_t
 
	m•…ía
 :

1048 
	mb
;

1049 } 
	tUSB_OTG_HCSPLT_Ty≥Def
 ;

1050 
	u_USB_OTG_HCINTn_Ty≥Def


1052 
uöt32_t
 
	md32
;

1055 
uöt32_t
 
	mx„rcom∂
 :

1057 
uöt32_t
 
	mchh…d
 :

1059 
uöt32_t
 
	mahbîr
 :

1061 
uöt32_t
 
	m°Æl
 :

1063 
uöt32_t
 
	m«k
 :

1065 
uöt32_t
 
	mack
 :

1067 
uöt32_t
 
	mnyë
 :

1069 
uöt32_t
 
	mxa˘îr
 :

1071 
uöt32_t
 
	mbbÀº
 :

1073 
uöt32_t
 
	m‰movrun
 :

1075 
uöt32_t
 
	md©©gÀº
 :

1077 
uöt32_t
 
	mRe£rved
 :

1080 
	mb
;

1081 } 
	tUSB_OTG_HCINTn_Ty≥Def
 ;

1082 
	u_USB_OTG_HCTSIZn_Ty≥Def


1084 
uöt32_t
 
	md32
;

1087 
uöt32_t
 
	mx„rsize
 :

1089 
uöt32_t
 
	mpkt˙t
 :

1091 
uöt32_t
 
	mpid
 :

1093 
uöt32_t
 
	md›ng
 :

1096 
	mb
;

1097 } 
	tUSB_OTG_HCTSIZn_Ty≥Def
 ;

1098 
	u_USB_OTG_HCINTMSK_Ty≥Def


1100 
uöt32_t
 
	md32
;

1103 
uöt32_t
 
	mx„rcom∂
 :

1105 
uöt32_t
 
	mchh…d
 :

1107 
uöt32_t
 
	mahbîr
 :

1109 
uöt32_t
 
	m°Æl
 :

1111 
uöt32_t
 
	m«k
 :

1113 
uöt32_t
 
	mack
 :

1115 
uöt32_t
 
	mnyë
 :

1117 
uöt32_t
 
	mxa˘îr
 :

1119 
uöt32_t
 
	mbbÀº
 :

1121 
uöt32_t
 
	m‰movrun
 :

1123 
uöt32_t
 
	md©©gÀº
 :

1125 
uöt32_t
 
	mRe£rved
 :

1128 
	mb
;

1129 } 
	tUSB_OTG_HCINTMSK_Ty≥Def
 ;

1131 
	u_USB_OTG_PCGCCTL_Ty≥Def


1133 
uöt32_t
 
	md32
;

1136 
uöt32_t
 
	m°›p˛k
 :

1138 
uöt32_t
 
	mg©eh˛k
 :

1140 
uöt32_t
 
	mRe£rved2_3
 :

1142 
uöt32_t
 
	mphy_su•
 :

1144 
uöt32_t
 
	mRe£rved5_31
 :

1147 
	mb
;

1148 } 
	tUSB_OTG_PCGCCTL_Ty≥Def
 ;

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_bsp_template.c

30 
	~"usb_b•.h
"

94 
	$USB_OTG_BSP_Inô
()

97 
	}
}

104 
	$USB_OTG_BSP_E«bÀI¡îru±
()

107 
	}
}

117 
	$USB_OTG_BSP_DriveVBUS
(
uöt32_t
 
•ìd
, 
uöt8_t
 
°©e
)

120 
	}
}

129 
	$USB_OTG_BSP_C⁄figVBUS
(
uöt32_t
 
•ìd
)

132 
	}
}

140 
	$USB_OTG_BSP_TimeInô
 ( )

143 
	}
}

151 
	$USB_OTG_BSP_uDñay
 (c⁄° 
uöt32_t
 
u£c
)

154 
uöt32_t
 
cou¡
 = 0;

155 c⁄° 
uöt32_t
 
utime
 = (120 * 
u£c
 / 7);

158 i‡–++
cou¡
 > 
utime
 )

165 
	}
}

174 
	$USB_OTG_BSP_mDñay
 (c⁄° 
uöt32_t
 
m£c
)

177 
	`USB_OTG_BSP_uDñay
(
m£c
 * 1000);

179 
	}
}

189 
	$USB_OTG_BSP_TimîIRQ
 ()

192 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_core.c

29 
	~"usb_c‹e.h
"

30 
	~"usb_b•.h
"

95 
	$USB_OTG_E«bÀComm⁄I¡
(
USB_OTG_CORE_HANDLE
 *
pdev
)

97 
USB_OTG_GINTMSK_Ty≥Def
 
öt_mask
;

99 
öt_mask
.
d32
 = 0;

101 #i‚de‡
USE_OTG_MODE


102 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GOTGINT
, 0xFFFFFFFF);

105 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 0xBFFFFFFF);

107 
öt_mask
.
b
.
wkupöå
 = 1;

108 
öt_mask
.
b
.
usbsu•íd
 = 1;

110 #ifde‡
USE_OTG_MODE


111 
öt_mask
.
b
.
Ÿgöå
 = 1;

112 
öt_mask
.
b
.
£s§eqöå
 = 1;

113 
öt_mask
.
b
.
c⁄id°schng
 = 1;

115 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
öt_mask
.
d32
);

116 
	}
}

123 
USB_OTG_STS
 
	$USB_OTG_C‹eRe£t
(
USB_OTG_CORE_HANDLE
 *
pdev
)

125 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

126 
__IO
 
USB_OTG_GRSTCTL_Ty≥Def
 
gª£t
;

127 
uöt32_t
 
cou¡
 = 0;

129 
gª£t
.
d32
 = 0;

133 
	`USB_OTG_BSP_uDñay
(3);

134 
gª£t
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
);

135 i‡(++
cou¡
 > 200000)

137  
USB_OTG_OK
;

140 
gª£t
.
b
.
ahbidÀ
 == 0);

142 
cou¡
 = 0;

143 
gª£t
.
b
.
cs·r°
 = 1;

144 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
, 
gª£t
.
d32
 );

147 
gª£t
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
);

148 i‡(++
cou¡
 > 200000)

153 
gª£t
.
b
.
cs·r°
 == 1);

155 
	`USB_OTG_BSP_uDñay
(3);

156  
°©us
;

157 
	}
}

168 
USB_OTG_STS
 
	$USB_OTG_WrôePackë
(
USB_OTG_CORE_HANDLE
 *
pdev
,

169 
uöt8_t
 *
§c
,

170 
uöt8_t
 
ch_ï_num
,

171 
uöt16_t
 
Àn
)

173 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

174 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 0)

176 
uöt32_t
 
cou¡32b
0 , 
i
= 0;

177 
__IO
 
uöt32_t
 *
fifo
;

179 
cou¡32b
 = (
Àn
 + 3) / 4;

180 
fifo
 = 
pdev
->
ªgs
.
DFIFO
[
ch_ï_num
];

181 
i
 = 0; i < 
cou¡32b
; i++, 
§c
+=4)

183 
	`USB_OTG_WRITE_REG32
–
fifo
, *((
__∑cked
 
uöt32_t
 *)
§c
) );

186  
°©us
;

187 
	}
}

197 *
	$USB_OTG_RódPackë
(
USB_OTG_CORE_HANDLE
 *
pdev
,

198 
uöt8_t
 *
de°
,

199 
uöt16_t
 
Àn
)

201 
uöt32_t
 
i
=0;

202 
uöt32_t
 
cou¡32b
 = (
Àn
 + 3) / 4;

204 
__IO
 
uöt32_t
 *
fifo
 = 
pdev
->
ªgs
.
DFIFO
[0];

206  
i
 = 0; i < 
cou¡32b
; i++, 
de°
 += 4 )

208 *(
__∑cked
 
uöt32_t
 *)
de°
 = 
	`USB_OTG_READ_REG32
(
fifo
);

211  ((*)
de°
);

212 
	}
}

221 
USB_OTG_STS
 
	$USB_OTG_Sñe˘C‹e
(
USB_OTG_CORE_HANDLE
 *
pdev
,

222 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
)

224 
uöt32_t
 
i
 , 
ba£Addªss
 = 0;

225 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

227 
pdev
->
cfg
.
dma_íabÀ
 = 0;

230 
pdev
->
cfg
.
•ìd
 = 
USB_OTG_SPEED_FULL
;

231 
pdev
->
cfg
.
mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

234 i‡(
c‹eID
 =
USB_OTG_FS_CORE_ID
)

236 
ba£Addªss
 = 
USB_OTG_FS_BASE_ADDR
;

237 
pdev
->
cfg
.
c‹eID
 = 
USB_OTG_FS_CORE_ID
;

238 
pdev
->
cfg
.
ho°_ch™√ls
 = 8 ;

239 
pdev
->
cfg
.
dev_ídpoöts
 = 4 ;

240 
pdev
->
cfg
.
TŸÆFifoSize
 = 320;

241 
pdev
->
cfg
.
phy_ôÁ˚
 = 
USB_OTG_EMBEDDED_PHY
;

243 #ifde‡
USB_OTG_FS_SOF_OUTPUT_ENABLED


244 
pdev
->
cfg
.
Sof_ouçut
 = 1;

247 #ifde‡
USB_OTG_FS_LOW_PWR_MGMT_SUPPORT


248 
pdev
->
cfg
.
low_powî
 = 1;

251 i‡(
c‹eID
 =
USB_OTG_HS_CORE_ID
)

253 
ba£Addªss
 = 
USB_OTG_HS_BASE_ADDR
;

254 
pdev
->
cfg
.
c‹eID
 = 
USB_OTG_HS_CORE_ID
;

255 
pdev
->
cfg
.
ho°_ch™√ls
 = 12 ;

256 
pdev
->
cfg
.
dev_ídpoöts
 = 6 ;

257 
pdev
->
cfg
.
TŸÆFifoSize
 = 1280;

259 #ifde‡
USB_OTG_ULPI_PHY_ENABLED


260 
pdev
->
cfg
.
phy_ôÁ˚
 = 
USB_OTG_ULPI_PHY
;

262 #ifde‡
USB_OTG_EMBEDDED_PHY_ENABLED


263 
pdev
->
cfg
.
phy_ôÁ˚
 = 
USB_OTG_EMBEDDED_PHY
;

267 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


268 
pdev
->
cfg
.
dma_íabÀ
 = 1;

271 #ifde‡
USB_OTG_HS_SOF_OUTPUT_ENABLED


272 
pdev
->
cfg
.
Sof_ouçut
 = 1;

275 #ifde‡
USB_OTG_HS_LOW_PWR_MGMT_SUPPORT


276 
pdev
->
cfg
.
low_powî
 = 1;

281 
pdev
->
ªgs
.
GREGS
 = (
USB_OTG_GREGS
 *)(
ba£Addªss
 + \

282 
USB_OTG_CORE_GLOBAL_REGS_OFFSET
);

283 
pdev
->
ªgs
.
DREGS
 = (
USB_OTG_DREGS
 *Ë(
ba£Addªss
 + \

284 
USB_OTG_DEV_GLOBAL_REG_OFFSET
);

286 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
; i++)

288 
pdev
->
ªgs
.
INEP_REGS
[
i
] = (
USB_OTG_INEPREGS
 *) \

289 (
ba£Addªss
 + 
USB_OTG_DEV_IN_EP_REG_OFFSET
 + \

290 (
i
 * 
USB_OTG_EP_REG_OFFSET
));

291 
pdev
->
ªgs
.
OUTEP_REGS
[
i
] = (
USB_OTG_OUTEPREGS
 *) \

292 (
ba£Addªss
 + 
USB_OTG_DEV_OUT_EP_REG_OFFSET
 + \

293 (
i
 * 
USB_OTG_EP_REG_OFFSET
));

295 
pdev
->
ªgs
.
HREGS
 = (
USB_OTG_HREGS
 *)(
ba£Addªss
 + \

296 
USB_OTG_HOST_GLOBAL_REG_OFFSET
);

297 
pdev
->
ªgs
.
HPRT0
 = (
uöt32_t
 *)(
ba£Addªss
 + 
USB_OTG_HOST_PORT_REGS_OFFSET
);

299 
i
 = 0; i < 
pdev
->
cfg
.
ho°_ch™√ls
; i++)

301 
pdev
->
ªgs
.
HC_REGS
[
i
] = (
USB_OTG_HC_REGS
 *)(
ba£Addªss
 + \

302 
USB_OTG_HOST_CHAN_REGS_OFFSET
 + \

303 (
i
 * 
USB_OTG_CHAN_REGS_OFFSET
));

305 
i
 = 0; i < 
pdev
->
cfg
.
ho°_ch™√ls
; i++)

307 
pdev
->
ªgs
.
DFIFO
[
i
] = (
uöt32_t
 *)(
ba£Addªss
 + 
USB_OTG_DATA_FIFO_OFFSET
 +\

308 (
i
 * 
USB_OTG_DATA_FIFO_SIZE
));

310 
pdev
->
ªgs
.
PCGCCTL
 = (
uöt32_t
 *)(
ba£Addªss
 + 
USB_OTG_PCGCCTL_OFFSET
);

312  
°©us
;

313 
	}
}

323 
USB_OTG_STS
 
	$USB_OTG_C‹eInô
(
USB_OTG_CORE_HANDLE
 *
pdev
)

325 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

326 
USB_OTG_GUSBCFG_Ty≥Def
 
usbcfg
;

327 
USB_OTG_GCCFG_Ty≥Def
 
gccfg
;

328 
USB_OTG_GAHBCFG_Ty≥Def
 
ahbcfg
;

330 
usbcfg
.
d32
 = 0;

331 
gccfg
.
d32
 = 0;

332 
ahbcfg
.
d32
 = 0;

336 i‡(
pdev
->
cfg
.
phy_ôÁ˚
 =
USB_OTG_ULPI_PHY
)

338 
gccfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GCCFG
);

339 
gccfg
.
b
.
pwdn
 = 0;

341 i‡(
pdev
->
cfg
.
Sof_ouçut
)

343 
gccfg
.
b
.
sofouãn
 = 1;

345 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GCCFG
, 
gccfg
.
d32
);

348 
usbcfg
.
d32
 = 0;

349 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
);

351 
usbcfg
.
b
.
phy£l
 = 0;

352 #ifde‡
USB_OTG_INTERNAL_VBUS_ENABLED


353 
usbcfg
.
b
.
uÕi_ext_vbus_drv
 = 0;

355 #ifde‡
USB_OTG_EXTERNAL_VBUS_ENABLED


356 
usbcfg
.
b
.
uÕi_ext_vbus_drv
 = 1;

359 
usbcfg
.
b
.
ãrm_£l_dl_pul£
 = 0;

361 
usbcfg
.
b
.
uÕi_f¶s
 = 0;

362 
usbcfg
.
b
.
uÕi_˛k_sus_m
 = 0;

363 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

366 
	`USB_OTG_C‹eRe£t
(
pdev
);

368 if(
pdev
->
cfg
.
dma_íabÀ
 == 1)

371 
ahbcfg
.
b
.
hbur°Àn
 = 5;

372 
ahbcfg
.
b
.
dm´«bÀ
 = 1;

373 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
);

380 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
);;

381 
usbcfg
.
b
.
phy£l
 = 1;

382 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

384 
	`USB_OTG_C‹eRe£t
(
pdev
);

386 
gccfg
.
d32
 = 0;

387 
gccfg
.
b
.
pwdn
 = 1;

389 
gccfg
.
b
.
vbus£nsögA
 = 1 ;

390 
gccfg
.
b
.
vbus£nsögB
 = 1 ;

391 #i‚de‡
VBUS_SENSING_ENABLED


392 
gccfg
.
b
.
dißbÀvbus£nsög
 = 1;

395 if(
pdev
->
cfg
.
Sof_ouçut
)

397 
gccfg
.
b
.
sofouãn
 = 1;

400 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GCCFG
, 
gccfg
.
d32
);

401 
	`USB_OTG_BSP_mDñay
(20);

404 if(
pdev
->
cfg
.
dma_íabÀ
 == 1)

407 
ahbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GAHBCFG
);

408 
ahbcfg
.
b
.
hbur°Àn
 = 5;

409 
ahbcfg
.
b
.
dm´«bÀ
 = 1;

410 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
);

414 #ifde‡ 
USE_OTG_MODE


415 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
);

416 
usbcfg
.
b
.
h≈ˇp
 = 1;

417 
usbcfg
.
b
.
§pˇp
 = 1;

418 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

419 
	`USB_OTG_E«bÀComm⁄I¡
(
pdev
);

421  
°©us
;

422 
	}
}

429 
USB_OTG_STS
 
	$USB_OTG_E«bÀGlobÆI¡
(
USB_OTG_CORE_HANDLE
 *
pdev
)

431 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

432 
USB_OTG_GAHBCFG_Ty≥Def
 
ahbcfg
;

434 
ahbcfg
.
d32
 = 0;

435 
ahbcfg
.
b
.
glblöåmsk
 = 1;

436 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
GREGS
->
GAHBCFG
, 0, 
ahbcfg
.
d32
);

437  
°©us
;

438 
	}
}

447 
USB_OTG_STS
 
	$USB_OTG_DißbÀGlobÆI¡
(
USB_OTG_CORE_HANDLE
 *
pdev
)

449 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

450 
USB_OTG_GAHBCFG_Ty≥Def
 
ahbcfg
;

451 
ahbcfg
.
d32
 = 0;

452 
ahbcfg
.
b
.
glblöåmsk
 = 1;

453 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
, 0);

454  
°©us
;

455 
	}
}

464 
USB_OTG_STS
 
	$USB_OTG_FlushTxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt32_t
 
num
 )

466 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

467 
__IO
 
USB_OTG_GRSTCTL_Ty≥Def
 
gª£t
;

469 
uöt32_t
 
cou¡
 = 0;

470 
gª£t
.
d32
 = 0;

471 
gª£t
.
b
.
txfÊsh
 = 1;

472 
gª£t
.
b
.
tx‚um
 = 
num
;

473 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
, 
gª£t
.
d32
 );

476 
gª£t
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
);

477 i‡(++
cou¡
 > 200000)

482 
gª£t
.
b
.
txfÊsh
 == 1);

484 
	`USB_OTG_BSP_uDñay
(3);

485  
°©us
;

486 
	}
}

494 
USB_OTG_STS
 
	$USB_OTG_FlushRxFifo
–
USB_OTG_CORE_HANDLE
 *
pdev
 )

496 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

497 
__IO
 
USB_OTG_GRSTCTL_Ty≥Def
 
gª£t
;

498 
uöt32_t
 
cou¡
 = 0;

500 
gª£t
.
d32
 = 0;

501 
gª£t
.
b
.
rxfÊsh
 = 1;

502 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
, 
gª£t
.
d32
 );

505 
gª£t
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
GREGS
->
GRSTCTL
);

506 i‡(++
cou¡
 > 200000)

511 
gª£t
.
b
.
rxfÊsh
 == 1);

513 
	`USB_OTG_BSP_uDñay
(3);

514  
°©us
;

515 
	}
}

524 
USB_OTG_STS
 
	$USB_OTG_SëCuºítMode
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
mode
)

526 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

527 
USB_OTG_GUSBCFG_Ty≥Def
 
usbcfg
;

529 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
);

531 
usbcfg
.
b
.
f‹˚_ho°
 = 0;

532 
usbcfg
.
b
.
f‹˚_dev
 = 0;

534 i‡–
mode
 =
HOST_MODE
)

536 
usbcfg
.
b
.
f‹˚_ho°
 = 1;

538 i‡–
mode
 =
DEVICE_MODE
)

540 
usbcfg
.
b
.
f‹˚_dev
 = 1;

543 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

544 
	`USB_OTG_BSP_mDñay
(50);

545  
°©us
;

546 
	}
}

554 
uöt32_t
 
	$USB_OTG_GëMode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

556  (
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
 ) & 0x1);

557 
	}
}

565 
uöt8_t
 
	$USB_OTG_IsDevi˚Mode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

567  (
	`USB_OTG_GëMode
(
pdev
Ë!
HOST_MODE
);

568 
	}
}

576 
uöt8_t
 
	$USB_OTG_IsHo°Mode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

578  (
	`USB_OTG_GëMode
(
pdev
Ë=
HOST_MODE
);

579 
	}
}

587 
uöt32_t
 
	$USB_OTG_RódC‹eIå
(
USB_OTG_CORE_HANDLE
 *
pdev
)

589 
uöt32_t
 
v
 = 0;

590 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
);

591 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTMSK
);

592  
v
;

593 
	}
}

601 
uöt32_t
 
	$USB_OTG_RódOtgIå
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

603  (
	`USB_OTG_READ_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GOTGINT
));

604 
	}
}

606 #ifde‡
USE_HOST_MODE


612 
USB_OTG_STS
 
	$USB_OTG_C‹eInôHo°
(
USB_OTG_CORE_HANDLE
 *
pdev
)

614 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

615 
USB_OTG_FSIZ_Ty≥Def
 
≈txfifosize
;

616 
USB_OTG_FSIZ_Ty≥Def
 
±xfifosize
;

617 
USB_OTG_HCFG_Ty≥Def
 
hcfg
;

619 #ifde‡
USE_OTG_MODE


620 
USB_OTG_OTGCTL_Ty≥Def
 
gŸg˘l
;

623 
uöt32_t
 
i
 = 0;

625 
≈txfifosize
.
d32
 = 0;

626 
±xfifosize
.
d32
 = 0;

627 #ifde‡
USE_OTG_MODE


628 
gŸg˘l
.
d32
 = 0;

630 
hcfg
.
d32
 = 0;

634 
	`USB_OTG_BSP_C⁄figVBUS
(
pdev
);

637 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 0);

640 i‡(
pdev
->
cfg
.
phy_ôÁ˚
 =
USB_OTG_ULPI_PHY
)

642 
	`USB_OTG_InôFSLSPClkSñ
(
pdev
 , 
HCFG_30_60_MHZ
);

646 
	`USB_OTG_InôFSLSPClkSñ
(
pdev
 , 
HCFG_48_MHZ
);

648 
	`USB_OTG_Re£tP‹t
(
pdev
);

650 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HCFG
);

651 
hcfg
.
b
.
f¶ssuµ
 = 0;

652 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HREGS
->
HCFG
, 
hcfg
.
d32
);

656 #ifde‡
USB_OTG_FS_CORE


657 if(
pdev
->
cfg
.
c‹eID
 =
USB_OTG_FS_CORE_ID
)

660 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_FS_SIZE
);

661 
≈txfifosize
.
b
.
°¨èddr
 = 
RX_FIFO_FS_SIZE
;

662 
≈txfifosize
.
b
.
dïth
 = 
TXH_NP_FS_FIFOSIZ
;

663 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
≈txfifosize
.
d32
);

665 
±xfifosize
.
b
.
°¨èddr
 = 
RX_FIFO_FS_SIZE
 + 
TXH_NP_FS_FIFOSIZ
;

666 
±xfifosize
.
b
.
dïth
 = 
TXH_P_FS_FIFOSIZ
;

667 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
HPTXFSIZ
, 
±xfifosize
.
d32
);

670 #ifde‡
USB_OTG_HS_CORE


671 i‡(
pdev
->
cfg
.
c‹eID
 =
USB_OTG_HS_CORE_ID
)

674 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_HS_SIZE
);

675 
≈txfifosize
.
b
.
°¨èddr
 = 
RX_FIFO_HS_SIZE
;

676 
≈txfifosize
.
b
.
dïth
 = 
TXH_NP_HS_FIFOSIZ
;

677 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
≈txfifosize
.
d32
);

679 
±xfifosize
.
b
.
°¨èddr
 = 
RX_FIFO_HS_SIZE
 + 
TXH_NP_HS_FIFOSIZ
;

680 
±xfifosize
.
b
.
dïth
 = 
TXH_P_HS_FIFOSIZ
;

681 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
HPTXFSIZ
, 
±xfifosize
.
d32
);

685 #ifde‡
USE_OTG_MODE


687 
gŸg˘l
.
b
.
h°£th≈í
 = 1;

688 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
, 
gŸg˘l
.
d32
, 0);

692 
	`USB_OTG_FlushTxFifo
(
pdev
, 0x10 );

693 
	`USB_OTG_FlushRxFifo
(
pdev
);

697 
i
 = 0; i < 
pdev
->
cfg
.
ho°_ch™√ls
; i++)

699 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
HC_REGS
[
i
]->
HCINT
, 0xFFFFFFFF );

700 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
HC_REGS
[
i
]->
HCINTMSK
, 0 );

702 #i‚de‡
USE_OTG_MODE


703 
	`USB_OTG_DriveVbus
(
pdev
, 1);

706 
	`USB_OTG_E«bÀHo°I¡
(
pdev
);

707  
°©us
;

708 
	}
}

716 
uöt8_t
 
	$USB_OTG_IsEvíFøme
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

718  !(
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HFNUM
) & 0x1);

719 
	}
}

727 
	$USB_OTG_DriveVbus
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
°©e
)

729 
USB_OTG_HPRT0_Ty≥Def
 
h¥t0
;

731 
h¥t0
.
d32
 = 0;

734 
	`USB_OTG_BSP_DriveVBUS
(
pdev
, 
°©e
);

737 
h¥t0
.
d32
 = 
	`USB_OTG_RódHPRT0
(
pdev
);

738 i‡((
h¥t0
.
b
.
¥çwr
 =0 ) && (
°©e
 == 1 ))

740 
h¥t0
.
b
.
¥çwr
 = 1;

741 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
HPRT0
, 
h¥t0
.
d32
);

743 i‡((
h¥t0
.
b
.
¥çwr
 =1 ) && (
°©e
 == 0 ))

745 
h¥t0
.
b
.
¥çwr
 = 0;

746 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
HPRT0
, 
h¥t0
.
d32
);

749 
	`USB_OTG_BSP_mDñay
(200);

750 
	}
}

756 
USB_OTG_STS
 
	$USB_OTG_E«bÀHo°I¡
(
USB_OTG_CORE_HANDLE
 *
pdev
)

758 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

759 
USB_OTG_GINTMSK_Ty≥Def
 
ötmsk
;

760 
ötmsk
.
d32
 = 0;

762 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0);

765 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 0xFFFFFFFF);

768 
	`USB_OTG_E«bÀComm⁄I¡
(
pdev
);

770 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 0)

772 
ötmsk
.
b
.
rx°sqlvl
 = 1;

774 
ötmsk
.
b
.
p‹töå
 = 1;

775 
ötmsk
.
b
.
hcöå
 = 1;

776 
ötmsk
.
b
.
disc⁄√˘
 = 1;

777 
ötmsk
.
b
.
soföå
 = 1;

778 
ötmsk
.
b
.
öcom∂isoout
 = 1;

779 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
ötmsk
.
d32
, intmsk.d32);

780  
°©us
;

781 
	}
}

790 
	$USB_OTG_InôFSLSPClkSñ
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
‰eq
)

792 
USB_OTG_HCFG_Ty≥Def
 
hcfg
;

794 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HCFG
);

795 
hcfg
.
b
.
f¶•˛k£l
 = 
‰eq
;

796 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HREGS
->
HCFG
, 
hcfg
.
d32
);

797 
	}
}

805 
uöt32_t
 
	$USB_OTG_RódHPRT0
(
USB_OTG_CORE_HANDLE
 *
pdev
)

807 
USB_OTG_HPRT0_Ty≥Def
 
h¥t0
;

809 
h¥t0
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
ªgs
.
HPRT0
);

810 
h¥t0
.
b
.
¥ã«
 = 0;

811 
h¥t0
.
b
.
¥tc⁄ndë
 = 0;

812 
h¥t0
.
b
.
¥ãnchng
 = 0;

813 
h¥t0
.
b
.
¥tovrcuºchng
 = 0;

814  
h¥t0
.
d32
;

815 
	}
}

823 
uöt32_t
 
	$USB_OTG_RódHo°AŒCh™√ls_öå
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

825  (
	`USB_OTG_READ_REG32
 (&
pdev
->
ªgs
.
HREGS
->
HAINT
));

826 
	}
}

836 
uöt32_t
 
	$USB_OTG_Re£tP‹t
(
USB_OTG_CORE_HANDLE
 *
pdev
)

838 
USB_OTG_HPRT0_Ty≥Def
 
h¥t0
;

840 
h¥t0
.
d32
 = 
	`USB_OTG_RódHPRT0
(
pdev
);

841 
h¥t0
.
b
.
¥å°
 = 1;

842 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
HPRT0
, 
h¥t0
.
d32
);

843 
	`USB_OTG_BSP_mDñay
 (10);

844 
h¥t0
.
b
.
¥å°
 = 0;

845 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
HPRT0
, 
h¥t0
.
d32
);

846 
	`USB_OTG_BSP_mDñay
 (20);

848 
	}
}

857 
USB_OTG_STS
 
	$USB_OTG_HC_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
hc_num
)

859 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

860 
uöt32_t
 
öå_íabÀ
 = 0;

861 
USB_OTG_HCINTMSK_Ty≥Def
 
hcötmsk
;

862 
USB_OTG_GINTMSK_Ty≥Def
 
götmsk
;

863 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

864 
USB_OTG_HCINTn_Ty≥Def
 
hcöt
;

867 
götmsk
.
d32
 = 0;

868 
hcötmsk
.
d32
 = 0;

869 
hcch¨
.
d32
 = 0;

872 
hcöt
.
d32
 = 0xFFFFFFFF;

873 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCINT
, 
hcöt
.
d32
);

876 
hcötmsk
.
d32
 = 0;

878 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

880 
hcötmsk
.
b
.
ahbîr
 = 1;

883 
pdev
->
ho°
.
hc
[
hc_num
].
ï_ty≥
)

885 
EP_TYPE_CTRL
:

886 
EP_TYPE_BULK
:

887 
hcötmsk
.
b
.
x„rcom∂
 = 1;

888 
hcötmsk
.
b
.
°Æl
 = 1;

889 
hcötmsk
.
b
.
xa˘îr
 = 1;

890 
hcötmsk
.
b
.
d©©gÀº
 = 1;

891 
hcötmsk
.
b
.
«k
 = 1;

892 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
ï_is_ö
)

894 
hcötmsk
.
b
.
bbÀº
 = 1;

898 
hcötmsk
.
b
.
nyë
 = 1;

899 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
do_pög
)

901 
hcötmsk
.
b
.
ack
 = 1;

905 
EP_TYPE_INTR
:

906 
hcötmsk
.
b
.
x„rcom∂
 = 1;

907 
hcötmsk
.
b
.
«k
 = 1;

908 
hcötmsk
.
b
.
°Æl
 = 1;

909 
hcötmsk
.
b
.
xa˘îr
 = 1;

910 
hcötmsk
.
b
.
d©©gÀº
 = 1;

911 
hcötmsk
.
b
.
‰movrun
 = 1;

913 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
ï_is_ö
)

915 
hcötmsk
.
b
.
bbÀº
 = 1;

919 
EP_TYPE_ISOC
:

920 
hcötmsk
.
b
.
x„rcom∂
 = 1;

921 
hcötmsk
.
b
.
‰movrun
 = 1;

922 
hcötmsk
.
b
.
ack
 = 1;

924 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
ï_is_ö
)

926 
hcötmsk
.
b
.
xa˘îr
 = 1;

927 
hcötmsk
.
b
.
bbÀº
 = 1;

933 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCINTMSK
, 
hcötmsk
.
d32
);

937 
öå_íabÀ
 = (1 << 
hc_num
);

938 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
HREGS
->
HAINTMSK
, 0, 
öå_íabÀ
);

941 
götmsk
.
b
.
hcöå
 = 1;

942 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0, 
götmsk
.
d32
);

945 
hcch¨
.
d32
 = 0;

946 
hcch¨
.
b
.
devaddr
 = 
pdev
->
ho°
.
hc
[
hc_num
].
dev_addr
;

947 
hcch¨
.
b
.
ïnum
 = 
pdev
->
ho°
.
hc
[
hc_num
].
ï_num
;

948 
hcch¨
.
b
.
ïdú
 = 
pdev
->
ho°
.
hc
[
hc_num
].
ï_is_ö
;

949 
hcch¨
.
b
.
l•ddev
 = (
pdev
->
ho°
.
hc
[
hc_num
].
•ìd
 =
HPRT0_PRTSPD_LOW_SPEED
);

950 
hcch¨
.
b
.
ïty≥
 = 
pdev
->
ho°
.
hc
[
hc_num
].
ï_ty≥
;

951 
hcch¨
.
b
.
mps
 = 
pdev
->
ho°
.
hc
[
hc_num
].
max_∑ckë
;

952 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
ï_ty≥
 =
HCCHAR_INTR
)

954 
hcch¨
.
b
.
odd‰m
 = 1;

956 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¨
.
d32
);

957  
°©us
;

958 
	}
}

967 
USB_OTG_STS
 
	$USB_OTG_HC_SèπX„r
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
hc_num
)

969 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

970 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

971 
USB_OTG_HCTSIZn_Ty≥Def
 
h˘siz
;

972 
USB_OTG_HNPTXSTS_Ty≥Def
 
h≈tx°s
;

973 
USB_OTG_HPTXSTS_Ty≥Def
 
h±x°s
;

974 
USB_OTG_GINTMSK_Ty≥Def
 
ötmsk
;

975 
uöt16_t
 
Àn_w‹ds
 = 0;

977 
uöt16_t
 
num_∑ckës
;

978 
uöt16_t
 
max_hc_pkt_cou¡
;

980 
max_hc_pkt_cou¡
 = 256;

981 
h˘siz
.
d32
 = 0;

982 
hcch¨
.
d32
 = 0;

983 
ötmsk
.
d32
 = 0;

986 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 > 0)

988 
num_∑ckës
 = (
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 + \

989 
pdev
->
ho°
.
hc
[
hc_num
].
max_∑ckë
 - 1) /Ödev->host.hc[hc_num].max_packet;

991 i‡(
num_∑ckës
 > 
max_hc_pkt_cou¡
)

993 
num_∑ckës
 = 
max_hc_pkt_cou¡
;

994 
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 = 
num_∑ckës
 * \

995 
pdev
->
ho°
.
hc
[
hc_num
].
max_∑ckë
;

1000 
num_∑ckës
 = 1;

1002 i‡(
pdev
->
ho°
.
hc
[
hc_num
].
ï_is_ö
)

1004 
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 = 
num_∑ckës
 * \

1005 
pdev
->
ho°
.
hc
[
hc_num
].
max_∑ckë
;

1008 
h˘siz
.
b
.
x„rsize
 = 
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
;

1009 
h˘siz
.
b
.
pkt˙t
 = 
num_∑ckës
;

1010 
h˘siz
.
b
.
pid
 = 
pdev
->
ho°
.
hc
[
hc_num
].
d©a_pid
;

1011 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCTSIZ
, 
h˘siz
.
d32
);

1013 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1015 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCDMA
, (Ìdev->
ho°
.
hc
[hc_num].
x„r_buff
);

1019 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1020 
hcch¨
.
b
.
odd‰m
 = 
	`USB_OTG_IsEvíFøme
(
pdev
);

1023 
hcch¨
.
b
.
chí
 = 1;

1024 
hcch¨
.
b
.
chdis
 = 0;

1025 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¨
.
d32
);

1027 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 0)

1029 if((
pdev
->
ho°
.
hc
[
hc_num
].
ï_is_ö
 == 0) &&

1030 (
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 > 0))

1032 
pdev
->
ho°
.
hc
[
hc_num
].
ï_ty≥
)

1035 
EP_TYPE_CTRL
:

1036 
EP_TYPE_BULK
:

1038 
h≈tx°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
HNPTXSTS
);

1039 
Àn_w‹ds
 = (
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 + 3) / 4;

1042 if(
Àn_w‹ds
 > 
h≈tx°s
.
b
.
≈txf•ˇvaû
)

1045 
ötmsk
.
b
.
≈tx„m±y
 = 1;

1046 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0, 
ötmsk
.
d32
);

1051 
EP_TYPE_INTR
:

1052 
EP_TYPE_ISOC
:

1053 
h±x°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HPTXSTS
);

1054 
Àn_w‹ds
 = (
pdev
->
ho°
.
hc
[
hc_num
].
x„r_Àn
 + 3) / 4;

1056 if(
Àn_w‹ds
 > 
h±x°s
.
b
.
±xf•ˇvaû
)

1059 
ötmsk
.
b
.
±x„m±y
 = 1;

1060 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0, 
ötmsk
.
d32
);

1069 
	`USB_OTG_WrôePackë
(
pdev
,

1070 
pdev
->
ho°
.
hc
[
hc_num
].
x„r_buff
 ,

1071 
hc_num
, 
pdev
->
ho°
.
hc
[hc_num].
x„r_Àn
);

1074  
°©us
;

1075 
	}
}

1084 
USB_OTG_STS
 
	$USB_OTG_HC_HÆt
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
hc_num
)

1086 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1087 
USB_OTG_HNPTXSTS_Ty≥Def
 
≈tx°s
;

1088 
USB_OTG_HPTXSTS_Ty≥Def
 
h±x°s
;

1089 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

1091 
≈tx°s
.
d32
 = 0;

1092 
h±x°s
.
d32
 = 0;

1093 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1094 
hcch¨
.
b
.
chí
 = 1;

1095 
hcch¨
.
b
.
chdis
 = 1;

1098 i‡(
hcch¨
.
b
.
ïty≥
 =
HCCHAR_CTRL
 || hcch¨.b.ïty≥ =
HCCHAR_BULK
)

1100 
≈tx°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
HNPTXSTS
);

1101 i‡(
≈tx°s
.
b
.
≈txq•ˇvaû
 == 0)

1103 
hcch¨
.
b
.
chí
 = 0;

1108 
h±x°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HPTXSTS
);

1109 i‡(
h±x°s
.
b
.
±xq•ˇvaû
 == 0)

1111 
hcch¨
.
b
.
chí
 = 0;

1114 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¨
.
d32
);

1115  
°©us
;

1116 
	}
}

1123 
USB_OTG_STS
 
	$USB_OTG_HC_DoPög
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
hc_num
)

1125 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1126 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

1127 
USB_OTG_HCTSIZn_Ty≥Def
 
h˘siz
;

1129 
h˘siz
.
d32
 = 0;

1130 
h˘siz
.
b
.
d›ng
 = 1;

1131 
h˘siz
.
b
.
pkt˙t
 = 1;

1132 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCTSIZ
, 
h˘siz
.
d32
);

1134 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1135 
hcch¨
.
b
.
chí
 = 1;

1136 
hcch¨
.
b
.
chdis
 = 0;

1137 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch¨
.
d32
);

1138  
°©us
;

1139 
	}
}

1146 
	$USB_OTG_St›Ho°
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1148 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

1149 
uöt32_t
 
i
;

1151 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HREGS
->
HAINTMSK
 , 0);

1152 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HREGS
->
HAINT
, 0xFFFFFFFF);

1155 
i
 = 0; i < 
pdev
->
cfg
.
ho°_ch™√ls
; i++)

1157 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
i
]->
HCCHAR
);

1158 
hcch¨
.
b
.
chí
 = 0;

1159 
hcch¨
.
b
.
chdis
 = 1;

1160 
hcch¨
.
b
.
ïdú
 = 0;

1161 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
i
]->
HCCHAR
, 
hcch¨
.
d32
);

1165 
	`USB_OTG_FlushRxFifo
(
pdev
);

1166 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10 );

1167 
	}
}

1169 #ifde‡
USE_DEVICE_MODE


1178 
	$USB_OTG_InôDevS≥ed
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
•ìd
)

1180 
USB_OTG_DCFG_Ty≥Def
 
dcfg
;

1182 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCFG
);

1183 
dcfg
.
b
.
dev•d
 = 
•ìd
;

1184 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCFG
, 
dcfg
.
d32
);

1185 
	}
}

1194 
USB_OTG_STS
 
	$USB_OTG_C‹eInôDev
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

1196 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1197 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1198 
uöt32_t
 
i
;

1199 
USB_OTG_DCFG_Ty≥Def
 
dcfg
;

1200 
USB_OTG_FSIZ_Ty≥Def
 
≈txfifosize
;

1201 
USB_OTG_FSIZ_Ty≥Def
 
txfifosize
;

1202 
USB_OTG_DIEPMSK_Ty≥Def
 
msk
;

1203 
USB_OTG_DTHRCTL_Ty≥Def
 
dthr˘l
;

1205 
dï˘l
.
d32
 = 0;

1206 
dcfg
.
d32
 = 0;

1207 
≈txfifosize
.
d32
 = 0;

1208 
txfifosize
.
d32
 = 0;

1209 
msk
.
d32
 = 0;

1212 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 0);

1214 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
DREGS
->
DCFG
);

1215 
dcfg
.
b
.
≥r‰öt
 = 
DCFG_FRAME_INTERVAL_80
;

1216 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DCFG
, 
dcfg
.
d32
 );

1218 #ifde‡
USB_OTG_FS_CORE


1219 if(
pdev
->
cfg
.
c‹eID
 =
USB_OTG_FS_CORE_ID
 )

1223 
	`USB_OTG_InôDevS≥ed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_FULL
);

1226 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_FS_SIZE
);

1229 
≈txfifosize
.
b
.
dïth
 = 
TX0_FIFO_FS_SIZE
;

1230 
≈txfifosize
.
b
.
°¨èddr
 = 
RX_FIFO_FS_SIZE
;

1231 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
≈txfifosize
.
d32
 );

1235 
txfifosize
.
b
.
°¨èddr
 = 
≈txfifosize
.b.°¨èdd∏+Ç±xfifosize.b.
dïth
;

1236 
txfifosize
.
b
.
dïth
 = 
TX1_FIFO_FS_SIZE
;

1237 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[0], 
txfifosize
.
d32
 );

1241 
txfifosize
.
b
.
°¨èddr
 +txfifosize.b.
dïth
;

1242 
txfifosize
.
b
.
dïth
 = 
TX2_FIFO_FS_SIZE
;

1243 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[1], 
txfifosize
.
d32
 );

1247 
txfifosize
.
b
.
°¨èddr
 +txfifosize.b.
dïth
;

1248 
txfifosize
.
b
.
dïth
 = 
TX3_FIFO_FS_SIZE
;

1249 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[2], 
txfifosize
.
d32
 );

1252 #ifde‡
USB_OTG_HS_CORE


1253 if(
pdev
->
cfg
.
c‹eID
 =
USB_OTG_HS_CORE_ID
 )

1258 if(
pdev
->
cfg
.
phy_ôÁ˚
 =
USB_OTG_ULPI_PHY
)

1260 
	`USB_OTG_InôDevS≥ed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_HIGH
);

1264 
	`USB_OTG_InôDevS≥ed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_HIGH_IN_FULL
);

1268 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_HS_SIZE
);

1271 
≈txfifosize
.
b
.
dïth
 = 
TX0_FIFO_HS_SIZE
;

1272 
≈txfifosize
.
b
.
°¨èddr
 = 
RX_FIFO_HS_SIZE
;

1273 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
≈txfifosize
.
d32
 );

1277 
txfifosize
.
b
.
°¨èddr
 = 
≈txfifosize
.b.°¨èdd∏+Ç±xfifosize.b.
dïth
;

1278 
txfifosize
.
b
.
dïth
 = 
TX1_FIFO_HS_SIZE
;

1279 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[0], 
txfifosize
.
d32
 );

1283 
txfifosize
.
b
.
°¨èddr
 +txfifosize.b.
dïth
;

1284 
txfifosize
.
b
.
dïth
 = 
TX2_FIFO_HS_SIZE
;

1285 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[1], 
txfifosize
.
d32
 );

1289 
txfifosize
.
b
.
°¨èddr
 +txfifosize.b.
dïth
;

1290 
txfifosize
.
b
.
dïth
 = 
TX3_FIFO_HS_SIZE
;

1291 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[2], 
txfifosize
.
d32
 );

1294 
txfifosize
.
b
.
°¨èddr
 +txfifosize.b.
dïth
;

1295 
txfifosize
.
b
.
dïth
 = 
TX4_FIFO_HS_SIZE
;

1296 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[3], 
txfifosize
.
d32
 );

1300 
txfifosize
.
b
.
°¨èddr
 +txfifosize.b.
dïth
;

1301 
txfifosize
.
b
.
dïth
 = 
TX5_FIFO_HS_SIZE
;

1302 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
DIEPTXF
[4], 
txfifosize
.
d32
 );

1306 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10);

1307 
	`USB_OTG_FlushRxFifo
(
pdev
);

1309 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DIEPMSK
, 0 );

1310 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DOEPMSK
, 0 );

1311 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

1312 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
, 0 );

1314 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
; i++)

1316 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
i
]->
DIEPCTL
);

1317 i‡(
dï˘l
.
b
.
ïía
)

1319 
dï˘l
.
d32
 = 0;

1320 
dï˘l
.
b
.
ïdis
 = 1;

1321 
dï˘l
.
b
.
¢ak
 = 1;

1325 
dï˘l
.
d32
 = 0;

1327 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
INEP_REGS
[
i
]->
DIEPCTL
, 
dï˘l
.
d32
);

1328 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
INEP_REGS
[
i
]->
DIEPTSIZ
, 0);

1329 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

1331 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
; i++)

1333 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1334 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
i
]->
DOEPCTL
);

1335 i‡(
dï˘l
.
b
.
ïía
)

1337 
dï˘l
.
d32
 = 0;

1338 
dï˘l
.
b
.
ïdis
 = 1;

1339 
dï˘l
.
b
.
¢ak
 = 1;

1343 
dï˘l
.
d32
 = 0;

1345 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[
i
]->
DOEPCTL
, 
dï˘l
.
d32
);

1346 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[
i
]->
DOEPTSIZ
, 0);

1347 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

1349 
msk
.
d32
 = 0;

1350 
msk
.
b
.
txfifound∫
 = 1;

1351 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPMSK
, 
msk
.
d32
, msk.d32);

1353 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1355 
dthr˘l
.
d32
 = 0;

1356 
dthr˘l
.
b
.
n⁄_iso_thr_í
 = 1;

1357 
dthr˘l
.
b
.
iso_thr_í
 = 1;

1358 
dthr˘l
.
b
.
tx_thr_Àn
 = 64;

1359 
dthr˘l
.
b
.
rx_thr_í
 = 1;

1360 
dthr˘l
.
b
.
rx_thr_Àn
 = 64;

1361 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
DREGS
->
DTHRCTL
, 
dthr˘l
.
d32
);

1363 
	`USB_OTG_E«bÀDevI¡
(
pdev
);

1364  
°©us
;

1365 
	}
}

1373 
USB_OTG_STS
 
	$USB_OTG_E«bÀDevI¡
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1375 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1376 
USB_OTG_GINTMSK_Ty≥Def
 
ötmsk
;

1378 
ötmsk
.
d32
 = 0;

1381 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0);

1383 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 0xBFFFFFFF);

1385 
	`USB_OTG_E«bÀComm⁄I¡
(
pdev
);

1387 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 0)

1389 
ötmsk
.
b
.
rx°sqlvl
 = 1;

1393 
ötmsk
.
b
.
usbsu•íd
 = 1;

1394 
ötmsk
.
b
.
usbª£t
 = 1;

1395 
ötmsk
.
b
.
íumd⁄e
 = 1;

1396 
ötmsk
.
b
.
öïöå
 = 1;

1397 
ötmsk
.
b
.
ouãpöå
 = 1;

1398 
ötmsk
.
b
.
soföå
 = 1;

1400 
ötmsk
.
b
.
öcom∂isoö
 = 1;

1401 
ötmsk
.
b
.
öcom∂isoout
 = 1;

1402 #ifde‡
VBUS_SENSING_ENABLED


1403 
ötmsk
.
b
.
£s§eqöå
 = 1;

1404 
ötmsk
.
b
.
Ÿgöå
 = 1;

1406 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
ötmsk
.
d32
, intmsk.d32);

1407  
°©us
;

1408 
	}
}

1417 
USB_OTG_SPEED
 
	$USB_OTG_GëDevi˚S≥ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

1419 
USB_OTG_DSTS_Ty≥Def
 
d°s
;

1420 
USB_OTG_SPEED
 
•ìd
 = 
USB_SPEED_UNKNOWN
;

1423 
d°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DSTS
);

1425 
d°s
.
b
.
íum•d
)

1427 
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
:

1428 
•ìd
 = 
USB_SPEED_HIGH
;

1430 
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
:

1431 
DSTS_ENUMSPD_FS_PHY_48MHZ
:

1432 
•ìd
 = 
USB_SPEED_FULL
;

1435 
DSTS_ENUMSPD_LS_PHY_6MHZ
:

1436 
•ìd
 = 
USB_SPEED_LOW
;

1440  
•ìd
;

1441 
	}
}

1448 
USB_OTG_STS
 
	$USB_OTG_EP0A˘iv©e
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1450 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1451 
USB_OTG_DSTS_Ty≥Def
 
d°s
;

1452 
USB_OTG_DEPCTL_Ty≥Def
 
dõp˘l
;

1453 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

1455 
d˘l
.
d32
 = 0;

1457 
d°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DSTS
);

1458 
dõp˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[0]->
DIEPCTL
);

1460 
d°s
.
b
.
íum•d
)

1462 
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
:

1463 
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
:

1464 
DSTS_ENUMSPD_FS_PHY_48MHZ
:

1465 
dõp˘l
.
b
.
mps
 = 
DEP0CTL_MPS_64
;

1467 
DSTS_ENUMSPD_LS_PHY_6MHZ
:

1468 
dõp˘l
.
b
.
mps
 = 
DEP0CTL_MPS_8
;

1471 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[0]->
DIEPCTL
, 
dõp˘l
.
d32
);

1472 
d˘l
.
b
.
cg≈ö«k
 = 1;

1473 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
d˘l
.
d32
, dctl.d32);

1474  
°©us
;

1475 
	}
}

1483 
USB_OTG_STS
 
	$USB_OTG_EPA˘iv©e
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
)

1485 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1486 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1487 
USB_OTG_DAINT_Ty≥Def
 
daötmsk
;

1488 
__IO
 
uöt32_t
 *
addr
;

1491 
dï˘l
.
d32
 = 0;

1492 
daötmsk
.
d32
 = 0;

1494 i‡(
ï
->
is_ö
 == 1)

1496 
addr
 = &
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
;

1497 
daötmsk
.
ï
.
ö
 = 1 <<Ép->
num
;

1501 
addr
 = &
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
;

1502 
daötmsk
.
ï
.
out
 = 1 <<Ép->
num
;

1506 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
addr
);

1507 i‡(!
dï˘l
.
b
.
usba˘ï
)

1509 
dï˘l
.
b
.
mps
 = 
ï
->
max∑ckë
;

1510 
dï˘l
.
b
.
ïty≥
 = 
ï
->
ty≥
;

1511 
dï˘l
.
b
.
tx‚um
 = 
ï
->
tx_fifo_num
;

1512 
dï˘l
.
b
.
£td0pid
 = 1;

1513 
dï˘l
.
b
.
usba˘ï
 = 1;

1514 
	`USB_OTG_WRITE_REG32
(
addr
, 
dï˘l
.
d32
);

1517 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


1518 if((
ï
->
num
 =1)&&(
pdev
->
cfg
.
c‹eID
 =
USB_OTG_HS_CORE_ID
))

1520 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DEACHMSK
, 0, 
daötmsk
.
d32
);

1524 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
, 0, 
daötmsk
.
d32
);

1525  
°©us
;

1526 
	}
}

1534 
USB_OTG_STS
 
	$USB_OTG_EPDó˘iv©e
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
)

1536 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1537 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1538 
USB_OTG_DAINT_Ty≥Def
 
daötmsk
;

1539 
__IO
 
uöt32_t
 *
addr
;

1541 
dï˘l
.
d32
 = 0;

1542 
daötmsk
.
d32
 = 0;

1544 i‡(
ï
->
is_ö
 == 1)

1546 
addr
 = &
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
;

1547 
daötmsk
.
ï
.
ö
 = 1 <<Ép->
num
;

1551 
addr
 = &
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
;

1552 
daötmsk
.
ï
.
out
 = 1 <<Ép->
num
;

1554 
dï˘l
.
b
.
usba˘ï
 = 0;

1555 
	`USB_OTG_WRITE_REG32
(
addr
, 
dï˘l
.
d32
);

1558 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


1559 if((
ï
->
num
 =1)&&(
pdev
->
cfg
.
c‹eID
 =
USB_OTG_HS_CORE_ID
))

1561 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DEACHMSK
, 
daötmsk
.
d32
, 0);

1565 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
, 
daötmsk
.
d32
, 0);

1566  
°©us
;

1567 
	}
}

1576 
USB_OTG_STS
 
	$USB_OTG_EPSèπX„r
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
)

1578 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1579 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1580 
USB_OTG_DEPXFRSIZ_Ty≥Def
 
dïtsiz
;

1581 
USB_OTG_DSTS_Ty≥Def
 
d°s
;

1582 
uöt32_t
 
fif€m±ymsk
 = 0;

1584 
dï˘l
.
d32
 = 0;

1585 
dïtsiz
.
d32
 = 0;

1587 i‡(
ï
->
is_ö
 == 1)

1589 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
));

1590 
dïtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPTSIZ
));

1592 i‡(
ï
->
x„r_Àn
 == 0)

1594 
dïtsiz
.
b
.
x„rsize
 = 0;

1595 
dïtsiz
.
b
.
pkt˙t
 = 1;

1604 
dïtsiz
.
b
.
x„rsize
 = 
ï
->
x„r_Àn
;

1605 
dïtsiz
.
b
.
pkt˙t
 = (
ï
->
x„r_Àn
 - 1 +Ép->
max∑ckë
) /Ép->maxpacket;

1607 i‡(
ï
->
ty≥
 =
EP_TYPE_ISOC
)

1609 
dïtsiz
.
b
.
mc
 = 1;

1612 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPTSIZ
, 
dïtsiz
.
d32
);

1614 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1616 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPDMA
,Ép->
dma_addr
);

1620 i‡(
ï
->
ty≥
 !
EP_TYPE_ISOC
)

1623 i‡(
ï
->
x„r_Àn
 > 0)

1625 
fif€m±ymsk
 = 1 << 
ï
->
num
;

1626 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
, 0, 
fif€m±ymsk
);

1632 i‡(
ï
->
ty≥
 =
EP_TYPE_ISOC
)

1634 
d°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DSTS
);

1636 i‡(((
d°s
.
b
.
sof‚
)&0x1) == 0)

1638 
dï˘l
.
b
.
£td1pid
 = 1;

1642 
dï˘l
.
b
.
£td0pid
 = 1;

1647 
dï˘l
.
b
.
˙ak
 = 1;

1648 
dï˘l
.
b
.
ïía
 = 1;

1649 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
, 
dï˘l
.
d32
);

1651 i‡(
ï
->
ty≥
 =
EP_TYPE_ISOC
)

1653 
	`USB_OTG_WrôePackë
(
pdev
, 
ï
->
x„r_buff
,Ép->
num
,Ép->
x„r_Àn
);

1659 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
));

1660 
dïtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPTSIZ
));

1665 i‡(
ï
->
x„r_Àn
 == 0)

1667 
dïtsiz
.
b
.
x„rsize
 = 
ï
->
max∑ckë
;

1668 
dïtsiz
.
b
.
pkt˙t
 = 1;

1672 
dïtsiz
.
b
.
pkt˙t
 = (
ï
->
x„r_Àn
 + (ï->
max∑ckë
 - 1)) /Ép->maxpacket;

1673 
dïtsiz
.
b
.
x„rsize
 = dïtsiz.b.
pkt˙t
 * 
ï
->
max∑ckë
;

1675 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPTSIZ
, 
dïtsiz
.
d32
);

1677 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1679 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPDMA
,Ép->
dma_addr
);

1682 i‡(
ï
->
ty≥
 =
EP_TYPE_ISOC
)

1684 i‡(
ï
->
eví_odd_‰ame
)

1686 
dï˘l
.
b
.
£td1pid
 = 1;

1690 
dï˘l
.
b
.
£td0pid
 = 1;

1694 
dï˘l
.
b
.
˙ak
 = 1;

1695 
dï˘l
.
b
.
ïía
 = 1;

1696 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
, 
dï˘l
.
d32
);

1698  
°©us
;

1699 
	}
}

1708 
USB_OTG_STS
 
	$USB_OTG_EP0SèπX„r
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
)

1710 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1711 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1712 
USB_OTG_DEP0XFRSIZ_Ty≥Def
 
dïtsiz
;

1713 
USB_OTG_INEPREGS
 *
ö_ªgs
;

1714 
uöt32_t
 
fif€m±ymsk
 = 0;

1716 
dï˘l
.
d32
 = 0;

1717 
dïtsiz
.
d32
 = 0;

1719 i‡(
ï
->
is_ö
 == 1)

1721 
ö_ªgs
 = 
pdev
->
ªgs
.
INEP_REGS
[0];

1722 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
ö_ªgs
->
DIEPCTL
);

1723 
dïtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
ö_ªgs
->
DIEPTSIZ
);

1725 i‡(
ï
->
x„r_Àn
 == 0)

1727 
dïtsiz
.
b
.
x„rsize
 = 0;

1728 
dïtsiz
.
b
.
pkt˙t
 = 1;

1733 i‡(
ï
->
x„r_Àn
 >Ép->
max∑ckë
)

1735 
ï
->
x„r_Àn
 =Ép->
max∑ckë
;

1736 
dïtsiz
.
b
.
x„rsize
 = 
ï
->
max∑ckë
;

1740 
dïtsiz
.
b
.
x„rsize
 = 
ï
->
x„r_Àn
;

1742 
dïtsiz
.
b
.
pkt˙t
 = 1;

1744 
	`USB_OTG_WRITE_REG32
(&
ö_ªgs
->
DIEPTSIZ
, 
dïtsiz
.
d32
);

1746 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1748 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPDMA
,Ép->
dma_addr
);

1752 
dï˘l
.
b
.
˙ak
 = 1;

1753 
dï˘l
.
b
.
ïía
 = 1;

1754 
	`USB_OTG_WRITE_REG32
(&
ö_ªgs
->
DIEPCTL
, 
dï˘l
.
d32
);

1758 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 0)

1761 i‡(
ï
->
x„r_Àn
 > 0)

1764 
fif€m±ymsk
 |1 << 
ï
->
num
;

1765 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
, 0, 
fif€m±ymsk
);

1773 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
);

1774 
dïtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPTSIZ
);

1778 i‡(
ï
->
x„r_Àn
 == 0)

1780 
dïtsiz
.
b
.
x„rsize
 = 
ï
->
max∑ckë
;

1781 
dïtsiz
.
b
.
pkt˙t
 = 1;

1785 
ï
->
x„r_Àn
 =Ép->
max∑ckë
;

1786 
dïtsiz
.
b
.
x„rsize
 = 
ï
->
max∑ckë
;

1787 
dïtsiz
.
b
.
pkt˙t
 = 1;

1789 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPTSIZ
, 
dïtsiz
.
d32
);

1790 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1792 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPDMA
,Ép->
dma_addr
);

1795 
dï˘l
.
b
.
˙ak
 = 1;

1796 
dï˘l
.
b
.
ïía
 = 1;

1797 
	`USB_OTG_WRITE_REG32
 (&(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
), 
dï˘l
.
d32
);

1800  
°©us
;

1801 
	}
}

1809 
USB_OTG_STS
 
	$USB_OTG_EPSëSèŒ
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
)

1811 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1812 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1813 
__IO
 
uöt32_t
 *
dï˘l_addr
;

1815 
dï˘l
.
d32
 = 0;

1816 i‡(
ï
->
is_ö
 == 1)

1818 
dï˘l_addr
 = &(
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
);

1819 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

1821 i‡(
dï˘l
.
b
.
ïía
)

1823 
dï˘l
.
b
.
ïdis
 = 1;

1825 
dï˘l
.
b
.
°Æl
 = 1;

1826 
	`USB_OTG_WRITE_REG32
(
dï˘l_addr
, 
dï˘l
.
d32
);

1830 
dï˘l_addr
 = &(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
);

1831 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

1833 
dï˘l
.
b
.
°Æl
 = 1;

1834 
	`USB_OTG_WRITE_REG32
(
dï˘l_addr
, 
dï˘l
.
d32
);

1836  
°©us
;

1837 
	}
}

1845 
USB_OTG_STS
 
	$USB_OTG_EPCÀ¨SèŒ
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
)

1847 
USB_OTG_STS
 
°©us
 = 
USB_OTG_OK
;

1848 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

1849 
__IO
 
uöt32_t
 *
dï˘l_addr
;

1851 
dï˘l
.
d32
 = 0;

1853 i‡(
ï
->
is_ö
 == 1)

1855 
dï˘l_addr
 = &(
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
);

1859 
dï˘l_addr
 = &(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
);

1861 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

1863 
dï˘l
.
b
.
°Æl
 = 0;

1864 i‡(
ï
->
ty≥
 =
EP_TYPE_INTR
 ||Ép->ty≥ =
EP_TYPE_BULK
)

1866 
dï˘l
.
b
.
£td0pid
 = 1;

1868 
	`USB_OTG_WRITE_REG32
(
dï˘l_addr
, 
dï˘l
.
d32
);

1869  
°©us
;

1870 
	}
}

1878 
uöt32_t
 
	$USB_OTG_RódDevAŒOutEp_ôr
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1880 
uöt32_t
 
v
;

1881 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DAINT
);

1882 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
);

1883  ((
v
 & 0xffff0000) >> 16);

1884 
	}
}

1893 
uöt32_t
 
	$USB_OTG_RódDevOutEP_ôr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
)

1895 
uöt32_t
 
v
;

1896 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[
ïnum
]->
DOEPINT
);

1897 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DOEPMSK
);

1898  
v
;

1899 
	}
}

1907 
uöt32_t
 
	$USB_OTG_RódDevAŒInEPIå
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1909 
uöt32_t
 
v
;

1910 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DAINT
);

1911 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
);

1912  (
v
 & 0xffff);

1913 
	}
}

1920 
	$USB_OTG_EP0_OutSèπ
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1922 
USB_OTG_DEP0XFRSIZ_Ty≥Def
 
d€±size0
;

1923 
d€±size0
.
d32
 = 0;

1924 
d€±size0
.
b
.
sup˙t
 = 3;

1925 
d€±size0
.
b
.
pkt˙t
 = 1;

1926 
d€±size0
.
b
.
x„rsize
 = 8 * 3;

1927 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[0]->
DOEPTSIZ
, 
d€±size0
.
d32
 );

1929 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

1931 
USB_OTG_DEPCTL_Ty≥Def
 
d€p˘l
;

1932 
d€p˘l
.
d32
 = 0;

1933 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[0]->
DOEPDMA
,

1934 (
uöt32_t
)&
pdev
->
dev
.
£tup_∑ckë
);

1937 
d€p˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[0]->
DOEPCTL
);

1938 
d€p˘l
.
b
.
ïía
 = 1;

1939 
d€p˘l
.
d32
 = 0x80008000;

1940 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[0]->
DOEPCTL
, 
d€p˘l
.
d32
);

1942 
	}
}

1949 
	$USB_OTG_A˘iveRemŸeWakeup
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1952 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

1953 
USB_OTG_DSTS_Ty≥Def
 
d°s
;

1954 
USB_OTG_PCGCCTL_Ty≥Def
 
powî
;

1956 i‡(
pdev
->
dev
.
DevRemŸeWakeup
)

1958 
d°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DSTS
);

1959 if(
d°s
.
b
.
su•°s
 == 1)

1961 if(
pdev
->
cfg
.
low_powî
)

1964 
powî
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
ªgs
.
PCGCCTL
);

1965 
powî
.
b
.
g©eh˛k
 = 0;

1966 
powî
.
b
.
°›p˛k
 = 0;

1967 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 
powî
.
d32
);

1970 
d˘l
.
d32
 = 0;

1971 
d˘l
.
b
.
rmtwkupsig
 = 1;

1972 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 0, 
d˘l
.
d32
);

1973 
	`USB_OTG_BSP_mDñay
(5);

1974 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
d˘l
.
d32
, 0 );

1977 
	}
}

1985 
	$USB_OTG_Ung©eClock
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1987 if(
pdev
->
cfg
.
low_powî
)

1990 
USB_OTG_DSTS_Ty≥Def
 
d°s
;

1991 
USB_OTG_PCGCCTL_Ty≥Def
 
powî
;

1993 
d°s
.
d32
 = (
uöt32_t
Ë
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DSTS
);

1995 if(
d°s
.
b
.
su•°s
 == 1)

1998 
powî
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
ªgs
.
PCGCCTL
);

1999 
powî
.
b
.
g©eh˛k
 = 0;

2000 
powî
.
b
.
°›p˛k
 = 0;

2001 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 
powî
.
d32
);

2005 
	}
}

2012 
	$USB_OTG_St›Devi˚
(
USB_OTG_CORE_HANDLE
 *
pdev
)

2014 
uöt32_t
 
i
;

2016 
pdev
->
dev
.
devi˚_°©us
 = 1;

2018 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
 ; i++)

2020 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

2021 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

2024 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DIEPMSK
, 0 );

2025 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DOEPMSK
, 0 );

2026 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
, 0 );

2027 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

2030 
	`USB_OTG_FlushRxFifo
(
pdev
);

2031 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10 );

2032 
	}
}

2041 
uöt32_t
 
	$USB_OTG_GëEPSètus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
USB_OTG_EP
 *
ï
)

2043 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

2044 
__IO
 
uöt32_t
 *
dï˘l_addr
;

2045 
uöt32_t
 
Sètus
 = 0;

2047 
dï˘l
.
d32
 = 0;

2048 i‡(
ï
->
is_ö
 == 1)

2050 
dï˘l_addr
 = &(
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
);

2051 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

2053 i‡(
dï˘l
.
b
.
°Æl
 == 1)

2054 
Sètus
 = 
USB_OTG_EP_TX_STALL
;

2055 i‡(
dï˘l
.
b
.
«k°s
 == 1)

2056 
Sètus
 = 
USB_OTG_EP_TX_NAK
;

2058 
Sètus
 = 
USB_OTG_EP_TX_VALID
;

2063 
dï˘l_addr
 = &(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
);

2064 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

2065 i‡(
dï˘l
.
b
.
°Æl
 == 1)

2066 
Sètus
 = 
USB_OTG_EP_RX_STALL
;

2067 i‡(
dï˘l
.
b
.
«k°s
 == 1)

2068 
Sètus
 = 
USB_OTG_EP_RX_NAK
;

2070 
Sètus
 = 
USB_OTG_EP_RX_VALID
;

2074  
Sètus
;

2075 
	}
}

2084 
	$USB_OTG_SëEPSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *
ï
 , 
uöt32_t
 
Sètus
)

2086 
USB_OTG_DEPCTL_Ty≥Def
 
dï˘l
;

2087 
__IO
 
uöt32_t
 *
dï˘l_addr
;

2089 
dï˘l
.
d32
 = 0;

2092 i‡(
ï
->
is_ö
 == 1)

2094 
dï˘l_addr
 = &(
pdev
->
ªgs
.
INEP_REGS
[
ï
->
num
]->
DIEPCTL
);

2095 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

2097 i‡(
Sètus
 =
USB_OTG_EP_TX_STALL
)

2099 
	`USB_OTG_EPSëSèŒ
(
pdev
, 
ï
); ;

2101 i‡(
Sètus
 =
USB_OTG_EP_TX_NAK
)

2102 
dï˘l
.
b
.
¢ak
 = 1;

2103 i‡(
Sètus
 =
USB_OTG_EP_TX_VALID
)

2105 i‡(
dï˘l
.
b
.
°Æl
 == 1)

2107 
ï
->
eví_odd_‰ame
 = 0;

2108 
	`USB_OTG_EPCÀ¨SèŒ
(
pdev
, 
ï
);

2111 
dï˘l
.
b
.
˙ak
 = 1;

2112 
dï˘l
.
b
.
usba˘ï
 = 1;

2113 
dï˘l
.
b
.
ïía
 = 1;

2115 i‡(
Sètus
 =
USB_OTG_EP_TX_DIS
)

2116 
dï˘l
.
b
.
usba˘ï
 = 0;

2120 
dï˘l_addr
 = &(
pdev
->
ªgs
.
OUTEP_REGS
[
ï
->
num
]->
DOEPCTL
);

2121 
dï˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(
dï˘l_addr
);

2123 i‡(
Sètus
 =
USB_OTG_EP_RX_STALL
) {

2124 
dï˘l
.
b
.
°Æl
 = 1;

2126 i‡(
Sètus
 =
USB_OTG_EP_RX_NAK
)

2127 
dï˘l
.
b
.
¢ak
 = 1;

2128 i‡(
Sètus
 =
USB_OTG_EP_RX_VALID
)

2130 i‡(
dï˘l
.
b
.
°Æl
 == 1)

2132 
ï
->
eví_odd_‰ame
 = 0;

2133 
	`USB_OTG_EPCÀ¨SèŒ
(
pdev
, 
ï
);

2136 
dï˘l
.
b
.
˙ak
 = 1;

2137 
dï˘l
.
b
.
usba˘ï
 = 1;

2138 
dï˘l
.
b
.
ïía
 = 1;

2140 i‡(
Sètus
 =
USB_OTG_EP_RX_DIS
)

2142 
dï˘l
.
b
.
usba˘ï
 = 0;

2146 
	`USB_OTG_WRITE_REG32
(
dï˘l_addr
, 
dï˘l
.
d32
);

2147 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_dcd.c

29 
	~"usb_dcd.h
"

30 
	~"usb_b•.h
"

91 
	$DCD_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

92 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
)

94 
uöt32_t
 
i
;

95 
USB_OTG_EP
 *
ï
;

97 
	`USB_OTG_Sñe˘C‹e
 (
pdev
 , 
c‹eID
);

99 
pdev
->
dev
.
devi˚_°©us
 = 
USB_OTG_DEFAULT
;

100 
pdev
->
dev
.
devi˚_addªss
 = 0;

103 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
 ; i++)

105 
ï
 = &
pdev
->
dev
.
ö_ï
[
i
];

107 
ï
->
is_ö
 = 1;

108 
ï
->
num
 = 
i
;

109 
ï
->
tx_fifo_num
 = 
i
;

111 
ï
->
ty≥
 = 
EP_TYPE_CTRL
;

112 
ï
->
max∑ckë
 = 
USB_OTG_MAX_EP0_SIZE
;

113 
ï
->
x„r_buff
 = 0;

114 
ï
->
x„r_Àn
 = 0;

117 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
; i++)

119 
ï
 = &
pdev
->
dev
.
out_ï
[
i
];

121 
ï
->
is_ö
 = 0;

122 
ï
->
num
 = 
i
;

123 
ï
->
tx_fifo_num
 = 
i
;

125 
ï
->
ty≥
 = 
EP_TYPE_CTRL
;

126 
ï
->
max∑ckë
 = 
USB_OTG_MAX_EP0_SIZE
;

127 
ï
->
x„r_buff
 = 0;

128 
ï
->
x„r_Àn
 = 0;

131 
	`USB_OTG_DißbÀGlobÆI¡
(
pdev
);

134 
	`USB_OTG_C‹eInô
(
pdev
);

138 
	`USB_OTG_SëCuºítMode
(
pdev
, 
DEVICE_MODE
);

141 
	`USB_OTG_C‹eInôDev
(
pdev
);

145 
	`USB_OTG_E«bÀGlobÆI¡
(
pdev
);

146 
	}
}

155 
uöt32_t
 
	$DCD_EP_O≥n
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

156 
uöt8_t
 
ï_addr
,

157 
uöt16_t
 
ï_mps
,

158 
uöt8_t
 
ï_ty≥
)

160 
USB_OTG_EP
 *
ï
;

162 i‡((
ï_addr
 & 0x80) == 0x80)

164 
ï
 = &
pdev
->
dev
.
ö_ï
[
ï_addr
 & 0x7F];

168 
ï
 = &
pdev
->
dev
.
out_ï
[
ï_addr
 & 0x7F];

170 
ï
->
num
 = 
ï_addr
 & 0x7F;

172 
ï
->
is_ö
 = (0x80 & 
ï_addr
) != 0;

173 
ï
->
max∑ckë
 = 
ï_mps
;

174 
ï
->
ty≥
 = 
ï_ty≥
;

175 i‡(
ï
->
is_ö
)

178 
ï
->
tx_fifo_num
 =Ép->
num
;

181 i‡(
ï_ty≥
 =
USB_OTG_EP_BULK
 )

183 
ï
->
d©a_pid_°¨t
 = 0;

185 
	`USB_OTG_EPA˘iv©e
(
pdev
 , 
ï
 );

187 
	}
}

194 
uöt32_t
 
	$DCD_EP_Clo£
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ï_addr
)

196 
USB_OTG_EP
 *
ï
;

198 i‡((
ï_addr
&0x80) == 0x80)

200 
ï
 = &
pdev
->
dev
.
ö_ï
[
ï_addr
 & 0x7F];

204 
ï
 = &
pdev
->
dev
.
out_ï
[
ï_addr
 & 0x7F];

206 
ï
->
num
 = 
ï_addr
 & 0x7F;

207 
ï
->
is_ö
 = (0x80 & 
ï_addr
) != 0;

208 
	`USB_OTG_EPDó˘iv©e
(
pdev
 , 
ï
 );

210 
	}
}

221 
uöt32_t
 
	$DCD_EP_Pª∑ªRx
–
USB_OTG_CORE_HANDLE
 *
pdev
,

222 
uöt8_t
 
ï_addr
,

223 
uöt8_t
 *
pbuf
,

224 
uöt16_t
 
buf_Àn
)

226 
USB_OTG_EP
 *
ï
;

228 
ï
 = &
pdev
->
dev
.
out_ï
[
ï_addr
 & 0x7F];

231 
ï
->
x„r_buff
 = 
pbuf
;

232 
ï
->
x„r_Àn
 = 
buf_Àn
;

233 
ï
->
x„r_cou¡
 = 0;

234 
ï
->
is_ö
 = 0;

235 
ï
->
num
 = 
ï_addr
 & 0x7F;

237 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

239 
ï
->
dma_addr
 = (
uöt32_t
)
pbuf
;

242 i‡–
ï
->
num
 == 0 )

244 
	`USB_OTG_EP0SèπX„r
(
pdev
 , 
ï
);

248 
	`USB_OTG_EPSèπX„r
(
pdev
, 
ï
 );

251 
	}
}

261 
uöt32_t
 
	$DCD_EP_Tx
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

262 
uöt8_t
 
ï_addr
,

263 
uöt8_t
 *
pbuf
,

264 
uöt32_t
 
buf_Àn
)

266 
USB_OTG_EP
 *
ï
;

268 
ï
 = &
pdev
->
dev
.
ö_ï
[
ï_addr
 & 0x7F];

271 
ï
->
is_ö
 = 1;

272 
ï
->
num
 = 
ï_addr
 & 0x7F;

273 
ï
->
x„r_buff
 = 
pbuf
;

274 
ï
->
dma_addr
 = (
uöt32_t
)
pbuf
;

275 
ï
->
x„r_cou¡
 = 0;

276 
ï
->
x„r_Àn
 = 
buf_Àn
;

278 i‡–
ï
->
num
 == 0 )

280 
	`USB_OTG_EP0SèπX„r
(
pdev
 , 
ï
);

284 
	`USB_OTG_EPSèπX„r
(
pdev
, 
ï
 );

287 
	}
}

296 
uöt32_t
 
	$DCD_EP_SèŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
ïnum
)

298 
USB_OTG_EP
 *
ï
;

299 i‡((0x80 & 
ïnum
) == 0x80)

301 
ï
 = &
pdev
->
dev
.
ö_ï
[
ïnum
 & 0x7F];

305 
ï
 = &
pdev
->
dev
.
out_ï
[
ïnum
];

308 
ï
->
is_°Æl
 = 1;

309 
ï
->
num
 = 
ïnum
 & 0x7F;

310 
ï
->
is_ö
 = ((
ïnum
 & 0x80) == 0x80);

312 
	`USB_OTG_EPSëSèŒ
(
pdev
 , 
ï
);

314 
	}
}

323 
uöt32_t
 
	$DCD_EP_CÃSèŒ
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
ïnum
)

325 
USB_OTG_EP
 *
ï
;

326 i‡((0x80 & 
ïnum
) == 0x80)

328 
ï
 = &
pdev
->
dev
.
ö_ï
[
ïnum
 & 0x7F];

332 
ï
 = &
pdev
->
dev
.
out_ï
[
ïnum
];

335 
ï
->
is_°Æl
 = 0;

336 
ï
->
num
 = 
ïnum
 & 0x7F;

337 
ï
->
is_ö
 = ((
ïnum
 & 0x80) == 0x80);

339 
	`USB_OTG_EPCÀ¨SèŒ
(
pdev
 , 
ï
);

341 
	}
}

350 
uöt32_t
 
	$DCD_EP_Flush
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
)

353 i‡((
ïnum
 & 0x80) == 0x80)

355 
	`USB_OTG_FlushTxFifo
(
pdev
, 
ïnum
 & 0x7F);

359 
	`USB_OTG_FlushRxFifo
(
pdev
);

363 
	}
}

372 
	$DCD_EP_SëAddªss
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
addªss
)

374 
USB_OTG_DCFG_Ty≥Def
 
dcfg
;

375 
dcfg
.
d32
 = 0;

376 
dcfg
.
b
.
devaddr
 = 
addªss
;

377 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
DREGS
->
DCFG
, 0, 
dcfg
.
d32
);

378 
	}
}

385 
	$DCD_DevC⁄√˘
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

387 #i‚de‡
USE_OTG_MODE


388 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

389 
d˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
);

391 
d˘l
.
b
.
s·disc⁄
 = 0;

392 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
d˘l
.
d32
);

393 
	`USB_OTG_BSP_mDñay
(3);

395 
	}
}

403 
	$DCD_DevDisc⁄√˘
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

405 #i‚de‡
USE_OTG_MODE


406 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

407 
d˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
);

409 
d˘l
.
b
.
s·disc⁄
 = 1;

410 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
d˘l
.
d32
);

411 
	`USB_OTG_BSP_mDñay
(3);

413 
	}
}

423 
uöt32_t
 
	$DCD_GëEPSètus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
uöt8_t
 
ïnum
)

425 
USB_OTG_EP
 *
ï
;

426 
uöt32_t
 
Sètus
 = 0;

428 i‡((0x80 & 
ïnum
) == 0x80)

430 
ï
 = &
pdev
->
dev
.
ö_ï
[
ïnum
 & 0x7F];

434 
ï
 = &
pdev
->
dev
.
out_ï
[
ïnum
];

437 
Sètus
 = 
	`USB_OTG_GëEPSètus
(
pdev
 ,
ï
);

440  
Sètus
;

441 
	}
}

450 
	$DCD_SëEPSètus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ïnum
 , 
uöt32_t
 
Sètus
)

452 
USB_OTG_EP
 *
ï
;

454 i‡((0x80 & 
ïnum
) == 0x80)

456 
ï
 = &
pdev
->
dev
.
ö_ï
[
ïnum
 & 0x7F];

460 
ï
 = &
pdev
->
dev
.
out_ï
[
ïnum
];

463 
	`USB_OTG_SëEPSètus
(
pdev
 ,
ï
 , 
Sètus
);

464 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_dcd_int.c

29 
	~"usb_dcd_öt.h
"

77 
uöt32_t
 
DCD_RódDevInEP
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
ïnum
);

80 
uöt32_t
 
DCD_H™dÀInEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
uöt32_t
 
DCD_H™dÀOutEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

82 
uöt32_t
 
DCD_H™dÀSof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
uöt32_t
 
DCD_H™dÀRxSètusQueueLevñ_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

85 
uöt32_t
 
DCD_WrôeEm±yTxFifo
(
USB_OTG_CORE_HANDLE
 *
pdev
 , uöt32_à
ïnum
);

87 
uöt32_t
 
DCD_H™dÀUsbRe£t_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

88 
uöt32_t
 
DCD_H™dÀEnumD⁄e_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

89 
uöt32_t
 
DCD_H™dÀResume_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

90 
uöt32_t
 
DCD_H™dÀUSBSu•íd_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

92 
uöt32_t
 
DCD_IsoINIncom∂ëe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

93 
uöt32_t
 
DCD_IsoOUTIncom∂ëe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

94 #ifde‡
VBUS_SENSING_ENABLED


95 
uöt32_t
 
DCD_Sessi⁄Reque°_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

96 
uöt32_t
 
DCD_OTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

109 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


116 
uöt32_t
 
	$USBD_OTG_EP1OUT_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

119 
USB_OTG_DOEPINTn_Ty≥Def
 
d€pöt
;

120 
USB_OTG_DEPXFRSIZ_Ty≥Def
 
dïtsiz
;

122 
d€pöt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
OUTEP_REGS
[1]->
DOEPINT
);

123 
d€pöt
.
d32
&
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DOUTEP1MSK
);

126 i‡–
d€pöt
.
b
.
x„rcom∂
 )

129 
	`CLEAR_OUT_EP_INTR
(1, 
x„rcom∂
);

130 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

132 
dïtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
ªgs
.
OUTEP_REGS
[1]->
DOEPTSIZ
));

134 
pdev
->
dev
.
out_ï
[1].
x„r_cou¡
 =Ödev->dev.out_ï[1].
max∑ckë
 - \

135 
dïtsiz
.
b
.
x„rsize
;

139 
USBD_DCD_INT_f›s
->
	`D©aOutSège
(
pdev
 , 1);

144 i‡–
d€pöt
.
b
.
ïdißbÀd
 )

147 
	`CLEAR_OUT_EP_INTR
(1, 
ïdißbÀd
);

151 
	}
}

159 
uöt32_t
 
	$USBD_OTG_EP1IN_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

162 
USB_OTG_DIEPINTn_Ty≥Def
 
dõpöt
;

163 
uöt32_t
 
fif€m±ymsk
, 
msk
, 
emp
;

165 
msk
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DINEP1MSK
);

166 
emp
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
);

167 
msk
 |((
emp
 >> 1 ) & 0x1) << 7;

168 
dõpöt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[1]->
DIEPINT
Ë& 
msk
;

170 i‡–
dõpöt
.
b
.
x„rcom∂
 )

172 
fif€m±ymsk
 = 0x1 << 1;

173 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
, 
fif€m±ymsk
, 0);

174 
	`CLEAR_IN_EP_INTR
(1, 
x„rcom∂
);

176 
USBD_DCD_INT_f›s
->
	`D©aInSège
(
pdev
 , 1);

178 i‡–
dõpöt
.
b
.
ïdißbÀd
 )

180 
	`CLEAR_IN_EP_INTR
(1, 
ïdißbÀd
);

182 i‡–
dõpöt
.
b
.
timeout
 )

184 
	`CLEAR_IN_EP_INTR
(1, 
timeout
);

186 i‡(
dõpöt
.
b
.
ötktx„mp
)

188 
	`CLEAR_IN_EP_INTR
(1, 
ötktx„mp
);

190 i‡(
dõpöt
.
b
.
öï«keff
)

192 
	`CLEAR_IN_EP_INTR
(1, 
öï«keff
);

194 i‡(
dõpöt
.
b
.
em±yöå
)

196 
	`DCD_WrôeEm±yTxFifo
(
pdev
 , 1);

197 
	`CLEAR_IN_EP_INTR
(1, 
em±yöå
);

200 
	}
}

209 
uöt32_t
 
	$USBD_OTG_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

211 
USB_OTG_GINTSTS_Ty≥Def
 
göå_°©us
;

212 
uöt32_t
 
ªtvÆ
 = 0;

214 i‡(
	`USB_OTG_IsDevi˚Mode
(
pdev
))

216 
göå_°©us
.
d32
 = 
	`USB_OTG_RódC‹eIå
(
pdev
);

217 i‡(!
göå_°©us
.
d32
)

222 i‡(
göå_°©us
.
b
.
ouãpöå
)

224 
ªtvÆ
 |
	`DCD_H™dÀOutEP_ISR
(
pdev
);

227 i‡(
göå_°©us
.
b
.
öïöt
)

229 
ªtvÆ
 |
	`DCD_H™dÀInEP_ISR
(
pdev
);

232 i‡(
göå_°©us
.
b
.
modemism©ch
)

234 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

237 
göt°s
.
d32
 = 0;

238 
göt°s
.
b
.
modemism©ch
 = 1;

239 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

242 i‡(
göå_°©us
.
b
.
wkupöå
)

244 
ªtvÆ
 |
	`DCD_H™dÀResume_ISR
(
pdev
);

247 i‡(
göå_°©us
.
b
.
usbsu•íd
)

249 
ªtvÆ
 |
	`DCD_H™dÀUSBSu•íd_ISR
(
pdev
);

251 i‡(
göå_°©us
.
b
.
soföå
)

253 
ªtvÆ
 |
	`DCD_H™dÀSof_ISR
(
pdev
);

257 i‡(
göå_°©us
.
b
.
rx°sqlvl
)

259 
ªtvÆ
 |
	`DCD_H™dÀRxSètusQueueLevñ_ISR
(
pdev
);

263 i‡(
göå_°©us
.
b
.
usbª£t
)

265 
ªtvÆ
 |
	`DCD_H™dÀUsbRe£t_ISR
(
pdev
);

268 i‡(
göå_°©us
.
b
.
íumd⁄e
)

270 
ªtvÆ
 |
	`DCD_H™dÀEnumD⁄e_ISR
(
pdev
);

273 i‡(
göå_°©us
.
b
.
öcom∂isoö
)

275 
ªtvÆ
 |
	`DCD_IsoINIncom∂ëe_ISR
(
pdev
);

278 i‡(
göå_°©us
.
b
.
öcom∂isoout
)

280 
ªtvÆ
 |
	`DCD_IsoOUTIncom∂ëe_ISR
(
pdev
);

282 #ifde‡
VBUS_SENSING_ENABLED


283 i‡(
göå_°©us
.
b
.
£s§eqöå
)

285 
ªtvÆ
 |
	`DCD_Sessi⁄Reque°_ISR
(
pdev
);

288 i‡(
göå_°©us
.
b
.
Ÿgöå
)

290 
ªtvÆ
 |
	`DCD_OTG_ISR
(
pdev
);

294  
ªtvÆ
;

295 
	}
}

297 #ifde‡
VBUS_SENSING_ENABLED


304 
uöt32_t
 
	$DCD_Sessi⁄Reque°_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

306 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

307 
USBD_DCD_INT_f›s
->
	`DevC⁄√˘ed
 (
pdev
);

310 
göt°s
.
d32
 = 0;

311 
göt°s
.
b
.
£s§eqöå
 = 1;

312 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

314 
	}
}

323 
uöt32_t
 
	$DCD_OTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

326 
USB_OTG_GOTGINT_Ty≥Def
 
gŸgöt
;

328 
gŸgöt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGINT
);

330 i‡(
gŸgöt
.
b
.
££nddë
)

332 
USBD_DCD_INT_f›s
->
	`DevDisc⁄√˘ed
 (
pdev
);

335 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGINT
, 
gŸgöt
.
d32
);

337 
	}
}

346 
uöt32_t
 
	$DCD_H™dÀResume_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

348 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

349 
USB_OTG_DCTL_Ty≥Def
 
dev˘l
;

350 
USB_OTG_PCGCCTL_Ty≥Def
 
powî
;

352 if(
pdev
->
cfg
.
low_powî
)

355 
powî
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
ªgs
.
PCGCCTL
);

356 
powî
.
b
.
g©eh˛k
 = 0;

357 
powî
.
b
.
°›p˛k
 = 0;

358 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 
powî
.
d32
);

362 
dev˘l
.
d32
 = 0;

363 
dev˘l
.
b
.
rmtwkupsig
 = 1;

364 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
dev˘l
.
d32
, 0);

367 
USBD_DCD_INT_f›s
->
	`Resume
 (
pdev
);

370 
göt°s
.
d32
 = 0;

371 
göt°s
.
b
.
wkupöå
 = 1;

372 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

374 
	}
}

382 
uöt32_t
 
	$DCD_H™dÀUSBSu•íd_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

384 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

385 
USB_OTG_PCGCCTL_Ty≥Def
 
powî
;

386 
USB_OTG_DSTS_Ty≥Def
 
d°s
;

387 
__IO
 
uöt8_t
 
¥ev_°©us
 = 0;

389 
¥ev_°©us
 = 
pdev
->
dev
.
devi˚_°©us
;

390 
USBD_DCD_INT_f›s
->
	`Su•íd
 (
pdev
);

392 
d°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DSTS
);

395 
göt°s
.
d32
 = 0;

396 
göt°s
.
b
.
usbsu•íd
 = 1;

397 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

399 if((
pdev
->
cfg
.
low_powî
Ë&& (
d°s
.
b
.
su•°s
 == 1) &&

400 (
pdev
->
dev
.
c⁄√˘i⁄_°©us
 == 1) &&

401 (
¥ev_°©us
 =
USB_OTG_CONFIGURED
))

404 
powî
.
d32
 = 0;

405 
powî
.
b
.
°›p˛k
 = 1;

406 
	`USB_OTG_MODIFY_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 0, 
powî
.
d32
);

408 
powî
.
b
.
g©eh˛k
 = 1;

409 
	`USB_OTG_MODIFY_REG32
(
pdev
->
ªgs
.
PCGCCTL
, 0, 
powî
.
d32
);

412 
SCB
->
SCR
 |(
SCB_SCR_SLEEPDEEP_Msk
 | 
SCB_SCR_SLEEPONEXIT_Msk
);

415 
	}
}

423 
uöt32_t
 
	$DCD_H™dÀInEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

425 
USB_OTG_DIEPINTn_Ty≥Def
 
dõpöt
;

427 
uöt32_t
 
ï_öå
;

428 
uöt32_t
 
ïnum
 = 0;

429 
uöt32_t
 
fif€m±ymsk
;

430 
dõpöt
.
d32
 = 0;

431 
ï_öå
 = 
	`USB_OTG_RódDevAŒInEPIå
(
pdev
);

433  
ï_öå
 )

435 i‡(
ï_öå
&0x1)

437 
dõpöt
.
d32
 = 
	`DCD_RódDevInEP
(
pdev
 , 
ïnum
);

438 i‡–
dõpöt
.
b
.
x„rcom∂
 )

440 
fif€m±ymsk
 = 0x1 << 
ïnum
;

441 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
, 
fif€m±ymsk
, 0);

442 
	`CLEAR_IN_EP_INTR
(
ïnum
, 
x„rcom∂
);

444 
USBD_DCD_INT_f›s
->
	`D©aInSège
(
pdev
 , 
ïnum
);

446 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

448 if((
ïnum
 =0Ë&& (
pdev
->
dev
.
devi˚_°©e
 =
USB_OTG_EP0_STATUS_IN
))

451 
	`USB_OTG_EP0_OutSèπ
(
pdev
);

455 i‡–
dõpöt
.
b
.
timeout
 )

457 
	`CLEAR_IN_EP_INTR
(
ïnum
, 
timeout
);

459 i‡(
dõpöt
.
b
.
ötktx„mp
)

461 
	`CLEAR_IN_EP_INTR
(
ïnum
, 
ötktx„mp
);

463 i‡(
dõpöt
.
b
.
öï«keff
)

465 
	`CLEAR_IN_EP_INTR
(
ïnum
, 
öï«keff
);

467 i‡–
dõpöt
.
b
.
ïdißbÀd
 )

469 
	`CLEAR_IN_EP_INTR
(
ïnum
, 
ïdißbÀd
);

471 i‡(
dõpöt
.
b
.
em±yöå
)

474 
	`DCD_WrôeEm±yTxFifo
(
pdev
 , 
ïnum
);

476 
	`CLEAR_IN_EP_INTR
(
ïnum
, 
em±yöå
);

479 
ïnum
++;

480 
ï_öå
 >>= 1;

484 
	}
}

492 
uöt32_t
 
	$DCD_H™dÀOutEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

494 
uöt32_t
 
ï_öå
;

495 
USB_OTG_DOEPINTn_Ty≥Def
 
d€pöt
;

496 
USB_OTG_DEPXFRSIZ_Ty≥Def
 
dïtsiz
;

497 
uöt32_t
 
ïnum
 = 0;

499 
d€pöt
.
d32
 = 0;

502 
ï_öå
 = 
	`USB_OTG_RódDevAŒOutEp_ôr
(
pdev
);

504  
ï_öå
 )

506 i‡(
ï_öå
&0x1)

509 
d€pöt
.
d32
 = 
	`USB_OTG_RódDevOutEP_ôr
(
pdev
, 
ïnum
);

512 i‡–
d€pöt
.
b
.
x„rcom∂
 )

515 
	`CLEAR_OUT_EP_INTR
(
ïnum
, 
x„rcom∂
);

516 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

518 
dïtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
ªgs
.
OUTEP_REGS
[
ïnum
]->
DOEPTSIZ
));

520 
pdev
->
dev
.
out_ï
[
ïnum
].
x„r_cou¡
 =Ödev->dev.out_ï[ïnum].
max∑ckë
 - \

521 
dïtsiz
.
b
.
x„rsize
;

525 
USBD_DCD_INT_f›s
->
	`D©aOutSège
(
pdev
 , 
ïnum
);

527 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

529 if((
ïnum
 =0Ë&& (
pdev
->
dev
.
devi˚_°©e
 =
USB_OTG_EP0_STATUS_OUT
))

532 
	`USB_OTG_EP0_OutSèπ
(
pdev
);

537 i‡–
d€pöt
.
b
.
ïdißbÀd
 )

540 
	`CLEAR_OUT_EP_INTR
(
ïnum
, 
ïdißbÀd
);

543 i‡–
d€pöt
.
b
.
£tup
 )

548 
USBD_DCD_INT_f›s
->
	`SëupSège
(
pdev
);

549 
	`CLEAR_OUT_EP_INTR
(
ïnum
, 
£tup
);

552 
ïnum
++;

553 
ï_öå
 >>= 1;

556 
	}
}

564 
uöt32_t
 
	$DCD_H™dÀSof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

566 
USB_OTG_GINTSTS_Ty≥Def
 
GINTSTS
;

569 
USBD_DCD_INT_f›s
->
	`SOF
(
pdev
);

572 
GINTSTS
.
d32
 = 0;

573 
GINTSTS
.
b
.
soföå
 = 1;

574 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, GINTSTS.
d32
);

577 
	}
}

585 
uöt32_t
 
	$DCD_H™dÀRxSètusQueueLevñ_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

587 
USB_OTG_GINTMSK_Ty≥Def
 
öt_mask
;

588 
USB_OTG_DRXSTS_Ty≥Def
 
°©us
;

589 
USB_OTG_EP
 *
ï
;

592 
öt_mask
.
d32
 = 0;

593 
öt_mask
.
b
.
rx°sqlvl
 = 1;

594 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
öt_mask
.
d32
, 0);

597 
°©us
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
GREGS
->
GRXSTSP
 );

599 
ï
 = &
pdev
->
dev
.
out_ï
[
°©us
.
b
.
ïnum
];

601 
°©us
.
b
.
pkt°s
)

603 
STS_GOUT_NAK
:

605 
STS_DATA_UPDT
:

606 i‡(
°©us
.
b
.
b˙t
)

608 
	`USB_OTG_RódPackë
(
pdev
,
ï
->
x„r_buff
, 
°©us
.
b
.
b˙t
);

609 
ï
->
x„r_buff
 +
°©us
.
b
.
b˙t
;

610 
ï
->
x„r_cou¡
 +
°©us
.
b
.
b˙t
;

613 
STS_XFER_COMP
:

615 
STS_SETUP_COMP
:

617 
STS_SETUP_UPDT
:

619 
	`USB_OTG_RódPackë
(
pdev
 ,Ödev->
dev
.
£tup_∑ckë
, 8);

620 
ï
->
x„r_cou¡
 +
°©us
.
b
.
b˙t
;

627 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0, 
öt_mask
.
d32
);

630 
	}
}

638 
uöt32_t
 
	$DCD_WrôeEm±yTxFifo
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt32_t
 
ïnum
)

640 
USB_OTG_DTXFSTSn_Ty≥Def
 
tx°©us
;

641 
USB_OTG_EP
 *
ï
;

642 
uöt32_t
 
Àn
 = 0;

643 
uöt32_t
 
Àn32b
;

644 
tx°©us
.
d32
 = 0;

646 
ï
 = &
pdev
->
dev
.
ö_ï
[
ïnum
];

648 
Àn
 = 
ï
->
x„r_Àn
 -Ép->
x„r_cou¡
;

650 i‡(
Àn
 > 
ï
->
max∑ckë
)

652 
Àn
 = 
ï
->
max∑ckë
;

655 
Àn32b
 = (
Àn
 + 3) / 4;

656 
tx°©us
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
INEP_REGS
[
ïnum
]->
DTXFSTS
);

660 
tx°©us
.
b
.
txf•ˇvaû
 > 
Àn32b
 &&

661 
ï
->
x„r_cou¡
 <Ép->
x„r_Àn
 &&

662 
ï
->
x„r_Àn
 != 0)

665 
Àn
 = 
ï
->
x„r_Àn
 -Ép->
x„r_cou¡
;

667 i‡(
Àn
 > 
ï
->
max∑ckë
)

669 
Àn
 = 
ï
->
max∑ckë
;

671 
Àn32b
 = (
Àn
 + 3) / 4;

673 
	`USB_OTG_WrôePackë
 (
pdev
 , 
ï
->
x„r_buff
, 
ïnum
, 
Àn
);

675 
ï
->
x„r_buff
 +
Àn
;

676 
ï
->
x„r_cou¡
 +
Àn
;

678 
tx°©us
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ïnum
]->
DTXFSTS
);

682 
	}
}

690 
uöt32_t
 
	$DCD_H™dÀUsbRe£t_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

692 
USB_OTG_DAINT_Ty≥Def
 
daötmsk
;

693 
USB_OTG_DOEPMSK_Ty≥Def
 
d€pmsk
;

694 
USB_OTG_DIEPMSK_Ty≥Def
 
dõpmsk
;

695 
USB_OTG_DCFG_Ty≥Def
 
dcfg
;

696 
USB_OTG_DCTL_Ty≥Def
 
d˘l
;

697 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

698 
uöt32_t
 
i
;

700 
d˘l
.
d32
 = 0;

701 
daötmsk
.
d32
 = 0;

702 
d€pmsk
.
d32
 = 0;

703 
dõpmsk
.
d32
 = 0;

704 
dcfg
.
d32
 = 0;

705 
göt°s
.
d32
 = 0;

708 
d˘l
.
b
.
rmtwkupsig
 = 1;

709 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
DREGS
->
DCTL
, 
d˘l
.
d32
, 0 );

712 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0 );

714 
i
 = 0; i < 
pdev
->
cfg
.
dev_ídpoöts
 ; i++)

716 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

717 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

719 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

721 
daötmsk
.
ï
.
ö
 = 1;

722 
daötmsk
.
ï
.
out
 = 1;

723 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DAINTMSK
, 
daötmsk
.
d32
 );

725 
d€pmsk
.
b
.
£tup
 = 1;

726 
d€pmsk
.
b
.
x„rcom∂
 = 1;

727 
d€pmsk
.
b
.
ïdißbÀd
 = 1;

728 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DOEPMSK
, 
d€pmsk
.
d32
 );

729 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


730 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DOUTEP1MSK
, 
d€pmsk
.
d32
 );

732 
dõpmsk
.
b
.
x„rcom∂
 = 1;

733 
dõpmsk
.
b
.
timeout
 = 1;

734 
dõpmsk
.
b
.
ïdißbÀd
 = 1;

736 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DIEPMSK
, 
dõpmsk
.
d32
 );

737 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


738 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DINEP1MSK
, 
dõpmsk
.
d32
 );

741 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
DREGS
->
DCFG
);

742 
dcfg
.
b
.
devaddr
 = 0;

743 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
DREGS
->
DCFG
, 
dcfg
.
d32
);

747 
	`USB_OTG_EP0_OutSèπ
(
pdev
);

750 
göt°s
.
d32
 = 0;

751 
göt°s
.
b
.
usbª£t
 = 1;

752 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

755 
USBD_DCD_INT_f›s
->
	`Re£t
(
pdev
);

757 
	}
}

765 
uöt32_t
 
	$DCD_H™dÀEnumD⁄e_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

767 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

768 
USB_OTG_GUSBCFG_Ty≥Def
 
gusbcfg
;

770 
	`USB_OTG_EP0A˘iv©e
(
pdev
);

773 
gusbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
);

776 i‡–
	`USB_OTG_GëDevi˚S≥ed
(
pdev
Ë=
USB_SPEED_HIGH
)

778 
pdev
->
cfg
.
•ìd
 = 
USB_OTG_SPEED_HIGH
;

779 
pdev
->
cfg
.
mps
 = 
USB_OTG_HS_MAX_PACKET_SIZE
 ;

780 
gusbcfg
.
b
.
usbådtim
 = 9;

784 
pdev
->
cfg
.
•ìd
 = 
USB_OTG_SPEED_FULL
;

785 
pdev
->
cfg
.
mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

786 
gusbcfg
.
b
.
usbådtim
 = 5;

789 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GUSBCFG
, 
gusbcfg
.
d32
);

792 
göt°s
.
d32
 = 0;

793 
göt°s
.
b
.
íumd⁄e
 = 1;

794 
	`USB_OTG_WRITE_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
 );

796 
	}
}

805 
uöt32_t
 
	$DCD_IsoINIncom∂ëe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

807 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

809 
göt°s
.
d32
 = 0;

811 
USBD_DCD_INT_f›s
->
	`IsoINIncom∂ëe
 (
pdev
);

814 
göt°s
.
b
.
öcom∂isoö
 = 1;

815 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

818 
	}
}

826 
uöt32_t
 
	$DCD_IsoOUTIncom∂ëe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

828 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

830 
göt°s
.
d32
 = 0;

832 
USBD_DCD_INT_f›s
->
	`IsoOUTIncom∂ëe
 (
pdev
);

835 
göt°s
.
b
.
öcom∂isoout
 = 1;

836 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

838 
	}
}

845 
uöt32_t
 
	$DCD_RódDevInEP
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
ïnum
)

847 
uöt32_t
 
v
, 
msk
, 
emp
;

848 
msk
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPMSK
);

849 
emp
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
DREGS
->
DIEPEMPMSK
);

850 
msk
 |((
emp
 >> 
ïnum
) & 0x1) << 7;

851 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
INEP_REGS
[
ïnum
]->
DIEPINT
Ë& 
msk
;

852  
v
;

853 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_hcd.c

29 
	~"usb_c‹e.h
"

30 
	~"usb_hcd.h
"

31 
	~"usb_c⁄f.h
"

32 
	~"usb_b•.h
"

97 
uöt32_t
 
	$HCD_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

98 
USB_OTG_CORE_ID_Ty≥Def
 
c‹eID
)

100 
uöt8_t
 
i
 = 0;

101 
pdev
->
ho°
.
C⁄nSts
 = 0;

103 
i
0; i< 
USB_OTG_MAX_TX_FIFOS
; i++)

105 
pdev
->
ho°
.
EºC¡
[
i
] = 0;

106 
pdev
->
ho°
.
X„rC¡
[
i
] = 0;

107 
pdev
->
ho°
.
HC_Sètus
[
i
] = 
HC_IDLE
;

109 
pdev
->
ho°
.
hc
[0].
max_∑ckë
 = 8;

111 
	`USB_OTG_Sñe˘C‹e
(
pdev
, 
c‹eID
);

112 #i‚de‡
DUAL_ROLE_MODE_ENABLED


113 
	`USB_OTG_DißbÀGlobÆI¡
(
pdev
);

114 
	`USB_OTG_C‹eInô
(
pdev
);

117 
	`USB_OTG_SëCuºítMode
(
pdev
 , 
HOST_MODE
);

118 
	`USB_OTG_C‹eInôHo°
(
pdev
);

119 
	`USB_OTG_E«bÀGlobÆI¡
(
pdev
);

123 
	}
}

133 
uöt32_t
 
	$HCD_GëCuºítS≥ed
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

135 
USB_OTG_HPRT0_Ty≥Def
 
HPRT0
;

136 
HPRT0
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
ªgs
.HPRT0);

138  
HPRT0
.
b
.
¥t•d
;

139 
	}
}

147 
uöt32_t
 
	$HCD_Re£tP‹t
(
USB_OTG_CORE_HANDLE
 *
pdev
)

156 
	`USB_OTG_Re£tP‹t
(
pdev
);

158 
	}
}

167 
uöt32_t
 
	$HCD_IsDevi˚C⁄√˘ed
(
USB_OTG_CORE_HANDLE
 *
pdev
)

169  (
pdev
->
ho°
.
C⁄nSts
);

170 
	}
}

179 
uöt32_t
 
	$HCD_GëCuºítFøme
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

181  (
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HFNUM
) & 0xFFFF) ;

182 
	}
}

191 
URB_STATE
 
	$HCD_GëURB_Sèã
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ch_num
)

193  
pdev
->
ho°
.
URB_Sèã
[
ch_num
] ;

194 
	}
}

203 
uöt32_t
 
	$HCD_GëX„rC¡
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
uöt8_t
 
ch_num
)

205  
pdev
->
ho°
.
X„rC¡
[
ch_num
] ;

206 
	}
}

217 
HC_STATUS
 
	$HCD_GëHCSèã
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
ch_num
)

219  
pdev
->
ho°
.
HC_Sètus
[
ch_num
] ;

220 
	}
}

229 
uöt32_t
 
	$HCD_HC_Inô
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
hc_num
)

231  
	`USB_OTG_HC_Inô
(
pdev
, 
hc_num
);

232 
	}
}

241 
uöt32_t
 
	$HCD_SubmôReque°
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
hc_num
)

244 
pdev
->
ho°
.
URB_Sèã
[
hc_num
] = 
URB_IDLE
;

245 
pdev
->
ho°
.
hc
[
hc_num
].
x„r_cou¡
 = 0 ;

246  
	`USB_OTG_HC_SèπX„r
(
pdev
, 
hc_num
);

247 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_hcd_int.c

29 
	~"usb_c‹e.h
"

30 
	~"usb_deföes.h
"

31 
	~"usb_hcd_öt.h
"

33 #i‡
deföed
 (
__CC_ARM
)

34 #¥agm®
O0


35 #ñi‡
deföed
 (
__GNUC__
)

36 #¥agm®
GCC
 
›timize
 ("O0")

37 #ñi‡
deföed
 (
__TASKING__
)

38 #¥agm®
›timize
=0

89 
uöt32_t
 
USB_OTG_USBH_h™dÀ_sof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

90 
uöt32_t
 
USB_OTG_USBH_h™dÀ_p‹t_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

91 
uöt32_t
 
USB_OTG_USBH_h™dÀ_hc_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

92 
uöt32_t
 
USB_OTG_USBH_h™dÀ_hc_n_In_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

93 
uöt32_t
 
num
);

94 
uöt32_t
 
USB_OTG_USBH_h™dÀ_hc_n_Out_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

95 
uöt32_t
 
num
);

96 
uöt32_t
 
USB_OTG_USBH_h™dÀ_rx_qlvl_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

97 
uöt32_t
 
USB_OTG_USBH_h™dÀ_≈tx„m±y_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

98 
uöt32_t
 
USB_OTG_USBH_h™dÀ_±x„m±y_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

99 
uöt32_t
 
USB_OTG_USBH_h™dÀ_Disc⁄√˘_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

100 
uöt32_t
 
USB_OTG_USBH_h™dÀ_Incom∂ëePîiodicX„r_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

118 
uöt32_t
 
	$USBH_OTG_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

120 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

121 
uöt32_t
 
ªtvÆ
 = 0;

123 
göt°s
.
d32
 = 0;

126 i‡(
	`USB_OTG_IsHo°Mode
(
pdev
))

128 
göt°s
.
d32
 = 
	`USB_OTG_RódC‹eIå
(
pdev
);

129 i‡(!
göt°s
.
d32
)

134 i‡(
göt°s
.
b
.
soföå
)

136 
ªtvÆ
 |
	`USB_OTG_USBH_h™dÀ_sof_ISR
 (
pdev
);

139 i‡(
göt°s
.
b
.
rx°sqlvl
)

141 
ªtvÆ
 |
	`USB_OTG_USBH_h™dÀ_rx_qlvl_ISR
 (
pdev
);

144 i‡(
göt°s
.
b
.
≈tx„m±y
)

146 
ªtvÆ
 |
	`USB_OTG_USBH_h™dÀ_≈tx„m±y_ISR
 (
pdev
);

149 i‡(
göt°s
.
b
.
±x„m±y
)

151 
ªtvÆ
 |
	`USB_OTG_USBH_h™dÀ_±x„m±y_ISR
 (
pdev
);

154 i‡(
göt°s
.
b
.
hcöå
)

156 
ªtvÆ
 |
	`USB_OTG_USBH_h™dÀ_hc_ISR
 (
pdev
);

159 i‡(
göt°s
.
b
.
p‹töå
)

161 
ªtvÆ
 |
	`USB_OTG_USBH_h™dÀ_p‹t_ISR
 (
pdev
);

164 i‡(
göt°s
.
b
.
disc⁄√˘
)

166 
ªtvÆ
 |
	`USB_OTG_USBH_h™dÀ_Disc⁄√˘_ISR
 (
pdev
);

170 i‡(
göt°s
.
b
.
öcom∂isoout
)

172 
ªtvÆ
 |
	`USB_OTG_USBH_h™dÀ_Incom∂ëePîiodicX„r_ISR
 (
pdev
);

177  
ªtvÆ
;

178 
	}
}

186 
uöt32_t
 
	$USB_OTG_USBH_h™dÀ_hc_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

188 
USB_OTG_HAINT_Ty≥Def
 
haöt
;

189 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

190 
uöt32_t
 
i
 = 0;

191 
uöt32_t
 
ªtvÆ
 = 0;

196 
haöt
.
d32
 = 
	`USB_OTG_RódHo°AŒCh™√ls_öå
(
pdev
);

198 
i
 = 0; i < 
pdev
->
cfg
.
ho°_ch™√ls
 ; i++)

200 i‡(
haöt
.
b
.
chöt
 & (1 << 
i
))

202 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
i
]->
HCCHAR
);

204 i‡(
hcch¨
.
b
.
ïdú
)

206 
ªtvÆ
 |
	`USB_OTG_USBH_h™dÀ_hc_n_In_ISR
 (
pdev
, 
i
);

210 
ªtvÆ
 |
	`USB_OTG_USBH_h™dÀ_hc_n_Out_ISR
 (
pdev
, 
i
);

215  
ªtvÆ
;

216 
	}
}

224 
uöt32_t
 
	$USB_OTG_USBH_h™dÀ_sof_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

226 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

227 
göt°s
.
d32
 = 0;

229 
USBH_HCD_INT_f›s
->
	`SOF
(
pdev
);

232 
göt°s
.
b
.
soföå
 = 1;

233 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

236 
	}
}

244 
uöt32_t
 
	$USB_OTG_USBH_h™dÀ_Disc⁄√˘_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

246 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

248 
göt°s
.
d32
 = 0;

250 
USBH_HCD_INT_f›s
->
	`DevDisc⁄√˘ed
(
pdev
);

253 
göt°s
.
b
.
disc⁄√˘
 = 1;

254 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

257 
	}
}

258 #i‡
deföed
 ( 
__ICCARM__
 )

259 #¥agm®
›timize
 = 
n⁄e


267 
uöt32_t
 
	$USB_OTG_USBH_h™dÀ_≈tx„m±y_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

269 
USB_OTG_GINTMSK_Ty≥Def
 
ötmsk
;

270 
USB_OTG_HNPTXSTS_Ty≥Def
 
h≈tx°s
;

271 
uöt16_t
 
Àn_w‹ds
 , 
Àn
;

273 
h≈tx°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
HNPTXSTS
);

275 
Àn_w‹ds
 = (
pdev
->
ho°
.
hc
[
h≈tx°s
.
b
.
≈txqt›
.
chnum
].
x„r_Àn
 + 3) / 4;

277 (
h≈tx°s
.
b
.
≈txf•ˇvaû
 > 
Àn_w‹ds
)&&

278 (
pdev
->
ho°
.
hc
[
h≈tx°s
.
b
.
≈txqt›
.
chnum
].
x„r_Àn
 != 0))

281 
Àn
 = 
h≈tx°s
.
b
.
≈txf•ˇvaû
 * 4;

283 i‡(
Àn
 > 
pdev
->
ho°
.
hc
[
h≈tx°s
.
b
.
≈txqt›
.
chnum
].
x„r_Àn
)

286 
Àn
 = 
pdev
->
ho°
.
hc
[
h≈tx°s
.
b
.
≈txqt›
.
chnum
].
x„r_Àn
;

288 
ötmsk
.
d32
 = 0;

289 
ötmsk
.
b
.
≈tx„m±y
 = 1;

290 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
ötmsk
.
d32
, 0);

293 
Àn_w‹ds
 = (
pdev
->
ho°
.
hc
[
h≈tx°s
.
b
.
≈txqt›
.
chnum
].
x„r_Àn
 + 3) / 4;

295 
	`USB_OTG_WrôePackë
 (
pdev
 ,Ödev->
ho°
.
hc
[
h≈tx°s
.
b
.
≈txqt›
.
chnum
].
x„r_buff
, h≈tx°s.b.≈txqt›.chnum, 
Àn
);

297 
pdev
->
ho°
.
hc
[
h≈tx°s
.
b
.
≈txqt›
.
chnum
].
x„r_buff
 +
Àn
;

298 
pdev
->
ho°
.
hc
[
h≈tx°s
.
b
.
≈txqt›
.
chnum
].
x„r_Àn
 -
Àn
;

299 
pdev
->
ho°
.
hc
[
h≈tx°s
.
b
.
≈txqt›
.
chnum
].
x„r_cou¡
 +
Àn
;

301 
h≈tx°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
HNPTXSTS
);

305 
	}
}

306 #i‡
deföed
 ( 
__ICCARM__
 )

307 #¥agm®
›timize
 = 
n⁄e


315 
uöt32_t
 
	$USB_OTG_USBH_h™dÀ_±x„m±y_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

317 
USB_OTG_GINTMSK_Ty≥Def
 
ötmsk
;

318 
USB_OTG_HPTXSTS_Ty≥Def
 
h±x°s
;

319 
uöt16_t
 
Àn_w‹ds
 , 
Àn
;

321 
h±x°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HPTXSTS
);

323 
Àn_w‹ds
 = (
pdev
->
ho°
.
hc
[
h±x°s
.
b
.
±xqt›
.
chnum
].
x„r_Àn
 + 3) / 4;

325 (
h±x°s
.
b
.
±xf•ˇvaû
 > 
Àn_w‹ds
)&&

326 (
pdev
->
ho°
.
hc
[
h±x°s
.
b
.
±xqt›
.
chnum
].
x„r_Àn
 != 0))

329 
Àn
 = 
h±x°s
.
b
.
±xf•ˇvaû
 * 4;

331 i‡(
Àn
 > 
pdev
->
ho°
.
hc
[
h±x°s
.
b
.
±xqt›
.
chnum
].
x„r_Àn
)

333 
Àn
 = 
pdev
->
ho°
.
hc
[
h±x°s
.
b
.
±xqt›
.
chnum
].
x„r_Àn
;

335 
ötmsk
.
d32
 = 0;

336 
ötmsk
.
b
.
±x„m±y
 = 1;

337 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
ötmsk
.
d32
, 0);

340 
Àn_w‹ds
 = (
pdev
->
ho°
.
hc
[
h±x°s
.
b
.
±xqt›
.
chnum
].
x„r_Àn
 + 3) / 4;

342 
	`USB_OTG_WrôePackë
 (
pdev
 ,Ödev->
ho°
.
hc
[
h±x°s
.
b
.
±xqt›
.
chnum
].
x„r_buff
, h±x°s.b.±xqt›.chnum, 
Àn
);

344 
pdev
->
ho°
.
hc
[
h±x°s
.
b
.
±xqt›
.
chnum
].
x„r_buff
 +
Àn
;

345 
pdev
->
ho°
.
hc
[
h±x°s
.
b
.
±xqt›
.
chnum
].
x„r_Àn
 -
Àn
;

346 
pdev
->
ho°
.
hc
[
h±x°s
.
b
.
±xqt›
.
chnum
].
x„r_cou¡
 +
Àn
;

348 
h±x°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HPTXSTS
);

352 
	}
}

360 #i‡
deföed
 ( 
__ICCARM__
 )

361 #¥agm®
›timize
 = 
n⁄e


363 
uöt32_t
 
	$USB_OTG_USBH_h™dÀ_p‹t_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

365 
USB_OTG_HPRT0_Ty≥Def
 
h¥t0
;

366 
USB_OTG_HPRT0_Ty≥Def
 
h¥t0_dup
;

367 
USB_OTG_HCFG_Ty≥Def
 
hcfg
;

368 
uöt32_t
 
do_ª£t
 = 0;

369 
uöt32_t
 
ªtvÆ
 = 0;

371 
hcfg
.
d32
 = 0;

372 
h¥t0
.
d32
 = 0;

373 
h¥t0_dup
.
d32
 = 0;

375 
h¥t0
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
ªgs
.
HPRT0
);

376 
h¥t0_dup
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
ªgs
.
HPRT0
);

380 
h¥t0_dup
.
b
.
¥ã«
 = 0;

381 
h¥t0_dup
.
b
.
¥tc⁄ndë
 = 0;

382 
h¥t0_dup
.
b
.
¥ãnchng
 = 0;

383 
h¥t0_dup
.
b
.
¥tovrcuºchng
 = 0;

386 i‡(
h¥t0
.
b
.
¥tc⁄ndë
)

389 
h¥t0_dup
.
b
.
¥tc⁄ndë
 = 1;

390 
USBH_HCD_INT_f›s
->
	`DevC⁄√˘ed
(
pdev
);

391 
ªtvÆ
 |= 1;

395 i‡(
h¥t0
.
b
.
¥ãnchng
)

397 
h¥t0_dup
.
b
.
¥ãnchng
 = 1;

399 i‡(
h¥t0
.
b
.
¥ã«
 == 1)

402 
USBH_HCD_INT_f›s
->
	`DevC⁄√˘ed
(
pdev
);

404 i‡((
h¥t0
.
b
.
¥t•d
 =
HPRT0_PRTSPD_LOW_SPEED
) ||

405 (
h¥t0
.
b
.
¥t•d
 =
HPRT0_PRTSPD_FULL_SPEED
))

408 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HREGS
->
HCFG
);

410 i‡(
h¥t0
.
b
.
¥t•d
 =
HPRT0_PRTSPD_LOW_SPEED
)

412 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HREGS
->
HFIR
, 6000 );

413 i‡(
hcfg
.
b
.
f¶•˛k£l
 !
HCFG_6_MHZ
)

415 if(
pdev
->
cfg
.
phy_ôÁ˚
 =
USB_OTG_EMBEDDED_PHY
)

417 
	`USB_OTG_InôFSLSPClkSñ
(
pdev
 ,
HCFG_6_MHZ
 );

419 
do_ª£t
 = 1;

425 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HREGS
->
HFIR
, 48000 );

426 i‡(
hcfg
.
b
.
f¶•˛k£l
 !
HCFG_48_MHZ
)

428 
	`USB_OTG_InôFSLSPClkSñ
(
pdev
 ,
HCFG_48_MHZ
 );

429 
do_ª£t
 = 1;

435 
do_ª£t
 = 1;

440 i‡(
h¥t0
.
b
.
¥tovrcuºchng
)

442 
h¥t0_dup
.
b
.
¥tovrcuºchng
 = 1;

443 
ªtvÆ
 |= 1;

445 i‡(
do_ª£t
)

447 
	`USB_OTG_Re£tP‹t
(
pdev
);

450 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
HPRT0
, 
h¥t0_dup
.
d32
);

452  
ªtvÆ
;

453 
	}
}

454 #i‡
deföed
 ( 
__ICCARM__
 )

455 #¥agm®
›timize
 = 
n⁄e


464 
uöt32_t
 
	$USB_OTG_USBH_h™dÀ_hc_n_Out_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt32_t
 
num
)

467 
USB_OTG_HCINTn_Ty≥Def
 
hcöt
;

468 
USB_OTG_HCINTMSK_Ty≥Def
 
hcötmsk
;

469 
USB_OTG_HC_REGS
 *
h¸eg
;

470 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

472 
h¸eg
 = 
pdev
->
ªgs
.
HC_REGS
[
num
];

473 
hcöt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
h¸eg
->
HCINT
);

474 
hcötmsk
.
d32
 = 
	`USB_OTG_READ_REG32
(&
h¸eg
->
HCINTMSK
);

475 
hcöt
.
d32
 = hcöt.d32 & 
hcötmsk
.d32;

477 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
num
]->
HCCHAR
);

479 i‡(
hcöt
.
b
.
ahbîr
)

481 
	`CLEAR_HC_INT
(
h¸eg
 ,
ahbîr
);

482 
	`UNMASK_HOST_INT_CHH
 (
num
);

484 i‡(
hcöt
.
b
.
ack
)

486 
	`CLEAR_HC_INT
(
h¸eg
 , 
ack
);

488 i‡(
hcöt
.
b
.
‰movrun
)

490 
	`UNMASK_HOST_INT_CHH
 (
num
);

491 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

492 
	`CLEAR_HC_INT
(
h¸eg
 ,
‰movrun
);

494 i‡(
hcöt
.
b
.
x„rcom∂
)

496 
pdev
->
ho°
.
EºC¡
[
num
] = 0;

497 
	`UNMASK_HOST_INT_CHH
 (
num
);

498 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

499 
	`CLEAR_HC_INT
(
h¸eg
 , 
x„rcom∂
);

500 
pdev
->
ho°
.
HC_Sètus
[
num
] = 
HC_XFRC
;

503 i‡(
hcöt
.
b
.
°Æl
)

505 
	`CLEAR_HC_INT
(
h¸eg
 , 
°Æl
);

506 
	`UNMASK_HOST_INT_CHH
 (
num
);

507 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

508 
pdev
->
ho°
.
HC_Sètus
[
num
] = 
HC_STALL
;

511 i‡(
hcöt
.
b
.
«k
)

513 
pdev
->
ho°
.
EºC¡
[
num
] = 0;

514 
	`UNMASK_HOST_INT_CHH
 (
num
);

515 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

516 
	`CLEAR_HC_INT
(
h¸eg
 , 
«k
);

517 
pdev
->
ho°
.
HC_Sètus
[
num
] = 
HC_NAK
;

520 i‡(
hcöt
.
b
.
xa˘îr
)

522 
	`UNMASK_HOST_INT_CHH
 (
num
);

523 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

524 
pdev
->
ho°
.
EºC¡
[
num
] ++;

525 
pdev
->
ho°
.
HC_Sètus
[
num
] = 
HC_XACTERR
;

526 
	`CLEAR_HC_INT
(
h¸eg
 , 
xa˘îr
);

528 i‡(
hcöt
.
b
.
nyë
)

530 
pdev
->
ho°
.
EºC¡
[
num
] = 0;

531 
	`UNMASK_HOST_INT_CHH
 (
num
);

532 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

533 
	`CLEAR_HC_INT
(
h¸eg
 , 
nyë
);

534 
pdev
->
ho°
.
HC_Sètus
[
num
] = 
HC_NYET
;

536 i‡(
hcöt
.
b
.
d©©gÀº
)

539 
	`UNMASK_HOST_INT_CHH
 (
num
);

540 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

541 
	`CLEAR_HC_INT
(
h¸eg
 , 
«k
);

542 
pdev
->
ho°
.
HC_Sètus
[
num
] = 
HC_DATATGLERR
;

544 
	`CLEAR_HC_INT
(
h¸eg
 , 
d©©gÀº
);

546 i‡(
hcöt
.
b
.
chh…d
)

548 
	`MASK_HOST_INT_CHH
 (
num
);

550 if(
pdev
->
ho°
.
HC_Sètus
[
num
] =
HC_XFRC
)

552 
pdev
->
ho°
.
URB_Sèã
[
num
] = 
URB_DONE
;

554 i‡(
hcch¨
.
b
.
ïty≥
 =
EP_TYPE_BULK
)

556 
pdev
->
ho°
.
hc
[
num
].
toggÀ_out
 ^= 1;

559 if(
pdev
->
ho°
.
HC_Sètus
[
num
] =
HC_NAK
)

561 
pdev
->
ho°
.
URB_Sèã
[
num
] = 
URB_NOTREADY
;

563 if(
pdev
->
ho°
.
HC_Sètus
[
num
] =
HC_NYET
)

565 if(
pdev
->
ho°
.
hc
[
num
].
do_pög
 == 1)

567 
	`USB_OTG_HC_DoPög
(
pdev
, 
num
);

569 
pdev
->
ho°
.
URB_Sèã
[
num
] = 
URB_NOTREADY
;

571 if(
pdev
->
ho°
.
HC_Sètus
[
num
] =
HC_STALL
)

573 
pdev
->
ho°
.
URB_Sèã
[
num
] = 
URB_STALL
;

575 if(
pdev
->
ho°
.
HC_Sètus
[
num
] =
HC_XACTERR
)

577 i‡(
pdev
->
ho°
.
EºC¡
[
num
] == 3)

579 
pdev
->
ho°
.
URB_Sèã
[
num
] = 
URB_ERROR
;

580 
pdev
->
ho°
.
EºC¡
[
num
] = 0;

583 
	`CLEAR_HC_INT
(
h¸eg
 , 
chh…d
);

588 
	}
}

589 #i‡
deföed
 ( 
__ICCARM__
 )

590 #¥agm®
›timize
 = 
n⁄e


599 
uöt32_t
 
	$USB_OTG_USBH_h™dÀ_hc_n_In_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt32_t
 
num
)

601 
USB_OTG_HCINTn_Ty≥Def
 
hcöt
;

602 
USB_OTG_HCINTMSK_Ty≥Def
 
hcötmsk
;

603 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

604 
USB_OTG_HCTSIZn_Ty≥Def
 
h˘siz
;

605 
USB_OTG_HC_REGS
 *
h¸eg
;

608 
h¸eg
 = 
pdev
->
ªgs
.
HC_REGS
[
num
];

609 
hcöt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
h¸eg
->
HCINT
);

610 
hcötmsk
.
d32
 = 
	`USB_OTG_READ_REG32
(&
h¸eg
->
HCINTMSK
);

611 
hcöt
.
d32
 = hcöt.d32 & 
hcötmsk
.d32;

612 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
num
]->
HCCHAR
);

613 
hcötmsk
.
d32
 = 0;

616 i‡(
hcöt
.
b
.
ahbîr
)

618 
	`CLEAR_HC_INT
(
h¸eg
 ,
ahbîr
);

619 
	`UNMASK_HOST_INT_CHH
 (
num
);

621 i‡(
hcöt
.
b
.
ack
)

623 
	`CLEAR_HC_INT
(
h¸eg
 ,
ack
);

626 i‡(
hcöt
.
b
.
°Æl
)

628 
	`UNMASK_HOST_INT_CHH
 (
num
);

629 
pdev
->
ho°
.
HC_Sètus
[
num
] = 
HC_STALL
;

630 
	`CLEAR_HC_INT
(
h¸eg
 , 
«k
);

631 
	`CLEAR_HC_INT
(
h¸eg
 , 
°Æl
);

632 
hcöt
.
b
.
«k
 = 0;

635 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

637 i‡(
hcöt
.
b
.
d©©gÀº
)

640 
	`UNMASK_HOST_INT_CHH
 (
num
);

641 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

642 
	`CLEAR_HC_INT
(
h¸eg
 , 
«k
);

643 
pdev
->
ho°
.
HC_Sètus
[
num
] = 
HC_DATATGLERR
;

644 
	`CLEAR_HC_INT
(
h¸eg
 , 
d©©gÀº
);

647 i‡(
hcöt
.
b
.
‰movrun
)

649 
	`UNMASK_HOST_INT_CHH
 (
num
);

650 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

651 
	`CLEAR_HC_INT
(
h¸eg
 ,
‰movrun
);

654 i‡(
hcöt
.
b
.
x„rcom∂
)

657 i‡(
pdev
->
cfg
.
dma_íabÀ
 == 1)

659 
h˘siz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
num
]->
HCTSIZ
);

660 
pdev
->
ho°
.
X„rC¡
[
num
] =Ödev->ho°.
hc
[num].
x„r_Àn
 - 
h˘siz
.
b
.
x„rsize
;

663 
pdev
->
ho°
.
HC_Sètus
[
num
] = 
HC_XFRC
;

664 
pdev
->
ho°
.
EºC¡
 [
num
]= 0;

665 
	`CLEAR_HC_INT
(
h¸eg
 , 
x„rcom∂
);

667 i‡((
hcch¨
.
b
.
ïty≥
 =
EP_TYPE_CTRL
)||

668 (
hcch¨
.
b
.
ïty≥
 =
EP_TYPE_BULK
))

670 
	`UNMASK_HOST_INT_CHH
 (
num
);

671 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

672 
	`CLEAR_HC_INT
(
h¸eg
 , 
«k
);

673 
pdev
->
ho°
.
hc
[
num
].
toggÀ_ö
 ^= 1;

676 if(
hcch¨
.
b
.
ïty≥
 =
EP_TYPE_INTR
)

678 
hcch¨
.
b
.
odd‰m
 = 1;

679 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
num
]->
HCCHAR
, 
hcch¨
.
d32
);

680 
pdev
->
ho°
.
URB_Sèã
[
num
] = 
URB_DONE
;

684 i‡(
hcöt
.
b
.
chh…d
)

686 
	`MASK_HOST_INT_CHH
 (
num
);

688 if(
pdev
->
ho°
.
HC_Sètus
[
num
] =
HC_XFRC
)

690 
pdev
->
ho°
.
URB_Sèã
[
num
] = 
URB_DONE
;

693 i‡(
pdev
->
ho°
.
HC_Sètus
[
num
] =
HC_STALL
)

695 
pdev
->
ho°
.
URB_Sèã
[
num
] = 
URB_STALL
;

698 if((
pdev
->
ho°
.
HC_Sètus
[
num
] =
HC_XACTERR
) ||

699 (
pdev
->
ho°
.
HC_Sètus
[
num
] =
HC_DATATGLERR
))

701 
pdev
->
ho°
.
EºC¡
[
num
] = 0;

702 
pdev
->
ho°
.
URB_Sèã
[
num
] = 
URB_ERROR
;

705 if(
hcch¨
.
b
.
ïty≥
 =
EP_TYPE_INTR
)

707 
pdev
->
ho°
.
hc
[
num
].
toggÀ_ö
 ^= 1;

710 
	`CLEAR_HC_INT
(
h¸eg
 , 
chh…d
);

713 i‡(
hcöt
.
b
.
xa˘îr
)

715 
	`UNMASK_HOST_INT_CHH
 (
num
);

716 
pdev
->
ho°
.
EºC¡
[
num
] ++;

717 
pdev
->
ho°
.
HC_Sètus
[
num
] = 
HC_XACTERR
;

718 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

719 
	`CLEAR_HC_INT
(
h¸eg
 , 
xa˘îr
);

722 i‡(
hcöt
.
b
.
«k
)

724 if(
hcch¨
.
b
.
ïty≥
 =
EP_TYPE_INTR
)

726 
	`UNMASK_HOST_INT_CHH
 (
num
);

727 
	`USB_OTG_HC_HÆt
(
pdev
, 
num
);

729 i‡((
hcch¨
.
b
.
ïty≥
 =
EP_TYPE_CTRL
)||

730 (
hcch¨
.
b
.
ïty≥
 =
EP_TYPE_BULK
))

733 
hcch¨
.
b
.
chí
 = 1;

734 
hcch¨
.
b
.
chdis
 = 0;

735 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
num
]->
HCCHAR
, 
hcch¨
.
d32
);

737 
pdev
->
ho°
.
HC_Sètus
[
num
] = 
HC_NAK
;

738 
	`CLEAR_HC_INT
(
h¸eg
 , 
«k
);

744 
	}
}

752 #i‡
deföed
 ( 
__ICCARM__
 )

753 #¥agm®
›timize
 = 
n⁄e


755 
uöt32_t
 
	$USB_OTG_USBH_h™dÀ_rx_qlvl_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

757 
USB_OTG_GRXFSTS_Ty≥Def
 
grx°s
;

758 
USB_OTG_GINTMSK_Ty≥Def
 
ötmsk
;

759 
USB_OTG_HCTSIZn_Ty≥Def
 
h˘siz
;

760 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

761 
__IO
 
uöt8_t
 
ch™√ um
 =0;

762 
uöt32_t
 
cou¡
;

765 
ötmsk
.
d32
 = 0;

766 
ötmsk
.
b
.
rx°sqlvl
 = 1;

767 
	`USB_OTG_MODIFY_REG32
–&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
ötmsk
.
d32
, 0);

769 
grx°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GRXSTSP
);

770 
ch™√ um
 = 
grx°s
.
b
.
chnum
;

771 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
ch™√ um
]->
HCCHAR
);

773 
grx°s
.
b
.
pkt°s
)

775 
GRXSTS_PKTSTS_IN
:

777 i‡((
grx°s
.
b
.
b˙t
 > 0Ë&& (
pdev
->
ho°
.
hc
[
ch™√ um
].
x„r_buff
 != (*)0))

780 
	`USB_OTG_RódPackë
(
pdev
,Ödev->
ho°
.
hc
[
ch™√ um
].
x„r_buff
, 
grx°s
.
b
.
b˙t
);

782 
pdev
->
ho°
.
hc
[
grx°s
.
b
.
chnum
].
x„r_buff
 +grx°s.b.
b˙t
;

783 
pdev
->
ho°
.
hc
[
grx°s
.
b
.
chnum
].
x„r_cou¡
 +grx°s.b.
b˙t
;

786 
cou¡
 = 
pdev
->
ho°
.
hc
[
ch™√ um
].
x„r_cou¡
;

787 
pdev
->
ho°
.
X„rC¡
[
ch™√ um
] = 
cou¡
;

789 
h˘siz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
ch™√ um
]->
HCTSIZ
);

790 if(
h˘siz
.
b
.
pkt˙t
 > 0)

793 
hcch¨
.
b
.
chí
 = 1;

794 
hcch¨
.
b
.
chdis
 = 0;

795 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[
ch™√ um
]->
HCCHAR
, 
hcch¨
.
d32
);

800 
GRXSTS_PKTSTS_IN_XFER_COMP
:

802 
GRXSTS_PKTSTS_DATA_TOGGLE_ERR
:

803 
GRXSTS_PKTSTS_CH_HALTED
:

809 
ötmsk
.
b
.
rx°sqlvl
 = 1;

810 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 0, 
ötmsk
.
d32
);

812 
	}
}

820 #i‡
deföed
 ( 
__ICCARM__
 )

821 #¥agm®
›timize
 = 
n⁄e


823 
uöt32_t
 
	$USB_OTG_USBH_h™dÀ_Incom∂ëePîiodicX„r_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

826 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

827 
USB_OTG_HCCHAR_Ty≥Def
 
hcch¨
;

832 
hcch¨
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
HC_REGS
[0]->
HCCHAR
);

833 
hcch¨
.
b
.
chí
 = 1;

834 
hcch¨
.
b
.
chdis
 = 1;

835 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
HC_REGS
[0]->
HCCHAR
, 
hcch¨
.
d32
);

837 
göt°s
.
d32
 = 0;

839 
göt°s
.
b
.
öcom∂isoout
 = 1;

840 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

843 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_otg.c

29 
	~"usb_deföes.h
"

30 
	~"usb_ªgs.h
"

31 
	~"usb_c‹e.h
"

32 
	~"usb_Ÿg.h
"

81 
uöt32_t
 
USB_OTG_H™dÀOTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

83 
uöt32_t
 
USB_OTG_H™dÀC⁄√˘‹IDSètusCh™ge_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
uöt32_t
 
USB_OTG_H™dÀSessi⁄Reque°_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

85 
uöt32_t
 
USB_OTG_Ród_ôr
(
USB_OTG_CORE_HANDLE
 *
pdev
);

106 
uöt32_t
 
	$STM32_USBO_OTG_ISR_H™dÀr
(
USB_OTG_CORE_HANDLE
 *
pdev
)

108 
uöt32_t
 
ªtvÆ
 = 0;

109 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
 ;

110 
göt°s
.
d32
 = 0;

112 
göt°s
.
d32
 = 
	`USB_OTG_Ród_ôr
(
pdev
);

113 i‡(
göt°s
.
d32
 == 0)

117 i‡(
göt°s
.
b
.
Ÿgöå
)

119 
ªtvÆ
 |
	`USB_OTG_H™dÀOTG_ISR
(
pdev
);

121 i‡(
göt°s
.
b
.
c⁄id°schng
)

123 
ªtvÆ
 |
	`USB_OTG_H™dÀC⁄√˘‹IDSètusCh™ge_ISR
(
pdev
);

125 i‡(
göt°s
.
b
.
£s§eqöå
)

127 
ªtvÆ
 |
	`USB_OTG_H™dÀSessi⁄Reque°_ISR
(
pdev
);

129  
ªtvÆ
;

130 
	}
}

139 
uöt32_t
 
	$USB_OTG_Ród_ôr
(
USB_OTG_CORE_HANDLE
 *
pdev
)

141 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

142 
USB_OTG_GINTMSK_Ty≥Def
 
götmsk
;

143 
USB_OTG_GINTMSK_Ty≥Def
 
götmsk_comm⁄
;

146 
göt°s
.
d32
 = 0;

147 
götmsk
.
d32
 = 0;

148 
götmsk_comm⁄
.
d32
 = 0;

151 
götmsk_comm⁄
.
b
.
£s§eqöå
 = 1;

152 
götmsk_comm⁄
.
b
.
c⁄id°schng
 = 1;

153 
götmsk_comm⁄
.
b
.
Ÿgöå
 = 1;

155 
göt°s
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTSTS
);

156 
götmsk
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTMSK
);

157  ((
göt°s
.
d32
 & 
götmsk
.d32 ) & 
götmsk_comm⁄
.d32);

158 
	}
}

167 
uöt32_t
 
	$USB_OTG_H™dÀOTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

169 
USB_OTG_GOTGINT_Ty≥Def
 
gŸgöt
;

170 
USB_OTG_GOTGCTL_Ty≥Def
 
gŸg˘l
;

173 
gŸgöt
.
d32
 = 0;

174 
gŸg˘l
.
d32
 = 0;

176 
gŸgöt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGINT
);

177 
gŸg˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
);

179 i‡(
gŸgöt
.
b
.
££nddë
)

181 
gŸg˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
);

184 i‡(
	`USB_OTG_IsDevi˚Mode
(
pdev
))

188 i‡(
	`USB_OTG_IsHo°Mode
(
pdev
))

195 i‡(
gŸgöt
.
b
.
£§eqsuc°schng
)

197 
gŸg˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
);

198 i‡(
gŸg˘l
.
b
.
£§eqscs
)

200 i‡(
	`USB_OTG_IsDevi˚Mode
(
pdev
))

205 
gŸg˘l
.
d32
 = 0;

206 
gŸg˘l
.
b
.
£§eq
 = 1;

207 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
, 
gŸg˘l
.
d32
, 0);

211 i‡(
	`USB_OTG_IsDevi˚Mode
(
pdev
))

218 i‡(
gŸgöt
.
b
.
h°√gsuc°schng
)

220 
gŸg˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
);

222 i‡(
gŸg˘l
.
b
.
h°√gscs
)

224 i‡(
	`USB_OTG_IsHo°Mode
(
pdev
))

233 
gŸgöt
.
b
.
h°√gsuc°schng
 = 1;

236 i‡(
gŸgöt
.
b
.
h°√gdë
)

238 i‡(
	`USB_OTG_IsDevi˚Mode
(
pdev
))

247 i‡(
gŸgöt
.
b
.
adevtoutchng
)

249 i‡(
gŸgöt
.
b
.
debd⁄e
)

251 
	`USB_OTG_Re£tP‹t
(
pdev
);

254 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGINT
, 
gŸgöt
.
d32
);

256 
	}
}

265 
uöt32_t
 
	$USB_OTG_H™dÀC⁄√˘‹IDSètusCh™ge_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

267 
USB_OTG_GINTMSK_Ty≥Def
 
götmsk
;

268 
USB_OTG_GOTGCTL_Ty≥Def
 
gŸg˘l
;

269 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

271 
göt°s
.
d32
 = 0 ;

272 
götmsk
.
d32
 = 0 ;

273 
gŸg˘l
.
d32
 = 0 ;

274 
götmsk
.
b
.
soföå
 = 1;

276 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
ªgs
.
GREGS
->
GINTMSK
, 
götmsk
.
d32
, 0);

277 
gŸg˘l
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
);

280 i‡(
gŸg˘l
.
b
.
c⁄id°s
)

282 
	`USB_OTG_DißbÀGlobÆI¡
(
pdev
);

283 
	`USB_OTG_C‹eInôDev
(
pdev
);

284 
	`USB_OTG_E«bÀGlobÆI¡
(
pdev
);

285 
pdev
->
Ÿg
.
OTG_Sèã
 = 
B_PERIPHERAL
;

289 
	`USB_OTG_DißbÀGlobÆI¡
(
pdev
);

290 
	`USB_OTG_C‹eInôHo°
(
pdev
);

291 
	`USB_OTG_E«bÀGlobÆI¡
(
pdev
);

292 
pdev
->
Ÿg
.
OTG_Sèã
 = 
A_HOST
;

295 
göt°s
.
b
.
c⁄id°schng
 = 1;

296 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

298 
	}
}

307 
uöt32_t
 
	$USB_OTG_H™dÀSessi⁄Reque°_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

309 
USB_OTG_GINTSTS_Ty≥Def
 
göt°s
;

310 
USB_OTG_GOTGCTL_Ty≥Def
 
gŸg˘l
;

313 
gŸg˘l
.
d32
 = 0;

314 
göt°s
.
d32
 = 0;

316 
gŸg˘l
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
 );

317 i‡(
	`USB_OTG_IsDevi˚Mode
(
pdev
Ë&& (
gŸg˘l
.
b
.
b£svld
))

321 i‡(
gŸg˘l
.
b
.
a£svld
)

325 
göt°s
.
d32
 = 0;

326 
göt°s
.
b
.
£s§eqöå
 = 1;

327 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
ªgs
.
GREGS
->
GINTSTS
, 
göt°s
.
d32
);

329 
	}
}

338 
	$USB_OTG_InôüãSRP
(
USB_OTG_CORE_HANDLE
 *
pdev
)

340 
USB_OTG_GOTGCTL_Ty≥Def
 
Ÿg˘l
;

342 
Ÿg˘l
.
d32
 = 0;

344 
Ÿg˘l
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
 );

345 i‡(
Ÿg˘l
.
b
.
£§eq
)

349 
Ÿg˘l
.
b
.
£§eq
 = 1;

350 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
, 
Ÿg˘l
.
d32
);

351 
	}
}

360 
	$USB_OTG_InôüãHNP
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
uöt8_t
 
°©e
, uöt8_à
mode
)

362 
USB_OTG_GOTGCTL_Ty≥Def
 
Ÿg˘l
;

363 
USB_OTG_HPRT0_Ty≥Def
 
h¥t0
;

365 
Ÿg˘l
.
d32
 = 0;

366 
h¥t0
.
d32
 = 0;

368 
Ÿg˘l
.
d32
 = 
	`USB_OTG_READ_REG32
–&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
 );

369 i‡(
mode
)

371 i‡(
°©e
)

374 
Ÿg˘l
.
b
.
devh≈í
 = 1;

375 
Ÿg˘l
.
b
.
h≈ªq
 = 1;

376 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
, 
Ÿg˘l
.
d32
);

381 i‡(
°©e
)

383 
Ÿg˘l
.
b
.
h°£th≈í
 = 1;

384 
	`USB_OTG_WRITE_REG32
(&
pdev
->
ªgs
.
GREGS
->
GOTGCTL
, 
Ÿg˘l
.
d32
);

386 
h¥t0
.
d32
 = 
	`USB_OTG_RódHPRT0
(
pdev
);

387 
h¥t0
.
b
.
¥tsu•
 = 1;

388 
	`USB_OTG_WRITE_REG32
(
pdev
->
ªgs
.
HPRT0
, 
h¥t0
.
d32
);

391 
	}
}

400 
uöt32_t
 
	$USB_OTG_GëCuºítSèã
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

402  
pdev
->
Ÿg
.
OTG_Sèã
;

403 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\bsp.c

29 
	~"b•.h
"

43 
uöt32_t
 
	$BSP_Inô
 ()

75 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\bsp.h

29 #i‚de‡
__BSP_H


30 
	#__BSP_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"globÆ_ö˛udes.h
"

43 
uöt32_t
 
BSP_Inô
 ();

45 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\global_conf.h

29 #i‚de‡
__GLOBAL_CONF__H__


30 
	#__GLOBAL_CONF__H__


	)

38 #i‡
deföed
 (
STM32F2XX
)

39 
	#DEMO_REV
 "1.0.1"

	)

40 
	#DEMO_BOARD
 "Bﬂrd : STM322xG-EVAL"

	)

41 
	#DEMO_CORE
 "C‹ê: C‹ãx-M3"

	)

42 
	#DEMO_DEVICE
 "Devi˚: STM32F207"

	)

43 
	#DEMO_CPU_SPEED
 "CPU S≥ed: 120 MHz"

	)

44 
	#DEMO_MEMORY_RESOURCE
 "Fœsh : 1MB / RAM : 128 KB"

	)

45 #ñi‡
deföed
 (
STM32F4XX
)

46 
	#DEMO_REV
 "1.0.1"

	)

47 
	#DEMO_BOARD
 "Bﬂrd : STM324xG-EVAL"

	)

48 
	#DEMO_CORE
 "C‹ê: C‹ãx-M4F"

	)

49 
	#DEMO_DEVICE
 "Devi˚: STM32F407"

	)

50 
	#DEMO_CPU_SPEED
 "CPU S≥ed: 168 MHz"

	)

51 
	#DEMO_MEMORY_RESOURCE
 "Fœsh : 1MB / RAM : 128 + 64 KB"

	)

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\global_includes.h

29 #i‚de‡
__GLOBAL_INCLUDES_H__


30 
	#__GLOBAL_INCLUDES_H__


	)

33 
	~"globÆ_c⁄f.h
"

34 #i‡
deföed
 (
STM32F2XX
)

35 
	~"°m32f2xx.h
"

36 
	~"°m322xg_evÆ.h
"

37 
	~"°m322xg_evÆ_lcd.h
"

38 
	~"°m322xg_evÆ_i€.h
"

39 
	~"°m322xg_evÆ_fsmc_§am.h
"

40 
	~"°m322xg_evÆ_sdio_sd.h
"

41 
	~"°m32f2x7_ëh.h
"

42 
	~"°m32f2xx_ußπ.h
"

44 #ñi‡
deföed
 (
STM32F4XX
)

45 
	~"°m32f4xx.h
"

46 
	~"°m32f4xx_ußπ.h
"

49 
	u_SYSTEM_CONFIG_Ty≥Def


51 
uöt32_t
 
	md32
;

54 
uöt32_t
 
	mDi°™tC⁄åﬁE«bÀd
 :

56 
uöt32_t
 
	mBackgroundModeE«bÀd
 :

58 
uöt32_t
 
	mLowPowîModeE«bÀd
 :

60 
uöt32_t
 
	mLCDPowîSavögE«bÀd
 :

62 
uöt32_t
 
	mC⁄figuøti⁄_Ch™ged
 :

64 
uöt32_t
 
	mF‹˚_Background_Re‰esh
 :

66 
uöt32_t
 
	mRe£rved
 :

69 
	mb
;

70 } 
	tSYSTEM_CONFIG_Ty≥Def
 ;

73 
	#LOBYTE
(
x
Ë((
uöt8_t
)(x & 0x00FF))

	)

74 
	#HIBYTE
(
x
Ë((
uöt8_t
)((x & 0xFF00Ë>>8))

	)

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\main.c

30 
	~"globÆ_ö˛udes.h
"

31 
	~"usbd_u§.h
"

32 
	~"usbd_desc.h
"

33 
	~"usbd_cdc_c‹e.h
"

34 
	~"„t_drivî.h
"

43 
	$vAµliˇti⁄MÆlocFaûedHook
( )

46 
	}
}

60 
__ALIGN_BEGIN
 
USB_OTG_CORE_HANDLE
 
USB_OTG_dev
 
	g__ALIGN_END
 ;

63 
uöt16_t
 
VCP_D©aTx
 (
uöt8_t
* 
Buf
, 
uöt32_t
 
Lí
);

65 
	$maö
()

67 
uöt8_t
 
buf
[10] = "abcdefg";

68 
	`NVIC_Pri‹ôyGroupC⁄fig
(
NVIC_Pri‹ôyGroup_4
);

70 
	`FET_Drivî_Inô
();

83 
	`L_ALL_OFF
(1);

84 
	`L_ALL_OFF
(2);

85 
	`L_ALL_OFF
(3);

86 
	`L_ALL_OFF
(4);

88 
	`H_ALL_OFF
(1);

89 
	`H_ALL_OFF
(2);

90 
	`H_ALL_OFF
(3);

91 
	`H_ALL_OFF
(4);

100 
	`USBD_Inô
(&
USB_OTG_dev
,

101 
USB_OTG_FS_CORE_ID
,

102 &
USR_desc
,

103 &
USBD_CDC_cb
,

104 &
USR_cb
);

106 
	`ADC_DMA_Inô
();

111 !
	`DMA_GëFœgSètus
(
DMA2_Såóm0
, 
DMA_FLAG_TCIF0
));

113 
	`DMA_CÀ¨Fœg
(
DMA2_Såóm0
, 
DMA_FLAG_TCIF0
);

123 
	}
}

125 
	$uDñay
(c⁄° 
uöt32_t
 
u£c
)

127 
	`USB_OTG_BSP_uDñay
(
u£c
 * 2);

128 
	}
}

129 
	$mDñay
(c⁄° 
uöt32_t
 
m£c
)

131 
	`uDñay
(
m£c
 * 1000);

132 
	}
}

133 
uöt32_t
 
	g‰eq_èb
[9] = {256, 288, 320, 341, 384, 427, 480, 512

136 
	$„tBìp
(c⁄° 
uöt32_t
 
‰eq
, c⁄° uöt32_à
m£c
)

138 
uöt32_t
 
dñay
;

139 
uöt32_t
 
cy˛e
;

140 
uöt32_t
 
i
;

141 
dñay
 = 1000000 / 
‰eq
 - 20;

142 
cy˛e
 = 
m£c
 * 1000 / 
dñay
;

144 
	`L_ON
(2, 
C
);

145 
i
 = 0; i < 
cy˛e
; i++) {

147 
	`H_ON
(2, 
A
);

148 
	`uDñay
 (20);

149 
	`H_OFF
(2, 
A
);

151 
	`uDñay
 (
dñay
);

153 
	`L_OFF
(2, 
C
);

156 
	}
}

158 
uöt32_t
 
	$∂ay
(c⁄° 
uöt32_t
 
buf
[], c⁄° uöt32_à
Àn
)

160 
i
 = 0; i < 
Àn
; i++) {

161 
	`„tBìp
(
‰eq_èb
[
buf
[
i
]], 500);

162 
	`mDñay
(10);

164 
	}
}

168 
	$ã°
()

170 
uöt32_t
 
buf
[16] = {1, 2, 3, 1, 1, 2, 3, 1, 3, 4, 5, 5, 3, 4, 5, 5};

171 
	`∂ay
(
buf
, 16);

180 
	}
}

190 #ifde‡ 
USE_FULL_ASSERT


198 
	$as£π_Áûed
(
uöt8_t
* 
fûe
, 
uöt32_t
 
löe
)

206 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\startup_stm32f4xx.s

39 .
sy¡ax
 
	gunifõd


40 .
˝u
 
	gc‹ãx
-
	gm3


41 .
Âu
 
	gso·vÂ


42 .
	gthumb


44 .
globÆ
 
	gg_p‚Ve˘‹s


45 .
globÆ
 
	gDeÁu…_H™dÀr


49 .
w‹d
 
	g_sid©a


51 .
w‹d
 
	g_sd©a


53 .
w‹d
 
	g_ed©a


55 .
w‹d
 
	g_sbss


57 .
w‹d
 
	g_ebss


69 .
	g£˘i⁄
 .
	gãxt
.
	gRe£t_H™dÀr


70 .
wók
 
	gRe£t_H™dÀr


71 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


72 
	gRe£t_H™dÀr
:

75 
movs
 
r1
, #0

76 
b
 
Lo›C›yD©aInô


78 
	gC›yD©aInô
:

79 
ldr
 
r3
, =
_sid©a


80 
ldr
 
r3
, [r3, 
r1
]

81 
°r
 
	gr3
, [
r0
, 
r1
]

82 
adds
 
	gr1
,Ñ1, #4

84 
	gLo›C›yD©aInô
:

85 
ldr
 
r0
, =
_sd©a


86 
ldr
 
r3
, =
_ed©a


87 
adds
 
r2
, 
	gr0
, 
r1


88 
cmp
 
	gr2
, 
r3


89 
bcc
 
C›yD©aInô


90 
ldr
 
	gr2
, =
_sbss


91 
b
 
Lo›FûlZîobss


93 
FûlZîobss
:

94 
movs
 
r3
, #0

95 
°r
 
	gr3
, [
r2
], #4

97 
	gLo›FûlZîobss
:

98 
ldr
 
r3
, = 
_ebss


99 
cmp
 
r2
, 
r3


100 
bcc
 
FûlZîobss


103 
bl
 
Sy°emInô


105 
bl
 
__libc_öô_¨øy


107 
bl
 
maö


108 
bx
 
	gÃ


109 .
size
 
	gRe£t_H™dÀr
, .-Reset_Handler

118 .
	g£˘i⁄
 .
	gãxt
.
	gDeÁu…_H™dÀr
,"ax",%
¥ogbôs


119 
	gDeÁu…_H™dÀr
:

120 
Inföôe_Lo›
:

121 
b
 
Inföôe_Lo›


122 .
size
 
DeÁu…_H™dÀr
, .-
	gDeÁu…_H™dÀr


130 .
	g£˘i⁄
 .
	gi§_ve˘‹
,"a",%
	g¥ogbôs


131 .
ty≥
 
	gg_p‚Ve˘‹s
, %
	gobje˘


132 .
size
 
	gg_p‚Ve˘‹s
, .-
g_p‚Ve˘‹s


135 
	gg_p‚Ve˘‹s
:

136 .
w‹d
 
_e°ack


137 .
w‹d
 
Re£t_H™dÀr


138 .
w‹d
 
NMI_H™dÀr


139 .
w‹d
 
H¨dFau…_H™dÀr


140 .
w‹d
 
MemM™age_H™dÀr


141 .
w‹d
 
BusFau…_H™dÀr


142 .
w‹d
 
UßgeFau…_H™dÀr


143 .
w‹d
 0

144 .
w‹d
 0

145 .
w‹d
 0

146 .
w‹d
 0

147 .
w‹d
 0

148 .
w‹d
 
DebugM⁄_H™dÀr


149 .
w‹d
 0

150 .
w‹d
 0

151 .
w‹d
 
SysTick_H™dÀr


154 .
w‹d
 
WWDG_IRQH™dÀr


155 .
w‹d
 
PVD_IRQH™dÀr


156 .
w‹d
 
TAMP_STAMP_IRQH™dÀr


157 .
w‹d
 
RTC_WKUP_IRQH™dÀr


158 .
w‹d
 
FLASH_IRQH™dÀr


159 .
w‹d
 
RCC_IRQH™dÀr


160 .
w‹d
 
EXTI0_IRQH™dÀr


161 .
w‹d
 
EXTI1_IRQH™dÀr


162 .
w‹d
 
EXTI2_IRQH™dÀr


163 .
w‹d
 
EXTI3_IRQH™dÀr


164 .
w‹d
 
EXTI4_IRQH™dÀr


165 .
w‹d
 
DMA1_Såóm0_IRQH™dÀr


166 .
w‹d
 
DMA1_Såóm1_IRQH™dÀr


167 .
w‹d
 
DMA1_Såóm2_IRQH™dÀr


168 .
w‹d
 
DMA1_Såóm3_IRQH™dÀr


169 .
w‹d
 
DMA1_Såóm4_IRQH™dÀr


170 .
w‹d
 
DMA1_Såóm5_IRQH™dÀr


171 .
w‹d
 
DMA1_Såóm6_IRQH™dÀr


172 .
w‹d
 
ADC_IRQH™dÀr


173 .
w‹d
 
CAN1_TX_IRQH™dÀr


174 .
w‹d
 
CAN1_RX0_IRQH™dÀr


175 .
w‹d
 
CAN1_RX1_IRQH™dÀr


176 .
w‹d
 
CAN1_SCE_IRQH™dÀr


177 .
w‹d
 
EXTI9_5_IRQH™dÀr


178 .
w‹d
 
TIM1_BRK_TIM9_IRQH™dÀr


179 .
w‹d
 
TIM1_UP_TIM10_IRQH™dÀr


180 .
w‹d
 
TIM1_TRG_COM_TIM11_IRQH™dÀr


181 .
w‹d
 
TIM1_CC_IRQH™dÀr


182 .
w‹d
 
TIM2_IRQH™dÀr


183 .
w‹d
 
TIM3_IRQH™dÀr


184 .
w‹d
 
TIM4_IRQH™dÀr


185 .
w‹d
 
I2C1_EV_IRQH™dÀr


186 .
w‹d
 
I2C1_ER_IRQH™dÀr


187 .
w‹d
 
I2C2_EV_IRQH™dÀr


188 .
w‹d
 
I2C2_ER_IRQH™dÀr


189 .
w‹d
 
SPI1_IRQH™dÀr


190 .
w‹d
 
SPI2_IRQH™dÀr


191 .
w‹d
 
USART1_IRQH™dÀr


192 .
w‹d
 
USART2_IRQH™dÀr


193 .
w‹d
 
USART3_IRQH™dÀr


194 .
w‹d
 
EXTI15_10_IRQH™dÀr


195 .
w‹d
 
RTC_Aœrm_IRQH™dÀr


196 .
w‹d
 
OTG_FS_WKUP_IRQH™dÀr


197 .
w‹d
 
TIM8_BRK_TIM12_IRQH™dÀr


198 .
w‹d
 
TIM8_UP_TIM13_IRQH™dÀr


199 .
w‹d
 
TIM8_TRG_COM_TIM14_IRQH™dÀr


200 .
w‹d
 
TIM8_CC_IRQH™dÀr


201 .
w‹d
 
DMA1_Såóm7_IRQH™dÀr


202 .
w‹d
 
FSMC_IRQH™dÀr


203 .
w‹d
 
SDIO_IRQH™dÀr


204 .
w‹d
 
TIM5_IRQH™dÀr


205 .
w‹d
 
SPI3_IRQH™dÀr


206 .
w‹d
 
UART4_IRQH™dÀr


207 .
w‹d
 
UART5_IRQH™dÀr


208 .
w‹d
 
TIM6_DAC_IRQH™dÀr


209 .
w‹d
 
TIM7_IRQH™dÀr


210 .
w‹d
 
DMA2_Såóm0_IRQH™dÀr


211 .
w‹d
 
DMA2_Såóm1_IRQH™dÀr


212 .
w‹d
 
DMA2_Såóm2_IRQH™dÀr


213 .
w‹d
 
DMA2_Såóm3_IRQH™dÀr


214 .
w‹d
 
DMA2_Såóm4_IRQH™dÀr


215 .
w‹d
 
ETH_IRQH™dÀr


216 .
w‹d
 
ETH_WKUP_IRQH™dÀr


217 .
w‹d
 
CAN2_TX_IRQH™dÀr


218 .
w‹d
 
CAN2_RX0_IRQH™dÀr


219 .
w‹d
 
CAN2_RX1_IRQH™dÀr


220 .
w‹d
 
CAN2_SCE_IRQH™dÀr


221 .
w‹d
 
OTG_FS_IRQH™dÀr


222 .
w‹d
 
DMA2_Såóm5_IRQH™dÀr


223 .
w‹d
 
DMA2_Såóm6_IRQH™dÀr


224 .
w‹d
 
DMA2_Såóm7_IRQH™dÀr


225 .
w‹d
 
USART6_IRQH™dÀr


226 .
w‹d
 
I2C3_EV_IRQH™dÀr


227 .
w‹d
 
I2C3_ER_IRQH™dÀr


228 .
w‹d
 
OTG_HS_EP1_OUT_IRQH™dÀr


229 .
w‹d
 
OTG_HS_EP1_IN_IRQH™dÀr


230 .
w‹d
 
OTG_HS_WKUP_IRQH™dÀr


231 .
w‹d
 
OTG_HS_IRQH™dÀr


232 .
w‹d
 
DCMI_IRQH™dÀr


233 .
w‹d
 
CRYP_IRQH™dÀr


234 .
w‹d
 
HASH_RNG_IRQH™dÀr


235 .
w‹d
 
FPU_IRQH™dÀr


245 .
wók
 
NMI_H™dÀr


246 .
thumb_£t
 
NMI_H™dÀr
,
	gDeÁu…_H™dÀr


248 .
wók
 
	gH¨dFau…_H™dÀr


249 .
thumb_£t
 
	gH¨dFau…_H™dÀr
,
	gDeÁu…_H™dÀr


251 .
wók
 
	gMemM™age_H™dÀr


252 .
thumb_£t
 
	gMemM™age_H™dÀr
,
	gDeÁu…_H™dÀr


254 .
wók
 
	gBusFau…_H™dÀr


255 .
thumb_£t
 
	gBusFau…_H™dÀr
,
	gDeÁu…_H™dÀr


257 .
wók
 
	gUßgeFau…_H™dÀr


258 .
thumb_£t
 
	gUßgeFau…_H™dÀr
,
	gDeÁu…_H™dÀr


260 .
wók
 
	gSVC_H™dÀr


261 .
thumb_£t
 
	gSVC_H™dÀr
,
	gDeÁu…_H™dÀr


263 .
wók
 
	gDebugM⁄_H™dÀr


264 .
thumb_£t
 
	gDebugM⁄_H™dÀr
,
	gDeÁu…_H™dÀr


266 .
wók
 
	gPídSV_H™dÀr


267 .
thumb_£t
 
	gPídSV_H™dÀr
,
	gDeÁu…_H™dÀr


269 .
wók
 
	gSysTick_H™dÀr


270 .
thumb_£t
 
	gSysTick_H™dÀr
,
	gDeÁu…_H™dÀr


272 .
wók
 
	gWWDG_IRQH™dÀr


273 .
thumb_£t
 
	gWWDG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


275 .
wók
 
	gPVD_IRQH™dÀr


276 .
thumb_£t
 
	gPVD_IRQH™dÀr
,
	gDeÁu…_H™dÀr


278 .
wók
 
	gTAMP_STAMP_IRQH™dÀr


279 .
thumb_£t
 
	gTAMP_STAMP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


281 .
wók
 
	gRTC_WKUP_IRQH™dÀr


282 .
thumb_£t
 
	gRTC_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


284 .
wók
 
	gFLASH_IRQH™dÀr


285 .
thumb_£t
 
	gFLASH_IRQH™dÀr
,
	gDeÁu…_H™dÀr


287 .
wók
 
	gRCC_IRQH™dÀr


288 .
thumb_£t
 
	gRCC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


290 .
wók
 
	gEXTI0_IRQH™dÀr


291 .
thumb_£t
 
	gEXTI0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


293 .
wók
 
	gEXTI1_IRQH™dÀr


294 .
thumb_£t
 
	gEXTI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


296 .
wók
 
	gEXTI2_IRQH™dÀr


297 .
thumb_£t
 
	gEXTI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


299 .
wók
 
	gEXTI3_IRQH™dÀr


300 .
thumb_£t
 
	gEXTI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


302 .
wók
 
	gEXTI4_IRQH™dÀr


303 .
thumb_£t
 
	gEXTI4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


305 .
wók
 
	gDMA1_Såóm0_IRQH™dÀr


306 .
thumb_£t
 
	gDMA1_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


308 .
wók
 
	gDMA1_Såóm1_IRQH™dÀr


309 .
thumb_£t
 
	gDMA1_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


311 .
wók
 
	gDMA1_Såóm2_IRQH™dÀr


312 .
thumb_£t
 
	gDMA1_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


314 .
wók
 
	gDMA1_Såóm3_IRQH™dÀr


315 .
thumb_£t
 
	gDMA1_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


317 .
wók
 
	gDMA1_Såóm4_IRQH™dÀr


318 .
thumb_£t
 
	gDMA1_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


320 .
wók
 
	gDMA1_Såóm5_IRQH™dÀr


321 .
thumb_£t
 
	gDMA1_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


323 .
wók
 
	gDMA1_Såóm6_IRQH™dÀr


324 .
thumb_£t
 
	gDMA1_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


326 .
wók
 
	gADC_IRQH™dÀr


327 .
thumb_£t
 
	gADC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


329 .
wók
 
	gCAN1_TX_IRQH™dÀr


330 .
thumb_£t
 
	gCAN1_TX_IRQH™dÀr
,
	gDeÁu…_H™dÀr


332 .
wók
 
	gCAN1_RX0_IRQH™dÀr


333 .
thumb_£t
 
	gCAN1_RX0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


335 .
wók
 
	gCAN1_RX1_IRQH™dÀr


336 .
thumb_£t
 
	gCAN1_RX1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


338 .
wók
 
	gCAN1_SCE_IRQH™dÀr


339 .
thumb_£t
 
	gCAN1_SCE_IRQH™dÀr
,
	gDeÁu…_H™dÀr


341 .
wók
 
	gEXTI9_5_IRQH™dÀr


342 .
thumb_£t
 
	gEXTI9_5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


344 .
wók
 
	gTIM1_BRK_TIM9_IRQH™dÀr


345 .
thumb_£t
 
	gTIM1_BRK_TIM9_IRQH™dÀr
,
	gDeÁu…_H™dÀr


347 .
wók
 
	gTIM1_UP_TIM10_IRQH™dÀr


348 .
thumb_£t
 
	gTIM1_UP_TIM10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


350 .
wók
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr


351 .
thumb_£t
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr
,
	gDeÁu…_H™dÀr


353 .
wók
 
	gTIM1_CC_IRQH™dÀr


354 .
thumb_£t
 
	gTIM1_CC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


356 .
wók
 
	gTIM2_IRQH™dÀr


357 .
thumb_£t
 
	gTIM2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


359 .
wók
 
	gTIM3_IRQH™dÀr


360 .
thumb_£t
 
	gTIM3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


362 .
wók
 
	gTIM4_IRQH™dÀr


363 .
thumb_£t
 
	gTIM4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


365 .
wók
 
	gI2C1_EV_IRQH™dÀr


366 .
thumb_£t
 
	gI2C1_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


368 .
wók
 
	gI2C1_ER_IRQH™dÀr


369 .
thumb_£t
 
	gI2C1_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


371 .
wók
 
	gI2C2_EV_IRQH™dÀr


372 .
thumb_£t
 
	gI2C2_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


374 .
wók
 
	gI2C2_ER_IRQH™dÀr


375 .
thumb_£t
 
	gI2C2_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


377 .
wók
 
	gSPI1_IRQH™dÀr


378 .
thumb_£t
 
	gSPI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


380 .
wók
 
	gSPI2_IRQH™dÀr


381 .
thumb_£t
 
	gSPI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


383 .
wók
 
	gUSART1_IRQH™dÀr


384 .
thumb_£t
 
	gUSART1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


386 .
wók
 
	gUSART2_IRQH™dÀr


387 .
thumb_£t
 
	gUSART2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


389 .
wók
 
	gUSART3_IRQH™dÀr


390 .
thumb_£t
 
	gUSART3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


392 .
wók
 
	gEXTI15_10_IRQH™dÀr


393 .
thumb_£t
 
	gEXTI15_10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


395 .
wók
 
	gRTC_Aœrm_IRQH™dÀr


396 .
thumb_£t
 
	gRTC_Aœrm_IRQH™dÀr
,
	gDeÁu…_H™dÀr


398 .
wók
 
	gOTG_FS_WKUP_IRQH™dÀr


399 .
thumb_£t
 
	gOTG_FS_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


401 .
wók
 
	gTIM8_BRK_TIM12_IRQH™dÀr


402 .
thumb_£t
 
	gTIM8_BRK_TIM12_IRQH™dÀr
,
	gDeÁu…_H™dÀr


404 .
wók
 
	gTIM8_UP_TIM13_IRQH™dÀr


405 .
thumb_£t
 
	gTIM8_UP_TIM13_IRQH™dÀr
,
	gDeÁu…_H™dÀr


407 .
wók
 
	gTIM8_TRG_COM_TIM14_IRQH™dÀr


408 .
thumb_£t
 
	gTIM8_TRG_COM_TIM14_IRQH™dÀr
,
	gDeÁu…_H™dÀr


410 .
wók
 
	gTIM8_CC_IRQH™dÀr


411 .
thumb_£t
 
	gTIM8_CC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


413 .
wók
 
	gDMA1_Såóm7_IRQH™dÀr


414 .
thumb_£t
 
	gDMA1_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


416 .
wók
 
	gFSMC_IRQH™dÀr


417 .
thumb_£t
 
	gFSMC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


419 .
wók
 
	gSDIO_IRQH™dÀr


420 .
thumb_£t
 
	gSDIO_IRQH™dÀr
,
	gDeÁu…_H™dÀr


422 .
wók
 
	gTIM5_IRQH™dÀr


423 .
thumb_£t
 
	gTIM5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


425 .
wók
 
	gSPI3_IRQH™dÀr


426 .
thumb_£t
 
	gSPI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


428 .
wók
 
	gUART4_IRQH™dÀr


429 .
thumb_£t
 
	gUART4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


431 .
wók
 
	gUART5_IRQH™dÀr


432 .
thumb_£t
 
	gUART5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


434 .
wók
 
	gTIM6_DAC_IRQH™dÀr


435 .
thumb_£t
 
	gTIM6_DAC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


437 .
wók
 
	gTIM7_IRQH™dÀr


438 .
thumb_£t
 
	gTIM7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


440 .
wók
 
	gDMA2_Såóm0_IRQH™dÀr


441 .
thumb_£t
 
	gDMA2_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


443 .
wók
 
	gDMA2_Såóm1_IRQH™dÀr


444 .
thumb_£t
 
	gDMA2_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


446 .
wók
 
	gDMA2_Såóm2_IRQH™dÀr


447 .
thumb_£t
 
	gDMA2_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


449 .
wók
 
	gDMA2_Såóm3_IRQH™dÀr


450 .
thumb_£t
 
	gDMA2_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


452 .
wók
 
	gDMA2_Såóm4_IRQH™dÀr


453 .
thumb_£t
 
	gDMA2_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


455 .
wók
 
	gETH_IRQH™dÀr


456 .
thumb_£t
 
	gETH_IRQH™dÀr
,
	gDeÁu…_H™dÀr


458 .
wók
 
	gETH_WKUP_IRQH™dÀr


459 .
thumb_£t
 
	gETH_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


461 .
wók
 
	gCAN2_TX_IRQH™dÀr


462 .
thumb_£t
 
	gCAN2_TX_IRQH™dÀr
,
	gDeÁu…_H™dÀr


464 .
wók
 
	gCAN2_RX0_IRQH™dÀr


465 .
thumb_£t
 
	gCAN2_RX0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


467 .
wók
 
	gCAN2_RX1_IRQH™dÀr


468 .
thumb_£t
 
	gCAN2_RX1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


470 .
wók
 
	gCAN2_SCE_IRQH™dÀr


471 .
thumb_£t
 
	gCAN2_SCE_IRQH™dÀr
,
	gDeÁu…_H™dÀr


473 .
wók
 
	gOTG_FS_IRQH™dÀr


474 .
thumb_£t
 
	gOTG_FS_IRQH™dÀr
,
	gDeÁu…_H™dÀr


476 .
wók
 
	gDMA2_Såóm5_IRQH™dÀr


477 .
thumb_£t
 
	gDMA2_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


479 .
wók
 
	gDMA2_Såóm6_IRQH™dÀr


480 .
thumb_£t
 
	gDMA2_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


482 .
wók
 
	gDMA2_Såóm7_IRQH™dÀr


483 .
thumb_£t
 
	gDMA2_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


485 .
wók
 
	gUSART6_IRQH™dÀr


486 .
thumb_£t
 
	gUSART6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


488 .
wók
 
	gI2C3_EV_IRQH™dÀr


489 .
thumb_£t
 
	gI2C3_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


491 .
wók
 
	gI2C3_ER_IRQH™dÀr


492 .
thumb_£t
 
	gI2C3_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


494 .
wók
 
	gOTG_HS_EP1_OUT_IRQH™dÀr


495 .
thumb_£t
 
	gOTG_HS_EP1_OUT_IRQH™dÀr
,
	gDeÁu…_H™dÀr


497 .
wók
 
	gOTG_HS_EP1_IN_IRQH™dÀr


498 .
thumb_£t
 
	gOTG_HS_EP1_IN_IRQH™dÀr
,
	gDeÁu…_H™dÀr


500 .
wók
 
	gOTG_HS_WKUP_IRQH™dÀr


501 .
thumb_£t
 
	gOTG_HS_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


503 .
wók
 
	gOTG_HS_IRQH™dÀr


504 .
thumb_£t
 
	gOTG_HS_IRQH™dÀr
,
	gDeÁu…_H™dÀr


506 .
wók
 
	gDCMI_IRQH™dÀr


507 .
thumb_£t
 
	gDCMI_IRQH™dÀr
,
	gDeÁu…_H™dÀr


509 .
wók
 
	gCRYP_IRQH™dÀr


510 .
thumb_£t
 
	gCRYP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


512 .
wók
 
	gHASH_RNG_IRQH™dÀr


513 .
thumb_£t
 
	gHASH_RNG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


515 .
wók
 
	gFPU_IRQH™dÀr


516 .
thumb_£t
 
	gFPU_IRQH™dÀr
,
	gDeÁu…_H™dÀr


	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\stm32_eval_legacy.h

29 #i‚de‡
__STM32_EVAL_LEGACY_H


30 
	#__STM32_EVAL_LEGACY_H


	)

32 #ifde‡
__˝lu•lus


41 #ifde‡
USE_STM3220F_EVAL


42 
	#USE_STM322xG_EVAL


	)

44 
	#STM3220F_LCD_Inô
 
STM322xG_LCD_Inô


	)

47 
	#Buâ⁄_WAKEUP
 
BUTTON_WAKEUP


	)

48 
	#Buâ⁄_TAMPER
 
BUTTON_TAMPER


	)

49 
	#Buâ⁄_KEY
 
BUTTON_KEY


	)

50 
	#Buâ⁄_RIGHT
 
BUTTON_RIGHT


	)

51 
	#Buâ⁄_LEFT
 
BUTTON_LEFT


	)

52 
	#Buâ⁄_UP
 
BUTTON_UP


	)

53 
	#Buâ⁄_DOWN
 
BUTTON_DOWN


	)

54 
	#Buâ⁄_SEL
 
BUTTON_SEL


	)

55 
	#Mode_GPIO
 
BUTTON_MODE_GPIO


	)

56 
	#Mode_EXTI
 
BUTTON_MODE_EXTI


	)

57 
	#Buâ⁄_Mode_Ty≥Def
 
Buâ⁄Mode_Ty≥Def


	)

58 
	#JOY_CENTER
 
JOY_SEL


	)

59 
	#JOY_Sèã_Ty≥Def
 
JOYSèã_Ty≥Def


	)

62 
	#LCD_RSNWR_GPIO_CLK
 
LCD_NWR_GPIO_CLK


	)

63 
	#LCD_SPI_GPIO_PORT
 
LCD_SPI_SCK_GPIO_PORT


	)

64 
	#LCD_SPI_GPIO_CLK
 
LCD_SPI_SCK_GPIO_CLK


	)

65 
	#R0
 
LCD_REG_0


	)

66 
	#R1
 
LCD_REG_1


	)

67 
	#R2
 
LCD_REG_2


	)

68 
	#R3
 
LCD_REG_3


	)

69 
	#R4
 
LCD_REG_4


	)

70 
	#R5
 
LCD_REG_5


	)

71 
	#R6
 
LCD_REG_6


	)

72 
	#R7
 
LCD_REG_7


	)

73 
	#R8
 
LCD_REG_8


	)

74 
	#R9
 
LCD_REG_9


	)

75 
	#R10
 
LCD_REG_10


	)

76 
	#R12
 
LCD_REG_12


	)

77 
	#R13
 
LCD_REG_13


	)

78 
	#R14
 
LCD_REG_14


	)

79 
	#R15
 
LCD_REG_15


	)

80 
	#R16
 
LCD_REG_16


	)

81 
	#R17
 
LCD_REG_17


	)

82 
	#R18
 
LCD_REG_18


	)

83 
	#R19
 
LCD_REG_19


	)

84 
	#R20
 
LCD_REG_20


	)

85 
	#R21
 
LCD_REG_21


	)

86 
	#R22
 
LCD_REG_22


	)

87 
	#R23
 
LCD_REG_23


	)

88 
	#R24
 
LCD_REG_24


	)

89 
	#R25
 
LCD_REG_25


	)

90 
	#R26
 
LCD_REG_26


	)

91 
	#R27
 
LCD_REG_27


	)

92 
	#R28
 
LCD_REG_28


	)

93 
	#R29
 
LCD_REG_29


	)

94 
	#R30
 
LCD_REG_30


	)

95 
	#R31
 
LCD_REG_31


	)

96 
	#R32
 
LCD_REG_32


	)

97 
	#R33
 
LCD_REG_33


	)

98 
	#R34
 
LCD_REG_34


	)

99 
	#R36
 
LCD_REG_36


	)

100 
	#R37
 
LCD_REG_37


	)

101 
	#R40
 
LCD_REG_40


	)

102 
	#R41
 
LCD_REG_41


	)

103 
	#R43
 
LCD_REG_43


	)

104 
	#R45
 
LCD_REG_45


	)

105 
	#R48
 
LCD_REG_48


	)

106 
	#R49
 
LCD_REG_49


	)

107 
	#R50
 
LCD_REG_50


	)

108 
	#R51
 
LCD_REG_51


	)

109 
	#R52
 
LCD_REG_52


	)

110 
	#R53
 
LCD_REG_53


	)

111 
	#R54
 
LCD_REG_54


	)

112 
	#R55
 
LCD_REG_55


	)

113 
	#R56
 
LCD_REG_56


	)

114 
	#R57
 
LCD_REG_57


	)

115 
	#R59
 
LCD_REG_59


	)

116 
	#R60
 
LCD_REG_60


	)

117 
	#R61
 
LCD_REG_61


	)

118 
	#R62
 
LCD_REG_62


	)

119 
	#R63
 
LCD_REG_63


	)

120 
	#R64
 
LCD_REG_64


	)

121 
	#R65
 
LCD_REG_65


	)

122 
	#R66
 
LCD_REG_66


	)

123 
	#R67
 
LCD_REG_67


	)

124 
	#R68
 
LCD_REG_68


	)

125 
	#R69
 
LCD_REG_69


	)

126 
	#R70
 
LCD_REG_70


	)

127 
	#R71
 
LCD_REG_71


	)

128 
	#R72
 
LCD_REG_72


	)

129 
	#R73
 
LCD_REG_73


	)

130 
	#R74
 
LCD_REG_74


	)

131 
	#R75
 
LCD_REG_75


	)

132 
	#R76
 
LCD_REG_76


	)

133 
	#R77
 
LCD_REG_77


	)

134 
	#R78
 
LCD_REG_78


	)

135 
	#R79
 
LCD_REG_79


	)

136 
	#R80
 
LCD_REG_80


	)

137 
	#R81
 
LCD_REG_81


	)

138 
	#R82
 
LCD_REG_82


	)

139 
	#R83
 
LCD_REG_83


	)

140 
	#R96
 
LCD_REG_96


	)

141 
	#R97
 
LCD_REG_97


	)

142 
	#R106
 
LCD_REG_106


	)

143 
	#R118
 
LCD_REG_118


	)

144 
	#R128
 
LCD_REG_128


	)

145 
	#R129
 
LCD_REG_129


	)

146 
	#R130
 
LCD_REG_130


	)

147 
	#R131
 
LCD_REG_131


	)

148 
	#R132
 
LCD_REG_132


	)

149 
	#R133
 
LCD_REG_133


	)

150 
	#R134
 
LCD_REG_134


	)

151 
	#R135
 
LCD_REG_135


	)

152 
	#R136
 
LCD_REG_136


	)

153 
	#R137
 
LCD_REG_137


	)

154 
	#R139
 
LCD_REG_139


	)

155 
	#R140
 
LCD_REG_140


	)

156 
	#R141
 
LCD_REG_141


	)

157 
	#R143
 
LCD_REG_143


	)

158 
	#R144
 
LCD_REG_144


	)

159 
	#R145
 
LCD_REG_145


	)

160 
	#R146
 
LCD_REG_146


	)

161 
	#R147
 
LCD_REG_147


	)

162 
	#R148
 
LCD_REG_148


	)

163 
	#R149
 
LCD_REG_149


	)

164 
	#R150
 
LCD_REG_150


	)

165 
	#R151
 
LCD_REG_151


	)

166 
	#R152
 
LCD_REG_152


	)

167 
	#R153
 
LCD_REG_153


	)

168 
	#R154
 
LCD_REG_154


	)

169 
	#R157
 
LCD_REG_157


	)

170 
	#R192
 
LCD_REG_192


	)

171 
	#R193
 
LCD_REG_193


	)

172 
	#R227
 
LCD_REG_227


	)

173 
	#R229
 
LCD_REG_229


	)

174 
	#R231
 
LCD_REG_231


	)

175 
	#R239
 
LCD_REG_239


	)

176 
	#Whôe
 
LCD_COLOR_WHITE


	)

177 
	#Bœck
 
LCD_COLOR_BLACK


	)

178 
	#Gªy
 
LCD_COLOR_GREY


	)

179 
	#Blue
 
LCD_COLOR_BLUE


	)

180 
	#Blue2
 
LCD_COLOR_BLUE2


	)

181 
	#Red
 
LCD_COLOR_RED


	)

182 
	#Magíè
 
LCD_COLOR_MAGENTA


	)

183 
	#Gªí
 
LCD_COLOR_GREEN


	)

184 
	#Cy™
 
LCD_COLOR_CYAN


	)

185 
	#Yñlow
 
LCD_COLOR_YELLOW


	)

186 
	#Löe0
 
LCD_LINE_0


	)

187 
	#Löe1
 
LCD_LINE_1


	)

188 
	#Löe2
 
LCD_LINE_2


	)

189 
	#Löe3
 
LCD_LINE_3


	)

190 
	#Löe4
 
LCD_LINE_4


	)

191 
	#Löe5
 
LCD_LINE_5


	)

192 
	#Löe6
 
LCD_LINE_6


	)

193 
	#Löe7
 
LCD_LINE_7


	)

194 
	#Löe8
 
LCD_LINE_8


	)

195 
	#Löe9
 
LCD_LINE_9


	)

196 
	#H‹iz⁄èl
 
LCD_DIR_HORIZONTAL


	)

197 
	#Vîtiˇl
 
LCD_DIR_VERTICAL


	)

202 #ifde‡
__˝lu•lus


	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\stm32f4xx_conf.h

29 #i‚de‡
__STM32F4xx_CONF_H


30 
	#__STM32F4xx_CONF_H


	)

34 
	~"°m32f4xx_adc.h
"

35 
	~"°m32f4xx_ˇn.h
"

36 
	~"°m32f4xx_¸c.h
"

37 
	~"°m32f4xx_¸yp.h
"

38 
	~"°m32f4xx_dac.h
"

39 
	~"°m32f4xx_dbgmcu.h
"

40 
	~"°m32f4xx_dcmi.h
"

41 
	~"°m32f4xx_dma.h
"

42 
	~"°m32f4xx_exti.h
"

43 
	~"°m32f4xx_Êash.h
"

44 
	~"°m32f4xx_fsmc.h
"

45 
	~"°m32f4xx_hash.h
"

46 
	~"°m32f4xx_gpio.h
"

47 
	~"°m32f4xx_i2c.h
"

48 
	~"°m32f4xx_iwdg.h
"

49 
	~"°m32f4xx_pwr.h
"

50 
	~"°m32f4xx_rcc.h
"

51 
	~"°m32f4xx_∫g.h
"

52 
	~"°m32f4xx_πc.h
"

53 
	~"°m32f4xx_sdio.h
"

54 
	~"°m32f4xx_•i.h
"

55 
	~"°m32f4xx_syscfg.h
"

56 
	~"°m32f4xx_tim.h
"

57 
	~"°m32f4xx_ußπ.h
"

58 
	~"°m32f4xx_wwdg.h
"

59 
	~"misc.h
"

75 #ifde‡ 
USE_FULL_ASSERT


85 
	#as£π_∑øm
(
ex¥
Ë(”x¥Ë? ()0 : 
	`as£π_Áûed
((
uöt8_t
 *)
__FILE__
, 
__LINE__
))

	)

87 
as£π_Áûed
(
uöt8_t
* 
fûe
, 
uöt32_t
 
löe
);

89 
	#as£π_∑øm
(
ex¥
Ë(()0)

	)

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\stm32xxx_it.c

31 
	~"globÆ_ö˛udes.h
"

32 
	~"usb_c‹e.h
"

33 
	~"usbd_c‹e.h
"

38 vﬁ©ûê
	gHighFªquícyTimîTicks
 = 0;

39 
USB_OTG_CORE_HANDLE
 
USB_OTG_dev
;

40 
uöt32_t
 
USBD_OTG_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

42 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


43 
uöt32_t
 
USBD_OTG_EP1IN_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

44 
uöt32_t
 
USBD_OTG_EP1OUT_ISR_H™dÀr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

49 
xP‹tSysTickH™dÀr
( );

53 
__IO
 
uöt8_t
 
	gDMA_I¡îru±_¨bôî
 = 0;

54 
__IO
 
uöt8_t
 
	gDo_Sam∂ög
 = 0;

67 
	$NMI_H™dÀr
()

68 {
	}
}

75 
	$H¨dFau…_H™dÀr
()

80 
	}
}

87 
	$MemM™age_H™dÀr
()

92 
	}
}

99 
	$BusFau…_H™dÀr
()

104 
	}
}

111 
	$UßgeFau…_H™dÀr
()

116 
	}
}

123 
	$DebugM⁄_H™dÀr
()

124 {
	}
}

131 
	$SVC_H™dÀr
()

132 {
	}
}

139 
	$PídSV_H™dÀr
()

140 {
	}
}

147 
	$SysTick_H™dÀr
()

149 
	}
}

158 
	$TIM2_IRQH™dÀr
()

160 
	}
}

162 
	$TIM5_IRQH™dÀr
()

164 
	}
}

173 
	$OTG_FS_IRQH™dÀr
()

175 
	`USBD_OTG_ISR_H™dÀr
(&
USB_OTG_dev
);

176 
	}
}

183 
	$OTG_HS_IRQH™dÀr
()

186 
	}
}

189 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


195 
	$OTG_HS_EP1_IN_IRQH™dÀr
()

198 
	}
}

205 
	$OTG_HS_EP1_OUT_IRQH™dÀr
()

208 
	}
}

216 #ifde‡
USE_USB_OTG_FS


217 
	$OTG_FS_WKUP_IRQH™dÀr
()

219 if(
USB_OTG_dev
.
cfg
.
low_powî
)

221 *(
uöt32_t
 *)(0xE000ED10) &= 0xFFFFFFF9 ;

222 
	`Sy°emInô
();

223 
	`USB_OTG_Ung©eClock
(&
USB_OTG_dev
);

225 
	`EXTI_CÀ¨ITPídögBô
(
EXTI_Löe18
);

226 
	}
}

228 
	$EXTI9_5_IRQH™dÀr
()

230 
	}
}

237 
	$SDIO_IRQH™dÀr
()

239 
	}
}

247 
	$SD_SDIO_DMA_IRQHANDLER
()

249 
	}
}

257 
	$DMA2_Såóm1_IRQH™dÀr
()

259 
	}
}

262 
	$ADC_IRQH™dÀr
()

264 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\stm32xxx_it.h

29 #i‚de‡
__STM32Fxxx_IT_H


30 
	#__STM32Fxxx_IT_H


	)

33 
	~"globÆ_ö˛udes.h
"

39 
NMI_H™dÀr
();

40 
H¨dFau…_H™dÀr
();

41 
MemM™age_H™dÀr
();

42 
BusFau…_H™dÀr
();

43 
UßgeFau…_H™dÀr
();

44 
SVC_H™dÀr
();

45 
DebugM⁄_H™dÀr
();

46 
PídSV_H™dÀr
();

47 
SysTick_H™dÀr
();

48 
SDIO_IRQH™dÀr
();

49 
ADC_IRQH™dÀr
();

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\syscalls.c

5 
	~<_™si.h
>

6 
	~<sys/ty≥s.h
>

7 
	~<sys/°©.h
>

8 
	~<sys/f˙é.h
>

9 
	~<°dio.h
>

10 
	~<°rög.h
>

11 
	~<time.h
>

12 
	~<sys/time.h
>

13 
	~<sys/times.h
>

14 
	~<î∫o.h
>

15 
	~<ªít.h
>

16 
	~<uni°d.h
>

17 
	~<sys/waô.h
>

19 #unde‡
î∫o


20 
î∫o
;

22 
	#FªeRTOS


	)

23 
	#MAX_STACK_SIZE
 0x200

	)

25 #i‚de‡
FªeRTOS


26 * 
°ack_±r
 
asm
("sp");

31 
	$__´abi_mem˛r
 (*
de°
, 
size_t
 
n
)

33 
	`mem£t
 (
de°
, 0, 
n
);

34 
	}
}

36 
ˇddr_t
 
	$_sbrk
(
ö¸
)

38 
íd
 
	`asm
("end");

39 *
hóp_íd
;

40 *
¥ev_hóp_íd
,*
mö_°ack_±r
;

42 i‡(
hóp_íd
 == 0)

43 
hóp_íd
 = &
íd
;

45 
¥ev_hóp_íd
 = 
hóp_íd
;

47 #ifde‡
FªeRTOS


49 
mö_°ack_±r
 = (*)(*(*)*(*)0xE000ED08);

51 
mö_°ack_±r
 -
MAX_STACK_SIZE
;

53 i‡(
hóp_íd
 + 
ö¸
 > 
mö_°ack_±r
)

55 i‡(
hóp_íd
 + 
ö¸
 > 
°ack_±r
)

60 
î∫o
 = 
ENOMEM
;

61  (
ˇddr_t
) -1;

64 
hóp_íd
 +
ö¸
;

66  (
ˇddr_t
Ë
¥ev_hóp_íd
;

67 
	}
}

72 
	$_gëtimeofday
 (
timevÆ
 * 
ç
, 
timez⁄e
 * 
tzp
)

75 i‡(
tzp
)

77 
tzp
->
tz_möuãswe°
 = 0;

78 
tzp
->
tz_d°time
 = 0;

82 
	}
}

83 
	$öôüli£_m⁄ô‹_h™dÀs
()

85 
	}
}

87 
	$_gëpid
()

90 
	}
}

92 
	$_kûl
(
pid
, 
sig
)

94 
î∫o
 = 
EINVAL
;

96 
	}
}

98 
	$_exô
 (
°©us
)

100 
	`_kûl
(
°©us
, -1);

102 
	}
}

104 
	$_wrôe
(
fûe
, *
±r
, 
Àn
)

106  
Àn
;

107 
	}
}

109 
	$_˛o£
(
fûe
)

112 
	}
}

114 
	$_f°©
(
fûe
, 
°©
 *
°
)

116 
°
->
°_mode
 = 
S_IFCHR
;

118 
	}
}

120 
	$_ißây
(
fûe
)

123 
	}
}

125 
	$_l£ek
(
fûe
, 
±r
, 
dú
)

128 
	}
}

130 
	$_ªad
(
fûe
, *
±r
, 
Àn
)

133 
	}
}

135 
	$_›í
(*
∑th
, 
Êags
, ...)

139 
	}
}

141 
	$_waô
(*
°©us
)

143 
î∫o
 = 
ECHILD
;

145 
	}
}

147 
	$_u∆ök
(*
«me
)

149 
î∫o
 = 
ENOENT
;

151 
	}
}

153 
	$_times
(
tms
 *
buf
)

156 
	}
}

158 
	$_°©
(*
fûe
, 
°©
 *
°
)

160 
°
->
°_mode
 = 
S_IFCHR
;

162 
	}
}

164 
	$_lök
(*
ﬁd
, *
√w
)

166 
î∫o
 = 
EMLINK
;

168 
	}
}

170 
	$_f‹k
()

172 
î∫o
 = 
EAGAIN
;

174 
	}
}

176 
	$_execve
(*
«me
, **
¨gv
, **
ív
)

178 
î∫o
 = 
ENOMEM
;

180 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\system_stm32f4xx.c

117 
	~"°m32f4xx.h
"

143 
	#VECT_TAB_OFFSET
 0x00

	)

149 
	#PLL_M
 25

	)

150 
	#PLL_N
 240

	)

153 
	#PLL_P
 2

	)

156 
	#PLL_Q
 5

	)

176 
uöt32_t
 
	gSy°emC‹eClock
 = 120000000;

178 
__I
 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

188 
SëSysClock
();

189 #ifde‡
DATA_IN_ExtSRAM


190 
Sy°emInô_ExtMemCé
();

208 
	$Sy°emInô
()

211 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

212 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

216 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

219 
RCC
->
CFGR
 = 0x00000000;

222 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

225 
RCC
->
PLLCFGR
 = 0x24003010;

228 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

231 
RCC
->
CIR
 = 0x00000000;

233 #ifde‡
DATA_IN_ExtSRAM


234 
	`Sy°emInô_ExtMemCé
();

239 
	`SëSysClock
();

242 #ifde‡
VECT_TAB_SRAM


243 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

245 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

247 
	}
}

285 
	$Sy°emC‹eClockUpd©e
()

287 
uöt32_t
 
tmp
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

290 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

292 
tmp
)

295 
Sy°emC‹eClock
 = 
HSI_VALUE
;

298 
Sy°emC‹eClock
 = 
HSE_VALUE
;

305 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

306 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

308 i‡(
∂lsour˚
 != 0)

311 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

316 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

319 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

320 
Sy°emC‹eClock
 = 
∂lvco
/
∂Õ
;

323 
Sy°emC‹eClock
 = 
HSI_VALUE
;

328 
tmp
 = 
AHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

330 
Sy°emC‹eClock
 >>
tmp
;

331 
	}
}

341 
	$SëSysClock
()

346 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

349 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

354 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

355 
SèπUpCou¡î
++;

356 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

358 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

360 
HSESètus
 = (
uöt32_t
)0x01;

364 
HSESètus
 = (
uöt32_t
)0x00;

367 i‡(
HSESètus
 =(
uöt32_t
)0x01)

370 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

371 
PWR
->
CR
 &(
uöt32_t
)~(
PWR_CR_VOS
);

374 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

377 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

380 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

383 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1) -1) << 16) |

384 (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24);

387 
RCC
->
CR
 |
RCC_CR_PLLON
;

390 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

395 
FLASH
->
ACR
 = 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_3WS
;

398 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

399 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

402 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

411 
	}
}

419 #ifde‡
DATA_IN_ExtSRAM


428 
	$Sy°emInô_ExtMemCé
()

451 
RCC
->
AHB1ENR
 = 0x00000078;

454 
GPIOD
->
AFR
[0] = 0x00cc00cc;

455 
GPIOD
->
AFR
[1] = 0xcc0ccccc;

457 
GPIOD
->
MODER
 = 0xaaaa0a0a;

459 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

461 
GPIOD
->
OTYPER
 = 0x00000000;

463 
GPIOD
->
PUPDR
 = 0x00000000;

466 
GPIOE
->
AFR
[0] = 0xc00cc0cc;

467 
GPIOE
->
AFR
[1] = 0xcccccccc;

469 
GPIOE
->
MODER
 = 0xaaaa828a;

471 
GPIOE
->
OSPEEDR
 = 0xffffc3cf;

473 
GPIOE
->
OTYPER
 = 0x00000000;

475 
GPIOE
->
PUPDR
 = 0x00000000;

478 
GPIOF
->
AFR
[0] = 0x00cccccc;

479 
GPIOF
->
AFR
[1] = 0xcccc0000;

481 
GPIOF
->
MODER
 = 0xaa000aaa;

483 
GPIOF
->
OSPEEDR
 = 0xff000fff;

485 
GPIOF
->
OTYPER
 = 0x00000000;

487 
GPIOF
->
PUPDR
 = 0x00000000;

490 
GPIOG
->
AFR
[0] = 0x00cccccc;

491 
GPIOG
->
AFR
[1] = 0x000000c0;

493 
GPIOG
->
MODER
 = 0x00080aaa;

495 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

497 
GPIOG
->
OTYPER
 = 0x00000000;

499 
GPIOG
->
PUPDR
 = 0x00000000;

503 
RCC
->
AHB3ENR
 = 0x00000001;

506 
FSMC_B™k1
->
BTCR
[2] = 0x00001015;

507 
FSMC_B™k1
->
BTCR
[3] = 0x00010603;

508 
FSMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

536 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\usb_bsp.c

30 
	~"usb_b•.h
"

31 
	~"usbd_c⁄f.h
"

95 
	$USB_OTG_BSP_Inô
(
USB_OTG_CORE_HANDLE
 *
pdev
)

97 #ifde‡
USE_STM3210C_EVAL


99 
	`RCC_OTGFSCLKC⁄fig
(
RCC_OTGFSCLKSour˚_PLLVCO_Div3
);

100 
	`RCC_AHBPîùhClockCmd
(
RCC_AHBPîùh_OTG_FS
, 
ENABLE
) ;

103 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

104 #ifde‡
USE_USB_OTG_FS


105 
	`RCC_AHB1PîùhClockCmd
–
RCC_AHB1Pîùh_GPIOA
 , 
ENABLE
);

108 
GPIO_InôSåu˘uª
.
GPIO_Pö
 =

109 
GPIO_Pö_11
 |

110 
GPIO_Pö_12
;

112 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

113 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

114 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

115 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

116 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘uª
);

119 
	`GPIO_PöAFC⁄fig
(
GPIOA
,
GPIO_PöSour˚11
,
GPIO_AF_OTG1_FS
) ;

120 
	`GPIO_PöAFC⁄fig
(
GPIOA
,
GPIO_PöSour˚12
,
GPIO_AF_OTG1_FS
) ;

123 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_9
;

124 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

125 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

126 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_OD
;

127 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

128 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘uª
);

130 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_SYSCFG
, 
ENABLE
);

131 
	`RCC_AHB2PîùhClockCmd
(
RCC_AHB2Pîùh_OTG_FS
, 
ENABLE
) ;

134 #ifde‡
USE_ULPI_PHY


135 
	`RCC_AHB1PîùhClockCmd
–
RCC_AHB1Pîùh_GPIOA
 | 
RCC_AHB1Pîùh_GPIOB
 |

136 
RCC_AHB1Pîùh_GPIOC
 | 
RCC_AHB1Pîùh_GPIOH
 |

137 
RCC_AHB1Pîùh_GPIOI
, 
ENABLE
);

140 
	`GPIO_PöAFC⁄fig
(
GPIOA
,
GPIO_PöSour˚3
, 
GPIO_AF_OTG2_HS
) ;

141 
	`GPIO_PöAFC⁄fig
(
GPIOA
,
GPIO_PöSour˚5
, 
GPIO_AF_OTG2_HS
) ;

142 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚0
, 
GPIO_AF_OTG2_HS
) ;

143 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚1
, 
GPIO_AF_OTG2_HS
) ;

144 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚5
, 
GPIO_AF_OTG2_HS
) ;

145 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚10
,
GPIO_AF_OTG2_HS
) ;

146 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚11
,
GPIO_AF_OTG2_HS
) ;

147 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚12
,
GPIO_AF_OTG2_HS
) ;

148 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚13
,
GPIO_AF_OTG2_HS
) ;

149 
	`GPIO_PöAFC⁄fig
(
GPIOH
,
GPIO_PöSour˚4
, 
GPIO_AF_OTG2_HS
) ;

150 
	`GPIO_PöAFC⁄fig
(
GPIOI
,
GPIO_PöSour˚11
,
GPIO_AF_OTG2_HS
) ;

151 
	`GPIO_PöAFC⁄fig
(
GPIOC
,
GPIO_PöSour˚0
, 
GPIO_AF_OTG2_HS
) ;

154 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_5
 ;

155 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

156 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

157 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘uª
);

160 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_3
 ;

161 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

162 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

163 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

164 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

165 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘uª
);

170 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_0
 | 
GPIO_Pö_1
 |

171 
GPIO_Pö_5
 | 
GPIO_Pö_10
 |

172 
GPIO_Pö_11
| 
GPIO_Pö_12
 |

173 
GPIO_Pö_13
 ;

175 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

176 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

177 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

178 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

179 
	`GPIO_Inô
(
GPIOB
, &
GPIO_InôSåu˘uª
);

183 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_0
 ;

184 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

185 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

186 
	`GPIO_Inô
(
GPIOC
, &
GPIO_InôSåu˘uª
);

189 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_4
;

190 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

191 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

192 
	`GPIO_Inô
(
GPIOH
, &
GPIO_InôSåu˘uª
);

196 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_11
 ;

197 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

198 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

199 
	`GPIO_Inô
(
GPIOI
, &
GPIO_InôSåu˘uª
);

202 
	`RCC_AHB1PîùhClockCmd
–
RCC_AHB1Pîùh_OTG_HS
 |

203 
RCC_AHB1Pîùh_OTG_HS_ULPI
, 
ENABLE
) ;

207 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_GPIOB
 , 
ENABLE
);

209 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_12
 |

210 
GPIO_Pö_14
 |

211 
GPIO_Pö_15
;

213 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

214 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

215 
	`GPIO_Inô
(
GPIOB
, &
GPIO_InôSåu˘uª
);

217 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚12
, 
GPIO_AF_OTG2_FS
) ;

218 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚14
,
GPIO_AF_OTG2_FS
) ;

219 
	`GPIO_PöAFC⁄fig
(
GPIOB
,
GPIO_PöSour˚15
,
GPIO_AF_OTG2_FS
) ;

221 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_13
;

222 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_100MHz
;

223 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

224 
	`GPIO_Inô
(
GPIOB
, &
GPIO_InôSåu˘uª
);

227 
	`RCC_AHB1PîùhClockCmd
–
RCC_AHB1Pîùh_OTG_HS
, 
ENABLE
) ;

232 
	}
}

239 
	$USB_OTG_BSP_E«bÀI¡îru±
(
USB_OTG_CORE_HANDLE
 *
pdev
)

241 
NVIC_InôTy≥Def
 
NVIC_InôSåu˘uª
;

243 
	`NVIC_Pri‹ôyGroupC⁄fig
(
NVIC_Pri‹ôyGroup_1
);

244 #ifde‡
USE_USB_OTG_HS


245 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
OTG_HS_IRQn
;

247 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
OTG_FS_IRQn
;

249 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 1;

250 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 3;

251 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

252 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

253 #ifde‡
USB_OTG_HS_DEDICATED_EP1_ENABLED


254 
	`NVIC_Pri‹ôyGroupC⁄fig
(
NVIC_Pri‹ôyGroup_1
);

255 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
OTG_HS_EP1_OUT_IRQn
;

256 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 1;

257 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 2;

258 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

259 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

261 
	`NVIC_Pri‹ôyGroupC⁄fig
(
NVIC_Pri‹ôyGroup_1
);

262 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
OTG_HS_EP1_IN_IRQn
;

263 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 1;

264 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 1;

265 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

266 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

268 
	}
}

275 
	$USB_OTG_BSP_uDñay
 (c⁄° 
uöt32_t
 
u£c
)

277 
uöt32_t
 
cou¡
 = 0;

278 c⁄° 
uöt32_t
 
utime
 = (120 * 
u£c
 / 7);

281 i‡–++
cou¡
 > 
utime
 )

287 
	}
}

296 
	$USB_OTG_BSP_mDñay
 (c⁄° 
uöt32_t
 
m£c
)

298 
	`USB_OTG_BSP_uDñay
(
m£c
 * 1000);

299 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\usb_conf.h

29 #i‚de‡
__USB_CONF__H__


30 
	#__USB_CONF__H__


	)

33 #i‡
deföed
 (
USE_STM322xG_EVAL
)

34 
	~"°m322xg_evÆ.h
"

35 
	~"°m322xg_evÆ_lcd.h
"

36 
	~"°m322xg_evÆ_i€.h
"

37 
	~"°m322xg_evÆ_sdio_sd.h
"

38 #ñi‡
deföed
(
USE_STM324xG_EVAL
)

39 
	~"°m32f4xx.h
"

40 #ñi‡
deföed
 (
USE_STM3210C_EVAL
)

41 
	~"°m32f10x.h
"

42 
	~"°m3210c_evÆ.h
"

43 
	~"°m3210c_evÆ_lcd.h
"

44 
	~"°m3210c_evÆ_i€.h
"

45 
	~"°m3210c_evÆ_•i_sd.h
"

75 #i‚de‡
USE_USB_OTG_FS


76 
	#USE_USB_OTG_FS


	)

79 #ifde‡
USE_USB_OTG_FS


80 
	#USB_OTG_FS_CORE


	)

100 #i‚de‡
USE_USB_OTG_HS


104 #i‚de‡
USE_ULPI_PHY


108 #i‚de‡
USE_EMBEDDED_PHY


112 #ifde‡
USE_USB_OTG_HS


113 
	#USB_OTG_HS_CORE


	)

153 #ifde‡
USB_OTG_HS_CORE


154 
	#RX_FIFO_HS_SIZE
 512

	)

155 
	#TX0_FIFO_HS_SIZE
 64

	)

156 
	#TX1_FIFO_HS_SIZE
 372

	)

157 
	#TX2_FIFO_HS_SIZE
 64

	)

158 
	#TX3_FIFO_HS_SIZE
 0

	)

159 
	#TX4_FIFO_HS_SIZE
 0

	)

160 
	#TX5_FIFO_HS_SIZE
 0

	)

164 #ifde‡
USE_ULPI_PHY


165 
	#USB_OTG_ULPI_PHY_ENABLED


	)

167 #ifde‡
USE_EMBEDDED_PHY


168 
	#USB_OTG_EMBEDDED_PHY_ENABLED


	)

170 
	#USB_OTG_HS_LOW_PWR_MGMT_SUPPORT


	)

177 
	#USB_OTG_HS_DEDICATED_EP1_ENABLED


	)

181 #ifde‡
USB_OTG_FS_CORE


182 
	#RX_FIFO_FS_SIZE
 128

	)

183 
	#TX0_FIFO_FS_SIZE
 32

	)

184 
	#TX1_FIFO_FS_SIZE
 128

	)

185 
	#TX2_FIFO_FS_SIZE
 32

	)

186 
	#TX3_FIFO_FS_SIZE
 0

	)

193 
	#VBUS_SENSING_ENABLED


	)

197 
	#USE_DEVICE_MODE


	)

200 #i‚de‡
USB_OTG_FS_CORE


201 #i‚de‡
USB_OTG_HS_CORE


206 #i‚de‡
USE_DEVICE_MODE


207 #i‚de‡
USE_HOST_MODE


212 #i‚de‡
USE_USB_OTG_HS


213 #i‚de‡
USE_USB_OTG_FS


217 #i‚de‡
USE_ULPI_PHY


218 #i‚de‡
USE_EMBEDDED_PHY


227 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


228 #i‡
deföed
 (
__GNUC__
)

229 
	#__ALIGN_END
 
	`__©åibuã__
 ((
	`Æig√d
 (4)))

	)

230 
	#__ALIGN_BEGIN


	)

232 
	#__ALIGN_END


	)

233 #i‡
deföed
 (
__CC_ARM
)

234 
	#__ALIGN_BEGIN
 
	`__Æign
(4)

	)

235 #ñi‡
deföed
 (
__ICCARM__
)

236 
	#__ALIGN_BEGIN


	)

237 #ñi‡
deföed
 (
__TASKING__
)

238 
	#__ALIGN_BEGIN
 
	`__Æign
(4)

	)

242 
	#__ALIGN_BEGIN


	)

243 
	#__ALIGN_END


	)

247 #i‡
deföed
 (
__CC_ARM
)

248 
	#__∑cked
 
__∑cked


	)

249 #ñi‡
deföed
 (
__ICCARM__
)

250 
	#__∑cked
 
__∑cked


	)

251 #ñi‡
deföed
 ( 
__GNUC__
 )

252 
	#__∑cked
 
	`__©åibuã__
 ((
__∑cked__
))

	)

253 #ñi‡
deföed
 (
__TASKING__
)

254 
	#__∑cked
 
__u«lig√d


	)

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\usbd_conf.h

29 #i‚de‡
__USBD_CONF__H__


30 
	#__USBD_CONF__H__


	)

33 
	~"usb_c⁄f.h
"

38 
	#USBD_CFG_MAX_NUM
 1

	)

39 
	#USBD_ITF_MAX_NUM
 1

	)

41 
	#USBD_SELF_POWERED


	)

43 
	#USB_MAX_STR_DESC_SIZ
 255

	)

48 
	#CDC_IN_EP
 0x81

	)

49 
	#CDC_OUT_EP
 0x01

	)

50 
	#CDC_CMD_EP
 0x82

	)

53 #ifde‡
USE_USB_OTG_HS


54 
	#CDC_DATA_MAX_PACKET_SIZE
 512

	)

55 
	#CDC_CMD_PACKET_SZE
 8

	)

57 
	#CDC_IN_FRAME_INTERVAL
 40

	)

58 
	#APP_RX_DATA_SIZE
 2048

	)

61 
	#CDC_DATA_MAX_PACKET_SIZE
 64

	)

62 
	#CDC_CMD_PACKET_SZE
 8

	)

64 
	#CDC_IN_FRAME_INTERVAL
 5

	)

65 
	#APP_RX_DATA_SIZE
 2048

	)

69 
	#APP_FOPS
 
VCP_f›s


	)

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\usbd_desc.c

29 
	~"usbd_c‹e.h
"

30 
	~"usbd_desc.h
"

31 
	~"usbd_ªq.h
"

32 
	~"usbd_c⁄f.h
"

33 
	~"usb_ªgs.h
"

56 
	#USBD_VID
 0x0483

	)

58 
	#USBD_PID
 0x5740

	)

63 
	#USBD_LANGID_STRING
 0x409

	)

64 
	#USBD_MANUFACTURER_STRING
 "STMi¸€À˘r⁄ics"

	)

66 
	#USBD_PRODUCT_HS_STRING
 "STM32 VútuÆ ComP‹àö HS mode"

	)

67 
	#USBD_SERIALNUMBER_HS_STRING
 "00000000050B"

	)

69 
	#USBD_PRODUCT_FS_STRING
 "STM32 VútuÆ ComP‹àö FS Mode"

	)

70 
	#USBD_SERIALNUMBER_FS_STRING
 "00000000050C"

	)

72 
	#USBD_CONFIGURATION_HS_STRING
 "VCP C⁄fig"

	)

73 
	#USBD_INTERFACE_HS_STRING
 "VCP I¡îÁ˚"

	)

75 
	#USBD_CONFIGURATION_FS_STRING
 "VCP C⁄fig"

	)

76 
	#USBD_INTERFACE_FS_STRING
 "VCP I¡îÁ˚"

	)

94 
USBD_DEVICE
 
	gUSR_desc
 =

96 
USBD_USR_Devi˚Des¸ùt‹
,

97 
USBD_USR_L™gIDSåDes¸ùt‹
,

98 
USBD_USR_M™uÁ˘uªrSåDes¸ùt‹
,

99 
USBD_USR_Produ˘SåDes¸ùt‹
,

100 
USBD_USR_SîülSåDes¸ùt‹
,

101 
USBD_USR_C⁄figSåDes¸ùt‹
,

102 
USBD_USR_I¡îÁ˚SåDes¸ùt‹
,

106 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


107 #i‡
deföed
 ( 
__ICCARM__
 )

108 #¥agm®
d©a_Æignmít
=4

112 
__ALIGN_BEGIN
 
uöt8_t
 
	gUSBD_Devi˚Desc
[
USB_SIZ_DEVICE_DESC
] 
	g__ALIGN_END
 =

115 
USB_DEVICE_DESCRIPTOR_TYPE
,

121 
USB_OTG_MAX_EP0_SIZE
,

122 
LOBYTE
(
USBD_VID
),

123 
HIBYTE
(
USBD_VID
),

124 
LOBYTE
(
USBD_PID
),

125 
HIBYTE
(
USBD_PID
),

128 
USBD_IDX_MFC_STR
,

129 
USBD_IDX_PRODUCT_STR
,

130 
USBD_IDX_SERIAL_STR
,

131 
USBD_CFG_MAX_NUM


134 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


135 #i‡
deföed
 ( 
__ICCARM__
 )

136 #¥agm®
d©a_Æignmít
=4

140 
__ALIGN_BEGIN
 
uöt8_t
 
	gUSBD_Devi˚QuÆifõrDesc
[
USB_LEN_DEV_QUALIFIER_DESC
] 
	g__ALIGN_END
 =

142 
USB_LEN_DEV_QUALIFIER_DESC
,

143 
USB_DESC_TYPE_DEVICE_QUALIFIER
,

154 #ifde‡
USB_OTG_HS_INTERNAL_DMA_ENABLED


155 #i‡
deföed
 ( 
__ICCARM__
 )

156 #¥agm®
d©a_Æignmít
=4

160 
__ALIGN_BEGIN
 
uöt8_t
 
	gUSBD_L™gIDDesc
[
USB_SIZ_STRING_LANGID
] 
	g__ALIGN_END
 =

162 
USB_SIZ_STRING_LANGID
,

163 
USB_DESC_TYPE_STRING
,

164 
LOBYTE
(
USBD_LANGID_STRING
),

165 
HIBYTE
(
USBD_LANGID_STRING
),

191 
uöt8_t
 * 
	$USBD_USR_Devi˚Des¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

193 *
Àngth
 = (
USBD_Devi˚Desc
);

194  
USBD_Devi˚Desc
;

195 
	}
}

204 
uöt8_t
 * 
	$USBD_USR_L™gIDSåDes¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

206 *
Àngth
 = (
USBD_L™gIDDesc
);

207  
USBD_L™gIDDesc
;

208 
	}
}

218 
uöt8_t
 * 
	$USBD_USR_Produ˘SåDes¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

222 if(
•ìd
 == 0)

224 
	`USBD_GëSåög
 (
USBD_PRODUCT_HS_STRING
, 
USBD_SåDesc
, 
Àngth
);

228 
	`USBD_GëSåög
 (
USBD_PRODUCT_FS_STRING
, 
USBD_SåDesc
, 
Àngth
);

230  
USBD_SåDesc
;

231 
	}
}

240 
uöt8_t
 * 
	$USBD_USR_M™uÁ˘uªrSåDes¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

242 
	`USBD_GëSåög
 (
USBD_MANUFACTURER_STRING
, 
USBD_SåDesc
, 
Àngth
);

243  
USBD_SåDesc
;

244 
	}
}

253 
uöt8_t
 * 
	$USBD_USR_SîülSåDes¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

255 if(
•ìd
 =
USB_OTG_SPEED_HIGH
)

257 
	`USBD_GëSåög
 (
USBD_SERIALNUMBER_HS_STRING
, 
USBD_SåDesc
, 
Àngth
);

261 
	`USBD_GëSåög
 (
USBD_SERIALNUMBER_FS_STRING
, 
USBD_SåDesc
, 
Àngth
);

263  
USBD_SåDesc
;

264 
	}
}

273 
uöt8_t
 * 
	$USBD_USR_C⁄figSåDes¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

275 if(
•ìd
 =
USB_OTG_SPEED_HIGH
)

277 
	`USBD_GëSåög
 (
USBD_CONFIGURATION_HS_STRING
, 
USBD_SåDesc
, 
Àngth
);

281 
	`USBD_GëSåög
 (
USBD_CONFIGURATION_FS_STRING
, 
USBD_SåDesc
, 
Àngth
);

283  
USBD_SåDesc
;

284 
	}
}

294 
uöt8_t
 * 
	$USBD_USR_I¡îÁ˚SåDes¸ùt‹
–
uöt8_t
 
•ìd
 , 
uöt16_t
 *
Àngth
)

296 if(
•ìd
 == 0)

298 
	`USBD_GëSåög
 (
USBD_INTERFACE_HS_STRING
, 
USBD_SåDesc
, 
Àngth
);

302 
	`USBD_GëSåög
 (
USBD_INTERFACE_FS_STRING
, 
USBD_SåDesc
, 
Àngth
);

304  
USBD_SåDesc
;

305 
	}
}

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\usbd_desc.h

30 #i‚de‡
__USB_DESC_H


31 
	#__USB_DESC_H


	)

34 
	~"usbd_def.h
"

48 
	#USB_DEVICE_DESCRIPTOR_TYPE
 0x01

	)

49 
	#USB_CONFIGURATION_DESCRIPTOR_TYPE
 0x02

	)

50 
	#USB_STRING_DESCRIPTOR_TYPE
 0x03

	)

51 
	#USB_INTERFACE_DESCRIPTOR_TYPE
 0x04

	)

52 
	#USB_ENDPOINT_DESCRIPTOR_TYPE
 0x05

	)

53 
	#USB_SIZ_DEVICE_DESC
 18

	)

54 
	#USB_SIZ_STRING_LANGID
 4

	)

80 
uöt8_t
 
USBD_Devi˚Desc
 [
USB_SIZ_DEVICE_DESC
];

81 
uöt8_t
 
USBD_SåDesc
[
USB_MAX_STR_DESC_SIZ
];

82 
uöt8_t
 
USBD_OthîS≥edCfgDesc
[
USB_LEN_CFG_DESC
];

83 
uöt8_t
 
USBD_Devi˚QuÆifõrDesc
[
USB_LEN_DEV_QUALIFIER_DESC
];

84 
uöt8_t
 
USBD_L™gIDDesc
[
USB_SIZ_STRING_LANGID
];

85 
USBD_DEVICE
 
USR_desc
;

95 
uöt8_t
 * 
USBD_USR_Devi˚Des¸ùt‹
–uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

96 
uöt8_t
 * 
USBD_USR_L™gIDSåDes¸ùt‹
–uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

97 
uöt8_t
 * 
USBD_USR_M™uÁ˘uªrSåDes¸ùt‹
 ( uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

98 
uöt8_t
 * 
USBD_USR_Produ˘SåDes¸ùt‹
 ( uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

99 
uöt8_t
 * 
USBD_USR_SîülSåDes¸ùt‹
–uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

100 
uöt8_t
 * 
USBD_USR_C⁄figSåDes¸ùt‹
–uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

101 
uöt8_t
 * 
USBD_USR_I¡îÁ˚SåDes¸ùt‹
–uöt8_à
•ìd
 , 
uöt16_t
 *
Àngth
);

103 #ifde‡
USB_SUPPORT_USER_STRING_DESC


104 
uöt8_t
 * 
USBD_USR_USRSåögDesc
 (uöt8_à
•ìd
, uöt8_à
idx
 , 
uöt16_t
 *
Àngth
);

	@d:\\zhx\Documents\GitHub\Bootloader\Src\user\usbd_usr.c

29 
	~"usbd_u§.h
"

30 
	~"usbd_i‹eq.h
"

69 
USBD_U§_cb_Ty≥Def
 
	gUSR_cb
 =

71 
USBD_USR_Inô
,

72 
USBD_USR_Devi˚Re£t
,

73 
USBD_USR_Devi˚C⁄figuªd
,

74 
USBD_USR_Devi˚Su•íded
,

75 
USBD_USR_Devi˚Resumed
,

78 
USBD_USR_Devi˚C⁄√˘ed
,

79 
USBD_USR_Devi˚Disc⁄√˘ed
,

114 
	$USBD_USR_Inô
()

116 
	}
}

124 
	$USBD_USR_Devi˚Re£t
(
uöt8_t
 
•ìd
 )

127 
	}
}

136 
	$USBD_USR_Devi˚C⁄figuªd
 ()

138 
	}
}

146 
	$USBD_USR_Devi˚Su•íded
()

148 
	}
}

157 
	$USBD_USR_Devi˚Resumed
()

159 
	}
}

168 
	$USBD_USR_Devi˚C⁄√˘ed
 ()

170 
	}
}

179 
	$USBD_USR_Devi˚Disc⁄√˘ed
 ()

181 
	}
}

	@
1
.
0
135
12000
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Include\stm32f2xx.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Include\system_stm32f2xx.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Source\Templates\TrueSTUDIO\startup_stm32f2xx.s
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Source\Templates\arm\startup_stm32f2xx.s
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Source\Templates\gcc_ride7\startup_stm32f2xx.s
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Source\Templates\iar\startup_stm32f2xx.s
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F2xx\Source\Templates\system_stm32f2xx.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Include\stm32f4xx.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Include\system_stm32f4xx.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Source\Templates\TrueSTUDIO\startup_stm32f4xx.s
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Source\Templates\arm\startup_stm32f4xx.s
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Source\Templates\gcc_ride7\startup_stm32f4xx.s
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Source\Templates\iar\startup_stm32f4xx.s
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Device\ST\STM32F4xx\Source\Templates\system_stm32f4xx.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\arm_common_tables.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\arm_math.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\core_cm0.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\core_cm3.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\core_cm4.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\core_cm4_simd.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\core_cmFunc.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\CMSIS\Include\core_cmInstr.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\misc.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_adc.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_can.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_crc.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_cryp.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dac.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dbgmcu.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dcmi.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dma.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_exti.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_flash.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_fsmc.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_gpio.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_hash.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_i2c.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_iwdg.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_pwr.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_rcc.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_rng.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_rtc.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_sdio.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_spi.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_syscfg.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_tim.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_usart.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_wwdg.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_adc.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_can.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_crc.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_cryp.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_cryp_aes.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_cryp_des.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_cryp_tdes.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_dac.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_dbgmcu.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_dcmi.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_dma.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_exti.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_flash.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_fsmc.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_gpio.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_hash.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_hash_md5.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_hash_sha1.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_i2c.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_iwdg.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_misc.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_pwr.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_rcc.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_rng.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_rtc.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_sdio.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_spi.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_syscfg.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_tim.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_usart.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_wwdg.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\cdc\inc\usbd_cdc_core.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\cdc\src\usbd_cdc_core.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\cdc\src\usbd_cdc_if_template.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\inc\usbd_dfu_core.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\inc\usbd_dfu_mal.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\inc\usbd_flash_if.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\inc\usbd_mem_if_template.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\inc\usbd_otp_if.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\src\usbd_dfu_core.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\src\usbd_dfu_mal.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\src\usbd_flash_if.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\src\usbd_mem_if_template.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Class\dfu\src\usbd_otp_if.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\inc\usbd_core.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\inc\usbd_def.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\inc\usbd_ioreq.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\inc\usbd_req.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\inc\usbd_usr.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\src\usbd_core.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\src\usbd_ioreq.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_Device_Library\Core\src\usbd_req.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_bsp.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_conf_template.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_core.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_dcd.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_dcd_int.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_defines.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_hcd.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_hcd_int.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_otg.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\inc\usb_regs.h
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_bsp_template.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_core.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_dcd.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_dcd_int.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_hcd.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_hcd_int.c
d:\\zhx\Documents\GitHub\Bootloader\Libraries\STM32_USB_OTG_Driver\src\usb_otg.c
d:\\zhx\Documents\GitHub\Bootloader\Src\user\bsp.c
d:\\zhx\Documents\GitHub\Bootloader\Src\user\bsp.h
d:\\zhx\Documents\GitHub\Bootloader\Src\user\global_conf.h
d:\\zhx\Documents\GitHub\Bootloader\Src\user\global_includes.h
d:\\zhx\Documents\GitHub\Bootloader\Src\user\main.c
d:\\zhx\Documents\GitHub\Bootloader\Src\user\startup_stm32f4xx.s
d:\\zhx\Documents\GitHub\Bootloader\Src\user\stm32_eval_legacy.h
d:\\zhx\Documents\GitHub\Bootloader\Src\user\stm32f4xx_conf.h
d:\\zhx\Documents\GitHub\Bootloader\Src\user\stm32xxx_it.c
d:\\zhx\Documents\GitHub\Bootloader\Src\user\stm32xxx_it.h
d:\\zhx\Documents\GitHub\Bootloader\Src\user\syscalls.c
d:\\zhx\Documents\GitHub\Bootloader\Src\user\system_stm32f4xx.c
d:\\zhx\Documents\GitHub\Bootloader\Src\user\usb_bsp.c
d:\\zhx\Documents\GitHub\Bootloader\Src\user\usb_conf.h
d:\\zhx\Documents\GitHub\Bootloader\Src\user\usbd_conf.h
d:\\zhx\Documents\GitHub\Bootloader\Src\user\usbd_desc.c
d:\\zhx\Documents\GitHub\Bootloader\Src\user\usbd_desc.h
d:\\zhx\Documents\GitHub\Bootloader\Src\user\usbd_usr.c
