# This is the update cpu where instructions are fetched -> shifted to general purpose register -> decoded and executed one by one in 32 bit register at each positive edge of clock cycle 

![Result](https://github.com/CHIRANJEET1729DAS/CHACHA_32-bit-computer/blob/main/Pipelline/Decoder/image_3.png)
