Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Mon May  4 23:28:28 2020
| Host             : FUMIMAKER6BEE running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.688        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.534        |
| Device Static (W)        | 0.154        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.5         |
| Junction Temperature (C) | 44.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |       11 |       --- |             --- |
| Slice Logic    |     0.001 |     1308 |       --- |             --- |
|   LUT as Logic |     0.001 |      469 |     53200 |            0.88 |
|   Register     |    <0.001 |       86 |    106400 |            0.08 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |    <0.001 |      129 |     53200 |            0.24 |
|   Others       |     0.000 |      504 |       --- |             --- |
| Signals        |     0.009 |     1300 |       --- |             --- |
| Block RAM      |     0.002 |    103.5 |       140 |           73.93 |
| MMCM           |     0.115 |        1 |         4 |           25.00 |
| DSPs           |     0.001 |        2 |       220 |            0.91 |
| I/O            |     0.005 |       30 |       125 |           24.00 |
| PS7            |     1.399 |        1 |       --- |             --- |
| Static Power   |     0.154 |          |           |                 |
| Total          |     1.688 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.015 |      0.018 |
| Vccaux    |       1.800 |     0.079 |       0.064 |      0.015 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.000 |      0.007 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.747 |       0.717 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------+-------------------------------------------------------------+-----------------+
| Clock                        | Domain                                                      | Constraint (ns) |
+------------------------------+-------------------------------------------------------------+-----------------+
| CLK                          | CLK                                                         |             8.0 |
| CLKOUT_24MHZ_clk_wiz_0       | clk_wiz_0_inst/inst/CLKOUT_24MHZ_clk_wiz_0                  |            41.6 |
| CLKOUT_24MHZ_clk_wiz_0_1     | clk_wiz_0_inst/inst/CLKOUT_24MHZ_clk_wiz_0                  |            41.6 |
| CLKOUT_25_175MHZ_clk_wiz_0   | clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0              |            39.7 |
| CLKOUT_25_175MHZ_clk_wiz_0_1 | clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0              |            39.7 |
| clk_fpga_0                   | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clkfbout_clk_wiz_0           | clk_wiz_0_inst/inst/clkfbout_clk_wiz_0                      |            40.0 |
| clkfbout_clk_wiz_0_1         | clk_wiz_0_inst/inst/clkfbout_clk_wiz_0                      |            40.0 |
| sys_clk_pin                  | CLK                                                         |             8.0 |
+------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     1.534 |
|   blk_mem_gen_0_inst     |     0.004 |
|     U0                   |     0.004 |
|       inst_blk_mem_gen   |     0.004 |
|   clk_wiz_0_inst         |     0.116 |
|     inst                 |     0.116 |
|   design_1_i             |     1.399 |
|     processing_system7_0 |     1.399 |
|       inst               |     1.399 |
|   ov7670_IF_inst         |     0.009 |
+--------------------------+-----------+


