Information: Updating design information... (UID-85)
Warning: Design 'ExampleRocketSystem' contains 18 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : ExampleRocketSystem
Version: Q-2019.12-SP3
Date   : Sun Mar  6 14:13:20 2022
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          3.09
  Critical Path Slack:           0.13
  Critical Path Clk Period:      3.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          2.77
  Critical Path Slack:           0.57
  Critical Path Clk Period:      3.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:          3.32
  Critical Path Slack:          -0.10
  Critical Path Clk Period:      3.50
  Total Negative Slack:        -67.06
  No. of Violating Paths:     1480.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        481
  Hierarchical Port Count:      69577
  Leaf Cell Count:             151683
  Buf/Inv Cell Count:           22955
  Buf Cell Count:                9697
  Inv Cell Count:               13258
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    125787
  Sequential Cell Count:        25896
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   328305.000114
  Noncombinational Area:
                        224834.840375
  Buf/Inv Area:          56646.157015
  Total Buffer Area:         36131.65
  Total Inverter Area:       20514.50
  Macro/Black Box Area: 990214.207031
  Net Area:                  0.000000
  Net XLength        :     3753887.50
  Net YLength        :     2725710.75
  -----------------------------------
  Cell Area:           1543354.047520
  Design Area:         1543354.047520
  Net Length        :      6479598.00


  Design Rules
  -----------------------------------
  Total Number of Nets:        160966
  Nets With Violations:           524
  Max Trans Violations:           270
  Max Cap Violations:             374
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   69.81
  Logic Optimization:                289.92
  Mapping Optimization:             1227.75
  -----------------------------------------
  Overall Compile Time:             2424.23
  Overall Compile Wall Clock Time:  1168.29

  --------------------------------------------------------------------

  Design  WNS: 0.10  TNS: 67.06  Number of Violating Paths: 1480


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
