// Seed: 1209380151
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    output id_5,
    output id_6
);
  assign id_5 = id_1;
  logic id_7;
  always @(posedge 1)
    if (0) begin
      id_3 = 1;
    end else id_4 <= #1 id_0;
  logic id_8 = id_7;
endmodule
