#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jun 13 12:05:05 2016
# Process ID: 9188
# Current directory: /home/node003/work/proj/spiral/dma
# Command line: vivado
# Log file: /home/node003/work/proj/spiral/dma/vivado.log
# Journal file: /home/node003/work/proj/spiral/dma/vivado.jou
#-----------------------------------------------------------
start_gui
create_project fft_dma /home/node003/work/proj/spiral/dma/fft_dma -part xc7z045ffg900-2
set_property board_part xilinx.com:zc706:part0:1.2 [current_project]
create_bd_design "design_1"
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_SG" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
undo
undo
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_SG]
save_bd_design
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axi_dma_0/axi_resetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk]
startgroup
set_property -dict [list CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
set_property location {3 763 -806} [get_bd_cells axi_dma_0]
set_property location {4 1108 -723} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
save_bd_design
validate_bd_design
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file mkdir /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.sdk
file copy -force /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.runs/impl_1/design_1_wrapper.sysdef /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.sdk -hwspec /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.sdk/design_1_wrapper.hdf
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
create_project project_1 /home/node003/work/proj/spiral/dma/project_1 -part xc7z045ffg900-2
set_property board_part xilinx.com:zc706:part0:1.2 [current_project]
create_peripheral user.org user axi_fft 1.0 -dir /home/node003/work/proj/spiral/dma/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core user.org:user:axi_fft:1.0]
add_peripheral_interface M00_AXI -interface_mode master -axi_type full [ipx::find_open_core user.org:user:axi_fft:1.0]
generate_peripheral -driver -bfm_example_design -enable_interrupt -debug_hw_example_design [ipx::find_open_core user.org:user:axi_fft:1.0]
write_peripheral [ipx::find_open_core user.org:user:axi_fft:1.0]
set_property  ip_repo_paths  /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0 [current_project]
update_ip_catalog -rebuild
close_project
