// Seed: 3895510035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  logic id_6;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_3,
      id_4,
      id_6,
      id_6,
      id_3
  );
  wire id_7;
endmodule
module module_1 (
    input wand id_0
    , id_3,
    input wor  id_1
);
  assign id_3 = (-1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_7;
endmodule
