{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567605157983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567605157990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 09:52:37 2019 " "Processing started: Wed Sep 04 09:52:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567605157990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605157990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off m6809_vga_32K -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off m6809_vga_32K -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605157990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567605158541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567605158541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_nealc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_nealc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller_NealC-rtl " "Found design unit 1: sd_controller_NealC-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168396 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller_NealC " "Found entity 1: sd_controller_NealC" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutLatch-behv " "Found design unit 1: OutLatch-behv" {  } { { "../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168400 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutLatch " "Found entity 1: OutLatch" {  } { { "../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/seven_seg_8_digit/loadable_7s8d_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/seven_seg_8_digit/loadable_7s8d_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Loadable_7S8D_LED-Behavioral " "Found design unit 1: Loadable_7S8D_LED-Behavioral" {  } { { "../../MultiComp (VHDL Template)/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168404 ""} { "Info" "ISGN_ENTITY_NAME" "1 Loadable_7S8D_LED " "Found entity 1: Loadable_7S8D_LED" {  } { { "../../MultiComp (VHDL Template)/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Seven_Seg_8_Digit/Loadable_7S8D_LED.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldromreduced-SYN " "Found design unit 1: sansboldromreduced-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168408 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRomReduced " "Found entity 1: SansBoldRomReduced" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldrom-SYN " "Found design unit 1: sansboldrom-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168412 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRom " "Found entity 1: SansBoldRom" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/6809/m6809_ext_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roms/6809/m6809_ext_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m6809_ext_basic_rom-SYN " "Found design unit 1: m6809_ext_basic_rom-SYN" {  } { { "ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168416 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6809_EXT_BASIC_ROM " "Found entity 1: M6809_EXT_BASIC_ROM" {  } { { "ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168420 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168425 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168429 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168434 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168439 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6809/cpu09-l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/m6809/cpu09-l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 273 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168448 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/internal_ram/internalram32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/internal_ram/internalram32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InternalRam32K-SYN " "Found design unit 1: InternalRam32K-SYN" {  } { { "Components/Internal_RAM/InternalRam32K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/Internal_RAM/InternalRam32K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168456 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam32K " "Found entity 1: InternalRam32K" {  } { { "Components/Internal_RAM/InternalRam32K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/Internal_RAM/InternalRam32K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605168456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605168456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567605168881 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_LED Microcomputer.vhd(27) " "VHDL Signal Declaration warning at Microcomputer.vhd(27): used explicit default value for signal \"o_LED\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567605168891 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_BUZZER Microcomputer.vhd(29) " "VHDL Signal Declaration warning at Microcomputer.vhd(29): used explicit default value for signal \"o_BUZZER\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1567605168891 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_sdCardData Microcomputer.vhd(57) " "Verilog HDL or VHDL warning at Microcomputer.vhd(57): object \"w_sdCardData\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567605168893 "|Microcomputer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller_NealC sd_controller_NealC:sdCard " "Elaborating entity \"sd_controller_NealC\" for hierarchy \"sd_controller_NealC:sdCard\"" {  } { { "Microcomputer.vhd" "sdCard" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605168937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu09 cpu09:cpu1 " "Elaborating entity \"cpu09\" for hierarchy \"cpu09:cpu1\"" {  } { { "Microcomputer.vhd" "cpu1" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M6809_EXT_BASIC_ROM M6809_EXT_BASIC_ROM:rom1 " "Elaborating entity \"M6809_EXT_BASIC_ROM\" for hierarchy \"M6809_EXT_BASIC_ROM:rom1\"" {  } { { "Microcomputer.vhd" "rom1" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "altsyncram_component" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ROMS/6809/EXT_BASIC_NO_USING.hex " "Parameter \"init_file\" = \"../ROMS/6809/EXT_BASIC_NO_USING.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169169 ""}  } { { "ROMS/6809/M6809_EXT_BASIC_ROM.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/ROMS/6809/M6809_EXT_BASIC_ROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567605169169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t5a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t5a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t5a1 " "Found entity 1: altsyncram_t5a1" {  } { { "db/altsyncram_t5a1.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_t5a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605169230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t5a1 M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_t5a1:auto_generated " "Elaborating entity \"altsyncram_t5a1\" for hierarchy \"M6809_EXT_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_t5a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InternalRam32K InternalRam32K:ram1 " "Elaborating entity \"InternalRam32K\" for hierarchy \"InternalRam32K:ram1\"" {  } { { "Microcomputer.vhd" "ram1" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InternalRam32K:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InternalRam32K:ram1\|altsyncram:altsyncram_component\"" {  } { { "Components/Internal_RAM/InternalRam32K.vhd" "altsyncram_component" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/Internal_RAM/InternalRam32K.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InternalRam32K:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InternalRam32K:ram1\|altsyncram:altsyncram_component\"" {  } { { "Components/Internal_RAM/InternalRam32K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/Internal_RAM/InternalRam32K.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InternalRam32K:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"InternalRam32K:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169298 ""}  } { { "Components/Internal_RAM/InternalRam32K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/Internal_RAM/InternalRam32K.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567605169298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dp3 " "Found entity 1: altsyncram_6dp3" {  } { { "db/altsyncram_6dp3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6dp3.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605169351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6dp3 InternalRam32K:ram1\|altsyncram:altsyncram_component\|altsyncram_6dp3:auto_generated " "Elaborating entity \"altsyncram_6dp3\" for hierarchy \"InternalRam32K:ram1\|altsyncram:altsyncram_component\|altsyncram_6dp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605169402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa InternalRam32K:ram1\|altsyncram:altsyncram_component\|altsyncram_6dp3:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"InternalRam32K:ram1\|altsyncram:altsyncram_component\|altsyncram_6dp3:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_6dp3.tdf" "decode3" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6dp3.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605169449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a InternalRam32K:ram1\|altsyncram:altsyncram_component\|altsyncram_6dp3:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"InternalRam32K:ram1\|altsyncram:altsyncram_component\|altsyncram_6dp3:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_6dp3.tdf" "rden_decode" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6dp3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/mux_6nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605169499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb InternalRam32K:ram1\|altsyncram:altsyncram_component\|altsyncram_6dp3:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"InternalRam32K:ram1\|altsyncram:altsyncram_component\|altsyncram_6dp3:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_6dp3.tdf" "mux2" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6dp3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBCTextDisplayRGB SBCTextDisplayRGB:io1 " "Elaborating entity \"SBCTextDisplayRGB\" for hierarchy \"SBCTextDisplayRGB:io1\"" {  } { { "Microcomputer.vhd" "io1" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SansBoldRom SBCTextDisplayRGB:io1\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom " "Elaborating entity \"SansBoldRom\" for hierarchy \"SBCTextDisplayRGB:io1\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\"" {  } { { "Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_EXT_SCHARS:fontRom" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io1\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io1\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "altsyncram_component" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io1\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io1\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io1\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io1\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Parameter \"init_file\" = \"../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169554 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567605169554 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6fv3.tdf" 210 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169605 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6fv3.tdf" 213 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169605 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6fv3.tdf" 216 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169606 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6fv3.tdf" 219 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169606 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6fv3.tdf" 222 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169606 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6fv3.tdf" 225 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169606 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6fv3.tdf" 228 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169606 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6fv3.tdf" 231 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fv3 " "Found entity 1: altsyncram_6fv3" {  } { { "db/altsyncram_6fv3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_6fv3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605169607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fv3 SBCTextDisplayRGB:io1\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_6fv3:auto_generated " "Elaborating entity \"altsyncram_6fv3\" for hierarchy \"SBCTextDisplayRGB:io1\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_6fv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2K SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam " "Elaborating entity \"DisplayRam2K\" for hierarchy \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\"" {  } { { "Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_2KRAM:dispCharRam" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "Components/TERMINAL/DisplayRam2K.vhd" "altsyncram_component" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/DisplayRam2K.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/DisplayRam2K.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605169637 ""}  } { { "Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/DisplayRam2K.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567605169637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h772.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h772.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h772 " "Found entity 1: altsyncram_h772" {  } { { "db/altsyncram_h772.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/altsyncram_h772.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605169685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605169685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h772 SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_h772:auto_generated " "Elaborating entity \"altsyncram_h772\" for hierarchy \"SBCTextDisplayRGB:io1\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_h772:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Loadable_7S8D_LED Loadable_7S8D_LED:SEVEN_SEG " "Elaborating entity \"Loadable_7S8D_LED\" for hierarchy \"Loadable_7S8D_LED:SEVEN_SEG\"" {  } { { "Microcomputer.vhd" "SEVEN_SEG" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutLatch OutLatch:SevSeg1 " "Elaborating entity \"OutLatch\" for hierarchy \"OutLatch:SevSeg1\"" {  } { { "Microcomputer.vhd" "SevSeg1" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605169720 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Mux330 " "Found clock multiplexer cpu09:cpu1\|Mux330" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 3093 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605170142 "|Microcomputer|cpu09:cpu1|Mux330"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Mux329 " "Found clock multiplexer cpu09:cpu1\|Mux329" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 3093 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605170142 "|Microcomputer|cpu09:cpu1|Mux329"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1567605170142 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SBCTextDisplayRGB:io1\|kbBuffer " "RAM logic \"SBCTextDisplayRGB:io1\|kbBuffer\" is uninferred due to inappropriate RAM size" {  } { { "Components/TERMINAL/SBCTextDisplayRGB.vhd" "kbBuffer" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 162 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1567605171398 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1567605171398 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector315~0 " "Found clock multiplexer cpu09:cpu1\|Selector315~0" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector315~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector324~0 " "Found clock multiplexer cpu09:cpu1\|Selector324~0" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector324~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector325~0 " "Found clock multiplexer cpu09:cpu1\|Selector325~0" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector325~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector326~0 " "Found clock multiplexer cpu09:cpu1\|Selector326~0" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector326~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector321~0 " "Found clock multiplexer cpu09:cpu1\|Selector321~0" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector321~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector322~0 " "Found clock multiplexer cpu09:cpu1\|Selector322~0" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector322~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector323~0 " "Found clock multiplexer cpu09:cpu1\|Selector323~0" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector323~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector320~0 " "Found clock multiplexer cpu09:cpu1\|Selector320~0" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector320~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector317~0 " "Found clock multiplexer cpu09:cpu1\|Selector317~0" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector317~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector316~0 " "Found clock multiplexer cpu09:cpu1\|Selector316~0" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector316~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector318~0 " "Found clock multiplexer cpu09:cpu1\|Selector318~0" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector318~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector319~0 " "Found clock multiplexer cpu09:cpu1\|Selector319~0" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector319~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu09:cpu1\|Selector324~1 " "Found clock multiplexer cpu09:cpu1\|Selector324~1" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 970 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1567605176002 "|Microcomputer|cpu09:cpu1|Selector324~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1567605176002 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io1\|Mod0\"" {  } { { "Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod0" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567605176489 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io1\|Mod1\"" {  } { { "Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod1" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 410 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567605176489 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1567605176489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io1\|lpm_divide:Mod0\"" {  } { { "Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605176553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io1\|lpm_divide:Mod0 " "Instantiated megafunction \"SBCTextDisplayRGB:io1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605176553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605176553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605176553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567605176553 ""}  } { { "Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567605176553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/lpm_divide_icm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605176599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605176599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605176621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605176621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605176652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605176652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605176708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605176708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567605176761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605176761 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" 108 -1 0 } } { "Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 866 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1567605177382 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1567605177382 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[0\] GND " "Pin \"o_LED\[0\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[1\] GND " "Pin \"o_LED\[1\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[2\] GND " "Pin \"o_LED\[2\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[3\] GND " "Pin \"o_LED\[3\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[4\] GND " "Pin \"o_LED\[4\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[5\] GND " "Pin \"o_LED\[5\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[6\] GND " "Pin \"o_LED\[6\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[7\] GND " "Pin \"o_LED\[7\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[8\] GND " "Pin \"o_LED\[8\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[9\] GND " "Pin \"o_LED\[9\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[10\] GND " "Pin \"o_LED\[10\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[11\] GND " "Pin \"o_LED\[11\]\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_BUZZER VCC " "Pin \"o_BUZZER\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_BUZZER"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED7Seg_out\[7\] VCC " "Pin \"o_LED7Seg_out\[7\]\" is stuck at VCC" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567605180598 "|Microcomputer|o_LED7Seg_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567605180598 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567605180779 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller_NealC:sdCard\|driveLED Low " "Register sd_controller_NealC:sdCard\|driveLED will power up to Low" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" 119 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1567605181030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller_NealC:sdCard\|led_on_count\[7\] High " "Register sd_controller_NealC:sdCard\|led_on_count\[7\] will power up to High" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" 553 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1567605181030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller_NealC:sdCard\|led_on_count\[6\] High " "Register sd_controller_NealC:sdCard\|led_on_count\[6\] will power up to High" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" 553 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1567605181030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller_NealC:sdCard\|led_on_count\[3\] High " "Register sd_controller_NealC:sdCard\|led_on_count\[3\] will power up to High" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_NealC.vhd" 553 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1567605181030 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1567605181030 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567605185366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567605185883 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567605185883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4040 " "Implemented 4040 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567605186344 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567605186344 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1567605186344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3922 " "Implemented 3922 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567605186344 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1567605186344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567605186344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567605186405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 09:53:06 2019 " "Processing ended: Wed Sep 04 09:53:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567605186405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567605186405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567605186405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567605186405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1567605187780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567605187787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 09:53:07 2019 " "Processing started: Wed Sep 04 09:53:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567605187787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1567605187787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off m6809_vga_32K -c Microcomputer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off m6809_vga_32K -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1567605187787 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1567605188006 ""}
{ "Info" "0" "" "Project  = m6809_vga_32K" {  } {  } 0 0 "Project  = m6809_vga_32K" 0 0 "Fitter" 0 0 1567605188007 ""}
{ "Info" "0" "" "Revision = Microcomputer" {  } {  } 0 0 "Revision = Microcomputer" 0 0 "Fitter" 0 0 1567605188007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1567605188135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1567605188135 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Microcomputer EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Microcomputer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567605188174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567605188241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567605188241 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567605188404 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1567605188420 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1567605188792 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1567605188792 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1567605188792 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567605188792 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 8246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567605188822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 8248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567605188822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 8250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567605188822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 8252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567605188822 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 8254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1567605188822 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1567605188822 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1567605188834 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1567605188882 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 54 " "No exact pin location assignment(s) for 45 pins of 54 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1567605189229 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microcomputer.sdc " "Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1567605189808 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1567605189809 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1567605189843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1567605189843 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1567605189844 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_clk_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567605190172 ""}  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 8230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567605190172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_cpuClock  " "Automatically promoted node w_cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567605190172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|iv\[0\] " "Destination node cpu09:cpu1\|iv\[0\]" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567605190172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|iv\[1\] " "Destination node cpu09:cpu1\|iv\[1\]" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567605190172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|iv\[2\] " "Destination node cpu09:cpu1\|iv\[2\]" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 514 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567605190172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[1\] " "Destination node cpu09:cpu1\|pc\[1\]" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 547 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567605190172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[2\] " "Destination node cpu09:cpu1\|pc\[2\]" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 547 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567605190172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[3\] " "Destination node cpu09:cpu1\|pc\[3\]" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 547 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567605190172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[4\] " "Destination node cpu09:cpu1\|pc\[4\]" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 547 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567605190172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[5\] " "Destination node cpu09:cpu1\|pc\[5\]" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 547 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567605190172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[6\] " "Destination node cpu09:cpu1\|pc\[6\]" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 547 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567605190172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu09:cpu1\|pc\[7\] " "Destination node cpu09:cpu1\|pc\[7\]" {  } { { "Components/M6809/cpu09-l.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Components/M6809/cpu09-l.vhd" 547 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567605190172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1567605190172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1567605190172 ""}  } { { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 2016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567605190172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~2  " "Automatically promoted node comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567605190173 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 2092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567605190173 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567605190173 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 2090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567605190173 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~1  " "Automatically promoted node comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1567605190173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:io1\|process_2~0 " "Destination node SBCTextDisplayRGB:io1\|process_2~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 6253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1567605190173 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1567605190173 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 2091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567605190173 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1567605190628 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567605190632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567605190632 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567605190638 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567605190644 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1567605190650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1567605190650 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1567605190652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1567605190828 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1567605190831 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567605190831 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 2.5V 12 33 0 " "Number of I/O pins in group: 45 (unused VREF, 2.5V VCCIO, 12 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1567605190837 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1567605190837 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1567605190837 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 9 2 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567605190837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567605190837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567605190837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567605190837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567605190837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567605190837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567605190837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 3 9 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1567605190837 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1567605190837 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1567605190837 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567605190930 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1567605190947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567605191608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567605192461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567605192500 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567605200537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567605200537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567605201209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1567605204718 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567605204718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1567605216030 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567605216030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567605216035 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.89 " "Total time spent on timing analysis during the Fitter is 3.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1567605216241 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567605216267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567605216755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567605216757 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567605217444 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567605218287 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_ps2Clk 3.3-V LVTTL 11 " "Pin i_ps2Clk uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_ps2Clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_ps2Clk" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567605218615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_ps2Data 3.3-V LVTTL 10 " "Pin i_ps2Data uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_ps2Data } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_ps2Data" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567605218615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk_50 3.3-V LVTTL 23 " "Pin i_clk_50 uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_clk_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk_50" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567605218615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_n_reset 3.3-V LVTTL 86 " "Pin i_n_reset uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_n_reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_n_reset" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567605218615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[3\] 2.5 V 129 " "Pin i_DipSw\[3\] uses I/O standard 2.5 V at 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[3] } } } { "Microcomputer.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/Microcomputer.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1567605218615 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1567605218615 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/output_files/Microcomputer.fit.smsg " "Generated suppressed messages file C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_EP4CE10/M6809_VGA_PS2_IntRAM(32K)/output_files/Microcomputer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567605218819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5564 " "Peak virtual memory: 5564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567605219767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 09:53:39 2019 " "Processing ended: Wed Sep 04 09:53:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567605219767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567605219767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567605219767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567605219767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1567605220888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567605220894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 09:53:40 2019 " "Processing started: Wed Sep 04 09:53:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567605220894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1567605220894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off m6809_vga_32K -c Microcomputer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off m6809_vga_32K -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1567605220894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1567605221284 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1567605221724 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1567605221748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567605221929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 09:53:41 2019 " "Processing ended: Wed Sep 04 09:53:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567605221929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567605221929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567605221929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1567605221929 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1567605222573 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1567605223172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567605223178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 09:53:42 2019 " "Processing started: Wed Sep 04 09:53:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567605223178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1567605223178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta m6809_vga_32K -c Microcomputer " "Command: quartus_sta m6809_vga_32K -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1567605223178 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1567605223332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1567605223736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1567605223736 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605223785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605223785 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microcomputer.sdc " "Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1567605224133 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605224133 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk_50 i_clk_50 " "create_clock -period 1.000 -name i_clk_50 i_clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1567605224142 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name w_cpuClock w_cpuClock " "create_clock -period 1.000 -name w_cpuClock w_cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1567605224142 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1567605224142 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1567605224174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1567605224176 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1567605224177 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1567605224199 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1567605224626 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1567605224626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.593 " "Worst-case setup slack is -17.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.593           -3635.236 w_cpuClock  " "  -17.593           -3635.236 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.170           -4542.906 i_clk_50  " "  -14.170           -4542.906 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605224629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.239 " "Worst-case hold slack is -1.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.239             -11.110 w_cpuClock  " "   -1.239             -11.110 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 i_clk_50  " "    0.432               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605224669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.968 " "Worst-case recovery slack is -0.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.968              -8.255 i_clk_50  " "   -0.968              -8.255 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359              -0.718 w_cpuClock  " "   -0.359              -0.718 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605224674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.934 " "Worst-case removal slack is -0.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.934              -3.736 w_cpuClock  " "   -0.934              -3.736 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.103               0.000 i_clk_50  " "    1.103               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605224680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1417.315 i_clk_50  " "   -3.201           -1417.315 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -573.982 w_cpuClock  " "   -1.487            -573.982 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605224682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605224682 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567605224967 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1567605224967 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1567605224972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1567605225006 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1567605225850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1567605226183 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1567605226303 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1567605226303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.559 " "Worst-case setup slack is -16.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.559           -3411.073 w_cpuClock  " "  -16.559           -3411.073 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.954           -4213.357 i_clk_50  " "  -12.954           -4213.357 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605226306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.100 " "Worst-case hold slack is -1.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.100              -9.627 w_cpuClock  " "   -1.100              -9.627 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 i_clk_50  " "    0.344               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605226359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.775 " "Worst-case recovery slack is -0.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.775              -6.515 i_clk_50  " "   -0.775              -6.515 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -0.462 w_cpuClock  " "   -0.231              -0.462 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605226365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.810 " "Worst-case removal slack is -0.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.810              -3.240 w_cpuClock  " "   -0.810              -3.240 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 i_clk_50  " "    1.003               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605226371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1417.315 i_clk_50  " "   -3.201           -1417.315 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -576.330 w_cpuClock  " "   -1.487            -576.330 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605226376 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567605226691 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1567605226691 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1567605226697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1567605226919 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1567605226967 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1567605226967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.096 " "Worst-case setup slack is -7.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.096           -1382.562 w_cpuClock  " "   -7.096           -1382.562 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.569           -1533.040 i_clk_50  " "   -5.569           -1533.040 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605226973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605226973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.535 " "Worst-case hold slack is -0.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.535              -4.821 w_cpuClock  " "   -0.535              -4.821 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 i_clk_50  " "    0.178               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605227028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.112 " "Worst-case recovery slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 i_clk_50  " "    0.112               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 w_cpuClock  " "    0.340               0.000 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605227035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.373 " "Worst-case removal slack is -0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.373              -1.492 w_cpuClock  " "   -0.373              -1.492 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 i_clk_50  " "    0.492               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605227042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1005.674 i_clk_50  " "   -3.000           -1005.674 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -386.000 w_cpuClock  " "   -1.000            -386.000 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1567605227047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1567605227047 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1567605227345 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1567605227345 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1567605227720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1567605227723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567605227822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 09:53:47 2019 " "Processing ended: Wed Sep 04 09:53:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567605227822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567605227822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567605227822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1567605227822 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1567605228540 ""}
